TimeQuest Timing Analyzer report for VT_Demo
Sun Dec 09 19:53:36 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Recovery Transfers
 68. Removal Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; VT_Demo                                                           ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16Q240C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; clk_in                                                       ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                ; { clk_in }                                                       ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.142  ; 140.02 MHz ; 0.000 ; 3.571  ; 50.00      ; 27        ; 140         ;       ;        ;           ;            ; false    ; clk_in ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0] ; { u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                 ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 134.93 MHz ; 134.93 MHz      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.269 ; -0.792        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.434 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -3.862 ; -7.724        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.084 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.244  ; 0.000         ;
; clk_in                                                       ; 18.207 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.269 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 7.320      ;
; -0.190 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 6.733      ;
; -0.169 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 7.220      ;
; -0.128 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 7.179      ;
; -0.125 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.203      ;
; -0.108 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 7.159      ;
; -0.106 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 7.157      ;
; -0.104 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.182      ;
; -0.104 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.182      ;
; -0.063 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 7.114      ;
; -0.056 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 7.107      ;
; -0.025 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.103      ;
; -0.022 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 7.073      ;
; -0.004 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.082      ;
; -0.004 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.082      ;
; 0.011  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 7.040      ;
; 0.015  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 7.036      ;
; 0.036  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.042      ;
; 0.046  ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.106     ; 6.991      ;
; 0.057  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.021      ;
; 0.057  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 7.021      ;
; 0.059  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.992      ;
; 0.060  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.991      ;
; 0.075  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.976      ;
; 0.081  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.970      ;
; 0.088  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.990      ;
; 0.098  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.953      ;
; 0.109  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.969      ;
; 0.109  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.969      ;
; 0.112  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.939      ;
; 0.112  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.939      ;
; 0.134  ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.917      ;
; 0.134  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.917      ;
; 0.144  ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.106     ; 6.893      ;
; 0.151  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.900      ;
; 0.155  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.923      ;
; 0.156  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.922      ;
; 0.158  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.893      ;
; 0.173  ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.878      ;
; 0.176  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.902      ;
; 0.176  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.902      ;
; 0.177  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.901      ;
; 0.177  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.901      ;
; 0.207  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.871      ;
; 0.219  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.859      ;
; 0.228  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.850      ;
; 0.228  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.850      ;
; 0.233  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.818      ;
; 0.240  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.838      ;
; 0.240  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.838      ;
; 0.242  ; lcd_display:u_lcd_display|char_reg[6] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 6.301      ;
; 0.255  ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.600     ; 6.288      ;
; 0.256  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.822      ;
; 0.266  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.785      ;
; 0.275  ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.776      ;
; 0.277  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.801      ;
; 0.277  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.801      ;
; 0.295  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.783      ;
; 0.297  ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.754      ;
; 0.298  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.202      ;
; 0.303  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.748      ;
; 0.314  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.186      ;
; 0.316  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.762      ;
; 0.316  ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.762      ;
; 0.342  ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.158      ;
; 0.345  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.155      ;
; 0.354  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.408      ; 7.197      ;
; 0.360  ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.691      ;
; 0.364  ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.149     ; 6.630      ;
; 0.368  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.409      ; 7.184      ;
; 0.379  ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.079     ; 6.685      ;
; 0.397  ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.106     ; 6.640      ;
; 0.401  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.677      ;
; 0.410  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.668      ;
; 0.411  ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.079     ; 6.653      ;
; 0.412  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.088      ;
; 0.413  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.638      ;
; 0.422  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.656      ;
; 0.422  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.656      ;
; 0.431  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.647      ;
; 0.431  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.065     ; 6.647      ;
; 0.441  ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.610      ;
; 0.442  ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.609      ;
; 0.454  ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.408      ; 7.097      ;
; 0.454  ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.597      ;
; 0.459  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.041      ;
; 0.462  ; uart:u_uart|bytenum[0]                ; uart:u_uart|rData[0]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 6.106      ;
; 0.464  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.357      ; 7.036      ;
; 0.468  ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.409      ; 7.084      ;
; 0.474  ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.079     ; 6.590      ;
; 0.474  ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.079     ; 6.590      ;
; 0.474  ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.079     ; 6.590      ;
; 0.474  ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.079     ; 6.590      ;
; 0.474  ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.079     ; 6.590      ;
; 0.489  ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.106     ; 6.548      ;
; 0.506  ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.092     ; 6.545      ;
; 0.506  ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da1_din[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.079     ; 6.558      ;
; 0.506  ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da1_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.079     ; 6.558      ;
; 0.506  ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.079     ; 6.558      ;
; 0.506  ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da1_din[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.079     ; 6.558      ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.434 ; lcd_display:u_lcd_display|data_reg[0]                ; lcd_display:u_lcd_display|data_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; lcd_display:u_lcd_display|char_reg[6]                ; lcd_display:u_lcd_display|char_reg[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; tgen:u_tgen|stv2                                     ; tgen:u_tgen|stv2                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; tgen:u_tgen|da1_a[0]                                 ; tgen:u_tgen|da1_a[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.454 ; tx_module:u_tx_module|tx_rdy                         ; tx_module:u_tx_module|tx_rdy                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|timer:u0_timer|t_cnt_en              ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|timer:u0_timer|pulse_1ms             ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|cs_ctrl.VFP                              ; tgen:u_tgen|cs_ctrl.VFP                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|cs_ctrl.PCH                              ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|flag_frm_pol                             ; tgen:u_tgen|flag_frm_pol                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|len_pwr_timer[8]                     ; switch:u_switch|len_pwr_timer[8]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u1_timer|t_cnt_en              ; switch:u_switch|timer:u1_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u1_timer|pulse_1us             ; switch:u_switch|timer:u1_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u1_timer|pulse_1ms             ; switch:u_switch|timer:u1_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|char_reg[2]                ; lcd_display:u_lcd_display|char_reg[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|char_reg[3]                ; lcd_display:u_lcd_display|char_reg[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|char_reg[1]                ; lcd_display:u_lcd_display|char_reg[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|char_reg[4]                ; lcd_display:u_lcd_display|char_reg[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|char_reg[0]                ; lcd_display:u_lcd_display|char_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|x_reg[0]                   ; lcd_display:u_lcd_display|x_reg[0]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|FPGA_LED_Test                        ; switch:u_switch|FPGA_LED_Test                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|en_p14v                              ; switch:u_switch|en_p14v                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|en_gvddp                             ; switch:u_switch|en_gvddp                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|mux_en1                              ; switch:u_switch|mux_en1                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tgen:u_tgen|g_data[7]                                ; tgen:u_tgen|g_data[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart:u_uart|cstate.SENDDELAY                         ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart:u_uart|isEn                                     ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -3.862 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -2.427     ; 1.600      ;
; -3.862 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -2.427     ; 1.600      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.605     ; 5.018      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.605     ; 5.018      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.605     ; 5.018      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[16]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[17]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[18]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[19]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[20]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[21]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[22]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[23]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[24]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[25]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[26]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[27]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[28]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[29]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[30]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[31]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.603     ; 5.020      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.630     ; 4.993      ;
; 1.520  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da4_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.626     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.624     ; 4.998      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.624     ; 4.998      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.625     ; 4.997      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.624     ; 4.998      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.624     ; 4.998      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.630     ; 4.992      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.630     ; 4.992      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.630     ; 4.992      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.630     ; 4.992      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.630     ; 4.992      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.630     ; 4.992      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.631     ; 4.991      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.631     ; 4.991      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.631     ; 4.991      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.631     ; 4.991      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.630     ; 4.992      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.630     ; 4.992      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.616     ; 5.006      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.615     ; 5.007      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.616     ; 5.006      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.618     ; 5.004      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.618     ; 5.004      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.618     ; 5.004      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.618     ; 5.004      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.618     ; 5.004      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.618     ; 5.004      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.618     ; 5.004      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.618     ; 5.004      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.618     ; 5.004      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.618     ; 5.004      ;
; 1.521  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.618     ; 5.004      ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 3.084 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                         ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.805     ; 1.452      ;
; 3.084 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                            ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.805     ; 1.452      ;
; 4.273 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[7]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.582      ;
; 4.280 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[4]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.581      ;
; 4.292 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|stv2                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.593      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.593      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.593      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.593      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.592      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.592      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.592      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.592      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.592      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.592      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.592      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.592      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.592      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.592      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.592      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.592      ;
; 4.766 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.592      ;
; 4.768 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.IDLE                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.580      ;
; 4.768 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.580      ;
; 4.768 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.RECIEVE                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.580      ;
; 4.768 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.DATADIVE                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.580      ;
; 4.768 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST1                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.580      ;
; 4.768 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST2                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.580      ;
; 4.768 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST3                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.580      ;
; 4.768 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST4                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.580      ;
; 4.768 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST5                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.580      ;
; 4.768 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.580      ;
; 4.768 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.580      ;
; 4.768 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[6]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 4.581      ;
; 4.769 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[12]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.581      ;
; 4.769 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[70]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.581      ;
; 4.769 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[1]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 4.582      ;
; 4.769 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[19]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.581      ;
; 4.769 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[3]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 4.582      ;
; 4.769 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[2]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.581      ;
; 4.769 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[8]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.581      ;
; 4.769 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 4.582      ;
; 4.769 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[5]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.400     ; 4.581      ;
; 4.774 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 4.579      ;
; 4.774 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 4.579      ;
; 4.774 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 4.579      ;
; 4.774 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 4.579      ;
; 4.774 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 4.579      ;
; 4.774 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 4.579      ;
; 4.774 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 4.579      ;
; 4.774 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 4.579      ;
; 4.774 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 4.579      ;
; 4.774 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 4.579      ;
; 4.774 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 4.579      ;
; 4.774 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 4.579      ;
; 4.774 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.407     ; 4.579      ;
; 4.775 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[2]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.404     ; 4.583      ;
; 4.775 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[3]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.404     ; 4.583      ;
; 4.775 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[4]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.404     ; 4.583      ;
; 4.775 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[5]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.404     ; 4.583      ;
; 4.775 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[6]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.404     ; 4.583      ;
; 4.775 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[7]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.404     ; 4.583      ;
; 4.775 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[2]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.404     ; 4.583      ;
; 4.775 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[3]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.404     ; 4.583      ;
; 4.775 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[4]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.404     ; 4.583      ;
; 4.775 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[5]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.404     ; 4.583      ;
; 4.775 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[6]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.404     ; 4.583      ;
; 4.775 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[7]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.404     ; 4.583      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[7]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[8]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[9]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[10]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[11]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.601      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[1]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.601      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[1]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 4.602      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|g_data[1]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|g_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[2]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.601      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|g_data[2]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[4]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.601      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|g_data[4]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[6]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.601      ;
; 4.786 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|g_data[6]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 4.603      ;
; 4.787 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[0]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.602      ;
; 4.787 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[1]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.602      ;
; 4.787 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[2]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.602      ;
; 4.787 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[3]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.602      ;
; 4.787 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[4]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.602      ;
; 4.787 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[6]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.602      ;
; 4.787 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[7]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.602      ;
; 4.787 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[8]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.602      ;
; 4.787 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[9]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.602      ;
; 4.787 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[10]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 4.602      ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; 3.244 ; 3.464        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|rData[4]                                  ;
; 3.246 ; 3.466        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[6]                 ;
; 3.246 ; 3.466        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[7]                 ;
; 3.247 ; 3.467        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[1]                 ;
; 3.252 ; 3.472        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[3]                 ;
; 3.252 ; 3.472        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[5]                 ;
; 3.257 ; 3.477        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[0]                                ;
; 3.257 ; 3.477        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|rData[7]                                  ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|stv2                                      ;
; 3.261 ; 3.481        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.idle                     ;
; 3.264 ; 3.484        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                             ;
; 3.264 ; 3.484        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                          ;
; 3.264 ; 3.484        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.set_xy                   ;
; 3.264 ; 3.484        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_a[0]                                  ;
; 3.265 ; 3.485        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[0]                 ;
; 3.266 ; 3.486        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                 ;
; 3.267 ; 3.487        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[6]                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u8_mux_decode|a[0]                         ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u8_mux_decode|a[1]                         ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|dis_sn[0]                             ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|en_gvddp                              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|en_p14v                               ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|flag_pwr                              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|len_pwr_timer[3]                      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|len_pwr_timer[8]                      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|mux_en1                               ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|pulse_1us              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|t_cnt_en               ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|trig_pwr_timer                        ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_wr                                    ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u2_mux_decode|a[0]                         ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u3_mux_decode|a[0]                         ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u4_mux_decode|a[0]                         ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u7_mux_decode|a[0]                         ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u7_mux_decode|a[1]                         ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|data_rty[12]                          ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|data_rty[19]                          ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|data_rty[70]                          ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|data_rty[8]                           ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|en_uart                               ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|s_in_d1                    ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|s_in_d2                    ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|s_in_d3                    ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|s_out                      ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[0]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[10] ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[11] ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[12] ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[13] ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[14] ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[15] ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[1]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[2]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[3]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[4]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[5]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[6]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[7]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[8]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[9]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[0]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15]  ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[1]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us   ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en    ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|tpulse      ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|s_in_d1                    ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[0]             ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[10]            ;
; 3.271 ; 3.491        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[11]            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'                                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.207 ; 18.395       ; 0.188          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.346 ; 18.346       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.417 ; 18.637       ; 0.220          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.446 ; 18.446       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.446 ; 18.446       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.481 ; 18.481       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.513 ; 18.513       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.522 ; 18.522       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.556 ; 18.556       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.589 ; 18.589       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.589 ; 18.589       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.685 ; 18.685       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 34.550 ; 37.037       ; 2.487          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 2.894 ; 3.139 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 5.229 ; 5.492 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 5.398 ; 5.679 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 5.341 ; 5.610 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 5.219 ; 5.494 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -2.391 ; -2.626 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -4.338 ; -4.579 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -4.517 ; -4.787 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -4.464 ; -4.723 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -4.331 ; -4.583 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 5.450 ; 5.558 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 4.973 ; 4.815 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 6.466 ; 6.152 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 5.409 ; 5.177 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.383 ; 5.174 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 5.815 ; 5.605 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 5.815 ; 5.605 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 6.732 ; 6.652 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.394 ; 5.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.696 ; 5.481 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.411 ; 5.252 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.633 ; 5.383 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.732 ; 6.652 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.160 ; 5.031 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 5.332 ; 5.125 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.164 ; 5.040 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 4.329 ; 4.392 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 6.177 ; 6.170 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.411 ; 4.317 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.412 ; 4.318 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.277 ; 4.195 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.778 ; 4.669 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.795 ; 4.681 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.177 ; 6.170 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.277 ; 4.350 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 5.601 ; 5.551 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.236 ; 5.154 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.601 ; 5.415 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.563 ; 5.368 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.539 ; 5.351 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.549 ; 5.399 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.396 ; 5.551 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.062 ; 4.110 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.035 ; 4.154 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 7.854 ; 8.299 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 8.154 ; 8.653 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 6.593 ; 6.734 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 6.667 ; 6.781 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 7.608 ; 8.092 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 7.239 ; 7.626 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 6.920 ; 6.786 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.210 ; 4.999 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[1]     ; clk_in     ; 6.920 ; 6.786 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.643 ; 5.342 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.643 ; 5.342 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 4.653 ; 4.540 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 4.653 ; 4.540 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 5.972 ; 5.963 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 5.972 ; 5.963 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.032 ; 4.890 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.032 ; 4.890 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 4.442 ; 4.302 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.409 ; 4.267 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 4.442 ; 4.302 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.898 ; 4.706 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.898 ; 4.706 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 4.855 ; 4.686 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 4.661 ; 4.507 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 4.661 ; 4.507 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.622 ; 4.485 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 5.610 ; 5.411 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 5.610 ; 5.411 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 7.294 ; 7.081 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 7.612 ; 7.362 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 7.582 ; 7.326 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 7.308 ; 6.964 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 7.385 ; 7.080 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 7.395 ; 7.093 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 6.135 ; 5.884 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 4.881 ; 4.986 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 4.416 ; 4.261 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 5.848 ; 5.543 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 4.835 ; 4.608 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 4.809 ; 4.605 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 5.225 ; 5.020 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 5.225 ; 5.020 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 4.603 ; 4.477 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 4.824 ; 4.656 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.118 ; 4.910 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 4.845 ; 4.690 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.057 ; 4.815 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.167 ; 6.094 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 4.603 ; 4.477 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 4.768 ; 4.568 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 4.606 ; 4.485 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.799 ; 3.862 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 3.751 ; 3.670 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 3.884 ; 3.791 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 3.884 ; 3.793 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 3.751 ; 3.670 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.236 ; 4.130 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.252 ; 4.141 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 5.637 ; 5.627 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 3.753 ; 3.825 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 4.676 ; 4.596 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 4.676 ; 4.596 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.026 ; 4.846 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 4.991 ; 4.801 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 4.968 ; 4.786 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 4.978 ; 4.831 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 4.829 ; 4.979 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 3.547 ; 3.594 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 3.513 ; 3.629 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 7.187 ; 7.616 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 7.475 ; 7.955 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 5.971 ; 6.109 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 6.047 ; 6.158 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 6.948 ; 7.414 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 6.597 ; 6.971 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 4.644 ; 4.438 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 4.644 ; 4.438 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[1]     ; clk_in     ; 6.343 ; 6.217 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.059 ; 4.767 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.059 ; 4.767 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 4.109 ; 3.998 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 4.109 ; 3.998 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 5.433 ; 5.426 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 5.433 ; 5.426 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 4.471 ; 4.332 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 4.471 ; 4.332 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 3.874 ; 3.735 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 3.874 ; 3.735 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 3.906 ; 3.769 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.302 ; 4.137 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.344 ; 4.156 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 4.302 ; 4.137 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 4.078 ; 3.943 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 4.116 ; 3.965 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.078 ; 3.943 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 5.026 ; 4.832 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 5.026 ; 4.832 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 6.644 ; 6.437 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 6.948 ; 6.705 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 6.919 ; 6.671 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 6.657 ; 6.324 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.731 ; 6.435 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.741 ; 6.448 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.531 ; 5.287 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                  ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 144.24 MHz ; 144.24 MHz      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.209 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.383 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                 ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -3.368 ; -6.736        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                 ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2.723 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.221  ; 0.000         ;
; clk_in                                                       ; 18.125 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.209 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 6.374      ;
; 0.227 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.834      ;
; 0.293 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.790      ;
; 0.313 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.770      ;
; 0.313 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.770      ;
; 0.363 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.698      ;
; 0.369 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.692      ;
; 0.400 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.661      ;
; 0.406 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.655      ;
; 0.429 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.654      ;
; 0.431 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.630      ;
; 0.435 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.648      ;
; 0.449 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.634      ;
; 0.449 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.634      ;
; 0.455 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.628      ;
; 0.455 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.628      ;
; 0.455 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.606      ;
; 0.497 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.586      ;
; 0.507 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.554      ;
; 0.509 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.552      ;
; 0.517 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.566      ;
; 0.517 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.566      ;
; 0.519 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.542      ;
; 0.524 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.093     ; 6.527      ;
; 0.527 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.534      ;
; 0.537 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.093     ; 6.514      ;
; 0.559 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.502      ;
; 0.562 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.499      ;
; 0.566 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.495      ;
; 0.573 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.510      ;
; 0.573 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.488      ;
; 0.577 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.484      ;
; 0.580 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.503      ;
; 0.580 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.481      ;
; 0.589 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.472      ;
; 0.593 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.490      ;
; 0.593 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.490      ;
; 0.600 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.483      ;
; 0.600 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.483      ;
; 0.603 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.458      ;
; 0.609 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.452      ;
; 0.625 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.458      ;
; 0.639 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.444      ;
; 0.643 ; lcd_display:u_lcd_display|char_reg[6] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 5.940      ;
; 0.645 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.438      ;
; 0.645 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.438      ;
; 0.645 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.416      ;
; 0.655 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.428      ;
; 0.657 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.404      ;
; 0.659 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.424      ;
; 0.659 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.424      ;
; 0.675 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.408      ;
; 0.675 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.408      ;
; 0.694 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 6.787      ;
; 0.694 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.146     ; 6.304      ;
; 0.712 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 5.871      ;
; 0.719 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.342      ;
; 0.743 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 6.738      ;
; 0.743 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 6.738      ;
; 0.744 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.328      ;
; 0.748 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.388      ; 6.784      ;
; 0.749 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.312      ;
; 0.751 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.310      ;
; 0.753 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.308      ;
; 0.759 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.388      ; 6.773      ;
; 0.759 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.302      ;
; 0.763 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.309      ;
; 0.773 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.310      ;
; 0.773 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.093     ; 6.278      ;
; 0.790 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.282      ;
; 0.793 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.290      ;
; 0.793 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.290      ;
; 0.807 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.276      ;
; 0.815 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.268      ;
; 0.819 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 6.662      ;
; 0.827 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.256      ;
; 0.827 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.256      ;
; 0.835 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.248      ;
; 0.835 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.248      ;
; 0.843 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.093     ; 6.208      ;
; 0.849 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.212      ;
; 0.863 ; tgen:u_tgen|hcnt[5]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.209      ;
; 0.870 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 6.611      ;
; 0.870 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.191      ;
; 0.871 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 6.610      ;
; 0.872 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.189      ;
; 0.876 ; uart:u_uart|bytenum[0]                ; uart:u_uart|rData[0]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.535     ; 5.733      ;
; 0.884 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.388      ; 6.648      ;
; 0.890 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.388      ; 6.642      ;
; 0.895 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.388      ; 6.637      ;
; 0.895 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.177      ;
; 0.901 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 6.580      ;
; 0.901 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.388      ; 6.631      ;
; 0.917 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.337      ; 6.564      ;
; 0.919 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.071     ; 6.154      ;
; 0.920 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.071     ; 6.153      ;
; 0.932 ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.083     ; 6.129      ;
; 0.935 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.137      ;
; 0.938 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 6.145      ;
; 0.941 ; tgen:u_tgen|hcnt[6]                   ; tgen:u_tgen|da1_din[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.072     ; 6.131      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.383 ; tgen:u_tgen|da1_a[0]                                 ; tgen:u_tgen|da1_a[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|data_reg[0]                ; lcd_display:u_lcd_display|data_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; lcd_display:u_lcd_display|char_reg[6]                ; lcd_display:u_lcd_display|char_reg[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; tgen:u_tgen|stv2                                     ; tgen:u_tgen|stv2                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.402 ; tx_module:u_tx_module|tx_rdy                         ; tx_module:u_tx_module|tx_rdy                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|timer:u0_timer|t_cnt_en              ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; switch:u_switch|timer:u0_timer|pulse_1ms             ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|cs_ctrl.VFP                              ; tgen:u_tgen|cs_ctrl.VFP                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|cs_ctrl.PCH                              ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|flag_frm_pol                             ; tgen:u_tgen|flag_frm_pol                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|g_data[7]                                ; tgen:u_tgen|g_data[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|dis_sn[0]                            ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|lcd_ce                     ; lcd_display:u_lcd_display|lcd_ce                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|len_pwr_timer[8]                     ; switch:u_switch|len_pwr_timer[8]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u1_timer|t_cnt_en              ; switch:u_switch|timer:u1_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u1_timer|pulse_1us             ; switch:u_switch|timer:u1_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u1_timer|pulse_1ms             ; switch:u_switch|timer:u1_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|char_reg[2]                ; lcd_display:u_lcd_display|char_reg[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|char_reg[3]                ; lcd_display:u_lcd_display|char_reg[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|char_reg[1]                ; lcd_display:u_lcd_display|char_reg[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|char_reg[4]                ; lcd_display:u_lcd_display|char_reg[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|char_reg[0]                ; lcd_display:u_lcd_display|char_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|x_reg[0]                   ; lcd_display:u_lcd_display|x_reg[0]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|FPGA_LED_Test                        ; switch:u_switch|FPGA_LED_Test                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|en_p14v                              ; switch:u_switch|en_p14v                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|en_gvddp                             ; switch:u_switch|en_gvddp                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|mux_en1                              ; switch:u_switch|mux_en1                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -3.368 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -2.095     ; 1.439      ;
; -3.368 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -2.095     ; 1.439      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.628      ;
; 1.925  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.590     ; 4.629      ;
; 1.926  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.590     ; 4.628      ;
; 1.926  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.590     ; 4.628      ;
; 1.926  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.590     ; 4.628      ;
; 1.926  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.590     ; 4.628      ;
; 1.926  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.590     ; 4.628      ;
; 1.926  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.590     ; 4.628      ;
; 1.926  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.627      ;
; 1.926  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.627      ;
; 1.926  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.627      ;
; 1.926  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.591     ; 4.627      ;
; 1.926  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.590     ; 4.628      ;
; 1.926  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.590     ; 4.628      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[16]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[17]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[18]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[19]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[20]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[21]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[22]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[23]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[24]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[25]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[26]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[27]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[28]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[29]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[30]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[31]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.565     ; 4.652      ;
; 1.927  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da4_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.635      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.581     ; 4.635      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.581     ; 4.635      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.582     ; 4.634      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.581     ; 4.635      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.581     ; 4.635      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.577     ; 4.639      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.577     ; 4.639      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
; 1.928  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.640      ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 2.723 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                         ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.544     ; 1.335      ;
; 2.723 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                            ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.544     ; 1.335      ;
; 3.831 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[7]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.113      ;
; 3.843 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[4]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.112      ;
; 3.851 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|stv2                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.120      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.366     ; 4.122      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.366     ; 4.122      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.366     ; 4.122      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 4.121      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 4.121      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 4.121      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 4.121      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 4.121      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 4.121      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 4.121      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 4.121      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 4.121      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 4.121      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 4.121      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 4.121      ;
; 4.293 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 4.121      ;
; 4.295 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[1]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.377     ; 4.113      ;
; 4.295 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[3]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.377     ; 4.113      ;
; 4.295 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.378     ; 4.112      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.IDLE                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.111      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.111      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.RECIEVE                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.111      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.DATADIVE                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.111      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST1                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.111      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST2                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.111      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST3                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.111      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST4                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.111      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST5                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.111      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.111      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.380     ; 4.111      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[12]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 4.112      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[70]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 4.112      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[19]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 4.112      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[2]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 4.112      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[8]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 4.112      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[6]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 4.112      ;
; 4.296 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[5]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 4.112      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 4.108      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 4.108      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 4.108      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 4.108      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 4.108      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 4.108      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 4.108      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 4.108      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 4.108      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 4.108      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 4.108      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 4.108      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 4.108      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[2]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.111      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[3]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.111      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[4]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.111      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[5]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.111      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[6]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.111      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[7]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.111      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[2]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.111      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[3]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.111      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[4]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.111      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[5]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.111      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[6]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.111      ;
; 4.301 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[7]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.111      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.IDLE                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.118      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.118      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.118      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.118      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.118      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.118      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.118      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.118      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.118      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|pat_blc_wht_h[18]                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.118      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|pat_blc_wht_h[22]                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.386     ; 4.118      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.119      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[1]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 4.129      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[2]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.119      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[6]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.120      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|g_data[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.120      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv3_pre                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.387     ; 4.117      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv4_pre                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.387     ; 4.117      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv1_pre                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.387     ; 4.117      ;
; 4.309 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv2_pre                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.387     ; 4.117      ;
; 4.310 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[0]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.129      ;
; 4.310 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[1]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.129      ;
; 4.310 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[2]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.129      ;
; 4.310 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[3]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.129      ;
; 4.310 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[4]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.129      ;
; 4.310 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[6]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.129      ;
; 4.310 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[7]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.129      ;
; 4.310 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[8]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.129      ;
; 4.310 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[9]                                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.129      ;
; 4.310 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[10]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.129      ;
; 4.310 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|hcnt[11]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.376     ; 4.129      ;
; 4.310 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.131      ;
; 4.310 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 4.131      ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; 3.221 ; 3.437        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.set_xy                   ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[3]                 ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.idle                     ;
; 3.225 ; 3.441        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|rData[4]                                  ;
; 3.226 ; 3.442        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                             ;
; 3.226 ; 3.442        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                          ;
; 3.226 ; 3.442        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                 ;
; 3.226 ; 3.442        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[6]                 ;
; 3.226 ; 3.442        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_a[0]                                  ;
; 3.229 ; 3.445        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[6]                 ;
; 3.229 ; 3.445        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[7]                 ;
; 3.229 ; 3.445        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[0]                                ;
; 3.229 ; 3.445        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|rData[7]                                  ;
; 3.230 ; 3.446        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[1]                 ;
; 3.234 ; 3.450        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[0]                 ;
; 3.234 ; 3.450        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|stv2                                      ;
; 3.235 ; 3.451        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[5]                 ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[0]                 ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[4]                 ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[0]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[1]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[2]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[3]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[0]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[10]                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[11]                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[12]                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[13]                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[14]                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[15]                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[1]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[2]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[3]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[4]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[5]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[6]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[7]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[8]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[9]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[0]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[1]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[2]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[3]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[4]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[5]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[6]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[7]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[8]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|lcd_ce                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.00                        ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.clk_falling_edge          ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.clk_h                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.clk_rising_edge           ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.clear_screen             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.disp_char                ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.clear_screen         ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.disp_char            ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.idle                 ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.set_xy               ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|x_reg[0]                    ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u11_mux_decode|a[0]                        ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|flag_black_on                         ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[0]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[10] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[11] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[12] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[13] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[14] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[15] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[1]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[2]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[3]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[4]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[5]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[6]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[7]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[8]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[9]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[0]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[0]   ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[14]  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.125 ; 18.309       ; 0.184          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.255 ; 18.255       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.423 ; 18.423       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.423 ; 18.423       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.481 ; 18.481       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.506 ; 18.506       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.507 ; 18.723       ; 0.216          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.530 ; 18.530       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.556 ; 18.556       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.613 ; 18.613       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.613 ; 18.613       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.774 ; 18.774       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 34.550 ; 37.037       ; 2.487          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 2.615 ; 2.671 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 4.608 ; 4.704 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 4.755 ; 4.903 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 4.707 ; 4.837 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 4.602 ; 4.712 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -2.160 ; -2.216 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -3.817 ; -3.902 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -3.974 ; -4.118 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -3.930 ; -4.057 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -3.814 ; -3.912 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 5.317 ; 5.577 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.005 ; 4.745 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 6.416 ; 5.990 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 5.398 ; 5.097 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.401 ; 5.065 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 5.810 ; 5.467 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 5.810 ; 5.467 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 6.763 ; 6.575 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.400 ; 5.137 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.697 ; 5.379 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.431 ; 5.158 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.676 ; 5.261 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.763 ; 6.575 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.179 ; 4.961 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 5.360 ; 5.033 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.186 ; 4.971 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 4.328 ; 4.429 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 6.150 ; 6.200 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.469 ; 4.313 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.470 ; 4.314 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.327 ; 4.193 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.804 ; 4.643 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.832 ; 4.652 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.150 ; 6.200 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.278 ; 4.408 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 5.594 ; 5.557 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.247 ; 5.075 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.594 ; 5.344 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.562 ; 5.294 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.533 ; 5.287 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.561 ; 5.291 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.289 ; 5.557 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.089 ; 4.167 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.044 ; 4.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 7.524 ; 8.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 7.793 ; 8.553 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 6.340 ; 6.701 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 6.407 ; 6.754 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 7.292 ; 8.014 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 6.980 ; 7.554 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 6.956 ; 6.663 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.231 ; 4.901 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[1]     ; clk_in     ; 6.956 ; 6.663 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.647 ; 5.205 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.647 ; 5.205 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 4.687 ; 4.500 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 4.687 ; 4.500 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 6.009 ; 5.945 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.009 ; 5.945 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.030 ; 4.842 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.030 ; 4.842 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 4.513 ; 4.274 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.481 ; 4.245 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 4.513 ; 4.274 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.936 ; 4.655 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.936 ; 4.655 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 4.898 ; 4.632 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 4.686 ; 4.478 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 4.686 ; 4.478 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.645 ; 4.456 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 5.643 ; 5.270 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 5.643 ; 5.270 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 7.270 ; 6.755 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 7.565 ; 7.023 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 7.535 ; 6.983 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 7.303 ; 6.638 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 7.369 ; 6.744 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 7.377 ; 6.757 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 6.098 ; 5.725 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 4.817 ; 5.068 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 4.510 ; 4.257 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 5.864 ; 5.452 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 4.888 ; 4.596 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 4.890 ; 4.564 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 5.284 ; 4.952 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 5.284 ; 4.952 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 4.685 ; 4.475 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 4.894 ; 4.639 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.183 ; 4.876 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 4.928 ; 4.664 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.163 ; 4.763 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.261 ; 6.084 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 4.685 ; 4.475 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 4.860 ; 4.543 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 4.692 ; 4.484 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.863 ; 3.962 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 3.863 ; 3.732 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.003 ; 3.852 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.004 ; 3.853 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 3.863 ; 3.732 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.324 ; 4.169 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.352 ; 4.177 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 5.674 ; 5.720 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 3.818 ; 3.945 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 4.751 ; 4.585 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 4.751 ; 4.585 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.084 ; 4.842 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.053 ; 4.795 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.026 ; 4.788 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.052 ; 4.792 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 4.791 ; 5.049 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 3.637 ; 3.714 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 3.587 ; 3.759 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 6.934 ; 7.604 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 7.192 ; 7.923 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 5.793 ; 6.141 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 5.861 ; 6.196 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 6.708 ; 7.402 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 6.413 ; 6.966 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 4.728 ; 4.408 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 4.728 ; 4.408 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[1]     ; clk_in     ; 6.441 ; 6.163 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.127 ; 4.700 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.127 ; 4.700 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 4.206 ; 4.023 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 4.206 ; 4.023 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 5.532 ; 5.473 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 5.532 ; 5.473 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 4.534 ; 4.350 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 4.534 ; 4.350 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 4.007 ; 3.777 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.007 ; 3.777 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 4.037 ; 3.805 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.407 ; 4.149 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.444 ; 4.171 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 4.407 ; 4.149 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 4.164 ; 3.979 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 4.204 ; 4.001 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.164 ; 3.979 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 5.122 ; 4.761 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 5.122 ; 4.761 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 6.685 ; 6.188 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 6.968 ; 6.445 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 6.939 ; 6.405 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 6.716 ; 6.075 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.779 ; 6.177 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.788 ; 6.189 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.560 ; 5.199 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.877 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                 ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -1.850 ; -3.700        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                 ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.556 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.350  ; 0.000         ;
; clk_in                                                       ; 18.026 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 3.877 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 3.004      ;
; 3.977 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 3.109      ;
; 3.978 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.051     ; 3.100      ;
; 3.988 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 3.098      ;
; 3.997 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 3.089      ;
; 4.028 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 3.058      ;
; 4.068 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.029     ; 3.032      ;
; 4.068 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 3.018      ;
; 4.070 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 3.031      ;
; 4.073 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 3.028      ;
; 4.074 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 3.012      ;
; 4.079 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.029     ; 3.021      ;
; 4.080 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.051     ; 2.998      ;
; 4.081 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 3.020      ;
; 4.084 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 3.017      ;
; 4.087 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.999      ;
; 4.110 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.976      ;
; 4.110 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.976      ;
; 4.113 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.050     ; 2.966      ;
; 4.117 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.969      ;
; 4.119 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.029     ; 2.981      ;
; 4.121 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.980      ;
; 4.124 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.977      ;
; 4.126 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.960      ;
; 4.134 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.952      ;
; 4.135 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.951      ;
; 4.138 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.948      ;
; 4.140 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.946      ;
; 4.146 ; lcd_display:u_lcd_display|char_reg[6] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.735      ;
; 4.165 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.921      ;
; 4.176 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.029     ; 2.924      ;
; 4.177 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.067     ; 2.885      ;
; 4.177 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.704      ;
; 4.178 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.029     ; 2.922      ;
; 4.178 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.923      ;
; 4.180 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.921      ;
; 4.180 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.906      ;
; 4.181 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.920      ;
; 4.183 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.918      ;
; 4.187 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.899      ;
; 4.190 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.896      ;
; 4.192 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.051     ; 2.886      ;
; 4.193 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.893      ;
; 4.194 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.892      ;
; 4.197 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.889      ;
; 4.201 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.029     ; 2.899      ;
; 4.201 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.029     ; 2.899      ;
; 4.203 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.898      ;
; 4.203 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.898      ;
; 4.203 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.883      ;
; 4.206 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.895      ;
; 4.206 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.895      ;
; 4.208 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.029     ; 2.892      ;
; 4.210 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.891      ;
; 4.213 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.888      ;
; 4.220 ; uart:u_uart|bytenum[0]                ; uart:u_uart|rData[0]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.232     ; 2.677      ;
; 4.225 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.861      ;
; 4.225 ; lcd_display:u_lcd_display|cnt3[1]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.861      ;
; 4.229 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.029     ; 2.871      ;
; 4.230 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.856      ;
; 4.231 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.870      ;
; 4.234 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.867      ;
; 4.236 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.850      ;
; 4.243 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 3.027      ;
; 4.246 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.840      ;
; 4.247 ; tgen:u_tgen|hcnt[0]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 2.845      ;
; 4.253 ; lcd_display:u_lcd_display|cnt3[14]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.833      ;
; 4.257 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.161      ; 3.033      ;
; 4.258 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.130      ; 3.001      ;
; 4.259 ; lcd_display:u_lcd_display|cnt4[0]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.827      ;
; 4.260 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.161      ; 3.030      ;
; 4.260 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 3.010      ;
; 4.263 ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.823      ;
; 4.265 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.051     ; 2.813      ;
; 4.266 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.130      ; 2.993      ;
; 4.268 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.161      ; 3.022      ;
; 4.269 ; lcd_display:u_lcd_display|char_reg[6] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.612      ;
; 4.271 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.029     ; 2.829      ;
; 4.271 ; lcd_display:u_lcd_display|cnt3[3]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.161      ; 3.019      ;
; 4.273 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.828      ;
; 4.276 ; lcd_display:u_lcd_display|cnt3[4]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.825      ;
; 4.285 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.029     ; 2.815      ;
; 4.287 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.814      ;
; 4.287 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 2.805      ;
; 4.288 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.029     ; 2.812      ;
; 4.290 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.811      ;
; 4.290 ; lcd_display:u_lcd_display|cnt3[2]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.811      ;
; 4.291 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.054     ; 2.784      ;
; 4.291 ; tgen:u_tgen|hcnt[1]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 2.801      ;
; 4.292 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.043     ; 2.794      ;
; 4.293 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.808      ;
; 4.294 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 2.976      ;
; 4.295 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.029     ; 2.805      ;
; 4.295 ; tgen:u_tgen|hcnt[7]                   ; tgen:u_tgen|da1_din[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 2.797      ;
; 4.297 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.804      ;
; 4.300 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.028     ; 2.801      ;
; 4.300 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 2.792      ;
; 4.300 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 2.792      ;
; 4.300 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 2.792      ;
; 4.300 ; tgen:u_tgen|hcnt[4]                   ; tgen:u_tgen|da1_din[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.037     ; 2.792      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; lcd_display:u_lcd_display|data_reg[0]                ; lcd_display:u_lcd_display|data_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[6]                ; lcd_display:u_lcd_display|char_reg[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; tgen:u_tgen|stv2                                     ; tgen:u_tgen|stv2                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; tgen:u_tgen|da1_a[0]                                 ; tgen:u_tgen|da1_a[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; tx_module:u_tx_module|tx_rdy                         ; tx_module:u_tx_module|tx_rdy                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|t_cnt_en              ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|pulse_1ms             ; switch:u_switch|timer:u0_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|lcd_ce                     ; lcd_display:u_lcd_display|lcd_ce                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|char_reg[2]                ; lcd_display:u_lcd_display|char_reg[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|char_reg[3]                ; lcd_display:u_lcd_display|char_reg[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|char_reg[1]                ; lcd_display:u_lcd_display|char_reg[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|FPGA_LED_Test                        ; switch:u_switch|FPGA_LED_Test                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|cs_ctrl.VFP                              ; tgen:u_tgen|cs_ctrl.VFP                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|cs_ctrl.PCH                              ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|flag_frm_pol                             ; tgen:u_tgen|flag_frm_pol                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|g_data[7]                                ; tgen:u_tgen|g_data[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|cstate.SENDDELAY                         ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|isEn                                     ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|dis_sn[0]                            ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1ms  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|len_pwr_timer[8]                     ; switch:u_switch|len_pwr_timer[8]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|timer:u1_timer|t_cnt_en              ; switch:u_switch|timer:u1_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|timer:u1_timer|pulse_1us             ; switch:u_switch|timer:u1_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|timer:u1_timer|pulse_1ms             ; switch:u_switch|timer:u1_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|char_reg[4]                ; lcd_display:u_lcd_display|char_reg[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|char_reg[0]                ; lcd_display:u_lcd_display|char_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_display:u_lcd_display|x_reg[0]                   ; lcd_display:u_lcd_display|x_reg[0]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|en_p14v                              ; switch:u_switch|en_p14v                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|en_gvddp                             ; switch:u_switch|en_gvddp                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|mux_en1                              ; switch:u_switch|mux_en1                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.850 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.290     ; 0.711      ;
; -1.850 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.290     ; 0.711      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[16]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[17]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[18]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[19]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[20]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[21]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[22]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[23]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[24]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[25]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[26]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[27]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[28]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[29]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[30]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.530  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[31]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.250     ; 2.349      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.257     ; 2.341      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.256     ; 2.342      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.257     ; 2.341      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.257     ; 2.341      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.347      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.347      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.347      ;
; 4.531  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.257     ; 2.341      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.260     ; 2.336      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.267     ; 2.329      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.267     ; 2.329      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.267     ; 2.329      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.267     ; 2.329      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.267     ; 2.329      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.267     ; 2.329      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.268     ; 2.328      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.268     ; 2.328      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.268     ; 2.328      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_ms[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.268     ; 2.328      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.267     ; 2.329      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.267     ; 2.329      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.258     ; 2.338      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[0]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.345      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[1]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.345      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[4]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.345      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[5]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.345      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[2]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.345      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[3]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.345      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[6]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.345      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|trig_lock_timer                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.251     ; 2.345      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.252     ; 2.344      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.266     ; 2.330      ;
; 4.533  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da4_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.259     ; 2.337      ;
; 4.534  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.259     ; 2.336      ;
; 4.534  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.259     ; 2.336      ;
; 4.534  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.259     ; 2.336      ;
; 4.534  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.259     ; 2.336      ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.556 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                         ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -0.991     ; 0.610      ;
; 1.556 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                            ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -0.991     ; 0.610      ;
; 1.941 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[7]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.070      ;
; 1.945 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[4]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 2.069      ;
; 1.952 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|stv2                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 2.073      ;
; 2.138 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[12]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 2.069      ;
; 2.138 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[70]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 2.069      ;
; 2.138 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[19]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 2.069      ;
; 2.138 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[2]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 2.069      ;
; 2.138 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|recdata[8]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 2.069      ;
; 2.138 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[6]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 2.069      ;
; 2.138 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[5]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 2.069      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.075      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.075      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 2.075      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 2.074      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 2.074      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 2.074      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 2.074      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 2.074      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 2.074      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 2.074      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 2.074      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 2.074      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 2.074      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 2.074      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 2.074      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 2.074      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.IDLE                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 2.069      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 2.069      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.RECIEVE                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 2.069      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.DATADIVE                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 2.069      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST1                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 2.069      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST2                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 2.069      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST3                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 2.069      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST4                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 2.069      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.WAIT_TX_TEST5                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 2.069      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 2.069      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 2.069      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[1]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 2.070      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[3]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 2.070      ;
; 2.139 ; clkrst:u_clkrst|rst_n_sys   ; uart:u_uart|rData[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 2.070      ;
; 2.142 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[2]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.070      ;
; 2.142 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[3]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.070      ;
; 2.142 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[4]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.070      ;
; 2.142 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[5]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.070      ;
; 2.142 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[6]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.070      ;
; 2.142 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[7]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.070      ;
; 2.142 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[2]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.070      ;
; 2.142 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[3]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.070      ;
; 2.142 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[4]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.070      ;
; 2.142 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[5]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.070      ;
; 2.142 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[6]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.070      ;
; 2.142 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[7]                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.070      ;
; 2.143 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.067      ;
; 2.143 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.067      ;
; 2.143 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.067      ;
; 2.143 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.067      ;
; 2.143 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.067      ;
; 2.143 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.067      ;
; 2.143 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.067      ;
; 2.143 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.067      ;
; 2.143 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.067      ;
; 2.143 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.067      ;
; 2.143 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.067      ;
; 2.143 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.067      ;
; 2.143 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_ms[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.067      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.IDLE                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.072      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.072      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[0]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 2.070      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[1]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 2.070      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[2]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 2.070      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[3]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 2.070      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[4]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 2.070      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[5]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 2.070      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[6]                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 2.070      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vact[11]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 2.070      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.072      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.072      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.072      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.072      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.072      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.072      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.072      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|pat_blc_wht_h[18]                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.072      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|pat_blc_wht_h[22]                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 2.072      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 2.075      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[1]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 2.075      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[1]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.076      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[2]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 2.075      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[4]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 2.075      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[6]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 2.075      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[6]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 2.073      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|g_data[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 2.073      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 2.067      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 2.067      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 2.067      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 2.067      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 2.067      ;
; 2.148 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 2.067      ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; 3.350 ; 3.534        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[6]                 ;
; 3.350 ; 3.534        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[0]                 ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                             ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                          ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                 ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_a[0]                                  ;
; 3.351 ; 3.535        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|stv2                                      ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.idle                     ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.set_xy                   ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|bytenum[0]                                ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart:u_uart|rData[7]                                  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[0]                 ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[4]                 ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[0]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[1]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[2]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[3]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[0]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[10]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[11]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[12]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[13]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[14]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[15]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[1]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[2]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[3]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[4]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[5]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[6]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[7]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[8]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[9]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[0]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[1]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[2]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[3]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[4]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[5]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[6]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[7]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt4[8]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.00                        ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.clk_falling_edge          ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.clk_h                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.clk_rising_edge           ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.clear_screen         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.disp_char            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.idle                 ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.set_xy               ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|x_reg[0]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u4_mux_decode|a[0]                         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u6_mux_decode|a[0]                         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u6_mux_decode|a[1]                         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u8_mux_decode|a[0]                         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u8_mux_decode|a[1]                         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|en_gvddp                              ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|en_p14v                               ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|flag_pwr                              ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[0]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[10] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[11] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[12] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[13] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[14] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[15] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[1]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[2]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[3]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[4]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[5]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[6]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[7]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[8]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[9]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[0]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1ms   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|tpulse      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|s_in_d1                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|s_in_d2                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|s_in_d3                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|s_out                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_clk[0]  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.026 ; 18.210       ; 0.184          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.101 ; 18.101       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.101 ; 18.101       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.137 ; 18.137       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.146 ; 18.146       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.204 ; 18.204       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.610 ; 18.826       ; 0.216          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.830 ; 18.830       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.891 ; 18.891       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.900 ; 18.900       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.934 ; 18.934       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.934 ; 18.934       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 35.037 ; 37.037       ; 2.000          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 1.294 ; 1.950 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 2.550 ; 3.204 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 2.620 ; 3.256 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 2.585 ; 3.215 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 2.564 ; 3.216 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -1.072 ; -1.717 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -2.142 ; -2.778 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -2.213 ; -2.839 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -2.182 ; -2.802 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -2.157 ; -2.791 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 2.736 ; 2.633 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.293 ; 2.373 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.920 ; 3.073 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 2.485 ; 2.589 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.462 ; 2.565 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 2.622 ; 2.728 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 2.622 ; 2.728 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 3.333 ; 3.543 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.502 ; 2.616 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 2.671 ; 2.758 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.541 ; 2.606 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 2.601 ; 2.681 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.333 ; 3.543 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 2.446 ; 2.518 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.488 ; 2.573 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.453 ; 2.530 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 2.159 ; 2.084 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 3.305 ; 3.120 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 2.118 ; 2.140 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 2.118 ; 2.141 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 2.011 ; 2.074 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 2.283 ; 2.330 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 2.289 ; 2.332 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 3.305 ; 3.120 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 2.117 ; 2.093 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.723 ; 2.736 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.510 ; 2.585 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.641 ; 2.736 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.636 ; 2.728 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.623 ; 2.704 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.630 ; 2.735 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.723 ; 2.623 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 2.019 ; 2.001 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.986 ; 1.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 3.983 ; 3.762 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 4.139 ; 3.913 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 3.296 ; 3.063 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 3.337 ; 3.136 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 3.870 ; 3.634 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 3.689 ; 3.513 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 3.398 ; 3.603 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.383 ; 2.476 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[1]     ; clk_in     ; 3.398 ; 3.603 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.557 ; 2.678 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.557 ; 2.678 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 2.168 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 2.168 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 3.026 ; 3.177 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 3.026 ; 3.177 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.344 ; 2.423 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.344 ; 2.423 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 2.048 ; 2.104 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 2.033 ; 2.087 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 2.048 ; 2.104 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 2.239 ; 2.331 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 2.239 ; 2.331 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 2.227 ; 2.303 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 2.158 ; 2.226 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 2.158 ; 2.226 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 2.140 ; 2.206 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 2.564 ; 2.683 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 2.564 ; 2.683 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 3.309 ; 3.554 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 3.435 ; 3.705 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 3.402 ; 3.667 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 3.243 ; 3.459 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 3.294 ; 3.524 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 3.304 ; 3.534 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.824 ; 2.958 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 2.460 ; 2.362 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.028 ; 2.105 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.629 ; 2.776 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 2.213 ; 2.312 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.191 ; 2.289 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 2.345 ; 2.447 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 2.345 ; 2.447 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 2.181 ; 2.250 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.232 ; 2.342 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 2.398 ; 2.481 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.273 ; 2.335 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 2.331 ; 2.407 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.066 ; 3.273 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 2.181 ; 2.250 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.221 ; 2.302 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.188 ; 2.262 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.903 ; 1.830 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 1.760 ; 1.821 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 1.866 ; 1.887 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 1.867 ; 1.887 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 1.760 ; 1.821 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 2.025 ; 2.069 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 2.030 ; 2.071 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 3.044 ; 2.861 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 1.865 ; 1.843 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.244 ; 2.315 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.244 ; 2.315 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.369 ; 2.459 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.365 ; 2.452 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.352 ; 2.429 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.359 ; 2.459 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.448 ; 2.352 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 1.771 ; 1.755 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.735 ; 1.705 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 3.657 ; 3.446 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 3.806 ; 3.591 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 2.994 ; 2.770 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 3.036 ; 2.844 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 3.547 ; 3.319 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 3.376 ; 3.207 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.116 ; 2.205 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.116 ; 2.205 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[1]     ; clk_in     ; 3.127 ; 3.328 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.282 ; 2.398 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.282 ; 2.398 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 1.908 ; 1.985 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 1.908 ; 1.985 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 2.769 ; 2.918 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 2.769 ; 2.918 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.078 ; 2.153 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.078 ; 2.153 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 1.779 ; 1.830 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 1.779 ; 1.830 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 1.794 ; 1.847 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 1.965 ; 2.038 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 1.977 ; 2.065 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 1.965 ; 2.038 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 1.881 ; 1.944 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 1.898 ; 1.963 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 1.881 ; 1.944 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 2.287 ; 2.402 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 2.287 ; 2.402 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 3.006 ; 3.240 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 3.126 ; 3.384 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 3.093 ; 3.348 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 2.941 ; 3.148 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 2.990 ; 3.210 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 3.000 ; 3.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.539 ; 2.667 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                         ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                              ; -0.269 ; 0.179 ; -3.862   ; 1.556   ; 3.221               ;
;  clk_in                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 18.026              ;
;  u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.269 ; 0.179 ; -3.862   ; 1.556   ; 3.221               ;
; Design-wide TNS                                               ; -0.792 ; 0.0   ; -7.724   ; 0.0     ; 0.0                 ;
;  clk_in                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.792 ; 0.000 ; -7.724   ; 0.000   ; 0.000               ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 2.894 ; 3.139 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 5.229 ; 5.492 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 5.398 ; 5.679 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 5.341 ; 5.610 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 5.219 ; 5.494 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -1.072 ; -1.717 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -2.142 ; -2.778 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -2.213 ; -2.839 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -2.182 ; -2.802 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -2.157 ; -2.791 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 5.450 ; 5.577 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.005 ; 4.815 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 6.466 ; 6.152 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 5.409 ; 5.177 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 5.401 ; 5.174 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 5.815 ; 5.605 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 5.815 ; 5.605 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 6.763 ; 6.652 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.400 ; 5.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.697 ; 5.481 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.431 ; 5.252 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.676 ; 5.383 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.763 ; 6.652 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.179 ; 5.031 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 5.360 ; 5.125 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.186 ; 5.040 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 4.329 ; 4.429 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 6.177 ; 6.200 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.469 ; 4.317 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.470 ; 4.318 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.327 ; 4.195 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.804 ; 4.669 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.832 ; 4.681 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.177 ; 6.200 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.278 ; 4.408 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 5.601 ; 5.557 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.247 ; 5.154 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.601 ; 5.415 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.563 ; 5.368 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.539 ; 5.351 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.561 ; 5.399 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.396 ; 5.557 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.089 ; 4.167 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.044 ; 4.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 7.854 ; 8.299 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 8.154 ; 8.653 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 6.593 ; 6.734 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 6.667 ; 6.781 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 7.608 ; 8.092 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 7.239 ; 7.626 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 6.956 ; 6.786 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.231 ; 4.999 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[1]     ; clk_in     ; 6.956 ; 6.786 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.647 ; 5.342 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.647 ; 5.342 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 4.687 ; 4.540 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 4.687 ; 4.540 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 6.009 ; 5.963 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.009 ; 5.963 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.032 ; 4.890 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.032 ; 4.890 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 4.513 ; 4.302 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.481 ; 4.267 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 4.513 ; 4.302 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.936 ; 4.706 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.936 ; 4.706 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 4.898 ; 4.686 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 4.686 ; 4.507 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 4.686 ; 4.507 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 4.645 ; 4.485 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 5.643 ; 5.411 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 5.643 ; 5.411 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 7.294 ; 7.081 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 7.612 ; 7.362 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 7.582 ; 7.326 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 7.308 ; 6.964 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 7.385 ; 7.080 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 7.395 ; 7.093 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 6.135 ; 5.884 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 2.460 ; 2.362 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.028 ; 2.105 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.629 ; 2.776 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 2.213 ; 2.312 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.191 ; 2.289 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 2.345 ; 2.447 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 2.345 ; 2.447 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 2.181 ; 2.250 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.232 ; 2.342 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 2.398 ; 2.481 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.273 ; 2.335 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 2.331 ; 2.407 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.066 ; 3.273 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 2.181 ; 2.250 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.221 ; 2.302 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.188 ; 2.262 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.903 ; 1.830 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 1.760 ; 1.821 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 1.866 ; 1.887 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 1.867 ; 1.887 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 1.760 ; 1.821 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 2.025 ; 2.069 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 2.030 ; 2.071 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 3.044 ; 2.861 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 1.865 ; 1.843 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.244 ; 2.315 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.244 ; 2.315 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.369 ; 2.459 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.365 ; 2.452 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.352 ; 2.429 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.359 ; 2.459 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.448 ; 2.352 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 1.771 ; 1.755 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.735 ; 1.705 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 3.657 ; 3.446 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 3.806 ; 3.591 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 2.994 ; 2.770 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 3.036 ; 2.844 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 3.547 ; 3.319 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 3.376 ; 3.207 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.116 ; 2.205 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.116 ; 2.205 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[1]     ; clk_in     ; 3.127 ; 3.328 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.282 ; 2.398 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.282 ; 2.398 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 1.908 ; 1.985 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 1.908 ; 1.985 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 2.769 ; 2.918 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 2.769 ; 2.918 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.078 ; 2.153 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.078 ; 2.153 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 1.779 ; 1.830 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 1.779 ; 1.830 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[1]     ; clk_in     ; 1.794 ; 1.847 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 1.965 ; 2.038 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 1.977 ; 2.065 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[1]     ; clk_in     ; 1.965 ; 2.038 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 1.881 ; 1.944 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 1.898 ; 1.963 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[1]     ; clk_in     ; 1.881 ; 1.944 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_11[*]     ; clk_in     ; 2.287 ; 2.402 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_11[0]    ; clk_in     ; 2.287 ; 2.402 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 3.006 ; 3.240 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 3.126 ; 3.384 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 3.093 ; 3.348 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 2.941 ; 3.148 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 2.990 ; 3.210 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 3.000 ; 3.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.539 ; 2.667 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED_Test ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_p14v       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_n14v       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_gvddp      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_gvddn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_vgh        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_vgl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en_Test1  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en_Test2  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en2       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en3       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en4       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_4[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_4[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_5[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_5[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_6[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_6[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_7[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_7[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_8[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_8[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_9[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_9[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_10[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_10[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_11[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_11[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_12[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_12[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_13[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_13[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_14[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_14[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test1[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test1[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test2[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test2[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_RST         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_CE          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_DC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_DIN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_CLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sw5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rxd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED_Test ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_p14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_n14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; en_gvddp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_gvddn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_vgh        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; en_vgl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en4       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_13[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_13[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da2_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da2_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da2_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da1_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da3_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da3_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; da4_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; L_RST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_CE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_DC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_DIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.00861 V          ; 0.106 V                              ; 0.016 V                              ; 6.53e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.00861 V         ; 0.106 V                             ; 0.016 V                             ; 6.53e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.118 V                              ; 0.017 V                              ; 8.67e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.118 V                             ; 0.017 V                             ; 8.67e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED_Test ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_p14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_n14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; en_gvddp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_gvddn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_vgh        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; en_vgl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; mux_en_Test1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en4       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_13[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_13[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da2_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da2_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da2_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da1_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da1_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da2_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da3_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da3_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; da4_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; L_RST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_CE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_DC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_DIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 45503    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 45503    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                      ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 525      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                       ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 525      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 09 19:53:31 2018
Info: Command: quartus_sta VT_Demo -c VT_Demo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VT_Demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name clk_in clk_in
    Info (332110): create_generated_clock -source {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 140 -duty_cycle 50.00 -name {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]} {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.269
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.269        -0.792 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.434         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.862
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.862        -7.724 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.084
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.084         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.244
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.244         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.207         0.000 clk_in 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.209         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.383         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -3.368
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.368        -6.736 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.723
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.723         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.221
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.221         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.125         0.000 clk_in 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.877
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.877         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.179         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.850
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.850        -3.700 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.556
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.556         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.350
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.350         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.026         0.000 clk_in 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 465 megabytes
    Info: Processing ended: Sun Dec 09 19:53:36 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


