

================================================================
== Vitis HLS Report for 'FFT_stage_spatial_unroll_6_s'
================================================================
* Date:           Wed Jul 16 18:22:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.956 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       74|       74|  0.367 us|  0.367 us|   34|   34|  loop auto-rewind stp (delay=2 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- R_Pair_loop_R_Group_loop  |       72|       72|        42|          1|          1|    32|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 1, D = 42, States = { 1 2 3 4 5 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 6 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 
6 --> 27 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 6 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten94 = alloca i32 1"   --->   Operation 45 'alloca' 'indvar_flatten94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%m95 = alloca i32 1"   --->   Operation 46 'alloca' 'm95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%k96 = alloca i32 1"   --->   Operation 47 'alloca' 'k96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln41398 = alloca i32 1"   --->   Operation 48 'alloca' 'add_ln41398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 64, i8 %add_ln41398"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %k96"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %m95"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten94"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc116.i"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten94_load = load i5 %indvar_flatten94" [FFT.cpp:413]   --->   Operation 54 'load' 'indvar_flatten94_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.78ns)   --->   "%add_ln413_1 = add i5 %indvar_flatten94_load, i5 1" [FFT.cpp:413]   --->   Operation 55 'add' 'add_ln413_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.78ns)   --->   "%icmp_ln413 = icmp_eq  i5 %indvar_flatten94_load, i5 31" [FFT.cpp:413]   --->   Operation 56 'icmp' 'icmp_ln413' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln413 = store i5 %add_ln413_1, i5 %indvar_flatten94" [FFT.cpp:413]   --->   Operation 57 'store' 'store_ln413' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln413 = br i1 %icmp_ln413, void %for.inc116.i, void %FFT_stage_spatial_unroll<6>.exit" [FFT.cpp:413]   --->   Operation 58 'br' 'br_ln413' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.75>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%icmp_ln41697 = phi i1 1, void %entry, i1 %xor_ln416, void %fpga_resource_hint.for.inc113.61" [FFT.cpp:416]   --->   Operation 59 'phi' 'icmp_ln41697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%m95_load = load i8 %m95" [FFT.cpp:413]   --->   Operation 60 'load' 'm95_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%k96_load = load i6 %k96" [FFT.cpp:413]   --->   Operation 61 'load' 'k96_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%add_ln41398_load = load i8 %add_ln41398" [FFT.cpp:413]   --->   Operation 62 'load' 'add_ln41398_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.18ns)   --->   "%select_ln413 = select i1 %icmp_ln41697, i6 %k96_load, i6 0" [FFT.cpp:413]   --->   Operation 63 'select' 'select_ln413' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.24ns)   --->   "%m = select i1 %icmp_ln41697, i8 %m95_load, i8 %add_ln41398_load" [FFT.cpp:413]   --->   Operation 64 'select' 'm' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln416 = trunc i6 %select_ln413" [FFT.cpp:416]   --->   Operation 65 'trunc' 'trunc_ln416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %m, i32 5, i32 6" [FFT.cpp:426]   --->   Operation 66 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln413, i32 1, i32 4" [FFT.cpp:426]   --->   Operation 67 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp, i4 %tmp_4" [FFT.cpp:426]   --->   Operation 68 'bitconcatenate' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln426 = zext i6 %lshr_ln" [FFT.cpp:426]   --->   Operation 69 'zext' 'zext_ln426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %m, i32 6" [FFT.cpp:8->FFT.cpp:426]   --->   Operation 70 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i4, i1 %tmp_1, i1 1, i4 %tmp_4" [FFT.cpp:8->FFT.cpp:426]   --->   Operation 71 'bitconcatenate' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i6 %or_ln8" [FFT.cpp:8->FFT.cpp:426]   --->   Operation 72 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0, i64 0, i64 %zext_ln426" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 73 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0, i64 0, i64 %zext_ln426" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 74 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [3/3] (1.68ns)   --->   "%d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 75 'load' 'd0_real' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 76 [3/3] (1.68ns)   --->   "%d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 76 'load' 'd0_imag' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0, i64 0, i64 %zext_ln8" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 77 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0, i64 0, i64 %zext_ln8" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 78 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [3/3] (1.68ns)   --->   "%a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 79 'load' 'a' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 80 [3/3] (1.68ns)   --->   "%d1_real_4 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 80 'load' 'd1_real_4' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1, i64 0, i64 %zext_ln426" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 81 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1, i64 0, i64 %zext_ln426" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 82 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1, i64 0, i64 %zext_ln8" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 83 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1, i64 0, i64 %zext_ln8" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 84 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [3/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 85 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 86 [3/3] (1.68ns)   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 86 'load' 'd1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 87 [3/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 87 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 88 [3/3] (1.68ns)   --->   "%d1_9 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 88 'load' 'd1_9' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 89 [1/1] (1.82ns)   --->   "%k = add i6 %select_ln413, i6 2" [FFT.cpp:416]   --->   Operation 89 'add' 'k' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k, i32 5" [FFT.cpp:416]   --->   Operation 90 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.97ns)   --->   "%xor_ln416 = xor i1 %tmp_2, i1 1" [FFT.cpp:416]   --->   Operation 91 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.91ns)   --->   "%add_ln413 = add i8 %m, i8 64" [FFT.cpp:413]   --->   Operation 92 'add' 'add_ln413' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln413 = store i8 %add_ln413, i8 %add_ln41398" [FFT.cpp:413]   --->   Operation 93 'store' 'store_ln413' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln416 = store i6 %k, i6 %k96" [FFT.cpp:416]   --->   Operation 94 'store' 'store_ln416' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln413 = store i8 %m, i8 %m95" [FFT.cpp:413]   --->   Operation 95 'store' 'store_ln413' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.06>
ST_3 : Operation 96 [1/1] (2.06ns)   --->   "%c = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i5, i5 0, i32 1, i5 2, i32 0.980785, i5 4, i32 0.92388, i5 6, i32 0.83147, i5 8, i32 0.707107, i5 10, i32 0.55557, i5 12, i32 0.382683, i5 14, i32 0.19509, i5 16, i32 6.12323e-17, i5 18, i32 -0.19509, i5 20, i32 -0.382683, i5 22, i32 -0.55557, i5 24, i32 -0.707107, i5 26, i32 -0.83147, i5 28, i32 -0.92388, i5 30, i32 -0.980785, i32 <undef>, i5 %trunc_ln416" [FFT.cpp:416]   --->   Operation 96 'sparsemux' 'c' <Predicate = true> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (2.06ns)   --->   "%d = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i5, i5 0, i32 -0, i5 2, i32 -0.19509, i5 4, i32 -0.382683, i5 6, i32 -0.55557, i5 8, i32 -0.707107, i5 10, i32 -0.83147, i5 12, i32 -0.92388, i5 14, i32 -0.980785, i5 16, i32 -1, i5 18, i32 -0.980785, i5 20, i32 -0.92388, i5 22, i32 -0.83147, i5 24, i32 -0.707107, i5 26, i32 -0.55557, i5 28, i32 -0.382683, i5 30, i32 -0.19509, i32 <undef>, i5 %trunc_ln416" [FFT.cpp:416]   --->   Operation 97 'sparsemux' 'd' <Predicate = true> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [2/3] (1.68ns)   --->   "%d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 98 'load' 'd0_real' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 99 [2/3] (1.68ns)   --->   "%d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 99 'load' 'd0_imag' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 100 [2/3] (1.68ns)   --->   "%a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 100 'load' 'a' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 101 [2/3] (1.68ns)   --->   "%d1_real_4 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 101 'load' 'd1_real_4' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 102 [2/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 102 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 103 [2/3] (1.68ns)   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 103 'load' 'd1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 104 [2/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 104 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 105 [2/3] (1.68ns)   --->   "%d1_9 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 105 'load' 'd1_9' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 106 [1/3] ( I:1.68ns O:1.68ns )   --->   "%d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 106 'load' 'd0_real' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 107 [1/3] ( I:1.68ns O:1.68ns )   --->   "%d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 107 'load' 'd0_imag' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 108 [1/3] ( I:1.68ns O:1.68ns )   --->   "%a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 108 'load' 'a' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 109 [1/3] ( I:1.68ns O:1.68ns )   --->   "%d1_real_4 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 109 'load' 'd1_real_4' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 110 [8/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 110 'fmul' 'ac' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [8/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_4, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 111 'fmul' 'bd' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [8/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 112 'fmul' 'ad' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [8/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_4, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 113 'fmul' 'bc' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (2.06ns)   --->   "%tw = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i5, i5 0, i32 0.995185, i5 2, i32 0.95694, i5 4, i32 0.881921, i5 6, i32 0.77301, i5 8, i32 0.634393, i5 10, i32 0.471397, i5 12, i32 0.290285, i5 14, i32 0.0980171, i5 16, i32 -0.0980171, i5 18, i32 -0.290285, i5 20, i32 -0.471397, i5 22, i32 -0.634393, i5 24, i32 -0.77301, i5 26, i32 -0.881921, i5 28, i32 -0.95694, i5 30, i32 -0.995185, i32 <undef>, i5 %trunc_ln416" [FFT.cpp:416]   --->   Operation 114 'sparsemux' 'tw' <Predicate = true> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (2.06ns)   --->   "%tw_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i5, i5 0, i32 -0.0980171, i5 2, i32 -0.290285, i5 4, i32 -0.471397, i5 6, i32 -0.634393, i5 8, i32 -0.77301, i5 10, i32 -0.881921, i5 12, i32 -0.95694, i5 14, i32 -0.995185, i5 16, i32 -0.995185, i5 18, i32 -0.95694, i5 20, i32 -0.881921, i5 22, i32 -0.77301, i5 24, i32 -0.634393, i5 26, i32 -0.471397, i5 28, i32 -0.290285, i5 30, i32 -0.0980171, i32 <undef>, i5 %trunc_ln416" [FFT.cpp:416]   --->   Operation 115 'sparsemux' 'tw_9' <Predicate = true> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 116 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 117 [1/3] ( I:1.68ns O:1.68ns )   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 117 'load' 'd1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 118 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr" [FFT.cpp:11->FFT.cpp:426]   --->   Operation 118 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 119 [1/3] ( I:1.68ns O:1.68ns )   --->   "%d1_9 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1" [FFT.cpp:12->FFT.cpp:426]   --->   Operation 119 'load' 'd1_9' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @R_Pair_loop_R_Group_loop_str"   --->   Operation 120 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%specperformance_ln414 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:414]   --->   Operation 122 'specperformance' 'specperformance_ln414' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:0]   --->   Operation 123 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.78ns)   --->   "%switch_ln14 = switch i5 %trunc_ln416, void %fpga_resource_hint.if.then4.i.63, i5 16, void %if.then.i.i, i5 0, void %fpga_resource_hint.for.inc113.61" [FFT.cpp:14->FFT.cpp:426]   --->   Operation 124 'switch' 'switch_ln14' <Predicate = true> <Delay = 1.78>
ST_5 : Operation 125 [7/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 125 'fmul' 'ac' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [7/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_4, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 126 'fmul' 'bd' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [7/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 127 'fmul' 'ad' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [7/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_4, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 128 'fmul' 'bc' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [8/8] (2.56ns)   --->   "%ac_2 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 129 'fmul' 'ac_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [8/8] (2.56ns)   --->   "%bd_2 = fmul i32 %d1_9, i32 %tw_9" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 130 'fmul' 'bd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [8/8] (2.56ns)   --->   "%ad_2 = fmul i32 %d1, i32 %tw_9" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 131 'fmul' 'ad_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [8/8] (2.56ns)   --->   "%bc_2 = fmul i32 %d1_9, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 132 'fmul' 'bc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 25> <Delay = 3.38>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %a" [FFT.cpp:17->FFT.cpp:426]   --->   Operation 133 'bitcast' 'bitcast_ln17' <Predicate = (trunc_ln416 == 16)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln17, i32 31" [FFT.cpp:17->FFT.cpp:426]   --->   Operation 134 'bitselect' 'bit_sel' <Predicate = (trunc_ln416 == 16)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.97ns)   --->   "%xor_ln17 = xor i1 %bit_sel, i1 1" [FFT.cpp:17->FFT.cpp:426]   --->   Operation 135 'xor' 'xor_ln17' <Predicate = (trunc_ln416 == 16)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %bitcast_ln17" [FFT.cpp:17->FFT.cpp:426]   --->   Operation 136 'trunc' 'trunc_ln17' <Predicate = (trunc_ln416 == 16)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln17, i31 %trunc_ln17" [FFT.cpp:17->FFT.cpp:426]   --->   Operation 137 'bitconcatenate' 'xor_ln' <Predicate = (trunc_ln416 == 16)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%d1_imag_4 = bitcast i32 %xor_ln" [FFT.cpp:17->FFT.cpp:426]   --->   Operation 138 'bitcast' 'd1_imag_4' <Predicate = (trunc_ln416 == 16)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.70ns)   --->   "%br_ln18 = br void %fpga_resource_hint.for.inc113.61" [FFT.cpp:18->FFT.cpp:426]   --->   Operation 139 'br' 'br_ln18' <Predicate = (trunc_ln416 == 16)> <Delay = 1.70>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%rbegin14_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 140 'specregionbegin' 'rbegin14_i' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin14_i" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 141 'specregionend' 'rend22_i' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%rbegin16_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 142 'specregionbegin' 'rbegin16_i' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin16_i" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 143 'specregionend' 'rend20_i' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (1.70ns)   --->   "%br_ln31 = br void %fpga_resource_hint.for.inc113.61" [FFT.cpp:31->FFT.cpp:426]   --->   Operation 144 'br' 'br_ln31' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 1.70>
ST_6 : Operation 145 [1/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 145 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_6, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:426]   --->   Operation 146 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 147 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%specfucore_ln21 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_6, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:21->FFT.cpp:426]   --->   Operation 148 'specfucore' 'specfucore_ln21' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 2.56>
ST_7 : Operation 149 [6/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 149 'fmul' 'ac' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [6/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_4, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 150 'fmul' 'bd' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [6/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 151 'fmul' 'ad' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [6/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_4, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 152 'fmul' 'bc' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [7/8] (2.56ns)   --->   "%ac_2 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 153 'fmul' 'ac_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [7/8] (2.56ns)   --->   "%bd_2 = fmul i32 %d1_9, i32 %tw_9" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 154 'fmul' 'bd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [7/8] (2.56ns)   --->   "%ad_2 = fmul i32 %d1, i32 %tw_9" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 155 'fmul' 'ad_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [7/8] (2.56ns)   --->   "%bc_2 = fmul i32 %d1_9, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 156 'fmul' 'bc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 2.56>
ST_8 : Operation 157 [5/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 157 'fmul' 'ac' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [5/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_4, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 158 'fmul' 'bd' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [5/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 159 'fmul' 'ad' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [5/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_4, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 160 'fmul' 'bc' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [6/8] (2.56ns)   --->   "%ac_2 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 161 'fmul' 'ac_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [6/8] (2.56ns)   --->   "%bd_2 = fmul i32 %d1_9, i32 %tw_9" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 162 'fmul' 'bd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [6/8] (2.56ns)   --->   "%ad_2 = fmul i32 %d1, i32 %tw_9" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 163 'fmul' 'ad_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [6/8] (2.56ns)   --->   "%bc_2 = fmul i32 %d1_9, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 164 'fmul' 'bc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 2.56>
ST_9 : Operation 165 [4/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 165 'fmul' 'ac' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [4/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_4, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 166 'fmul' 'bd' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [4/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 167 'fmul' 'ad' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [4/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_4, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 168 'fmul' 'bc' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [5/8] (2.56ns)   --->   "%ac_2 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 169 'fmul' 'ac_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [5/8] (2.56ns)   --->   "%bd_2 = fmul i32 %d1_9, i32 %tw_9" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 170 'fmul' 'bd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [5/8] (2.56ns)   --->   "%ad_2 = fmul i32 %d1, i32 %tw_9" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 171 'fmul' 'ad_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [5/8] (2.56ns)   --->   "%bc_2 = fmul i32 %d1_9, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 172 'fmul' 'bc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 2.56>
ST_10 : Operation 173 [3/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 173 'fmul' 'ac' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [3/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_4, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 174 'fmul' 'bd' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [3/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 175 'fmul' 'ad' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [3/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_4, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 176 'fmul' 'bc' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [4/8] (2.56ns)   --->   "%ac_2 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 177 'fmul' 'ac_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [4/8] (2.56ns)   --->   "%bd_2 = fmul i32 %d1_9, i32 %tw_9" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 178 'fmul' 'bd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [4/8] (2.56ns)   --->   "%ad_2 = fmul i32 %d1, i32 %tw_9" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 179 'fmul' 'ad_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [4/8] (2.56ns)   --->   "%bc_2 = fmul i32 %d1_9, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 180 'fmul' 'bc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 2.56>
ST_11 : Operation 181 [2/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 181 'fmul' 'ac' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [2/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_4, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 182 'fmul' 'bd' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [2/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 183 'fmul' 'ad' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [2/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_4, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 184 'fmul' 'bc' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [3/8] (2.56ns)   --->   "%ac_2 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 185 'fmul' 'ac_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [3/8] (2.56ns)   --->   "%bd_2 = fmul i32 %d1_9, i32 %tw_9" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 186 'fmul' 'bd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [3/8] (2.56ns)   --->   "%ad_2 = fmul i32 %d1, i32 %tw_9" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 187 'fmul' 'ad_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [3/8] (2.56ns)   --->   "%bc_2 = fmul i32 %d1_9, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 188 'fmul' 'bc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 2.56>
ST_12 : Operation 189 [1/8] (2.56ns)   --->   "%ac = fmul i32 %a, i32 %c" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 189 'fmul' 'ac' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/8] (2.56ns)   --->   "%bd = fmul i32 %d1_real_4, i32 %d" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 190 'fmul' 'bd' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [1/8] (2.56ns)   --->   "%ad = fmul i32 %a, i32 %d" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 191 'fmul' 'ad' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/8] (2.56ns)   --->   "%bc = fmul i32 %d1_real_4, i32 %c" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 192 'fmul' 'bc' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [2/8] (2.56ns)   --->   "%ac_2 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 193 'fmul' 'ac_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [2/8] (2.56ns)   --->   "%bd_2 = fmul i32 %d1_9, i32 %tw_9" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 194 'fmul' 'bd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [2/8] (2.56ns)   --->   "%ad_2 = fmul i32 %d1, i32 %tw_9" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 195 'fmul' 'ad_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [2/8] (2.56ns)   --->   "%bc_2 = fmul i32 %d1_9, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 196 'fmul' 'bc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 3.38>
ST_13 : Operation 197 [14/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 197 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [14/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 198 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/8] (2.56ns)   --->   "%ac_2 = fmul i32 %d1, i32 %tw" [FFT.cpp:25->FFT.cpp:426]   --->   Operation 199 'fmul' 'ac_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/8] (2.56ns)   --->   "%bd_2 = fmul i32 %d1_9, i32 %tw_9" [FFT.cpp:26->FFT.cpp:426]   --->   Operation 200 'fmul' 'bd_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/8] (2.56ns)   --->   "%ad_2 = fmul i32 %d1, i32 %tw_9" [FFT.cpp:27->FFT.cpp:426]   --->   Operation 201 'fmul' 'ad_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/8] (2.56ns)   --->   "%bc_2 = fmul i32 %d1_9, i32 %tw" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 202 'fmul' 'bc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 3.38>
ST_14 : Operation 203 [13/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 203 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [13/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 204 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [14/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 205 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [14/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 206 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 3.38>
ST_15 : Operation 207 [12/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 207 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 208 [12/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 208 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [13/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 209 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [13/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 210 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 3.38>
ST_16 : Operation 211 [11/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 211 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [11/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 212 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [12/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 213 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [12/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 214 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 3.38>
ST_17 : Operation 215 [10/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 215 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [10/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 216 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [11/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 217 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [11/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 218 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 3.38>
ST_18 : Operation 219 [9/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 219 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [9/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 220 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [10/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 221 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [10/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 222 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 3.38>
ST_19 : Operation 223 [8/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 223 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 224 [8/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 224 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [9/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 225 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [9/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 226 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 3.38>
ST_20 : Operation 227 [7/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 227 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 228 [7/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 228 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 229 [8/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 229 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 230 [8/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 230 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 3.38>
ST_21 : Operation 231 [6/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 231 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 232 [6/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 232 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [7/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 233 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [7/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 234 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 3.38>
ST_22 : Operation 235 [5/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 235 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 236 [5/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 236 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [6/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 237 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [6/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 238 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 3.38>
ST_23 : Operation 239 [4/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 239 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 240 [4/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 240 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 241 [5/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 241 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [5/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 242 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 3.38>
ST_24 : Operation 243 [3/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 243 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 244 [3/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 244 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [4/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 245 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [4/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 246 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 3.38>
ST_25 : Operation 247 [2/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 247 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [2/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 248 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 249 [3/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 249 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [3/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 250 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 3.38>
ST_26 : Operation 251 [1/14] (3.38ns)   --->   "%d1_real = fsub i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 251 'fsub' 'd1_real' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:426]   --->   Operation 252 'specfucore' 'specfucore_ln20' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 0.00>
ST_26 : Operation 253 [1/14] (3.38ns)   --->   "%d1_imag = fadd i32 %ad, i32 %bc" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 253 'fadd' 'd1_imag' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%specfucore_ln21 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:21->FFT.cpp:426]   --->   Operation 254 'specfucore' 'specfucore_ln21' <Predicate = (trunc_ln416 != 16 & trunc_ln416 != 0)> <Delay = 0.00>
ST_26 : Operation 255 [2/14] (3.38ns)   --->   "%d1_real_6 = fsub i32 %ac_2, i32 %bd_2" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 255 'fsub' 'd1_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 256 [2/14] (3.38ns)   --->   "%d1_imag_6 = fadd i32 %ad_2, i32 %bc_2" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 256 'fadd' 'd1_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.38>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%d1_real_5 = phi i32 %d1_real_4, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.63, i32 %a, void %for.inc116.i"   --->   Operation 257 'phi' 'd1_real_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 258 [1/1] (0.00ns)   --->   "%d1_imag_5 = phi i32 %d1_imag_4, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.63, i32 %d1_real_4, void %for.inc116.i"   --->   Operation 258 'phi' 'd1_imag_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 259 [14/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 259 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 260 [14/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 260 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 261 [14/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 261 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 262 [14/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 262 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 263 [14/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 263 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 264 [14/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 264 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 265 [14/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 265 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 266 [14/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 266 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.38>
ST_28 : Operation 267 [13/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 267 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 268 [13/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 268 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 269 [13/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 269 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 270 [13/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 270 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 271 [13/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 271 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 272 [13/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 272 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 273 [13/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 273 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 274 [13/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 274 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.38>
ST_29 : Operation 275 [12/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 275 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 276 [12/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 276 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 277 [12/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 277 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 278 [12/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 278 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 279 [12/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 279 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 280 [12/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 280 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 281 [12/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 281 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 282 [12/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 282 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.38>
ST_30 : Operation 283 [11/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 283 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 284 [11/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 284 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 285 [11/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 285 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 286 [11/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 286 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 287 [11/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 287 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 288 [11/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 288 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 289 [11/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 289 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 290 [11/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 290 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.38>
ST_31 : Operation 291 [10/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 291 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 292 [10/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 292 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 293 [10/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 293 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 294 [10/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 294 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 295 [10/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 295 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 296 [10/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 296 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 297 [10/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 297 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 298 [10/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 298 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.38>
ST_32 : Operation 299 [9/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 299 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 300 [9/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 300 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 301 [9/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 301 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 302 [9/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 302 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 303 [9/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 303 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 304 [9/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 304 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 305 [9/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 305 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 306 [9/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 306 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.38>
ST_33 : Operation 307 [8/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 307 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 308 [8/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 308 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 309 [8/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 309 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 310 [8/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 310 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 311 [8/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 311 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 312 [8/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 312 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 313 [8/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 313 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 314 [8/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 314 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.38>
ST_34 : Operation 315 [7/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 315 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 316 [7/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 316 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 317 [7/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 317 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 318 [7/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 318 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 319 [7/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 319 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 320 [7/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 320 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 321 [7/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 321 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 322 [7/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 322 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.38>
ST_35 : Operation 323 [6/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 323 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 324 [6/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 324 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 325 [6/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 325 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 326 [6/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 326 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 327 [6/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 327 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 328 [6/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 328 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 329 [6/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 329 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 330 [6/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 330 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.38>
ST_36 : Operation 331 [5/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 331 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 332 [5/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 332 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 333 [5/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 333 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 334 [5/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 334 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 335 [5/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 335 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 336 [5/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 336 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 337 [5/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 337 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 338 [5/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 338 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.38>
ST_37 : Operation 339 [4/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 339 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 340 [4/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 340 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 341 [4/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 341 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 342 [4/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 342 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 343 [4/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 343 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 344 [4/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 344 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 345 [4/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 345 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 346 [4/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 346 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.38>
ST_38 : Operation 347 [3/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 347 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 348 [3/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 348 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 349 [3/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 349 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 350 [3/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 350 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 351 [3/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 351 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 352 [3/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 352 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 353 [3/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 353 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 354 [3/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 354 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.38>
ST_39 : Operation 355 [2/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 355 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 356 [2/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 356 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 357 [2/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 357 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 358 [2/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 358 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 359 [2/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 359 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 360 [2/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 360 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 361 [2/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 361 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 362 [2/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 362 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.38>
ST_40 : Operation 363 [1/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_5" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 363 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 364 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:426]   --->   Operation 364 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 365 [1/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 365 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 366 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:426]   --->   Operation 366 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 367 [1/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_5" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 367 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 368 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:426]   --->   Operation 368 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 369 [1/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_5" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 369 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 370 [1/1] (0.00ns)   --->   "%specfucore_ln39 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:39->FFT.cpp:426]   --->   Operation 370 'specfucore' 'specfucore_ln39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 371 [1/14] (3.38ns)   --->   "%d2_real_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 371 'fadd' 'd2_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 372 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_2, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:426]   --->   Operation 372 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 373 [1/14] (3.38ns)   --->   "%d2_imag_2 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 373 'fadd' 'd2_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 374 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_2, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:426]   --->   Operation 374 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 375 [1/14] (3.38ns)   --->   "%d3_real_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_6" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 375 'fsub' 'd3_real_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 376 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_2, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:426]   --->   Operation 376 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 377 [1/14] (3.38ns)   --->   "%d3_imag_2 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_6" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 377 'fsub' 'd3_imag_2' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 378 [1/1] (0.00ns)   --->   "%specfucore_ln39 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_2, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:39->FFT.cpp:426]   --->   Operation 378 'specfucore' 'specfucore_ln39' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 1.68>
ST_41 : Operation 379 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0, i64 0, i64 %zext_ln426" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 379 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 380 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0, i64 0, i64 %zext_ln426" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 380 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 381 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1, i64 0, i64 %zext_ln426" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 381 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 382 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1, i64 0, i64 %zext_ln426" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 382 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 383 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln47 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 383 'store' 'store_ln47' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 384 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln47 = store i32 %d2_real_2, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 384 'store' 'store_ln47' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 385 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln47 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 385 'store' 'store_ln47' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 386 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln47 = store i32 %d2_imag_2, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr" [FFT.cpp:47->FFT.cpp:426]   --->   Operation 386 'store' 'store_ln47' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 1.68>
ST_42 : Operation 387 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [FFT.cpp:42->FFT.cpp:426]   --->   Operation 387 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 388 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin17_i" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 388 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 389 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 389 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 390 [1/1] (0.00ns)   --->   "%rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin15_i" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 390 'specregionend' 'rend16_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 391 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 391 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 392 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin13_i" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 392 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 393 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 393 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 394 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin11_i" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 394 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 395 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0, i64 0, i64 %zext_ln8" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 395 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 396 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_0, i64 0, i64 %zext_ln8" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 396 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 397 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [FFT.cpp:28->FFT.cpp:426]   --->   Operation 397 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 398 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin9_i" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 398 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 399 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [FFT.cpp:29->FFT.cpp:426]   --->   Operation 399 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 400 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin7_i" [FFT.cpp:30->FFT.cpp:426]   --->   Operation 400 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 401 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [FFT.cpp:42->FFT.cpp:426]   --->   Operation 401 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 402 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin5_i" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 402 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 403 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [FFT.cpp:43->FFT.cpp:426]   --->   Operation 403 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 404 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin3_i" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 404 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 405 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [FFT.cpp:44->FFT.cpp:426]   --->   Operation 405 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 406 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin1_i" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 406 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 407 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80" [FFT.cpp:45->FFT.cpp:426]   --->   Operation 407 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 408 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin_i" [FFT.cpp:46->FFT.cpp:426]   --->   Operation 408 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 409 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_1, i64 0, i64 %zext_ln8" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 409 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 410 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_1_1, i64 0, i64 %zext_ln8" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 410 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 411 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln48 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 411 'store' 'store_ln48' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 412 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln48 = store i32 %d3_real_2, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 412 'store' 'store_ln48' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 413 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln48 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 413 'store' 'store_ln48' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 414 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln48 = store i32 %d3_imag_2, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2" [FFT.cpp:48->FFT.cpp:426]   --->   Operation 414 'store' 'store_ln48' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 415 [1/1] (1.58ns)   --->   "%ret_ln413 = ret" [FFT.cpp:413]   --->   Operation 415 'ret' 'ret_ln413' <Predicate = (icmp_ln413)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten94' [16]  (1.588 ns)
	'load' operation 5 bit ('indvar_flatten94_load', FFT.cpp:413) on local variable 'indvar_flatten94' [20]  (0.000 ns)
	'add' operation 5 bit ('add_ln413_1', FFT.cpp:413) [48]  (1.780 ns)
	'store' operation 0 bit ('store_ln413', FFT.cpp:413) of variable 'add_ln413_1', FFT.cpp:413 on local variable 'indvar_flatten94' [153]  (1.588 ns)

 <State 2>: 4.751ns
The critical path consists of the following:
	'phi' operation 1 bit ('icmp_ln41697', FFT.cpp:416) with incoming values : ('xor_ln416', FFT.cpp:416) [19]  (0.000 ns)
	'select' operation 8 bit ('m', FFT.cpp:413) [28]  (1.248 ns)
	'add' operation 8 bit ('add_ln413', FFT.cpp:413) [148]  (1.915 ns)
	'store' operation 0 bit ('store_ln413', FFT.cpp:413) of variable 'add_ln413', FFT.cpp:413 on local variable 'add_ln41398' [150]  (1.588 ns)

 <State 3>: 2.064ns
The critical path consists of the following:
	'sparsemux' operation 32 bit ('tw', FFT.cpp:416) [31]  (2.064 ns)

 <State 4>: 4.248ns
The critical path consists of the following:
	'load' operation 32 bit ('d1', FFT.cpp:12->FFT.cpp:426) on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0' [46]  (1.682 ns)
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [59]  (2.566 ns)

 <State 5>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [59]  (2.566 ns)

 <State 6>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [110]  (3.384 ns)

 <State 7>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [59]  (2.566 ns)

 <State 8>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [59]  (2.566 ns)

 <State 9>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [59]  (2.566 ns)

 <State 10>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [59]  (2.566 ns)

 <State 11>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [59]  (2.566 ns)

 <State 12>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('ac', FFT.cpp:25->FFT.cpp:426) [59]  (2.566 ns)

 <State 13>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 14>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 15>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 16>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 17>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 18>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 19>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 20>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 21>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 22>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 23>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 24>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 25>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 26>: 3.384ns
The critical path consists of the following:
	'fsub' operation 32 bit ('d1_real', FFT.cpp:29->FFT.cpp:426) [64]  (3.384 ns)

 <State 27>: 3.384ns
The critical path consists of the following:
	'phi' operation 32 bit ('d1') with incoming values : ('d1', FFT.cpp:12->FFT.cpp:426) ('d1_real', FFT.cpp:29->FFT.cpp:426) [73]  (0.000 ns)
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 28>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 29>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 30>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 31>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 32>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 33>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 34>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 35>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 36>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 37>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 38>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 39>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 40>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:43->FFT.cpp:426) [76]  (3.384 ns)

 <State 41>: 1.682ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr', FFT.cpp:47->FFT.cpp:426) [91]  (0.000 ns)
	'store' operation 0 bit ('store_ln47', FFT.cpp:47->FFT.cpp:426) of variable 'd2_real', FFT.cpp:43->FFT.cpp:426 on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0' [137]  (1.682 ns)

 <State 42>: 1.682ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2', FFT.cpp:48->FFT.cpp:426) [93]  (0.000 ns)
	'store' operation 0 bit ('store_ln48', FFT.cpp:48->FFT.cpp:426) of variable 'd3_real', FFT.cpp:45->FFT.cpp:426 on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_4_0_0' [138]  (1.682 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
