$date
	Sun Feb 23 01:33:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alutb $end
$var wire 1 ! done $end
$var wire 16 " dout [15:0] $end
$var reg 4 # Aluctrl [3:0] $end
$var reg 4 $ PC [3:0] $end
$var reg 16 % din1 [15:0] $end
$var reg 16 & din2 [15:0] $end
$scope module uut $end
$var wire 4 ' Aluctrl [3:0] $end
$var wire 16 ( din1 [15:0] $end
$var wire 16 ) din2 [15:0] $end
$var wire 1 ! done $end
$var reg 16 * dout [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111100000100 *
b1 )
b1111111100000011 (
b1 '
b1 &
b1111111100000011 %
b0 $
b1 #
b1111111100000100 "
1!
$end
#20
b1111111100000010 "
b1111111100000010 *
b10 #
b10 '
b1 $
#40
b1111111100000011 "
b1111111100000011 *
b11 #
b11 '
b10 $
#60
b0 "
b0 *
b100 #
b100 '
b11 $
#80
b101 #
b101 '
b100 $
#100
b1111111100000011 "
b1111111100000011 *
b110 #
b110 '
b101 $
#120
b1 "
b1 *
b111 #
b111 '
b110 $
#140
b1111111100000011 "
b1111111100000011 *
b1000 #
b1000 '
b111 $
#160
b1111111100000010 "
b1111111100000010 *
b1001 #
b1001 '
b1000 $
#180
b11111100 "
b11111100 *
b1010 #
b1010 '
b1001 $
#200
b1111111000000110 "
b1111111000000110 *
b1011 #
b1011 '
b1010 $
#220
b1111111100000011 "
b1111111100000011 *
b1100 #
b1100 '
b1011 $
#240
b1101 #
b1101 '
b1100 $
#260
b111111110000001 "
b111111110000001 *
b1110 #
b1110 '
b1101 $
#280
b1111111100000011 "
b1111111100000011 *
bx #
bx '
b1110 $
#300
b1111 $
