[End of Global Routing] Total (MB): Used   35  Alloctr   36  Proc 2816 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   31  Alloctr   32  Proc 2816 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 326 of 1097


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   32  Alloctr   33  Proc 2816 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   32  Alloctr   33  Proc 2816 

Number of wires with overlap after iteration 1 = 79 of 856


Wire length and via report:
---------------------------
Number of M1 wires: 60            : 0
Number of M2 wires: 123                  VIA12SQ_C: 278
Number of M3 wires: 151                  VIA23SQ_C: 272
Number of M4 wires: 285                  VIA34SQ_C: 269
Number of M5 wires: 237                  VIA45SQ_C: 280
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 856               vias: 1099

Total M1 wire length: 14.3
Total M2 wire length: 18.6
Total M3 wire length: 31.2
Total M4 wire length: 443.9
Total M5 wire length: 701.1
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1209.1

Longest M1 wire length: 1.3
Longest M2 wire length: 1.1
Longest M3 wire length: 2.5
Longest M4 wire length: 11.4
Longest M5 wire length: 13.9
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   31  Alloctr   32  Proc 2816 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   37  Alloctr   38  Proc 2816 
Total number of nets = 1295, of which 0 are not extracted
Total number of open nets = 1294, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   1
Routed  2/36 Partitions, Violations =   1
Routed  3/36 Partitions, Violations =   1
Routed  4/36 Partitions, Violations =   1
Routed  5/36 Partitions, Violations =   2
Routed  6/36 Partitions, Violations =   2
Routed  7/36 Partitions, Violations =   2
Routed  8/36 Partitions, Violations =   2
Routed  9/36 Partitions, Violations =   3
Routed  10/36 Partitions, Violations =  6
Routed  11/36 Partitions, Violations =  6
Routed  12/36 Partitions, Violations =  8
Routed  13/36 Partitions, Violations =  7
Routed  14/36 Partitions, Violations =  7
Routed  15/36 Partitions, Violations =  4
Routed  16/36 Partitions, Violations =  4
Routed  17/36 Partitions, Violations =  4
Routed  18/36 Partitions, Violations =  2
Routed  19/36 Partitions, Violations =  4
Routed  20/36 Partitions, Violations =  3
Routed  21/36 Partitions, Violations =  3
Routed  22/36 Partitions, Violations =  3
Routed  23/36 Partitions, Violations =  7
Routed  24/36 Partitions, Violations =  9
Routed  25/36 Partitions, Violations =  7
Routed  26/36 Partitions, Violations =  7
Routed  27/36 Partitions, Violations =  7
Routed  28/36 Partitions, Violations =  3
Routed  29/36 Partitions, Violations =  1
Routed  30/36 Partitions, Violations =  1
Routed  31/36 Partitions, Violations =  1
Routed  32/36 Partitions, Violations =  1
Routed  33/36 Partitions, Violations =  1
Routed  34/36 Partitions, Violations =  1
Routed  35/36 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Same net via-cut spacing : 1

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   45  Alloctr   46  Proc 2816 

End DR iteration 0 with 36 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used   45  Alloctr   46  Proc 2816 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   31  Alloctr   32  Proc 2816 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   31  Alloctr   32  Proc 2816 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1289 micron
Total Number of Contacts =             1084
Total Number of Wires =                751
Total Number of PtConns =              512
Total Number of Routed Wires =       751
Total Routed Wire Length =           1208 micron
Total Number of Routed Contacts =       1084
        Layer             M1 :          5 micron
        Layer             M2 :         54 micron
        Layer             M3 :         70 micron
        Layer             M4 :        467 micron
        Layer             M5 :        694 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA45SQ_C :         21
        Via   VIA45SQ_C(rot) :        245
        Via        VIA34SQ_C :        268
        Via   VIA23SQ_C(rot) :        273
        Via        VIA12SQ_C :        271
        Via   VIA12SQ_C(rot) :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1084 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
        Un-optimized = 100.00% (277     vias)
    Layer VIA2       =  0.00% (0      / 273     vias)
        Un-optimized = 100.00% (273     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
        Un-optimized = 100.00% (268     vias)
    Layer VIA4       =  0.00% (0      / 266     vias)
        Un-optimized = 100.00% (266     vias)
 
  Total double via conversion rate    =  0.00% (0 / 1084 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
    Layer VIA2       =  0.00% (0      / 273     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
    Layer VIA4       =  0.00% (0      / 266     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1084 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
        Un-optimized = 100.00% (277     vias)
    Layer VIA2       =  0.00% (0      / 273     vias)
        Un-optimized = 100.00% (273     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
        Un-optimized = 100.00% (268     vias)
    Layer VIA4       =  0.00% (0      / 266     vias)
        Un-optimized = 100.00% (266     vias)
 

Total number of nets = 1295
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1306 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:19:40 2020
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock1         277       0         0         0.0171    0.0172      0              0.0000
Updating the latencies on clock objects.(*psynopt*)
Extract clock nets only
Information: Latency computed from clock ideal_clock1 will be applied on clock ideal_clock1. (CTS-530)
Information: Updating the latency of clock ideal_clock1 to 0.010106 (max) 0.009623 (min). (CTS-531)
 
****************************************
Report : latency adjustment options
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:19:40 2020
****************************************

Clock         From Clock     User Latency   Is Excluded    Latency(max)   Latency(min) 
---------------------------------------------------------------------------------------
ideal_clock1  Self           --             False          0.010106       0.009623
---------------------------------------------------------------------------------------
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:19:40 2020
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          2.51
  Critical Path Slack:           0.36
  Critical Path Clk Period:      3.49
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         35
  Hierarchical Port Count:       1527
  Leaf Cell Count:               1126
  Buf/Inv Cell Count:             125
  Buf Cell Count:                   3
  Inv Cell Count:                 122
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       849
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2433.937108
  Noncombinational Area:  1860.079981
  Buf/Inv Area:            161.127297
  Total Buffer Area:             6.10
  Total Inverter Area:         155.03
  Macro/Black Box Area:      0.000000
  Net Area:                567.333563
  Net XLength        :        8320.99
  Net YLength        :        8377.91
  -----------------------------------
  Cell Area:              4294.017089
  Design Area:            4861.350653
  Net Length        :        16698.90


  Design Rules
  -----------------------------------
  Total Number of Nets:          1371
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.54
  -----------------------------------------
  Overall Compile Time:                1.68
  Overall Compile Wall Clock Time:     1.79

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


Unsetting hold fix requirement...
Information: Removing attribute 'fix_hold' from clock 'ideal_clock1'. (MWUI-032)
clock_opt completed Successfully
1
icc_shell> clock_opt -fix_hold_all_clocks -update_clock_latency -power -area_recovery
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : Yes
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : Yes
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : Yes
COPT:  Optimize Power Mode                  : Leakage
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Information: clock net clock has been synthesized
Warning: Found a clock that already has been synthesized, so all existing clock trees will be removed.  (CTS-653)
Information: Ignoring the optimize_pre_cts_power command because no power optimizations are enabled. (CTS-650)
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS: CTS Operating Condition(s): MAX(Worst) 

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 5.4, utilization 0.00
LR: Layer M4: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.4, utilization 0.02
LR: Layer M8: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M9: Average tracks per gcell 0.7, utilization 0.31
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.67
LR: Clock routing service standing by
Using cts integrated global router

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1306 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
CTS: Blockage Aware Algorithm
CTS:  Info: no multilevel skew group superceded clocks were identified
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
Warning: Net clock has been marked as synthesized. (CTS-232)
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.0046166.
    Pruning NBUFFX16_HVT because it is (w/ power-considered) inferior to NBUFFX2_HVT.
    Pruning DELLN2X2_HVT because of a gain of 77.16.
    Pruning DELLN1X2_HVT because of a gain of 60.66.
    Pruning DELLN3X2_HVT because of a gain of 110.45.
    Pruning DELLN3X2_LVT because of a gain of 107.47.
    Pruning DELLN1X2_LVT because of a gain of 51.45.
    Pruning DELLN2X2_LVT because of a gain of 68.48.
    Pruning NBUFFX32_HVT because it is (w/ power-considered) inferior to NBUFFX4_LVT.
    Final pruned buffer set (3 buffers):
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX4_LVT

Pruning library cells (r/f, pwr)
    Min drive = -0.0046166.
    Pruning IBUFFX8_HVT because of a gain of 34.84.
    Pruning IBUFFX4_LVT because of a gain of 17.32.
    Pruning IBUFFX2_HVT because of a gain of 16.99.
    Pruning INVX8_HVT because it is inferior (w/ power-considered) to INVX4_LVT.
    Pruning IBUFFX16_HVT because of a gain of 42.92.
    Pruning IBUFFX2_LVT because of a gain of 17.66.
    Pruning IBUFFX32_HVT because of a gain of 29.71.
    Pruning IBUFFX8_LVT because of a gain of 27.43.
    Pruning IBUFFX4_HVT because of a gain of 44.11.
    Pruning IBUFFX16_LVT because of a gain of 40.82.
    Pruning IBUFFX32_LVT because of a gain of 21.84.
    Final pruned buffer set (13 buffers):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT
CTS: BA: Net 'clock'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
CTS: Prepare sources for clock domain ideal_clock1

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on hafez.sfsu.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : ideal_clock1 
enable delay detour in ctdn

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1306 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.0046166.
    Pruning NBUFFX16_HVT because it is (w/ power-considered) inferior to NBUFFX2_HVT.
    Pruning DELLN2X2_HVT because of a gain of 77.16.
    Pruning DELLN1X2_HVT because of a gain of 60.66.
    Pruning DELLN3X2_HVT because of a gain of 110.45.
    Pruning DELLN3X2_LVT because of a gain of 107.47.
    Pruning DELLN1X2_LVT because of a gain of 51.45.
    Pruning DELLN2X2_LVT because of a gain of 68.48.
    Pruning NBUFFX32_HVT because it is (w/ power-considered) inferior to NBUFFX4_LVT.
    Final pruned buffer set (3 buffers):
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX4_LVT

Pruning library cells (r/f, pwr)
    Min drive = -0.0046166.
    Pruning IBUFFX8_HVT because of a gain of 34.84.
    Pruning IBUFFX4_LVT because of a gain of 17.32.
    Pruning IBUFFX2_HVT because of a gain of 16.99.
    Pruning INVX8_HVT because it is inferior (w/ power-considered) to INVX4_LVT.
    Pruning IBUFFX16_HVT because of a gain of 42.92.
    Pruning IBUFFX2_LVT because of a gain of 17.66.
    Pruning IBUFFX32_HVT because of a gain of 29.71.
    Pruning IBUFFX8_LVT because of a gain of 27.43.
    Pruning IBUFFX4_HVT because of a gain of 44.11.
    Pruning IBUFFX16_LVT because of a gain of 40.82.
    Pruning IBUFFX32_LVT because of a gain of 21.84.
    Final pruned buffer set (13 buffers):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_LVT, 
CTO-  :     DELLN2X2_LVT, 
CTO-  :     DELLN3X2_LVT, 
CTO-  :     IBUFFX16_LVT, 
CTO-  :     IBUFFX2_LVT, 
CTO-  :     IBUFFX32_LVT, 
CTO-  :     IBUFFX4_LVT, 
CTO-  :     IBUFFX8_LVT, 
CTO-  :     INVX0_LVT, 
CTO-  :     INVX16_LVT, 
CTO-  :     INVX1_LVT, 
CTO-  :     INVX2_LVT, 
CTO-  :     INVX32_LVT, 
CTO-  :     INVX4_LVT, 
CTO-  :     INVX8_LVT, 
CTO-  :     NBUFFX16_LVT, 
CTO-  :     NBUFFX2_LVT, 
CTO-  :     NBUFFX32_LVT, 
CTO-  :     NBUFFX4_LVT, 
CTO-  :     NBUFFX8_LVT, 
CTO-  :     DELLN1X2_HVT, 
CTO-  :     DELLN2X2_HVT, 
CTO-  :     DELLN3X2_HVT, 
CTO-  :     IBUFFX16_HVT, 
CTO-  :     IBUFFX2_HVT, 
CTO-  :     IBUFFX32_HVT, 
CTO-  :     IBUFFX4_HVT, 
CTO-  :     IBUFFX8_HVT, 
CTO-  :     INVX0_HVT, 
CTO-  :     INVX16_HVT, 
CTO-  :     INVX1_HVT, 
CTO-  :     INVX2_HVT, 
CTO-  :     INVX32_HVT, 
CTO-  :     INVX4_HVT, 
CTO-  :     INVX8_HVT, 
CTO-  :     NBUFFX16_HVT, 
CTO-  :     NBUFFX2_HVT, 
CTO-  :     NBUFFX32_HVT, 
CTO-  :     NBUFFX4_HVT, 
CTO-  :     NBUFFX8_HVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_LVT'.
Using primary inverters equivalent to 'INVX0_LVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.666849
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate DELLN2X2_HVT.
    Pruning slow or multistage gate DELLN1X2_HVT.
    Pruning slow or multistage gate DELLN3X2_HVT.
    Pruning slow or multistage gate DELLN3X2_LVT.
    Pruning slow or multistage gate DELLN1X2_LVT.
    Pruning slow or multistage gate DELLN2X2_LVT.
    Final pruned buffer set (5 buffers):
        NBUFFX16_HVT
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX32_HVT
        NBUFFX4_LVT

    Pruning slow or multistage gate IBUFFX8_HVT.
    Pruning slow or multistage gate IBUFFX4_LVT.
    Pruning slow or multistage gate IBUFFX2_HVT.
    Pruning slow or multistage gate IBUFFX16_HVT.
    Pruning slow or multistage gate IBUFFX2_LVT.
    Pruning slow or multistage gate IBUFFX32_HVT.
    Pruning slow or multistage gate IBUFFX8_LVT.
    Pruning slow or multistage gate IBUFFX4_HVT.
    Pruning slow or multistage gate IBUFFX16_LVT.
    Pruning slow or multistage gate IBUFFX32_LVT.
    Final pruned inverter set (14 inverters):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_HVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT


Initializing parameters for clock ideal_clock1:
Root pin: clock
Warning: Max transition will cause the default target of 0.667 ns to be lowered. (CTS-356)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Using max_transition: 0.500 ns
Using leaf_max_transition for clock ideal_clock1: 0.500 ns
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Warning: Skew target 0.000 ns is too high.  Using -6.474 ns. (CTS-353)
Error: Skew target -6.474 is not legal.  Using -1.295 ns. (CTS-354)
Using the following target skews for global optimization:
  Corner 'max': -1.295 ns
Using the following target skews for incremental optimization:
  Corner 'max': -1.295 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns


Starting optimization for clock ideal_clock1.
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns

*************************************************
* Preoptimization report (clock 'ideal_clock1') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.017 0.000 0.017)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.015 0.000 0.015)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.027 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock ideal_clock1 (initial)
Total 0 DRC violations for clock ideal_clock1 (initial)
 Start (0.005, 0.023), End (0.005, 0.023) 

RC optimization for clock 'ideal_clock1'
100%   
100%   
Coarse optimization for clock 'ideal_clock1'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
 Start (0.005, 0.023), End (0.005, 0.023) 

Detailed optimization for clock 'ideal_clock1'
100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Starting optimization pass for clock ideal_clock1:
Start path based optimization 
 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

100%   
 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Start area recovery: (0.000173, 0.017246)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Switch to low metal layer for clock 'ideal_clock1':

 Total 0 out of 0 nets switched to low metal layer for clock 'ideal_clock1' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.000173, 0.017246)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
 Start (0.000, 0.017), End (0.000, 0.017) 

Buffer removal for area recovery: (0.000173, 0.017246)
Area recovery optimization for clock 'ideal_clock1':
100%   
Sizing for area recovery: (0.000173, 0.017246)

 Total 0 buffers removed (all paths) for clock 'ideal_clock1'
Path buffer removal for area recovery: (0.000173, 0.017246)
Buffer pair removal for area recovery: (0.000173, 0.017246)
End area recovery: (0.000173, 0.017246)

**********************************************************
* Multicorner optimization report (clock 'ideal_clock1') *
**********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.017 0.000 0.017)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.015 0.000 0.015)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.027 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 287                
 pe14/Rpipe_reg[7]/CLK (DFFX1_LVT)              27  17   17 r (  67   80) 


++ Shortest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 287                
 pe2/Accumulate_reg[0]/CLK (DFFX1_LVT)           5   0    0 r (   9    6) 


++ Longest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 287                
 pe14/Rpipe_reg[7]/CLK (DFFX1_LVT)              34  17   17 r (  67   80) 


++ Shortest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 287                
 pe2/Accumulate_reg[0]/CLK (DFFX1_LVT)           3   2    2 r (   9    6) 

Report DRC violations for clock ideal_clock1 (final)
Total 0 DRC violations for clock ideal_clock1 (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:20:44 2020
****************************************
Std cell utilization: 85.84%  (16896/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 77.57%  (9577/(19684-7338))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16896    sites, (non-fixed:9577   fixed:7319)
                      1126     cells, (non-fixed:849    fixed:277)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      7338     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       39 
Avg. std cell width:  1.70 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:20:44 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:20:44 2020
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 0 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...

Updating the latencies on clock objects (cts).
Extract clock nets only
Information: Updating graph... (UID-83)

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1306 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Latency computed from clock ideal_clock1 will be applied on clock ideal_clock1. (CTS-530)
Information: Updating the latency of clock ideal_clock1 to 0.010106 (max) 0.009623 (min). (CTS-531)
 
****************************************
Report : latency adjustment options
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:20:45 2020
****************************************

Clock         From Clock     User Latency   Is Excluded    Latency(max)   Latency(min) 
---------------------------------------------------------------------------------------
ideal_clock1  Self           --             False          0.010106       0.009623
---------------------------------------------------------------------------------------
Setting hold fix requirement...
Performing optimization...

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 2 Vth group. VT classification is based on threshold_voltage_group and the estimated accuracy is 100%. (ROPT-028)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.0
  Total fixed cell area: 0.0
  Total physical cell area: 4294.0
  Core area: (5000 5000 83736 82976)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
20%...40%...60%...80%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:20:48 2020
****************************************
Std cell utilization: 85.84%  (16896/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16896/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16896    sites, (non-fixed:16896  fixed:0)
                      1126     cells, (non-fixed:1126   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.93 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:20:48 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 932 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:20:49 2020
****************************************

avg cell displacement:    0.153 um ( 0.09 row height)
max cell displacement:    1.943 um ( 1.16 row height)
std deviation:            0.206 um ( 0.12 row height)
number of cell moved:       910 cells (out of 1126 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.0
  Total fixed cell area: 0.0
  Total physical cell area: 4294.0
  Core area: (5000 5000 83736 82976)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:04    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:20:49 2020
****************************************
Std cell utilization: 85.84%  (16896/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16896/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16896    sites, (non-fixed:16896  fixed:0)
                      1126     cells, (non-fixed:1126   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.93 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:20:49 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:20:49 2020
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.0
  Total fixed cell area: 0.0
  Total physical cell area: 4294.0
  Core area: (5000 5000 83736 82976)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(88736,87976). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(88736,87976). (PSYN-523)
Warning: Core area is not integer multiples of min site height (1672), object's width and height(78736,77976). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...

  Loading design 'top'
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 2 Vth group. VT classification is based on threshold_voltage_group and the estimated accuracy is 100%. (ROPT-028)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.0
  Total fixed cell area: 0.0
  Total physical cell area: 4294.0
  Core area: (5000 5000 83736 82976)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
    0:00:01    4294.0      0.00       0.0       0.0                           113010728.0000      0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:20:50 2020
****************************************
Std cell utilization: 85.84%  (16896/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16896/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16896    sites, (non-fixed:16896  fixed:0)
                      1126     cells, (non-fixed:1126   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.93 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:20:50 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:20:50 2020
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.0
  Total fixed cell area: 0.0
  Total physical cell area: 4294.0
  Core area: (5000 5000 83736 82976)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(88736,87976). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(88736,87976). (PSYN-523)
Warning: Core area is not integer multiples of min site height (1672), object's width and height(78736,77976). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   35  Alloctr   36  Proc 2817 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,88.74,87.98)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 2817 
Net statistics:
Total number of nets     = 1295
Number of nets to route  = 1
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   37  Proc 2817 
Average gCell capacity  3.78     on layer (1)    M1
Average gCell capacity  10.97    on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.57     on layer (6)    M6
Average gCell capacity  1.28     on layer (7)    M7
Average gCell capacity  1.36     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 10.92         on layer (1)    M1
Average number of tracks per gCell 11.02         on layer (2)    M2
Average number of tracks per gCell 5.47  on layer (3)    M3
Average number of tracks per gCell 5.53  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 28090
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   37  Alloctr   37  Proc 2817 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   37  Proc 2817 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   37  Alloctr   37  Proc 2817 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   37  Alloctr   37  Proc 2817 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 49.11
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.57
Initial. Layer M3 wire length = 48.54
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 59
Initial. Via VIA12SQ_C count = 30
Initial. Via VIA23SQ_C count = 28
Initial. Via VIA34SQ_C count = 1
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   37  Alloctr   37  Proc 2817 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 49.11
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.57
phase1. Layer M3 wire length = 48.54
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 59
phase1. Via VIA12SQ_C count = 30
phase1. Via VIA23SQ_C count = 28
phase1. Via VIA34SQ_C count = 1
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   37  Alloctr   37  Proc 2817 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 49.11
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.57
phase2. Layer M3 wire length = 48.54
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 59
phase2. Via VIA12SQ_C count = 30
phase2. Via VIA23SQ_C count = 28
phase2. Via VIA34SQ_C count = 1
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   37  Alloctr   37  Proc 2817 

Congestion utilization per direction:
Average vertical track utilization   =  0.70 %
Peak    vertical track utilization   = 14.29 %
Average horizontal track utilization =  1.78 %
Peak    horizontal track utilization = 40.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   37  Alloctr   37  Proc 2817 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   37  Alloctr   37  Proc 2817 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   35  Alloctr   36  Proc 2817 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   32  Alloctr   32  Proc 2817 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 77 of 232


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   32  Alloctr   33  Proc 2817 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   32  Alloctr   33  Proc 2817 

Number of wires with overlap after iteration 1 = 72 of 202


Wire length and via report:
---------------------------
Number of M1 wires: 62            : 0
Number of M2 wires: 66           VIA12SQ_C: 75
Number of M3 wires: 73           VIA23SQ_C: 58
Number of M4 wires: 1            VIA34SQ_C: 1
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 202               vias: 134

Total M1 wire length: 7.8
Total M2 wire length: 7.9
Total M3 wire length: 61.5
Total M4 wire length: 0.1
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 77.3

Longest M1 wire length: 0.2
Longest M2 wire length: 0.8
Longest M3 wire length: 3.2
Longest M4 wire length: 0.1
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   31  Alloctr   32  Proc 2817 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   37  Alloctr   38  Proc 2817 
Total number of nets = 1295, of which 0 are not extracted
Total number of open nets = 1294, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   0
Routed  2/36 Partitions, Violations =   0
Routed  3/36 Partitions, Violations =   0
Routed  4/36 Partitions, Violations =   0
Routed  5/36 Partitions, Violations =   0
Routed  6/36 Partitions, Violations =   0
Routed  7/36 Partitions, Violations =   0
Routed  8/36 Partitions, Violations =   0
Routed  9/36 Partitions, Violations =   0
Routed  10/36 Partitions, Violations =  3
Routed  11/36 Partitions, Violations =  3
Routed  12/36 Partitions, Violations =  4
Routed  13/36 Partitions, Violations =  4
Routed  14/36 Partitions, Violations =  2
Routed  15/36 Partitions, Violations =  1
Routed  16/36 Partitions, Violations =  1
Routed  17/36 Partitions, Violations =  1
Routed  18/36 Partitions, Violations =  0
Routed  19/36 Partitions, Violations =  1
Routed  20/36 Partitions, Violations =  1
Routed  21/36 Partitions, Violations =  1
Routed  22/36 Partitions, Violations =  1
Routed  23/36 Partitions, Violations =  1
Routed  24/36 Partitions, Violations =  2
Routed  25/36 Partitions, Violations =  1
Routed  26/36 Partitions, Violations =  1
Routed  27/36 Partitions, Violations =  1
Routed  28/36 Partitions, Violations =  4
Routed  29/36 Partitions, Violations =  3
Routed  30/36 Partitions, Violations =  3
Routed  31/36 Partitions, Violations =  3
Routed  32/36 Partitions, Violations =  0
Routed  33/36 Partitions, Violations =  0
Routed  34/36 Partitions, Violations =  0
Routed  35/36 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   45  Alloctr   46  Proc 2817 

End DR iteration 0 with 36 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   31  Alloctr   32  Proc 2817 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   31  Alloctr   32  Proc 2817 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1320 micron
Total Number of Contacts =             1045
Total Number of Wires =                817
Total Number of PtConns =              454
Total Number of Routed Wires =       817
Total Routed Wire Length =           1251 micron
Total Number of Routed Contacts =       1045
        Layer             M1 :          4 micron
        Layer             M2 :         73 micron
        Layer             M3 :        135 micron
        Layer             M4 :        441 micron
        Layer             M5 :        668 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA45SQ_C :         19
        Via   VIA45SQ_C(rot) :        229
        Via        VIA34SQ_C :        251
        Via   VIA23SQ_C(rot) :        269
        Via        VIA12SQ_C :        272
        Via   VIA12SQ_C(rot) :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1045 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
        Un-optimized = 100.00% (277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
        Un-optimized = 100.00% (269     vias)
    Layer VIA3       =  0.00% (0      / 251     vias)
        Un-optimized = 100.00% (251     vias)
    Layer VIA4       =  0.00% (0      / 248     vias)
        Un-optimized = 100.00% (248     vias)
 
  Total double via conversion rate    =  0.00% (0 / 1045 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
    Layer VIA3       =  0.00% (0      / 251     vias)
    Layer VIA4       =  0.00% (0      / 248     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1045 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
        Un-optimized = 100.00% (277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
        Un-optimized = 100.00% (269     vias)
    Layer VIA3       =  0.00% (0      / 251     vias)
        Un-optimized = 100.00% (251     vias)
    Layer VIA4       =  0.00% (0      / 248     vias)
        Un-optimized = 100.00% (248     vias)
 

Total number of nets = 1295
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1306 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:20:54 2020
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock1         277       0         0         0.0171    0.0173      0              0.0000
Updating the latencies on clock objects.(*psynopt*)
Extract clock nets only
Information: Latency computed from clock ideal_clock1 will be applied on clock ideal_clock1. (CTS-530)
Information: Updating the latency of clock ideal_clock1 to 0.010302 (max) 0.009803 (min). (CTS-531)
 
****************************************
Report : latency adjustment options
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:20:54 2020
****************************************

Clock         From Clock     User Latency   Is Excluded    Latency(max)   Latency(min) 
---------------------------------------------------------------------------------------
ideal_clock1  Self           --             False          0.010302       0.009803
---------------------------------------------------------------------------------------
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:20:54 2020
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          2.56
  Critical Path Slack:           0.32
  Critical Path Clk Period:      3.49
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         35
  Hierarchical Port Count:       1527
  Leaf Cell Count:               1126
  Buf/Inv Cell Count:             125
  Buf Cell Count:                   3
  Inv Cell Count:                 122
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       849
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2433.937108
  Noncombinational Area:  1860.079981
  Buf/Inv Area:            161.127297
  Total Buffer Area:             6.10
  Total Inverter Area:         155.03
  Macro/Black Box Area:      0.000000
  Net Area:                567.333563
  Net XLength        :        8207.58
  Net YLength        :        8394.68
  -----------------------------------
  Cell Area:              4294.017089
  Design Area:            4861.350653
  Net Length        :        16602.26


  Design Rules
  -----------------------------------
  Total Number of Nets:          1371
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.27
  -----------------------------------------
  Overall Compile Time:                2.48
  Overall Compile Wall Clock Time:     2.64

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


Unsetting hold fix requirement...
Information: Removing attribute 'fix_hold' from clock 'ideal_clock1'. (MWUI-032)
clock_opt completed Successfully
1
icc_shell> congestioplace_opt
Error: unknown command 'congestioplace_opt' (CMD-005)
icc_shell> congestion place_opt
Error: unknown command 'congestion' (CMD-005)
icc_shell> place_opt_congestion
Error: unknown command 'place_opt_congestion' (CMD-005)
icc_shell> place_opt-congestion
Error: unknown command 'place_opt-congestion' (CMD-005)
icc_shell> place_opt -congestion
The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...33%...67%...100% done.

  Coarse Placement Complete
  --------------------------

Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 25

 Processing Buffer Trees ... 

    [3]  10% ...
Warning: New port 'pe8/IN1' is generated to sub_module 'pe8' as an additional of original port 'pe8/IN0'. (PSYN-850)
Warning: New port 'pe6/IN2' is generated to sub_module 'pe6' as an additional of original port 'pe6/newDist'. (PSYN-850)
Warning: New port 'pe0/IN1' is generated to sub_module 'pe0' as an additional of original port 'pe0/IN0'. (PSYN-850)
    [6]  20% ...
    [9]  30% ...
    [12]  40% ...
    [15]  50% ...
    [18]  60% ...
    [21]  70% ...
    [24]  80% ...
    [25] 100% Done ...


Information: Automatic high-fanout synthesis deletes 9 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 12 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M9
    Derived Maximum Upper Layer   : MRDL
  ------------------------------------------
  Total 4 nets to be assigned.
  Total 0 nets assigned with min/max constraint.
  Total 0 nets assigned with min/max constraint by tool.





  Design  WNS: 4557.4321  TNS: 191353.4531  Number of Violating Paths: 42

  Nets with DRC Violations: 0
  Total moveable cell area: 4298.6
  Total fixed cell area: 0.0
  Total physical cell area: 4298.6
  Core area: (5000 5000 83736 82976)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    4298.6   4557.43  191353.5       0.0                           113188112.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    4298.6   4557.43  191353.5       0.0                           113188112.0000
    0:00:04    4297.6   4556.37  191346.0       0.0                           113262112.0000
    0:00:04    4296.8   4556.38  191345.9       0.0                           113188112.0000
    0:00:05    4294.3   4556.38  191345.9       0.0                           113083432.0000
    0:00:05    4294.3   4556.38  191345.9       0.0                           113083432.0000
    0:00:05    4294.3   4556.38  191345.9       0.0                           113083432.0000
    0:00:05    4294.3   4556.38  191345.9       0.0                           113083432.0000
    0:00:05    4294.3   4556.38  191345.9       0.0                           113083432.0000
    0:00:05    4294.3   4556.38  191345.9       0.0                           113083432.0000
    0:00:05    4294.3   4556.38  191345.9       0.0                           113083432.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 4556.3770  TNS: 191345.9375  Number of Violating Paths: 42

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


  No hold constraints






  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
40%...60%...80%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:22:54 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:16897  fixed:0)
                      1127     cells, (non-fixed:1127   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       41 
Avg. std cell width:  1.89 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:22:54 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 987 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:22:54 2020
****************************************

avg cell displacement:    0.352 um ( 0.21 row height)
max cell displacement:    2.186 um ( 1.31 row height)
std deviation:            0.400 um ( 0.24 row height)
number of cell moved:       974 cells (out of 1127 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages







  Design  WNS: 4556.3647  TNS: 191345.8125  Number of Violating Paths: 42

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    4294.3   4556.36  191345.8       0.0                           113083432.0000
    0:00:08    4312.6   4556.29  191345.2       0.0 AddressS1[9]              113745008.0000
    0:00:08    4315.4   4556.27  191344.9       0.0                           113799624.0000
    0:00:08    4315.4   4556.27  191344.9       0.0                           113799624.0000
    0:00:08    4315.4   4556.27  191344.9       0.0                           113799624.0000
    0:00:08    4315.4   4556.27  191344.9       0.0                           113799624.0000
    0:00:08    4314.3   4556.27  191344.9       0.0                           113799624.0000
    0:00:08    4314.3   4556.27  191344.9       0.0                           113799624.0000
    0:00:08    4314.3   4556.27  191344.9       0.0                           113799624.0000
    0:00:08    4314.3   4556.27  191344.9       0.0                           113799624.0000
    0:00:08    4314.3   4556.27  191344.9       0.0                           113799624.0000
    0:00:08    4314.3   4556.27  191344.9       0.0                           113799624.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:22:55 2020
****************************************
Std cell utilization: 86.24%  (16976/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 86.24%  (16976/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16976    sites, (non-fixed:16976  fixed:0)
                      1138     cells, (non-fixed:1138   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       45 
Avg. std cell width:  1.99 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:22:55 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 20 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:22:55 2020
****************************************

avg cell displacement:    0.579 um ( 0.35 row height)
max cell displacement:    3.153 um ( 1.89 row height)
std deviation:            0.564 um ( 0.34 row height)
number of cell moved:        56 cells (out of 1138 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 4556.2969  TNS: 191345.0156  Number of Violating Paths: 42

  Nets with DRC Violations: 0
  Total moveable cell area: 4314.3
  Total fixed cell area: 0.0
  Total physical cell area: 4314.3
  Core area: (5000 5000 83736 82976)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    4314.3   4556.30  191345.0       0.0                           113799624.0000
    0:00:09    4313.1   4556.30  191345.1       0.0                           113725624.0000
    0:00:09    4308.2   4556.32  191345.3       0.0 AddressS1[9]              113640328.0000
    0:00:09    4308.2   4556.32  191345.3       0.0                           113640328.0000
    0:00:09    4303.2   4556.39  191345.9       0.0                           113430968.0000
    0:00:09    4303.2   4556.39  191345.9       0.0                           113430968.0000
    0:00:09    4303.2   4556.39  191345.9       0.0                           113430968.0000
    0:00:09    4303.2   4556.39  191345.9       0.0                           113430968.0000
    0:00:09    4303.2   4556.39  191345.9       0.0                           113430968.0000
    0:00:10    4302.7   4556.39  191345.9       0.0                           113430968.0000
    0:00:10    4302.7   4556.39  191345.9       0.0                           113430968.0000
    0:00:10    4302.7   4556.39  191345.9       0.0                           113430968.0000
    0:00:10    4302.7   4556.39  191345.9       0.0                           113430968.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:22:57 2020
****************************************
Std cell utilization: 86.01%  (16931/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 86.01%  (16931/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16931    sites, (non-fixed:16931  fixed:0)
                      1131     cells, (non-fixed:1131   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.95 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:22:57 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 4 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:22:57 2020
****************************************

avg cell displacement:    0.212 um ( 0.13 row height)
max cell displacement:    0.212 um ( 0.13 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         1 cells (out of 1131 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 4556.3911  TNS: 191345.9062  Number of Violating Paths: 42

  Nets with DRC Violations: 0
  Total moveable cell area: 4302.9
  Total fixed cell area: 0.0
  Total physical cell area: 4302.9
  Core area: (5000 5000 83736 82976)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(88736,87976). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(88736,87976). (PSYN-523)
Warning: Core area is not integer multiples of min site height (1672), object's width and height(78736,77976). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
icc_shell> save_mw_cel -as ME_place
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named ME_place. (UIG-5)
1
icc_shell> save_mw_cel -as ME_cts
Information: Saved design named ME_cts. (UIG-5)
1
icc_shell> open scripts/ cts_icc.tcl
Error: illegal access mode "cts_icc.tcl"
        Use error_info for more info. (CMD-013)
icc_shell> 
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
icc_shell> clock_opt -only_cts
The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS: CTS Operating Condition(s): MAX(Worst) 

  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 5.4, utilization 0.00
LR: Layer M4: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.4, utilization 0.02
LR: Layer M8: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M9: Average tracks per gcell 0.7, utilization 0.31
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.67
LR: Clock routing service standing by
Using cts integrated global router

  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1310 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: TLU+ child process extracted 0 net. (RCEX-212)
Warning: Net 'clock' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Warning : The net 'clock' is detail routed but not fully connected. This might lead to incorrect QOR.
CTS: Blockage Aware Algorithm
CTS:  Info: no multilevel skew group superceded clocks were identified
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
Warning: Net clock has been marked as synthesized. (CTS-232)
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.00460348.
    Pruning NBUFFX16_HVT because it is (w/ power-considered) inferior to NBUFFX2_HVT.
    Pruning DELLN2X2_HVT because of a gain of 77.16.
    Pruning DELLN1X2_HVT because of a gain of 60.66.
    Pruning DELLN3X2_HVT because of a gain of 110.45.
    Pruning DELLN3X2_LVT because of a gain of 107.47.
    Pruning DELLN1X2_LVT because of a gain of 51.45.
    Pruning DELLN2X2_LVT because of a gain of 68.48.
    Pruning NBUFFX32_HVT because it is (w/ power-considered) inferior to NBUFFX4_LVT.
    Final pruned buffer set (3 buffers):
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX4_LVT

Pruning library cells (r/f, pwr)
    Min drive = -0.00460348.
    Pruning IBUFFX8_HVT because of a gain of 34.84.
    Pruning IBUFFX4_LVT because of a gain of 17.32.
    Pruning IBUFFX2_HVT because of a gain of 16.99.
    Pruning INVX8_HVT because it is inferior (w/ power-considered) to INVX4_LVT.
    Pruning IBUFFX16_HVT because of a gain of 42.92.
    Pruning IBUFFX2_LVT because of a gain of 17.66.
    Pruning IBUFFX32_HVT because of a gain of 29.71.
    Pruning IBUFFX8_LVT because of a gain of 27.43.
    Pruning IBUFFX4_HVT because of a gain of 44.11.
    Pruning IBUFFX16_LVT because of a gain of 40.82.
    Pruning IBUFFX32_LVT because of a gain of 21.84.
    Final pruned buffer set (13 buffers):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT
CTS: BA: Net 'clock'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
CTS: Prepare sources for clock domain ideal_clock1

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on hafez.sfsu.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : ideal_clock1 
enable delay detour in ctdn

  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1310 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: TLU+ child process extracted 0 net. (RCEX-212)
Warning: Net 'clock' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Warning : The net 'clock' is detail routed but not fully connected. This might lead to incorrect QOR.
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.00460348.
    Pruning NBUFFX16_HVT because it is (w/ power-considered) inferior to NBUFFX2_HVT.
    Pruning DELLN2X2_HVT because of a gain of 77.16.
    Pruning DELLN1X2_HVT because of a gain of 60.66.
    Pruning DELLN3X2_HVT because of a gain of 110.45.
    Pruning DELLN3X2_LVT because of a gain of 107.47.
    Pruning DELLN1X2_LVT because of a gain of 51.45.
    Pruning DELLN2X2_LVT because of a gain of 68.48.
    Pruning NBUFFX32_HVT because it is (w/ power-considered) inferior to NBUFFX4_LVT.
    Final pruned buffer set (3 buffers):
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX4_LVT

Pruning library cells (r/f, pwr)
    Min drive = -0.00460348.
    Pruning IBUFFX8_HVT because of a gain of 34.84.
    Pruning IBUFFX4_LVT because of a gain of 17.32.
    Pruning IBUFFX2_HVT because of a gain of 16.99.
    Pruning INVX8_HVT because it is inferior (w/ power-considered) to INVX4_LVT.
    Pruning IBUFFX16_HVT because of a gain of 42.92.
    Pruning IBUFFX2_LVT because of a gain of 17.66.
    Pruning IBUFFX32_HVT because of a gain of 29.71.
    Pruning IBUFFX8_LVT because of a gain of 27.43.
    Pruning IBUFFX4_HVT because of a gain of 44.11.
    Pruning IBUFFX16_LVT because of a gain of 40.82.
    Pruning IBUFFX32_LVT because of a gain of 21.84.
    Final pruned buffer set (13 buffers):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_LVT, 
CTO-  :     DELLN2X2_LVT, 
CTO-  :     DELLN3X2_LVT, 
CTO-  :     IBUFFX16_LVT, 
CTO-  :     IBUFFX2_LVT, 
CTO-  :     IBUFFX32_LVT, 
CTO-  :     IBUFFX4_LVT, 
CTO-  :     IBUFFX8_LVT, 
CTO-  :     INVX0_LVT, 
CTO-  :     INVX16_LVT, 
CTO-  :     INVX1_LVT, 
CTO-  :     INVX2_LVT, 
CTO-  :     INVX32_LVT, 
CTO-  :     INVX4_LVT, 
CTO-  :     INVX8_LVT, 
CTO-  :     NBUFFX16_LVT, 
CTO-  :     NBUFFX2_LVT, 
CTO-  :     NBUFFX32_LVT, 
CTO-  :     NBUFFX4_LVT, 
CTO-  :     NBUFFX8_LVT, 
CTO-  :     DELLN1X2_HVT, 
CTO-  :     DELLN2X2_HVT, 
CTO-  :     DELLN3X2_HVT, 
CTO-  :     IBUFFX16_HVT, 
CTO-  :     IBUFFX2_HVT, 
CTO-  :     IBUFFX32_HVT, 
CTO-  :     IBUFFX4_HVT, 
CTO-  :     IBUFFX8_HVT, 
CTO-  :     INVX0_HVT, 
CTO-  :     INVX16_HVT, 
CTO-  :     INVX1_HVT, 
CTO-  :     INVX2_HVT, 
CTO-  :     INVX32_HVT, 
CTO-  :     INVX4_HVT, 
CTO-  :     INVX8_HVT, 
CTO-  :     NBUFFX16_HVT, 
CTO-  :     NBUFFX2_HVT, 
CTO-  :     NBUFFX32_HVT, 
CTO-  :     NBUFFX4_HVT, 
CTO-  :     NBUFFX8_HVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_LVT'.
Using primary inverters equivalent to 'INVX0_LVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.666849
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate DELLN2X2_HVT.
    Pruning slow or multistage gate DELLN1X2_HVT.
    Pruning slow or multistage gate DELLN3X2_HVT.
    Pruning slow or multistage gate DELLN3X2_LVT.
    Pruning slow or multistage gate DELLN1X2_LVT.
    Pruning slow or multistage gate DELLN2X2_LVT.
    Final pruned buffer set (5 buffers):
        NBUFFX16_HVT
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX32_HVT
        NBUFFX4_LVT

    Pruning slow or multistage gate IBUFFX8_HVT.
    Pruning slow or multistage gate IBUFFX4_LVT.
    Pruning slow or multistage gate IBUFFX2_HVT.
    Pruning slow or multistage gate IBUFFX16_HVT.
    Pruning slow or multistage gate IBUFFX2_LVT.
    Pruning slow or multistage gate IBUFFX32_HVT.
    Pruning slow or multistage gate IBUFFX8_LVT.
    Pruning slow or multistage gate IBUFFX4_HVT.
    Pruning slow or multistage gate IBUFFX16_LVT.
    Pruning slow or multistage gate IBUFFX32_LVT.
    Final pruned inverter set (14 inverters):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_HVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT


Initializing parameters for clock ideal_clock1:
Root pin: clock
Warning: Max transition will cause the default target of 0.667 ns to be lowered. (CTS-356)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Using max_transition: 0.500 ns
Using leaf_max_transition for clock ideal_clock1: 0.500 ns
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Warning: Skew target 0.000 ns is too high.  Using -6.474 ns. (CTS-353)
Error: Skew target -6.474 is not legal.  Using -1.295 ns. (CTS-354)
Using the following target skews for global optimization:
  Corner 'max': -1.295 ns
Using the following target skews for incremental optimization:
  Corner 'max': -1.295 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns


Starting optimization for clock ideal_clock1.
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns

*************************************************
* Preoptimization report (clock 'ideal_clock1') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.016 0.000 0.016)
    Estimated Insertion Delay (r/f/b) = (0.016  -inf 0.016)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.014 0.000 0.014)
    Estimated Insertion Delay (r/f/b) = (0.016  -inf 0.016)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.025 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock ideal_clock1 (initial)
Total 0 DRC violations for clock ideal_clock1 (initial)
 Start (0.005, 0.021), End (0.005, 0.021) 

RC optimization for clock 'ideal_clock1'
100%   
100%   
Coarse optimization for clock 'ideal_clock1'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
 Start (0.005, 0.021), End (0.005, 0.021) 

Detailed optimization for clock 'ideal_clock1'
100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Starting optimization pass for clock ideal_clock1:
Start path based optimization 
 Start (0.000, 0.016), End (0.000, 0.016) 

 Start (0.000, 0.016), End (0.000, 0.016) 

100%   
 Start (0.000, 0.016), End (0.000, 0.016) 

 Start (0.000, 0.016), End (0.000, 0.016) 

 Start (0.000, 0.016), End (0.000, 0.016) 

 Start (0.000, 0.016), End (0.000, 0.016) 

 Start (0.000, 0.016), End (0.000, 0.016) 

 Start (0.000, 0.016), End (0.000, 0.016) 

CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Start area recovery: (0.000137, 0.016154)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Switch to low metal layer for clock 'ideal_clock1':

 Total 0 out of 0 nets switched to low metal layer for clock 'ideal_clock1' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.000137, 0.016154)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
 Start (0.000, 0.016), End (0.000, 0.016) 

Buffer removal for area recovery: (0.000137, 0.016154)
Area recovery optimization for clock 'ideal_clock1':
100%   
Sizing for area recovery: (0.000137, 0.016154)

 Total 0 buffers removed (all paths) for clock 'ideal_clock1'
Path buffer removal for area recovery: (0.000137, 0.016154)
Buffer pair removal for area recovery: (0.000137, 0.016154)
End area recovery: (0.000137, 0.016154)

**********************************************************
* Multicorner optimization report (clock 'ideal_clock1') *
**********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.016 0.000 0.016)
    Estimated Insertion Delay (r/f/b) = (0.016  -inf 0.016)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.014 0.000 0.014)
    Estimated Insertion Delay (r/f/b) = (0.016  -inf 0.016)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.025 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 279                
 pe13/Rpipe_reg[2]/CLK (DFFX1_LVT)              25  16   16 r (  62   80) 


++ Shortest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 279                
 pe2/Accumulate_reg[1]/CLK (DFFX1_LVT)           6   0    0 r (   5   10) 


++ Longest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 279                
 pe13/Rpipe_reg[2]/CLK (DFFX1_LVT)              32  16   16 r (  62   80) 


++ Shortest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 279                
 pe2/Accumulate_reg[1]/CLK (DFFX1_LVT)           4   2    2 r (   5   10) 

Report DRC violations for clock ideal_clock1 (final)
Total 0 DRC violations for clock ideal_clock1 (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:28:11 2020
****************************************
Std cell utilization: 86.01%  (16931/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 77.88%  (9612/(19684-7342))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16931    sites, (non-fixed:9612   fixed:7319)
                      1131     cells, (non-fixed:854    fixed:277)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      7342     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       38 
Avg. std cell width:  1.71 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:28:11 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sat Dec 19 00:28:11 2020
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 1 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   36  Proc 2822 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,88.74,87.98)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 2822 
Net statistics:
Total number of nets     = 1299
Number of nets to route  = 1
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   38  Proc 2822 
Average gCell capacity  3.86     on layer (1)    M1
Average gCell capacity  10.97    on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.57     on layer (6)    M6
Average gCell capacity  1.28     on layer (7)    M7
Average gCell capacity  1.36     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 10.92         on layer (1)    M1
Average number of tracks per gCell 11.02         on layer (2)    M2
Average number of tracks per gCell 5.47  on layer (3)    M3
Average number of tracks per gCell 5.53  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 28090
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   37  Alloctr   38  Proc 2822 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   38  Proc 2822 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   37  Alloctr   38  Proc 2822 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   37  Alloctr   38  Proc 2822 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 50.97
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 5.85
Initial. Layer M3 wire length = 45.12
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 68
Initial. Via VIA12SQ_C count = 35
Initial. Via VIA23SQ_C count = 33
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   37  Alloctr   38  Proc 2822 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 50.97
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 5.85
phase1. Layer M3 wire length = 45.12
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 68
phase1. Via VIA12SQ_C count = 35
phase1. Via VIA23SQ_C count = 33
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   37  Alloctr   38  Proc 2822 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 50.97
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 5.85
phase2. Layer M3 wire length = 45.12
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 68
phase2. Via VIA12SQ_C count = 35
phase2. Via VIA23SQ_C count = 33
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   37  Alloctr   38  Proc 2822 

Congestion utilization per direction:
Average vertical track utilization   =  0.72 %
Peak    vertical track utilization   = 14.29 %
Average horizontal track utilization =  1.88 %
Peak    horizontal track utilization = 40.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   37  Alloctr   38  Proc 2822 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   37  Alloctr   38  Proc 2822 
Warning: Shape {27544 68088 27675 68143} on layer M1 is not on min manufacturing grid. Snap it to {27544 68088 27675 68143}. The shape belongs to Net: clock. (ZRT-543)
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   36  Proc 2822 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   32  Alloctr   33  Proc 2822 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 134 of 387


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   32  Alloctr   33  Proc 2822 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   32  Alloctr   33  Proc 2822 

Number of wires with overlap after iteration 1 = 126 of 345


Wire length and via report:
---------------------------
Number of M1 wires: 124                   : 0
Number of M2 wires: 119                  VIA12SQ_C: 150
Number of M3 wires: 102                  VIA23SQ_C: 112
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 345               vias: 262

Total M1 wire length: 13.5
Total M2 wire length: 21.6
Total M3 wire length: 73.7
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 108.8

Longest M1 wire length: 0.2
Longest M2 wire length: 3.9
Longest M3 wire length: 6.7
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   32  Alloctr   33  Proc 2822 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   37  Alloctr   38  Proc 2822 
Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 1298, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   3
Routed  2/36 Partitions, Violations =   2
Routed  3/36 Partitions, Violations =   2
Routed  4/36 Partitions, Violations =   0
Routed  5/36 Partitions, Violations =   0
Routed  6/36 Partitions, Violations =   12
Routed  7/36 Partitions, Violations =   12
Routed  8/36 Partitions, Violations =   12
Routed  9/36 Partitions, Violations =   6
Routed  10/36 Partitions, Violations =  11
Routed  11/36 Partitions, Violations =  11
Routed  12/36 Partitions, Violations =  12
Routed  13/36 Partitions, Violations =  9
Routed  14/36 Partitions, Violations =  5
Routed  15/36 Partitions, Violations =  5
Routed  16/36 Partitions, Violations =  5
Routed  17/36 Partitions, Violations =  4
Routed  18/36 Partitions, Violations =  6
Routed  19/36 Partitions, Violations =  9
Routed  20/36 Partitions, Violations =  5
Routed  21/36 Partitions, Violations =  5
Routed  22/36 Partitions, Violations =  5
Routed  23/36 Partitions, Violations =  3
Routed  24/36 Partitions, Violations =  3
Routed  25/36 Partitions, Violations =  0
Routed  26/36 Partitions, Violations =  0
Routed  27/36 Partitions, Violations =  0
Routed  28/36 Partitions, Violations =  0
Routed  29/36 Partitions, Violations =  2
Routed  30/36 Partitions, Violations =  2
Routed  31/36 Partitions, Violations =  2
Routed  32/36 Partitions, Violations =  0
Routed  33/36 Partitions, Violations =  0
Routed  34/36 Partitions, Violations =  0
Routed  35/36 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   45  Alloctr   46  Proc 2822 

End DR iteration 0 with 36 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   32  Alloctr   33  Proc 2822 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   32  Alloctr   33  Proc 2822 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1346 micron
Total Number of Contacts =             1027
Total Number of Wires =                891
Total Number of PtConns =              396
Total Number of Routed Wires =       891
Total Routed Wire Length =           1291 micron
Total Number of Routed Contacts =       1027
        Layer             M1 :          3 micron
        Layer             M2 :         93 micron
        Layer             M3 :        184 micron
        Layer             M4 :        426 micron
        Layer             M5 :        639 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA45SQ_C :         18
        Via   VIA45SQ_C(rot) :        218
        Via        VIA34SQ_C :        235
        Via   VIA23SQ_C(rot) :        275
        Via        VIA12SQ_C :        271
        Via   VIA12SQ_C(rot) :         10

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1027 vias)
 
    Layer VIA1       =  0.00% (0      / 281     vias)
        Un-optimized = 100.00% (281     vias)
    Layer VIA2       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
    Layer VIA3       =  0.00% (0      / 235     vias)
        Un-optimized = 100.00% (235     vias)
    Layer VIA4       =  0.00% (0      / 236     vias)
        Un-optimized = 100.00% (236     vias)
 
  Total double via conversion rate    =  0.00% (0 / 1027 vias)
 
    Layer VIA1       =  0.00% (0      / 281     vias)
    Layer VIA2       =  0.00% (0      / 275     vias)
    Layer VIA3       =  0.00% (0      / 235     vias)
    Layer VIA4       =  0.00% (0      / 236     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1027 vias)
 
    Layer VIA1       =  0.00% (0      / 281     vias)
        Un-optimized = 100.00% (281     vias)
    Layer VIA2       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
    Layer VIA3       =  0.00% (0      / 235     vias)
        Un-optimized = 100.00% (235     vias)
    Layer VIA4       =  0.00% (0      / 236     vias)
        Un-optimized = 100.00% (236     vias)
 

Total number of nets = 1299
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1310 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:28:15 2020
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock1         277       0         0         0.0172    0.0174      0              0.0000
clock_opt completed Successfully
1
icc_shell> save_mw_cel -as ME_cts
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named ME_cts. (UIG-5)
1
icc_shell> report_placement_utilization > reports/ME_cts_util.rpt
Error: could not open output redirect file "reports/ME_cts_util.rpt" (CMD-015)
icc_shell> open scripts/route_icc.tcl
Error: couldn't open "scripts/route_icc.tcl": no such file or directory
        Use error_info for more info. (CMD-013)
icc_shell> save_mw_cel -as mME_route
Information: Saved design named mME_route. (UIG-5)
1
icc_shell> route_opt
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Sat Dec 19 00:29:43 2020

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   36  Proc 2822 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,88.74,87.98)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   37  Alloctr   37  Proc 2822 
Net statistics:
Total number of nets     = 1299
Number of nets to route  = 1298
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   38  Proc 2822 
Average gCell capacity  3.86     on layer (1)    M1
Average gCell capacity  10.97    on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.57     on layer (6)    M6
Average gCell capacity  1.28     on layer (7)    M7
Average gCell capacity  1.36     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 10.92         on layer (1)    M1
Average number of tracks per gCell 11.02         on layer (2)    M2
Average number of tracks per gCell 5.47  on layer (3)    M3
Average number of tracks per gCell 5.53  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 28090
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   37  Alloctr   38  Proc 2822 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   38  Proc 2822 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   37  Alloctr   38  Proc 2822 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   38  Alloctr   39  Proc 2822 
Initial. Routing result:
Initial. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.05%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.11%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       80.4 2.24 8.58 2.71 0.04 3.70 1.14 0.43 0.00 0.00 0.68 0.00 0.00 0.04
M2       41.6 20.2 16.7 10.4 6.09 3.24 1.07 0.50 0.07 0.00 0.00 0.00 0.00 0.00
M3       28.6 28.4 0.00 22.3 0.00 7.19 9.43 0.00 3.17 0.00 0.68 0.00 0.07 0.00
M4       83.3 15.9 0.00 0.68 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       82.8 0.00 0.00 11.6 0.00 5.52 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       99.6 0.00 0.00 0.07 0.00 0.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       99.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.57 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.4 7.12 2.69 5.09 0.65 2.12 1.24 0.10 0.34 0.00 0.20 0.00 0.01 0.00


Initial. Total Wire Length = 13783.67
Initial. Layer M1 wire length = 1293.02
Initial. Layer M2 wire length = 7125.15
Initial. Layer M3 wire length = 4958.81
Initial. Layer M4 wire length = 292.09
Initial. Layer M5 wire length = 79.40
Initial. Layer M6 wire length = 10.72
Initial. Layer M7 wire length = 24.49
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 5515
Initial. Via VIA12SQ_C count = 3422
Initial. Via VIA23SQ_C count = 2028
Initial. Via VIA34SQ_C count = 48
Initial. Via VIA45SQ_C count = 11
Initial. Via VIA56SQ_C count = 4
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   38  Alloctr   39  Proc 2822 
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.04%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       77.3 2.31 9.86 3.24 0.04 5.06 0.71 0.46 0.00 0.00 0.93 0.00 0.00 0.07
M2       41.3 20.6 16.7 10.0 6.37 3.28 1.10 0.50 0.07 0.00 0.00 0.00 0.00 0.00
M3       28.4 28.8 0.00 23.7 0.00 6.84 9.33 0.00 2.35 0.00 0.43 0.00 0.00 0.00
M4       81.9 17.4 0.00 0.61 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       81.4 0.00 0.00 12.7 0.00 5.84 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.8 7.37 2.83 5.36 0.68 2.24 1.19 0.10 0.26 0.00 0.14 0.00 0.00 0.01


phase1. Total Wire Length = 13843.60
phase1. Layer M1 wire length = 1431.62
phase1. Layer M2 wire length = 7116.60
phase1. Layer M3 wire length = 4797.71
phase1. Layer M4 wire length = 351.39
phase1. Layer M5 wire length = 146.28
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 5486
phase1. Via VIA12SQ_C count = 3445
phase1. Via VIA23SQ_C count = 1977
phase1. Via VIA34SQ_C count = 54
phase1. Via VIA45SQ_C count = 10
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   38  Alloctr   39  Proc 2822 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       77.8 2.35 9.86 3.13 0.04 4.81 0.75 0.36 0.00 0.00 0.85 0.00 0.00 0.00
M2       41.9 21.6 17.5 10.1 5.91 1.89 0.78 0.21 0.00 0.00 0.00 0.00 0.00 0.00
M3       28.4 28.8 0.00 23.7 0.00 6.87 9.33 0.00 2.35 0.00 0.43 0.00 0.00 0.00
M4       81.9 17.4 0.00 0.61 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       81.4 0.00 0.00 12.7 0.00 5.84 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.9 7.49 2.92 5.35 0.63 2.06 1.16 0.06 0.25 0.00 0.14 0.00 0.00 0.00


phase2. Total Wire Length = 13843.60
phase2. Layer M1 wire length = 1430.76
phase2. Layer M2 wire length = 7116.60
phase2. Layer M3 wire length = 4798.57
phase2. Layer M4 wire length = 351.39
phase2. Layer M5 wire length = 146.28
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 5488
phase2. Via VIA12SQ_C count = 3445
phase2. Via VIA23SQ_C count = 1979
phase2. Via VIA34SQ_C count = 54
phase2. Via VIA45SQ_C count = 10
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   38  Alloctr   39  Proc 2822 

Congestion utilization per direction:
Average vertical track utilization   = 10.66 %
Peak    vertical track utilization   = 42.86 %
Average horizontal track utilization = 13.37 %
Peak    horizontal track utilization = 64.29 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   38  Alloctr   38  Proc 2822 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   38  Alloctr   38  Proc 2822 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   37  Alloctr   37  Proc 2822 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   37  Alloctr   38  Proc 2822 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 2857 of 9282


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   38  Alloctr   38  Proc 2822 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   37  Alloctr   38  Proc 2822 

Number of wires with overlap after iteration 1 = 1039 of 7729


Wire length and via report:
---------------------------
Number of M1 wires: 871                   : 0
Number of M2 wires: 4915                 VIA12SQ_C: 4476
Number of M3 wires: 1873                 VIA23SQ_C: 3246
Number of M4 wires: 61           VIA34SQ_C: 94
Number of M5 wires: 9            VIA45SQ_C: 16
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 7729              vias: 7832

Total M1 wire length: 1352.3
Total M2 wire length: 7701.9
Total M3 wire length: 5332.6
Total M4 wire length: 514.2
Total M5 wire length: 161.4
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 15062.4

Longest M1 wire length: 50.9
Longest M2 wire length: 49.2
Longest M3 wire length: 54.9
Longest M4 wire length: 45.1
Longest M5 wire length: 49.9
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   37  Alloctr   38  Proc 2822 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        top_INIT_RT         
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   43  Alloctr   44  Proc 2822 
Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   3
Routed  2/36 Partitions, Violations =   14
Routed  3/36 Partitions, Violations =   31
Routed  4/36 Partitions, Violations =   40
Routed  5/36 Partitions, Violations =   23
Routed  6/36 Partitions, Violations =   18
Routed  7/36 Partitions, Violations =   27
Routed  8/36 Partitions, Violations =   17
Routed  9/36 Partitions, Violations =   12
Routed  10/36 Partitions, Violations =  18
Routed  11/36 Partitions, Violations =  22
Routed  12/36 Partitions, Violations =  20
Routed  13/36 Partitions, Violations =  28
Routed  14/36 Partitions, Violations =  31
Routed  15/36 Partitions, Violations =  33
Routed  16/36 Partitions, Violations =  33
Routed  17/36 Partitions, Violations =  26
Routed  18/36 Partitions, Violations =  17
Routed  19/36 Partitions, Violations =  22
Routed  20/36 Partitions, Violations =  25
Routed  21/36 Partitions, Violations =  25
Routed  22/36 Partitions, Violations =  25
Routed  23/36 Partitions, Violations =  24
Routed  24/36 Partitions, Violations =  17
Routed  25/36 Partitions, Violations =  12
Routed  26/36 Partitions, Violations =  12
Routed  27/36 Partitions, Violations =  12
Routed  28/36 Partitions, Violations =  10
Routed  29/36 Partitions, Violations =  7
Routed  30/36 Partitions, Violations =  7
Routed  31/36 Partitions, Violations =  7
Routed  32/36 Partitions, Violations =  7
Routed  33/36 Partitions, Violations =  7
Routed  34/36 Partitions, Violations =  7
Routed  35/36 Partitions, Violations =  7
Routed  36/36 Partitions, Violations =  7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 3
        Same net spacing : 1
        Short : 2
        Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   51  Alloctr   52  Proc 2822 

End DR iteration 0 with 36 parts

Start DR iteration 1: non-uniform partition
Routed  1/4 Partitions, Violations =    5
Routed  2/4 Partitions, Violations =    2
Routed  3/4 Partitions, Violations =    1
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used   51  Alloctr   52  Proc 2822 

End DR iteration 1 with 4 parts

Updating the database ...
Saving cell top.CEL;6 as top_INIT_RT_itr1.
top_INIT_RT_itr1 saved successfully.
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   37  Alloctr   38  Proc 2822 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   37  Alloctr   38  Proc 2822 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    16500 micron
Total Number of Contacts =             8402
Total Number of Wires =                8680
Total Number of PtConns =              1026
Total Number of Routed Wires =       8680
Total Routed Wire Length =           16369 micron
Total Number of Routed Contacts =       8402
        Layer               M1 :       1504 micron
        Layer               M2 :       7851 micron
        Layer               M3 :       5402 micron
        Layer               M4 :        942 micron
        Layer               M5 :        801 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA45SQ_C :         18
        Via     VIA45SQ_C(rot) :        234
        Via          VIA34SQ_C :        329
        Via          VIA23SQ_C :          8
        Via     VIA23SQ_C(rot) :       3225
        Via          VIA12SQ_C :       3959
        Via     VIA12SQ_C(rot) :        496
        Via         VIA12BAR_C :         68
        Via    VIA12BAR_C(rot) :          5
        Via           VIA12BAR :         14
        Via      VIA12BAR(rot) :         42
        Via      VIA12SQ_C_2x1 :          1
        Via   VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (4 / 8402 vias)
 
    Layer VIA1       =  0.09% (4      / 4588    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4584    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 
  Total double via conversion rate    =  0.05% (4 / 8402 vias)
 
    Layer VIA1       =  0.09% (4      / 4588    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (4 / 8402 vias)
 
    Layer VIA1       =  0.09% (4      / 4588    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4584    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 

Total number of nets = 1299
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Sat Dec 19 00:29:48 2020

  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:29:50 2020
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          2.68
  Critical Path Slack:           0.18
  Critical Path Clk Period:      3.49
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         35
  Hierarchical Port Count:       1528
  Leaf Cell Count:               1131
  Buf/Inv Cell Count:             126
  Buf Cell Count:                   4
  Inv Cell Count:                 122
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       854
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2442.578004
  Noncombinational Area:  1860.079981
  Buf/Inv Area:            163.160449
  Total Buffer Area:             8.13
  Total Inverter Area:         155.03
  Macro/Black Box Area:      0.000000
  Net Area:                568.071344
  Net XLength        :        7938.59
  Net YLength        :        8781.30
  -----------------------------------
  Cell Area:              4302.657985
  Design Area:            4870.729330
  Net Length        :        16719.89


  Design Rules
  -----------------------------------
  Total Number of Nets:          1375
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                4.76
  -----------------------------------------
  Overall Compile Time:                5.00
  Overall Compile Wall Clock Time:     5.20

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
icc_shell> route_opt  -incremental
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:32:53 2020
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          2.68
  Critical Path Slack:           0.18
  Critical Path Clk Period:      3.49
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         35
  Hierarchical Port Count:       1528
  Leaf Cell Count:               1131
  Buf/Inv Cell Count:             126
  Buf Cell Count:                   4
  Inv Cell Count:                 122
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       854
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2442.578004
  Noncombinational Area:  1860.079981
  Buf/Inv Area:            163.160449
  Total Buffer Area:             8.13
  Total Inverter Area:         155.03
  Macro/Black Box Area:      0.000000
  Net Area:                568.071344
  Net XLength        :        7938.59
  Net YLength        :        8781.30
  -----------------------------------
  Cell Area:              4302.657985
  Design Area:            4870.729330
  Net Length        :        16719.89


  Design Rules
  -----------------------------------
  Total Number of Nets:          1375
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                4.76
  -----------------------------------------
  Overall Compile Time:                5.00
  Overall Compile Wall Clock Time:     5.20

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
icc_shell> route_opt  -xtalk_reduction -power -area_recovery -wire_size -incremental
Error: To run xtalk_reduction, please enable SI. (ROPT-003)
0
icc_shell> route_opt  -only_xtalk_reduction -power -area_recovery -wire_size -concurrent_clock_and_data -incremental
Error: Invalid options specified with -only_ options. (ROPT-017)
0
icc_shell> route_opt  -only_xtalk_reduction -power -area_recovery -incremental
Error: Invalid options specified with -only_ options. (ROPT-017)
0
icc_shell> route_opt  -only_xtalk_reduction -power -incremental
Error: Invalid options specified with -only_ options. (ROPT-017)
0
icc_shell> route_opt  -incremental
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:36:59 2020
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          2.68
  Critical Path Slack:           0.18
  Critical Path Clk Period:      3.49
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         35
  Hierarchical Port Count:       1528
  Leaf Cell Count:               1131
  Buf/Inv Cell Count:             126
  Buf Cell Count:                   4
  Inv Cell Count:                 122
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       854
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2442.578004
  Noncombinational Area:  1860.079981
  Buf/Inv Area:            163.160449
  Total Buffer Area:             8.13
  Total Inverter Area:         155.03
  Macro/Black Box Area:      0.000000
  Net Area:                568.071344
  Net XLength        :        7938.59
  Net YLength        :        8781.30
  -----------------------------------
  Cell Area:              4302.657985
  Design Area:            4870.729330
  Net Length        :        16719.89


  Design Rules
  -----------------------------------
  Total Number of Nets:          1375
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                4.76
  -----------------------------------------
  Overall Compile Time:                5.00
  Overall Compile Wall Clock Time:     5.20

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
icc_shell> route_opt  -incremental
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:37:05 2020
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          2.68
  Critical Path Slack:           0.18
  Critical Path Clk Period:      3.49
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         35
  Hierarchical Port Count:       1528
  Leaf Cell Count:               1131
  Buf/Inv Cell Count:             126
  Buf Cell Count:                   4
  Inv Cell Count:                 122
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       854
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2442.578004
  Noncombinational Area:  1860.079981
  Buf/Inv Area:            163.160449
  Total Buffer Area:             8.13
  Total Inverter Area:         155.03
  Macro/Black Box Area:      0.000000
  Net Area:                568.071344
  Net XLength        :        7938.59
  Net YLength        :        8781.30
  -----------------------------------
  Cell Area:              4302.657985
  Design Area:            4870.729330
  Net Length        :        16719.89


  Design Rules
  -----------------------------------
  Total Number of Nets:          1375
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                4.76
  -----------------------------------------
  Overall Compile Time:                5.00
  Overall Compile Wall Clock Time:     5.20

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
icc_shell> save_mw_cel -as mME_route
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named mME_route. (UIG-5)
1
icc_shell> write_def -output output/ME_route.def
Output DEF file
Error: Cannot open DEF file output/ME_route.def. (MW-012)
0
icc_shell> write_verilog -output output/ME_route.v
Error: Cannot open output verilog file output/ME_route.v. (MW-012)
Write verilog failed.
0
icc_shell> report_placement_utilization > reports/ME_route_util.rpt
Error: could not open output redirect file "reports/ME_route_util.rpt" (CMD-015)
icc_shell> report_qor_snapshot > reports/ME_route_qor_snapshot.rpt
Error: could not open output redirect file "reports/ME_route_qor_snapshot.rpt" (CMD-015)
icc_shell> report_placement_utilization > reports/ME_route_util.rpt
Error: could not open output redirect file "reports/ME_route_util.rpt" (CMD-015)
icc_shell> report_qor_snapshot > reports/ME_route_qor_snapshot.rpt
Error: could not open output redirect file "reports/ME_route_qor_snapshot.rpt" (CMD-015)
icc_shell> report_qor > reports/ME_route_qor.rpt
Error: could not open output redirect file "reports/ME_route_qor.rpt" (CMD-015)
icc_shell> report_timing -max_paths 20 -delay max > reports/ME_route.setup.rpt
Error: could not open output redirect file "reports/ME_route.setup.rpt" (CMD-015)
icc_shell> report_timing -max_paths 20 -delay min > reports/ME_route.hold.rpt
Error: could not open output redirect file "reports/ME_route.hold.rpt" (CMD-015)
icc_shell> verify_zrt_route
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)


Start checking for open nets ... 

Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1299 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   32  Alloctr   33  Proc 2824 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   46  Alloctr   47  Proc 2824 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    16506 micron
Total Number of Contacts =             8402
Total Number of Wires =                8621
Total Number of PtConns =              1085
Total Number of Routed Wires =       8621
Total Routed Wire Length =           16370 micron
Total Number of Routed Contacts =       8402
        Layer               M1 :       1510 micron
        Layer               M2 :       7852 micron
        Layer               M3 :       5402 micron
        Layer               M4 :        942 micron
        Layer               M5 :        801 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA45SQ_C :         18
        Via     VIA45SQ_C(rot) :        234
        Via          VIA34SQ_C :        329
        Via          VIA23SQ_C :          8
        Via     VIA23SQ_C(rot) :       3225
        Via          VIA12SQ_C :       3959
        Via     VIA12SQ_C(rot) :        496
        Via         VIA12BAR_C :         68
        Via    VIA12BAR_C(rot) :          5
        Via           VIA12BAR :         14
        Via      VIA12BAR(rot) :         42
        Via      VIA12SQ_C_2x1 :          1
        Via   VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (4 / 8402 vias)
 
    Layer VIA1       =  0.09% (4      / 4588    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4584    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 
  Total double via conversion rate    =  0.05% (4 / 8402 vias)
 
    Layer VIA1       =  0.09% (4      / 4588    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (4 / 8402 vias)
 
    Layer VIA1       =  0.09% (4      / 4588    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4584    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 


Verify Summary:

Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> verify_zrt_route
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)


Start checking for open nets ... 

Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1299 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   33  Alloctr   33  Proc 2824 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   46  Alloctr   47  Proc 2824 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    16506 micron
Total Number of Contacts =             8402
Total Number of Wires =                8621
Total Number of PtConns =              1085
Total Number of Routed Wires =       8621
Total Routed Wire Length =           16370 micron
Total Number of Routed Contacts =       8402
        Layer               M1 :       1510 micron
        Layer               M2 :       7852 micron
        Layer               M3 :       5402 micron
        Layer               M4 :        942 micron
        Layer               M5 :        801 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA45SQ_C :         18
        Via     VIA45SQ_C(rot) :        234
        Via          VIA34SQ_C :        329
        Via          VIA23SQ_C :          8
        Via     VIA23SQ_C(rot) :       3225
        Via          VIA12SQ_C :       3959
        Via     VIA12SQ_C(rot) :        496
        Via         VIA12BAR_C :         68
        Via    VIA12BAR_C(rot) :          5
        Via           VIA12BAR :         14
        Via      VIA12BAR(rot) :         42
        Via      VIA12SQ_C_2x1 :          1
        Via   VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (4 / 8402 vias)
 
    Layer VIA1       =  0.09% (4      / 4588    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4584    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 
  Total double via conversion rate    =  0.05% (4 / 8402 vias)
 
    Layer VIA1       =  0.09% (4      / 4588    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (4 / 8402 vias)
 
    Layer VIA1       =  0.09% (4      / 4588    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4584    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 


Verify Summary:

Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> verify_zrt_route -report_all_open_nets true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)


Start checking for open nets ... 

Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1299 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   33  Alloctr   33  Proc 2824 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   46  Alloctr   47  Proc 2824 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    16506 micron
Total Number of Contacts =             8402
Total Number of Wires =                8621
Total Number of PtConns =              1085
Total Number of Routed Wires =       8621
Total Routed Wire Length =           16370 micron
Total Number of Routed Contacts =       8402
        Layer               M1 :       1510 micron
        Layer               M2 :       7852 micron
        Layer               M3 :       5402 micron
        Layer               M4 :        942 micron
        Layer               M5 :        801 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA45SQ_C :         18
        Via     VIA45SQ_C(rot) :        234
        Via          VIA34SQ_C :        329
        Via          VIA23SQ_C :          8
        Via     VIA23SQ_C(rot) :       3225
        Via          VIA12SQ_C :       3959
        Via     VIA12SQ_C(rot) :        496
        Via         VIA12BAR_C :         68
        Via    VIA12BAR_C(rot) :          5
        Via           VIA12BAR :         14
        Via      VIA12BAR(rot) :         42
        Via      VIA12SQ_C_2x1 :          1
        Via   VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (4 / 8402 vias)
 
    Layer VIA1       =  0.09% (4      / 4588    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4584    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 
  Total double via conversion rate    =  0.05% (4 / 8402 vias)
 
    Layer VIA1       =  0.09% (4      / 4588    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (4 / 8402 vias)
 
    Layer VIA1       =  0.09% (4      / 4588    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4584    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 


Verify Summary:

Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> 
Error: value not specified for option '-cells' (CMD-008)
icc_shell> rout_opt
Error: unknown command 'rout_opt' (CMD-005)
icc_shell> route_opt
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Sat Dec 19 00:46:53 2020

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   37  Alloctr   38  Proc 2822 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,88.74,87.98)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   38  Alloctr   38  Proc 2822 
Net statistics:
Total number of nets     = 1299
Number of nets to route  = 0
1299 nets are fully connected,
 of which 1299 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   38  Alloctr   39  Proc 2822 
Average gCell capacity  3.86     on layer (1)    M1
Average gCell capacity  10.97    on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.57     on layer (6)    M6
Average gCell capacity  1.28     on layer (7)    M7
Average gCell capacity  1.36     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 10.92         on layer (1)    M1
Average number of tracks per gCell 11.02         on layer (2)    M2
Average number of tracks per gCell 5.47  on layer (3)    M3
Average number of tracks per gCell 5.53  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 28090
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   38  Alloctr   39  Proc 2822 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   38  Alloctr   39  Proc 2822 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   38  Alloctr   39  Proc 2822 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   38  Alloctr   39  Proc 2822 
Initial. Routing result:
Initial. Both Dirs: Overflow =    17 Max = 4 GRCs =     9 (0.16%)
Initial. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
Initial. V routing: Overflow =    15 Max = 4 (GRCs =  1) GRCs =     7 (0.25%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    15 Max = 4 (GRCs =  1) GRCs =     7 (0.25%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       79.6 2.63 9.26 2.95 0.04 4.31 0.28 0.25 0.00 0.00 0.64 0.00 0.00 0.00
M2       40.3 19.9 18.7 11.2 6.30 2.35 0.53 0.18 0.04 0.00 0.14 0.11 0.04 0.04
M3       26.8 26.0 0.00 23.3 0.00 6.59 11.2 0.00 4.91 0.00 0.85 0.00 0.07 0.00
M4       79.0 19.4 0.00 1.35 0.00 0.21 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       80.9 0.00 0.00 13.2 0.00 5.84 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.4 7.24 2.98 5.55 0.67 2.05 1.28 0.05 0.53 0.00 0.17 0.01 0.01 0.00


Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   38  Alloctr   39  Proc 2822 
phase1. Routing result:
phase1. Both Dirs: Overflow =    17 Max = 4 GRCs =     9 (0.16%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
phase1. V routing: Overflow =    15 Max = 4 (GRCs =  1) GRCs =     7 (0.25%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    15 Max = 4 (GRCs =  1) GRCs =     7 (0.25%)
phase1. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       79.6 2.63 9.26 2.95 0.04 4.31 0.28 0.25 0.00 0.00 0.64 0.00 0.00 0.00
M2       40.3 19.9 18.7 11.2 6.30 2.35 0.53 0.18 0.04 0.00 0.14 0.11 0.04 0.04
M3       26.8 26.0 0.00 23.3 0.00 6.59 11.2 0.00 4.91 0.00 0.85 0.00 0.07 0.00
M4       79.0 19.4 0.00 1.35 0.00 0.21 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       80.9 0.00 0.00 13.2 0.00 5.84 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.4 7.24 2.98 5.55 0.67 2.05 1.28 0.05 0.53 0.00 0.17 0.01 0.01 0.00


phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   38  Alloctr   39  Proc 2822 
phase2. Routing result:
phase2. Both Dirs: Overflow =    17 Max = 4 GRCs =     9 (0.16%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
phase2. V routing: Overflow =    15 Max = 4 (GRCs =  1) GRCs =     7 (0.25%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    15 Max = 4 (GRCs =  1) GRCs =     7 (0.25%)
phase2. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       79.6 2.63 9.26 2.95 0.04 4.31 0.28 0.25 0.00 0.00 0.64 0.00 0.00 0.00
M2       40.3 19.9 18.7 11.2 6.30 2.35 0.53 0.18 0.04 0.00 0.14 0.11 0.04 0.04
M3       26.8 26.0 0.00 23.3 0.00 6.59 11.2 0.00 4.91 0.00 0.85 0.00 0.07 0.00
M4       79.0 19.4 0.00 1.35 0.00 0.21 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       80.9 0.00 0.00 13.2 0.00 5.84 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.4 7.24 2.98 5.55 0.67 2.05 1.28 0.05 0.53 0.00 0.17 0.01 0.01 0.00


phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12SQ_C count = 0
phase2. Via VIA23SQ_C count = 0
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   38  Alloctr   39  Proc 2822 

Congestion utilization per direction:
Average vertical track utilization   = 11.37 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization = 14.38 %
Peak    horizontal track utilization = 71.43 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   38  Alloctr   39  Proc 2822 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   38  Alloctr   39  Proc 2822 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   37  Alloctr   38  Proc 2822 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   37  Alloctr   38  Proc 2822 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        top_INIT_RT         
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   43  Alloctr   44  Proc 2822 
Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   0
Routed  2/36 Partitions, Violations =   0
Routed  3/36 Partitions, Violations =   0
Routed  4/36 Partitions, Violations =   0
Routed  5/36 Partitions, Violations =   0
Routed  6/36 Partitions, Violations =   0
Routed  7/36 Partitions, Violations =   0
Routed  8/36 Partitions, Violations =   0
Routed  9/36 Partitions, Violations =   0
Routed  10/36 Partitions, Violations =  0
Routed  11/36 Partitions, Violations =  0
Routed  12/36 Partitions, Violations =  0
Routed  13/36 Partitions, Violations =  0
Routed  14/36 Partitions, Violations =  0
Routed  15/36 Partitions, Violations =  0
Routed  16/36 Partitions, Violations =  0
Routed  17/36 Partitions, Violations =  0
Routed  18/36 Partitions, Violations =  0
Routed  19/36 Partitions, Violations =  0
Routed  20/36 Partitions, Violations =  0
Routed  21/36 Partitions, Violations =  0
Routed  22/36 Partitions, Violations =  0
Routed  23/36 Partitions, Violations =  0
Routed  24/36 Partitions, Violations =  0
Routed  25/36 Partitions, Violations =  0
Routed  26/36 Partitions, Violations =  0
Routed  27/36 Partitions, Violations =  0
Routed  28/36 Partitions, Violations =  0
Routed  29/36 Partitions, Violations =  0
Routed  30/36 Partitions, Violations =  0
Routed  31/36 Partitions, Violations =  0
Routed  32/36 Partitions, Violations =  0
Routed  33/36 Partitions, Violations =  0
Routed  34/36 Partitions, Violations =  0
Routed  35/36 Partitions, Violations =  0
Routed  36/36 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   51  Alloctr   52  Proc 2822 

End DR iteration 0 with 36 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   37  Alloctr   38  Proc 2822 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   37  Alloctr   38  Proc 2822 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    16507 micron
Total Number of Contacts =             8401
Total Number of Wires =                8614
Total Number of PtConns =              1084
Total Number of Routed Wires =       8614
Total Routed Wire Length =           16371 micron
Total Number of Routed Contacts =       8401
        Layer               M1 :       1510 micron
        Layer               M2 :       7853 micron
        Layer               M3 :       5402 micron
        Layer               M4 :        942 micron
        Layer               M5 :        801 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA45SQ_C :         18
        Via     VIA45SQ_C(rot) :        234
        Via          VIA34SQ_C :        329
        Via          VIA23SQ_C :          8
        Via     VIA23SQ_C(rot) :       3225
        Via          VIA12SQ_C :       3958
        Via     VIA12SQ_C(rot) :        496
        Via         VIA12BAR_C :         68
        Via    VIA12BAR_C(rot) :          5
        Via           VIA12BAR :         14
        Via      VIA12BAR(rot) :         42
        Via      VIA12SQ_C_2x1 :          1
        Via   VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (4 / 8401 vias)
 
    Layer VIA1       =  0.09% (4      / 4587    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4583    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 
  Total double via conversion rate    =  0.05% (4 / 8401 vias)
 
    Layer VIA1       =  0.09% (4      / 4587    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (4 / 8401 vias)
 
    Layer VIA1       =  0.09% (4      / 4587    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4583    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 

Total number of nets = 1299
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Sat Dec 19 00:46:55 2020

  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:46:57 2020
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          2.68
  Critical Path Slack:           0.18
  Critical Path Clk Period:      3.49
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         35
  Hierarchical Port Count:       1528
  Leaf Cell Count:               1131
  Buf/Inv Cell Count:             126
  Buf Cell Count:                   4
  Inv Cell Count:                 122
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       854
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2442.578004
  Noncombinational Area:  1860.079981
  Buf/Inv Area:            163.160449
  Total Buffer Area:             8.13
  Total Inverter Area:         155.03
  Macro/Black Box Area:      0.000000
  Net Area:                568.071344
  Net XLength        :        7938.33
  Net YLength        :        8781.09
  -----------------------------------
  Cell Area:              4302.657985
  Design Area:            4870.729330
  Net Length        :        16719.42


  Design Rules
  -----------------------------------
  Total Number of Nets:          1375
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                4.76
  -----------------------------------------
  Overall Compile Time:                5.00
  Overall Compile Wall Clock Time:     5.20

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
icc_shell> verify_zrt_route
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)


Start checking for open nets ... 

Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1299 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   33  Alloctr   34  Proc 2824 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   47  Alloctr   47  Proc 2824 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    16507 micron
Total Number of Contacts =             8401
Total Number of Wires =                8614
Total Number of PtConns =              1084
Total Number of Routed Wires =       8614
Total Routed Wire Length =           16371 micron
Total Number of Routed Contacts =       8401
        Layer               M1 :       1510 micron
        Layer               M2 :       7853 micron
        Layer               M3 :       5402 micron
        Layer               M4 :        942 micron
        Layer               M5 :        801 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA45SQ_C :         18
        Via     VIA45SQ_C(rot) :        234
        Via          VIA34SQ_C :        329
        Via          VIA23SQ_C :          8
        Via     VIA23SQ_C(rot) :       3225
        Via          VIA12SQ_C :       3958
        Via     VIA12SQ_C(rot) :        496
        Via         VIA12BAR_C :         68
        Via    VIA12BAR_C(rot) :          5
        Via           VIA12BAR :         14
        Via      VIA12BAR(rot) :         42
        Via      VIA12SQ_C_2x1 :          1
        Via   VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (4 / 8401 vias)
 
    Layer VIA1       =  0.09% (4      / 4587    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4583    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 
  Total double via conversion rate    =  0.05% (4 / 8401 vias)
 
    Layer VIA1       =  0.09% (4      / 4587    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (4 / 8401 vias)
 
    Layer VIA1       =  0.09% (4      / 4587    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4583    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 


Verify Summary:

Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> verify_zrt_route -antenna false -voltage_area false
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)


Start checking for open nets ... 

Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1299 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   33  Alloctr   33  Proc 2824 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   47  Alloctr   47  Proc 2824 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    16507 micron
Total Number of Contacts =             8401
Total Number of Wires =                8614
Total Number of PtConns =              1084
Total Number of Routed Wires =       8614
Total Routed Wire Length =           16371 micron
Total Number of Routed Contacts =       8401
        Layer               M1 :       1510 micron
        Layer               M2 :       7853 micron
        Layer               M3 :       5402 micron
        Layer               M4 :        942 micron
        Layer               M5 :        801 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA45SQ_C :         18
        Via     VIA45SQ_C(rot) :        234
        Via          VIA34SQ_C :        329
        Via          VIA23SQ_C :          8
        Via     VIA23SQ_C(rot) :       3225
        Via          VIA12SQ_C :       3958
        Via     VIA12SQ_C(rot) :        496
        Via         VIA12BAR_C :         68
        Via    VIA12BAR_C(rot) :          5
        Via           VIA12BAR :         14
        Via      VIA12BAR(rot) :         42
        Via      VIA12SQ_C_2x1 :          1
        Via   VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (4 / 8401 vias)
 
    Layer VIA1       =  0.09% (4      / 4587    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4583    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 
  Total double via conversion rate    =  0.05% (4 / 8401 vias)
 
    Layer VIA1       =  0.09% (4      / 4587    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (4 / 8401 vias)
 
    Layer VIA1       =  0.09% (4      / 4587    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4583    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 


Verify Summary:

Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = not checked
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> verify_zrt_route -antenna false -voltage_area false
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)


Start checking for open nets ... 

Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1299 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   33  Alloctr   34  Proc 2824 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   47  Alloctr   48  Proc 2824 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    16507 micron
Total Number of Contacts =             8401
Total Number of Wires =                8614
Total Number of PtConns =              1084
Total Number of Routed Wires =       8614
Total Routed Wire Length =           16371 micron
Total Number of Routed Contacts =       8401
        Layer               M1 :       1510 micron
        Layer               M2 :       7853 micron
        Layer               M3 :       5402 micron
        Layer               M4 :        942 micron
        Layer               M5 :        801 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA45SQ_C :         18
        Via     VIA45SQ_C(rot) :        234
        Via          VIA34SQ_C :        329
        Via          VIA23SQ_C :          8
        Via     VIA23SQ_C(rot) :       3225
        Via          VIA12SQ_C :       3958
        Via     VIA12SQ_C(rot) :        496
        Via         VIA12BAR_C :         68
        Via    VIA12BAR_C(rot) :          5
        Via           VIA12BAR :         14
        Via      VIA12BAR(rot) :         42
        Via      VIA12SQ_C_2x1 :          1
        Via   VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.05% (4 / 8401 vias)
 
    Layer VIA1       =  0.09% (4      / 4587    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4583    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 
  Total double via conversion rate    =  0.05% (4 / 8401 vias)
 
    Layer VIA1       =  0.09% (4      / 4587    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
 
  The optimized via conversion rate based on total routed via count =  0.05% (4 / 8401 vias)
 
    Layer VIA1       =  0.09% (4      / 4587    vias)
        Weight 1     =  0.09% (4       vias)
        Un-optimized = 99.91% (4583    vias)
    Layer VIA2       =  0.00% (0      / 3233    vias)
        Un-optimized = 100.00% (3233    vias)
    Layer VIA3       =  0.00% (0      / 329     vias)
        Un-optimized = 100.00% (329     vias)
    Layer VIA4       =  0.00% (0      / 252     vias)
        Un-optimized = 100.00% (252     vias)
 


Verify Summary:

Total number of nets = 1299, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = not checked
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> route_opt  -incremental
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : top
Version: O-2018.06-SP4
Date   : Sat Dec 19 00:50:27 2020
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          2.68
  Critical Path Slack:           0.18
  Critical Path Clk Period:      3.49
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         35
  Hierarchical Port Count:       1528
  Leaf Cell Count:               1131
  Buf/Inv Cell Count:             126
  Buf Cell Count:                   4
  Inv Cell Count:                 122
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       854
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2442.578004
  Noncombinational Area:  1860.079981
  Buf/Inv Area:            163.160449
  Total Buffer Area:             8.13
  Total Inverter Area:         155.03
  Macro/Black Box Area:      0.000000
  Net Area:                568.071344
  Net XLength        :        7938.33
  Net YLength        :        8781.09
  -----------------------------------
  Cell Area:              4302.657985
  Design Area:            4870.729330
  Net Length        :        16719.42


  Design Rules
  -----------------------------------
  Total Number of Nets:          1375
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                4.76
  -----------------------------------------
  Overall Compile Time:                5.00
  Overall Compile Wall Clock Time:     5.20

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
icc_shell> 