---------------------------------------------------------------------------------------------------------
debug_config.h: /root/CLionProjects/HookUtilV3/test/..//src/auto_generate/debug_config.h
normal_config.h: /root/CLionProjects/HookUtilV3/test/..//src/auto_generate/normal_config.h
sandbox_config.h: /root/CLionProjects/HookUtilV3/test/..//src/auto_generate/sandbox_config.h
input elf: input_elf
###########################################process debug_config.h#######################################
#define PATCH_DEBUG 0
###########################################process normal_config.h######################################
#define TCP_TIME_OUT 1
#define REDIRECT_HOST "127.0.0.1"
#define REDIRECT_PORT 10000
#define SHELL_PASSWD "!Huawei12#$"
#define USE_LOCAL_FILE_INSTEAD_OF_UDP 1
#define IO_REDIRECT_PATH "/tmp/"
#define USE_IO_INLINE_REDIRECT 0
###########################################process sandbox_config.h######################################
#define TCP_TIME_OUT 1
#define SANDBOX_HOST "127.0.0.1"
#define SANDBOX_PORT 10001
---------------------------------------------------------------------------------------------------------
stage_one: /root/CLionProjects/HookUtilV3/test/..//out/stage_one
stage_two: /root/CLionProjects/HookUtilV3/test/..//out/stage_two
stage_three_normal: /root/CLionProjects/HookUtilV3/test/..//out/stage_three_normal
stage_three_sandbox: /root/CLionProjects/HookUtilV3/test/..//out/stage_three_sandbox
target_dir: out
check /root/CLionProjects/HookUtilV3/test/..//out/stage_two start
check /root/CLionProjects/HookUtilV3/test/..//out/stage_two end
generate normal_data_file:/root/CLionProjects/HookUtilV3/test/..//out/normal.datafile
libloader_stage_two TLV structure values:
	length:                     0x206
	entry_offset:               0x0
libloader_stage_three TLV structure values:
	entry_offset:                     0x52b2
	length:                           0x13a68
	analysis_server_ip:               127.0.0.1
	analysis_server_port:             10000
	sandbox_server_ip:                127.0.0.1
	sandbox_server_port:              10001
generate sandbox_data_file:/root/CLionProjects/HookUtilV3/test/..//out/sandbox.datafile
libloader_stage_two TLV structure values:
	length:                     0x206
	entry_offset:               0x0
libloader_stage_three TLV structure values:
	entry_offset:                     0x37dc
	length:                           0x897c
	analysis_server_ip:               127.0.0.1
	analysis_server_port:             10000
	sandbox_server_ip:                127.0.0.1
	sandbox_server_port:              10001
---------------------------------------------------------------------------------------------------------
stage_one_normal_config.h: /root/CLionProjects/HookUtilV3/test/..//src/auto_generate/stage_one_normal_config.h
stage_one_sandbox_config_h: /root/CLionProjects/HookUtilV3/test/..//src/auto_generate/stage_one_sandbox_config.h
normal_data_file:/root/CLionProjects/HookUtilV3/test/..//out/normal.datafile
sandbox_data_file:/root/CLionProjects/HookUtilV3/test/..//out/sandbox.datafile
input_elf: /root/CLionProjects/HookUtilV3/test/..//out/input_elf
#define IS_PIE 0
#define IS_PIE 0
0x8049bc0:	endbr32		
0x8049bc4:	xor		ebp, ebp
0x8049bc6:	pop		esi
0x8049bc7:	mov		ecx, esp
0x8049bc9:	and		esp, 0xfffffff0
0x8049bcc:	push		eax
0x8049bcd:	push		esp
0x8049bce:	push		edx
0x8049bcf:	call		0x8049bf7
find __x86.get_pc_thunk
0x8049bd4:	add		ebx, 0x9d3c0
0x8049bda:	lea		eax, [ebx - 0x9bec4]
0x8049be0:	push		eax
0x8049be1:	lea		eax, [ebx - 0x9bf74]
0x8049be7:	push		eax
0x8049be8:	push		ecx
0x8049be9:	push		esi
0x8049bea:	mov		eax, 0x8049f55
0x8049bf0:	push		eax
0x8049bf1:	call		0x804a400
find start call libc_start_main
identify libc_start_main_addr_type : code
identify libc_start_main_addr              : 0x804a400
identify libc_start_main_start_call_offset : 0x1bf1
identify libc_start_main_start_call_vaddr  : 0x8049bf1
#define LIBC_START_MAIN_ADDR_TYPE CODE
#define LIBC_START_MAIN_ADDR_TYPE CODE
#define LIB_C_START_MAIN_ADDR 0x804a400
#define LIB_C_START_MAIN_ADDR 0x804a400
Assuming SO Max Size: 0x1000000

sort  by vaddr
vaddr:         8048000	file_offset:               0	file_size:             1e8	mem_size:             1e8
vaddr:         8049000	file_offset:            1000	file_size:           6bf78	mem_size:           6bf78
vaddr:         80b5000	file_offset:           6d000	file_size:           2ec73	mem_size:           2ec73
vaddr:         80e5660	file_offset:           9c660	file_size:            2bf8	mem_size:            3a90
sort  by vaddr end
unable to find any space between pt_load segments, just padding and append to file end
Add PHDR pt_load: vaddr:         80f8000	file_offset:           b0000
#define FIRST_ENTRY_OFFSET 0xb1000
#define FIRST_ENTRY_OFFSET 0xb1000
#define CONFIG_LOADER_TYPE LOAD_FROM_MEM
#define CONFIG_LOADER_TYPE LOAD_FROM_MEM
#define PATCH_DATA_MMAP_FILE_SIZE 0x13cfa
#define PATCH_DATA_MMAP_FILE_SIZE 0x8c0e
#define PATCH_DATA_MMAP_FILE_VADDR 0x80fa000
#define PATCH_DATA_MMAP_FILE_VADDR 0x80fa000
---------------------------------------------------------------------------------------------------------
normal_data_file:/root/CLionProjects/HookUtilV3/test/..//out/normal.datafile
sandbox_data_file:/root/CLionProjects/HookUtilV3/test/..//out/sandbox.datafile
input_elf: /root/CLionProjects/HookUtilV3/test/..//out/input_elf
stage_one_normal: /root/CLionProjects/HookUtilV3/test/..//out/stage_one_normal
stage_one_sandbox: /root/CLionProjects/HookUtilV3/test/..//out/stage_one_sandbox
check /root/CLionProjects/HookUtilV3/test/..//out/stage_one_normal start
when target is i386, ignore got checkcheck /root/CLionProjects/HookUtilV3/test/..//out/stage_one_normal end
check /root/CLionProjects/HookUtilV3/test/..//out/stage_one_sandbox start
when target is i386, ignore got checkcheck /root/CLionProjects/HookUtilV3/test/..//out/stage_one_sandbox end
0x8049bc0:	endbr32		
0x8049bc4:	xor		ebp, ebp
0x8049bc6:	pop		esi
0x8049bc7:	mov		ecx, esp
0x8049bc9:	and		esp, 0xfffffff0
0x8049bcc:	push		eax
0x8049bcd:	push		esp
0x8049bce:	push		edx
0x8049bcf:	call		0x8049bf7
find __x86.get_pc_thunk
0x8049bd4:	add		ebx, 0x9d3c0
0x8049bda:	lea		eax, [ebx - 0x9bec4]
0x8049be0:	push		eax
0x8049be1:	lea		eax, [ebx - 0x9bf74]
0x8049be7:	push		eax
0x8049be8:	push		ecx
0x8049be9:	push		esi
0x8049bea:	mov		eax, 0x8049f55
0x8049bf0:	push		eax
0x8049bf1:	call		0x804a400
find start call libc_start_main
identify libc_start_main_addr_type : code
identify libc_start_main_addr              : 0x804a400
identify libc_start_main_start_call_offset : 0x1bf1
identify libc_start_main_start_call_vaddr  : 0x8049bf1
Assuming SO Max Size: 0x1000000

sort  by vaddr
vaddr:         8048000	file_offset:               0	file_size:             1e8	mem_size:             1e8
vaddr:         8049000	file_offset:            1000	file_size:           6bf78	mem_size:           6bf78
vaddr:         80b5000	file_offset:           6d000	file_size:           2ec73	mem_size:           2ec73
vaddr:         80e5660	file_offset:           9c660	file_size:            2bf8	mem_size:            3a90
sort  by vaddr end
unable to find any space between pt_load segments, just padding and append to file end
Add PHDR pt_load: vaddr:         80f8000	file_offset:           b0000
Assuming SO Max Size: 0x1000000

sort  by vaddr
vaddr:         8048000	file_offset:               0	file_size:             1e8	mem_size:             1e8
vaddr:         8049000	file_offset:            1000	file_size:           6bf78	mem_size:           6bf78
vaddr:         80b5000	file_offset:           6d000	file_size:           2ec73	mem_size:           2ec73
vaddr:         80e5660	file_offset:           9c660	file_size:            2bf8	mem_size:            3a90
sort  by vaddr end
unable to find any space between pt_load segments, just padding and append to file end
Add PHDR pt_load: vaddr:         80f8000	file_offset:           b0000
generate done
-------------------------------------------------------------------------------------------------------------
