-makelib ies/xil_defaultlib \
  "../../../../neuralnet_ip.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl" \
-endlib

