Running in Lattice mode

Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    DESKTOP-6HK8KO8
Date:        Sat Nov 12 19:10:35 2022
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro Blinky_syn.prj
ProductType: synplify_pro




log file: "C:\Users\kolel\OneDrive\Lattice FPGA\Blinky\Blinky_Implmnt\Blinky.srr"
Running: Blinky_Implmnt in foreground

Running Blinky_syn|Blinky_Implmnt

Running: compile (Compile) on Blinky_syn|Blinky_Implmnt
# Sat Nov 12 19:10:35 2022

Running: compile_flow (Compile Process) on Blinky_syn|Blinky_Implmnt
# Sat Nov 12 19:10:35 2022

Running: compiler (Compile Input) on Blinky_syn|Blinky_Implmnt
# Sat Nov 12 19:10:35 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\Blinky\Blinky_Implmnt\synwork\Blinky_comp.srs to C:\Users\kolel\OneDrive\Lattice FPGA\Blinky\Blinky_Implmnt\Blinky.srs

compiler completed
# Sat Nov 12 19:10:36 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on Blinky_syn|Blinky_Implmnt
# Sat Nov 12 19:10:36 2022

multi_srs_gen completed
# Sat Nov 12 19:10:37 2022

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\kolel\OneDrive\Lattice FPGA\Blinky\Blinky_Implmnt\synwork\Blinky_mult.srs to C:\Users\kolel\OneDrive\Lattice FPGA\Blinky\Blinky_Implmnt\Blinky.srs
Complete: Compile Process on Blinky_syn|Blinky_Implmnt

Running: premap (Pre-mapping) on Blinky_syn|Blinky_Implmnt
# Sat Nov 12 19:10:37 2022

premap completed with warnings
# Sat Nov 12 19:10:37 2022

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on Blinky_syn|Blinky_Implmnt

Running: map (Map) on Blinky_syn|Blinky_Implmnt
# Sat Nov 12 19:10:37 2022

Running: fpga_mapper (Map & Optimize) on Blinky_syn|Blinky_Implmnt
# Sat Nov 12 19:10:37 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\Blinky\Blinky_Implmnt\synwork\Blinky_m.srm to C:\Users\kolel\OneDrive\Lattice FPGA\Blinky\Blinky_Implmnt\Blinky.srm

fpga_mapper completed with warnings
# Sat Nov 12 19:10:38 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on Blinky_syn|Blinky_Implmnt
Complete: Logic Synthesis on Blinky_syn|Blinky_Implmnt
New HDL Analyst: enabled
exit status=0
