# LibreLane Configuration
# Generated by sram-forge
# Chip: gf180mcu_ic_1x1_sram_u8b24k
# 24KB SRAM (8-bit x 24K) for 1x1 wafer.space slot
DESIGN_NAME: "gf180mcu_ic_1x1_sram_u8b24k_top"

# Clock configuration
CLOCK_PORT: "clk_pad"
CLOCK_PERIOD: 40.0

# Die and core areas [x_min, y_min, x_max, y_max] in microns
DIE_AREA: [0, 0, 3932.0, 5122.0]
CORE_AREA: [442.0, 442.0, 3490.0, 4680.0]

# PDK configuration
PDK: "gf180mcuD"
STD_CELL_LIBRARY: "gf180mcu_fd_sc_mcu7t5v0"

# SRAM Macro configuration
MACROS:
  gf180mcu_fd_ip_sram__sram512x8m8wm1:
    gds:
      - "pdk_dir::libs.ref/gf180mcu_fd_ip_sram/gds/gf180mcu_fd_ip_sram__sram512x8m8wm1.gds"
    lef:
      - "pdk_dir::libs.ref/gf180mcu_fd_ip_sram/lef/gf180mcu_fd_ip_sram__sram512x8m8wm1.lef"
    lib:
      typical:
        - "pdk_dir::libs.ref/gf180mcu_fd_ip_sram/lib/gf180mcu_fd_ip_sram__sram512x8m8wm1__tt_025C_5v00.lib"
    verilog:
      - "pdk_dir::libs.ref/gf180mcu_fd_ip_sram/verilog/gf180mcu_fd_ip_sram__sram512x8m8wm1.v"

# Macro placements
# 48 SRAMs in 6x8 arrangement
MACRO_PLACEMENT:
  sram_0:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 452.0
    y: 452.0
    orientation: N
  sram_1:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 903.86
    y: 452.0
    orientation: N
  sram_2:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1355.72
    y: 452.0
    orientation: N
  sram_3:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1807.58
    y: 452.0
    orientation: N
  sram_4:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2259.44
    y: 452.0
    orientation: N
  sram_5:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2711.3
    y: 452.0
    orientation: N
  sram_6:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 452.0
    y: 956.88
    orientation: N
  sram_7:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 903.86
    y: 956.88
    orientation: N
  sram_8:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1355.72
    y: 956.88
    orientation: N
  sram_9:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1807.58
    y: 956.88
    orientation: N
  sram_10:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2259.44
    y: 956.88
    orientation: N
  sram_11:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2711.3
    y: 956.88
    orientation: N
  sram_12:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 452.0
    y: 1461.76
    orientation: N
  sram_13:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 903.86
    y: 1461.76
    orientation: N
  sram_14:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1355.72
    y: 1461.76
    orientation: N
  sram_15:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1807.58
    y: 1461.76
    orientation: N
  sram_16:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2259.44
    y: 1461.76
    orientation: N
  sram_17:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2711.3
    y: 1461.76
    orientation: N
  sram_18:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 452.0
    y: 1966.64
    orientation: N
  sram_19:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 903.86
    y: 1966.64
    orientation: N
  sram_20:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1355.72
    y: 1966.64
    orientation: N
  sram_21:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1807.58
    y: 1966.64
    orientation: N
  sram_22:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2259.44
    y: 1966.64
    orientation: N
  sram_23:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2711.3
    y: 1966.64
    orientation: N
  sram_24:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 452.0
    y: 2471.52
    orientation: N
  sram_25:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 903.86
    y: 2471.52
    orientation: N
  sram_26:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1355.72
    y: 2471.52
    orientation: N
  sram_27:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1807.58
    y: 2471.52
    orientation: N
  sram_28:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2259.44
    y: 2471.52
    orientation: N
  sram_29:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2711.3
    y: 2471.52
    orientation: N
  sram_30:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 452.0
    y: 2976.4
    orientation: N
  sram_31:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 903.86
    y: 2976.4
    orientation: N
  sram_32:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1355.72
    y: 2976.4
    orientation: N
  sram_33:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1807.58
    y: 2976.4
    orientation: N
  sram_34:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2259.44
    y: 2976.4
    orientation: N
  sram_35:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2711.3
    y: 2976.4
    orientation: N
  sram_36:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 452.0
    y: 3481.28
    orientation: N
  sram_37:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 903.86
    y: 3481.28
    orientation: N
  sram_38:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1355.72
    y: 3481.28
    orientation: N
  sram_39:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1807.58
    y: 3481.28
    orientation: N
  sram_40:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2259.44
    y: 3481.28
    orientation: N
  sram_41:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2711.3
    y: 3481.28
    orientation: N
  sram_42:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 452.0
    y: 3986.16
    orientation: N
  sram_43:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 903.86
    y: 3986.16
    orientation: N
  sram_44:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1355.72
    y: 3986.16
    orientation: N
  sram_45:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 1807.58
    y: 3986.16
    orientation: N
  sram_46:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2259.44
    y: 3986.16
    orientation: N
  sram_47:
    macro: "gf180mcu_fd_ip_sram__sram512x8m8wm1"
    x: 2711.3
    y: 3986.16
    orientation: N

# Verilog sources
VERILOG_FILES:
  - "src/gf180mcu_ic_1x1_sram_u8b24k_sram_array.sv"
  - "src/gf180mcu_ic_1x1_sram_u8b24k_core.sv"
  - "src/gf180mcu_ic_1x1_sram_u8b24k_top.sv"

# Synthesis settings
SYNTH_STRATEGY: "AREA 0"
SYNTH_FLATTEN_DESIGN: false

# Floor planning
FP_SIZING: "absolute"
FP_PIN_ORDER_CFG: "pin_order.cfg"

# Placement
PL_TARGET_DENSITY: 0.55
PL_ROUTABILITY_DRIVEN: true

# CTS (Clock Tree Synthesis)
CTS_CLK_BUFFER_LIST: "gf180mcu_fd_sc_mcu7t5v0__clkbuf_16 gf180mcu_fd_sc_mcu7t5v0__clkbuf_8"
CTS_ROOT_BUFFER: "gf180mcu_fd_sc_mcu7t5v0__clkbuf_16"

# Routing
GRT_ADJUSTMENT: 0.3
GRT_ALLOW_CONGESTION: true
RT_MIN_LAYER: "Metal2"
RT_MAX_LAYER: "Metal5"

# Power grid
FP_PDN_ENABLE_RAILS: true
PDN_CFG: "pdn_cfg.tcl"

# DRC/LVS
RUN_DRC: true
RUN_LVS: true
RUN_ANTENNA_CHECK: true

# Output
PRIMARY_GDSII_STREAMOUT_ARGS: "-units 1000 -merge_files"