#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jul 18 15:56:43 2023
# Process ID: 64825
# Current directory: /root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog
# Command line: xsim -source {xsim.dir/rgb2gray_top/xsim_script.tcl}
# Log file: /root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/xsim.log
# Journal file: /root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/xsim.jou
# Running On: LAPTOP-JF2J0TDM, OS: Linux, CPU Frequency: 3193.882 MHz, CPU Physical cores: 16, Host memory: 16423 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/rgb2gray_top/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 10630.375 ; gain = 352.051 ; free physical = 624 ; free virtual = 8487
# xsim {rgb2gray_top} -view {{rgb2gray_top_dataflow_ana.wcfg}} -tclbatch {rgb2gray_top.tcl} -protoinst {rgb2gray_top.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file rgb2gray_top.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top//AESL_inst_rgb2gray_top_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76_activity
Time resolution is 1 ps
open_wave_config rgb2gray_top_dataflow_ana.wcfg
source rgb2gray_top.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set rows__cols__return_group [add_wave_group rows__cols__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/interrupt -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_BRESP -into $rows__cols__return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_BREADY -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_BVALID -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_RRESP -into $rows__cols__return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_RDATA -into $rows__cols__return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_RREADY -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_RVALID -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_ARREADY -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_ARVALID -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_ARADDR -into $rows__cols__return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_WSTRB -into $rows__cols__return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_WDATA -into $rows__cols__return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_WREADY -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_WVALID -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_AWREADY -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_AWVALID -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/s_axi_CTRL_AWADDR -into $rows__cols__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/dst_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/dst_TSTRB -into $return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/dst_TKEEP -into $return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/dst_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/dst_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/dst_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/src_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/src_TSTRB -into $return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/src_TKEEP -into $return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/src_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/src_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/src_TDATA -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/ap_done -into $blocksiggroup
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/ap_idle -into $blocksiggroup
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/ap_ready -into $blocksiggroup
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_rgb2gray_top_top/AESL_inst_rgb2gray_top/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_rgb2gray_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_rgb2gray_top_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_rgb2gray_top_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_rgb2gray_top_top/LENGTH_cols -into $tb_portdepth_group -radix hex
## add_wave /apatb_rgb2gray_top_top/LENGTH_dst_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_rgb2gray_top_top/LENGTH_dst_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_rgb2gray_top_top/LENGTH_dst_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_rgb2gray_top_top/LENGTH_dst_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_rgb2gray_top_top/LENGTH_rows -into $tb_portdepth_group -radix hex
## add_wave /apatb_rgb2gray_top_top/LENGTH_src_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_rgb2gray_top_top/LENGTH_src_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_rgb2gray_top_top/LENGTH_src_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_rgb2gray_top_top/LENGTH_src_V_strb_V -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_rows__cols__return_group [add_wave_group rows__cols__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_rgb2gray_top_top/CTRL_INTERRUPT -into $tb_rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_BRESP -into $tb_rows__cols__return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_BREADY -into $tb_rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_BVALID -into $tb_rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_RRESP -into $tb_rows__cols__return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_RDATA -into $tb_rows__cols__return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_RREADY -into $tb_rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_RVALID -into $tb_rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_ARREADY -into $tb_rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_ARVALID -into $tb_rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_ARADDR -into $tb_rows__cols__return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_WSTRB -into $tb_rows__cols__return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_WDATA -into $tb_rows__cols__return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_WREADY -into $tb_rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_WVALID -into $tb_rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_AWREADY -into $tb_rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_AWVALID -into $tb_rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/CTRL_AWADDR -into $tb_rows__cols__return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_rgb2gray_top_top/dst_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/dst_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/dst_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/dst_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/dst_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/dst_TDATA -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_rgb2gray_top_top/src_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/src_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/src_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_rgb2gray_top_top/src_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/src_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_rgb2gray_top_top/src_TDATA -into $tb_return_group -radix hex
## save_wave_config rgb2gray_top.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "1966665000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1966725 ns : File "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top.autotb.v" Line 410
run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 11122.273 ; gain = 0.000 ; free physical = 348 ; free virtual = 8308
xsim: Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 11122.273 ; gain = 491.898 ; free physical = 347 ; free virtual = 8307
