$date
	Thu Sep 28 00:20:04 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test4BitFullAdder $end
$var reg 4 ! a [3:0] $end
$upscope $end
$scope module test4BitFullAdder $end
$var reg 4 " b [3:0] $end
$upscope $end
$scope module test4BitFullAdder $end
$var wire 4 # sum [3:0] $end
$upscope $end
$scope module test4BitFullAdder $end
$var wire 1 $ carryout $end
$upscope $end
$scope module test4BitFullAdder $end
$var wire 1 % carryout2 $end
$upscope $end
$scope module test4BitFullAdder $end
$var wire 1 & overflow $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
bx #
b0 "
b0 !
$end
#100000
bx0 #
#150000
0%
0$
bx00 #
#200000
b0 #
0&
#1000000
b1111 "
b1111 !
#1100000
1%
1$
#1150000
b1110 #
#2000000
b1 "
b1 !
#2100000
0%
0$
#2150000
b10 #
#3000000
b1001 "
b111 !
#3100000
b1100 #
#3200000
b1000 #
#3250000
1%
#3300000
b0 #
1&
#3350000
1$
#3400000
0&
#4000000
b1110 "
b110 !
#4100000
b110 #
#4150000
b100 #
#5000000
b101 "
#5100000
b1111 #
#5150000
b1011 #
0$
#5200000
1&
#6000000
b1001 "
b101 !
#6100000
0%
b100 #
#6150000
0&
1$
b1110 #
#6200000
0$
1&
#6250000
0&
#7000000
b11 "
b111 !
#7100000
b110 #
#7150000
b10 #
#7200000
1%
#7250000
b1010 #
1&
#8000000
b1011 "
b1011 !
#8100000
b1110 #
1$
#8150000
0%
0&
#8200000
b110 #
1&
#9000000
b1000 "
b1000 !
#9150000
b0 #
#10000000
b111 !
#10100000
b1111 #
0$
#10150000
0&
#11000000
b111 "
#11100000
1%
b0 #
#11150000
b1110 #
1&
#12000000
b10 "
b101 !
#12100000
0%
b1001 #
#12150000
1%
0&
b111 #
#12200000
1&
b1011 #
0%
#12250000
1%
b111 #
0&
#12300000
0%
b1111 #
1&
#12350000
b111 #
0&
#13000000
b11 "
#13100000
b110 #
#13150000
b100 #
#13250000
b0 #
#13300000
1%
#13350000
b1000 #
1&
#14000000
b1101 "
b1011 !
#14100000
1$
#14150000
0&
#15000000
b1100 "
#15100000
b1001 #
#15150000
b1011 #
#15250000
b1111 #
#15300000
0%
#15350000
b111 #
1&
#16000000
