Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: MEMTEST.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MEMTEST.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MEMTEST"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : MEMTEST
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\ipcore_dir\mcs.v" into library work
Parsing module <mcs>.
Analyzing Verilog file "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\ipcore_dir\dcm32to50.v" into library work
Parsing module <dcm32to50>.
Analyzing Verilog file "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memif.v" into library work
Parsing module <MEMIF>.
WARNING:HDLCompiler:248 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memif.v" Line 57: Block identifier is required on this block
Analyzing Verilog file "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\busif.v" into library work
Parsing module <BUSIF>.
Analyzing Verilog file "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v" into library work
Parsing module <MEMTEST>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MEMTEST>.

Elaborating module <mcs>.

Elaborating module <BUSIF>.

Elaborating module <MEMIF>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <IOBUF(DRIVE=12,IOSTANDARD="LVTTL",SLEW="FAST")>.
WARNING:HDLCompiler:413 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memif.v" Line 311: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memif.v" Line 319: Result of 21-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memif.v" Line 307: Assignment to MEMnOE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memif.v" Line 385: Assignment to byteEnable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memif.v" Line 503: Assignment to MEMnWE ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v" Line 117: Size mismatch in connection of port <SDRAM_ADDR>. Formal port size is 12-bit while actual signal size is 13-bit.

Elaborating module <dcm32to50>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=30,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=19,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=16,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=14,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=12,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DIVIDE=11,CLKOUT4_PHASE=0.0,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DIVIDE=10,CLKOUT5_PHASE=0.0,CLKOUT5_DUTY_CYCLE=0.5,CLKIN_PERIOD=31.25,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\ipcore_dir\dcm32to50.v" Line 139: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v" Line 187: Assignment to CLK_60 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v" Line 188: Assignment to CLK_70 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v" Line 189: Assignment to CLK_80 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v" Line 190: Assignment to CLK_90 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v" Line 191: Assignment to CLK_100 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v" Line 32: Net <CLK_90_F> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MEMTEST>.
    Related source file is "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v".
        SDRAM = 3'b000
        MEMMODE = 3'b001
        LEDBANK = 3'b010
        PS2BANK = 3'b011
        VGABANK = 3'b100
        GRAPH = 3'b101
        CAMPIC = 3'b110
        CAMCTRL = 3'b111
INFO:Xst:3210 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v" line 182: Output port <CLK_OUT2> of the instance <dcm_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v" line 182: Output port <CLK_OUT3> of the instance <dcm_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v" line 182: Output port <CLK_OUT4> of the instance <dcm_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v" line 182: Output port <CLK_OUT5> of the instance <dcm_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memtest.v" line 182: Output port <CLK_OUT6> of the instance <dcm_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <CLK_90_F> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <MEMTEST> synthesized.

Synthesizing Unit <BUSIF>.
    Related source file is "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\busif.v".
WARNING:Xst:647 - Input <IO_Address<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ioready>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <BUSIF> synthesized.

Synthesizing Unit <MEMIF>.
    Related source file is "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\memif.v".
        IWAIT = 5'b00000
        IPALL = 5'b00001
        IDLY1 = 5'b00010
        IRFSH = 5'b00011
        IDLY2 = 5'b00100
        IDLY3 = 5'b00101
        IMODE = 5'b00110
        RACT = 5'b00111
        RDLY1 = 5'b01000
        RDA = 5'b01001
        RDLY2 = 5'b01010
        RDLY3 = 5'b01011
        HALT = 5'b01100
        WACT = 5'b01101
        WDLY1 = 5'b01110
        WRA = 5'b01111
        WDLY2 = 5'b10000
        FRFSH = 5'b10001
        FDLY = 5'b10010
        RDLY4 = 5'b10011
        RDEND = 5'b10100
        WDLY3 = 5'b10101
        WDLY4 = 5'b10110
        WREND = 5'b10111
        IWAIT2 = 5'b11000
        ICKE = 5'b11001
        WRA2 = 5'b11010
        WDLY5 = 5'b11011
        WDLY6 = 5'b11100
        RDLY5 = 5'b11101
        WDLYX = 5'b11110
        MAX200 = 14'b10011100010000
        MAX100 = 13'b1001110001000
        MAX75 = 12'b111010100110
        MAX50 = 12'b100111000100
        REFMAX = 10'b1011101110
        DISPMODE = 2'b00
        CAPTMODE = 2'b01
        MCSMODE = 2'b10
WARNING:Xst:647 - Input <IO_Address<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IO_Address<23:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DMEMADDR<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CMEMADDR<18:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CMEMDOUT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CMEMnWE_asrt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CMEMnWE_deas> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DebugCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <CKE>.
    Found 12-bit register for signal <i50cnt>.
    Found 12-bit register for signal <i75cnt>.
    Found 3-bit register for signal <cnt3>.
    Found 10-bit register for signal <refcnt>.
    Found 5-bit register for signal <cur>.
    Found 2-bit register for signal <MODE>.
    Found 1-bit register for signal <readWait>.
    Found 1-bit register for signal <writeWait>.
    Found 16-bit register for signal <rdata_low>.
    Found 16-bit register for signal <rdata_high>.
    Found 16-bit register for signal <wrcnt>.
    Found 16-bit register for signal <wrdata>.
    Found 1-bit register for signal <writemode>.
    Found 2-bit register for signal <SDRAM_DQM>.
    Found 22-bit register for signal <MMEMADDR>.
    Found finite state machine <FSM_0> for signal <cur>.
    -----------------------------------------------------------------------
    | States             | 27                                             |
    | Transitions        | 33                                             |
    | Inputs             | 6                                              |
    | Outputs            | 21                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <i50cnt[11]_GND_4_o_add_8_OUT> created at line 128.
    Found 12-bit adder for signal <i75cnt[11]_GND_4_o_add_13_OUT> created at line 143.
    Found 3-bit adder for signal <cnt3[2]_GND_4_o_add_18_OUT> created at line 157.
    Found 10-bit adder for signal <refcnt[9]_GND_4_o_add_23_OUT> created at line 172.
    Found 16-bit adder for signal <wrcnt[15]_GND_4_o_add_115_OUT> created at line 422.
    Found 10-bit comparator greater for signal <n0044> created at line 203
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 131 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  35 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MEMIF> synthesized.

Synthesizing Unit <dcm32to50>.
    Related source file is "C:\Users\shohei\Desktop\SDRAM\PapilioPro-SDRAMController-master3\PapilioPro-SDRAMController-master\ipcore_dir\dcm32to50.v".
    Summary:
	no macro.
Unit <dcm32to50> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 12-bit adder                                          : 2
 16-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 16
 1-bit register                                        : 5
 10-bit register                                       : 1
 12-bit register                                       : 2
 16-bit register                                       : 4
 2-bit register                                        : 2
 22-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 1
 10-bit comparator greater                             : 1
# Multiplexers                                         : 41
 1-bit 2-to-1 multiplexer                              : 14
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 11
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/mcs.ngc>.
Loading core <mcs> for timing and area information for instance <mcs_0>.
WARNING:Xst:2677 - Node <MMEMADDR_21> of sequential type is unconnected in block <MEMIF>.
WARNING:Xst:2404 -  FFs/Latches <MMEMADDR<21:21>> (without init value) have a constant value of 0 in block <MEMIF>.

Synthesizing (advanced) Unit <MEMIF>.
The following registers are absorbed into counter <i50cnt>: 1 register on signal <i50cnt>.
The following registers are absorbed into counter <refcnt>: 1 register on signal <refcnt>.
The following registers are absorbed into counter <i75cnt>: 1 register on signal <i75cnt>.
The following registers are absorbed into counter <wrcnt>: 1 register on signal <wrcnt>.
The following registers are absorbed into counter <cnt3>: 1 register on signal <cnt3>.
Unit <MEMIF> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 10-bit up counter                                     : 1
 12-bit up counter                                     : 2
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 78
 Flip-Flops                                            : 78
# Comparators                                          : 1
 10-bit comparator greater                             : 1
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 13
 12-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 11
 32-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MEMIF/FSM_0> on signal <cur[1:27]> with one-hot encoding.
--------------------------------------
 State | Encoding
--------------------------------------
 00000 | 000000000000000000000000001
 11001 | 000000000000000000000000010
 00010 | 000000000000000000000000100
 00011 | 000000000000000000000001000
 00100 | 000000000000000000000010000
 00101 | 000000000000000000000100000
 00110 | 000000000000000000001000000
 01100 | 000000000000000000010000000
 01000 | 000000000000000000100000000
 01001 | 000000000000000001000000000
 01010 | 000000000000000010000000000
 01011 | 000000000000000100000000000
 10011 | 000000000000001000000000000
 00111 | 000000000000010000000000000
 01101 | 000000000000100000000000000
 10001 | 000000000001000000000000000
 01110 | 000000000010000000000000000
 01111 | 000000000100000000000000000
 11010 | 000000001000000000000000000
 10101 | 000000010000000000000000000
 10010 | 000000100000000000000000000
 10100 | 000001000000000000000000000
 10110 | 000010000000000000000000000
 10111 | 000100000000000000000000000
 11000 | 001000000000000000000000000
 00001 | 010000000000000000000000000
 10000 | 100000000000000000000000000
--------------------------------------
INFO:Xst:1901 - Instance pll_base_inst in unit pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <dcm32to50> ...

Optimizing unit <MEMTEST> ...

Optimizing unit <BUSIF> ...

Optimizing unit <MEMIF> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MEMTEST, actual ratio is 15.
WARNING:Xst:387 - The KEEP property attached to the net <mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 31 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 31 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 158
 Flip-Flops                                            : 158

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MEMTEST.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1246
#      GND                         : 2
#      INV                         : 18
#      LUT1                        : 23
#      LUT2                        : 81
#      LUT3                        : 112
#      LUT4                        : 279
#      LUT5                        : 103
#      LUT6                        : 190
#      LUT6_2                      : 106
#      MULT_AND                    : 3
#      MUXCY                       : 62
#      MUXCY_L                     : 81
#      MUXF5                       : 66
#      MUXF6                       : 1
#      VCC                         : 2
#      XORCY                       : 117
# FlipFlops/Latches                : 930
#      FD                          : 148
#      FDC                         : 80
#      FDC_1                       : 5
#      FDCE                        : 18
#      FDE                         : 194
#      FDE_1                       : 8
#      FDP                         : 6
#      FDR                         : 141
#      FDRE                        : 299
#      FDRE_1                      : 1
#      FDS                         : 11
#      FDSE                        : 18
#      ODDR2                       : 1
# RAMS                             : 80
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 16
# Shift Registers                  : 93
#      SRL16E                      : 82
#      SRLC16E                     : 11
# Clock Buffers                    : 9
#      BUFG                        : 9
# IO Buffers                       : 62
#      IBUF                        : 1
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 44
# Others                           : 2
#      BSCAN_SPARTAN6              : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             930  out of  11440     8%  
 Number of Slice LUTs:                 1133  out of   5720    19%  
    Number used as Logic:               912  out of   5720    15%  
    Number used as Memory:              221  out of   1440    15%  
       Number used as RAM:              128
       Number used as SRL:               93

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1615
   Number with an unused Flip Flop:     685  out of   1615    42%  
   Number with an unused LUT:           482  out of   1615    29%  
   Number of fully used LUT-FF pairs:   448  out of   1615    27%  
   Number of unique control sets:        68

IO Utilization: 
 Number of IOs:                          62
 Number of bonded IOBs:                  62  out of    102    60%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of     32    50%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                9  out of     16    56%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                  | Clock buffer(FF name)                                                                                        | Load  |
------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
dcm_inst/pll_base_inst/CLKOUT0                                                | BUFG                                                                                                         | 821   |
mcs_0/U0/Debug.mdm_0/drck_i                                                   | BUFG                                                                                                         | 209   |
mcs_0/U0/Debug.mdm_0/update                                                   | NONE(mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_0)| 40    |
mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/valid_Write| NONE(mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE)              | 34    |
------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.866ns (Maximum Frequency: 101.358MHz)
   Minimum input arrival time before clock: 8.468ns
   Maximum output required time after clock: 7.960ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_inst/pll_base_inst/CLKOUT0'
  Clock period: 9.204ns (frequency: 108.647MHz)
  Total number of paths / destination ports: 175197 / 2940
-------------------------------------------------------------------------
Delay:               9.204ns (Levels of Logic = 5)
  Source:            mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF (FF)
  Source Clock:      dcm_inst/pll_base_inst/CLKOUT0 rising
  Destination Clock: dcm_inst/pll_base_inst/CLKOUT0 rising

  Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             48   0.525   1.787  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>)
     SRL16E:A2->Q         52   0.254   2.113  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1 (U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<0>)
     LUT4:I0->O            1   0.254   0.958  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_1)
     LUT4:I0->O           32   0.254   1.796  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4 (U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2)
     LUT4:I0->O            1   0.254   0.682  U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Mmux_op2_I1_SW0 (N2)
     LUT6:I5->O            1   0.254   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Mmux_op2_I1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op2_I)
     FDE:D                     0.074          U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF
    ----------------------------------------
    Total                      9.204ns (1.869ns logic, 7.335ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mcs_0/U0/Debug.mdm_0/drck_i'
  Clock period: 8.185ns (frequency: 122.175MHz)
  Total number of paths / destination ports: 345 / 249
-------------------------------------------------------------------------
Delay:               4.093ns (Levels of Logic = 10)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Source Clock:      mcs_0/U0/Debug.mdm_0/drck_i falling
  Destination Clock: mcs_0/U0/Debug.mdm_0/drck_i rising

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.525   1.112  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.254   1.317  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data1 (U0/microblaze_0_mdm_bus_Dbg_Shift)
     LUT2:I0->O            1   0.250   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<7> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count7)
     FD:D                      0.074          U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
    ----------------------------------------
    Total                      4.093ns (1.664ns logic, 2.429ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mcs_0/U0/Debug.mdm_0/update'
  Clock period: 9.866ns (frequency: 101.358MHz)
  Total number of paths / destination ports: 251 / 49
-------------------------------------------------------------------------
Delay:               4.933ns (Levels of Logic = 2)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk (FF)
  Source Clock:      mcs_0/U0/Debug.mdm_0/update falling
  Destination Clock: mcs_0/U0/Debug.mdm_0/update rising

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           15   0.525   1.610  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT6:I0->O            4   0.254   1.032  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o111 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o11)
     LUT5:I2->O            9   0.235   0.975  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En<0>1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En)
     FDCE:CE                   0.302          U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk
    ----------------------------------------
    Total                      4.933ns (1.316ns logic, 3.617ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/valid_Write'
  Clock period: 2.329ns (frequency: 429.461MHz)
  Total number of paths / destination ports: 137 / 81
-------------------------------------------------------------------------
Delay:               2.329ns (Levels of Logic = 5)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I (FF)
  Destination:       mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I (FF)
  Source Clock:      mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/valid_Write rising
  Destination Clock: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/valid_Write rising

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I to mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.525   1.008  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr<0>)
     LUT1:I0->O            1   0.254   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt)
     MUXCY_L:S->LO         1   0.215   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<1>)
     MUXCY_L:CI->LO        1   0.023   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<2>)
     MUXCY_L:CI->LO        0   0.023   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<3>)
     XORCY:CI->O           1   0.206   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].XORCY_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A<3>)
     FDRE:D                    0.074          U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I
    ----------------------------------------
    Total                      2.329ns (1.321ns logic, 1.008ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dcm_inst/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 194 / 194
-------------------------------------------------------------------------
Offset:              5.584ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       MEMIF/wrcnt_15 (FF)
  Destination Clock: dcm_inst/pll_base_inst/CLKOUT0 rising

  Data Path: RST to MEMIF/wrcnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           116   1.328   2.366  RST_IBUF (RST_IBUF)
     LUT2:I0->O           16   0.250   1.181  MEMIF/Mcount_wrcnt_val1 (MEMIF/Mcount_wrcnt_val)
     FDR:R                     0.459          MEMIF/wrcnt_0
    ----------------------------------------
    Total                      5.584ns (2.037ns logic, 3.547ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mcs_0/U0/Debug.mdm_0/drck_i'
  Total number of paths / destination ports: 182 / 126
-------------------------------------------------------------------------
Offset:              3.752ns (Levels of Logic = 10)
  Source:            mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Destination Clock: mcs_0/U0/Debug.mdm_0/drck_i rising

  Data Path: mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.296  U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (U0/Debug.mdm_0/shift)
     LUT6:I0->O           17   0.254   1.317  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data1 (U0/microblaze_0_mdm_bus_Dbg_Shift)
     LUT2:I0->O            1   0.250   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<7> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count7)
     FD:D                      0.074          U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
    ----------------------------------------
    Total                      3.752ns (1.139ns logic, 2.613ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mcs_0/U0/Debug.mdm_0/update'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              8.468ns (Levels of Logic = 6)
  Source:            mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: mcs_0/U0/Debug.mdm_0/update falling

  Data Path: mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     7   0.000   1.018  U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (U0/Debug.mdm_0/sel)
     LUT5:I3->O            1   0.250   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.254   0.681  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.459          U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      8.468ns (1.979ns logic, 6.489ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dcm_inst/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 200 / 39
-------------------------------------------------------------------------
Offset:              7.960ns (Levels of Logic = 4)
  Source:            MEMIF/cur_FSM_FFd12 (FF)
  Destination:       SDRAM_nWE (PAD)
  Source Clock:      dcm_inst/pll_base_inst/CLKOUT0 rising

  Data Path: MEMIF/cur_FSM_FFd12 to SDRAM_nWE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.525   1.290  MEMIF/cur_FSM_FFd12 (MEMIF/cur_FSM_FFd12)
     LUT6:I4->O            1   0.250   0.682  MEMIF/cur_cur<4>_SW0 (N10)
     LUT6:I5->O            1   0.254   1.112  MEMIF/cur_cur<4> (MEMIF/cur<4>)
     LUT6:I1->O            1   0.254   0.681  MEMIF/Mmux_SDRAM_nWE11 (SDRAM_nWE_OBUF)
     OBUF:I->O                 2.912          SDRAM_nWE_OBUF (SDRAM_nWE)
    ----------------------------------------
    Total                      7.960ns (4.195ns logic, 3.765ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mcs_0/U0/Debug.mdm_0/update'
  Total number of paths / destination ports: 40 / 1
-------------------------------------------------------------------------
Offset:              5.561ns (Levels of Logic = 4)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5 (FF)
  Destination:       mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mcs_0/U0/Debug.mdm_0/update falling

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5 to mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           14   0.525   1.557  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5 (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command<5>)
     LUT5:I0->O            1   0.254   0.910  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i15 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i14)
     LUT5:I2->O            1   0.235   0.790  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i17_SW0 (N90)
     LUT6:I4->O            1   0.250   0.790  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i17 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i16)
     LUT6:I4->O            0   0.250   0.000  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i139 (U0/Debug.mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      5.561ns (1.514ns logic, 4.047ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mcs_0/U0/Debug.mdm_0/drck_i'
  Total number of paths / destination ports: 213 / 1
-------------------------------------------------------------------------
Offset:              7.719ns (Levels of Logic = 5)
  Source:            mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2 (FF)
  Destination:       mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mcs_0/U0/Debug.mdm_0/drck_i rising

  Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2 to mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              28   0.525   1.681  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count<2>)
     LUT3:I0->O            4   0.235   1.234  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO1111181 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO111118)
     LUT6:I1->O            1   0.254   1.112  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i127)
     LUT6:I1->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i129 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128)
     LUT6:I2->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i132 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i131)
     LUT6:I2->O            0   0.254   0.000  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i139 (U0/Debug.mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      7.719ns (1.776ns logic, 5.943ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock dcm_inst/pll_base_inst/CLKOUT0
------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------+---------+---------+---------+---------+
dcm_inst/pll_base_inst/CLKOUT0                                                |    9.204|         |         |         |
mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/valid_Write|    1.683|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i                                                   |    4.589|         |         |         |
mcs_0/U0/Debug.mdm_0/update                                                   |    3.298|         |         |         |
------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/valid_Write
------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------+---------+---------+---------+---------+
mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/valid_Write|    2.329|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i                                                   |    1.250|         |         |         |
mcs_0/U0/Debug.mdm_0/update                                                   |    1.535|         |         |         |
------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mcs_0/U0/Debug.mdm_0/drck_i
------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------+---------+---------+---------+---------+
dcm_inst/pll_base_inst/CLKOUT0                                                |    3.850|         |         |         |
mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/valid_Write|    3.226|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i                                                   |    2.860|    4.093|    3.987|         |
mcs_0/U0/Debug.mdm_0/update                                                   |         |    5.655|    4.062|         |
------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mcs_0/U0/Debug.mdm_0/update
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
dcm_inst/pll_base_inst/CLKOUT0|    2.899|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i   |    1.402|         |         |         |
mcs_0/U0/Debug.mdm_0/update   |         |    4.933|    9.353|         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.08 secs
 
--> 

Total memory usage is 234592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :   11 (   0 filtered)

