// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

// input a, b,
// output out

// wire a, b,
// output out

// and a and b
// and a and b

// and a and b
// and a and b

// and a and b
// and a and b

// and a and b
// and a and b

// and a and b
// and a and b

// and a and b
// and a and b

// and a and b
// and a and b

// and a and b
// and a and b

// and a and b
// and a and b

// and a and b
// and a and b

// and a and b
// and a and b

// and a and b
// and a and b

// and a and b
// and a and b

// and a and bendmodule
