// Seed: 1376489678
module module_0 ();
  assign id_1[1] = id_1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    input wire id_4,
    output tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    input tri1 id_8,
    output uwire id_9,
    output tri id_10
);
  wire id_12;
  tri0 id_13 = id_3;
  module_0 modCall_1 ();
  tri  id_14 = 1;
  wire id_15;
endmodule
module module_2 (
    output tri0 id_0,
    output wire id_1,
    output tri0 id_2,
    input wand id_3,
    input wire id_4,
    output wand id_5,
    output tri0 id_6,
    input supply0 id_7,
    output uwire id_8,
    input wire id_9,
    output wor id_10,
    output supply1 id_11
);
  wire id_13;
  assign id_1 = 1;
  wire id_14;
  xnor primCall (id_0, id_13, id_14, id_15, id_16, id_17, id_18, id_3, id_4, id_7, id_9);
  wire id_15;
  wire id_16;
  id_17(
      .id_0(('b0)), .id_1(id_10)
  );
  tri1 id_18 = 1;
  assign id_6 = 1'b0;
  module_0 modCall_1 ();
endmodule
