---
layout: page
title: 2-stage Mips Pipelined Processor
description: Two Stage Pipelined Processor consisting of Fetch Stage and Decode/Execute Stage using Verilog-HDL.
# img: assets/img/7.jpg
redirect: https://github.com/Jayant-Duneja/2-Stage-Pipelined-Mips-Processsor
importance: 3
# category: work
---




