--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml SupVisualMP3.twx SupVisualMP3.ncd -o SupVisualMP3.twr
SupVisualMP3.pcf -ucf pines.ucf

Design file:              SupVisualMP3.ncd
Physical constraint file: SupVisualMP3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7044 paths analyzed, 831 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.351ns.
--------------------------------------------------------------------------------

Paths for end point u0/u1/cuenta_15 (SLICE_X17Y45.D1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/u1/cuenta_11 (FF)
  Destination:          u0/u1/cuenta_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.308ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/u1/cuenta_11 to u0/u1/cuenta_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.DQ      Tcko                  0.408   u0/u1/cuenta<11>
                                                       u0/u1/cuenta_11
    SLICE_X16Y45.B3      net (fanout=2)        1.424   u0/u1/cuenta<11>
    SLICE_X16Y45.B       Tilo                  0.205   u0/u1/unseg
                                                       u0/u1/PWR_6_o_cuenta[24]_equal_1_o<24>4
    SLICE_X17Y44.B5      net (fanout=3)        0.363   u0/u1/PWR_6_o_cuenta[24]_equal_1_o<24>3
    SLICE_X17Y44.B       Tilo                  0.259   u0/u1/cuenta<24>
                                                       u0/u1/PWR_6_o_cuenta[24]_equal_1_o<24>5
    SLICE_X17Y45.D1      net (fanout=13)       1.327   u0/u1/PWR_6_o_cuenta[24]_equal_1_o
    SLICE_X17Y45.CLK     Tas                   0.322   u0/u1/cuenta<15>
                                                       u0/u1/Mmux_cuenta[24]_GND_6_o_mux_3_OUT71
                                                       u0/u1/cuenta_15
    -------------------------------------------------  ---------------------------
    Total                                      4.308ns (1.194ns logic, 3.114ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/u1/cuenta_4 (FF)
  Destination:          u0/u1/cuenta_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.037ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/u1/cuenta_4 to u0/u1/cuenta_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   u0/u1/cuenta<7>
                                                       u0/u1/cuenta_4
    SLICE_X17Y44.D6      net (fanout=2)        1.013   u0/u1/cuenta<4>
    SLICE_X17Y44.D       Tilo                  0.259   u0/u1/cuenta<24>
                                                       u0/u1/PWR_6_o_cuenta[24]_equal_1_o<24>2
    SLICE_X17Y44.B2      net (fanout=3)        0.449   u0/u1/PWR_6_o_cuenta[24]_equal_1_o<24>1
    SLICE_X17Y44.B       Tilo                  0.259   u0/u1/cuenta<24>
                                                       u0/u1/PWR_6_o_cuenta[24]_equal_1_o<24>5
    SLICE_X17Y45.D1      net (fanout=13)       1.327   u0/u1/PWR_6_o_cuenta[24]_equal_1_o
    SLICE_X17Y45.CLK     Tas                   0.322   u0/u1/cuenta<15>
                                                       u0/u1/Mmux_cuenta[24]_GND_6_o_mux_3_OUT71
                                                       u0/u1/cuenta_15
    -------------------------------------------------  ---------------------------
    Total                                      4.037ns (1.248ns logic, 2.789ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/u1/cuenta_0 (FF)
  Destination:          u0/u1/cuenta_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.154 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/u1/cuenta_0 to u0/u1/cuenta_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.408   u0/u1/cuenta<3>
                                                       u0/u1/cuenta_0
    SLICE_X16Y45.C1      net (fanout=2)        0.797   u0/u1/cuenta<0>
    SLICE_X16Y45.C       Tilo                  0.205   u0/u1/unseg
                                                       u0/u1/PWR_6_o_cuenta[24]_equal_1_o<24>3
    SLICE_X17Y44.B3      net (fanout=3)        0.471   u0/u1/PWR_6_o_cuenta[24]_equal_1_o<24>2
    SLICE_X17Y44.B       Tilo                  0.259   u0/u1/cuenta<24>
                                                       u0/u1/PWR_6_o_cuenta[24]_equal_1_o<24>5
    SLICE_X17Y45.D1      net (fanout=13)       1.327   u0/u1/PWR_6_o_cuenta[24]_equal_1_o
    SLICE_X17Y45.CLK     Tas                   0.322   u0/u1/cuenta<15>
                                                       u0/u1/Mmux_cuenta[24]_GND_6_o_mux_3_OUT71
                                                       u0/u1/cuenta_15
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (1.194ns logic, 2.595ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point u3/u1/cuenta_2 (SLICE_X3Y41.C1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/u1/cuenta_3 (FF)
  Destination:          u3/u1/cuenta_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/u1/cuenta_3 to u3/u1/cuenta_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.DQ       Tcko                  0.391   u3/u1/cuenta<3>
                                                       u3/u1/cuenta_3
    SLICE_X6Y43.C1       net (fanout=2)        1.252   u3/u1/cuenta<3>
    SLICE_X6Y43.C        Tilo                  0.204   u3/u1/unseg
                                                       u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>3
    SLICE_X5Y43.B4       net (fanout=3)        0.522   u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>2
    SLICE_X5Y43.B        Tilo                  0.259   u3/u1/cuenta<11>
                                                       u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>5_1
    SLICE_X3Y41.C1       net (fanout=12)       1.214   u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>5
    SLICE_X3Y41.CLK      Tas                   0.322   u3/u1/cuenta<3>
                                                       u3/u1/Mmux_cuenta[24]_GND_6_o_mux_3_OUT181
                                                       u3/u1/cuenta_2
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.176ns logic, 2.988ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/u1/cuenta_0 (FF)
  Destination:          u3/u1/cuenta_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/u1/cuenta_0 to u3/u1/cuenta_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.AQ       Tcko                  0.391   u3/u1/cuenta<3>
                                                       u3/u1/cuenta_0
    SLICE_X6Y43.C2       net (fanout=2)        1.194   u3/u1/cuenta<0>
    SLICE_X6Y43.C        Tilo                  0.204   u3/u1/unseg
                                                       u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>3
    SLICE_X5Y43.B4       net (fanout=3)        0.522   u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>2
    SLICE_X5Y43.B        Tilo                  0.259   u3/u1/cuenta<11>
                                                       u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>5_1
    SLICE_X3Y41.C1       net (fanout=12)       1.214   u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>5
    SLICE_X3Y41.CLK      Tas                   0.322   u3/u1/cuenta<3>
                                                       u3/u1/Mmux_cuenta[24]_GND_6_o_mux_3_OUT181
                                                       u3/u1/cuenta_2
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (1.176ns logic, 2.930ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/u1/cuenta_24 (FF)
  Destination:          u3/u1/cuenta_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.145 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/u1/cuenta_24 to u3/u1/cuenta_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.391   u3/u1/cuenta<24>
                                                       u3/u1/cuenta_24
    SLICE_X6Y43.D2       net (fanout=2)        1.053   u3/u1/cuenta<24>
    SLICE_X6Y43.D        Tilo                  0.203   u3/u1/unseg
                                                       u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>1
    SLICE_X5Y43.B1       net (fanout=3)        0.615   u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>
    SLICE_X5Y43.B        Tilo                  0.259   u3/u1/cuenta<11>
                                                       u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>5_1
    SLICE_X3Y41.C1       net (fanout=12)       1.214   u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>5
    SLICE_X3Y41.CLK      Tas                   0.322   u3/u1/cuenta<3>
                                                       u3/u1/Mmux_cuenta[24]_GND_6_o_mux_3_OUT181
                                                       u3/u1/cuenta_2
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.175ns logic, 2.882ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point u3/u1/cuenta_22 (SLICE_X3Y46.C4), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/u1/cuenta_3 (FF)
  Destination:          u3/u1/cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.155 - 0.154)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/u1/cuenta_3 to u3/u1/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.DQ       Tcko                  0.391   u3/u1/cuenta<3>
                                                       u3/u1/cuenta_3
    SLICE_X6Y43.C1       net (fanout=2)        1.252   u3/u1/cuenta<3>
    SLICE_X6Y43.C        Tilo                  0.204   u3/u1/unseg
                                                       u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>3
    SLICE_X3Y43.B1       net (fanout=3)        1.017   u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>2
    SLICE_X3Y43.B        Tilo                  0.259   u3/u1/cuenta<24>
                                                       u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>5
    SLICE_X3Y46.C4       net (fanout=13)       0.705   u3/u1/PWR_6_o_cuenta[24]_equal_1_o
    SLICE_X3Y46.CLK      Tas                   0.322   u3/u1/cuenta<23>
                                                       u3/u1/Mmux_cuenta[24]_GND_6_o_mux_3_OUT151
                                                       u3/u1/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (1.176ns logic, 2.974ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/u1/cuenta_0 (FF)
  Destination:          u3/u1/cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.155 - 0.154)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/u1/cuenta_0 to u3/u1/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.AQ       Tcko                  0.391   u3/u1/cuenta<3>
                                                       u3/u1/cuenta_0
    SLICE_X6Y43.C2       net (fanout=2)        1.194   u3/u1/cuenta<0>
    SLICE_X6Y43.C        Tilo                  0.204   u3/u1/unseg
                                                       u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>3
    SLICE_X3Y43.B1       net (fanout=3)        1.017   u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>2
    SLICE_X3Y43.B        Tilo                  0.259   u3/u1/cuenta<24>
                                                       u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>5
    SLICE_X3Y46.C4       net (fanout=13)       0.705   u3/u1/PWR_6_o_cuenta[24]_equal_1_o
    SLICE_X3Y46.CLK      Tas                   0.322   u3/u1/cuenta<23>
                                                       u3/u1/Mmux_cuenta[24]_GND_6_o_mux_3_OUT151
                                                       u3/u1/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.176ns logic, 2.916ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/u1/cuenta_24 (FF)
  Destination:          u3/u1/cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/u1/cuenta_24 to u3/u1/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.391   u3/u1/cuenta<24>
                                                       u3/u1/cuenta_24
    SLICE_X6Y43.D2       net (fanout=2)        1.053   u3/u1/cuenta<24>
    SLICE_X6Y43.D        Tilo                  0.203   u3/u1/unseg
                                                       u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>1
    SLICE_X3Y43.B2       net (fanout=3)        1.035   u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>
    SLICE_X3Y43.B        Tilo                  0.259   u3/u1/cuenta<24>
                                                       u3/u1/PWR_6_o_cuenta[24]_equal_1_o<24>5
    SLICE_X3Y46.C4       net (fanout=13)       0.705   u3/u1/PWR_6_o_cuenta[24]_equal_1_o
    SLICE_X3Y46.CLK      Tas                   0.322   u3/u1/cuenta<23>
                                                       u3/u1/Mmux_cuenta[24]_GND_6_o_mux_3_OUT151
                                                       u3/u1/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (1.175ns logic, 2.793ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u2/u0/estadoActual_FSM_FFd2 (SLICE_X20Y41.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/u0/estadoActual_FSM_FFd1 (FF)
  Destination:          u2/u0/estadoActual_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u2/u0/estadoActual_FSM_FFd1 to u2/u0/estadoActual_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.CQ      Tcko                  0.200   u2/u0/estadoActual_FSM_FFd1
                                                       u2/u0/estadoActual_FSM_FFd1
    SLICE_X20Y41.C5      net (fanout=30)       0.085   u2/u0/estadoActual_FSM_FFd1
    SLICE_X20Y41.CLK     Tah         (-Th)    -0.121   u2/u0/estadoActual_FSM_FFd1
                                                       u2/u0/estadoActual_FSM_FFd2-In1
                                                       u2/u0/estadoActual_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.321ns logic, 0.085ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Paths for end point u7/U0/aux (SLICE_X26Y12.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u7/U0/unseg (FF)
  Destination:          u7/U0/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.096 - 0.077)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u7/U0/unseg to u7/U0/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.CQ      Tcko                  0.198   u7/U0/unseg
                                                       u7/U0/unseg
    SLICE_X26Y12.CE      net (fanout=1)        0.336   u7/U0/unseg
    SLICE_X26Y12.CLK     Tckce       (-Th)     0.108   u7/U0/aux
                                                       u7/U0/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.090ns logic, 0.336ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point u3/u0/estadoActual_FSM_FFd2 (SLICE_X7Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u3/u0/estadoActual_FSM_FFd1 (FF)
  Destination:          u3/u0/estadoActual_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u3/u0/estadoActual_FSM_FFd1 to u3/u0/estadoActual_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.198   u3/u0/estadoActual_FSM_FFd1
                                                       u3/u0/estadoActual_FSM_FFd1
    SLICE_X7Y43.B5       net (fanout=27)       0.090   u3/u0/estadoActual_FSM_FFd1
    SLICE_X7Y43.CLK      Tah         (-Th)    -0.155   u3/u0/estadoActual_FSM_FFd1
                                                       u3/u0/estadoActual_FSM_FFd2-In1
                                                       u3/u0/estadoActual_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.353ns logic, 0.090ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u4/u1/unseg/CLK
  Logical resource: u4/u1/unseg/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u4/u1/unseg/SR
  Logical resource: u4/u1/unseg/SR
  Location pin: SLICE_X12Y33.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.351|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7044 paths, 0 nets, and 1367 connections

Design statistics:
   Minimum period:   4.351ns{1}   (Maximum frequency: 229.832MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 22 20:41:16 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



