#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000008959e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0000000000895b70 .param/l "CLK_FRAME_TB" 1 3 15, +C4<00000000000000000000000000000000000000000000000000000000000000101>;
P_0000000000895ba8 .param/l "CONF_PAR_MAX" 1 3 17, +C4<00000000000000000000000011111111>;
P_0000000000895be0 .param/l "DATA_BIT_CNT_MAX" 1 3 20, +C4<00000000000000000000000000000111>;
P_0000000000895c18 .param/l "FRAME" 1 3 13, +C4<00000000000000000000000000000000000000000000000000000000000110100>;
P_0000000000895c50 .param/l "FRAME_CNT_MAX_1" 1 3 18, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011100>;
P_0000000000895c88 .param/l "FRAME_CNT_MAX_2" 1 3 19, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101000>;
P_0000000000895cc0 .param/l "FRAME_FREQ" 1 3 12, +C4<0000000000000000000000000000000000000000000111010100110000000000>;
P_0000000000895cf8 .param/l "FRAME_TB" 1 3 14, +C4<00000000000000000000000000000000000000000000000000000001000001001>;
P_0000000000895d30 .param/l "GEN_CLK_FREQ" 1 3 8, +C4<00000101111101011110000100000000>;
P_0000000000895d68 .param/l "TB_CLK_FREQ" 1 3 9, +C4<00111011100110101100101000000000>;
P_0000000000895da0 .param/l "UART_FREQ" 1 3 10, +C4<00000000000011101010011000000000>;
enum000000000089ebf0 .enum2/s (32)
   "STATE_0" 0,
   "STATE_1" 1,
   "STATE_2" 2
 ;
enum000000000089eca0 .enum2/s (32)
   "CONF_PAR_0" 0,
   "CONF_PAR_1" 1,
   "CONF_PAR_2" 2,
   "CONF_PAR_3" 3,
   "CONF_PAR_4" 4
 ;
S_000000000088b660 .scope module, "pwm" "pwm" 4 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "out";
P_00000000008af960 .param/l "CLK_MHZ" 0 4 4, +C4<00000000000000000000000000110010>;
P_00000000008af998 .param/l "DUTY" 0 4 6, +C4<00000000000000000000000000101000>;
P_00000000008af9d0 .param/l "FREQ_KHZ" 0 4 5, +C4<00000000000000000000000110010000>;
P_00000000008afa08 .param/l "cnt_duty" 1 4 15, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010>;
P_00000000008afa40 .param/l "cnt_max" 1 4 14, +C4<00000000000000000000000000000000000000000000000000000000001111101>;
v00000000008a09a0_0 .net *"_s0", 97 0, L_00000000009146c0;  1 drivers
L_0000000000c80088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008a1760_0 .net *"_s3", 90 0, L_0000000000c80088;  1 drivers
L_0000000000c800d0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v00000000008a1620_0 .net/2u *"_s4", 97 0, L_0000000000c800d0;  1 drivers
o00000000008bf548 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008a2520_0 .net "clk", 0 0, o00000000008bf548;  0 drivers
v00000000008a0e00_0 .var "cnt", 6 0;
v00000000008a0fe0_0 .net "out", 0 0, L_00000000009141c0;  1 drivers
o00000000008bf5d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008a16c0_0 .net "rst", 0 0, o00000000008bf5d8;  0 drivers
E_00000000008acc10 .event posedge, v00000000008a2520_0;
L_00000000009146c0 .concat [ 7 91 0 0], v00000000008a0e00_0, L_0000000000c80088;
L_00000000009141c0 .cmp/gt 98, L_0000000000c800d0, L_00000000009146c0;
S_000000000088b7f0 .scope module, "sync" "sync" 5 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_raw";
    .port_info 2 /OUTPUT 1 "data";
P_00000000008ad610 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000000001>;
o00000000008bf698 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008a1800_0 .net "clk", 0 0, o00000000008bf698;  0 drivers
v00000000008a1da0_0 .var "data", 0 0;
o00000000008bf6f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008a0f40_0 .net "data_raw", 0 0, o00000000008bf6f8;  0 drivers
v00000000008a0a40_0 .var "internal", 0 0;
E_00000000008acc50 .event posedge, v00000000008a1800_0;
S_0000000000886510 .scope module, "test_entry" "test_entry" 6 4;
 .timescale -9 -9;
P_0000000000899230 .param/l "packet_size" 1 6 33, C4<00000000000000000000000001000101>;
P_0000000000899268 .param/l "test_data" 1 6 32, C4<011101100100100110010001011001001001100100010110010001011001010101100>;
L_0000000000896a00 .functor BUFZ 8, L_0000000000896840, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000896a70 .functor BUFZ 8, L_00000000008968b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000896680 .functor BUFZ 8, L_0000000000896450, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000896760 .functor BUFZ 8, L_0000000000896fb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000008967d0 .functor BUFZ 8, L_0000000000896370, C4<00000000>, C4<00000000>, C4<00000000>;
o00000000008bfb48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000000000896840 .functor BUFZ 8, o00000000008bfb48, C4<00000000>, C4<00000000>, C4<00000000>;
o00000000008bfb78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_00000000008968b0 .functor BUFZ 8, o00000000008bfb78, C4<00000000>, C4<00000000>, C4<00000000>;
o00000000008bfba8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000000000896450 .functor BUFZ 8, o00000000008bfba8, C4<00000000>, C4<00000000>, C4<00000000>;
o00000000008bfbd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000000000896fb0 .functor BUFZ 8, o00000000008bfbd8, C4<00000000>, C4<00000000>, C4<00000000>;
o00000000008bfc08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000000000896370 .functor BUFZ 8, o00000000008bfc08, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000008a0d60_0 .var "clk_tb", 0 0;
v00000000008a1d00_0 .net "out_pred_tb", 0 0, v00000000008a0680_0;  1 drivers
v00000000008a2020_0 .net "out_tb", 0 0, v00000000008a0ea0_0;  1 drivers
v00000000008a20c0_0 .net "sh_0", 7 0, L_0000000000896a00;  1 drivers
v00000000008a2480_0 .net "sh_1", 7 0, L_0000000000896a70;  1 drivers
v00000000009158e0_0 .net "sh_2", 7 0, L_0000000000896680;  1 drivers
v0000000000914300_0 .net "sh_3", 7 0, L_0000000000896760;  1 drivers
v0000000000914bc0_0 .net "sh_4", 7 0, L_00000000008967d0;  1 drivers
v0000000000914800 .array "sh_reg_tb", 0 4;
v0000000000914800_0 .net v0000000000914800 0, 7 0, L_0000000000896840; 1 drivers
v0000000000914800_1 .net v0000000000914800 1, 7 0, L_00000000008968b0; 1 drivers
v0000000000914800_2 .net v0000000000914800 2, 7 0, L_0000000000896450; 1 drivers
v0000000000914800_3 .net v0000000000914800 3, 7 0, L_0000000000896fb0; 1 drivers
v0000000000914800_4 .net v0000000000914800 4, 7 0, L_0000000000896370; 1 drivers
v0000000000915980_0 .var "uart_clk_tb", 0 0;
v0000000000914260_0 .var "uart_data_tb", 0 0;
S_0000000000890f50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 46, 6 46 0, S_0000000000886510;
 .timescale -9 -9;
v00000000008a2340_0 .var/2s "i", 31 0;
S_00000000008910e0 .scope module, "entry_inst" "entry" 6 21, 7 6 0, S_0000000000886510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_data";
    .port_info 2 /OUTPUT 40 "sh_reg";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "out_pred";
v00000000008a1c60_0 .net "clk", 0 0, v00000000008a0d60_0;  1 drivers
v00000000008a0c20_0 .net "out", 0 0, v00000000008a0ea0_0;  alias, 1 drivers
v00000000008a23e0_0 .net "out_pred", 0 0, v00000000008a0680_0;  alias, 1 drivers
v00000000008a1f80 .array "sh_reg", 0 4;
v00000000008a1f80_0 .net v00000000008a1f80 0, 7 0, o00000000008bfb48; 0 drivers
v00000000008a1f80_1 .net v00000000008a1f80 1, 7 0, o00000000008bfb78; 0 drivers
v00000000008a1f80_2 .net v00000000008a1f80 2, 7 0, o00000000008bfba8; 0 drivers
v00000000008a1f80_3 .net v00000000008a1f80 3, 7 0, o00000000008bfbd8; 0 drivers
v00000000008a1f80_4 .net v00000000008a1f80 4, 7 0, o00000000008bfc08; 0 drivers
v00000000008a0cc0_0 .net "uart_data", 0 0, v0000000000914260_0;  1 drivers
S_00000000008797a0 .scope module, "gen_ins" "gen" 7 16, 8 3 0, S_00000000008910e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "inp";
    .port_info 3 /OUTPUT 1 "out";
P_0000000000879930 .param/l "CLK_MHZ" 0 8 4, +C4<00000000000000000000000001100100>;
P_0000000000879968 .param/l "CNT_MAX" 1 8 17, +C4<00000000000000000000000000000000000000000000000000000000111110100>;
P_00000000008799a0 .param/l "CNT_MIN" 1 8 16, +C4<00000000000000000000000000000000000000000000000000000000001111101>;
P_00000000008799d8 .param/l "FREQ_KHZ_MAX" 0 8 6, +C4<00000000000000000000000110010000>;
P_0000000000879a10 .param/l "FREQ_KHZ_MIN" 0 8 5, +C4<00000000000000000000000001100100>;
P_0000000000879a48 .param/l "GEN_PARAMETER" 0 8 7, +C4<00000000000000000000000011111111>;
v00000000008a0720_0 .net "clk", 0 0, v00000000008a0d60_0;  alias, 1 drivers
v00000000008a0ae0_0 .var "cnt", 8 0;
L_0000000000c80118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000008a18a0_0 .net "en", 0 0, L_0000000000c80118;  1 drivers
v00000000008a1bc0_0 .var "gen_param", 7 0;
L_0000000000c80160 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000008a0b80_0 .net "inp", 7 0, L_0000000000c80160;  1 drivers
v00000000008a0ea0_0 .var "out", 0 0;
E_00000000008ab910 .event posedge, v00000000008a0720_0;
S_0000000000c7e160 .scope module, "pred_ins" "pred" 7 25, 9 3 0, S_00000000008910e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sgn";
    .port_info 2 /INPUT 8 "shift";
    .port_info 3 /OUTPUT 1 "sgn_pre";
P_0000000000891270 .param/l "CLK_MHZ" 0 9 4, +C4<00000000000000000000000001100100>;
P_00000000008912a8 .param/l "DELAY_NS_MAX" 0 9 6, +C4<00000000000000000000100111110110>;
P_00000000008912e0 .param/l "DELAY_NS_MIN" 0 9 5, +C4<00000000000000000000000000001010>;
P_0000000000891318 .param/l "PRED_PARAMETER" 0 9 7, +C4<00000000000000000000000011111111>;
v00000000008a1e40_0 .net "clk", 0 0, v00000000008a0d60_0;  alias, 1 drivers
v00000000008a1a80_0 .var "cnt", 7 0;
v00000000008a1b20_0 .net "sgn", 0 0, v00000000008a0ea0_0;  alias, 1 drivers
v00000000008a0680_0 .var "sgn_pre", 0 0;
L_0000000000c801a8 .functor BUFT 1, C4<00111110>, C4<0>, C4<0>, C4<0>;
v00000000008a2200_0 .net "shift", 7 0, L_0000000000c801a8;  1 drivers
S_00000000008866a0 .scope module, "uart" "uart" 10 17;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_data";
    .port_info 2 /OUTPUT 40 "sh_reg";
P_00000000008b69a0 .param/l "CONF_PAR_MAX" 0 10 18, +C4<00000000000000000000000011111111>;
P_00000000008b69d8 .param/l "DATA_BIT_CNT_MAX" 0 10 21, +C4<00000000000000000000000000000111>;
P_00000000008b6a10 .param/l "FRAME_CNT_MAX_1" 0 10 19, +C4<0000000000000000000000000000000000000000000000000000000010011100>;
P_00000000008b6a48 .param/l "FRAME_CNT_MAX_2" 0 10 20, +C4<0000000000000000000000000000000000000000000000000000000001101000>;
L_0000000000897090 .functor BUFZ 1, L_0000000000897100, C4<0>, C4<0>, C4<0>;
o00000000008bfff8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000914da0_0 .net "clk", 0 0, o00000000008bfff8;  0 drivers
v0000000000914ee0_0 .net "cond_0", 0 0, L_00000000009152a0;  1 drivers
v0000000000914e40_0 .net "cond_1", 0 0, L_0000000000897090;  1 drivers
v0000000000915e80_0 .net "cond_2", 0 0, L_00000000009148a0;  1 drivers
v0000000000915de0_0 .var "conf_par_cnt", 2 0;
v0000000000915ac0_0 .var "data_bit_cnt", 2 0;
v0000000000914a80_0 .net "data_edge_n", 0 0, L_0000000000897100;  1 drivers
v0000000000914f80_0 .var "frame_cnt", 7 0;
v0000000000914440 .array "sh_reg", 0 4, 7 0;
v0000000000915160_0 .var "state", 1 0;
v0000000000914580_0 .var "storage", 7 0;
o00000000008c00b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000914620_0 .net "uart_data", 0 0, o00000000008c00b8;  0 drivers
L_00000000009152a0 .reduce/nor v0000000000915ac0_0;
L_00000000009148a0 .reduce/nor v0000000000914f80_0;
S_0000000000c7e2f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 32, 10 32 0, S_00000000008866a0;
 .timescale -9 -9;
v00000000009143a0_0 .var/2s "i", 31 0;
S_0000000000c72350 .scope module, "edge_det_ins" "edge_det" 10 47, 11 1 0, S_00000000008866a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sgn";
    .port_info 2 /OUTPUT 1 "out_p";
    .port_info 3 /OUTPUT 1 "out_n";
    .port_info 4 /OUTPUT 1 "out";
L_0000000000896920 .functor NOT 1, v0000000000914760_0, C4<0>, C4<0>, C4<0>;
L_0000000000897020 .functor AND 1, o00000000008c00b8, L_0000000000896920, C4<1>, C4<1>;
L_0000000000896b50 .functor NOT 1, o00000000008c00b8, C4<0>, C4<0>, C4<0>;
L_0000000000897100 .functor AND 1, L_0000000000896b50, v0000000000914760_0, C4<1>, C4<1>;
L_00000000008971e0 .functor XOR 1, o00000000008c00b8, v0000000000914760_0, C4<0>, C4<0>;
v0000000000915200_0 .net *"_s0", 0 0, L_0000000000896920;  1 drivers
v0000000000914b20_0 .net *"_s4", 0 0, L_0000000000896b50;  1 drivers
v0000000000915020_0 .net "clk", 0 0, o00000000008bfff8;  alias, 0 drivers
v0000000000915a20_0 .net "out", 0 0, L_00000000008971e0;  1 drivers
v0000000000915840_0 .net "out_n", 0 0, L_0000000000897100;  alias, 1 drivers
v0000000000915d40_0 .net "out_p", 0 0, L_0000000000897020;  1 drivers
v00000000009144e0_0 .net "sgn", 0 0, o00000000008c00b8;  alias, 0 drivers
v0000000000914760_0 .var "sgn_pre", 0 0;
E_00000000008ac350 .event posedge, v0000000000915020_0;
    .scope S_000000000088b660;
T_0 ;
    %pushi/vec4 124, 0, 7;
    %store/vec4 v00000000008a0e00_0, 0, 7;
    %end;
    .thread T_0, $init;
    .scope S_000000000088b660;
T_1 ;
    %wait E_00000000008acc10;
    %load/vec4 v00000000008a16c0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000008a0e00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_1.0, 9;
    %pushi/vec4 124, 0, 65;
    %jmp/1 T_1.1, 9;
T_1.0 ; End of true expr.
    %load/vec4 v00000000008a0e00_0;
    %pad/u 65;
    %subi 1, 0, 65;
    %jmp/0 T_1.1, 9;
 ; End of false expr.
    %blend;
T_1.1;
    %pad/u 7;
    %assign/vec4 v00000000008a0e00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000088b7f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008a1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008a0a40_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_000000000088b7f0;
T_3 ;
    %wait E_00000000008acc50;
    %load/vec4 v00000000008a0a40_0;
    %load/vec4 v00000000008a0f40_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v00000000008a0a40_0, 0;
    %assign/vec4 v00000000008a1da0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008797a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008a0ea0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000008a1bc0_0, 0, 8;
    %pushi/vec4 379, 0, 9;
    %store/vec4 v00000000008a0ae0_0, 0, 9;
    %end;
    .thread T_4, $init;
    .scope S_00000000008797a0;
T_5 ;
    %wait E_00000000008ab910;
    %load/vec4 v00000000008a18a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000008a0b80_0;
    %assign/vec4 v00000000008a1bc0_0, 0;
T_5.0 ;
    %load/vec4 v00000000008a0ae0_0;
    %cmpi/ne 0, 0, 9;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000000008a0ae0_0;
    %subi 1, 0, 9;
    %assign/vec4 v00000000008a0ae0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 124, 0, 65;
    %load/vec4 v00000000008a1bc0_0;
    %pad/u 65;
    %add;
    %pad/u 9;
    %assign/vec4 v00000000008a0ae0_0, 0;
    %load/vec4 v00000000008a0ea0_0;
    %inv;
    %assign/vec4 v00000000008a0ea0_0, 0;
T_5.3 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000c7e160;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008a0680_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0000000000c7e160;
T_7 ;
    %load/vec4 v00000000008a2200_0;
    %store/vec4 v00000000008a1a80_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0000000000c7e160;
T_8 ;
    %wait E_00000000008ab910;
    %load/vec4 v00000000008a1b20_0;
    %load/vec4 v00000000008a0680_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000008a1a80_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000000008a1a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000000008a1a80_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000000008a2200_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000000008a1a80_0, 0;
    %load/vec4 v00000000008a1b20_0;
    %assign/vec4 v00000000008a0680_0, 0;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000886510;
T_9 ;
    %delay 5, 0;
    %load/vec4 v00000000008a0d60_0;
    %inv;
    %store/vec4 v00000000008a0d60_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000886510;
T_10 ;
    %delay 521, 0;
    %load/vec4 v0000000000915980_0;
    %inv;
    %store/vec4 v0000000000915980_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000886510;
T_11 ;
    %delay 73982, 0;
    %vpi_call/w 6 39 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000000000886510;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008a0d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000914260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000915980_0, 0, 1;
    %fork t_1, S_0000000000890f50;
    %jmp t_0;
    .scope S_0000000000890f50;
t_1 ;
    %pushi/vec4 69, 0, 32;
    %store/vec4 v00000000008a2340_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000000008a2340_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.1, 5;
    %delay 1042, 0;
    %pushi/vec4 3969065673, 0, 33;
    %concati/vec4 3367120043, 0, 34;
    %concati/vec4 0, 0, 2;
    %load/vec4 v00000000008a2340_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000914260_0, 0, 1;
    %load/vec4 v00000000008a2340_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %delay 1042, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000914260_0, 0, 1;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v00000000008a2340_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v00000000008a2340_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_0000000000886510;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0000000000886510;
T_13 ;
    %vpi_call/w 6 54 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call/w 6 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000886510 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000000000886510;
T_14 ;
    %vpi_call/w 6 59 "$monitor", $stime, " ", v00000000008a0d60_0, " ", v0000000000915980_0, " ", v0000000000914260_0, " ", v00000000008a20c0_0, " ", v00000000008a2480_0, " ", v00000000009158e0_0, " ", v0000000000914300_0, " ", v0000000000914bc0_0, " ", v00000000008a2020_0, " ", v00000000008a1d00_0, " ", " " {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000000000c72350;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000914760_0, 0, 1;
    %end;
    .thread T_15, $init;
    .scope S_0000000000c72350;
T_16 ;
    %wait E_00000000008ac350;
    %load/vec4 v0000000000915a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000000009144e0_0;
    %assign/vec4 v0000000000914760_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000008866a0;
T_17 ;
    %pushi/vec4 156, 0, 8;
    %store/vec4 v0000000000914f80_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000915160_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000000915ac0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000000915de0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000914580_0, 0, 8;
    %end;
    .thread T_17, $init;
    .scope S_00000000008866a0;
T_18 ;
    %fork t_3, S_0000000000c7e2f0;
    %jmp t_2;
    .scope S_0000000000c7e2f0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009143a0_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000000009143a0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000000009143a0_0;
    %store/vec4a v0000000000914440, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000000009143a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000000009143a0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .scope S_00000000008866a0;
t_2 %join;
    %end;
    .thread T_18;
    .scope S_00000000008866a0;
T_19 ;
    %wait E_00000000008ac350;
    %load/vec4 v0000000000915160_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %jmp T_19.2;
T_19.0 ;
    %load/vec4 v0000000000914f80_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_19.3, 8;
    %load/vec4 v0000000000914f80_0;
    %pad/u 64;
    %subi 1, 0, 64;
    %jmp/1 T_19.4, 8;
T_19.3 ; End of true expr.
    %pushi/vec4 104, 0, 64;
    %jmp/0 T_19.4, 8;
 ; End of false expr.
    %blend;
T_19.4;
    %pad/u 8;
    %assign/vec4 v0000000000914f80_0, 0;
    %jmp T_19.2;
T_19.1 ;
    %load/vec4 v0000000000914f80_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_19.5, 4;
    %load/vec4 v0000000000914f80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000000000914f80_0, 0;
    %jmp T_19.6;
T_19.5 ;
    %pushi/vec4 104, 0, 8;
    %assign/vec4 v0000000000914f80_0, 0;
    %load/vec4 v0000000000915ac0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000000000915ac0_0, 0;
    %load/vec4 v0000000000914620_0;
    %load/vec4 v0000000000914580_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000914580_0, 0;
T_19.6 ;
    %jmp T_19.2;
T_19.2 ;
    %pop/vec4 1;
    %load/vec4 v0000000000915160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %jmp T_19.10;
T_19.7 ;
    %load/vec4 v0000000000914e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000915160_0, 0;
T_19.11 ;
    %jmp T_19.10;
T_19.8 ;
    %load/vec4 v0000000000915e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.13, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000000915160_0, 0;
    %load/vec4 v0000000000914620_0;
    %load/vec4 v0000000000914580_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000914580_0, 0;
T_19.13 ;
    %jmp T_19.10;
T_19.9 ;
    %load/vec4 v0000000000914ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.15, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000915160_0, 0;
    %load/vec4 v0000000000914580_0;
    %load/vec4 v0000000000915de0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000914440, 0, 4;
    %load/vec4 v0000000000915de0_0;
    %cmpi/ne 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_19.17, 8;
    %load/vec4 v0000000000915de0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_19.18, 8;
T_19.17 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_19.18, 8;
 ; End of false expr.
    %blend;
T_19.18;
    %pad/u 3;
    %assign/vec4 v0000000000915de0_0, 0;
    %pushi/vec4 156, 0, 8;
    %assign/vec4 v0000000000914f80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000000915ac0_0, 0;
T_19.15 ;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./common.sv";
    "./modules/pwm.sv";
    "./modules/sync.sv";
    "tb.sv";
    "./entry.sv";
    "./modules/gen.sv";
    "./modules/pred.sv";
    "./modules/uart.sv";
    "./modules/edge_det.sv";
