ERROR: No Python allowed, check your arguments!
[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SimpleIncludeAndMacros/slpp_all/surelog.log".
[WRN:CM0007] Library path "${SURELOG_DIR}/tests/SimpleIncludeAndMacros/blah" does not exist.
[ERR:PP0109] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:36: Macro instantiation omits argument 2 (y) for "D",
${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:25:9: No default value for argument 2 (y) in macro definition.
[ERR:PP0109] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:38: Macro instantiation omits argument 1 (x) for "D",
${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:25:9: No default value for argument 1 (x) in macro definition.
[ERR:PP0109] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:38: Macro instantiation omits argument 2 (y) for "D",
${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:25:9: No default value for argument 2 (y) in macro definition.
[ERR:PP0107] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:40: Too many arguments (3) for macro "D",
${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:25:9: macro definition takes 2.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:42:1: Multiply defined macro "MACRO1",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/fake.sv:215:9: previous definition.
[ERR:PP0109] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:49: Macro instantiation omits argument 3 (c) for "MACRO1",
${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:42:9: No default value for argument 3 (c) in macro definition.
[ERR:PP0110] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:62:1: Macro instantiation omits parenthesis for "MACRO3",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:57:9: macro definition has arguments.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top.v:10:1: Multiply defined macro "single",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/fake.sv:213:9: previous definition.
[WRN:PP0103] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top.v:15: Undefining an unknown macro "multipl".
[ERR:PP0120] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:15:6: Illegal directive in design element "`timescale",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top.v:22: macro instance.
[ERR:PP0120] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top.v:39: Illegal directive in design element "`resetall".
[ERR:PP0115] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top.v:44:9: Recursive macro definition for "BOTTOM",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top.v:45:9: macro used in macro "TOP".
[ERR:PP0102] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top.v:44:1: Unknown macro "TOP".
[SNT:PP0106] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:13:17: Syntax error: missing Simple_identifier at '\n',
`default_nettype 
                 ^-- ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:13:17:.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:2:1: Multiply defined macro "N",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top.v:2:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:10:1: Multiply defined macro "single",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top.v:10:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:11:1: Multiply defined macro "multiple",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top.v:11:9: previous definition.
[WRN:PP0103] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:15: Undefining an unknown macro "multipl".
[ERR:PP0120] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:15:6: Illegal directive in design element "`timescale",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:22: macro instance.
[WRN:PP0113] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:41:9: Unused macro argument "f".
[WRN:PP0114] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:41:9: Undefined macro argument "g".
[WRN:PP0113] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:43:9: Unused macro argument "b".
[WRN:PP0114] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:43:9: Undefined macro argument "k".
[WRN:PP0114] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:43:9: Undefined macro argument "z".
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_2.v:2:1: Multiply defined macro "N",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:2:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_2.v:10:1: Multiply defined macro "single",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:10:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_2.v:11:1: Multiply defined macro "multiple",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:11:9: previous definition.
[WRN:PP0103] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_2.v:15: Undefining an unknown macro "multipl".
[ERR:PP0120] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:15:6: Illegal directive in design element "`timescale",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_2.v:22: macro instance.
[ERR:PP0116] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_2.v:43:20: Illegal unterminated string: >>"start of string
<<.
[ERR:PP0116] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_2.v:45:36: Illegal unterminated string: >>");
<<.
[WRN:PP0118] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_2.v:47:15: Unknown escaped sequence '\p'.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:2:1: Multiply defined macro "N",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_2.v:2:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:4:1: Multiply defined macro "TOP",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top.v:45:9: previous definition.
[ERR:PP0115] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:4:9: Recursive macro definition for "TOP",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:4:9: macro used in macro "TOP".
[ERR:PP0102] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:4:1: Unknown macro "TOP".
[ERR:PP0102] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:4:14: Unknown macro "TOP".
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:13:1: Multiply defined macro "single",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_2.v:10:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:14:1: Multiply defined macro "multiple",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_2.v:11:9: previous definition.
[ERR:PP0102] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:16:1: Unknown macro "defaut_nettype".
[WRN:PP0103] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:18: Undefining an unknown macro "multipl".
[ERR:PP0120] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:15:6: Illegal directive in design element "`timescale",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:25: macro instance.
[ERR:PP0107] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:35: Too many arguments (4) for macro "MACRO1",
${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:42:9: macro definition takes 3.
[ERR:PP0109] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:37: Macro instantiation omits argument 3 (c) for "MACRO1",
${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:42:9: No default value for argument 3 (c) in macro definition.
[ERR:PP0109] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:39: Macro instantiation omits argument 3 (c) for "MACRO1",
${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:42:9: No default value for argument 3 (c) in macro definition.
[ERR:PP0110] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:41:1: Macro instantiation omits parenthesis for "MACRO1",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:42:9: macro definition has arguments.
[ERR:PP0109] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:41: Macro instantiation omits argument 3 (c) for "MACRO1",
${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:42:9: No default value for argument 3 (c) in macro definition.
[ERR:PP0107] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:45: Too many arguments (3) for macro "macro_with_args",
${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:21:9: macro definition takes 2.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_4.v:2:1: Multiply defined macro "N",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:2:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_4.v:10:1: Multiply defined macro "single",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:13:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_4.v:11:1: Multiply defined macro "multiple",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:14:9: previous definition.
[WRN:PP0103] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_4.v:15: Undefining an unknown macro "multipl".
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_4.v:25:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v:41:9: previous definition.
[ERR:PP0120] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:15:6: Illegal directive in design element "`timescale",
             ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_4.v:34: macro instance.
AST_DEBUG_BEGIN
Count: 7
LIB: work
FILE: ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top.v
n<> u<6> t<Top_level_rule> c<1> l<3:1> el<45:45>
  n<> u<1> t<Null_rule> p<6> s<5> l<3:1> el<3:1>
  n<> u<5> t<Source_text> p<6> c<4> l<3:1> el<3:21>
    n<> u<4> t<Description> p<5> c<3> l<3:1> el<3:21>
      n<> u<3> t<Top_directives> p<4> c<2> l<3:1> el<3:21>
        n<> u<2> t<Timescale_directive> p<3> l<3:1> el<3:21>
AST_DEBUG_END
[SNT:PA0207] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:26: Syntax error: mismatched input 'initial' expecting <EOF>,
initial $display("start", "msg1"  , "msg2" , "end");
^-- ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh:26:0:.
AST_DEBUG_BEGIN
Count: 4
LIB: work
FILE: ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_1.v
INCL f<175>: ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh
n<> u<3> t<Top_level_rule> c<1> f<175> l<25:16> el<39:10>
  n<> u<1> t<Null_rule> p<3> s<2> f<175> l<25:16> el<69:1>
  n<> u<2> t<Source_text> p<3> f<175> l<25:16> el<69:1>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 4
LIB: work
FILE: ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_2.v
INCL f<175>: ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh
n<> u<3> t<Top_level_rule> c<1> f<175> l<25:16> el<4:33>
  n<> u<1> t<Null_rule> p<3> s<2> f<175> l<25:16> el<69:1>
  n<> u<2> t<Source_text> p<3> f<175> l<25:16> el<69:1>
AST_DEBUG_END
[WRN:PA0215] Invalid VObject location.
AST_DEBUG_BEGIN
Count: 6
LIB: work
FILE: ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v
n<> u<5> t<Top_level_rule> c<1> l<5:1> el<52:10>
  n<> u<1> t<Null_rule> p<5> s<4> l<4:18> el<5:1>
  n<> u<4> t<Source_text> p<5> c<3> l<4:18> el<4:50>
    n<> u<3> t<Description> p<4> c<2> l<4:18> el<4:50>
      n<> u<2> t<Surelog_macro_not_defined> p<3> l<4:18> el<4:50>
AST_DEBUG_END
[SNT:PA0207] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:5:34: Syntax error: mismatched input '+' expecting <EOF>,
SURELOG_MACRO_NOT_DEFINED:TOP!!!  + SURELOG_MACRO_NOT_DEFINED:TOP!!!  
                                  ^-- ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:5:34:.
[ERR:PA0203] ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_3.v:5: Unknown macro "TOP".
AST_DEBUG_BEGIN
Count: 4
LIB: work
FILE: ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/top_4.v
INCL f<175>: ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/mode.vh
n<> u<3> t<Top_level_rule> c<1> f<175> l<25:16> el<56:10>
  n<> u<1> t<Null_rule> p<3> s<2> f<175> l<25:16> el<69:1>
  n<> u<2> t<Source_text> p<3> f<175> l<25:16> el<69:1>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 444
LIB: work
FILE: ${SURELOG_DIR}/tests/SimpleIncludeAndMacros/lib.v
n<> u<443> t<Top_level_rule> c<1> l<1:1> el<36:1>
  n<> u<1> t<Null_rule> p<443> s<442> l<1:1>
  n<> u<442> t<Source_text> p<443> c<4> l<1:1> el<35:13>
    n<> u<4> t<Description> p<442> c<3> s<52> l<1:1> el<1:12>
      n<> u<3> t<Top_directives> p<4> c<2> l<1:1> el<1:12>
        n<> u<2> t<Celldefine_directive> p<3> l<1:1> el<1:12>
    n<> u<52> t<Description> p<442> c<51> s<122> l<2:1> el<4:10>
      n<> u<51> t<Module_declaration> p<52> c<25> l<2:1> el<4:10>
        n<> u<25> t<Module_ansi_header> p<51> c<5> s<49> l<2:1> el<2:50>
          n<module> u<5> t<Module_keyword> p<25> s<6> l<2:1> el<2:7>
          n<FAKELIB_NAND2> u<6> t<StringConst> p<25> s<24> l<2:8> el<2:21>
          n<> u<24> t<List_of_port_declarations> p<25> c<12> l<2:21> el<2:49>
            n<> u<12> t<Ansi_port_declaration> p<24> c<10> s<18> l<2:22> el<2:32>
              n<> u<10> t<Net_port_header> p<12> c<7> s<11> l<2:22> el<2:28>
                n<> u<7> t<PortDir_Out> p<10> s<9> l<2:22> el<2:28>
                n<> u<9> t<Net_port_type> p<10> c<8> l<2:29> el<2:29>
                  n<> u<8> t<Data_type_or_implicit> p<9> l<2:29> el<2:29>
              n<OUT> u<11> t<StringConst> p<12> l<2:29> el<2:32>
            n<> u<18> t<Ansi_port_declaration> p<24> c<16> s<23> l<2:34> el<2:43>
              n<> u<16> t<Net_port_header> p<18> c<13> s<17> l<2:34> el<2:39>
                n<> u<13> t<PortDir_Inp> p<16> s<15> l<2:34> el<2:39>
                n<> u<15> t<Net_port_type> p<16> c<14> l<2:40> el<2:40>
                  n<> u<14> t<Data_type_or_implicit> p<15> l<2:40> el<2:40>
              n<IN0> u<17> t<StringConst> p<18> l<2:40> el<2:43>
            n<> u<23> t<Ansi_port_declaration> p<24> c<21> l<2:44> el<2:47>
              n<> u<21> t<Net_port_header> p<23> c<20> s<22> l<2:44> el<2:44>
                n<> u<20> t<Net_port_type> p<21> c<19> l<2:44> el<2:44>
                  n<> u<19> t<Data_type_or_implicit> p<20> l<2:44> el<2:44>
              n<IN1> u<22> t<StringConst> p<23> l<2:44> el<2:47>
        n<> u<49> t<Non_port_module_item> p<51> c<48> s<50> l<3:3> el<3:29>
          n<> u<48> t<Module_or_generate_item> p<49> c<47> l<3:3> el<3:29>
            n<> u<47> t<Module_common_item> p<48> c<46> l<3:3> el<3:29>
              n<> u<46> t<Continuous_assign> p<47> c<45> l<3:3> el<3:29>
                n<> u<45> t<List_of_net_assignments> p<46> c<44> l<3:10> el<3:28>
                  n<> u<44> t<Net_assignment> p<45> c<30> l<3:10> el<3:28>
                    n<> u<30> t<Net_lvalue> p<44> c<27> s<43> l<3:10> el<3:13>
                      n<> u<27> t<Ps_or_hierarchical_identifier> p<30> c<26> s<29> l<3:10> el<3:13>
                        n<OUT> u<26> t<StringConst> p<27> l<3:10> el<3:13>
                      n<> u<29> t<Constant_select> p<30> c<28> l<3:14> el<3:14>
                        n<> u<28> t<Constant_bit_select> p<29> l<3:14> el<3:14>
                    n<> u<43> t<Expression> p<44> c<42> l<3:16> el<3:28>
                      n<> u<42> t<Unary_Tilda> p<43> s<41> l<3:16> el<3:17>
                      n<> u<41> t<Expression> p<43> c<40> l<3:17> el<3:28>
                        n<> u<40> t<Expression> p<41> c<34> l<3:18> el<3:27>
                          n<> u<34> t<Expression> p<40> c<33> s<39> l<3:18> el<3:21>
                            n<> u<33> t<Primary> p<34> c<32> l<3:18> el<3:21>
                              n<> u<32> t<Primary_literal> p<33> c<31> l<3:18> el<3:21>
                                n<IN0> u<31> t<StringConst> p<32> l<3:18> el<3:21>
                          n<> u<39> t<BinOp_BitwAnd> p<40> s<38> l<3:22> el<3:23>
                          n<> u<38> t<Expression> p<40> c<37> l<3:24> el<3:27>
                            n<> u<37> t<Primary> p<38> c<36> l<3:24> el<3:27>
                              n<> u<36> t<Primary_literal> p<37> c<35> l<3:24> el<3:27>
                                n<IN1> u<35> t<StringConst> p<36> l<3:24> el<3:27>
        n<> u<50> t<ENDMODULE> p<51> l<4:1> el<4:10>
    n<> u<122> t<Description> p<442> c<121> s<170> l<5:1> el<7:10>
      n<> u<121> t<Module_declaration> p<122> c<83> l<5:1> el<7:10>
        n<> u<83> t<Module_ansi_header> p<121> c<53> s<119> l<5:1> el<5:58>
          n<module> u<53> t<Module_keyword> p<83> s<54> l<5:1> el<5:7>
          n<FAKELIB_NAND4> u<54> t<StringConst> p<83> s<82> l<5:8> el<5:21>
          n<> u<82> t<List_of_port_declarations> p<83> c<60> l<5:21> el<5:57>
            n<> u<60> t<Ansi_port_declaration> p<82> c<58> s<66> l<5:22> el<5:32>
              n<> u<58> t<Net_port_header> p<60> c<55> s<59> l<5:22> el<5:28>
                n<> u<55> t<PortDir_Out> p<58> s<57> l<5:22> el<5:28>
                n<> u<57> t<Net_port_type> p<58> c<56> l<5:29> el<5:29>
                  n<> u<56> t<Data_type_or_implicit> p<57> l<5:29> el<5:29>
              n<OUT> u<59> t<StringConst> p<60> l<5:29> el<5:32>
            n<> u<66> t<Ansi_port_declaration> p<82> c<64> s<71> l<5:34> el<5:43>
              n<> u<64> t<Net_port_header> p<66> c<61> s<65> l<5:34> el<5:39>
                n<> u<61> t<PortDir_Inp> p<64> s<63> l<5:34> el<5:39>
                n<> u<63> t<Net_port_type> p<64> c<62> l<5:40> el<5:40>
                  n<> u<62> t<Data_type_or_implicit> p<63> l<5:40> el<5:40>
              n<IN0> u<65> t<StringConst> p<66> l<5:40> el<5:43>
            n<> u<71> t<Ansi_port_declaration> p<82> c<69> s<76> l<5:44> el<5:47>
              n<> u<69> t<Net_port_header> p<71> c<68> s<70> l<5:44> el<5:44>
                n<> u<68> t<Net_port_type> p<69> c<67> l<5:44> el<5:44>
                  n<> u<67> t<Data_type_or_implicit> p<68> l<5:44> el<5:44>
              n<IN1> u<70> t<StringConst> p<71> l<5:44> el<5:47>
            n<> u<76> t<Ansi_port_declaration> p<82> c<74> s<81> l<5:48> el<5:51>
              n<> u<74> t<Net_port_header> p<76> c<73> s<75> l<5:48> el<5:48>
                n<> u<73> t<Net_port_type> p<74> c<72> l<5:48> el<5:48>
                  n<> u<72> t<Data_type_or_implicit> p<73> l<5:48> el<5:48>
              n<IN2> u<75> t<StringConst> p<76> l<5:48> el<5:51>
            n<> u<81> t<Ansi_port_declaration> p<82> c<79> l<5:52> el<5:55>
              n<> u<79> t<Net_port_header> p<81> c<78> s<80> l<5:52> el<5:52>
                n<> u<78> t<Net_port_type> p<79> c<77> l<5:52> el<5:52>
                  n<> u<77> t<Data_type_or_implicit> p<78> l<5:52> el<5:52>
              n<IN3> u<80> t<StringConst> p<81> l<5:52> el<5:55>
        n<> u<119> t<Non_port_module_item> p<121> c<118> s<120> l<6:3> el<6:41>
          n<> u<118> t<Module_or_generate_item> p<119> c<117> l<6:3> el<6:41>
            n<> u<117> t<Module_common_item> p<118> c<116> l<6:3> el<6:41>
              n<> u<116> t<Continuous_assign> p<117> c<115> l<6:3> el<6:41>
                n<> u<115> t<List_of_net_assignments> p<116> c<114> l<6:10> el<6:40>
                  n<> u<114> t<Net_assignment> p<115> c<88> l<6:10> el<6:40>
                    n<> u<88> t<Net_lvalue> p<114> c<85> s<113> l<6:10> el<6:13>
                      n<> u<85> t<Ps_or_hierarchical_identifier> p<88> c<84> s<87> l<6:10> el<6:13>
                        n<OUT> u<84> t<StringConst> p<85> l<6:10> el<6:13>
                      n<> u<87> t<Constant_select> p<88> c<86> l<6:14> el<6:14>
                        n<> u<86> t<Constant_bit_select> p<87> l<6:14> el<6:14>
                    n<> u<113> t<Expression> p<114> c<112> l<6:16> el<6:40>
                      n<> u<112> t<Unary_Tilda> p<113> s<111> l<6:16> el<6:17>
                      n<> u<111> t<Expression> p<113> c<110> l<6:17> el<6:40>
                        n<> u<110> t<Expression> p<111> c<104> l<6:18> el<6:39>
                          n<> u<104> t<Expression> p<110> c<98> s<109> l<6:18> el<6:33>
                            n<> u<98> t<Expression> p<104> c<92> s<103> l<6:18> el<6:27>
                              n<> u<92> t<Expression> p<98> c<91> s<97> l<6:18> el<6:21>
                                n<> u<91> t<Primary> p<92> c<90> l<6:18> el<6:21>
                                  n<> u<90> t<Primary_literal> p<91> c<89> l<6:18> el<6:21>
                                    n<IN0> u<89> t<StringConst> p<90> l<6:18> el<6:21>
                              n<> u<97> t<BinOp_BitwAnd> p<98> s<96> l<6:22> el<6:23>
                              n<> u<96> t<Expression> p<98> c<95> l<6:24> el<6:27>
                                n<> u<95> t<Primary> p<96> c<94> l<6:24> el<6:27>
                                  n<> u<94> t<Primary_literal> p<95> c<93> l<6:24> el<6:27>
                                    n<IN1> u<93> t<StringConst> p<94> l<6:24> el<6:27>
                            n<> u<103> t<BinOp_BitwAnd> p<104> s<102> l<6:28> el<6:29>
                            n<> u<102> t<Expression> p<104> c<101> l<6:30> el<6:33>
                              n<> u<101> t<Primary> p<102> c<100> l<6:30> el<6:33>
                                n<> u<100> t<Primary_literal> p<101> c<99> l<6:30> el<6:33>
                                  n<IN2> u<99> t<StringConst> p<100> l<6:30> el<6:33>
                          n<> u<109> t<BinOp_BitwAnd> p<110> s<108> l<6:34> el<6:35>
                          n<> u<108> t<Expression> p<110> c<107> l<6:36> el<6:39>
                            n<> u<107> t<Primary> p<108> c<106> l<6:36> el<6:39>
                              n<> u<106> t<Primary_literal> p<107> c<105> l<6:36> el<6:39>
                                n<IN3> u<105> t<StringConst> p<106> l<6:36> el<6:39>
        n<> u<120> t<ENDMODULE> p<121> l<7:1> el<7:10>
    n<> u<170> t<Description> p<442> c<169> s<206> l<8:1> el<10:10>
      n<> u<169> t<Module_declaration> p<170> c<143> l<8:1> el<10:10>
        n<> u<143> t<Module_ansi_header> p<169> c<123> s<167> l<8:1> el<8:49>
          n<module> u<123> t<Module_keyword> p<143> s<124> l<8:1> el<8:7>
          n<FAKELIB_NOR2> u<124> t<StringConst> p<143> s<142> l<8:8> el<8:20>
          n<> u<142> t<List_of_port_declarations> p<143> c<130> l<8:20> el<8:48>
            n<> u<130> t<Ansi_port_declaration> p<142> c<128> s<136> l<8:21> el<8:31>
              n<> u<128> t<Net_port_header> p<130> c<125> s<129> l<8:21> el<8:27>
                n<> u<125> t<PortDir_Out> p<128> s<127> l<8:21> el<8:27>
                n<> u<127> t<Net_port_type> p<128> c<126> l<8:28> el<8:28>
                  n<> u<126> t<Data_type_or_implicit> p<127> l<8:28> el<8:28>
              n<OUT> u<129> t<StringConst> p<130> l<8:28> el<8:31>
            n<> u<136> t<Ansi_port_declaration> p<142> c<134> s<141> l<8:33> el<8:42>
              n<> u<134> t<Net_port_header> p<136> c<131> s<135> l<8:33> el<8:38>
                n<> u<131> t<PortDir_Inp> p<134> s<133> l<8:33> el<8:38>
                n<> u<133> t<Net_port_type> p<134> c<132> l<8:39> el<8:39>
                  n<> u<132> t<Data_type_or_implicit> p<133> l<8:39> el<8:39>
              n<IN0> u<135> t<StringConst> p<136> l<8:39> el<8:42>
            n<> u<141> t<Ansi_port_declaration> p<142> c<139> l<8:43> el<8:46>
              n<> u<139> t<Net_port_header> p<141> c<138> s<140> l<8:43> el<8:43>
                n<> u<138> t<Net_port_type> p<139> c<137> l<8:43> el<8:43>
                  n<> u<137> t<Data_type_or_implicit> p<138> l<8:43> el<8:43>
              n<IN1> u<140> t<StringConst> p<141> l<8:43> el<8:46>
        n<> u<167> t<Non_port_module_item> p<169> c<166> s<168> l<9:3> el<9:29>
          n<> u<166> t<Module_or_generate_item> p<167> c<165> l<9:3> el<9:29>
            n<> u<165> t<Module_common_item> p<166> c<164> l<9:3> el<9:29>
              n<> u<164> t<Continuous_assign> p<165> c<163> l<9:3> el<9:29>
                n<> u<163> t<List_of_net_assignments> p<164> c<162> l<9:10> el<9:28>
                  n<> u<162> t<Net_assignment> p<163> c<148> l<9:10> el<9:28>
                    n<> u<148> t<Net_lvalue> p<162> c<145> s<161> l<9:10> el<9:13>
                      n<> u<145> t<Ps_or_hierarchical_identifier> p<148> c<144> s<147> l<9:10> el<9:13>
                        n<OUT> u<144> t<StringConst> p<145> l<9:10> el<9:13>
                      n<> u<147> t<Constant_select> p<148> c<146> l<9:14> el<9:14>
                        n<> u<146> t<Constant_bit_select> p<147> l<9:14> el<9:14>
                    n<> u<161> t<Expression> p<162> c<160> l<9:16> el<9:28>
                      n<> u<160> t<Unary_Tilda> p<161> s<159> l<9:16> el<9:17>
                      n<> u<159> t<Expression> p<161> c<158> l<9:17> el<9:28>
                        n<> u<158> t<Expression> p<159> c<152> l<9:18> el<9:27>
                          n<> u<152> t<Expression> p<158> c<151> s<157> l<9:18> el<9:21>
                            n<> u<151> t<Primary> p<152> c<150> l<9:18> el<9:21>
                              n<> u<150> t<Primary_literal> p<151> c<149> l<9:18> el<9:21>
                                n<IN1> u<149> t<StringConst> p<150> l<9:18> el<9:21>
                          n<> u<157> t<BinOp_BitwOr> p<158> s<156> l<9:22> el<9:23>
                          n<> u<156> t<Expression> p<158> c<155> l<9:24> el<9:27>
                            n<> u<155> t<Primary> p<156> c<154> l<9:24> el<9:27>
                              n<> u<154> t<Primary_literal> p<155> c<153> l<9:24> el<9:27>
                                n<IN0> u<153> t<StringConst> p<154> l<9:24> el<9:27>
        n<> u<168> t<ENDMODULE> p<169> l<10:1> el<10:10>
    n<> u<206> t<Description> p<442> c<205> s<240> l<11:1> el<13:10>
      n<> u<205> t<Module_declaration> p<206> c<186> l<11:1> el<13:10>
        n<> u<186> t<Module_ansi_header> p<205> c<171> s<203> l<11:1> el<11:43>
          n<module> u<171> t<Module_keyword> p<186> s<172> l<11:1> el<11:7>
          n<FAKELIB_INV> u<172> t<StringConst> p<186> s<185> l<11:8> el<11:19>
          n<> u<185> t<List_of_port_declarations> p<186> c<178> l<11:19> el<11:42>
            n<> u<178> t<Ansi_port_declaration> p<185> c<176> s<184> l<11:20> el<11:30>
              n<> u<176> t<Net_port_header> p<178> c<173> s<177> l<11:20> el<11:26>
                n<> u<173> t<PortDir_Out> p<176> s<175> l<11:20> el<11:26>
                n<> u<175> t<Net_port_type> p<176> c<174> l<11:27> el<11:27>
                  n<> u<174> t<Data_type_or_implicit> p<175> l<11:27> el<11:27>
              n<OUT> u<177> t<StringConst> p<178> l<11:27> el<11:30>
            n<> u<184> t<Ansi_port_declaration> p<185> c<182> l<11:32> el<11:40>
              n<> u<182> t<Net_port_header> p<184> c<179> s<183> l<11:32> el<11:37>
                n<> u<179> t<PortDir_Inp> p<182> s<181> l<11:32> el<11:37>
                n<> u<181> t<Net_port_type> p<182> c<180> l<11:38> el<11:38>
                  n<> u<180> t<Data_type_or_implicit> p<181> l<11:38> el<11:38>
              n<IN> u<183> t<StringConst> p<184> l<11:38> el<11:40>
        n<> u<203> t<Non_port_module_item> p<205> c<202> s<204> l<12:3> el<12:20>
          n<> u<202> t<Module_or_generate_item> p<203> c<201> l<12:3> el<12:20>
            n<> u<201> t<Module_common_item> p<202> c<200> l<12:3> el<12:20>
              n<> u<200> t<Continuous_assign> p<201> c<199> l<12:3> el<12:20>
                n<> u<199> t<List_of_net_assignments> p<200> c<198> l<12:10> el<12:19>
                  n<> u<198> t<Net_assignment> p<199> c<191> l<12:10> el<12:19>
                    n<> u<191> t<Net_lvalue> p<198> c<188> s<197> l<12:10> el<12:13>
                      n<> u<188> t<Ps_or_hierarchical_identifier> p<191> c<187> s<190> l<12:10> el<12:13>
                        n<OUT> u<187> t<StringConst> p<188> l<12:10> el<12:13>
                      n<> u<190> t<Constant_select> p<191> c<189> l<12:14> el<12:14>
                        n<> u<189> t<Constant_bit_select> p<190> l<12:14> el<12:14>
                    n<> u<197> t<Expression> p<198> c<196> l<12:16> el<12:19>
                      n<> u<196> t<Unary_Tilda> p<197> s<195> l<12:16> el<12:17>
                      n<> u<195> t<Expression> p<197> c<194> l<12:17> el<12:19>
                        n<> u<194> t<Primary> p<195> c<193> l<12:17> el<12:19>
                          n<> u<193> t<Primary_literal> p<194> c<192> l<12:17> el<12:19>
                            n<IN> u<192> t<StringConst> p<193> l<12:17> el<12:19>
        n<> u<204> t<ENDMODULE> p<205> l<13:1> el<13:10>
    n<> u<240> t<Description> p<442> c<239> s<274> l<14:1> el<16:10>
      n<> u<239> t<Module_declaration> p<240> c<222> l<14:1> el<16:10>
        n<> u<222> t<Module_ansi_header> p<239> c<207> s<237> l<14:1> el<14:43>
          n<module> u<207> t<Module_keyword> p<222> s<208> l<14:1> el<14:7>
          n<FAKELIB_BUF> u<208> t<StringConst> p<222> s<221> l<14:8> el<14:19>
          n<> u<221> t<List_of_port_declarations> p<222> c<214> l<14:19> el<14:42>
            n<> u<214> t<Ansi_port_declaration> p<221> c<212> s<220> l<14:20> el<14:30>
              n<> u<212> t<Net_port_header> p<214> c<209> s<213> l<14:20> el<14:26>
                n<> u<209> t<PortDir_Out> p<212> s<211> l<14:20> el<14:26>
                n<> u<211> t<Net_port_type> p<212> c<210> l<14:27> el<14:27>
                  n<> u<210> t<Data_type_or_implicit> p<211> l<14:27> el<14:27>
              n<OUT> u<213> t<StringConst> p<214> l<14:27> el<14:30>
            n<> u<220> t<Ansi_port_declaration> p<221> c<218> l<14:32> el<14:40>
              n<> u<218> t<Net_port_header> p<220> c<215> s<219> l<14:32> el<14:37>
                n<> u<215> t<PortDir_Inp> p<218> s<217> l<14:32> el<14:37>
                n<> u<217> t<Net_port_type> p<218> c<216> l<14:38> el<14:38>
                  n<> u<216> t<Data_type_or_implicit> p<217> l<14:38> el<14:38>
              n<IN> u<219> t<StringConst> p<220> l<14:38> el<14:40>
        n<> u<237> t<Non_port_module_item> p<239> c<236> s<238> l<15:3> el<15:19>
          n<> u<236> t<Module_or_generate_item> p<237> c<235> l<15:3> el<15:19>
            n<> u<235> t<Module_common_item> p<236> c<234> l<15:3> el<15:19>
              n<> u<234> t<Continuous_assign> p<235> c<233> l<15:3> el<15:19>
                n<> u<233> t<List_of_net_assignments> p<234> c<232> l<15:10> el<15:18>
                  n<> u<232> t<Net_assignment> p<233> c<227> l<15:10> el<15:18>
                    n<> u<227> t<Net_lvalue> p<232> c<224> s<231> l<15:10> el<15:13>
                      n<> u<224> t<Ps_or_hierarchical_identifier> p<227> c<223> s<226> l<15:10> el<15:13>
                        n<OUT> u<223> t<StringConst> p<224> l<15:10> el<15:13>
                      n<> u<226> t<Constant_select> p<227> c<225> l<15:14> el<15:14>
                        n<> u<225> t<Constant_bit_select> p<226> l<15:14> el<15:14>
                    n<> u<231> t<Expression> p<232> c<230> l<15:16> el<15:18>
                      n<> u<230> t<Primary> p<231> c<229> l<15:16> el<15:18>
                        n<> u<229> t<Primary_literal> p<230> c<228> l<15:16> el<15:18>
                          n<IN> u<228> t<StringConst> p<229> l<15:16> el<15:18>
        n<> u<238> t<ENDMODULE> p<239> l<16:1> el<16:10>
    n<> u<274> t<Description> p<442> c<273> s<338> l<17:1> el<19:10>
      n<> u<273> t<Module_declaration> p<274> c<256> l<17:1> el<19:10>
        n<> u<256> t<Module_ansi_header> p<273> c<241> s<271> l<17:1> el<17:51>
          n<module> u<241> t<Module_keyword> p<256> s<242> l<17:1> el<17:7>
          n<FAKELIB_BUF_BIGLOAD> u<242> t<StringConst> p<256> s<255> l<17:8> el<17:27>
          n<> u<255> t<List_of_port_declarations> p<256> c<248> l<17:27> el<17:50>
            n<> u<248> t<Ansi_port_declaration> p<255> c<246> s<254> l<17:28> el<17:38>
              n<> u<246> t<Net_port_header> p<248> c<243> s<247> l<17:28> el<17:34>
                n<> u<243> t<PortDir_Out> p<246> s<245> l<17:28> el<17:34>
                n<> u<245> t<Net_port_type> p<246> c<244> l<17:35> el<17:35>
                  n<> u<244> t<Data_type_or_implicit> p<245> l<17:35> el<17:35>
              n<OUT> u<247> t<StringConst> p<248> l<17:35> el<17:38>
            n<> u<254> t<Ansi_port_declaration> p<255> c<252> l<17:40> el<17:48>
              n<> u<252> t<Net_port_header> p<254> c<249> s<253> l<17:40> el<17:45>
                n<> u<249> t<PortDir_Inp> p<252> s<251> l<17:40> el<17:45>
                n<> u<251> t<Net_port_type> p<252> c<250> l<17:46> el<17:46>
                  n<> u<250> t<Data_type_or_implicit> p<251> l<17:46> el<17:46>
              n<IN> u<253> t<StringConst> p<254> l<17:46> el<17:48>
        n<> u<271> t<Non_port_module_item> p<273> c<270> s<272> l<18:3> el<18:19>
          n<> u<270> t<Module_or_generate_item> p<271> c<269> l<18:3> el<18:19>
            n<> u<269> t<Module_common_item> p<270> c<268> l<18:3> el<18:19>
              n<> u<268> t<Continuous_assign> p<269> c<267> l<18:3> el<18:19>
                n<> u<267> t<List_of_net_assignments> p<268> c<266> l<18:10> el<18:18>
                  n<> u<266> t<Net_assignment> p<267> c<261> l<18:10> el<18:18>
                    n<> u<261> t<Net_lvalue> p<266> c<258> s<265> l<18:10> el<18:13>
                      n<> u<258> t<Ps_or_hierarchical_identifier> p<261> c<257> s<260> l<18:10> el<18:13>
                        n<OUT> u<257> t<StringConst> p<258> l<18:10> el<18:13>
                      n<> u<260> t<Constant_select> p<261> c<259> l<18:14> el<18:14>
                        n<> u<259> t<Constant_bit_select> p<260> l<18:14> el<18:14>
                    n<> u<265> t<Expression> p<266> c<264> l<18:16> el<18:18>
                      n<> u<264> t<Primary> p<265> c<263> l<18:16> el<18:18>
                        n<> u<263> t<Primary_literal> p<264> c<262> l<18:16> el<18:18>
                          n<IN> u<262> t<StringConst> p<263> l<18:16> el<18:18>
        n<> u<272> t<ENDMODULE> p<273> l<19:1> el<19:10>
    n<> u<338> t<Description> p<442> c<337> s<341> l<20:1> el<22:10>
      n<> u<337> t<Module_declaration> p<338> c<307> l<20:1> el<22:10>
        n<> u<307> t<Module_ansi_header> p<337> c<275> s<335> l<20:1> el<20:63>
          n<module> u<275> t<Module_keyword> p<307> s<276> l<20:1> el<20:7>
          n<FAKELIB_DFF> u<276> t<StringConst> p<307> s<306> l<20:8> el<20:19>
          n<> u<306> t<List_of_port_declarations> p<307> c<284> l<20:19> el<20:62>
            n<> u<284> t<Ansi_port_declaration> p<306> c<282> s<290> l<20:20> el<20:32>
              n<> u<282> t<Net_port_header> p<284> c<277> s<283> l<20:20> el<20:30>
                n<> u<277> t<PortDir_Out> p<282> s<281> l<20:20> el<20:26>
                n<> u<281> t<Net_port_type> p<282> c<280> l<20:27> el<20:30>
                  n<> u<280> t<Data_type_or_implicit> p<281> c<279> l<20:27> el<20:30>
                    n<> u<279> t<Data_type> p<280> c<278> l<20:27> el<20:30>
                      n<> u<278> t<IntVec_TypeReg> p<279> l<20:27> el<20:30>
              n<Q> u<283> t<StringConst> p<284> l<20:31> el<20:32>
            n<> u<290> t<Ansi_port_declaration> p<306> c<288> s<295> l<20:34> el<20:43>
              n<> u<288> t<Net_port_header> p<290> c<285> s<289> l<20:34> el<20:39>
                n<> u<285> t<PortDir_Inp> p<288> s<287> l<20:34> el<20:39>
                n<> u<287> t<Net_port_type> p<288> c<286> l<20:40> el<20:40>
                  n<> u<286> t<Data_type_or_implicit> p<287> l<20:40> el<20:40>
              n<CLK> u<289> t<StringConst> p<290> l<20:40> el<20:43>
            n<> u<295> t<Ansi_port_declaration> p<306> c<293> s<300> l<20:45> el<20:50>
              n<> u<293> t<Net_port_header> p<295> c<292> s<294> l<20:45> el<20:45>
                n<> u<292> t<Net_port_type> p<293> c<291> l<20:45> el<20:45>
                  n<> u<291> t<Data_type_or_implicit> p<292> l<20:45> el<20:45>
              n<RST_N> u<294> t<StringConst> p<295> l<20:45> el<20:50>
            n<> u<300> t<Ansi_port_declaration> p<306> c<298> s<305> l<20:52> el<20:57>
              n<> u<298> t<Net_port_header> p<300> c<297> s<299> l<20:52> el<20:52>
                n<> u<297> t<Net_port_type> p<298> c<296> l<20:52> el<20:52>
                  n<> u<296> t<Data_type_or_implicit> p<297> l<20:52> el<20:52>
              n<SET_N> u<299> t<StringConst> p<300> l<20:52> el<20:57>
            n<> u<305> t<Ansi_port_declaration> p<306> c<303> l<20:59> el<20:60>
              n<> u<303> t<Net_port_header> p<305> c<302> s<304> l<20:59> el<20:59>
                n<> u<302> t<Net_port_type> p<303> c<301> l<20:59> el<20:59>
                  n<> u<301> t<Data_type_or_implicit> p<302> l<20:59> el<20:59>
              n<D> u<304> t<StringConst> p<305> l<20:59> el<20:60>
        n<> u<335> t<Non_port_module_item> p<337> c<334> s<336> l<21:3> el<21:54>
          n<> u<334> t<Module_or_generate_item> p<335> c<333> l<21:3> el<21:54>
            n<> u<333> t<Udp_instantiation> p<334> c<308> l<21:3> el<21:54>
              n<FAKELIB_DFF_PRIMITIVE> u<308> t<StringConst> p<333> s<332> l<21:3> el<21:24>
              n<> u<332> t<Udp_instance> p<333> c<310> l<21:25> el<21:53>
                n<> u<310> t<Name_of_instance> p<332> c<309> s<315> l<21:25> el<21:28>
                  n<dff> u<309> t<StringConst> p<310> l<21:25> el<21:28>
                n<> u<315> t<Net_lvalue> p<332> c<312> s<319> l<21:29> el<21:30>
                  n<> u<312> t<Ps_or_hierarchical_identifier> p<315> c<311> s<314> l<21:29> el<21:30>
                    n<Q> u<311> t<StringConst> p<312> l<21:29> el<21:30>
                  n<> u<314> t<Constant_select> p<315> c<313> l<21:30> el<21:30>
                    n<> u<313> t<Constant_bit_select> p<314> l<21:30> el<21:30>
                n<> u<319> t<Expression> p<332> c<318> s<323> l<21:32> el<21:35>
                  n<> u<318> t<Primary> p<319> c<317> l<21:32> el<21:35>
                    n<> u<317> t<Primary_literal> p<318> c<316> l<21:32> el<21:35>
                      n<CLK> u<316> t<StringConst> p<317> l<21:32> el<21:35>
                n<> u<323> t<Expression> p<332> c<322> s<327> l<21:37> el<21:42>
                  n<> u<322> t<Primary> p<323> c<321> l<21:37> el<21:42>
                    n<> u<321> t<Primary_literal> p<322> c<320> l<21:37> el<21:42>
                      n<RST_N> u<320> t<StringConst> p<321> l<21:37> el<21:42>
                n<> u<327> t<Expression> p<332> c<326> s<331> l<21:44> el<21:49>
                  n<> u<326> t<Primary> p<327> c<325> l<21:44> el<21:49>
                    n<> u<325> t<Primary_literal> p<326> c<324> l<21:44> el<21:49>
                      n<SET_N> u<324> t<StringConst> p<325> l<21:44> el<21:49>
                n<> u<331> t<Expression> p<332> c<330> l<21:51> el<21:52>
                  n<> u<330> t<Primary> p<331> c<329> l<21:51> el<21:52>
                    n<> u<329> t<Primary_literal> p<330> c<328> l<21:51> el<21:52>
                      n<D> u<328> t<StringConst> p<329> l<21:51> el<21:52>
        n<> u<336> t<ENDMODULE> p<337> l<22:1> el<22:10>
    n<> u<341> t<Description> p<442> c<340> s<441> l<24:1> el<24:15>
      n<> u<340> t<Top_directives> p<341> c<339> l<24:1> el<24:15>
        n<> u<339> t<Endcelldefine_directive> p<340> l<24:1> el<24:15>
    n<> u<441> t<Description> p<442> c<440> l<25:1> el<35:13>
      n<> u<440> t<Udp_declaration> p<441> c<353> l<25:1> el<35:13>
        n<> u<353> t<Udp_ansi_declaration> p<440> c<342> s<438> l<25:1> el<25:77>
          n<> u<342> t<PRIMITIVE> p<353> s<343> l<25:1> el<25:10>
          n<FAKELIB_DFF_PRIMITIVE> u<343> t<StringConst> p<353> s<352> l<25:11> el<25:32>
          n<> u<352> t<Udp_declaration_port_list> p<353> c<345> l<25:33> el<25:73>
            n<> u<345> t<Udp_output_declaration> p<352> c<344> s<351> l<25:33> el<25:45>
              n<Q> u<344> t<StringConst> p<345> l<25:44> el<25:45>
            n<> u<351> t<Udp_input_declaration> p<352> c<350> l<25:47> el<25:73>
              n<> u<350> t<Identifier_list> p<351> c<346> l<25:53> el<25:73>
                n<CLK> u<346> t<StringConst> p<350> s<347> l<25:53> el<25:56>
                n<RST_N> u<347> t<StringConst> p<350> s<348> l<25:58> el<25:63>
                n<SET_N> u<348> t<StringConst> p<350> s<349> l<25:65> el<25:70>
                n<D> u<349> t<StringConst> p<350> l<25:72> el<25:73>
        n<> u<438> t<Udp_body> p<440> c<437> s<439> l<26:3> el<34:11>
          n<> u<437> t<Sequential_body> p<438> c<369> l<26:3> el<34:11>
            n<> u<369> t<Sequential_entry> p<437> c<363> s<383> l<28:8> el<28:29>
              n<> u<363> t<Seq_input_list> p<369> c<362> s<365> l<28:8> el<28:20>
                n<> u<362> t<Level_input_list> p<363> c<355> l<28:8> el<28:20>
                  n<> u<355> t<Level_symbol> p<362> c<354> s<357> l<28:8> el<28:9>
                    n<> u<354> t<QMARK> p<355> l<28:8> el<28:9>
                  n<> u<357> t<Level_symbol> p<362> c<356> s<359> l<28:13> el<28:14>
                    n<0> u<356> t<IntConst> p<357> l<28:13> el<28:14>
                  n<> u<359> t<Level_symbol> p<362> c<358> s<361> l<28:15> el<28:16>
                    n<> u<358> t<QMARK> p<359> l<28:15> el<28:16>
                  n<> u<361> t<Level_symbol> p<362> c<360> l<28:19> el<28:20>
                    n<> u<360> t<QMARK> p<361> l<28:19> el<28:20>
              n<> u<365> t<Level_symbol> p<369> c<364> s<368> l<28:23> el<28:24>
                n<> u<364> t<QMARK> p<365> l<28:23> el<28:24>
              n<> u<368> t<Next_state> p<369> c<367> l<28:27> el<28:28>
                n<> u<367> t<Output_symbol> p<368> c<366> l<28:27> el<28:28>
                  n<0> u<366> t<IntConst> p<367> l<28:27> el<28:28>
            n<> u<383> t<Sequential_entry> p<437> c<377> s<395> l<29:8> el<29:26>
              n<> u<377> t<Seq_input_list> p<383> c<376> s<379> l<29:8> el<29:17>
                n<> u<376> t<Level_input_list> p<377> c<371> l<29:8> el<29:17>
                  n<> u<371> t<Level_symbol> p<376> c<370> s<373> l<29:8> el<29:9>
                    n<> u<370> t<QMARK> p<371> l<29:8> el<29:9>
                  n<> u<373> t<Level_symbol> p<376> c<372> s<375> l<29:13> el<29:15>
                    n<10> u<372> t<IntConst> p<373> l<29:13> el<29:15>
                  n<> u<375> t<Level_symbol> p<376> c<374> l<29:16> el<29:17>
                    n<> u<374> t<QMARK> p<375> l<29:16> el<29:17>
              n<> u<379> t<Level_symbol> p<383> c<378> s<382> l<29:20> el<29:21>
                n<> u<378> t<QMARK> p<379> l<29:20> el<29:21>
              n<> u<382> t<Next_state> p<383> c<381> l<29:24> el<29:25>
                n<> u<381> t<Output_symbol> p<382> c<380> l<29:24> el<29:25>
                  n<1> u<380> t<IntConst> p<381> l<29:24> el<29:25>
            n<> u<395> t<Sequential_entry> p<437> c<389> s<407> l<30:8> el<30:25>
              n<> u<389> t<Seq_input_list> p<395> c<388> s<391> l<30:8> el<30:16>
                n<> u<388> t<Level_input_list> p<389> c<385> l<30:8> el<30:16>
                  n<> u<385> t<Level_symbol> p<388> c<384> s<387> l<30:8> el<30:9>
                    n<p> u<384> t<StringConst> p<385> l<30:8> el<30:9>
                  n<> u<387> t<Level_symbol> p<388> c<386> l<30:13> el<30:16>
                    n<110> u<386> t<IntConst> p<387> l<30:13> el<30:16>
              n<> u<391> t<Level_symbol> p<395> c<390> s<394> l<30:19> el<30:20>
                n<> u<390> t<QMARK> p<391> l<30:19> el<30:20>
              n<> u<394> t<Next_state> p<395> c<393> l<30:23> el<30:24>
                n<> u<393> t<Output_symbol> p<394> c<392> l<30:23> el<30:24>
                  n<0> u<392> t<IntConst> p<393> l<30:23> el<30:24>
            n<> u<407> t<Sequential_entry> p<437> c<401> s<422> l<31:8> el<31:25>
              n<> u<401> t<Seq_input_list> p<407> c<400> s<403> l<31:8> el<31:16>
                n<> u<400> t<Level_input_list> p<401> c<397> l<31:8> el<31:16>
                  n<> u<397> t<Level_symbol> p<400> c<396> s<399> l<31:8> el<31:9>
                    n<p> u<396> t<StringConst> p<397> l<31:8> el<31:9>
                  n<> u<399> t<Level_symbol> p<400> c<398> l<31:13> el<31:16>
                    n<111> u<398> t<IntConst> p<399> l<31:13> el<31:16>
              n<> u<403> t<Level_symbol> p<407> c<402> s<406> l<31:19> el<31:20>
                n<> u<402> t<QMARK> p<403> l<31:19> el<31:20>
              n<> u<406> t<Next_state> p<407> c<405> l<31:23> el<31:24>
                n<> u<405> t<Output_symbol> p<406> c<404> l<31:23> el<31:24>
                  n<1> u<404> t<IntConst> p<405> l<31:23> el<31:24>
            n<> u<422> t<Sequential_entry> p<437> c<418> s<435> l<32:7> el<32:26>
              n<> u<418> t<Seq_input_list> p<422> c<417> s<420> l<32:7> el<32:17>
                n<> u<417> t<Edge_input_list> p<418> c<412> l<32:7> el<32:17>
                  n<> u<412> t<Edge_indicator> p<417> c<409> s<414> l<32:7> el<32:11>
                    n<> u<409> t<Level_symbol> p<412> c<408> s<411> l<32:8> el<32:9>
                      n<> u<408> t<QMARK> p<409> l<32:8> el<32:9>
                    n<> u<411> t<Level_symbol> p<412> c<410> l<32:9> el<32:10>
                      n<0> u<410> t<IntConst> p<411> l<32:9> el<32:10>
                  n<> u<414> t<Level_symbol> p<417> c<413> s<416> l<32:13> el<32:15>
                    n<11> u<413> t<IntConst> p<414> l<32:13> el<32:15>
                  n<> u<416> t<Level_symbol> p<417> c<415> l<32:16> el<32:17>
                    n<> u<415> t<QMARK> p<416> l<32:16> el<32:17>
              n<> u<420> t<Level_symbol> p<422> c<419> s<421> l<32:20> el<32:21>
                n<> u<419> t<QMARK> p<420> l<32:20> el<32:21>
              n<> u<421> t<Next_state> p<422> l<32:24> el<32:25>
            n<> u<435> t<Sequential_entry> p<437> c<431> s<436> l<33:8> el<33:26>
              n<> u<431> t<Seq_input_list> p<435> c<430> s<433> l<33:8> el<33:17>
                n<> u<430> t<Edge_input_list> p<431> c<424> l<33:8> el<33:17>
                  n<> u<424> t<Level_symbol> p<430> c<423> s<426> l<33:8> el<33:9>
                    n<> u<423> t<QMARK> p<424> l<33:8> el<33:9>
                  n<> u<426> t<Level_symbol> p<430> c<425> s<429> l<33:13> el<33:15>
                    n<11> u<425> t<IntConst> p<426> l<33:13> el<33:15>
                  n<> u<429> t<Edge_indicator> p<430> c<428> l<33:16> el<33:17>
                    n<> u<428> t<Edge_symbol> p<429> c<427> l<33:16> el<33:17>
                      n<> u<427> t<BinOp_Mult> p<428> l<33:16> el<33:17>
              n<> u<433> t<Level_symbol> p<435> c<432> s<434> l<33:20> el<33:21>
                n<> u<432> t<QMARK> p<433> l<33:20> el<33:21>
              n<> u<434> t<Next_state> p<435> l<33:24> el<33:25>
            n<> u<436> t<ENDTABLE> p<437> l<34:3> el<34:11>
        n<> u<439> t<ENDPRIMITIVE> p<440> l<35:1> el<35:13>
AST_DEBUG_END
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 27
[WARNING] : 13
[   NOTE] : 16
