// Seed: 478105630
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  output id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_3 = id_2 - (1'd0);
  uwire id_8;
  logic id_9;
  logic id_10;
  logic id_11;
  assign id_8[1] = id_8;
  logic id_12;
  assign id_1 = id_10;
endmodule
