
---------- Begin Simulation Statistics ----------
sim_seconds                                  5.790981                       # Number of seconds simulated
sim_ticks                                5790981117000                       # Number of ticks simulated
final_tick                               5790981117000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3275140                       # Simulator instruction rate (inst/s)
host_op_rate                                  3416450                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1896627309                       # Simulator tick rate (ticks/s)
host_mem_usage                                8628364                       # Number of bytes of host memory used
host_seconds                                  3053.30                       # Real time elapsed on the host
sim_insts                                 10000000001                       # Number of instructions simulated
sim_ops                                   10431464230                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::cpu.inst     44601992024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data     13305035337                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        57907027361                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst  44601992024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total   44601992024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu.data   4993381212                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      4993381212                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst      11150498006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data       3330165606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total         14480663612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu.data      1249594712                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total         1249594712                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         7701975041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         2297544245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            9999519285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    7701975041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       7701975041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu.data         862268605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            862268605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        7701975041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        3159812850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          10861787891                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                            0                       # Throughput (bytes/s)
system.membus.data_through_bus                      0                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  119                       # Number of system calls
system.cpu.numCycles                      11581962235                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                 10000000001                       # Number of instructions committed
system.cpu.committedOps                   10431464230                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            9168709526                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               13563042                       # Number of float alu accesses
system.cpu.num_func_calls                     3536455                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts    323869855                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   9168709526                       # number of integer instructions
system.cpu.num_fp_insts                      13563042                       # number of float instructions
system.cpu.num_int_register_reads         50351623696                       # number of times the integer registers were read
system.cpu.num_int_register_writes        10779183129                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             22468571                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            15422464                       # number of times the floating registers were written
system.cpu.num_mem_refs                    4580127084                       # number of memory refs
system.cpu.num_load_insts                  3330382581                       # Number of load instructions
system.cpu.num_store_insts                 1249744503                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                11581962235                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles

---------- End Simulation Statistics   ----------
