<<<<<<< HEAD
Loading plugins phase: Elapsed time ==> 0s.215ms
=======
Loading plugins phase: Elapsed time ==> 0s.144ms
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Morten\Desktop\E5PRJ3\ProjektMain\Hovedprogram.cydsn\Hovedprogram.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Morten\Desktop\E5PRJ3\ProjektMain\Hovedprogram.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
<<<<<<< HEAD
Elaboration phase: Elapsed time ==> 2s.468ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.081ms
=======
Elaboration phase: Elapsed time ==> 1s.867ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.087ms
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Hovedprogram.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\E5PRJ3\ProjektMain\Hovedprogram.cydsn\Hovedprogram.cyprj -dcpsoc3 Hovedprogram.v -verilog
======================================================================

======================================================================
Compiling:  Hovedprogram.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\E5PRJ3\ProjektMain\Hovedprogram.cydsn\Hovedprogram.cyprj -dcpsoc3 Hovedprogram.v -verilog
======================================================================

======================================================================
Compiling:  Hovedprogram.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\E5PRJ3\ProjektMain\Hovedprogram.cydsn\Hovedprogram.cyprj -dcpsoc3 -verilog Hovedprogram.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
<<<<<<< HEAD
Tue May 05 22:54:50 2020
=======
Wed May 06 00:07:24 2020
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b


======================================================================
Compiling:  Hovedprogram.v
Program  :   vpp
Options  :    -yv2 -q10 Hovedprogram.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
<<<<<<< HEAD
Tue May 05 22:54:50 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
=======
Wed May 06 00:07:24 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Hovedprogram.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Hovedprogram.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\E5PRJ3\ProjektMain\Hovedprogram.cydsn\Hovedprogram.cyprj -dcpsoc3 -verilog Hovedprogram.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
<<<<<<< HEAD
Tue May 05 22:54:50 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Morten\Desktop\E5PRJ3\ProjektMain\Hovedprogram.cydsn\codegentemp\Hovedprogram.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Morten\Desktop\E5PRJ3\ProjektMain\Hovedprogram.cydsn\codegentemp\Hovedprogram.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
=======
Wed May 06 00:07:25 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\cring\Documents\GitHub\E5PRJ3\ProjektMain\Hovedprogram.cydsn\codegentemp\Hovedprogram.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\cring\Documents\GitHub\E5PRJ3\ProjektMain\Hovedprogram.cydsn\codegentemp\Hovedprogram.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b

tovif:  No errors.


======================================================================
Compiling:  Hovedprogram.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\E5PRJ3\ProjektMain\Hovedprogram.cydsn\Hovedprogram.cyprj -dcpsoc3 -verilog Hovedprogram.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
<<<<<<< HEAD
Tue May 05 22:54:52 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Morten\Desktop\E5PRJ3\ProjektMain\Hovedprogram.cydsn\codegentemp\Hovedprogram.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Morten\Desktop\E5PRJ3\ProjektMain\Hovedprogram.cydsn\codegentemp\Hovedprogram.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
=======
Wed May 06 00:07:26 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\cring\Documents\GitHub\E5PRJ3\ProjektMain\Hovedprogram.cydsn\codegentemp\Hovedprogram.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\cring\Documents\GitHub\E5PRJ3\ProjektMain\Hovedprogram.cydsn\codegentemp\Hovedprogram.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer3:Net_260\
	Net_604
	\Timer3:TimerUDB:ctrl_ten\
	\Timer3:TimerUDB:ctrl_cmode_0\
	\Timer3:TimerUDB:ctrl_tmode_1\
	\Timer3:TimerUDB:ctrl_tmode_0\
	\Timer3:TimerUDB:ctrl_ic_1\
	\Timer3:TimerUDB:ctrl_ic_0\
	Net_608
	\Timer3:TimerUDB:zeros_3\
	\Timer3:TimerUDB:zeros_2\
	\Timer3:Net_102\
	\Timer3:Net_266\
	\Timer2:Net_260\
	Net_598
	\Timer2:TimerUDB:ctrl_ten\
	\Timer2:TimerUDB:ctrl_cmode_0\
	\Timer2:TimerUDB:ctrl_tmode_1\
	\Timer2:TimerUDB:ctrl_tmode_0\
	\Timer2:TimerUDB:ctrl_ic_1\
	\Timer2:TimerUDB:ctrl_ic_0\
	Net_602
	\Timer2:TimerUDB:zeros_3\
	\Timer2:TimerUDB:zeros_2\
	\Timer2:Net_102\
	\Timer2:Net_266\
	\Timer1:Net_260\
	Net_592
	\Timer1:TimerUDB:ctrl_ten\
	\Timer1:TimerUDB:ctrl_cmode_0\
	\Timer1:TimerUDB:ctrl_tmode_1\
	\Timer1:TimerUDB:ctrl_tmode_0\
	\Timer1:TimerUDB:ctrl_ic_1\
	\Timer1:TimerUDB:ctrl_ic_0\
	Net_596
	\Timer1:TimerUDB:zeros_3\
	\Timer1:TimerUDB:zeros_2\
	\Timer1:Net_102\
	\Timer1:Net_266\
	\SPIM_1:BSPIM:mosi_after_ld\
	\SPIM_1:BSPIM:mosi_cpha_0\
	\SPIM_1:BSPIM:pre_mosi\
	\SPIM_1:BSPIM:dpcounter_zero\
	\SPIM_1:BSPIM:control_7\
	\SPIM_1:BSPIM:control_6\
	\SPIM_1:BSPIM:control_5\
	\SPIM_1:BSPIM:control_4\
	\SPIM_1:BSPIM:control_3\
	\SPIM_1:BSPIM:control_2\
	\SPIM_1:BSPIM:control_1\
	\SPIM_1:BSPIM:control_0\
	\SPIM_1:Net_294\
	\UART_1:BUART:reset_sr\
	Net_395
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_390
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	Net_610
	Net_611
	Net_612
	Net_613
	Net_614
	Net_615
	Net_616
	\I2C_1:udb_clk\
	Net_679
	\I2C_1:Net_973\
	Net_680
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_685
	\I2C_1:Net_975\
	Net_683
	Net_684
	\Timer_Stopur:Net_260\
	Net_652
	\Timer_Stopur:TimerUDB:ctrl_ten\
	\Timer_Stopur:TimerUDB:ctrl_cmode_0\
	\Timer_Stopur:TimerUDB:ctrl_tmode_1\
	\Timer_Stopur:TimerUDB:ctrl_tmode_0\
	\Timer_Stopur:TimerUDB:ctrl_ic_1\
	\Timer_Stopur:TimerUDB:ctrl_ic_0\
	Net_656
	\Timer_Stopur:TimerUDB:zeros_3\
	\Timer_Stopur:TimerUDB:zeros_2\
	\Timer_Stopur:Net_102\
	\Timer_Stopur:Net_266\
	\Timer_LCD:Net_260\
	Net_658
	\Timer_LCD:TimerUDB:ctrl_ten\
	\Timer_LCD:TimerUDB:ctrl_cmode_0\
	\Timer_LCD:TimerUDB:ctrl_tmode_1\
	\Timer_LCD:TimerUDB:ctrl_tmode_0\
	\Timer_LCD:TimerUDB:ctrl_ic_1\
	\Timer_LCD:TimerUDB:ctrl_ic_0\
	Net_662
	\Timer_LCD:TimerUDB:zeros_3\
	\Timer_LCD:TimerUDB:zeros_2\
	\Timer_LCD:Net_102\
	\Timer_LCD:Net_266\
	\Timer4:Net_260\
	Net_687
	\Timer4:TimerUDB:ctrl_ten\
	\Timer4:TimerUDB:ctrl_cmode_0\
	\Timer4:TimerUDB:ctrl_tmode_1\
	\Timer4:TimerUDB:ctrl_tmode_0\
	\Timer4:TimerUDB:ctrl_ic_1\
	\Timer4:TimerUDB:ctrl_ic_0\
	Net_691
	\Timer4:TimerUDB:zeros_3\
	\Timer4:TimerUDB:zeros_2\
	\Timer4:Net_102\
	\Timer4:Net_266\
	\Timer5:Net_260\
	Net_693
	\Timer5:TimerUDB:ctrl_ten\
	\Timer5:TimerUDB:ctrl_cmode_0\
	\Timer5:TimerUDB:ctrl_tmode_1\
	\Timer5:TimerUDB:ctrl_tmode_0\
	\Timer5:TimerUDB:ctrl_ic_1\
	\Timer5:TimerUDB:ctrl_ic_0\
	Net_697
	\Timer5:TimerUDB:zeros_3\
	\Timer5:TimerUDB:zeros_2\
	\Timer5:Net_102\
	\Timer5:Net_266\
	\SPIS:BSPIS:dpMISO_fifo_not_empty\
	\SPIS:BSPIS:control_7\
	\SPIS:BSPIS:control_6\
	\SPIS:BSPIS:control_5\
	\SPIS:BSPIS:control_4\
	\SPIS:BSPIS:control_3\
	\SPIS:BSPIS:control_2\
	\SPIS:BSPIS:control_1\
	\SPIS:BSPIS:control_0\
	\SPIS:Net_182\
	Net_754


Deleted 158 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_373
Aliasing \Timer3:TimerUDB:ctrl_cmode_1\ to Net_373
Aliasing \Timer3:TimerUDB:trigger_enable\ to one
Aliasing \Timer3:TimerUDB:status_6\ to Net_373
Aliasing \Timer3:TimerUDB:status_5\ to Net_373
Aliasing \Timer3:TimerUDB:status_4\ to Net_373
Aliasing \Timer3:TimerUDB:status_0\ to \Timer3:TimerUDB:tc_i\
Aliasing \Timer2:TimerUDB:ctrl_cmode_1\ to Net_373
Aliasing \Timer2:TimerUDB:trigger_enable\ to one
Aliasing \Timer2:TimerUDB:status_6\ to Net_373
Aliasing \Timer2:TimerUDB:status_5\ to Net_373
Aliasing \Timer2:TimerUDB:status_4\ to Net_373
Aliasing \Timer2:TimerUDB:status_0\ to \Timer2:TimerUDB:tc_i\
Aliasing Net_363 to Net_373
Aliasing \Timer1:TimerUDB:ctrl_cmode_1\ to Net_373
Aliasing \Timer1:TimerUDB:trigger_enable\ to one
Aliasing \Timer1:TimerUDB:status_6\ to Net_373
Aliasing \Timer1:TimerUDB:status_5\ to Net_373
Aliasing \Timer1:TimerUDB:status_4\ to Net_373
Aliasing \Timer1:TimerUDB:status_0\ to \Timer1:TimerUDB:tc_i\
Aliasing Net_12 to Net_373
Aliasing Net_336 to Net_373
Aliasing tmpOE__LEDdata2_net_0 to one
Aliasing \SPIM_1:BSPIM:pol_supprt\ to one
Aliasing \SPIM_1:BSPIM:tx_status_6\ to Net_373
Aliasing \SPIM_1:BSPIM:tx_status_5\ to Net_373
Aliasing \SPIM_1:BSPIM:rx_status_3\ to Net_373
Aliasing \SPIM_1:BSPIM:rx_status_2\ to Net_373
Aliasing \SPIM_1:BSPIM:rx_status_1\ to Net_373
Aliasing \SPIM_1:BSPIM:rx_status_0\ to Net_373
Aliasing \SPIM_1:Net_289\ to Net_373
Aliasing tmpOE__LEDdata_net_0 to one
Aliasing \ADC_SAR_1:vp_ctl_0\ to Net_373
Aliasing \ADC_SAR_1:vp_ctl_2\ to Net_373
Aliasing \ADC_SAR_1:vn_ctl_1\ to Net_373
Aliasing \ADC_SAR_1:vn_ctl_3\ to Net_373
Aliasing \ADC_SAR_1:vp_ctl_1\ to Net_373
Aliasing \ADC_SAR_1:vp_ctl_3\ to Net_373
Aliasing \ADC_SAR_1:vn_ctl_0\ to Net_373
Aliasing \ADC_SAR_1:vn_ctl_2\ to Net_373
Aliasing \ADC_SAR_1:soc\ to Net_373
Aliasing \ADC_SAR_1:Net_383\ to Net_373
Aliasing \UART_1:BUART:tx_hd_send_break\ to Net_373
Aliasing \UART_1:BUART:HalfDuplexSend\ to Net_373
Aliasing \UART_1:BUART:FinalParityType_1\ to Net_373
Aliasing \UART_1:BUART:FinalParityType_0\ to Net_373
Aliasing \UART_1:BUART:FinalAddrMode_2\ to Net_373
Aliasing \UART_1:BUART:FinalAddrMode_1\ to Net_373
Aliasing \UART_1:BUART:FinalAddrMode_0\ to Net_373
Aliasing \UART_1:BUART:tx_ctrl_mark\ to Net_373
Aliasing \UART_1:BUART:tx_status_6\ to Net_373
Aliasing \UART_1:BUART:tx_status_5\ to Net_373
Aliasing \UART_1:BUART:tx_status_4\ to Net_373
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to Net_373
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_373
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_373
Aliasing \UART_1:BUART:rx_status_1\ to Net_373
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_373
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_373
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_373
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_373
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_373
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_373
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_373
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_373
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__SAR_p2_net_0 to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing tmpOE__SAR_p1_net_0 to one
Aliasing tmpOE__MOSI_net_0 to one
Aliasing tmpOE__MISO_net_0 to one
Aliasing tmpOE__SCLK_net_0 to one
Aliasing \SPIMOutCtrl:clk\ to Net_373
Aliasing \SPIMOutCtrl:rst\ to Net_373
Aliasing \I2C_1:Net_969\ to one
Aliasing \I2C_1:Net_968\ to one
Aliasing tmpOE__SDA_pin_net_0 to one
Aliasing tmpOE__SCL_pin_net_0 to one
Aliasing Net_14 to Net_373
Aliasing \Timer_Stopur:TimerUDB:ctrl_cmode_1\ to Net_373
Aliasing \Timer_Stopur:TimerUDB:trigger_enable\ to one
Aliasing \Timer_Stopur:TimerUDB:status_6\ to Net_373
Aliasing \Timer_Stopur:TimerUDB:status_5\ to Net_373
Aliasing \Timer_Stopur:TimerUDB:status_4\ to Net_373
Aliasing \Timer_Stopur:TimerUDB:status_0\ to \Timer_Stopur:TimerUDB:tc_i\
Aliasing Net_24 to Net_373
Aliasing \Timer_LCD:TimerUDB:ctrl_cmode_1\ to Net_373
Aliasing \Timer_LCD:TimerUDB:trigger_enable\ to one
Aliasing \Timer_LCD:TimerUDB:status_6\ to Net_373
Aliasing \Timer_LCD:TimerUDB:status_5\ to Net_373
Aliasing \Timer_LCD:TimerUDB:status_4\ to Net_373
Aliasing \Timer_LCD:TimerUDB:status_0\ to \Timer_LCD:TimerUDB:tc_i\
Aliasing Net_418 to Net_373
Aliasing \Timer4:TimerUDB:ctrl_cmode_1\ to Net_373
Aliasing \Timer4:TimerUDB:trigger_enable\ to one
Aliasing \Timer4:TimerUDB:status_6\ to Net_373
Aliasing \Timer4:TimerUDB:status_5\ to Net_373
Aliasing \Timer4:TimerUDB:status_4\ to Net_373
Aliasing \Timer4:TimerUDB:status_0\ to \Timer4:TimerUDB:tc_i\
Aliasing Net_431 to Net_373
Aliasing \Timer5:TimerUDB:ctrl_cmode_1\ to Net_373
Aliasing \Timer5:TimerUDB:trigger_enable\ to one
Aliasing \Timer5:TimerUDB:status_6\ to Net_373
Aliasing \Timer5:TimerUDB:status_5\ to Net_373
Aliasing \Timer5:TimerUDB:status_4\ to Net_373
Aliasing \Timer5:TimerUDB:status_0\ to \Timer5:TimerUDB:tc_i\
Aliasing tmpOE__SPI_int_net_0 to one
Aliasing \SPIS:BSPIS:load\ to \SPIS:BSPIS:tx_load\
Aliasing \SPIS:BSPIS:tx_status_5\ to Net_373
Aliasing \SPIS:BSPIS:tx_status_4\ to Net_373
Aliasing \SPIS:BSPIS:tx_status_3\ to Net_373
Aliasing \SPIS:BSPIS:rx_status_2\ to Net_373
Aliasing \SPIS:BSPIS:rx_status_1\ to Net_373
Aliasing \SPIS:BSPIS:rx_status_0\ to Net_373
Aliasing \SPIS:BSPIS:reset\ to Net_373
Aliasing \SPIS:BSPIS:sR8:Dp:cs_addr_1\ to Net_373
Aliasing tmpOE__SS_net_0 to one
Aliasing \Timer3:TimerUDB:capture_last\\D\ to Net_373
Aliasing \Timer3:TimerUDB:hwEnable_reg\\D\ to \Timer3:TimerUDB:run_mode\
Aliasing \Timer3:TimerUDB:capture_out_reg_i\\D\ to \Timer3:TimerUDB:capt_fifo_load_int\
Aliasing \Timer2:TimerUDB:capture_last\\D\ to Net_373
Aliasing \Timer2:TimerUDB:hwEnable_reg\\D\ to \Timer2:TimerUDB:run_mode\
Aliasing \Timer2:TimerUDB:capture_out_reg_i\\D\ to \Timer2:TimerUDB:capt_fifo_load_int\
Aliasing \Timer1:TimerUDB:capture_last\\D\ to Net_373
Aliasing \Timer1:TimerUDB:hwEnable_reg\\D\ to \Timer1:TimerUDB:run_mode\
Aliasing \Timer1:TimerUDB:capture_out_reg_i\\D\ to \Timer1:TimerUDB:capt_fifo_load_int\
Aliasing \SPIM_1:BSPIM:dpcounter_one_reg\\D\ to \SPIM_1:BSPIM:tx_status_3\
Aliasing \UART_1:BUART:reset_reg\\D\ to Net_373
Aliasing \UART_1:BUART:rx_break_status\\D\ to Net_373
Aliasing \Timer_Stopur:TimerUDB:capture_last\\D\ to Net_373
Aliasing \Timer_Stopur:TimerUDB:hwEnable_reg\\D\ to \Timer_Stopur:TimerUDB:run_mode\
Aliasing \Timer_Stopur:TimerUDB:capture_out_reg_i\\D\ to \Timer_Stopur:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_LCD:TimerUDB:capture_last\\D\ to Net_373
Aliasing \Timer_LCD:TimerUDB:hwEnable_reg\\D\ to \Timer_LCD:TimerUDB:run_mode\
Aliasing \Timer_LCD:TimerUDB:capture_out_reg_i\\D\ to \Timer_LCD:TimerUDB:capt_fifo_load_int\
Aliasing \Timer4:TimerUDB:capture_last\\D\ to Net_373
Aliasing \Timer4:TimerUDB:hwEnable_reg\\D\ to \Timer4:TimerUDB:run_mode\
Aliasing \Timer4:TimerUDB:capture_out_reg_i\\D\ to \Timer4:TimerUDB:capt_fifo_load_int\
Aliasing \Timer5:TimerUDB:capture_last\\D\ to Net_373
Aliasing \Timer5:TimerUDB:hwEnable_reg\\D\ to \Timer5:TimerUDB:run_mode\
Aliasing \Timer5:TimerUDB:capture_out_reg_i\\D\ to \Timer5:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire Net_628[1] = \Timer3:Net_53\[6]
Removing Rhs of wire Net_628[1] = \Timer3:TimerUDB:tc_reg_i\[41]
Removing Lhs of wire zero[14] = Net_373[2]
Removing Lhs of wire \Timer3:TimerUDB:ctrl_enable\[23] = \Timer3:TimerUDB:control_7\[15]
Removing Lhs of wire \Timer3:TimerUDB:ctrl_cmode_1\[25] = Net_373[2]
Removing Rhs of wire \Timer3:TimerUDB:timer_enable\[34] = \Timer3:TimerUDB:runmode_enable\[46]
Removing Rhs of wire \Timer3:TimerUDB:run_mode\[35] = \Timer3:TimerUDB:hwEnable\[36]
Removing Lhs of wire \Timer3:TimerUDB:run_mode\[35] = \Timer3:TimerUDB:control_7\[15]
Removing Lhs of wire \Timer3:TimerUDB:trigger_enable\[38] = one[9]
Removing Lhs of wire \Timer3:TimerUDB:tc_i\[40] = \Timer3:TimerUDB:status_tc\[37]
Removing Lhs of wire \Timer3:TimerUDB:capt_fifo_load_int\[45] = \Timer3:TimerUDB:capt_fifo_load\[33]
Removing Lhs of wire \Timer3:TimerUDB:status_6\[48] = Net_373[2]
Removing Lhs of wire \Timer3:TimerUDB:status_5\[49] = Net_373[2]
Removing Lhs of wire \Timer3:TimerUDB:status_4\[50] = Net_373[2]
Removing Lhs of wire \Timer3:TimerUDB:status_0\[51] = \Timer3:TimerUDB:status_tc\[37]
Removing Lhs of wire \Timer3:TimerUDB:status_1\[52] = \Timer3:TimerUDB:capt_fifo_load\[33]
Removing Rhs of wire \Timer3:TimerUDB:status_2\[53] = \Timer3:TimerUDB:fifo_full\[54]
Removing Rhs of wire \Timer3:TimerUDB:status_3\[55] = \Timer3:TimerUDB:fifo_nempty\[56]
Removing Lhs of wire \Timer3:TimerUDB:cs_addr_2\[58] = Net_373[2]
Removing Lhs of wire \Timer3:TimerUDB:cs_addr_1\[59] = \Timer3:TimerUDB:trig_reg\[47]
Removing Lhs of wire \Timer3:TimerUDB:cs_addr_0\[60] = \Timer3:TimerUDB:per_zero\[39]
Removing Rhs of wire Net_632[144] = \Timer2:Net_53\[148]
Removing Rhs of wire Net_632[144] = \Timer2:TimerUDB:tc_reg_i\[180]
Removing Lhs of wire \Timer2:TimerUDB:ctrl_enable\[162] = \Timer2:TimerUDB:control_7\[154]
Removing Lhs of wire \Timer2:TimerUDB:ctrl_cmode_1\[164] = Net_373[2]
Removing Rhs of wire \Timer2:TimerUDB:timer_enable\[173] = \Timer2:TimerUDB:runmode_enable\[185]
Removing Rhs of wire \Timer2:TimerUDB:run_mode\[174] = \Timer2:TimerUDB:hwEnable\[175]
Removing Lhs of wire \Timer2:TimerUDB:run_mode\[174] = \Timer2:TimerUDB:control_7\[154]
Removing Lhs of wire \Timer2:TimerUDB:trigger_enable\[177] = one[9]
Removing Lhs of wire \Timer2:TimerUDB:tc_i\[179] = \Timer2:TimerUDB:status_tc\[176]
Removing Lhs of wire \Timer2:TimerUDB:capt_fifo_load_int\[184] = \Timer2:TimerUDB:capt_fifo_load\[172]
Removing Lhs of wire \Timer2:TimerUDB:status_6\[187] = Net_373[2]
Removing Lhs of wire \Timer2:TimerUDB:status_5\[188] = Net_373[2]
Removing Lhs of wire \Timer2:TimerUDB:status_4\[189] = Net_373[2]
Removing Lhs of wire \Timer2:TimerUDB:status_0\[190] = \Timer2:TimerUDB:status_tc\[176]
Removing Lhs of wire \Timer2:TimerUDB:status_1\[191] = \Timer2:TimerUDB:capt_fifo_load\[172]
Removing Rhs of wire \Timer2:TimerUDB:status_2\[192] = \Timer2:TimerUDB:fifo_full\[193]
Removing Rhs of wire \Timer2:TimerUDB:status_3\[194] = \Timer2:TimerUDB:fifo_nempty\[195]
Removing Lhs of wire Net_363[197] = Net_373[2]
Removing Lhs of wire \Timer2:TimerUDB:cs_addr_2\[198] = Net_373[2]
Removing Lhs of wire \Timer2:TimerUDB:cs_addr_1\[199] = \Timer2:TimerUDB:trig_reg\[186]
Removing Lhs of wire \Timer2:TimerUDB:cs_addr_0\[200] = \Timer2:TimerUDB:per_zero\[178]
Removing Rhs of wire Net_360[285] = \Timer1:Net_53\[289]
Removing Rhs of wire Net_360[285] = \Timer1:TimerUDB:tc_reg_i\[321]
Removing Lhs of wire \Timer1:TimerUDB:ctrl_enable\[303] = \Timer1:TimerUDB:control_7\[295]
Removing Lhs of wire \Timer1:TimerUDB:ctrl_cmode_1\[305] = Net_373[2]
Removing Rhs of wire \Timer1:TimerUDB:timer_enable\[314] = \Timer1:TimerUDB:runmode_enable\[326]
Removing Rhs of wire \Timer1:TimerUDB:run_mode\[315] = \Timer1:TimerUDB:hwEnable\[316]
Removing Lhs of wire \Timer1:TimerUDB:run_mode\[315] = \Timer1:TimerUDB:control_7\[295]
Removing Lhs of wire \Timer1:TimerUDB:trigger_enable\[318] = one[9]
Removing Lhs of wire \Timer1:TimerUDB:tc_i\[320] = \Timer1:TimerUDB:status_tc\[317]
Removing Lhs of wire \Timer1:TimerUDB:capt_fifo_load_int\[325] = \Timer1:TimerUDB:capt_fifo_load\[313]
Removing Lhs of wire \Timer1:TimerUDB:status_6\[328] = Net_373[2]
Removing Lhs of wire \Timer1:TimerUDB:status_5\[329] = Net_373[2]
Removing Lhs of wire \Timer1:TimerUDB:status_4\[330] = Net_373[2]
Removing Lhs of wire \Timer1:TimerUDB:status_0\[331] = \Timer1:TimerUDB:status_tc\[317]
Removing Lhs of wire \Timer1:TimerUDB:status_1\[332] = \Timer1:TimerUDB:capt_fifo_load\[313]
Removing Rhs of wire \Timer1:TimerUDB:status_2\[333] = \Timer1:TimerUDB:fifo_full\[334]
Removing Rhs of wire \Timer1:TimerUDB:status_3\[335] = \Timer1:TimerUDB:fifo_nempty\[336]
Removing Lhs of wire Net_12[338] = Net_373[2]
Removing Lhs of wire \Timer1:TimerUDB:cs_addr_2\[339] = Net_373[2]
Removing Lhs of wire \Timer1:TimerUDB:cs_addr_1\[340] = \Timer1:TimerUDB:trig_reg\[327]
Removing Lhs of wire \Timer1:TimerUDB:cs_addr_0\[341] = \Timer1:TimerUDB:per_zero\[319]
Removing Lhs of wire Net_336[424] = Net_373[2]
Removing Lhs of wire tmpOE__LEDdata2_net_0[426] = one[9]
Removing Rhs of wire Net_722[427] = \DeMux1:tmp__DeMux1_1_reg\[984]
Removing Rhs of wire \SPIM_1:Net_276\[432] = \SPIM_1:Net_288\[433]
Removing Rhs of wire \SPIM_1:BSPIM:load_rx_data\[437] = \SPIM_1:BSPIM:dpcounter_one_reg\[438]
Removing Lhs of wire \SPIM_1:BSPIM:pol_supprt\[439] = one[9]
Removing Lhs of wire \SPIM_1:BSPIM:miso_to_dp\[440] = \SPIM_1:Net_244\[441]
Removing Lhs of wire \SPIM_1:Net_244\[441] = Net_373[2]
Removing Rhs of wire Net_635[445] = \SPIM_1:BSPIM:mosi_fin\[446]
Removing Rhs of wire Net_635[445] = \SPIM_1:BSPIM:mosi_cpha_1\[447]
Removing Rhs of wire \SPIM_1:BSPIM:mosi_from_dp\[451] = \SPIM_1:BSPIM:mosi_from_dpL\[567]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_1\[468] = \SPIM_1:BSPIM:dpMOSI_fifo_empty\[469]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_2\[470] = \SPIM_1:BSPIM:dpMOSI_fifo_not_full\[471]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_3\[472] = \SPIM_1:BSPIM:dpcounter_one\[464]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_4\[474] = \SPIM_1:BSPIM:dpMISO_fifo_full\[475]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_5\[476] = \SPIM_1:BSPIM:dpMISO_fifo_not_empty\[477]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_6\[479] = Net_373[2]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_5\[480] = Net_373[2]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_3\[481] = Net_373[2]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_2\[482] = Net_373[2]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_1\[483] = Net_373[2]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_0\[484] = Net_373[2]
Removing Lhs of wire \SPIM_1:Net_273\[494] = Net_373[2]
Removing Lhs of wire \SPIM_1:Net_289\[584] = Net_373[2]
Removing Lhs of wire tmpOE__LEDdata_net_0[586] = one[9]
Removing Rhs of wire Net_721[587] = \DeMux1:tmp__DeMux1_0_reg\[982]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[597] = Net_373[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[598] = Net_373[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[599] = Net_373[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[600] = Net_373[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[601] = Net_373[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[602] = Net_373[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[603] = Net_373[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[604] = Net_373[2]
Removing Rhs of wire \ADC_SAR_1:Net_188\[608] = \ADC_SAR_1:Net_221\[609]
Removing Lhs of wire \ADC_SAR_1:soc\[615] = Net_373[2]
Removing Lhs of wire \ADC_SAR_1:Net_383\[641] = Net_373[2]
Removing Lhs of wire \UART_1:Net_61\[647] = \UART_1:Net_9\[646]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[651] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[652] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[653] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[654] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[655] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[656] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[657] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[658] = Net_373[2]
Removing Rhs of wire Net_22[665] = \UART_1:BUART:rx_interrupt_out\[666]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[670] = \UART_1:BUART:tx_bitclk_dp\[706]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[716] = \UART_1:BUART:tx_counter_dp\[707]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[717] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[718] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[719] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[721] = \UART_1:BUART:tx_fifo_empty\[684]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[723] = \UART_1:BUART:tx_fifo_notfull\[683]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[783] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[791] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[802]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[793] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[803]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[794] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[819]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[795] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[833]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[796] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[797]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[797] = \UART_1:BUART:pollcount_1\[789]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[798] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[799]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[799] = \UART_1:BUART:pollcount_0\[792]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[805] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[806] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[807] = \UART_1:BUART:pollcount_1\[789]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[808] = \UART_1:BUART:pollcount_1\[789]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[809] = \UART_1:BUART:pollcount_0\[792]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[810] = \UART_1:BUART:pollcount_0\[792]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[811] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[812] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[813] = \UART_1:BUART:pollcount_1\[789]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[814] = \UART_1:BUART:pollcount_0\[792]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[815] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[816] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[821] = \UART_1:BUART:pollcount_1\[789]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[822] = \UART_1:BUART:pollcount_1\[789]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[823] = \UART_1:BUART:pollcount_0\[792]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[824] = \UART_1:BUART:pollcount_0\[792]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[825] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[826] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[827] = \UART_1:BUART:pollcount_1\[789]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[828] = \UART_1:BUART:pollcount_0\[792]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[829] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[830] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[837] = Net_373[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[838] = \UART_1:BUART:rx_parity_error_status\[839]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[840] = \UART_1:BUART:rx_stop_bit_error\[841]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[851] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[900]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[855] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[922]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[856] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[857] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[858] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[859] = \UART_1:BUART:sRX:MODIN4_6\[860]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[860] = \UART_1:BUART:rx_count_6\[778]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[861] = \UART_1:BUART:sRX:MODIN4_5\[862]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[862] = \UART_1:BUART:rx_count_5\[779]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[863] = \UART_1:BUART:sRX:MODIN4_4\[864]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[864] = \UART_1:BUART:rx_count_4\[780]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[865] = \UART_1:BUART:sRX:MODIN4_3\[866]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[866] = \UART_1:BUART:rx_count_3\[781]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[867] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[868] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[869] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[870] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[871] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[872] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[873] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[874] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[875] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[876] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[877] = \UART_1:BUART:rx_count_6\[778]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[878] = \UART_1:BUART:rx_count_5\[779]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[879] = \UART_1:BUART:rx_count_4\[780]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[880] = \UART_1:BUART:rx_count_3\[781]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[881] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[882] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[883] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[884] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[885] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[886] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[887] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[902] = \UART_1:BUART:rx_postpoll\[737]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[903] = \UART_1:BUART:rx_parity_bit\[854]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[904] = \UART_1:BUART:rx_postpoll\[737]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[905] = \UART_1:BUART:rx_parity_bit\[854]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[906] = \UART_1:BUART:rx_postpoll\[737]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[907] = \UART_1:BUART:rx_parity_bit\[854]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[909] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[910] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[908]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[911] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[908]
Removing Lhs of wire tmpOE__Rx_1_net_0[933] = one[9]
Removing Lhs of wire tmpOE__Tx_1_net_0[938] = one[9]
Removing Lhs of wire tmpOE__SAR_p2_net_0[945] = one[9]
Removing Lhs of wire tmpOE__Pin_2_net_0[953] = one[9]
Removing Lhs of wire tmpOE__SAR_p1_net_0[958] = one[9]
Removing Lhs of wire tmpOE__MOSI_net_0[964] = one[9]
Removing Lhs of wire tmpOE__MISO_net_0[970] = one[9]
Removing Lhs of wire tmpOE__SCLK_net_0[977] = one[9]
Removing Rhs of wire Net_637[983] = \SPIMOutCtrl:control_out_0\[987]
Removing Rhs of wire Net_637[983] = \SPIMOutCtrl:control_0\[1010]
Removing Lhs of wire \SPIMOutCtrl:clk\[985] = Net_373[2]
Removing Lhs of wire \SPIMOutCtrl:rst\[986] = Net_373[2]
Removing Rhs of wire \I2C_1:sda_x_wire\[1011] = \I2C_1:Net_643_1\[1012]
Removing Rhs of wire \I2C_1:Net_697\[1014] = \I2C_1:Net_643_2\[1020]
Removing Rhs of wire \I2C_1:Net_1109_0\[1017] = \I2C_1:scl_yfb\[1030]
Removing Rhs of wire \I2C_1:Net_1109_1\[1018] = \I2C_1:sda_yfb\[1031]
Removing Lhs of wire \I2C_1:scl_x_wire\[1021] = \I2C_1:Net_643_0\[1019]
Removing Lhs of wire \I2C_1:Net_969\[1022] = one[9]
Removing Lhs of wire \I2C_1:Net_968\[1023] = one[9]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[1033] = one[9]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[1036] = one[9]
Removing Lhs of wire tmpOE__SDA_pin_net_0[1044] = one[9]
Removing Lhs of wire tmpOE__SCL_pin_net_0[1049] = one[9]
Removing Lhs of wire Net_14[1053] = Net_373[2]
Removing Rhs of wire Net_23[1057] = \Timer_Stopur:Net_53\[1058]
Removing Rhs of wire Net_23[1057] = \Timer_Stopur:TimerUDB:tc_reg_i\[1090]
Removing Lhs of wire \Timer_Stopur:TimerUDB:ctrl_enable\[1072] = \Timer_Stopur:TimerUDB:control_7\[1064]
Removing Lhs of wire \Timer_Stopur:TimerUDB:ctrl_cmode_1\[1074] = Net_373[2]
Removing Rhs of wire \Timer_Stopur:TimerUDB:timer_enable\[1083] = \Timer_Stopur:TimerUDB:runmode_enable\[1095]
Removing Rhs of wire \Timer_Stopur:TimerUDB:run_mode\[1084] = \Timer_Stopur:TimerUDB:hwEnable\[1085]
Removing Lhs of wire \Timer_Stopur:TimerUDB:run_mode\[1084] = \Timer_Stopur:TimerUDB:control_7\[1064]
Removing Lhs of wire \Timer_Stopur:TimerUDB:trigger_enable\[1087] = one[9]
Removing Lhs of wire \Timer_Stopur:TimerUDB:tc_i\[1089] = \Timer_Stopur:TimerUDB:status_tc\[1086]
Removing Lhs of wire \Timer_Stopur:TimerUDB:capt_fifo_load_int\[1094] = \Timer_Stopur:TimerUDB:capt_fifo_load\[1082]
Removing Lhs of wire \Timer_Stopur:TimerUDB:status_6\[1097] = Net_373[2]
Removing Lhs of wire \Timer_Stopur:TimerUDB:status_5\[1098] = Net_373[2]
Removing Lhs of wire \Timer_Stopur:TimerUDB:status_4\[1099] = Net_373[2]
Removing Lhs of wire \Timer_Stopur:TimerUDB:status_0\[1100] = \Timer_Stopur:TimerUDB:status_tc\[1086]
Removing Lhs of wire \Timer_Stopur:TimerUDB:status_1\[1101] = \Timer_Stopur:TimerUDB:capt_fifo_load\[1082]
Removing Rhs of wire \Timer_Stopur:TimerUDB:status_2\[1102] = \Timer_Stopur:TimerUDB:fifo_full\[1103]
Removing Rhs of wire \Timer_Stopur:TimerUDB:status_3\[1104] = \Timer_Stopur:TimerUDB:fifo_nempty\[1105]
Removing Lhs of wire \Timer_Stopur:TimerUDB:cs_addr_2\[1107] = Net_373[2]
Removing Lhs of wire \Timer_Stopur:TimerUDB:cs_addr_1\[1108] = \Timer_Stopur:TimerUDB:trig_reg\[1096]
Removing Lhs of wire \Timer_Stopur:TimerUDB:cs_addr_0\[1109] = \Timer_Stopur:TimerUDB:per_zero\[1088]
Removing Lhs of wire Net_24[1193] = Net_373[2]
Removing Rhs of wire Net_34[1197] = \Timer_LCD:Net_53\[1198]
Removing Rhs of wire Net_34[1197] = \Timer_LCD:TimerUDB:tc_reg_i\[1230]
Removing Lhs of wire \Timer_LCD:TimerUDB:ctrl_enable\[1212] = \Timer_LCD:TimerUDB:control_7\[1204]
Removing Lhs of wire \Timer_LCD:TimerUDB:ctrl_cmode_1\[1214] = Net_373[2]
Removing Rhs of wire \Timer_LCD:TimerUDB:timer_enable\[1223] = \Timer_LCD:TimerUDB:runmode_enable\[1235]
Removing Rhs of wire \Timer_LCD:TimerUDB:run_mode\[1224] = \Timer_LCD:TimerUDB:hwEnable\[1225]
Removing Lhs of wire \Timer_LCD:TimerUDB:run_mode\[1224] = \Timer_LCD:TimerUDB:control_7\[1204]
Removing Lhs of wire \Timer_LCD:TimerUDB:trigger_enable\[1227] = one[9]
Removing Lhs of wire \Timer_LCD:TimerUDB:tc_i\[1229] = \Timer_LCD:TimerUDB:status_tc\[1226]
Removing Lhs of wire \Timer_LCD:TimerUDB:capt_fifo_load_int\[1234] = \Timer_LCD:TimerUDB:capt_fifo_load\[1222]
Removing Lhs of wire \Timer_LCD:TimerUDB:status_6\[1237] = Net_373[2]
Removing Lhs of wire \Timer_LCD:TimerUDB:status_5\[1238] = Net_373[2]
Removing Lhs of wire \Timer_LCD:TimerUDB:status_4\[1239] = Net_373[2]
Removing Lhs of wire \Timer_LCD:TimerUDB:status_0\[1240] = \Timer_LCD:TimerUDB:status_tc\[1226]
Removing Lhs of wire \Timer_LCD:TimerUDB:status_1\[1241] = \Timer_LCD:TimerUDB:capt_fifo_load\[1222]
Removing Rhs of wire \Timer_LCD:TimerUDB:status_2\[1242] = \Timer_LCD:TimerUDB:fifo_full\[1243]
Removing Rhs of wire \Timer_LCD:TimerUDB:status_3\[1244] = \Timer_LCD:TimerUDB:fifo_nempty\[1245]
Removing Lhs of wire \Timer_LCD:TimerUDB:cs_addr_2\[1247] = Net_373[2]
Removing Lhs of wire \Timer_LCD:TimerUDB:cs_addr_1\[1248] = \Timer_LCD:TimerUDB:trig_reg\[1236]
Removing Lhs of wire \Timer_LCD:TimerUDB:cs_addr_0\[1249] = \Timer_LCD:TimerUDB:per_zero\[1228]
Removing Lhs of wire Net_418[1333] = Net_373[2]
Removing Rhs of wire Net_701[1337] = \Timer4:Net_53\[1338]
Removing Rhs of wire Net_701[1337] = \Timer4:TimerUDB:tc_reg_i\[1370]
Removing Lhs of wire \Timer4:TimerUDB:ctrl_enable\[1352] = \Timer4:TimerUDB:control_7\[1344]
Removing Lhs of wire \Timer4:TimerUDB:ctrl_cmode_1\[1354] = Net_373[2]
Removing Rhs of wire \Timer4:TimerUDB:timer_enable\[1363] = \Timer4:TimerUDB:runmode_enable\[1375]
Removing Rhs of wire \Timer4:TimerUDB:run_mode\[1364] = \Timer4:TimerUDB:hwEnable\[1365]
Removing Lhs of wire \Timer4:TimerUDB:run_mode\[1364] = \Timer4:TimerUDB:control_7\[1344]
Removing Lhs of wire \Timer4:TimerUDB:trigger_enable\[1367] = one[9]
Removing Lhs of wire \Timer4:TimerUDB:tc_i\[1369] = \Timer4:TimerUDB:status_tc\[1366]
Removing Lhs of wire \Timer4:TimerUDB:capt_fifo_load_int\[1374] = \Timer4:TimerUDB:capt_fifo_load\[1362]
Removing Lhs of wire \Timer4:TimerUDB:status_6\[1377] = Net_373[2]
Removing Lhs of wire \Timer4:TimerUDB:status_5\[1378] = Net_373[2]
Removing Lhs of wire \Timer4:TimerUDB:status_4\[1379] = Net_373[2]
Removing Lhs of wire \Timer4:TimerUDB:status_0\[1380] = \Timer4:TimerUDB:status_tc\[1366]
Removing Lhs of wire \Timer4:TimerUDB:status_1\[1381] = \Timer4:TimerUDB:capt_fifo_load\[1362]
Removing Rhs of wire \Timer4:TimerUDB:status_2\[1382] = \Timer4:TimerUDB:fifo_full\[1383]
Removing Rhs of wire \Timer4:TimerUDB:status_3\[1384] = \Timer4:TimerUDB:fifo_nempty\[1385]
Removing Lhs of wire \Timer4:TimerUDB:cs_addr_2\[1387] = Net_373[2]
Removing Lhs of wire \Timer4:TimerUDB:cs_addr_1\[1388] = \Timer4:TimerUDB:trig_reg\[1376]
Removing Lhs of wire \Timer4:TimerUDB:cs_addr_0\[1389] = \Timer4:TimerUDB:per_zero\[1368]
Removing Rhs of wire Net_702[1474] = \Timer5:Net_53\[1479]
Removing Rhs of wire Net_702[1474] = \Timer5:TimerUDB:tc_reg_i\[1511]
Removing Lhs of wire Net_431[1475] = Net_373[2]
Removing Lhs of wire \Timer5:TimerUDB:ctrl_enable\[1493] = \Timer5:TimerUDB:control_7\[1485]
Removing Lhs of wire \Timer5:TimerUDB:ctrl_cmode_1\[1495] = Net_373[2]
Removing Rhs of wire \Timer5:TimerUDB:timer_enable\[1504] = \Timer5:TimerUDB:runmode_enable\[1516]
Removing Rhs of wire \Timer5:TimerUDB:run_mode\[1505] = \Timer5:TimerUDB:hwEnable\[1506]
Removing Lhs of wire \Timer5:TimerUDB:run_mode\[1505] = \Timer5:TimerUDB:control_7\[1485]
Removing Lhs of wire \Timer5:TimerUDB:trigger_enable\[1508] = one[9]
Removing Lhs of wire \Timer5:TimerUDB:tc_i\[1510] = \Timer5:TimerUDB:status_tc\[1507]
Removing Lhs of wire \Timer5:TimerUDB:capt_fifo_load_int\[1515] = \Timer5:TimerUDB:capt_fifo_load\[1503]
Removing Lhs of wire \Timer5:TimerUDB:status_6\[1518] = Net_373[2]
Removing Lhs of wire \Timer5:TimerUDB:status_5\[1519] = Net_373[2]
Removing Lhs of wire \Timer5:TimerUDB:status_4\[1520] = Net_373[2]
Removing Lhs of wire \Timer5:TimerUDB:status_0\[1521] = \Timer5:TimerUDB:status_tc\[1507]
Removing Lhs of wire \Timer5:TimerUDB:status_1\[1522] = \Timer5:TimerUDB:capt_fifo_load\[1503]
Removing Rhs of wire \Timer5:TimerUDB:status_2\[1523] = \Timer5:TimerUDB:fifo_full\[1524]
Removing Rhs of wire \Timer5:TimerUDB:status_3\[1525] = \Timer5:TimerUDB:fifo_nempty\[1526]
Removing Lhs of wire \Timer5:TimerUDB:cs_addr_2\[1528] = Net_373[2]
Removing Lhs of wire \Timer5:TimerUDB:cs_addr_1\[1529] = \Timer5:TimerUDB:trig_reg\[1517]
Removing Lhs of wire \Timer5:TimerUDB:cs_addr_0\[1530] = \Timer5:TimerUDB:per_zero\[1509]
Removing Lhs of wire tmpOE__SPI_int_net_0[1614] = one[9]
Removing Lhs of wire \SPIS:BSPIS:cnt_reset\[1619] = Net_18[1620]
Removing Rhs of wire \SPIS:BSPIS:tx_load\[1622] = \SPIS:BSPIS:dpcounter_zero\[1623]
Removing Lhs of wire \SPIS:BSPIS:prc_clk_src\[1630] = Net_17[978]
Removing Rhs of wire \SPIS:Net_81\[1633] = \SPIS:Net_176\[1724]
Removing Lhs of wire \SPIS:BSPIS:load\[1651] = \SPIS:BSPIS:tx_load\[1622]
Removing Lhs of wire \SPIS:BSPIS:tx_status_2\[1653] = \SPIS:BSPIS:miso_tx_empty_reg_fin\[1643]
Removing Rhs of wire \SPIS:BSPIS:tx_status_1\[1654] = \SPIS:BSPIS:dpMISO_fifo_not_full\[1655]
Removing Lhs of wire \SPIS:BSPIS:tx_status_6\[1656] = \SPIS:BSPIS:byte_complete\[1624]
Removing Lhs of wire \SPIS:BSPIS:rx_status_3\[1659] = \SPIS:BSPIS:dpMOSI_fifo_not_empty\[1658]
Removing Lhs of wire \SPIS:BSPIS:rx_status_5\[1660] = \SPIS:BSPIS:rx_buf_overrun\[1627]
Removing Lhs of wire \SPIS:BSPIS:rx_status_6\[1661] = \SPIS:BSPIS:dpMOSI_fifo_full_reg\[1648]
Removing Lhs of wire \SPIS:BSPIS:tx_status_5\[1662] = Net_373[2]
Removing Lhs of wire \SPIS:BSPIS:tx_status_4\[1663] = Net_373[2]
Removing Lhs of wire \SPIS:BSPIS:tx_status_3\[1664] = Net_373[2]
Removing Lhs of wire \SPIS:BSPIS:rx_status_2\[1665] = Net_373[2]
Removing Lhs of wire \SPIS:BSPIS:rx_status_1\[1666] = Net_373[2]
Removing Lhs of wire \SPIS:BSPIS:rx_status_0\[1667] = Net_373[2]
Removing Lhs of wire \SPIS:BSPIS:mosi_fin\[1668] = \SPIS:Net_75\[1669]
Removing Lhs of wire \SPIS:Net_75\[1669] = Net_16[965]
Removing Lhs of wire \SPIS:BSPIS:reset\[1694] = Net_373[2]
Removing Lhs of wire \SPIS:BSPIS:sR8:Dp:cs_addr_1\[1695] = Net_373[2]
Removing Lhs of wire tmpOE__SS_net_0[1728] = one[9]
Removing Lhs of wire \Timer3:TimerUDB:capture_last\\D\[1733] = Net_373[2]
Removing Lhs of wire \Timer3:TimerUDB:tc_reg_i\\D\[1734] = \Timer3:TimerUDB:status_tc\[37]
Removing Lhs of wire \Timer3:TimerUDB:hwEnable_reg\\D\[1735] = \Timer3:TimerUDB:control_7\[15]
Removing Lhs of wire \Timer3:TimerUDB:capture_out_reg_i\\D\[1736] = \Timer3:TimerUDB:capt_fifo_load\[33]
Removing Lhs of wire \Timer2:TimerUDB:capture_last\\D\[1737] = Net_373[2]
Removing Lhs of wire \Timer2:TimerUDB:tc_reg_i\\D\[1738] = \Timer2:TimerUDB:status_tc\[176]
Removing Lhs of wire \Timer2:TimerUDB:hwEnable_reg\\D\[1739] = \Timer2:TimerUDB:control_7\[154]
Removing Lhs of wire \Timer2:TimerUDB:capture_out_reg_i\\D\[1740] = \Timer2:TimerUDB:capt_fifo_load\[172]
Removing Lhs of wire \Timer1:TimerUDB:capture_last\\D\[1741] = Net_373[2]
Removing Lhs of wire \Timer1:TimerUDB:tc_reg_i\\D\[1742] = \Timer1:TimerUDB:status_tc\[317]
Removing Lhs of wire \Timer1:TimerUDB:hwEnable_reg\\D\[1743] = \Timer1:TimerUDB:control_7\[295]
Removing Lhs of wire \Timer1:TimerUDB:capture_out_reg_i\\D\[1744] = \Timer1:TimerUDB:capt_fifo_load\[313]
Removing Lhs of wire \SPIM_1:BSPIM:dpcounter_one_reg\\D\[1745] = \SPIM_1:BSPIM:dpcounter_one\[464]
Removing Lhs of wire \SPIM_1:BSPIM:so_send_reg\\D\[1746] = \SPIM_1:BSPIM:so_send\[443]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_reg\\D\[1753] = \SPIM_1:BSPIM:mosi_pre_reg\[461]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_from_dp_reg\\D\[1755] = \SPIM_1:BSPIM:mosi_from_dp\[451]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1760] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1775] = \UART_1:BUART:rx_bitclk_pre\[772]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1784] = \UART_1:BUART:rx_parity_error_pre\[849]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1785] = Net_373[2]
Removing Lhs of wire \Timer_Stopur:TimerUDB:capture_last\\D\[1789] = Net_373[2]
Removing Lhs of wire \Timer_Stopur:TimerUDB:tc_reg_i\\D\[1790] = \Timer_Stopur:TimerUDB:status_tc\[1086]
Removing Lhs of wire \Timer_Stopur:TimerUDB:hwEnable_reg\\D\[1791] = \Timer_Stopur:TimerUDB:control_7\[1064]
Removing Lhs of wire \Timer_Stopur:TimerUDB:capture_out_reg_i\\D\[1792] = \Timer_Stopur:TimerUDB:capt_fifo_load\[1082]
Removing Lhs of wire \Timer_LCD:TimerUDB:capture_last\\D\[1793] = Net_373[2]
Removing Lhs of wire \Timer_LCD:TimerUDB:tc_reg_i\\D\[1794] = \Timer_LCD:TimerUDB:status_tc\[1226]
Removing Lhs of wire \Timer_LCD:TimerUDB:hwEnable_reg\\D\[1795] = \Timer_LCD:TimerUDB:control_7\[1204]
Removing Lhs of wire \Timer_LCD:TimerUDB:capture_out_reg_i\\D\[1796] = \Timer_LCD:TimerUDB:capt_fifo_load\[1222]
Removing Lhs of wire \Timer4:TimerUDB:capture_last\\D\[1797] = Net_373[2]
Removing Lhs of wire \Timer4:TimerUDB:tc_reg_i\\D\[1798] = \Timer4:TimerUDB:status_tc\[1366]
Removing Lhs of wire \Timer4:TimerUDB:hwEnable_reg\\D\[1799] = \Timer4:TimerUDB:control_7\[1344]
Removing Lhs of wire \Timer4:TimerUDB:capture_out_reg_i\\D\[1800] = \Timer4:TimerUDB:capt_fifo_load\[1362]
Removing Lhs of wire \Timer5:TimerUDB:capture_last\\D\[1801] = Net_373[2]
Removing Lhs of wire \Timer5:TimerUDB:tc_reg_i\\D\[1802] = \Timer5:TimerUDB:status_tc\[1507]
Removing Lhs of wire \Timer5:TimerUDB:hwEnable_reg\\D\[1803] = \Timer5:TimerUDB:control_7\[1485]
Removing Lhs of wire \Timer5:TimerUDB:capture_out_reg_i\\D\[1804] = \Timer5:TimerUDB:capt_fifo_load\[1503]
Removing Lhs of wire \SPIS:BSPIS:dpcounter_one_reg\\D\[1805] = \SPIS:BSPIS:dpcounter_one_fin\[1625]
Removing Lhs of wire \SPIS:BSPIS:mosi_buf_overrun_fin\\D\[1806] = \SPIS:BSPIS:mosi_buf_overrun_reg\[1628]
Removing Lhs of wire \SPIS:BSPIS:mosi_tmp\\D\[1807] = Net_16[965]

------------------------------------------------------
Aliased 0 equations, 363 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_373' (cost = 0):
Net_373 <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\Timer3:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer3:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer3:TimerUDB:timer_enable\' (cost = 0):
\Timer3:TimerUDB:timer_enable\ <= (\Timer3:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer2:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer2:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer2:TimerUDB:timer_enable\' (cost = 0):
\Timer2:TimerUDB:timer_enable\ <= (\Timer2:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer1:TimerUDB:timer_enable\' (cost = 0):
\Timer1:TimerUDB:timer_enable\ <= (\Timer1:TimerUDB:control_7\);

Note:  Expanding virtual equation for 'Net_635' (cost = 2):
Net_635 <= ((not Net_584 and \SPIM_1:BSPIM:mosi_hs_reg\));

Note:  Expanding virtual equation for '\SPIM_1:BSPIM:dpcounter_one\' (cost = 1):
\SPIM_1:BSPIM:dpcounter_one\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Timer_Stopur:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_Stopur:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Stopur:TimerUDB:timer_enable\' (cost = 0):
\Timer_Stopur:TimerUDB:timer_enable\ <= (\Timer_Stopur:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_LCD:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_LCD:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_LCD:TimerUDB:timer_enable\' (cost = 0):
\Timer_LCD:TimerUDB:timer_enable\ <= (\Timer_LCD:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer4:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer4:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer4:TimerUDB:timer_enable\' (cost = 0):
\Timer4:TimerUDB:timer_enable\ <= (\Timer4:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer5:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer5:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer5:TimerUDB:timer_enable\' (cost = 0):
\Timer5:TimerUDB:timer_enable\ <= (\Timer5:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\SPIS:BSPIS:tx_load\' (cost = 6):
\SPIS:BSPIS:tx_load\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and not \SPIS:BSPIS:count_0\));

Note:  Expanding virtual equation for '\SPIS:BSPIS:byte_complete\' (cost = 1):
\SPIS:BSPIS:byte_complete\ <= ((not \SPIS:BSPIS:dpcounter_one_reg\ and \SPIS:BSPIS:dpcounter_one_fin\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_394 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_394 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_394 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_394 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_394 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 51 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer3:TimerUDB:capt_fifo_load\ to Net_373
Aliasing \Timer2:TimerUDB:capt_fifo_load\ to Net_373
Aliasing \Timer1:TimerUDB:capt_fifo_load\ to Net_373
Aliasing \UART_1:BUART:rx_status_0\ to Net_373
Aliasing \UART_1:BUART:rx_status_6\ to Net_373
Aliasing \Timer_Stopur:TimerUDB:capt_fifo_load\ to Net_373
Aliasing \Timer_LCD:TimerUDB:capt_fifo_load\ to Net_373
Aliasing \Timer4:TimerUDB:capt_fifo_load\ to Net_373
Aliasing \Timer5:TimerUDB:capt_fifo_load\ to Net_373
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to Net_373
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to Net_373
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to Net_373
Removing Lhs of wire \Timer3:TimerUDB:capt_fifo_load\[33] = Net_373[2]
Removing Lhs of wire \Timer3:TimerUDB:trig_reg\[47] = \Timer3:TimerUDB:control_7\[15]
Removing Lhs of wire \Timer2:TimerUDB:capt_fifo_load\[172] = Net_373[2]
Removing Lhs of wire \Timer2:TimerUDB:trig_reg\[186] = \Timer2:TimerUDB:control_7\[154]
Removing Lhs of wire \Timer1:TimerUDB:capt_fifo_load\[313] = Net_373[2]
Removing Lhs of wire \Timer1:TimerUDB:trig_reg\[327] = \Timer1:TimerUDB:control_7\[295]
Removing Lhs of wire \ADC_SAR_1:Net_188\[608] = \ADC_SAR_1:Net_385\[606]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[736] = \UART_1:BUART:rx_bitclk\[784]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[835] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[844] = Net_373[2]
Removing Lhs of wire \Timer_Stopur:TimerUDB:capt_fifo_load\[1082] = Net_373[2]
Removing Lhs of wire \Timer_Stopur:TimerUDB:trig_reg\[1096] = \Timer_Stopur:TimerUDB:control_7\[1064]
Removing Lhs of wire \Timer_LCD:TimerUDB:capt_fifo_load\[1222] = Net_373[2]
Removing Lhs of wire \Timer_LCD:TimerUDB:trig_reg\[1236] = \Timer_LCD:TimerUDB:control_7\[1204]
Removing Lhs of wire \Timer4:TimerUDB:capt_fifo_load\[1362] = Net_373[2]
Removing Lhs of wire \Timer4:TimerUDB:trig_reg\[1376] = \Timer4:TimerUDB:control_7\[1344]
Removing Lhs of wire \Timer5:TimerUDB:capt_fifo_load\[1503] = Net_373[2]
Removing Lhs of wire \Timer5:TimerUDB:trig_reg\[1517] = \Timer5:TimerUDB:control_7\[1485]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1767] = \UART_1:BUART:tx_ctrl_mark_last\[727]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1779] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1780] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1782] = Net_373[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1783] = \UART_1:BUART:rx_markspace_pre\[848]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1788] = \UART_1:BUART:rx_parity_bit\[854]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_394 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_394 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\E5PRJ3\ProjektMain\Hovedprogram.cydsn\Hovedprogram.cyprj -dcpsoc3 Hovedprogram.v -verilog
</CYPRESSTAG>
<<<<<<< HEAD
Warp synthesis phase: Elapsed time ==> 3s.750ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 05 May 2020 22:54:52
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\E5PRJ3\ProjektMain\Hovedprogram.cydsn\Hovedprogram.cyprj -d CY8C5888LTI-LP097 Hovedprogram.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.196ms
=======
Warp synthesis phase: Elapsed time ==> 3s.359ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1356, Family: PSoC3, Started at: Wednesday, 06 May 2020 00:07:27
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cring\Documents\GitHub\E5PRJ3\ProjektMain\Hovedprogram.cydsn\Hovedprogram.cyprj -d CY8C5888LTI-LP097 Hovedprogram.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.032ms
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer3:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer3:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer2:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer2:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Stopur:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Stopur:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer_LCD:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_LCD:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer4:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer4:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer5:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer5:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SPIM_1_IntClock'. Fanout=1, Signal=\SPIM_1:Net_276\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_385\
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'SPIS_IntClock'. Fanout=1, Signal=\SPIS:Net_81\
    Digital Clock 3: Automatic-assigning  clock 'timer_clock_1'. Fanout=14, Signal=Net_749
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer3:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer3:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SPIM_1:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Stopur:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Stopur:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_LCD:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_LCD:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer4:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer4:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer5:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer5:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: SPIS_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIS_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: SCLK(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: SCLK(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK(0):iocell.fb, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LEDdata2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDdata2(0)__PA ,
            pin_input => Net_722 ,
            pad => LEDdata2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDdata(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDdata(0)__PA ,
            pin_input => Net_721 ,
            pad => LEDdata(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_394 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_389 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAR_p2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAR_p2(0)__PA ,
            analog_term => Net_578 ,
            pad => SAR_p2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            fb => Net_445 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAR_p1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAR_p1(0)__PA ,
            analog_term => Net_577 ,
            pad => SAR_p1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            fb => Net_16 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            pin_input => Net_750 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            fb => Net_17 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_pin(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            pin_input => \I2C_1:sda_x_wire\ ,
            pad => SDA_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_pin(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            pin_input => \I2C_1:Net_643_0\ ,
            pad => SCL_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_int(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_int(0)__PA ,
            pad => SPI_int(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            fb => Net_18 ,
            pad => SS(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer3:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer3:TimerUDB:control_7\ * \Timer3:TimerUDB:per_zero\
        );
        Output = \Timer3:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:TimerUDB:control_7\ * \Timer2:TimerUDB:per_zero\
        );
        Output = \Timer2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:TimerUDB:control_7\ * \Timer1:TimerUDB:per_zero\
        );
        Output = \Timer1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:dpcounter_one\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:dpcounter_one\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_389, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_389 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_394 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_721, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_584 * \SPIM_1:BSPIM:mosi_hs_reg\ * !Net_637
        );
        Output = Net_721 (fanout=1)

    MacroCell: Name=Net_722, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_584 * \SPIM_1:BSPIM:mosi_hs_reg\ * Net_637
        );
        Output = Net_722 (fanout=1)

    MacroCell: Name=\Timer_Stopur:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Stopur:TimerUDB:control_7\ * 
              \Timer_Stopur:TimerUDB:per_zero\
        );
        Output = \Timer_Stopur:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_LCD:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_LCD:TimerUDB:control_7\ * \Timer_LCD:TimerUDB:per_zero\
        );
        Output = \Timer_LCD:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer4:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer4:TimerUDB:control_7\ * \Timer4:TimerUDB:per_zero\
        );
        Output = \Timer4:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer5:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer5:TimerUDB:control_7\ * \Timer5:TimerUDB:per_zero\
        );
        Output = \Timer5:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_18
        );
        Output = \SPIS:BSPIS:inv_ss\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * !\SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:tx_load\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=Net_750, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_18 * \SPIS:BSPIS:miso_from_dp\
        );
        Output = Net_750 (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpMOSI_fifo_full\ * !\SPIS:BSPIS:count_3\ * 
              !\SPIS:BSPIS:count_2\ * !\SPIS:BSPIS:count_1\ * 
              !\SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\ * 
              \SPIS:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:dpcounter_one\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:dpcounter_one\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_16 * !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * !\SPIS:BSPIS:count_0\
            + \SPIS:BSPIS:count_3\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_2\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_1\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_0\ * \SPIS:BSPIS:mosi_tmp\
        );
        Output = \SPIS:BSPIS:mosi_to_dp\ (fanout=1)

    MacroCell: Name=Net_628, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer3:TimerUDB:control_7\ * \Timer3:TimerUDB:per_zero\
        );
        Output = Net_628 (fanout=1)

    MacroCell: Name=Net_632, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:TimerUDB:control_7\ * \Timer2:TimerUDB:per_zero\
        );
        Output = Net_632 (fanout=1)

    MacroCell: Name=Net_360, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:TimerUDB:control_7\ * \Timer1:TimerUDB:per_zero\
        );
        Output = Net_360 (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:is_spi_done\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:is_spi_done\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=Net_584, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !Net_584
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * Net_584
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !Net_584
        );
        Output = Net_584 (fanout=3)

    MacroCell: Name=\SPIM_1:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:mosi_from_dp\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:mosi_from_dp_reg\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:mosi_hs_reg\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:mosi_from_dp\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:mosi_hs_reg\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:mosi_hs_reg\
        );
        Output = \SPIM_1:BSPIM:mosi_hs_reg\ (fanout=3)

    MacroCell: Name=\SPIM_1:BSPIM:mosi_pre_reg\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:ld_ident\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:mosi_pre_reg\ * \SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:mosi_pre_reg\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:mosi_from_dp\ * \SPIM_1:BSPIM:mosi_pre_reg\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:mosi_pre_reg\
            + !\SPIM_1:BSPIM:mosi_from_dp\ * !\SPIM_1:BSPIM:mosi_pre_reg\
        );
        Output = \SPIM_1:BSPIM:mosi_pre_reg\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = \SPIM_1:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:is_spi_done\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * \SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:tx_status_1\ * !\SPIM_1:BSPIM:is_spi_done\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:is_spi_done\
        );
        Output = \SPIM_1:BSPIM:is_spi_done\ (fanout=4)

    MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:is_spi_done\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:ld_ident\ (fanout=2)

    MacroCell: Name=Net_583, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * !Net_583
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = Net_583 (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_394
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_394 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_394 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_394
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_394 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_394 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_394
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_394
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Stopur:TimerUDB:control_7\ * 
              \Timer_Stopur:TimerUDB:per_zero\
        );
        Output = Net_23 (fanout=1)

    MacroCell: Name=Net_34, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_LCD:TimerUDB:control_7\ * \Timer_LCD:TimerUDB:per_zero\
        );
        Output = Net_34 (fanout=1)

    MacroCell: Name=Net_701, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer4:TimerUDB:control_7\ * \Timer4:TimerUDB:per_zero\
        );
        Output = Net_701 (fanout=1)

    MacroCell: Name=Net_702, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer5:TimerUDB:control_7\ * \Timer5:TimerUDB:per_zero\
        );
        Output = Net_702 (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16
        );
        Output = \SPIS:BSPIS:mosi_tmp\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer3:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer3:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer3:TimerUDB:per_zero\ ,
            chain_out => \Timer3:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer3:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer3:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer3:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer3:TimerUDB:per_zero\ ,
            z0_comb => \Timer3:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer3:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer3:TimerUDB:status_2\ ,
            chain_in => \Timer3:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer3:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer2:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer2:TimerUDB:per_zero\ ,
            chain_out => \Timer2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer2:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer2:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer2:TimerUDB:per_zero\ ,
            z0_comb => \Timer2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer2:TimerUDB:status_2\ ,
            chain_in => \Timer2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer2:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer1:TimerUDB:per_zero\ ,
            chain_out => \Timer1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer1:TimerUDB:per_zero\ ,
            z0_comb => \Timer1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer1:TimerUDB:status_2\ ,
            chain_in => \Timer1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer1:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            chain_out => \SPIM_1:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001100011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIM_1:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ ,
            chain_in => \SPIM_1:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000000001111000000001111111111111111000000000010001100001100101100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIM_1:BSPIM:sR16:Dp:u0\

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_Stopur:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer_Stopur:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Stopur:TimerUDB:per_zero\ ,
            chain_out => \Timer_Stopur:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Stopur:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Stopur:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer_Stopur:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Stopur:TimerUDB:per_zero\ ,
            z0_comb => \Timer_Stopur:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Stopur:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Stopur:TimerUDB:status_2\ ,
            chain_in => \Timer_Stopur:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Stopur:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_LCD:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer_LCD:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_LCD:TimerUDB:per_zero\ ,
            chain_out => \Timer_LCD:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_LCD:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_LCD:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer_LCD:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_LCD:TimerUDB:per_zero\ ,
            z0_comb => \Timer_LCD:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_LCD:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_LCD:TimerUDB:status_2\ ,
            chain_in => \Timer_LCD:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_LCD:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer4:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer4:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer4:TimerUDB:per_zero\ ,
            chain_out => \Timer4:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer4:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer4:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer4:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer4:TimerUDB:per_zero\ ,
            z0_comb => \Timer4:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer4:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer4:TimerUDB:status_2\ ,
            chain_in => \Timer4:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer4:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer5:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer5:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer5:TimerUDB:per_zero\ ,
            chain_out => \Timer5:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer5:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer5:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_749 ,
            cs_addr_1 => \Timer5:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer5:TimerUDB:per_zero\ ,
            z0_comb => \Timer5:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer5:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer5:TimerUDB:status_2\ ,
            chain_in => \Timer5:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer5:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\SPIS:BSPIS:sR8:Dp:u0\
        PORT MAP (
            clock => Net_17 ,
            cs_addr_2 => \SPIS:BSPIS:inv_ss\ ,
            cs_addr_0 => \SPIS:BSPIS:tx_load\ ,
            route_si => \SPIS:BSPIS:mosi_to_dp\ ,
            f1_load => \SPIS:BSPIS:tx_load\ ,
            so_comb => \SPIS:BSPIS:miso_from_dp\ ,
            f0_bus_stat_comb => \SPIS:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer3:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_749 ,
            status_3 => \Timer3:TimerUDB:status_3\ ,
            status_2 => \Timer3:TimerUDB:status_2\ ,
            status_0 => \Timer3:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_749 ,
            status_3 => \Timer2:TimerUDB:status_3\ ,
            status_2 => \Timer2:TimerUDB:status_2\ ,
            status_0 => \Timer2:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_749 ,
            status_3 => \Timer1:TimerUDB:status_3\ ,
            status_2 => \Timer1:TimerUDB:status_2\ ,
            status_0 => \Timer1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_1:BSPIM:dpcounter_one\ ,
            status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_1:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_22 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Stopur:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_749 ,
            status_3 => \Timer_Stopur:TimerUDB:status_3\ ,
            status_2 => \Timer_Stopur:TimerUDB:status_2\ ,
            status_0 => \Timer_Stopur:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_LCD:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_749 ,
            status_3 => \Timer_LCD:TimerUDB:status_3\ ,
            status_2 => \Timer_LCD:TimerUDB:status_2\ ,
            status_0 => \Timer_LCD:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer4:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_749 ,
            status_3 => \Timer4:TimerUDB:status_3\ ,
            status_2 => \Timer4:TimerUDB:status_2\ ,
            status_0 => \Timer4:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer5:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_749 ,
            status_3 => \Timer5:TimerUDB:status_3\ ,
            status_2 => \Timer5:TimerUDB:status_2\ ,
            status_0 => \Timer5:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:TxStsReg\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            status_6 => \SPIS:BSPIS:byte_complete\ ,
            status_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS:BSPIS:tx_status_1\ ,
            status_0 => \SPIS:BSPIS:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:RxStsReg\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            status_6 => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS:BSPIS:rx_buf_overrun\ ,
            status_4 => \SPIS:BSPIS:rx_status_4\ ,
            status_3 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
            interrupt => Net_30 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS:BSPIS:sync_1\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:dpcounter_one\ ,
            out => \SPIS:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_2\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
            out => \SPIS:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_3\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:mosi_buf_overrun\ ,
            out => \SPIS:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:sync_4\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:dpMOSI_fifo_full\ ,
            out => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_749 ,
            control_7 => \Timer3:TimerUDB:control_7\ ,
            control_6 => \Timer3:TimerUDB:control_6\ ,
            control_5 => \Timer3:TimerUDB:control_5\ ,
            control_4 => \Timer3:TimerUDB:control_4\ ,
            control_3 => \Timer3:TimerUDB:control_3\ ,
            control_2 => \Timer3:TimerUDB:control_2\ ,
            control_1 => \Timer3:TimerUDB:control_1\ ,
            control_0 => \Timer3:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_749 ,
            control_7 => \Timer2:TimerUDB:control_7\ ,
            control_6 => \Timer2:TimerUDB:control_6\ ,
            control_5 => \Timer2:TimerUDB:control_5\ ,
            control_4 => \Timer2:TimerUDB:control_4\ ,
            control_3 => \Timer2:TimerUDB:control_3\ ,
            control_2 => \Timer2:TimerUDB:control_2\ ,
            control_1 => \Timer2:TimerUDB:control_1\ ,
            control_0 => \Timer2:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_749 ,
            control_7 => \Timer1:TimerUDB:control_7\ ,
            control_6 => \Timer1:TimerUDB:control_6\ ,
            control_5 => \Timer1:TimerUDB:control_5\ ,
            control_4 => \Timer1:TimerUDB:control_4\ ,
            control_3 => \Timer1:TimerUDB:control_3\ ,
            control_2 => \Timer1:TimerUDB:control_2\ ,
            control_1 => \Timer1:TimerUDB:control_1\ ,
            control_0 => \Timer1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SPIMOutCtrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SPIMOutCtrl:control_7\ ,
            control_6 => \SPIMOutCtrl:control_6\ ,
            control_5 => \SPIMOutCtrl:control_5\ ,
            control_4 => \SPIMOutCtrl:control_4\ ,
            control_3 => \SPIMOutCtrl:control_3\ ,
            control_2 => \SPIMOutCtrl:control_2\ ,
            control_1 => \SPIMOutCtrl:control_1\ ,
            control_0 => Net_637 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer_Stopur:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_749 ,
            control_7 => \Timer_Stopur:TimerUDB:control_7\ ,
            control_6 => \Timer_Stopur:TimerUDB:control_6\ ,
            control_5 => \Timer_Stopur:TimerUDB:control_5\ ,
            control_4 => \Timer_Stopur:TimerUDB:control_4\ ,
            control_3 => \Timer_Stopur:TimerUDB:control_3\ ,
            control_2 => \Timer_Stopur:TimerUDB:control_2\ ,
            control_1 => \Timer_Stopur:TimerUDB:control_1\ ,
            control_0 => \Timer_Stopur:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_LCD:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_749 ,
            control_7 => \Timer_LCD:TimerUDB:control_7\ ,
            control_6 => \Timer_LCD:TimerUDB:control_6\ ,
            control_5 => \Timer_LCD:TimerUDB:control_5\ ,
            control_4 => \Timer_LCD:TimerUDB:control_4\ ,
            control_3 => \Timer_LCD:TimerUDB:control_3\ ,
            control_2 => \Timer_LCD:TimerUDB:control_2\ ,
            control_1 => \Timer_LCD:TimerUDB:control_1\ ,
            control_0 => \Timer_LCD:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_749 ,
            control_7 => \Timer4:TimerUDB:control_7\ ,
            control_6 => \Timer4:TimerUDB:control_6\ ,
            control_5 => \Timer4:TimerUDB:control_5\ ,
            control_4 => \Timer4:TimerUDB:control_4\ ,
            control_3 => \Timer4:TimerUDB:control_3\ ,
            control_2 => \Timer4:TimerUDB:control_2\ ,
            control_1 => \Timer4:TimerUDB:control_1\ ,
            control_0 => \Timer4:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_749 ,
            control_7 => \Timer5:TimerUDB:control_7\ ,
            control_6 => \Timer5:TimerUDB:control_6\ ,
            control_5 => \Timer5:TimerUDB:control_5\ ,
            control_4 => \Timer5:TimerUDB:control_4\ ,
            control_3 => \Timer5:TimerUDB:control_3\ ,
            control_2 => \Timer5:TimerUDB:control_2\ ,
            control_1 => \Timer5:TimerUDB:control_1\ ,
            control_0 => \Timer5:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM_1:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            enable => \SPIM_1:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_1:BSPIM:count_6\ ,
            count_5 => \SPIM_1:BSPIM:count_5\ ,
            count_4 => \SPIM_1:BSPIM:count_4\ ,
            count_3 => \SPIM_1:BSPIM:count_3\ ,
            count_2 => \SPIM_1:BSPIM:count_2\ ,
            count_1 => \SPIM_1:BSPIM:count_1\ ,
            count_0 => \SPIM_1:BSPIM:count_0\ ,
            tc => \SPIM_1:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0010111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIS:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_17 ,
            reset => Net_18 ,
            enable => \SPIS:BSPIS:inv_ss\ ,
            count_6 => \SPIS:BSPIS:count_6\ ,
            count_5 => \SPIS:BSPIS:count_5\ ,
            count_4 => \SPIS:BSPIS:count_4\ ,
            count_3 => \SPIS:BSPIS:count_3\ ,
            count_2 => \SPIS:BSPIS:count_2\ ,
            count_1 => \SPIS:BSPIS:count_1\ ,
            count_0 => \SPIS:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_LED_ring
        PORT MAP (
            interrupt => Net_628 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_LED_pulse
        PORT MAP (
            interrupt => Net_632 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_LED_refreshrate
        PORT MAP (
            interrupt => Net_360 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_744 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_uart_rx
        PORT MAP (
            interrupt => Net_22 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_445 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_refreshrate_LCD
        PORT MAP (
            interrupt => Net_34 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_BlinkLED
        PORT MAP (
            interrupt => Net_701 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_delay
        PORT MAP (
            interrupt => Net_702 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\SPIS:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =rx_isr
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :   17 :   31 :   48 : 35.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   70 :  122 :  192 : 36.46 %
  Unique P-terms              :  114 :  270 :  384 : 29.69 %
  Total P-terms               :  133 :      :      :        
  Datapath Cells              :   20 :    4 :   24 : 83.33 %
  Status Cells                :   17 :    7 :   24 : 70.83 %
    StatusI Registers         :   13 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
<<<<<<< HEAD
Technology Mapping: Elapsed time ==> 0s.353ms
Tech Mapping phase: Elapsed time ==> 0s.467ms
=======
Technology Mapping: Elapsed time ==> 0s.185ms
Tech Mapping phase: Elapsed time ==> 0s.242ms
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(0)][IoId=(5)] : LEDdata(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LEDdata2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : MISO(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : MOSI(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Pin_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SAR_p1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SAR_p2(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : SCLK(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_pin(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_pin(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SPI_int(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : SS(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\
Log: apr.M0058: The analog placement iterative improvement is 47% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(0)][IoId=(5)] : LEDdata(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LEDdata2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : MISO(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : MOSI(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Pin_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SAR_p1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SAR_p2(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : SCLK(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_pin(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_pin(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SPI_int(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : SS(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\

<<<<<<< HEAD
Analog Placement phase: Elapsed time ==> 1s.636ms
=======
Analog Placement phase: Elapsed time ==> 1s.495ms
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_748 {
    sar_0_vplus
  }
  Net: Net_577 {
    p0_2
  }
  Net: Net_578 {
    p0_7
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_209\ {
  }
  Net: \ADC_SAR_1:Net_233\ {
    common_vref_1024
    sar_0_vref_1024
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref
  }
  Net: AmuxNet::PlayerSelect {
    sar_0_vplus
    agl7_x_sar_0_vplus
    agl7
    agl7_x_p0_7
    agl6_x_sar_0_vplus
    agl6
    agl6_x_p0_2
    p0_7
    p0_2
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  common_vref_1024                                 -> \ADC_SAR_1:Net_233\
  sar_0_vref_1024                                  -> \ADC_SAR_1:Net_233\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC_SAR_1:Net_233\
  sar_0_vref                                       -> \ADC_SAR_1:Net_233\
  sar_0_vplus                                      -> Net_748
  p0_2                                             -> Net_577
  p0_7                                             -> Net_578
  agl7_x_sar_0_vplus                               -> AmuxNet::PlayerSelect
  agl7                                             -> AmuxNet::PlayerSelect
  agl7_x_p0_7                                      -> AmuxNet::PlayerSelect
  agl6_x_sar_0_vplus                               -> AmuxNet::PlayerSelect
  agl6                                             -> AmuxNet::PlayerSelect
  agl6_x_p0_2                                      -> AmuxNet::PlayerSelect
}
Mux Info {
  Mux: PlayerSelect {
     Mouth: Net_748
     Guts:  AmuxNet::PlayerSelect
     IsSingleSwitching: True
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_577
      Outer: agl6_x_p0_2
      Inner: agl6_x_sar_0_vplus
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_578
      Outer: agl7_x_p0_7
      Inner: agl7_x_sar_0_vplus
      Path {
        p0_7
        agl7_x_p0_7
        agl7
        agl7_x_sar_0_vplus
        sar_0_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
<<<<<<< HEAD
Analog Code Generation phase: Elapsed time ==> 0s.286ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.4 sec.
=======
Analog Code Generation phase: Elapsed time ==> 0s.236ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.9 sec.
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   45 :    3 :   48 :  93.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.09
                   Pterms :            2.96
               Macrocells :            1.56
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
<<<<<<< HEAD
PLD Packing: Elapsed time ==> 0s.002ms
=======
PLD Packing: Elapsed time ==> 0s.001ms
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<<<<<<< HEAD
Partitioning: Elapsed time ==> 0s.244ms
=======
Partitioning: Elapsed time ==> 0s.184ms
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       8.83 :       2.92
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_394
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_394 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_394 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_394 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_394
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer4:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer4:TimerUDB:control_7\ * \Timer4:TimerUDB:per_zero\
        );
        Output = \Timer4:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_394 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_394
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_394
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer4:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer4:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer4:TimerUDB:per_zero\ ,
        z0_comb => \Timer4:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer4:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer4:TimerUDB:status_2\ ,
        chain_in => \Timer4:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer4:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer4:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_749 ,
        status_3 => \Timer4:TimerUDB:status_3\ ,
        status_2 => \Timer4:TimerUDB:status_2\ ,
        status_0 => \Timer4:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_702, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer5:TimerUDB:control_7\ * \Timer5:TimerUDB:per_zero\
        );
        Output = Net_702 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer5:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer5:TimerUDB:control_7\ * \Timer5:TimerUDB:per_zero\
        );
        Output = \Timer5:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_394 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer5:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer5:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer5:TimerUDB:per_zero\ ,
        z0_comb => \Timer5:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer5:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer5:TimerUDB:status_2\ ,
        chain_in => \Timer5:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer5:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer5:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_749 ,
        status_3 => \Timer5:TimerUDB:status_3\ ,
        status_2 => \Timer5:TimerUDB:status_2\ ,
        status_0 => \Timer5:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_749 ,
        control_7 => \Timer5:TimerUDB:control_7\ ,
        control_6 => \Timer5:TimerUDB:control_6\ ,
        control_5 => \Timer5:TimerUDB:control_5\ ,
        control_4 => \Timer5:TimerUDB:control_4\ ,
        control_3 => \Timer5:TimerUDB:control_3\ ,
        control_2 => \Timer5:TimerUDB:control_2\ ,
        control_1 => \Timer5:TimerUDB:control_1\ ,
        control_0 => \Timer5:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Stopur:TimerUDB:control_7\ * 
              \Timer_Stopur:TimerUDB:per_zero\
        );
        Output = Net_23 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_34, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_LCD:TimerUDB:control_7\ * \Timer_LCD:TimerUDB:per_zero\
        );
        Output = Net_34 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_583, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * !Net_583
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = Net_583 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_LCD:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer_LCD:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_LCD:TimerUDB:per_zero\ ,
        chain_out => \Timer_LCD:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_LCD:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer_Stopur:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_749 ,
        control_7 => \Timer_Stopur:TimerUDB:control_7\ ,
        control_6 => \Timer_Stopur:TimerUDB:control_6\ ,
        control_5 => \Timer_Stopur:TimerUDB:control_5\ ,
        control_4 => \Timer_Stopur:TimerUDB:control_4\ ,
        control_3 => \Timer_Stopur:TimerUDB:control_3\ ,
        control_2 => \Timer_Stopur:TimerUDB:control_2\ ,
        control_1 => \Timer_Stopur:TimerUDB:control_1\ ,
        control_0 => \Timer_Stopur:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=10, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:is_spi_done\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Stopur:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Stopur:TimerUDB:control_7\ * 
              \Timer_Stopur:TimerUDB:per_zero\
        );
        Output = \Timer_Stopur:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Stopur:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer_Stopur:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Stopur:TimerUDB:per_zero\ ,
        z0_comb => \Timer_Stopur:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Stopur:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Stopur:TimerUDB:status_2\ ,
        chain_in => \Timer_Stopur:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Stopur:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_Stopur:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_749 ,
        status_3 => \Timer_Stopur:TimerUDB:status_3\ ,
        status_2 => \Timer_Stopur:TimerUDB:status_2\ ,
        status_0 => \Timer_Stopur:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=10, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:is_spi_done\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * \SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:tx_status_1\ * !\SPIM_1:BSPIM:is_spi_done\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:is_spi_done\
        );
        Output = \SPIM_1:BSPIM:is_spi_done\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer4:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer4:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer4:TimerUDB:per_zero\ ,
        chain_out => \Timer4:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer4:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_22 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_701, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer4:TimerUDB:control_7\ * \Timer4:TimerUDB:per_zero\
        );
        Output = Net_701 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer5:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer5:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer5:TimerUDB:per_zero\ ,
        chain_out => \Timer5:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer5:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_749 ,
        control_7 => \Timer4:TimerUDB:control_7\ ,
        control_6 => \Timer4:TimerUDB:control_6\ ,
        control_5 => \Timer4:TimerUDB:control_5\ ,
        control_4 => \Timer4:TimerUDB:control_4\ ,
        control_3 => \Timer4:TimerUDB:control_3\ ,
        control_2 => \Timer4:TimerUDB:control_2\ ,
        control_1 => \Timer4:TimerUDB:control_1\ ,
        control_0 => \Timer4:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:ld_ident\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_LCD:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_LCD:TimerUDB:control_7\ * \Timer_LCD:TimerUDB:per_zero\
        );
        Output = \Timer_LCD:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_389, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_389 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_LCD:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer_LCD:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_LCD:TimerUDB:per_zero\ ,
        z0_comb => \Timer_LCD:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_LCD:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_LCD:TimerUDB:status_2\ ,
        chain_in => \Timer_LCD:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_LCD:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_LCD:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_749 ,
        status_3 => \Timer_LCD:TimerUDB:status_3\ ,
        status_2 => \Timer_LCD:TimerUDB:status_2\ ,
        status_0 => \Timer_LCD:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_LCD:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_749 ,
        control_7 => \Timer_LCD:TimerUDB:control_7\ ,
        control_6 => \Timer_LCD:TimerUDB:control_6\ ,
        control_5 => \Timer_LCD:TimerUDB:control_5\ ,
        control_4 => \Timer_LCD:TimerUDB:control_4\ ,
        control_3 => \Timer_LCD:TimerUDB:control_3\ ,
        control_2 => \Timer_LCD:TimerUDB:control_2\ ,
        control_1 => \Timer_LCD:TimerUDB:control_1\ ,
        control_0 => \Timer_LCD:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=10, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:is_spi_done\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:dpcounter_one\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:dpcounter_one\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Stopur:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer_Stopur:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Stopur:TimerUDB:per_zero\ ,
        chain_out => \Timer_Stopur:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Stopur:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_1:BSPIM:dpcounter_one\ ,
        status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_1:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:is_spi_done\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:mosi_pre_reg\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:ld_ident\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:mosi_pre_reg\ * \SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:mosi_pre_reg\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:mosi_from_dp\ * \SPIM_1:BSPIM:mosi_pre_reg\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:mosi_pre_reg\
            + !\SPIM_1:BSPIM:mosi_from_dp\ * !\SPIM_1:BSPIM:mosi_pre_reg\
        );
        Output = \SPIM_1:BSPIM:mosi_pre_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIM_1:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        enable => \SPIM_1:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_1:BSPIM:count_6\ ,
        count_5 => \SPIM_1:BSPIM:count_5\ ,
        count_4 => \SPIM_1:BSPIM:count_4\ ,
        count_3 => \SPIM_1:BSPIM:count_3\ ,
        count_2 => \SPIM_1:BSPIM:count_2\ ,
        count_1 => \SPIM_1:BSPIM:count_1\ ,
        count_0 => \SPIM_1:BSPIM:count_0\ ,
        tc => \SPIM_1:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0010111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:TimerUDB:control_7\ * \Timer1:TimerUDB:per_zero\
        );
        Output = \Timer1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_360, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:TimerUDB:control_7\ * \Timer1:TimerUDB:per_zero\
        );
        Output = Net_360 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer1:TimerUDB:per_zero\ ,
        chain_out => \Timer1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer1:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\Timer1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_749 ,
        status_3 => \Timer1:TimerUDB:status_3\ ,
        status_2 => \Timer1:TimerUDB:status_2\ ,
        status_0 => \Timer1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_749 ,
        control_7 => \Timer1:TimerUDB:control_7\ ,
        control_6 => \Timer1:TimerUDB:control_6\ ,
        control_5 => \Timer1:TimerUDB:control_5\ ,
        control_4 => \Timer1:TimerUDB:control_4\ ,
        control_3 => \Timer1:TimerUDB:control_3\ ,
        control_2 => \Timer1:TimerUDB:control_2\ ,
        control_1 => \Timer1:TimerUDB:control_1\ ,
        control_0 => \Timer1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:dpcounter_one\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * \SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:dpcounter_one\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIS:BSPIS:RxStsReg\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        status_6 => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS:BSPIS:rx_buf_overrun\ ,
        status_4 => \SPIS:BSPIS:rx_status_4\ ,
        status_3 => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
        interrupt => Net_30 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:TimerUDB:control_7\ * \Timer2:TimerUDB:per_zero\
        );
        Output = \Timer2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer2:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer2:TimerUDB:per_zero\ ,
        z0_comb => \Timer2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer2:TimerUDB:status_2\ ,
        chain_in => \Timer2:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer2:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_749 ,
        status_3 => \Timer2:TimerUDB:status_3\ ,
        status_2 => \Timer2:TimerUDB:status_2\ ,
        status_0 => \Timer2:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_749 ,
        control_7 => \Timer3:TimerUDB:control_7\ ,
        control_6 => \Timer3:TimerUDB:control_6\ ,
        control_5 => \Timer3:TimerUDB:control_5\ ,
        control_4 => \Timer3:TimerUDB:control_4\ ,
        control_3 => \Timer3:TimerUDB:control_3\ ,
        control_2 => \Timer3:TimerUDB:control_2\ ,
        control_1 => \Timer3:TimerUDB:control_1\ ,
        control_0 => \Timer3:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer3:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer3:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer3:TimerUDB:per_zero\ ,
        chain_out => \Timer3:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer3:TimerUDB:sT16:timerdp:u1\

synccell: Name =\SPIS:BSPIS:sync_1\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:dpcounter_one\ ,
        out => \SPIS:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=6, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        chain_out => \SPIM_1:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001100011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIM_1:BSPIM:sR16:Dp:u1\

statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_16 * !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * !\SPIS:BSPIS:count_0\
            + \SPIS:BSPIS:count_3\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_2\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_1\ * \SPIS:BSPIS:mosi_tmp\
            + \SPIS:BSPIS:count_0\ * \SPIS:BSPIS:mosi_tmp\
        );
        Output = \SPIS:BSPIS:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_750, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_18 * \SPIS:BSPIS:miso_from_dp\
        );
        Output = Net_750 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16
        );
        Output = \SPIS:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:inv_ss\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_18
        );
        Output = \SPIS:BSPIS:inv_ss\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer1:TimerUDB:per_zero\ ,
        z0_comb => \Timer1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer1:TimerUDB:status_2\ ,
        chain_in => \Timer1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer1:TimerUDB:sT16:timerdp:u0\

count7cell: Name =\SPIS:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_17 ,
        reset => Net_18 ,
        enable => \SPIS:BSPIS:inv_ss\ ,
        count_6 => \SPIS:BSPIS:count_6\ ,
        count_5 => \SPIS:BSPIS:count_5\ ,
        count_4 => \SPIS:BSPIS:count_4\ ,
        count_3 => \SPIS:BSPIS:count_3\ ,
        count_2 => \SPIS:BSPIS:count_2\ ,
        count_1 => \SPIS:BSPIS:count_1\ ,
        count_0 => \SPIS:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpMOSI_fifo_full\ * !\SPIS:BSPIS:count_3\ * 
              !\SPIS:BSPIS:count_2\ * !\SPIS:BSPIS:count_1\ * 
              !\SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:count_3\ * !\SPIS:BSPIS:count_2\ * 
              !\SPIS:BSPIS:count_1\ * !\SPIS:BSPIS:count_0\
        );
        Output = \SPIS:BSPIS:tx_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIS:BSPIS:sR8:Dp:u0\
    PORT MAP (
        clock => Net_17 ,
        cs_addr_2 => \SPIS:BSPIS:inv_ss\ ,
        cs_addr_0 => \SPIS:BSPIS:tx_load\ ,
        route_si => \SPIS:BSPIS:mosi_to_dp\ ,
        f1_load => \SPIS:BSPIS:tx_load\ ,
        so_comb => \SPIS:BSPIS:miso_from_dp\ ,
        f0_bus_stat_comb => \SPIS:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS:BSPIS:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_3\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:mosi_buf_overrun\ ,
        out => \SPIS:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_4\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:dpMOSI_fifo_full\ ,
        out => \SPIS:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:sync_2\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:dpMISO_fifo_empty\ ,
        out => \SPIS:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:dpcounter_one_reg\ * 
              \SPIS:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer2:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer2:TimerUDB:per_zero\ ,
        chain_out => \Timer2:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer2:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\SPIS:BSPIS:TxStsReg\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        status_6 => \SPIS:BSPIS:byte_complete\ ,
        status_2 => \SPIS:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS:BSPIS:tx_status_1\ ,
        status_0 => \SPIS:BSPIS:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer3:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer3:TimerUDB:control_7\ * \Timer3:TimerUDB:per_zero\
        );
        Output = \Timer3:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_632, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:TimerUDB:control_7\ * \Timer2:TimerUDB:per_zero\
        );
        Output = Net_632 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_628, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_749) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer3:TimerUDB:control_7\ * \Timer3:TimerUDB:per_zero\
        );
        Output = Net_628 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer3:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_749 ,
        cs_addr_1 => \Timer3:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer3:TimerUDB:per_zero\ ,
        z0_comb => \Timer3:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer3:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer3:TimerUDB:status_2\ ,
        chain_in => \Timer3:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer3:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer3:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_749 ,
        status_3 => \Timer3:TimerUDB:status_3\ ,
        status_2 => \Timer3:TimerUDB:status_2\ ,
        status_0 => \Timer3:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_749 ,
        control_7 => \Timer2:TimerUDB:control_7\ ,
        control_6 => \Timer2:TimerUDB:control_6\ ,
        control_5 => \Timer2:TimerUDB:control_5\ ,
        control_4 => \Timer2:TimerUDB:control_4\ ,
        control_3 => \Timer2:TimerUDB:control_3\ ,
        control_2 => \Timer2:TimerUDB:control_2\ ,
        control_1 => \Timer2:TimerUDB:control_1\ ,
        control_0 => \Timer2:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_721, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_584 * \SPIM_1:BSPIM:mosi_hs_reg\ * !Net_637
        );
        Output = Net_721 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_722, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_584 * \SPIM_1:BSPIM:mosi_hs_reg\ * Net_637
        );
        Output = Net_722 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_584, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !Net_584
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * Net_584
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !Net_584
        );
        Output = Net_584 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SPIMOutCtrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SPIMOutCtrl:control_7\ ,
        control_6 => \SPIMOutCtrl:control_6\ ,
        control_5 => \SPIMOutCtrl:control_5\ ,
        control_4 => \SPIMOutCtrl:control_4\ ,
        control_3 => \SPIMOutCtrl:control_3\ ,
        control_2 => \SPIMOutCtrl:control_2\ ,
        control_1 => \SPIMOutCtrl:control_1\ ,
        control_0 => Net_637 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:mosi_from_dp\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:mosi_from_dp_reg\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:mosi_hs_reg\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:mosi_from_dp\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:mosi_hs_reg\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:mosi_hs_reg\
        );
        Output = \SPIM_1:BSPIM:mosi_hs_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = \SPIM_1:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ ,
        chain_in => \SPIM_1:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000000001111000000001111111111111111000000000010001100001100101100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIM_1:BSPIM:sR16:Dp:u0\

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_744 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\SPIS:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_BlinkLED
        PORT MAP (
            interrupt => Net_701 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_LED_pulse
        PORT MAP (
            interrupt => Net_632 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_LED_refreshrate
        PORT MAP (
            interrupt => Net_360 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_LED_ring
        PORT MAP (
            interrupt => Net_628 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_445 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_delay
        PORT MAP (
            interrupt => Net_702 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_refreshrate_LCD
        PORT MAP (
            interrupt => Net_34 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =isr_uart_rx
        PORT MAP (
            interrupt => Net_22 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =rx_isr
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = SAR_p1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAR_p1(0)__PA ,
        analog_term => Net_577 ,
        pad => SAR_p1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LEDdata(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDdata(0)__PA ,
        pin_input => Net_721 ,
        pad => LEDdata(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LEDdata2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDdata2(0)__PA ,
        pin_input => Net_722 ,
        pad => LEDdata2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SAR_p2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAR_p2(0)__PA ,
        analog_term => Net_578 ,
        pad => SAR_p2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        fb => Net_17 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        pin_input => Net_750 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        fb => Net_16 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        fb => Net_18 ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SPI_int(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_int(0)__PA ,
        pad => SPI_int(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = SCL_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_pin(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        pin_input => \I2C_1:Net_643_0\ ,
        pad => SCL_pin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_pin(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        pin_input => \I2C_1:sda_x_wire\ ,
        pad => SDA_pin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_394 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_389 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        fb => Net_445 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \SPIM_1:Net_276\ ,
            dclk_0 => \SPIM_1:Net_276_local\ ,
            aclk_glb_0 => \ADC_SAR_1:Net_385\ ,
            aclk_0 => \ADC_SAR_1:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_1:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_1:Net_381_local\ ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ ,
            dclk_glb_2 => \SPIS:Net_81\ ,
            dclk_2 => \SPIS:Net_81_local\ ,
            dclk_glb_3 => Net_749 ,
            dclk_3 => Net_749_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_1:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_1:Net_1109_0\ ,
            sda_in => \I2C_1:Net_1109_1\ ,
            scl_out => \I2C_1:Net_643_0\ ,
            sda_out => \I2C_1:sda_x_wire\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC_SAR_1:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR_1:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_748 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_209\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_233\ ,
            clock => \ADC_SAR_1:Net_385\ ,
            pump_clock => \ADC_SAR_1:Net_385\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_747 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_744 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =PlayerSelect
        PORT MAP (
            muxin_1 => Net_578 ,
            muxin_0 => Net_577 ,
            vout => Net_748 );
        Properties:
        {
            api_type = 0
            connect_mode = 0
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   0 |   2 |     * |      NONE |      HI_Z_ANALOG |   SAR_p1(0) | Analog(Net_577)
     |   5 |     * |      NONE |         CMOS_OUT |  LEDdata(0) | In(Net_721)
     |   6 |     * |      NONE |         CMOS_OUT | LEDdata2(0) | In(Net_722)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   SAR_p2(0) | Analog(Net_578)
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |     SCLK(0) | FB(Net_17)
     |   1 |     * |      NONE |         CMOS_OUT |     MISO(0) | In(Net_750)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     MOSI(0) | FB(Net_16)
     |   4 |     * |      NONE |    RES_PULL_DOWN |       SS(0) | FB(Net_18)
     |   5 |     * |      NONE |    RES_PULL_DOWN |  SPI_int(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO |  SCL_pin(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |  SDA_pin(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |     Rx_1(0) | FB(Net_394)
     |   7 |     * |      NONE |         CMOS_OUT |     Tx_1(0) | In(Net_389)
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
  15 |   4 |     * |      NONE |    RES_PULL_DOWN |    Pin_2(0) | FB(Net_445)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
<<<<<<< HEAD
Digital component placer commit/Report: Elapsed time ==> 0s.206ms
Digital Placement phase: Elapsed time ==> 6s.282ms
=======
Digital component placer commit/Report: Elapsed time ==> 0s.102ms
Digital Placement phase: Elapsed time ==> 2s.591ms
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Hovedprogram_r.vh2" --pcf-path "Hovedprogram.pco" --des-name "Hovedprogram" --dsf-path "Hovedprogram.dsf" --sdc-path "Hovedprogram.sdc" --lib-path "Hovedprogram_r.lib"
Routing successful.
<<<<<<< HEAD
Digital Routing phase: Elapsed time ==> 4s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.246ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Hovedprogram_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.797ms
=======
Digital Routing phase: Elapsed time ==> 2s.523ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.235ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Hovedprogram_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.648ms
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
<<<<<<< HEAD
Design database save phase: Elapsed time ==> 0s.315ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 15s.352ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.354ms
API generation phase: Elapsed time ==> 3s.213ms
Dependency generation phase: Elapsed time ==> 0s.038ms
=======
Design database save phase: Elapsed time ==> 0s.256ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.361ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.362ms
API generation phase: Elapsed time ==> 3s.085ms
Dependency generation phase: Elapsed time ==> 0s.029ms
>>>>>>> 9773be614d15d90d77c8d1457ba3bca8cd61917b
Cleanup phase: Elapsed time ==> 0s.001ms
