// Seed: 3152581165
module module_0;
  assign module_2.type_2 = 0;
  wire id_1 = id_1;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    input  wand  id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  uwire id_6,
    output tri1  id_7,
    output wor   id_8,
    input  wor   id_9,
    output wire  id_10,
    output tri0  id_11,
    input  wand  id_12,
    input  wand  id_13
);
  wire id_15;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    input tri id_1,
    output wand id_2,
    input wor id_3,
    input wire id_4,
    output logic id_5,
    output wire id_6
);
  always_comb @(id_4) id_5 = new;
  and primCall (id_0, id_1, id_3, id_4);
  module_0 modCall_1 ();
endmodule
