{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753680020217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753680020217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 28 13:20:20 2025 " "Processing started: Mon Jul 28 13:20:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753680020217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680020217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CostatsLoop -c CostatsLoop " "Command: quartus_map --read_settings_files=on --write_settings_files=off CostatsLoop -c CostatsLoop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680020217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753680020310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753680020310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NCO " "Found entity 1: _NCO" {  } { { "../rtl/_NCO.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BASE_PHASE base_phase _NCO_Variant.sv(6) " "Verilog HDL Declaration information at _NCO_Variant.sv(6): object \"BASE_PHASE\" differs only in case from object \"base_phase\" in the same scope" {  } { { "../rtl/_NCO_Variant.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO_Variant.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753680023867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO_Variant.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO_Variant.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NCO_Variant " "Found entity 1: _NCO_Variant" {  } { { "../rtl/_NCO_Variant.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO_Variant.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 costas " "Found entity 1: costas" {  } { { "../rtl/Costas.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 loop_filter " "Found entity 1: loop_filter" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/mixer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/mixer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mixer " "Found entity 1: mixer" {  } { { "../rtl/mixer.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/mixer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/uart_rx.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/uart_tx.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CostasTop " "Found entity 1: CostasTop" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/pll/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom/rom_256x8b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom/rom_256x8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_256x8b " "Found entity 1: rom_256x8b" {  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/rom/rom_256x8b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom/triangle_rom_256x8b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom/triangle_rom_256x8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_rom_256x8b " "Found entity 1: triangle_rom_256x8b" {  } { { "ipcore/rom/triangle_rom_256x8b.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/rom/triangle_rom_256x8b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst CostasTop.sv(32) " "Verilog HDL Implicit Net warning at CostasTop.sv(32): created implicit net for \"rst\"" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CostasTop " "Elaborating entity \"CostasTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753680023909 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "costas_freq_inc CostasTop.sv(53) " "Verilog HDL Always Construct warning at CostasTop.sv(53): inferring latch(es) for variable \"costas_freq_inc\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[0\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[0\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[1\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[1\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[2\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[2\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[3\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[3\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[4\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[4\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[5\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[5\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[6\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[6\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[7\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[7\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[8\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[8\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[9\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[9\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[10\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[10\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[11\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[11\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[12\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[12\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[13\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[13\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[14\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[14\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[15\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[15\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[16\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[16\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[17\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[17\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[18\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[18\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[19\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[19\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[20\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[20\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[21\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[21\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[22\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[22\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[23\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[23\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[24\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[24\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[25\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[25\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[26\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[26\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[27\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[27\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[28\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[28\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[29\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[29\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[30\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[30\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "costas_freq_inc\[31\] CostasTop.sv(53) " "Inferred latch for \"costas_freq_inc\[31\]\" at CostasTop.sv(53)" {  } { { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023910 "|CostasTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../rtl/CostasTop.sv" "pll_inst" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "altpll_component" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/pll/pll.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/pll/pll.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023929 ""}  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/pll/pll.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680023929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "costas costas:costas_inst " "Elaborating entity \"costas\" for hierarchy \"costas:costas_inst\"" {  } { { "../rtl/CostasTop.sv" "costas_inst" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Costas.sv(40) " "Verilog HDL assignment warning at Costas.sv(40): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/Costas.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753680023950 "|CostasTop|costas:costas_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Costas.sv(105) " "Verilog HDL assignment warning at Costas.sv(105): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/Costas.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753680023950 "|CostasTop|costas:costas_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Costas.sv(165) " "Verilog HDL assignment warning at Costas.sv(165): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/Costas.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753680023951 "|CostasTop|costas:costas_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixer costas:costas_inst\|mixer:u_mixer " "Elaborating entity \"mixer\" for hierarchy \"costas:costas_inst\|mixer:u_mixer\"" {  } { { "../rtl/Costas.sv" "u_mixer" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR costas:costas_inst\|FIR:fir_I " "Elaborating entity \"FIR\" for hierarchy \"costas:costas_inst\|FIR:fir_I\"" {  } { { "../rtl/Costas.sv" "fir_I" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_filter costas:costas_inst\|loop_filter:u_loop_filter " "Elaborating entity \"loop_filter\" for hierarchy \"costas:costas_inst\|loop_filter:u_loop_filter\"" {  } { { "../rtl/Costas.sv" "u_loop_filter" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023957 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "integrator loop_filter.sv(19) " "Verilog HDL Always Construct warning at loop_filter.sv(19): inferring latch(es) for variable \"integrator\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753680023957 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[0\] loop_filter.sv(19) " "Inferred latch for \"integrator\[0\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[1\] loop_filter.sv(19) " "Inferred latch for \"integrator\[1\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[2\] loop_filter.sv(19) " "Inferred latch for \"integrator\[2\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[3\] loop_filter.sv(19) " "Inferred latch for \"integrator\[3\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[4\] loop_filter.sv(19) " "Inferred latch for \"integrator\[4\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[5\] loop_filter.sv(19) " "Inferred latch for \"integrator\[5\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[6\] loop_filter.sv(19) " "Inferred latch for \"integrator\[6\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[7\] loop_filter.sv(19) " "Inferred latch for \"integrator\[7\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[8\] loop_filter.sv(19) " "Inferred latch for \"integrator\[8\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[9\] loop_filter.sv(19) " "Inferred latch for \"integrator\[9\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[10\] loop_filter.sv(19) " "Inferred latch for \"integrator\[10\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[11\] loop_filter.sv(19) " "Inferred latch for \"integrator\[11\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[12\] loop_filter.sv(19) " "Inferred latch for \"integrator\[12\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[13\] loop_filter.sv(19) " "Inferred latch for \"integrator\[13\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[14\] loop_filter.sv(19) " "Inferred latch for \"integrator\[14\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[15\] loop_filter.sv(19) " "Inferred latch for \"integrator\[15\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[16\] loop_filter.sv(19) " "Inferred latch for \"integrator\[16\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[17\] loop_filter.sv(19) " "Inferred latch for \"integrator\[17\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[18\] loop_filter.sv(19) " "Inferred latch for \"integrator\[18\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[19\] loop_filter.sv(19) " "Inferred latch for \"integrator\[19\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[20\] loop_filter.sv(19) " "Inferred latch for \"integrator\[20\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[21\] loop_filter.sv(19) " "Inferred latch for \"integrator\[21\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[22\] loop_filter.sv(19) " "Inferred latch for \"integrator\[22\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[23\] loop_filter.sv(19) " "Inferred latch for \"integrator\[23\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[24\] loop_filter.sv(19) " "Inferred latch for \"integrator\[24\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[25\] loop_filter.sv(19) " "Inferred latch for \"integrator\[25\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[26\] loop_filter.sv(19) " "Inferred latch for \"integrator\[26\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[27\] loop_filter.sv(19) " "Inferred latch for \"integrator\[27\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[28\] loop_filter.sv(19) " "Inferred latch for \"integrator\[28\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[29\] loop_filter.sv(19) " "Inferred latch for \"integrator\[29\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[30\] loop_filter.sv(19) " "Inferred latch for \"integrator\[30\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integrator\[31\] loop_filter.sv(19) " "Inferred latch for \"integrator\[31\]\" at loop_filter.sv(19)" {  } { { "../rtl/loop_filter.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/loop_filter.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 "|CostasTop|costas:costas_inst|loop_filter:u_loop_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_NCO costas:costas_inst\|_NCO:ncoSin " "Elaborating entity \"_NCO\" for hierarchy \"costas:costas_inst\|_NCO:ncoSin\"" {  } { { "../rtl/Costas.sv" "ncoSin" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_256x8b costas:costas_inst\|_NCO:ncoSin\|rom_256x8b:u_rom_256x8b " "Elaborating entity \"rom_256x8b\" for hierarchy \"costas:costas_inst\|_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\"" {  } { { "../rtl/_NCO.sv" "u_rom_256x8b" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/_NCO.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram costas:costas_inst\|_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"costas:costas_inst\|_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom/rom_256x8b.v" "altsyncram_component" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"costas:costas_inst\|_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component " "Instantiated megafunction \"costas:costas_inst\|_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dds_256x8b_wave.mif " "Parameter \"init_file\" = \"dds_256x8b_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680023971 ""}  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680023971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gla1 " "Found entity 1: altsyncram_gla1" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/altsyncram_gla1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680023989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680023989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gla1 costas:costas_inst\|_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated " "Elaborating entity \"altsyncram_gla1\" for hierarchy \"costas:costas_inst\|_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_NCO costas:costas_inst\|_NCO:ncoCos " "Elaborating entity \"_NCO\" for hierarchy \"costas:costas_inst\|_NCO:ncoCos\"" {  } { { "../rtl/Costas.sv" "ncoCos" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_NCO_Variant costas:costas_inst\|_NCO_Variant:ncoSinVariant " "Elaborating entity \"_NCO_Variant\" for hierarchy \"costas:costas_inst\|_NCO_Variant:ncoSinVariant\"" {  } { { "../rtl/Costas.sv" "ncoSinVariant" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680023995 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|Mult1\"" {  } { { "../rtl/Costas.sv" "Mult1" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 165 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|Mult0\"" {  } { { "../rtl/Costas.sv" "Mult0" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult12\"" {  } { { "../rtl/FIR.sv" "Mult12" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult13\"" {  } { { "../rtl/FIR.sv" "Mult13" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult12\"" {  } { { "../rtl/FIR.sv" "Mult12" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult13\"" {  } { { "../rtl/FIR.sv" "Mult13" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult11\"" {  } { { "../rtl/FIR.sv" "Mult11" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult10\"" {  } { { "../rtl/FIR.sv" "Mult10" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult11\"" {  } { { "../rtl/FIR.sv" "Mult11" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult10\"" {  } { { "../rtl/FIR.sv" "Mult10" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult8\"" {  } { { "../rtl/FIR.sv" "Mult8" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult9\"" {  } { { "../rtl/FIR.sv" "Mult9" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult7\"" {  } { { "../rtl/FIR.sv" "Mult7" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult8\"" {  } { { "../rtl/FIR.sv" "Mult8" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult9\"" {  } { { "../rtl/FIR.sv" "Mult9" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult7\"" {  } { { "../rtl/FIR.sv" "Mult7" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult6\"" {  } { { "../rtl/FIR.sv" "Mult6" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult6\"" {  } { { "../rtl/FIR.sv" "Mult6" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult5\"" {  } { { "../rtl/FIR.sv" "Mult5" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult4\"" {  } { { "../rtl/FIR.sv" "Mult4" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult5\"" {  } { { "../rtl/FIR.sv" "Mult5" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult4\"" {  } { { "../rtl/FIR.sv" "Mult4" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult2\"" {  } { { "../rtl/FIR.sv" "Mult2" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult3\"" {  } { { "../rtl/FIR.sv" "Mult3" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult0\"" {  } { { "../rtl/FIR.sv" "Mult0" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_I\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_I\|Mult1\"" {  } { { "../rtl/FIR.sv" "Mult1" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult2\"" {  } { { "../rtl/FIR.sv" "Mult2" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult3\"" {  } { { "../rtl/FIR.sv" "Mult3" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult0\"" {  } { { "../rtl/FIR.sv" "Mult0" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|FIR:fir_Q\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|FIR:fir_Q\|Mult1\"" {  } { { "../rtl/FIR.sv" "Mult1" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|mixer:u_mixer\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|mixer:u_mixer\|Mult0\"" {  } { { "../rtl/mixer.sv" "Mult0" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/mixer.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "costas:costas_inst\|mixer:u_mixer\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"costas:costas_inst\|mixer:u_mixer\|Mult1\"" {  } { { "../rtl/mixer.sv" "Mult1" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/mixer.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753680024452 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1753680024452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"costas:costas_inst\|lpm_mult:Mult1\"" {  } { { "../rtl/Costas.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"costas:costas_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024473 ""}  } { { "../rtl/Costas.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a8t " "Found entity 1: mult_a8t" {  } { { "db/mult_a8t.tdf" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/mult_a8t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680024490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680024490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"costas:costas_inst\|lpm_mult:Mult0\"" {  } { { "../rtl/Costas.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"costas:costas_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024492 ""}  } { { "../rtl/Costas.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/Costas.sv" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680024509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680024509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024511 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\|multcore:mult_core costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\|multcore:mult_core\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024517 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\"" {  } { { "multcore.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l9h " "Found entity 1: add_sub_l9h" {  } { { "db/add_sub_l9h.tdf" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/add_sub_l9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680024542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680024542 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024543 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jkh " "Found entity 1: add_sub_jkh" {  } { { "db/add_sub_jkh.tdf" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/add_sub_jkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680024560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680024560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\|altshift:external_latency_ffs costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult12\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 48 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult13\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult13 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024565 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult11\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult11 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024578 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult10\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult10 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024583 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult8\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult8 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024598 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult9\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult9 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024603 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult7\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult7 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024608 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024626 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024626 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024627 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "multcore.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k9h " "Found entity 1: add_sub_k9h" {  } { { "db/add_sub_k9h.tdf" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/add_sub_k9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680024645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680024645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024646 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ikh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ikh " "Found entity 1: add_sub_ikh" {  } { { "db/add_sub_ikh.tdf" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/add_sub_ikh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680024663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680024663 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\|altshift:external_latency_ffs costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult5\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult5 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024670 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024675 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024675 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024676 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024677 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j9h " "Found entity 1: add_sub_j9h" {  } { { "db/add_sub_j9h.tdf" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/add_sub_j9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680024694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680024694 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/add_sub_hkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680024712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680024712 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\|altshift:external_latency_ffs costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024724 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024724 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\|multcore:mult_core costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024726 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/add_sub_i9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680024743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680024743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024744 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/add_sub_gkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680024761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680024761 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\|altshift:external_latency_ffs costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult3\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult3 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024763 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult0\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult0 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024768 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult1\"" {  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult1 " "Instantiated megafunction \"costas:costas_inst\|FIR:fir_I\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024773 ""}  } { { "../rtl/FIR.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/FIR.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "costas:costas_inst\|mixer:u_mixer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"costas:costas_inst\|mixer:u_mixer\|lpm_mult:Mult0\"" {  } { { "../rtl/mixer.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/mixer.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680024796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "costas:costas_inst\|mixer:u_mixer\|lpm_mult:Mult0 " "Instantiated megafunction \"costas:costas_inst\|mixer:u_mixer\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753680024796 ""}  } { { "../rtl/mixer.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/mixer.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753680024796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/mult_73t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753680024814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680024814 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1753680025249 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "38 " "Ignored 38 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "38 " "Ignored 38 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1753680025263 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1753680025263 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1753680025692 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1753680026236 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/output_files/CostatsLoop.map.smsg " "Generated suppressed messages file /home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/output_files/CostatsLoop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680026281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753680026401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753680026401 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ipcore/pll/pll.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/pll/pll.v" 112 0 0 } } { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 29 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1753680026430 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ipcore/pll/pll.v" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/prj/ipcore/pll/pll.v" 112 0 0 } } { "../rtl/CostasTop.sv" "" { Text "/home/visier/WorkSpace/FPGA_Porject/VisierCustom/22.CostasLoop/rtl/CostasTop.sv" 29 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1753680026430 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2854 " "Implemented 2854 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753680026483 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753680026483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2801 " "Implemented 2801 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753680026483 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1753680026483 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1753680026483 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1753680026483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753680026483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753680026497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 28 13:20:26 2025 " "Processing ended: Mon Jul 28 13:20:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753680026497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753680026497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753680026497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753680026497 ""}
