// Seed: 4156706610
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  wire id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  assign id_1[""] = id_14 == ~1;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_14,
      id_14
  );
  tri1 id_15, id_16;
  wor id_17 = id_14;
  wire id_18, id_19;
  assign id_15 = 1;
  assign id_7  = 1;
endmodule : SymbolIdentifier
