Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Mar  5 00:07:42 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.116        0.000                      0                  138        0.245        0.000                      0                  138        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.116        0.000                      0                  138        0.245        0.000                      0                  138        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 1.169ns (32.446%)  route 2.434ns (67.554%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.638     5.222    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     5.641 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           1.029     6.670    dec_ctr/dctr_gen_0[0].dctr/Q[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.299     6.969 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.418     7.387    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.119     7.506 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.609     8.115    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.332     8.447 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.378     8.825    dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X4Y3           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X4Y3           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y3           FDRE (Setup_fdre_C_CE)      -0.205    14.941    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 1.169ns (32.446%)  route 2.434ns (67.554%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.638     5.222    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     5.641 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           1.029     6.670    dec_ctr/dctr_gen_0[0].dctr/Q[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.299     6.969 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.418     7.387    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.119     7.506 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.609     8.115    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.332     8.447 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.378     8.825    dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X4Y3           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X4Y3           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y3           FDRE (Setup_fdre_C_CE)      -0.205    14.941    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 1.169ns (32.446%)  route 2.434ns (67.554%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.638     5.222    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     5.641 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           1.029     6.670    dec_ctr/dctr_gen_0[0].dctr/Q[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.299     6.969 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.418     7.387    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.119     7.506 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.609     8.115    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.332     8.447 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.378     8.825    dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X4Y3           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X4Y3           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y3           FDRE (Setup_fdre_C_CE)      -0.205    14.941    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 1.169ns (32.446%)  route 2.434ns (67.554%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.638     5.222    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     5.641 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           1.029     6.670    dec_ctr/dctr_gen_0[0].dctr/Q[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.299     6.969 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.418     7.387    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.119     7.506 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.609     8.115    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.332     8.447 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.378     8.825    dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X4Y3           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X4Y3           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y3           FDRE (Setup_fdre_C_CE)      -0.205    14.941    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.837ns (28.681%)  route 2.081ns (71.319%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.638     5.222    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     5.641 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           1.029     6.670    dec_ctr/dctr_gen_0[0].dctr/Q[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.299     6.969 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.418     7.387    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.119     7.506 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.634     8.141    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X3Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519    14.924    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X3Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.413    14.749    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.837ns (28.681%)  route 2.081ns (71.319%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.638     5.222    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     5.641 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           1.029     6.670    dec_ctr/dctr_gen_0[0].dctr/Q[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.299     6.969 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.418     7.387    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.119     7.506 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.634     8.141    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X3Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519    14.924    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X3Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.413    14.749    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.837ns (28.681%)  route 2.081ns (71.319%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.638     5.222    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     5.641 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           1.029     6.670    dec_ctr/dctr_gen_0[0].dctr/Q[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.299     6.969 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.418     7.387    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.119     7.506 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.634     8.141    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X3Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519    14.924    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X3Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.413    14.749    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.785ns (53.616%)  route 1.544ns (46.384%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X5Y6           FDRE                                         r  seg/ctr/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  seg/ctr/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.733     6.408    seg/ctr/M_ctr_q[6]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.082 r  seg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.082    seg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  seg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.196    seg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.435 r  seg/ctr/M_ctr_d0_carry__2/O[2]
                         net (fo=1, routed)           0.812     8.247    seg/ctr/data0[15]
    SLICE_X5Y8           LUT5 (Prop_lut5_I4_O)        0.302     8.549 r  seg/ctr/M_ctr_q[15]_i_1/O
                         net (fo=1, routed)           0.000     8.549    seg/ctr/M_ctr_d[15]
    SLICE_X5Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.516    14.921    seg/ctr/CLK
    SLICE_X5Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[15]/C
                         clock pessimism              0.272    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.031    15.189    seg/ctr/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.837ns (29.309%)  route 2.019ns (70.691%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.638     5.222    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419     5.641 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/Q
                         net (fo=5, routed)           1.029     6.670    dec_ctr/dctr_gen_0[0].dctr/Q[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.299     6.969 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.418     7.387    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.119     7.506 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.572     8.078    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X4Y4           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X4Y4           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y4           FDRE (Setup_fdre_C_CE)      -0.413    14.733    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 1.765ns (55.445%)  route 1.418ns (44.555%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X5Y6           FDRE                                         r  seg/ctr/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  seg/ctr/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.733     6.408    seg/ctr/M_ctr_q[6]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.082 r  seg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.082    seg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  seg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.196    seg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.418 r  seg/ctr/M_ctr_d0_carry__2/O[0]
                         net (fo=1, routed)           0.686     8.104    seg/ctr/data0[13]
    SLICE_X5Y8           LUT5 (Prop_lut5_I4_O)        0.299     8.403 r  seg/ctr/M_ctr_q[13]_i_1/O
                         net (fo=1, routed)           0.000     8.403    seg/ctr/M_ctr_d[13]
    SLICE_X5Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.516    14.921    seg/ctr/CLK
    SLICE_X5Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
                         clock pessimism              0.272    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.029    15.187    seg/ctr/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  6.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     1.678 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.167     1.845    seg/ctr/M_ctr_q[0]
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.042     1.887 r  seg/ctr/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    seg/ctr/M_ctr_d[0]
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.105     1.642    seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.538    ctr/CLK
    SLICE_X7Y1           FDRE                                         r  ctr/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  ctr/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.787    ctr/M_ctr_q_reg_n_0_[3]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  ctr/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    ctr/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X7Y1           FDRE                                         r  ctr/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.865     2.055    ctr/CLK
    SLICE_X7Y1           FDRE                                         r  ctr/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X7Y1           FDRE (Hold_fdre_C_D)         0.105     1.643    ctr/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.538    ctr/CLK
    SLICE_X7Y2           FDRE                                         r  ctr/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  ctr/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.787    ctr/M_ctr_q_reg_n_0_[7]
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  ctr/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    ctr/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X7Y2           FDRE                                         r  ctr/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.865     2.055    ctr/CLK
    SLICE_X7Y2           FDRE                                         r  ctr/M_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.105     1.643    ctr/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y3           FDRE                                         r  ctr/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.786    ctr/M_ctr_q_reg_n_0_[11]
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  ctr/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    ctr/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X7Y3           FDRE                                         r  ctr/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y3           FDRE                                         r  ctr/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y4           FDRE                                         r  ctr/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.786    ctr/M_ctr_q_reg_n_0_[15]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  ctr/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    ctr/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X7Y4           FDRE                                         r  ctr/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y4           FDRE                                         r  ctr/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y5           FDRE                                         r  ctr/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.786    ctr/M_ctr_q_reg_n_0_[19]
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  ctr/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    ctr/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X7Y5           FDRE                                         r  ctr/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y5           FDRE                                         r  ctr/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y6           FDRE                                         r  ctr/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.786    ctr/M_ctr_q_reg_n_0_[23]
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  ctr/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    ctr/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X7Y6           FDRE                                         r  ctr/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y6           FDRE                                         r  ctr/M_ctr_q_reg[23]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y4           FDRE                                         r  ctr/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.783    ctr/M_ctr_q_reg_n_0_[12]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  ctr/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    ctr/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X7Y4           FDRE                                         r  ctr/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y4           FDRE                                         r  ctr/M_ctr_q_reg[12]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y5           FDRE                                         r  ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.783    ctr/M_ctr_q_reg_n_0_[16]
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  ctr/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    ctr/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X7Y5           FDRE                                         r  ctr/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y5           FDRE                                         r  ctr/M_ctr_q_reg[16]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y6           FDRE                                         r  ctr/M_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[20]/Q
                         net (fo=1, routed)           0.105     1.783    ctr/M_ctr_q_reg_n_0_[20]
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  ctr/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    ctr/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X7Y6           FDRE                                         r  ctr/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y6           FDRE                                         r  ctr/M_ctr_q_reg[20]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y1     ctr/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y3     ctr/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y3     ctr/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y4     ctr/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y4     ctr/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y4     ctr/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y4     ctr/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y5     ctr/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y5     ctr/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y1     ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y1     ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y3     ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y3     ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y3     ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y3     ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y1     ctr/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y1     ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y3     ctr/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y3     ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y3     ctr/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y3     ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     ctr/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     ctr/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     ctr/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     ctr/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 5.039ns (43.180%)  route 6.631ns (56.820%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           6.631     8.167    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    11.669 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.669    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.345ns  (logic 5.035ns (48.669%)  route 5.310ns (51.331%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           5.310     6.845    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    10.345 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.345    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.932ns  (logic 5.036ns (63.488%)  route 2.896ns (36.512%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[3]_inst/O
                         net (fo=1, routed)           2.896     4.382    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549     7.932 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.932    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.777ns  (logic 5.036ns (64.757%)  route 2.741ns (35.243%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=1, routed)           2.741     4.226    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551     7.777 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.777    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.770ns  (logic 5.018ns (64.589%)  route 2.751ns (35.411%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           2.751     4.219    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550     7.770 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.770    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.761ns  (logic 5.010ns (64.552%)  route 2.751ns (35.448%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  io_dip_IBUF[5]_inst/O
                         net (fo=1, routed)           2.751     4.213    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548     7.761 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.761    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.212ns  (logic 5.045ns (69.951%)  route 2.167ns (30.049%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  io_dip_IBUF[9]_inst/O
                         net (fo=1, routed)           2.167     3.663    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549     7.212 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.212    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.207ns  (logic 5.040ns (69.929%)  route 2.167ns (30.071%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_dip_IBUF[8]_inst/O
                         net (fo=1, routed)           2.167     3.659    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547     7.207 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.207    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.197ns  (logic 5.019ns (69.745%)  route 2.177ns (30.255%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=1, routed)           2.177     3.651    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546     7.197 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.197    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 5.017ns (69.734%)  route 2.177ns (30.266%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=1, routed)           2.177     3.648    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546     7.194 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.194    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.451ns (79.721%)  route 0.369ns (20.279%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=1, routed)           0.369     0.590    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.820 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     1.820    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.464ns (79.868%)  route 0.369ns (20.132%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=1, routed)           0.369     0.601    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.833 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.833    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.471ns (79.942%)  route 0.369ns (20.058%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=1, routed)           0.369     0.613    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     1.840 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.840    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.477ns (80.006%)  route 0.369ns (19.994%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=1, routed)           0.369     0.623    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     1.846 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.846    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.480ns (80.041%)  route 0.369ns (19.959%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=1, routed)           0.369     0.623    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     1.849 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.849    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.480ns (80.043%)  route 0.369ns (19.957%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=1, routed)           0.369     0.626    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     1.849 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     1.849    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.469ns (78.839%)  route 0.394ns (21.161%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=1, routed)           0.394     0.634    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     1.864 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     1.864    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.477ns (78.930%)  route 0.394ns (21.070%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=1, routed)           0.394     0.637    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     1.872 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     1.872    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[12]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.507ns (80.327%)  route 0.369ns (19.673%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[12] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[12]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_dip_IBUF[12]_inst/O
                         net (fo=1, routed)           0.369     0.631    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     1.876 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.876    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.613ns  (logic 4.511ns (52.372%)  route 4.102ns (47.628%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.637     5.221    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.180     6.858    dec_ctr/dctr_gen_0[3].dctr/io_seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.982 r  dec_ctr/dctr_gen_0[3].dctr/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.041     8.023    dec_ctr/dctr_gen_0[1].dctr/io_seg[0]_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.152     8.175 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.881    10.056    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.779    13.835 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.835    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.480ns  (logic 4.513ns (53.215%)  route 3.967ns (46.785%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.637     5.221    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.180     6.858    dec_ctr/dctr_gen_0[3].dctr/io_seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.982 r  dec_ctr/dctr_gen_0[3].dctr/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.048     8.030    dec_ctr/dctr_gen_0[1].dctr/io_seg[0]_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.152     8.182 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.739     9.921    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.781    13.701 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.701    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 4.504ns (53.643%)  route 3.892ns (46.357%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.637     5.221    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=10, routed)          1.345     7.022    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1_1[1]
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     7.146 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.874     8.020    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.153     8.173 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.846    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.771    13.617 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.617    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 4.283ns (51.540%)  route 4.027ns (48.460%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.637     5.221    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=10, routed)          1.345     7.022    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1_1[1]
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     7.146 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.874     8.020    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.144 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.809     9.952    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    13.531 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.531    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 4.273ns (51.547%)  route 4.016ns (48.453%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.637     5.221    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=10, routed)          1.345     7.022    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1_1[1]
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     7.146 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.867     8.013    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124     8.137 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.805     9.942    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    13.510 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.510    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.165ns  (logic 4.272ns (52.321%)  route 3.893ns (47.679%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.637     5.221    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.180     6.858    dec_ctr/dctr_gen_0[3].dctr/io_seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.982 r  dec_ctr/dctr_gen_0[3].dctr/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.041     8.023    dec_ctr/dctr_gen_0[1].dctr/io_seg[0]_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.124     8.147 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.818    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    13.386 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.386    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.026ns  (logic 4.268ns (53.181%)  route 3.757ns (46.819%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.637     5.221    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.180     6.858    dec_ctr/dctr_gen_0[3].dctr/io_seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.982 r  dec_ctr/dctr_gen_0[3].dctr/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.048     8.030    dec_ctr/dctr_gen_0[1].dctr/io_seg[0]_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.124     8.154 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.529     9.683    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    13.247 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.247    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.807ns  (logic 4.374ns (64.254%)  route 2.433ns (35.746%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.637     5.221    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.697     6.374    seg/ctr/Q[0]
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.148     6.522 r  seg/ctr/io_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.737     8.259    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.770    12.028 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.028    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.773ns  (logic 4.412ns (65.136%)  route 2.361ns (34.864%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.637     5.221    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.695     6.372    seg/ctr/Q[0]
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.150     6.522 r  seg/ctr/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.667     8.189    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.806    11.994 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.994    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.558ns  (logic 4.146ns (63.218%)  route 2.412ns (36.782%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.637     5.221    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.695     6.372    seg/ctr/Q[0]
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.496 r  seg/ctr/io_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.718     8.214    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.566    11.780 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.780    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.463ns (74.437%)  route 0.502ns (25.563%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.538    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=10, routed)          0.175     1.853    seg/ctr/Q[1]
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.898 r  seg/ctr/io_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.226    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.502 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.502    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.452ns (73.516%)  route 0.523ns (26.484%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.538    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=10, routed)          0.179     1.857    seg/ctr/Q[1]
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.045     1.902 r  seg/ctr/io_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.247    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.513 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.513    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.544ns (75.159%)  route 0.510ns (24.841%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.538    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=10, routed)          0.179     1.857    seg/ctr/Q[1]
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.048     1.905 r  seg/ctr/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.237    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.355     3.592 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.592    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.521ns (73.439%)  route 0.550ns (26.561%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.538    seg/ctr/CLK
    SLICE_X3Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=10, routed)          0.175     1.853    seg/ctr/Q[1]
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.048     1.901 r  seg/ctr/io_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.277    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.332     3.609 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.609    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.496ns (69.062%)  route 0.670ns (30.938%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.539    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/Q
                         net (fo=6, routed)           0.152     1.832    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.236     2.113    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.045     2.158 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.440    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         1.265     3.704 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.704    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.500ns (68.482%)  route 0.690ns (31.518%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.539    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/Q
                         net (fo=6, routed)           0.152     1.832    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.045     1.877 f  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.149     2.026    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.045     2.071 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.389     2.460    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.729 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.729    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.499ns (67.512%)  route 0.722ns (32.488%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.539    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/Q
                         net (fo=6, routed)           0.152     1.832    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.227     2.104    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.045     2.149 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.491    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.760 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.760    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.510ns (66.020%)  route 0.777ns (33.980%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.539    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/Q
                         net (fo=6, routed)           0.152     1.832    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.233     2.110    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.045     2.155 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.547    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.826 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.826    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.564ns (68.317%)  route 0.725ns (31.683%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.539    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 f  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/Q
                         net (fo=6, routed)           0.152     1.832    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.233     2.110    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.045     2.155 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.495    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.333     3.828 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.828    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.573ns (67.371%)  route 0.762ns (32.629%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.539    dec_ctr/dctr_gen_0[0].dctr/CLK
    SLICE_X3Y4           FDRE                                         r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/Q
                         net (fo=6, routed)           0.152     1.832    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.045     1.877 f  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.236     2.113    dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.046     2.159 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.374     2.533    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         1.341     3.874 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.874    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.686ns  (logic 1.634ns (44.331%)  route 2.052ns (55.669%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.275     2.785    reset_cond/rst_n_IBUF
    SLICE_X2Y5           LUT1 (Prop_lut1_I0_O)        0.124     2.909 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.777     3.686    reset_cond/M_reset_cond_in
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519     4.924    reset_cond/CLK
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.686ns  (logic 1.634ns (44.331%)  route 2.052ns (55.669%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.275     2.785    reset_cond/rst_n_IBUF
    SLICE_X2Y5           LUT1 (Prop_lut1_I0_O)        0.124     2.909 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.777     3.686    reset_cond/M_reset_cond_in
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519     4.924    reset_cond/CLK
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.686ns  (logic 1.634ns (44.331%)  route 2.052ns (55.669%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.275     2.785    reset_cond/rst_n_IBUF
    SLICE_X2Y5           LUT1 (Prop_lut1_I0_O)        0.124     2.909 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.777     3.686    reset_cond/M_reset_cond_in
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519     4.924    reset_cond/CLK
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.686ns  (logic 1.634ns (44.331%)  route 2.052ns (55.669%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.275     2.785    reset_cond/rst_n_IBUF
    SLICE_X2Y5           LUT1 (Prop_lut1_I0_O)        0.124     2.909 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.777     3.686    reset_cond/M_reset_cond_in
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.519     4.924    reset_cond/CLK
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.322ns (27.791%)  route 0.838ns (72.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.465     0.743    reset_cond/rst_n_IBUF
    SLICE_X2Y5           LUT1 (Prop_lut1_I0_O)        0.045     0.788 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.373     1.160    reset_cond/M_reset_cond_in
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.056    reset_cond/CLK
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.322ns (27.791%)  route 0.838ns (72.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.465     0.743    reset_cond/rst_n_IBUF
    SLICE_X2Y5           LUT1 (Prop_lut1_I0_O)        0.045     0.788 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.373     1.160    reset_cond/M_reset_cond_in
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.056    reset_cond/CLK
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.322ns (27.791%)  route 0.838ns (72.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.465     0.743    reset_cond/rst_n_IBUF
    SLICE_X2Y5           LUT1 (Prop_lut1_I0_O)        0.045     0.788 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.373     1.160    reset_cond/M_reset_cond_in
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.056    reset_cond/CLK
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.322ns (27.791%)  route 0.838ns (72.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.465     0.743    reset_cond/rst_n_IBUF
    SLICE_X2Y5           LUT1 (Prop_lut1_I0_O)        0.045     0.788 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.373     1.160    reset_cond/M_reset_cond_in
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.056    reset_cond/CLK
    SLICE_X2Y5           FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





