Return-Path: <devicetree+bounces-282766-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id MNPADq9ay2lJGwYAu9opvQ
	(envelope-from <devicetree+bounces-282766-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Tue, 31 Mar 2026 07:25:03 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [IPv6:2600:3c04:e001:36c::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id A6D713640FB
	for <lists+devicetree@lfdr.de>; Tue, 31 Mar 2026 07:25:02 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id D650030475AE
	for <lists+devicetree@lfdr.de>; Tue, 31 Mar 2026 05:24:51 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id EADD136EA88;
	Tue, 31 Mar 2026 05:24:50 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="BL5yWUg2";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="fVpeXFd0"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id C5A66364929
	for <devicetree@vger.kernel.org>; Tue, 31 Mar 2026 05:24:49 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1774934690; cv=none; b=r2UsFMAhCV95wH+xMVeSszBPhxyc3o/o7aOp33bEAr1OyNmID4bPsfdHHlGlGgmYhWK3brgfaLXiSOvZ2kum0aE62tz9uTRzpJG1WrFpmuTIQXyGn6Cm4GxxGUs8Rx4WpVkJDnR91BHqssk12rQ4cOXMuz59Ulphk4CQuSXLAgY=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1774934690; c=relaxed/simple;
	bh=lyO+hk8kt2i0G/vKlS7Khc05+qw6hrcZ6upbhob8yAs=;
	h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:
	 In-Reply-To:To:Cc; b=DkZwvVfaGtNml/SaHoJ+fiHze4U4wtKQdz7S+lo++7+3uuQnIDplTMbAAfUgusTcuRTBEOe9oa1mZHCQgm9RMvUVKsjaWXB0ZYdmb/nyQzFN0/RxkcQBaX9Ztptr4PXfPcYD3IJUO5A9J3t/bXeCnFw/HHdb5/nyEQbw9hcD/EQ=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=BL5yWUg2; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=fVpeXFd0; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279866.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62UMCCtx2391351
	for <devicetree@vger.kernel.org>; Tue, 31 Mar 2026 05:24:49 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	9ERo4fxz8ldkSEDWEd1ES1kCT2KMTO3lKMr7TdTf8xA=; b=BL5yWUg2QiOy1RwS
	pa74dz76NlVHOqWz/jKeNQVAGne7nZqCWNJbzbAWZWGlqcG2DfzQwJgqFQommool
	zOg3DPyixnTbja5avRiRTARWH9vlHl8JnTo3G2wjLMR/g/qQ/9LbZsM5PQ5NC3Eo
	Xi8/3F0Unpej6I2vQkvmFxzIlC3mJYPvgmS58Yxpdavse9u30QenJOiluIYgT9jL
	QBvK8SFGmR5tgzWkrm54Uu0AwWOmcLoMp22gRe1nQ07JYjsgq7HhH7VRwNB26kht
	6sO2RNahCh7mpzo3lvGjmR3WEgubAZudfZuCTyjtT/YGvJxYa4WaROE+qn4ie0Qm
	spm3WA==
Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d7ue7jsc3-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Tue, 31 Mar 2026 05:24:49 +0000 (GMT)
Received: by mail-pg1-f198.google.com with SMTP id 41be03b00d2f7-b6097ca315bso12541227a12.3
        for <devicetree@vger.kernel.org>; Mon, 30 Mar 2026 22:24:48 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1774934688; x=1775539488; darn=vger.kernel.org;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:from:to:cc:subject:date:message-id
         :reply-to;
        bh=9ERo4fxz8ldkSEDWEd1ES1kCT2KMTO3lKMr7TdTf8xA=;
        b=fVpeXFd0+ZWos1viFN6X36Y+HRVJ5oRBytIdCqMFaODmm2qlcgOzZEbwPBRinx80mN
         9QXzp38y4n0w8yAgdQkrQn1zZ2lsetR9melBu8yaGCJK32DHL0NwcXfQQ61ABFoedh5X
         SALtEbiR0cGs8FZ/EIEoc3DSl4Q2M2h0fmpOqEhHudZCsfFH/51KSH2p/MmeU8ipxHUX
         5dwI8FvykQUo2s9EiH0ySnry6oMi/25a4dQW9mKR4vllH2BhDJWQxMQsDU/8cg3Xbymg
         2u6nfms3b3zMV4DgnMxH5CJbaLVCqRF+52lEB/SC3Dy//8fGHcjgbT2B9c6/MIv83cGB
         xPng==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1774934688; x=1775539488;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to
         :cc:subject:date:message-id:reply-to;
        bh=9ERo4fxz8ldkSEDWEd1ES1kCT2KMTO3lKMr7TdTf8xA=;
        b=X726LOnX2C6yg3Abpv88cmNjG52sUez2gNX3+4vFuseL8AkWn9GwTx5dYtWjHIswtB
         Dfdhq9srmRZgJ07EaIwB8LKMwt5jLx5M8ajvbxiUaYVvkgGnZejgMiBnT5JOUR8s47kQ
         /zraam98iGPAMbwcooWkGJ79G18pC4kp3RMfiaQVt5YNaecI6D1cwIXg553r6cDGpIO5
         GoOIEVdNnFMeyPjDPu9VkoIDz1COMmEhJ/q04WFvKJCZtUjX+FqjixUlAOr7iGkXOp7L
         lZge1KbUYlNi6Ks5qOJtpThjJTRGpwWKQs8ECltLFK59Jo3uALQozMIMHAvu9ok75Rb6
         3CIg==
X-Forwarded-Encrypted: i=1; AJvYcCVoxExlm0q0aQwlRiVOxI2lBjQoU4n2s8FvkglpZqKpLv5Bl+Nwz7Owg9bG0iYB01GZbu6OU5ctiEKR@vger.kernel.org
X-Gm-Message-State: AOJu0YwJ+8RjOWD64BSxU/NA1Ejv+LNoEiXevYvRfrQHmwaaYYCnuebn
	Di4Ddl5gZB2W/SrSzUuXi/h/pSGOJa2stCdGPmKDChCGW6N7ovFvJ0wW62xlgf9K/oz5iCA7hh+
	gRmtt3RmIVfhCcJuk/EsSBqkEpfZ6gDkNeQI/PjdBkkQJeDtP27ZuD6MeuXA1u5fS
X-Gm-Gg: ATEYQzzrCLZmORMZP8Q3o9IEtAX3/IsjMt9FRk6IlRW0EOMytCDxqAh9PCJEgYgEmHF
	/AnD/+hcrO2bM3ic2Jh9LeaphwWaLkSL7w40mde4n/bhxeJ7snarTUm2VHzJmk7yi4JKNWfI6lJ
	sklO6UYNFlDvNOHcyNolwRkyA+/GwIAKx5wFRLxdBMdpf4jkOkP1FrizfqiPbTMxO04biU2+GTC
	0s5LAec3Ocz7Nm+af38yYNhKtfY+jE8veD+GniO7haV+qeGl/+QvOtqEVs0qwUc+j9gLNeDZ1/I
	Jd+Dfvf1dpnK/hHJCOLDqL7WhtvdJ8QYyIlRVpBK3AIQ3GIYaLk9+lFVDg1snBPDL2VVbOwY1NW
	l7cMVuAPJStcra3WRRVL1jjHSkhe0LRa1B3D8NKgmtKu9PzqNyYO7
X-Received: by 2002:a05:6a00:6e47:b0:82c:a59c:5ec4 with SMTP id d2e1a72fcca58-82ca59c5f21mr8144438b3a.3.1774934688420;
        Mon, 30 Mar 2026 22:24:48 -0700 (PDT)
X-Received: by 2002:a05:6a00:6e47:b0:82c:a59c:5ec4 with SMTP id d2e1a72fcca58-82ca59c5f21mr8144412b3a.3.1774934687769;
        Mon, 30 Mar 2026 22:24:47 -0700 (PDT)
Received: from hu-jkona-hyd.qualcomm.com ([202.46.23.25])
        by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82ca843db09sm10270751b3a.7.2026.03.30.22.24.42
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Mon, 30 Mar 2026 22:24:47 -0700 (PDT)
From: Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>
Date: Tue, 31 Mar 2026 10:54:11 +0530
Subject: [PATCH v3 2/7] dt-bindings: clock: qcom: Add X1P42100 camera clock
 controller
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20260331-purwa-videocc-camcc-v3-2-6daca180a4b1@oss.qualcomm.com>
References: <20260331-purwa-videocc-camcc-v3-0-6daca180a4b1@oss.qualcomm.com>
In-Reply-To: <20260331-purwa-videocc-camcc-v3-0-6daca180a4b1@oss.qualcomm.com>
To: Bjorn Andersson <andersson@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Jagadeesh Kona <quic_jkona@quicinc.com>,
        Bryan O'Donoghue <bryan.odonoghue@linaro.org>,
        Konrad Dybcio <konradybcio@kernel.org>
Cc: Ajit Pandey <ajit.pandey@oss.qualcomm.com>,
        Imran Shaik <imran.shaik@oss.qualcomm.com>,
        Taniya Das <taniya.das@oss.qualcomm.com>,
        linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>,
        Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
X-Mailer: b4 0.14.2
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzMxMDA0OCBTYWx0ZWRfX1DM0xa3sxFTc
 RR+/l+qUs7jY2fvZ9G/85f8cCKZz6+U3ZePngi7hNl3lojj7WoT4G9fjFmlJqbaICu7rwCVUcDP
 tcmdj5aDA3M5YTy6XVoneh1GCDYbGonI9gHM86H10HHTDv9jwwANk0XiCJFKKfnVqvVmYQTKyQP
 yMAcPKoWMHQPg1nDsGCQaW0lZqVkQu30SgpoU1RN6YZa8H0oIEd1ATL6/Z/bkNpvFmYu/aMcppB
 Y6lrIORhz9AvGYwkZ23mN3PMLHeps9lNeYo1oIsNVs+raDsV1CEyT+h4Q1ak5LJo3z9zcGhOwcl
 Ph62s1XkPJi19t+8WjJlUXDQ1jblh72IBaOeyBEp6qL/zDoASJGPbfH88qulaDnnVI1nL3Y19Ig
 ADFTLeiHBReNN9e/ZnOYQjngmulSz5jvorKvDIFcMufKMKvllq1r29bqwJ1pdal8j/+2NFznrd3
 CSyJlHHrxHpR+OvyS+w==
X-Proofpoint-GUID: MYERmd2m7yRlObtaRTKZq_kGgTxa4KZM
X-Authority-Analysis: v=2.4 cv=G7sR0tk5 c=1 sm=1 tr=0 ts=69cb5aa1 cx=c_pps
 a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17
 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22
 a=EUspDBNiAAAA:8 a=-2Qx4yxcNGLJKJli3vsA:9 a=QEXdDO2ut3YA:10
 a=x9snwWr2DeNwDh03kgHS:22
X-Proofpoint-ORIG-GUID: MYERmd2m7yRlObtaRTKZq_kGgTxa4KZM
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49
 definitions=2026-03-31_01,2026-03-28_01,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 clxscore=1015 phishscore=0 malwarescore=0 lowpriorityscore=0 bulkscore=0
 priorityscore=1501 spamscore=0 adultscore=0 impostorscore=0 suspectscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603310048
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c04:e001:36c::/64:c];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	MIME_TRACE(0.00)[0:+];
	RCPT_COUNT_TWELVE(0.00)[18];
	FORGED_SENDER_MAILLIST(0.00)[];
	TAGGED_FROM(0.00)[bounces-282766-lists,devicetree=lfdr.de];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[tor.lore.kernel.org:helo,tor.lore.kernel.org:rdns,qualcomm.com:dkim,qualcomm.com:email];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[jagadeesh.kona@oss.qualcomm.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c04::/32, country:SG];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Queue-Id: A6D713640FB
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

Add X1P42100 camera clock controller support and clock bindings
for camera QDSS debug clocks which are applicable for both X1E80100
and X1P42100 platforms.

Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Signed-off-by: Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>
---
 Documentation/devicetree/bindings/clock/qcom,x1e80100-camcc.yaml | 1 +
 include/dt-bindings/clock/qcom,x1e80100-camcc.h                  | 3 +++
 2 files changed, 4 insertions(+)

diff --git a/Documentation/devicetree/bindings/clock/qcom,x1e80100-camcc.yaml b/Documentation/devicetree/bindings/clock/qcom,x1e80100-camcc.yaml
index 938a2f1ff3fca899b5708101df7f8aa07e943336..b28614186cc098268ab0d8c32b21d9dd9508c9f9 100644
--- a/Documentation/devicetree/bindings/clock/qcom,x1e80100-camcc.yaml
+++ b/Documentation/devicetree/bindings/clock/qcom,x1e80100-camcc.yaml
@@ -23,6 +23,7 @@ properties:
   compatible:
     enum:
       - qcom,x1e80100-camcc
+      - qcom,x1p42100-camcc
 
   reg:
     maxItems: 1
diff --git a/include/dt-bindings/clock/qcom,x1e80100-camcc.h b/include/dt-bindings/clock/qcom,x1e80100-camcc.h
index d72fdfb06a7c716ed2ec376e061e4f0ca35f42c5..06c316022fb0d26ec6243b28477564d97f228c8e 100644
--- a/include/dt-bindings/clock/qcom,x1e80100-camcc.h
+++ b/include/dt-bindings/clock/qcom,x1e80100-camcc.h
@@ -115,6 +115,9 @@
 #define CAM_CC_SLEEP_CLK_SRC					105
 #define CAM_CC_SLOW_AHB_CLK_SRC					106
 #define CAM_CC_XO_CLK_SRC					107
+#define CAM_CC_QDSS_DEBUG_CLK					108
+#define CAM_CC_QDSS_DEBUG_CLK_SRC				109
+#define CAM_CC_QDSS_DEBUG_XO_CLK				110
 
 /* CAM_CC power domains */
 #define CAM_CC_BPS_GDSC						0

-- 
2.34.1


