16:55:54 INFO  : Registering command handlers for SDK TCF services
16:55:55 INFO  : Launching XSCT server: xsct.bat -interactive D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\temp_xsdb_launch_script.tcl
16:56:04 INFO  : XSCT server has started successfully.
16:56:06 INFO  : Successfully done setting XSCT server connection channel  
16:56:06 INFO  : Successfully done setting SDK workspace  
16:56:06 INFO  : Processing command line option -hwspec D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper.hdf.
19:08:15 INFO  : Registering command handlers for SDK TCF services
19:08:16 INFO  : Launching XSCT server: xsct.bat -interactive D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\temp_xsdb_launch_script.tcl
19:08:21 INFO  : XSCT server has started successfully.
19:08:21 INFO  : Successfully done setting XSCT server connection channel  
19:08:22 INFO  : Successfully done setting SDK workspace  
19:08:22 INFO  : Processing command line option -hwspec D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper.hdf.
19:08:22 INFO  : Checking for hwspec changes in the project gcd_block_design_wrapper_hw_platform_0.
19:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:13:05 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:13:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:13:57 INFO  : 'fpga -state' command is executed.
19:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:58 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:13:58 INFO  : 'jtag frequency' command is executed.
19:13:58 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:58 INFO  : Context for 'APU' is selected.
19:13:58 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:13:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:58 INFO  : Context for 'APU' is selected.
19:13:58 INFO  : 'stop' command is executed.
19:14:00 INFO  : 'ps7_init' command is executed.
19:14:00 INFO  : 'ps7_post_config' command is executed.
19:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:00 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:00 INFO  : Memory regions updated for context APU
19:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:01 INFO  : 'con' command is executed.
19:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:14:01 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
19:16:52 INFO  : Disconnected from the channel tcfchan#1.
19:16:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:16:54 INFO  : 'fpga -state' command is executed.
19:17:40 INFO  : Memory regions updated for context APU
19:18:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:18:22 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:18:39 INFO  : 'fpga -state' command is executed.
19:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:39 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:18:39 INFO  : 'jtag frequency' command is executed.
19:18:39 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:39 INFO  : Context for 'APU' is selected.
19:18:39 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:18:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:40 INFO  : Context for 'APU' is selected.
19:18:40 INFO  : 'stop' command is executed.
19:18:41 INFO  : 'ps7_init' command is executed.
19:18:41 INFO  : 'ps7_post_config' command is executed.
19:18:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:42 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:42 INFO  : Memory regions updated for context APU
19:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:42 INFO  : 'con' command is executed.
19:18:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:18:42 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
19:19:09 INFO  : Disconnected from the channel tcfchan#2.
19:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:19:10 INFO  : 'fpga -state' command is executed.
19:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:11 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:19:11 INFO  : 'jtag frequency' command is executed.
19:19:11 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:11 INFO  : Context for 'APU' is selected.
19:19:15 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:15 INFO  : Context for 'APU' is selected.
19:19:15 INFO  : 'stop' command is executed.
19:19:16 INFO  : 'ps7_init' command is executed.
19:19:16 INFO  : 'ps7_post_config' command is executed.
19:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:19 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:19 INFO  : Memory regions updated for context APU
19:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:20 INFO  : 'con' command is executed.
19:19:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:19:20 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
19:20:58 INFO  : Disconnected from the channel tcfchan#3.
19:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:20:59 INFO  : 'fpga -state' command is executed.
19:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:59 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:20:59 INFO  : 'jtag frequency' command is executed.
19:20:59 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:59 INFO  : Context for 'APU' is selected.
19:21:03 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:21:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:03 INFO  : Context for 'APU' is selected.
19:21:03 INFO  : 'stop' command is executed.
19:21:05 INFO  : 'ps7_init' command is executed.
19:21:05 INFO  : 'ps7_post_config' command is executed.
19:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:08 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:08 INFO  : Memory regions updated for context APU
19:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:09 INFO  : 'con' command is executed.
19:21:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:21:09 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
19:23:40 INFO  : Disconnected from the channel tcfchan#4.
19:23:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:23:41 INFO  : 'fpga -state' command is executed.
19:24:30 INFO  : Memory regions updated for context APU
19:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:24:47 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
19:25:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:25:09 INFO  : 'fpga -state' command is executed.
19:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:09 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:25:09 INFO  : 'jtag frequency' command is executed.
19:25:09 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:09 INFO  : Context for 'APU' is selected.
19:25:09 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:25:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:10 INFO  : Context for 'APU' is selected.
19:25:10 INFO  : 'stop' command is executed.
19:25:11 INFO  : 'ps7_init' command is executed.
19:25:11 INFO  : 'ps7_post_config' command is executed.
19:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:13 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:13 INFO  : Memory regions updated for context APU
19:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:14 INFO  : 'con' command is executed.
19:25:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:25:14 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
19:26:38 INFO  : Disconnected from the channel tcfchan#5.
19:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:26:39 INFO  : 'fpga -state' command is executed.
19:26:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:39 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:26:39 INFO  : 'jtag frequency' command is executed.
19:26:39 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:39 INFO  : Context for 'APU' is selected.
19:26:43 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:26:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:43 INFO  : Context for 'APU' is selected.
19:26:43 INFO  : 'stop' command is executed.
19:26:44 INFO  : 'ps7_init' command is executed.
19:26:44 INFO  : 'ps7_post_config' command is executed.
19:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:47 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:47 INFO  : Memory regions updated for context APU
19:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:49 INFO  : 'con' command is executed.
19:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:26:49 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
19:27:48 INFO  : Disconnected from the channel tcfchan#6.
19:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786262A" && level==0} -index 1' command is executed.
19:27:48 INFO  : 'fpga -state' command is executed.
19:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:49 INFO  : Jtag cable 'Digilent Zybo 210279786262A' is selected.
19:27:49 INFO  : 'jtag frequency' command is executed.
19:27:49 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:49 INFO  : Context for 'APU' is selected.
19:27:52 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
19:27:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:52 INFO  : Context for 'APU' is selected.
19:27:52 INFO  : 'stop' command is executed.
19:27:53 INFO  : 'ps7_init' command is executed.
19:27:53 INFO  : 'ps7_post_config' command is executed.
19:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:56 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:56 INFO  : Memory regions updated for context APU
19:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:57 INFO  : 'con' command is executed.
19:27:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786262A"} -index 0
con
----------------End of Script----------------

19:27:57 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
20:06:04 INFO  : Disconnected from the channel tcfchan#7.
17:33:43 INFO  : Launching XSCT server: xsct.bat -interactive D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\temp_xsdb_launch_script.tcl
17:33:47 INFO  : XSCT server has started successfully.
17:33:47 INFO  : Successfully done setting XSCT server connection channel  
17:33:47 INFO  : Successfully done setting SDK workspace  
17:33:53 INFO  : Registering command handlers for SDK TCF services
17:33:53 INFO  : Processing command line option -hwspec D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper.hdf.
17:33:54 INFO  : Checking for hwspec changes in the project gcd_block_design_wrapper_hw_platform_0.
17:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
17:35:31 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
17:36:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
17:36:12 INFO  : 'fpga -state' command is executed.
17:36:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:12 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
17:36:12 INFO  : 'jtag frequency' command is executed.
17:36:12 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:12 INFO  : Context for 'APU' is selected.
17:36:13 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
17:36:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:13 INFO  : Context for 'APU' is selected.
17:36:13 INFO  : 'stop' command is executed.
17:36:14 INFO  : 'ps7_init' command is executed.
17:36:14 INFO  : 'ps7_post_config' command is executed.
17:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:15 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:15 INFO  : Memory regions updated for context APU
17:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:16 INFO  : 'con' command is executed.
17:36:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

17:36:16 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
17:37:06 INFO  : Disconnected from the channel tcfchan#1.
17:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
17:37:08 INFO  : 'fpga -state' command is executed.
17:37:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:08 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
17:37:08 INFO  : 'jtag frequency' command is executed.
17:37:08 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:08 INFO  : Context for 'APU' is selected.
17:37:13 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
17:37:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:13 INFO  : Context for 'APU' is selected.
17:37:13 INFO  : 'stop' command is executed.
17:37:14 INFO  : 'ps7_init' command is executed.
17:37:14 INFO  : 'ps7_post_config' command is executed.
17:37:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:14 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:15 INFO  : Memory regions updated for context APU
17:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:15 INFO  : 'con' command is executed.
17:37:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

17:37:15 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
17:38:14 INFO  : Disconnected from the channel tcfchan#2.
17:38:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
17:38:15 INFO  : 'fpga -state' command is executed.
17:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:16 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
17:38:16 INFO  : 'jtag frequency' command is executed.
17:38:16 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:16 INFO  : Context for 'APU' is selected.
17:38:22 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
17:38:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:22 INFO  : Context for 'APU' is selected.
17:38:22 INFO  : 'stop' command is executed.
17:38:23 INFO  : 'ps7_init' command is executed.
17:38:23 INFO  : 'ps7_post_config' command is executed.
17:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:24 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_software/Debug/gcd_software.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:24 INFO  : Memory regions updated for context APU
17:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:24 INFO  : 'con' command is executed.
17:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

17:38:24 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_software.elf_on_local.tcl'
20:20:03 INFO  : Disconnected from the channel tcfchan#3.
03:46:27 INFO  : Registering command handlers for SDK TCF services
03:46:29 INFO  : Launching XSCT server: xsct.bat -interactive D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\temp_xsdb_launch_script.tcl
03:46:40 INFO  : XSCT server has started successfully.
03:46:42 INFO  : Successfully done setting XSCT server connection channel  
03:46:42 INFO  : Successfully done setting SDK workspace  
03:46:42 INFO  : Processing command line option -hwspec D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper.hdf.
03:46:42 INFO  : Checking for hwspec changes in the project gcd_block_design_wrapper_hw_platform_0.
03:46:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1569141867369,  Project:1568753933365
03:46:53 INFO  : The hardware specification for project 'gcd_block_design_wrapper_hw_platform_0' is different from D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper.hdf.
03:46:54 INFO  : Copied contents of D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper.hdf into \gcd_block_design_wrapper_hw_platform_0\system.hdf.
03:47:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:47:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::remove: The directory is not empty: "D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\standalone_bsp_0/ps7_cortexa9_0\libsrc\scutimer_v2_1"

03:47:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

03:47:05 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

03:47:05 ERROR : Error updating BSP project MSS files.
03:47:06 INFO  : Updating hardware inferred compiler options for gcd_software.
03:47:06 INFO  : Clearing existing target manager status.
03:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:54:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
03:54:55 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
03:55:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
03:55:20 INFO  : 'fpga -state' command is executed.
03:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:55:20 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
03:55:20 INFO  : 'jtag frequency' command is executed.
03:55:20 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:55:20 INFO  : Context for 'APU' is selected.
03:55:20 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
03:55:20 INFO  : 'configparams force-mem-access 1' command is executed.
03:55:21 INFO  : Context for 'APU' is selected.
03:55:21 INFO  : 'stop' command is executed.
03:55:22 INFO  : 'ps7_init' command is executed.
03:55:22 INFO  : 'ps7_post_config' command is executed.
03:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:22 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:55:22 INFO  : 'configparams force-mem-access 0' command is executed.
03:55:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

03:55:23 INFO  : Memory regions updated for context APU
03:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:23 INFO  : 'con' command is executed.
03:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

03:55:23 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
03:55:53 INFO  : Disconnected from the channel tcfchan#1.
03:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
03:56:26 INFO  : 'fpga -state' command is executed.
03:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:27 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
03:56:27 INFO  : 'jtag frequency' command is executed.
03:56:27 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:56:27 INFO  : Context for 'APU' is selected.
03:56:33 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
03:56:33 INFO  : 'configparams force-mem-access 1' command is executed.
03:56:33 INFO  : Context for 'APU' is selected.
03:56:33 INFO  : 'stop' command is executed.
03:56:34 INFO  : 'ps7_init' command is executed.
03:56:34 INFO  : 'ps7_post_config' command is executed.
03:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:35 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:56:35 INFO  : 'configparams force-mem-access 0' command is executed.
03:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

03:56:35 INFO  : Memory regions updated for context APU
03:56:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:35 INFO  : 'con' command is executed.
03:56:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

03:56:35 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
03:56:54 INFO  : Disconnected from the channel tcfchan#2.
04:00:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:00:52 INFO  : 'fpga -state' command is executed.
04:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:00:53 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:00:53 INFO  : 'jtag frequency' command is executed.
04:00:53 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:00:53 INFO  : Context for 'APU' is selected.
04:00:53 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:00:53 INFO  : 'configparams force-mem-access 1' command is executed.
04:00:53 INFO  : Context for 'APU' is selected.
04:00:53 INFO  : 'stop' command is executed.
04:00:54 INFO  : 'ps7_init' command is executed.
04:00:54 INFO  : 'ps7_post_config' command is executed.
04:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:55 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:00:55 INFO  : 'configparams force-mem-access 0' command is executed.
04:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:00:55 INFO  : Memory regions updated for context APU
04:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:56 INFO  : 'con' command is executed.
04:00:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:00:56 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:12:36 INFO  : Disconnected from the channel tcfchan#3.
04:12:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:12:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:12:54 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
04:13:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:13:11 INFO  : 'fpga -state' command is executed.
04:13:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:13:12 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:13:12 INFO  : 'jtag frequency' command is executed.
04:13:12 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:13:12 INFO  : Context for 'APU' is selected.
04:13:12 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:13:12 INFO  : 'configparams force-mem-access 1' command is executed.
04:13:12 INFO  : Context for 'APU' is selected.
04:13:12 INFO  : 'stop' command is executed.
04:13:13 INFO  : 'ps7_init' command is executed.
04:13:13 INFO  : 'ps7_post_config' command is executed.
04:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:14 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:13:14 INFO  : 'configparams force-mem-access 0' command is executed.
04:13:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:13:14 INFO  : Memory regions updated for context APU
04:13:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:14 INFO  : 'con' command is executed.
04:13:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:13:14 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:13:40 INFO  : Disconnected from the channel tcfchan#4.
04:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:13:45 INFO  : 'fpga -state' command is executed.
04:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:13:46 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:13:46 INFO  : 'jtag frequency' command is executed.
04:13:46 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:13:46 INFO  : Context for 'APU' is selected.
04:13:46 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:13:46 INFO  : 'configparams force-mem-access 1' command is executed.
04:13:46 INFO  : Context for 'APU' is selected.
04:13:46 INFO  : 'stop' command is executed.
04:13:47 INFO  : 'ps7_init' command is executed.
04:13:47 INFO  : 'ps7_post_config' command is executed.
04:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:48 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
04:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:13:48 INFO  : Memory regions updated for context APU
04:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:13:49 INFO  : 'con' command is executed.
04:13:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:13:49 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:15:54 INFO  : Disconnected from the channel tcfchan#5.
04:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:24:28 INFO  : 'fpga -state' command is executed.
04:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:24:28 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:24:28 INFO  : 'jtag frequency' command is executed.
04:24:28 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:24:28 INFO  : Context for 'APU' is selected.
04:24:28 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
04:24:29 INFO  : Context for 'APU' is selected.
04:24:29 INFO  : 'stop' command is executed.
04:24:30 INFO  : 'ps7_init' command is executed.
04:24:30 INFO  : 'ps7_post_config' command is executed.
04:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:24:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:24:31 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
04:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:24:31 INFO  : Memory regions updated for context APU
04:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:24:31 INFO  : 'con' command is executed.
04:24:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:24:31 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:25:04 INFO  : Disconnected from the channel tcfchan#6.
04:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:25:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:25:13 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
04:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:25:18 INFO  : 'fpga -state' command is executed.
04:25:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:25:19 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:25:19 INFO  : 'jtag frequency' command is executed.
04:25:19 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:25:19 INFO  : Context for 'APU' is selected.
04:25:19 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:25:19 INFO  : 'configparams force-mem-access 1' command is executed.
04:25:19 INFO  : Context for 'APU' is selected.
04:25:19 INFO  : 'stop' command is executed.
04:25:20 INFO  : 'ps7_init' command is executed.
04:25:20 INFO  : 'ps7_post_config' command is executed.
04:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:25:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:25:20 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:25:20 INFO  : 'configparams force-mem-access 0' command is executed.
04:25:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:25:21 INFO  : Memory regions updated for context APU
04:25:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:25:21 INFO  : 'con' command is executed.
04:25:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:25:21 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:25:50 INFO  : Disconnected from the channel tcfchan#7.
04:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:26:07 INFO  : 'fpga -state' command is executed.
04:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:26:07 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:26:07 INFO  : 'jtag frequency' command is executed.
04:26:07 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:26:07 INFO  : Context for 'APU' is selected.
04:26:07 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:26:07 INFO  : 'configparams force-mem-access 1' command is executed.
04:26:07 INFO  : Context for 'APU' is selected.
04:26:08 INFO  : 'stop' command is executed.
04:26:08 INFO  : 'ps7_init' command is executed.
04:26:08 INFO  : 'ps7_post_config' command is executed.
04:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:26:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:26:09 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
04:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:26:09 INFO  : Memory regions updated for context APU
04:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:26:09 INFO  : 'con' command is executed.
04:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:26:09 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:26:57 INFO  : Disconnected from the channel tcfchan#8.
04:27:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:27:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:27:03 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
04:27:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:27:30 INFO  : 'fpga -state' command is executed.
04:27:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:27:31 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:27:31 INFO  : 'jtag frequency' command is executed.
04:27:31 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:27:31 INFO  : Context for 'APU' is selected.
04:27:31 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:27:31 INFO  : 'configparams force-mem-access 1' command is executed.
04:27:31 INFO  : Context for 'APU' is selected.
04:27:31 INFO  : 'stop' command is executed.
04:27:32 INFO  : 'ps7_init' command is executed.
04:27:32 INFO  : 'ps7_post_config' command is executed.
04:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:27:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:27:33 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:27:33 INFO  : 'configparams force-mem-access 0' command is executed.
04:27:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:27:33 INFO  : Memory regions updated for context APU
04:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:27:33 INFO  : 'con' command is executed.
04:27:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:27:33 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:28:27 INFO  : Disconnected from the channel tcfchan#9.
04:29:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:29:44 INFO  : 'fpga -state' command is executed.
04:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:29:44 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:29:44 INFO  : 'jtag frequency' command is executed.
04:29:44 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:29:44 INFO  : Context for 'APU' is selected.
04:29:44 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:29:44 INFO  : 'configparams force-mem-access 1' command is executed.
04:29:44 INFO  : Context for 'APU' is selected.
04:29:45 INFO  : 'stop' command is executed.
04:29:45 INFO  : 'ps7_init' command is executed.
04:29:45 INFO  : 'ps7_post_config' command is executed.
04:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:46 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:29:46 INFO  : 'configparams force-mem-access 0' command is executed.
04:29:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:29:46 INFO  : Memory regions updated for context APU
04:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:46 INFO  : 'con' command is executed.
04:29:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:29:46 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
04:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:30:16 INFO  : FPGA configured successfully with bitstream "D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/gcd_block_design_wrapper.bit"
04:30:24 INFO  : Disconnected from the channel tcfchan#10.
04:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42EACA" && level==0} -index 1' command is executed.
04:30:25 INFO  : 'fpga -state' command is executed.
04:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:30:25 INFO  : Jtag cable 'Digilent Zybo 210279A42EACA' is selected.
04:30:25 INFO  : 'jtag frequency' command is executed.
04:30:25 INFO  : Sourcing of 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:30:25 INFO  : Context for 'APU' is selected.
04:30:25 INFO  : Hardware design information is loaded from 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf'.
04:30:25 INFO  : 'configparams force-mem-access 1' command is executed.
04:30:25 INFO  : Context for 'APU' is selected.
04:30:25 INFO  : 'stop' command is executed.
04:30:26 INFO  : 'ps7_init' command is executed.
04:30:26 INFO  : 'ps7_post_config' command is executed.
04:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:26 INFO  : The application 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:30:26 INFO  : 'configparams force-mem-access 0' command is executed.
04:30:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
loadhw -hw D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
dow D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.sdk/gcd_zynq_sw/Debug/gcd_zynq_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

04:30:26 INFO  : Memory regions updated for context APU
04:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:26 INFO  : 'con' command is executed.
04:30:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42EACA"} -index 0
con
----------------End of Script----------------

04:30:26 INFO  : Launch script is exported to file 'D:\github\Digital-Hardware-Modelling\xilinx-vivado\gcd\gcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gcd_zynq_sw.elf_on_local.tcl'
