0.7
2020.2
May 22 2024
19:03:11
C:/Users/shukl/Desktop/From_github/Hardware_development_archive/EclypseZ7/EclypseZ7/EclypseZ7.gen/sources_1/bd/FPGA_SPI/hdl/FPGA_SPI_wrapper.vhd,1742763649,vhdl,,,,fpga_spi_wrapper,,,,,,,,
C:/Users/shukl/Desktop/From_github/Hardware_development_archive/EclypseZ7/EclypseZ7/EclypseZ7.ip_user_files/bd/FPGA_SPI/ip/FPGA_SPI_VHDL_SPI_MASTER_0_0/sim/FPGA_SPI_VHDL_SPI_MASTER_0_0.vhd,1742763608,vhdl,,,,fpga_spi_vhdl_spi_master_0_0,,,,,,,,
C:/Users/shukl/Desktop/From_github/Hardware_development_archive/EclypseZ7/EclypseZ7/EclypseZ7.ip_user_files/bd/FPGA_SPI/sim/FPGA_SPI.vhd,1742763649,vhdl,,,,fpga_spi,,,,,,,,
C:/Users/shukl/Desktop/From_github/Hardware_development_archive/EclypseZ7/EclypseZ7/EclypseZ7.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;smartconnect_v1_0;xilinx_vip,,,,,,
C:/Users/shukl/Desktop/From_github/Hardware_development_archive/EclypseZ7/EclypseZ7/EclypseZ7.srcs/sources_1/new/VHDL_SPI_MASTER.vhd,1742763589,vhdl,,,,vhdl_spi_master,,,,,,,,
