.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH reset_generated_clock  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBreset_generated_clock\fR \-  Removes generated clock assertions previously created using the create_generated_clock command
.SH Syntax  \fBreset_generated_clock\fR  [-help]  {-all | <clock_list>} 
.P Removes generated clock assertions previously created using the create_generated_clock command.
.P To use the reset_generated_clock command you must specify the set_interactive_constraint_modes constraints for the applicable modes. You can also include these commands in the SDC constraint file - applicable only for the views that include that SDC.
.P Note: The generated clocks may originate from the library files dotlib - you can use reset_generated_clock from the command line, or add it to all the SDC files in use. 
.SH Parameters   "\fB-help\fR" Prints out the command usage.   "\fB-all\fR" Removes all the generated clocks in the design.  "\fB<clock_list>\fR" Specifies the list of clocks (in collection format) for which the generated clock assertions are to be removed. 
.SH   Examples
.P Here are some examples.
.RS  "*" 2 The following command removes the generated clock assertions on all the generated clocks RC/Q:   report_clocks   # The following report is displayed:  --------------------------------------------------------------------------                                   Clock Descriptions  --------------------------------------------------------------------------                                                           Attributes  --------------------------------------------------------------------------  Clock Name  Source     Period     Lead     Trail    Generated   Propagated  --------------------------------------------------------------------------  CK1         CLK1       20.000     0.000    10.000     n          n  CK2         CLK1       10.000     0.000    5.000      n          n  GCLK        u8/Q       20.000     0.000    10.000     y          y  --------------------------------------------------------------------------  Generated-Clock Descriptions   ----------------------------------------------------------------------------------  Name  Generated    Master      Master-clock  Invert  Freq.      Duty-Cycle Edges Edge-Shift        Source(pin)  Source(pin)                       Multiplier  ----------------------------------------------------------------------------------  GCLK  u8/Q         CK1         CLK1           n      1/2        -          -     -  ----------------------------------------------------------------------------------  set_interactive_constraint_modes [all_constraint_modes -active]  reset_generated_clock [get_clocks GCLK]  report_clocks  # The following report is displayed:  --------------------------------------------------------------------------                            Clock Descriptions  --------------------------------------------------------------------------                                                   Attributes  --------------------------------------------------------------------------  Clock Name   Source   Period   Lead    Trail    Generated     Propagated  --------------------------------------------------------------------------  CK1          CLK1    20.000    0.000   10.000    n            n  CK2          CLK1    10.000    0.000   5.000     n            n  GCLK         u8/Q    20.000    0.000   10.000    y            y  --------------------------------------------------------------------------  Generated-Clock Descriptions  ---------------------------------------------------------------------------------  Name  Generated   Master      Master-clock Invert  Freq.      Duty-Cycle Edges Edge-Shift        Source(pin) Source(pin)                      Multiplier  ---------------------------------------------------------------------------------
.RE 
.SH Related Information
.RS  "*" 2 create_generated_clock  "*" 2  report_clocks  "*" 2  set_interactive_constraint_modes
.RE
.P
