{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 00:17:08 2009 " "Info: Processing started: Wed Nov 04 00:17:08 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UartRecv -c UartRecv " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UartRecv -c UartRecv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/UartRecv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/UartRecv.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartRecv " "Info: Found entity 1: UartRecv" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "UartRecv " "Info: Elaborating entity \"UartRecv\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "UartRecv.v(74) " "Critical Warning (10237): Verilog HDL warning at UartRecv.v(74): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 74 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "UartRecv.v(75) " "Critical Warning (10237): Verilog HDL warning at UartRecv.v(75): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 75 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "UartRecv.v(76) " "Critical Warning (10237): Verilog HDL warning at UartRecv.v(76): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 76 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buff UartRecv.v(106) " "Warning (10240): Verilog HDL Always Construct warning at UartRecv.v(106): inferring latch(es) for variable \"buff\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[0\] UartRecv.v(106) " "Info (10041): Inferred latch for \"buff\[0\]\" at UartRecv.v(106)" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[1\] UartRecv.v(106) " "Info (10041): Inferred latch for \"buff\[1\]\" at UartRecv.v(106)" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[2\] UartRecv.v(106) " "Info (10041): Inferred latch for \"buff\[2\]\" at UartRecv.v(106)" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[3\] UartRecv.v(106) " "Info (10041): Inferred latch for \"buff\[3\]\" at UartRecv.v(106)" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[4\] UartRecv.v(106) " "Info (10041): Inferred latch for \"buff\[4\]\" at UartRecv.v(106)" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[5\] UartRecv.v(106) " "Info (10041): Inferred latch for \"buff\[5\]\" at UartRecv.v(106)" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[6\] UartRecv.v(106) " "Info (10041): Inferred latch for \"buff\[6\]\" at UartRecv.v(106)" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buff\[7\] UartRecv.v(106) " "Info (10041): Inferred latch for \"buff\[7\]\" at UartRecv.v(106)" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Info: Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Info: Implemented 60 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Allocated 137 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 00:17:09 2009 " "Info: Processing ended: Wed Nov 04 00:17:09 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 00:17:10 2009 " "Info: Processing started: Wed Nov 04 00:17:10 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UartRecv -c UartRecv " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off UartRecv -c UartRecv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "UartRecv EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"UartRecv\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "87 Top " "Info: Previous placement does not exist for 87 of 87 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 11 " "Warning: No exact pin location assignment(s) for 8 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[0\] " "Info: Pin data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { data_out[0] } } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[1\] " "Info: Pin data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { data_out[1] } } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[2\] " "Info: Pin data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { data_out[2] } } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[3\] " "Info: Pin data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { data_out[3] } } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[4\] " "Info: Pin data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { data_out[4] } } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[5\] " "Info: Pin data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { data_out[5] } } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[6\] " "Info: Pin data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { data_out[6] } } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[7\] " "Info: Pin data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { data_out[7] } } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node sys_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[0\] " "Info: Destination node counter\[0\]" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[1\] " "Info: Destination node counter\[1\]" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[2\] " "Info: Destination node counter\[2\]" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[3\] " "Info: Destination node counter\[3\]" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[4\] " "Info: Destination node counter\[4\]" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[5\] " "Info: Destination node counter\[5\]" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[6\] " "Info: Destination node counter\[6\]" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[7\] " "Info: Destination node counter\[7\]" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[8\] " "Info: Destination node counter\[8\]" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[9\] " "Info: Destination node counter\[9\]" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { sys_clk } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.30 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.30 VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 22 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.108 ns register register " "Info: Estimated most critical path is register to register delay of 0.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buff\[7\] 1 REG LAB_X15_Y9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y9; Fanout = 1; REG Node = 'buff\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff[7] } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.108 ns data_out\[7\]~reg0 2 REG LAB_X15_Y9 1 " "Info: 2: + IC(0.000 ns) + CELL(0.108 ns) = 0.108 ns; Loc. = LAB_X15_Y9; Fanout = 1; REG Node = 'data_out\[7\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { buff[7] data_out[7]~reg0 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.108 ns ( 100.00 % ) " "Info: Total cell delay = 0.108 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { buff[7] data_out[7]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[0\] 0 " "Info: Pin \"data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[1\] 0 " "Info: Pin \"data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[2\] 0 " "Info: Pin \"data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[3\] 0 " "Info: Pin \"data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[4\] 0 " "Info: Pin \"data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[5\] 0 " "Info: Pin \"data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[6\] 0 " "Info: Pin \"data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[7\] 0 " "Info: Pin \"data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/UartRecv.fit.smsg " "Info: Generated suppressed messages file D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/UartRecv.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Allocated 173 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 00:17:12 2009 " "Info: Processing ended: Wed Nov 04 00:17:12 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 00:17:13 2009 " "Info: Processing started: Wed Nov 04 00:17:13 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UartRecv -c UartRecv " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off UartRecv -c UartRecv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Allocated 134 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 00:17:14 2009 " "Info: Processing ended: Wed Nov 04 00:17:14 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 00:17:15 2009 " "Info: Processing started: Wed Nov 04 00:17:15 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UartRecv -c UartRecv --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UartRecv -c UartRecv --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "buff\[0\] " "Warning: Node \"buff\[0\]\" is a latch" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buff\[1\] " "Warning: Node \"buff\[1\]\" is a latch" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buff\[2\] " "Warning: Node \"buff\[2\]\" is a latch" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buff\[3\] " "Warning: Node \"buff\[3\]\" is a latch" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buff\[4\] " "Warning: Node \"buff\[4\]\" is a latch" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buff\[5\] " "Warning: Node \"buff\[5\]\" is a latch" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buff\[6\] " "Warning: Node \"buff\[6\]\" is a latch" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "buff\[7\] " "Warning: Node \"buff\[7\]\" is a latch" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sys_clk " "Info: Assuming node \"sys_clk\" is an undefined clock" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "38 " "Warning: Found 38 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal7~73 " "Info: Detected gated clock \"Equal7~73\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 103 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal7~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal6~98 " "Info: Detected gated clock \"Equal6~98\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 102 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal6~98" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal6~99 " "Info: Detected gated clock \"Equal6~99\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 102 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal6~99" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal5~88 " "Info: Detected gated clock \"Equal5~88\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 101 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal5~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal5~89 " "Info: Detected gated clock \"Equal5~89\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 101 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal5~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal4~86 " "Info: Detected gated clock \"Equal4~86\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 100 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal4~87 " "Info: Detected gated clock \"Equal4~87\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 100 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~93 " "Info: Detected gated clock \"Equal3~93\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 99 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal2~115 " "Info: Detected gated clock \"Equal2~115\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 98 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~115" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~92 " "Info: Detected gated clock \"Equal3~92\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 99 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal2~114 " "Info: Detected gated clock \"Equal2~114\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 98 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~114" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal2~116 " "Info: Detected gated clock \"Equal2~116\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 98 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~116" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal1~112 " "Info: Detected gated clock \"Equal1~112\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 97 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~112" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal1~111 " "Info: Detected gated clock \"Equal1~111\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 97 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~111" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal1~113 " "Info: Detected gated clock \"Equal1~113\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 97 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~113" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal1~114 " "Info: Detected gated clock \"Equal1~114\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 97 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~114" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~115 " "Info: Detected gated clock \"Equal0~115\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 96 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~115" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~116 " "Info: Detected gated clock \"Equal0~116\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 96 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~116" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~119 " "Info: Detected gated clock \"Equal0~119\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 96 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~119" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~118 " "Info: Detected gated clock \"Equal0~118\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 96 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~118" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~117 " "Info: Detected gated clock \"Equal0~117\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 96 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~117" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~120 " "Info: Detected gated clock \"Equal0~120\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 96 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[2\] " "Info: Detected ripple clock \"counter\[2\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[0\] " "Info: Detected ripple clock \"counter\[0\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[3\] " "Info: Detected ripple clock \"counter\[3\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[1\] " "Info: Detected ripple clock \"counter\[1\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[6\] " "Info: Detected ripple clock \"counter\[6\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[4\] " "Info: Detected ripple clock \"counter\[4\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[5\] " "Info: Detected ripple clock \"counter\[5\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[8\] " "Info: Detected ripple clock \"counter\[8\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[12\] " "Info: Detected ripple clock \"counter\[12\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[9\] " "Info: Detected ripple clock \"counter\[9\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[7\] " "Info: Detected ripple clock \"counter\[7\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[10\] " "Info: Detected ripple clock \"counter\[10\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[14\] " "Info: Detected ripple clock \"counter\[14\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[13\] " "Info: Detected ripple clock \"counter\[13\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[15\] " "Info: Detected ripple clock \"counter\[15\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "counter\[11\] " "Info: Detected ripple clock \"counter\[11\]\" as buffer" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sys_clk register buff\[2\] register data_out\[2\]~reg0 76.98 MHz 12.99 ns Internal " "Info: Clock \"sys_clk\" has Internal fmax of 76.98 MHz between source register \"buff\[2\]\" and destination register \"data_out\[2\]~reg0\" (period= 12.99 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.108 ns + Longest register register " "Info: + Longest register to register delay is 0.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buff\[2\] 1 REG LCCOMB_X15_Y9_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y9_N12; Fanout = 1; REG Node = 'buff\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff[2] } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.108 ns data_out\[2\]~reg0 2 REG LCFF_X15_Y9_N13 1 " "Info: 2: + IC(0.000 ns) + CELL(0.108 ns) = 0.108 ns; Loc. = LCFF_X15_Y9_N13; Fanout = 1; REG Node = 'data_out\[2\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { buff[2] data_out[2]~reg0 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.108 ns ( 100.00 % ) " "Info: Total cell delay = 0.108 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { buff[2] data_out[2]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.108 ns" { buff[2] {} data_out[2]~reg0 {} } { 0.000ns 0.000ns } { 0.000ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.427 ns - Smallest " "Info: - Smallest clock skew is -6.427 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.743 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 17 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 17; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns data_out\[2\]~reg0 3 REG LCFF_X15_Y9_N13 1 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X15_Y9_N13; Fanout = 1; REG Node = 'data_out\[2\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { sys_clk~clkctrl data_out[2]~reg0 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { sys_clk sys_clk~clkctrl data_out[2]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} data_out[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 9.170 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 9.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 17 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 17; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.970 ns) 3.975 ns counter\[3\] 2 REG LCFF_X12_Y11_N7 4 " "Info: 2: + IC(1.905 ns) + CELL(0.970 ns) = 3.975 ns; Loc. = LCFF_X12_Y11_N7; Fanout = 4; REG Node = 'counter\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { sys_clk counter[3] } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.615 ns) 5.724 ns Equal0~115 3 COMB LCCOMB_X14_Y11_N4 3 " "Info: 3: + IC(1.134 ns) + CELL(0.615 ns) = 5.724 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 3; COMB Node = 'Equal0~115'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { counter[3] Equal0~115 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.623 ns) 6.728 ns Equal2~114 4 COMB LCCOMB_X14_Y11_N22 4 " "Info: 4: + IC(0.381 ns) + CELL(0.623 ns) = 6.728 ns; Loc. = LCCOMB_X14_Y11_N22; Fanout = 4; COMB Node = 'Equal2~114'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { Equal0~115 Equal2~114 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.589 ns) 7.691 ns Equal2~116 5 COMB LCCOMB_X14_Y11_N28 1 " "Info: 5: + IC(0.374 ns) + CELL(0.589 ns) = 7.691 ns; Loc. = LCCOMB_X14_Y11_N28; Fanout = 1; COMB Node = 'Equal2~116'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { Equal2~114 Equal2~116 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.370 ns) 9.170 ns buff\[2\] 6 REG LCCOMB_X15_Y9_N12 1 " "Info: 6: + IC(1.109 ns) + CELL(0.370 ns) = 9.170 ns; Loc. = LCCOMB_X15_Y9_N12; Fanout = 1; REG Node = 'buff\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { Equal2~116 buff[2] } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.267 ns ( 46.53 % ) " "Info: Total cell delay = 4.267 ns ( 46.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.903 ns ( 53.47 % ) " "Info: Total interconnect delay = 4.903 ns ( 53.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { sys_clk counter[3] Equal0~115 Equal2~114 Equal2~116 buff[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.170 ns" { sys_clk {} sys_clk~combout {} counter[3] {} Equal0~115 {} Equal2~114 {} Equal2~116 {} buff[2] {} } { 0.000ns 0.000ns 1.905ns 1.134ns 0.381ns 0.374ns 1.109ns } { 0.000ns 1.100ns 0.970ns 0.615ns 0.623ns 0.589ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { sys_clk sys_clk~clkctrl data_out[2]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} data_out[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { sys_clk counter[3] Equal0~115 Equal2~114 Equal2~116 buff[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.170 ns" { sys_clk {} sys_clk~combout {} counter[3] {} Equal0~115 {} Equal2~114 {} Equal2~116 {} buff[2] {} } { 0.000ns 0.000ns 1.905ns 1.134ns 0.381ns 0.374ns 1.109ns } { 0.000ns 1.100ns 0.970ns 0.615ns 0.623ns 0.589ns 0.370ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { buff[2] data_out[2]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.108 ns" { buff[2] {} data_out[2]~reg0 {} } { 0.000ns 0.000ns } { 0.000ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { sys_clk sys_clk~clkctrl data_out[2]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} data_out[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { sys_clk counter[3] Equal0~115 Equal2~114 Equal2~116 buff[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.170 ns" { sys_clk {} sys_clk~combout {} counter[3] {} Equal0~115 {} Equal2~114 {} Equal2~116 {} buff[2] {} } { 0.000ns 0.000ns 1.905ns 1.134ns 0.381ns 0.374ns 1.109ns } { 0.000ns 1.100ns 0.970ns 0.615ns 0.623ns 0.589ns 0.370ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "sys_clk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"sys_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "uart_rxd_dly1 buff\[0\] sys_clk 4.62 ns " "Info: Found hold time violation between source  pin or register \"uart_rxd_dly1\" and destination pin or register \"buff\[0\]\" for clock \"sys_clk\" (Hold time is 4.62 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.059 ns + Largest " "Info: + Largest clock skew is 6.059 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 8.811 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 8.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 17 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 17; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.970 ns) 3.975 ns counter\[12\] 2 REG LCFF_X12_Y11_N25 6 " "Info: 2: + IC(1.905 ns) + CELL(0.970 ns) = 3.975 ns; Loc. = LCFF_X12_Y11_N25; Fanout = 6; REG Node = 'counter\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { sys_clk counter[12] } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.624 ns) 5.775 ns Equal0~116 3 COMB LCCOMB_X14_Y11_N16 1 " "Info: 3: + IC(1.176 ns) + CELL(0.624 ns) = 5.775 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'Equal0~116'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { counter[12] Equal0~116 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.615 ns) 6.784 ns Equal0~117 4 COMB LCCOMB_X14_Y11_N14 3 " "Info: 4: + IC(0.394 ns) + CELL(0.615 ns) = 6.784 ns; Loc. = LCCOMB_X14_Y11_N14; Fanout = 3; COMB Node = 'Equal0~117'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { Equal0~116 Equal0~117 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.614 ns) 8.057 ns Equal0~120 5 COMB LCCOMB_X15_Y11_N8 1 " "Info: 5: + IC(0.659 ns) + CELL(0.614 ns) = 8.057 ns; Loc. = LCCOMB_X15_Y11_N8; Fanout = 1; COMB Node = 'Equal0~120'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { Equal0~117 Equal0~120 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 8.811 ns buff\[0\] 6 REG LCCOMB_X15_Y11_N0 1 " "Info: 6: + IC(0.384 ns) + CELL(0.370 ns) = 8.811 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 1; REG Node = 'buff\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { Equal0~120 buff[0] } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.293 ns ( 48.72 % ) " "Info: Total cell delay = 4.293 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.518 ns ( 51.28 % ) " "Info: Total interconnect delay = 4.518 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.811 ns" { sys_clk counter[12] Equal0~116 Equal0~117 Equal0~120 buff[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.811 ns" { sys_clk {} sys_clk~combout {} counter[12] {} Equal0~116 {} Equal0~117 {} Equal0~120 {} buff[0] {} } { 0.000ns 0.000ns 1.905ns 1.176ns 0.394ns 0.659ns 0.384ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.615ns 0.614ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.752 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to source register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 17 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 17; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns uart_rxd_dly1 3 REG LCFF_X15_Y11_N11 8 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X15_Y11_N11; Fanout = 8; REG Node = 'uart_rxd_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { sys_clk~clkctrl uart_rxd_dly1 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { sys_clk sys_clk~clkctrl uart_rxd_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} uart_rxd_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.811 ns" { sys_clk counter[12] Equal0~116 Equal0~117 Equal0~120 buff[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.811 ns" { sys_clk {} sys_clk~combout {} counter[12] {} Equal0~116 {} Equal0~117 {} Equal0~120 {} buff[0] {} } { 0.000ns 0.000ns 1.905ns 1.176ns 0.394ns 0.659ns 0.384ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.615ns 0.614ns 0.370ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { sys_clk sys_clk~clkctrl uart_rxd_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} uart_rxd_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.135 ns - Shortest register register " "Info: - Shortest register to register delay is 1.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_rxd_dly1 1 REG LCFF_X15_Y11_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N11; Fanout = 8; REG Node = 'uart_rxd_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_rxd_dly1 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.651 ns) 1.135 ns buff\[0\] 2 REG LCCOMB_X15_Y11_N0 1 " "Info: 2: + IC(0.484 ns) + CELL(0.651 ns) = 1.135 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 1; REG Node = 'buff\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { uart_rxd_dly1 buff[0] } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.651 ns ( 57.36 % ) " "Info: Total cell delay = 0.651 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.484 ns ( 42.64 % ) " "Info: Total interconnect delay = 0.484 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { uart_rxd_dly1 buff[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.135 ns" { uart_rxd_dly1 {} buff[0] {} } { 0.000ns 0.484ns } { 0.000ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 46 -1 0 } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 106 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.811 ns" { sys_clk counter[12] Equal0~116 Equal0~117 Equal0~120 buff[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.811 ns" { sys_clk {} sys_clk~combout {} counter[12] {} Equal0~116 {} Equal0~117 {} Equal0~120 {} buff[0] {} } { 0.000ns 0.000ns 1.905ns 1.176ns 0.394ns 0.659ns 0.384ns } { 0.000ns 1.100ns 0.970ns 0.624ns 0.615ns 0.614ns 0.370ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { sys_clk sys_clk~clkctrl uart_rxd_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} uart_rxd_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { uart_rxd_dly1 buff[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.135 ns" { uart_rxd_dly1 {} buff[0] {} } { 0.000ns 0.484ns } { 0.000ns 0.651ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "uart_rxd_dly1 uart_rxd sys_clk 5.770 ns register " "Info: tsu for register \"uart_rxd_dly1\" (data pin = \"uart_rxd\", clock pin = \"sys_clk\") is 5.770 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.562 ns + Longest pin register " "Info: + Longest pin to register delay is 8.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns uart_rxd 1 PIN PIN_41 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 1; PIN Node = 'uart_rxd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_rxd } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.294 ns) + CELL(0.206 ns) 8.454 ns uart_rxd_dly1~feeder 2 COMB LCCOMB_X15_Y11_N10 1 " "Info: 2: + IC(7.294 ns) + CELL(0.206 ns) = 8.454 ns; Loc. = LCCOMB_X15_Y11_N10; Fanout = 1; COMB Node = 'uart_rxd_dly1~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { uart_rxd uart_rxd_dly1~feeder } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.562 ns uart_rxd_dly1 3 REG LCFF_X15_Y11_N11 8 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.562 ns; Loc. = LCFF_X15_Y11_N11; Fanout = 8; REG Node = 'uart_rxd_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uart_rxd_dly1~feeder uart_rxd_dly1 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.268 ns ( 14.81 % ) " "Info: Total cell delay = 1.268 ns ( 14.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.294 ns ( 85.19 % ) " "Info: Total interconnect delay = 7.294 ns ( 85.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.562 ns" { uart_rxd uart_rxd_dly1~feeder uart_rxd_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.562 ns" { uart_rxd {} uart_rxd~combout {} uart_rxd_dly1~feeder {} uart_rxd_dly1 {} } { 0.000ns 0.000ns 7.294ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.752 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 17 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 17; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns uart_rxd_dly1 3 REG LCFF_X15_Y11_N11 8 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X15_Y11_N11; Fanout = 8; REG Node = 'uart_rxd_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { sys_clk~clkctrl uart_rxd_dly1 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { sys_clk sys_clk~clkctrl uart_rxd_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} uart_rxd_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.562 ns" { uart_rxd uart_rxd_dly1~feeder uart_rxd_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.562 ns" { uart_rxd {} uart_rxd~combout {} uart_rxd_dly1~feeder {} uart_rxd_dly1 {} } { 0.000ns 0.000ns 7.294ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { sys_clk sys_clk~clkctrl uart_rxd_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} uart_rxd_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk data_out\[4\] data_out\[4\]~reg0 8.690 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"data_out\[4\]\" through register \"data_out\[4\]~reg0\" is 8.690 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 17 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 17; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns data_out\[4\]~reg0 3 REG LCFF_X15_Y9_N19 1 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X15_Y9_N19; Fanout = 1; REG Node = 'data_out\[4\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { sys_clk~clkctrl data_out[4]~reg0 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { sys_clk sys_clk~clkctrl data_out[4]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} data_out[4]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.643 ns + Longest register pin " "Info: + Longest register to pin delay is 5.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out\[4\]~reg0 1 REG LCFF_X15_Y9_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y9_N19; Fanout = 1; REG Node = 'data_out\[4\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[4]~reg0 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.587 ns) + CELL(3.056 ns) 5.643 ns data_out\[4\] 2 PIN PIN_24 0 " "Info: 2: + IC(2.587 ns) + CELL(3.056 ns) = 5.643 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'data_out\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.643 ns" { data_out[4]~reg0 data_out[4] } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 54.16 % ) " "Info: Total cell delay = 3.056 ns ( 54.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.587 ns ( 45.84 % ) " "Info: Total interconnect delay = 2.587 ns ( 45.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.643 ns" { data_out[4]~reg0 data_out[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.643 ns" { data_out[4]~reg0 {} data_out[4] {} } { 0.000ns 2.587ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { sys_clk sys_clk~clkctrl data_out[4]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} data_out[4]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.643 ns" { data_out[4]~reg0 data_out[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.643 ns" { data_out[4]~reg0 {} data_out[4] {} } { 0.000ns 2.587ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "uart_rxd_dly1 uart_rxd sys_clk -5.504 ns register " "Info: th for register \"uart_rxd_dly1\" (data pin = \"uart_rxd\", clock pin = \"sys_clk\") is -5.504 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.752 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 17 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 17; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns uart_rxd_dly1 3 REG LCFF_X15_Y11_N11 8 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X15_Y11_N11; Fanout = 8; REG Node = 'uart_rxd_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { sys_clk~clkctrl uart_rxd_dly1 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { sys_clk sys_clk~clkctrl uart_rxd_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} uart_rxd_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.562 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns uart_rxd 1 PIN PIN_41 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 1; PIN Node = 'uart_rxd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_rxd } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.294 ns) + CELL(0.206 ns) 8.454 ns uart_rxd_dly1~feeder 2 COMB LCCOMB_X15_Y11_N10 1 " "Info: 2: + IC(7.294 ns) + CELL(0.206 ns) = 8.454 ns; Loc. = LCCOMB_X15_Y11_N10; Fanout = 1; COMB Node = 'uart_rxd_dly1~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { uart_rxd uart_rxd_dly1~feeder } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.562 ns uart_rxd_dly1 3 REG LCFF_X15_Y11_N11 8 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.562 ns; Loc. = LCFF_X15_Y11_N11; Fanout = 8; REG Node = 'uart_rxd_dly1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uart_rxd_dly1~feeder uart_rxd_dly1 } "NODE_NAME" } } { "RTL/UartRecv.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/运行成功/UartRecv/RTL/UartRecv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.268 ns ( 14.81 % ) " "Info: Total cell delay = 1.268 ns ( 14.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.294 ns ( 85.19 % ) " "Info: Total interconnect delay = 7.294 ns ( 85.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.562 ns" { uart_rxd uart_rxd_dly1~feeder uart_rxd_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.562 ns" { uart_rxd {} uart_rxd~combout {} uart_rxd_dly1~feeder {} uart_rxd_dly1 {} } { 0.000ns 0.000ns 7.294ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { sys_clk sys_clk~clkctrl uart_rxd_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} uart_rxd_dly1 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.562 ns" { uart_rxd uart_rxd_dly1~feeder uart_rxd_dly1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.562 ns" { uart_rxd {} uart_rxd~combout {} uart_rxd_dly1~feeder {} uart_rxd_dly1 {} } { 0.000ns 0.000ns 7.294ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "113 " "Info: Allocated 113 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 00:17:16 2009 " "Info: Processing ended: Wed Nov 04 00:17:16 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Info: Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
