Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 20 Nov 2018 00:35:16 -0000
Received: from icoremail.net (unknown [209.85.210.173])
	by mail-app4 (Coremail) with SMTP id cS_KCgDnXye4GfNbdjzaAQ--.38394S3;
	Tue, 20 Nov 2018 04:14:48 +0800 (CST)
Received: from mail-pf1-f173.google.com (unknown [209.85.210.173])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCnhEC1GfNbBQpaAA--.2724S3;
	Tue, 20 Nov 2018 04:14:45 +0800 (CST)
Received: by mail-pf1-f173.google.com with SMTP id q1so7378311pfi.5
        for <xuliker@zju.edu.cn>; Mon, 19 Nov 2018 12:14:45 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:mime-version
         :references:in-reply-to:from:date:message-id:subject:to:cc:sender
         :precedence:list-id;
        bh=sWqRt1hx9afwx1pA4ot31NcExm8qubHQTBZSMfxxSbg=;
        b=mHUbfvRqv3j+4ETMLX6MvevWtTJvwWbdty/p4cvcdvRs7mSfl1b9jq5NJ6W4MzLd4f
         sovgVDIYYClo4KRAHKaHM12PDIV8GmJ1dHJKgA5gYkPQQC7kKJKNS0hVpeLkRnH2Iujm
         DDWPfuO/9LJvTgwInH4y6gWsHh0sDX4/gXKrP85dAiOGjV37o3H09mQLD/H07b/E4b8z
         9WqpatsKnMCdmTUOtVUU6rI8BJVSp8ISRt+hy1TSvTKrpRTMyhgO3oUT3gu/joWF1AGU
         QdKCWXInYMYcOo9/GtWj68yVqmOEuChb0YsfptJGuDo96ILbiHXlVcEQZoK/BRHBlSuu
         igpQ==
X-Gm-Message-State: AGRZ1gINrvXCuD4IE6TKUukmYCOjES3WkWFRvoOO5P+q8RrGkAvrfjz9
	nIDH80aDOpclV4lb65BHINchPrsjmEduRm7qPaYbCKttSbURjW8=
X-Received: by 2002:a63:4044:: with SMTP id n65mr20735155pga.90.1542658485460;
        Mon, 19 Nov 2018 12:14:45 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp3130294pju;
        Mon, 19 Nov 2018 12:14:44 -0800 (PST)
X-Google-Smtp-Source: AJdET5coM5RUIF9RniLRcl58j421Rs8D+FVPrEw/2Ewegispzvy+54SERdIVGebvjfamzP5/feDP
X-Received: by 2002:a17:902:443:: with SMTP id 61-v6mr23369082ple.216.1542658484570;
        Mon, 19 Nov 2018 12:14:44 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542658484; cv=none;
        d=google.com; s=arc-20160816;
        b=qJF9sf1lRmSlK9p4u4QizPX/RK3Ry4Qdh3dcvWSuSAOpzcHMIMW2MgK70IfarnxBpK
         6buS5jrOisXHm7wUmT+2jLDf/57tk+3Cy/LFMG13NIeaeU2lfJpzb1K/Uup2jUjBDkWW
         4rAK0AvCvHxSgBs3dl3akHwws2EaBHKJU4Sl56rkXC5SQMINSWyhh2bZd+xrzW6JO/LF
         GuTe3+MmPNGLmZDvjrEutAcvikANWKStl0/WPl1ArmA5U0V1eqpnPEjWFIDgUcw4tzYY
         1Hp3bF7Gnb6Hs6Nwz6wR34Ohxp7TcTVc0cEZ3GDYoBWQ6H9brrd6EX87K0MbDo0h/zIB
         QkpA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dkim-signature;
        bh=sWqRt1hx9afwx1pA4ot31NcExm8qubHQTBZSMfxxSbg=;
        b=FLazv0wuAKPNTBCmb2M8WEwK0yU1h125XlW6S4dKesCws1/KmeS9z4S4veFIJIUVLt
         azqK56rPnZp1j5DhU/dZ1agFSk4/rJwGhNYqx9ZB5A7vIs06E+DEKDR6lQRgb0V3ZM6k
         6cRmZMpWyLVZi/KPJOWA2p4ZFtXvHhBIOs2ytKNUKjOUNXjB2CoP3cfKjQlT+lKPmXgy
         AocRoyc7nHe+QogCBVO+7YuthY7os90MHs4nRIa/oK4zSUz6fxsNQcAXC/BPcRrOHsJo
         8Q74Bb+UZ8UV2oewGFsZe56iikP5DupEQ+YOt0g32FedO83Pl9gGOy7Fmg89RLgBPeUP
         Dp9w==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@googlemail.com header.s=20161025 header.b=oXMSCEVi;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=googlemail.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id j91si2931419pld.395.2018.11.19.12.14.27;
        Mon, 19 Nov 2018 12:14:44 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730665AbeKTGhx (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Tue, 20 Nov 2018 01:37:53 -0500
Received: from mail-oi1-f195.google.com ([209.85.167.195]:39039 "EHLO
        mail-oi1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1730214AbeKTGhx (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 01:37:53 -0500
Received: by mail-oi1-f195.google.com with SMTP id 192-v6so26336921oii.6;
        Mon, 19 Nov 2018 12:12:38 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=googlemail.com; s=20161025;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc;
        bh=sWqRt1hx9afwx1pA4ot31NcExm8qubHQTBZSMfxxSbg=;
        b=oXMSCEVix3pfFdd5P0Bu+TZFKlIUwEZnsgHEJmFKM7r4vHAUvqXOmMWjl1i5JsiJik
         9vlqosggm0VEraOwSRFAhkMdg0QjsAmSMyf/uZaQyn/ebQ3Lq9Jul4PXh0ZzCSBDih1k
         DuWKVICETPTsO3RUHIlJsSchT7OrB92ax8+OPXBEVuGt3WotN3CWxQvORG4UPc/5qfnr
         MvEE/naWr4RQrvBguJjSUrlEDriIV6/xMM6X132548dZIGP0WUIacrPkl8P95x6l+jZC
         Nw29lvri+CvW9pgZok0LNd6Y/FGvHtvYsSa8GPh3ZvGstgi9eDzOOa1RUwSmylIqxXtD
         P7iQ==
X-Received: by 2002:aca:f0f:: with SMTP id 15mr8162552oip.47.1542658357928;
 Mon, 19 Nov 2018 12:12:37 -0800 (PST)
MIME-Version: 1.0
References: <1539049990-30810-1-git-send-email-hanjie.lin@amlogic.com> <1539049990-30810-2-git-send-email-hanjie.lin@amlogic.com>
In-Reply-To: <1539049990-30810-2-git-send-email-hanjie.lin@amlogic.com>
From: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Date: Mon, 19 Nov 2018 21:12:26 +0100
Message-ID: <CAFBinCCChD-phwyb3hSzAjBmy09g35ijQa_chJX5HufuVnPjaw@mail.gmail.com>
Subject: Re: [PATCH v5 1/2] dt-bindings: PCI: meson: add DT bindings for
 Amlogic Meson PCIe controller
To: hanjie.lin@amlogic.com
Cc: lorenzo.pieralisi@arm.com, bhelgaas@google.com,
        yixun.lan@amlogic.com, robh@kernel.org, jianxin.pan@amlogic.com,
        devicetree@vger.kernel.org, khilman@baylibre.com,
        shawn.lin@rock-chips.com, pombredanne@nexb.com,
        linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,
        qiufang.dai@amlogic.com, jian.hu@amlogic.com,
        liang.yang@amlogic.com, cyrille.pitchen@free-electrons.com,
        gustavo.pimentel@synopsys.com, carlo@caione.org,
        linux-amlogic@lists.infradead.org,
        linux-arm-kernel@lists.infradead.org, jbrunet@baylibre.com,
        yue.wang@amlogic.com
Content-Type: text/plain; charset="UTF-8"
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCnhEC1GfNbBQpaAA--.2724S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxurWrWw48WFy5AF1ruFW3Jrb_yoW5ZrWrpa
	9xCFWFyFs7XF13Zan3X3WrArsxCF4vkF47ur47WwnrXFZrua48tF17KFsxXFy5Jrs7ZFyj
	yF4akr1Ikr1qyw7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUBEb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xSY4AK
	6IIF6F1lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r1I6r4UMxvI42IY6x
	IIjxv20xvEc7CjxVAFwI0_Jr0_Gr1lcIIF0xvEx4A2jsIE14v26rxl6s0DMxvI42IY6I8E
	87Iv6xkF7I0E14v26rxl6s0DMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4vE52x082
	I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_Jr0_Jr4l
	x2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVW8ZVWrXwCIc40Y0x0EwIxGrw
	CI42IY6xAIw20EY4v20xvaj40_Zr0_Wr1UYxBIdaVFxhVjvjDU0xZFpf9x07bpxRgUUUUU
	=

Hello Hanjie, Hello Yue,

sorry for being late with my comment

On Tue, Oct 9, 2018 at 3:53 AM Hanjie Lin <hanjie.lin@amlogic.com> wrote:
>
> From: Yue Wang <yue.wang@amlogic.com>
>
> The Amlogic Meson PCIe host controller is based on the Synopsys DesignWare
> PCI core. This patch adds documentation for the DT bindings in Meson PCIe
> controller.
>
> Signed-off-by: Yue Wang <yue.wang@amlogic.com>
> Signed-off-by: Hanjie Lin <hanjie.lin@amlogic.com>
> Reviewed-by: Rob Herring <robh@kernel.org>
> ---
>  .../devicetree/bindings/pci/amlogic,meson-pcie.txt | 70 ++++++++++++++++++++++
>  1 file changed, 70 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/pci/amlogic,meson-pcie.txt
>
> diff --git a/Documentation/devicetree/bindings/pci/amlogic,meson-pcie.txt b/Documentation/devicetree/bindings/pci/amlogic,meson-pcie.txt
> new file mode 100644
> index 0000000..12b18f8
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/pci/amlogic,meson-pcie.txt
> @@ -0,0 +1,70 @@
> +Amlogic Meson AXG DWC PCIE SoC controller
> +
> +Amlogic Meson PCIe host controller is based on the Synopsys DesignWare PCI core.
> +It shares common functions with the PCIe DesignWare core driver and
> +inherits common properties defined in
> +Documentation/devicetree/bindings/pci/designware-pci.txt.
> +
> +Additional properties are described here:
> +
> +Required properties:
> +- compatible:
> +       should contain "amlogic,axg-pcie" to identify the core.
> +- reg:
> +       should contain the configuration address space.
> +- reg-names: Must be
> +       - "elbi"        External local bus interface registers
> +       - "cfg"         Meson specific registers
> +       - "phy"         Meson PCIE PHY registers
is this only the PCIe PHY registers or is it the registers of the PHY
which supports USB3.0 and PCIe?
buildroot_openlinux_kernel_4.9_fbdev_20180706 uses the following
registers in the pcie_A node for the "phy" registers:
0x0 0xff646000 0x0 0x2000
while the usb3_phy_v2 node uses:
phy-reg = <0xff646000>;

> +       - "config"      PCIe configuration space
> +- reset-gpios: The GPIO to generate PCIe PERST# assert and deassert signal.
> +- clocks: Must contain an entry for each entry in clock-names.
> +- clock-names: Must include the following entries:
> +       - "pclk"       PCIe GEN 100M PLL clock
> +       - "port"       PCIe_x(A or B) RC clock gate
> +       - "general"    PCIe Phy clock
> +       - "mipi"       PCIe_x(A or B) 100M ref clock gate
> +- resets: phandle to the reset lines.
> +- reset-names: must contain "phy" "port" and "apb"
> +       - "phy"         Share PHY reset
> +       - "port"        Port A or B reset
> +       - "apb"         Share APB reset
> +- device_type:
> +       should be "pci". As specified in designware-pcie.txt
> +
> +
> +Example configuration:
> +
> +       pcie: pcie@f9800000 {
> +                       compatible = "amlogic,axg-pcie", "snps,dw-pcie";
> +                       reg = <0x0 0xf9800000 0x0 0x400000
> +                                       0x0 0xff646000 0x0 0x2000
> +                                       0x0 0xff644000 0x0 0x2000
> +                                       0x0 0xf9f00000 0x0 0x100000>;
> +                       reg-names = "elbi", "cfg", "phy", "config";
is the order of the reg-names correct?
buildroot_openlinux_kernel_4.9_fbdev_20180706 uses 0xff646000 for the
PHY (instead of 0xff646000) in mesong12a.dtsi and mesong12b.dtsi


Regards
Martin
