Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 21:32:36 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     83.972        0.000                      0                 1062        0.024        0.000                      0                 1062       48.750        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              83.972        0.000                      0                 1058        0.024        0.000                      0                 1058       48.750        0.000                       0                   410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.363        0.000                      0                    4        0.855        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       83.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.972ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.232ns  (logic 2.671ns (17.536%)  route 12.561ns (82.464%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 104.876 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         3.787     9.368    sm/D_states_q_reg[0]_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I1_O)        0.124     9.492 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          1.419    10.911    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.035 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.790    11.825    sm/out_sig0_carry_i_28_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.949 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.315    13.264    L_reg/M_sm_ra2[1]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=1, routed)           1.142    14.530    sm/i__carry__0_i_8__1
    SLICE_X55Y80         LUT3 (Prop_lut3_I1_O)        0.152    14.682 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=3, routed)           0.992    15.674    L_reg/out_sig0_inferred__0/i__carry__0_0
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.332    16.006 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    16.006    alum/ram_reg_i_92_3[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.430 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.821    17.250    alum/data1[5]
    SLICE_X49Y80         LUT3 (Prop_lut3_I0_O)        0.331    17.581 r  alum/ram_reg_i_89/O
                         net (fo=1, routed)           0.430    18.011    sm/ram_reg_14
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.326    18.337 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.965    19.302    sm/D_states_q_reg[7]_3
    SLICE_X48Y77         LUT5 (Prop_lut5_I4_O)        0.154    19.456 r  sm/ram_reg_i_8/O
                         net (fo=1, routed)           0.901    20.357    brams/bram2/ram_reg_1[5]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.471   104.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.133    
                         clock uncertainty           -0.035   105.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769   104.329    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.329    
                         arrival time                         -20.357    
  -------------------------------------------------------------------
                         slack                                 83.972    

Slack (MET) :             83.998ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.207ns  (logic 2.530ns (16.637%)  route 12.677ns (83.363%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 104.876 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X57Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=111, routed)         2.822     8.403    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X64Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.527 f  sm/D_accel_q[0]_i_8/O
                         net (fo=15, routed)          2.145    10.673    sm/D_accel_q[0]_i_8_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.797 r  sm/out_sig0_carry_i_33/O
                         net (fo=1, routed)           0.941    11.737    sm/out_sig0_carry_i_33_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I4_O)        0.124    11.861 r  sm/out_sig0_carry_i_23/O
                         net (fo=13, routed)          1.299    13.160    L_reg/M_sm_ra2[0]
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124    13.284 r  L_reg/out_sig0_carry_i_14/O
                         net (fo=13, routed)          2.182    15.466    sm/M_sm_rd2[1]
    SLICE_X50Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.590 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.590    alum/S[1]
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.233 r  alum/out_sig0_carry/O[3]
                         net (fo=1, routed)           0.967    17.200    alum/data0[3]
    SLICE_X49Y79         LUT3 (Prop_lut3_I2_O)        0.335    17.535 r  alum/ram_reg_i_96/O
                         net (fo=1, routed)           0.724    18.259    sm/ram_reg_18
    SLICE_X55Y80         LUT6 (Prop_lut6_I4_O)        0.326    18.585 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           1.019    19.603    sm/D_states_q_reg[7]_7
    SLICE_X48Y77         LUT5 (Prop_lut5_I4_O)        0.150    19.753 r  sm/ram_reg_i_10/O
                         net (fo=1, routed)           0.579    20.332    brams/bram2/ram_reg_1[3]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.471   104.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.133    
                         clock uncertainty           -0.035   105.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768   104.330    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.330    
                         arrival time                         -20.332    
  -------------------------------------------------------------------
                         slack                                 83.998    

Slack (MET) :             84.154ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.030ns  (logic 2.561ns (17.040%)  route 12.469ns (82.960%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 104.876 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         3.787     9.368    sm/D_states_q_reg[0]_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I1_O)        0.124     9.492 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          1.419    10.911    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.035 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.790    11.825    sm/out_sig0_carry_i_28_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.949 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.315    13.264    L_reg/M_sm_ra2[1]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=1, routed)           1.142    14.530    sm/i__carry__0_i_8__1
    SLICE_X55Y80         LUT3 (Prop_lut3_I1_O)        0.152    14.682 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=3, routed)           0.992    15.674    L_reg/out_sig0_inferred__0/i__carry__0_0
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.332    16.006 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    16.006    alum/ram_reg_i_92_3[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.553 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.590    17.142    alum/data1[6]
    SLICE_X52Y80         LUT3 (Prop_lut3_I0_O)        0.302    17.444 r  alum/ram_reg_i_86/O
                         net (fo=1, routed)           0.689    18.134    sm/D_registers_q_reg[7][6]
    SLICE_X52Y80         LUT6 (Prop_lut6_I4_O)        0.124    18.258 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           1.014    19.272    sm/D_states_q_reg[7]_2
    SLICE_X50Y77         LUT5 (Prop_lut5_I4_O)        0.152    19.424 r  sm/ram_reg_i_7/O
                         net (fo=1, routed)           0.731    20.155    brams/bram2/ram_reg_1[6]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.471   104.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.133    
                         clock uncertainty           -0.035   105.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790   104.308    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.308    
                         arrival time                         -20.155    
  -------------------------------------------------------------------
                         slack                                 84.154    

Slack (MET) :             84.168ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.239ns  (logic 2.504ns (16.431%)  route 12.735ns (83.569%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 104.876 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X57Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=111, routed)         2.822     8.403    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X64Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.527 f  sm/D_accel_q[0]_i_8/O
                         net (fo=15, routed)          2.145    10.673    sm/D_accel_q[0]_i_8_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.797 r  sm/out_sig0_carry_i_33/O
                         net (fo=1, routed)           0.941    11.737    sm/out_sig0_carry_i_33_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I4_O)        0.124    11.861 r  sm/out_sig0_carry_i_23/O
                         net (fo=13, routed)          1.299    13.160    L_reg/M_sm_ra2[0]
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124    13.284 r  L_reg/out_sig0_carry_i_14/O
                         net (fo=13, routed)          2.182    15.466    sm/M_sm_rd2[1]
    SLICE_X50Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.590 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.590    alum/S[1]
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.233 r  alum/out_sig0_carry/O[3]
                         net (fo=1, routed)           0.967    17.200    alum/data0[3]
    SLICE_X49Y79         LUT3 (Prop_lut3_I2_O)        0.335    17.535 r  alum/ram_reg_i_96/O
                         net (fo=1, routed)           0.724    18.259    sm/ram_reg_18
    SLICE_X55Y80         LUT6 (Prop_lut6_I4_O)        0.326    18.585 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           1.019    19.603    display/ram_reg_17
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    19.727 r  display/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.637    20.364    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.471   104.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.133    
                         clock uncertainty           -0.035   105.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   104.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.532    
                         arrival time                         -20.364    
  -------------------------------------------------------------------
                         slack                                 84.168    

Slack (MET) :             84.394ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.810ns  (logic 2.883ns (19.466%)  route 11.927ns (80.534%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 104.876 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         3.787     9.368    sm/D_states_q_reg[0]_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I1_O)        0.124     9.492 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          1.419    10.911    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.035 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.790    11.825    sm/out_sig0_carry_i_28_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.949 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.315    13.264    L_reg/M_sm_ra2[1]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=1, routed)           1.142    14.530    sm/i__carry__0_i_8__1
    SLICE_X55Y80         LUT3 (Prop_lut3_I1_O)        0.152    14.682 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=3, routed)           0.992    15.674    L_reg/out_sig0_inferred__0/i__carry__0_0
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.332    16.006 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    16.006    alum/ram_reg_i_92_3[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.538 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.538    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.872 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.586    17.457    sm/ram_reg_i_22_0[2]
    SLICE_X49Y81         LUT5 (Prop_lut5_I1_O)        0.303    17.760 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.294    18.055    sm/ram_reg_i_77_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.179 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           1.025    19.203    sm/D_registers_q_reg[5][9]
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.154    19.357 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.578    19.935    brams/bram2/ram_reg_1[9]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.471   104.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.133    
                         clock uncertainty           -0.035   105.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.769   104.329    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.329    
                         arrival time                         -19.935    
  -------------------------------------------------------------------
                         slack                                 84.394    

Slack (MET) :             84.533ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.874ns  (logic 2.641ns (17.756%)  route 12.233ns (82.244%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 104.876 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         3.787     9.368    sm/D_states_q_reg[0]_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I1_O)        0.124     9.492 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          1.419    10.911    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.035 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.790    11.825    sm/out_sig0_carry_i_28_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.949 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.315    13.264    L_reg/M_sm_ra2[1]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=1, routed)           1.142    14.530    sm/i__carry__0_i_8__1
    SLICE_X55Y80         LUT3 (Prop_lut3_I1_O)        0.152    14.682 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=3, routed)           0.992    15.674    L_reg/out_sig0_inferred__0/i__carry__0_0
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.332    16.006 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    16.006    alum/ram_reg_i_92_3[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.430 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.821    17.250    alum/data1[5]
    SLICE_X49Y80         LUT3 (Prop_lut3_I0_O)        0.331    17.581 r  alum/ram_reg_i_89/O
                         net (fo=1, routed)           0.430    18.011    sm/ram_reg_14
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.326    18.337 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.965    19.302    display/ram_reg_13
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    19.426 r  display/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.573    19.999    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.471   104.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.133    
                         clock uncertainty           -0.035   105.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   104.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.532    
                         arrival time                         -19.999    
  -------------------------------------------------------------------
                         slack                                 84.533    

Slack (MET) :             84.542ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.865ns  (logic 2.533ns (17.040%)  route 12.332ns (82.960%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 104.876 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         3.787     9.368    sm/D_states_q_reg[0]_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I1_O)        0.124     9.492 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          1.419    10.911    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.035 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.790    11.825    sm/out_sig0_carry_i_28_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.949 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.315    13.264    L_reg/M_sm_ra2[1]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=1, routed)           1.142    14.530    sm/i__carry__0_i_8__1
    SLICE_X55Y80         LUT3 (Prop_lut3_I1_O)        0.152    14.682 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=3, routed)           0.992    15.674    L_reg/out_sig0_inferred__0/i__carry__0_0
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.332    16.006 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    16.006    alum/ram_reg_i_92_3[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.553 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.590    17.142    alum/data1[6]
    SLICE_X52Y80         LUT3 (Prop_lut3_I0_O)        0.302    17.444 r  alum/ram_reg_i_86/O
                         net (fo=1, routed)           0.689    18.134    sm/D_registers_q_reg[7][6]
    SLICE_X52Y80         LUT6 (Prop_lut6_I4_O)        0.124    18.258 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           1.014    19.272    display/ram_reg_11
    SLICE_X50Y77         LUT5 (Prop_lut5_I3_O)        0.124    19.396 r  display/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.594    19.990    brams/bram1/ADDRARDADDR[6]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.471   104.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.133    
                         clock uncertainty           -0.035   105.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   104.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.532    
                         arrival time                         -19.990    
  -------------------------------------------------------------------
                         slack                                 84.542    

Slack (MET) :             84.564ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.619ns  (logic 2.861ns (19.570%)  route 11.758ns (80.430%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 104.876 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         3.787     9.368    sm/D_states_q_reg[0]_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I1_O)        0.124     9.492 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          1.419    10.911    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.035 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.790    11.825    sm/out_sig0_carry_i_28_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.949 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.315    13.264    L_reg/M_sm_ra2[1]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=1, routed)           1.142    14.530    sm/i__carry__0_i_8__1
    SLICE_X55Y80         LUT3 (Prop_lut3_I1_O)        0.152    14.682 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=3, routed)           0.992    15.674    L_reg/out_sig0_inferred__0/i__carry__0_0
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.332    16.006 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    16.006    alum/ram_reg_i_92_3[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.538 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.538    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.851 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.653    17.503    sm/ram_reg_i_22_0[4]
    SLICE_X52Y81         LUT5 (Prop_lut5_I1_O)        0.306    17.809 f  sm/ram_reg_i_71/O
                         net (fo=1, routed)           0.162    17.971    sm/ram_reg_i_71_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.095 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.892    18.988    sm/D_registers_q_reg[5][11]
    SLICE_X52Y75         LUT5 (Prop_lut5_I4_O)        0.150    19.138 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.607    19.744    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.471   104.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.133    
                         clock uncertainty           -0.035   105.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.790   104.308    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.308    
                         arrival time                         -19.744    
  -------------------------------------------------------------------
                         slack                                 84.564    

Slack (MET) :             84.566ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.633ns  (logic 2.782ns (19.012%)  route 11.851ns (80.988%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 104.876 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         3.787     9.368    sm/D_states_q_reg[0]_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I1_O)        0.124     9.492 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          1.419    10.911    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.035 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.790    11.825    sm/out_sig0_carry_i_28_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.949 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.315    13.264    L_reg/M_sm_ra2[1]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=1, routed)           1.142    14.530    sm/i__carry__0_i_8__1
    SLICE_X55Y80         LUT3 (Prop_lut3_I1_O)        0.152    14.682 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=3, routed)           0.992    15.674    L_reg/out_sig0_inferred__0/i__carry__0_0
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.332    16.006 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    16.006    alum/ram_reg_i_92_3[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.538 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.538    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.777 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.447    17.224    sm/ram_reg_i_22_0[3]
    SLICE_X49Y81         LUT5 (Prop_lut5_I1_O)        0.302    17.526 f  sm/ram_reg_i_74/O
                         net (fo=1, routed)           0.291    17.817    sm/ram_reg_i_74_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.941 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.086    19.027    sm/D_registers_q_reg[5][10]
    SLICE_X48Y77         LUT5 (Prop_lut5_I4_O)        0.149    19.176 r  sm/ram_reg_i_3/O
                         net (fo=1, routed)           0.582    19.758    brams/bram2/ram_reg_1[10]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.471   104.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.133    
                         clock uncertainty           -0.035   105.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.774   104.324    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.324    
                         arrival time                         -19.758    
  -------------------------------------------------------------------
                         slack                                 84.566    

Slack (MET) :             84.608ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.591ns  (logic 2.732ns (18.724%)  route 11.859ns (81.276%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 104.876 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         3.787     9.368    sm/D_states_q_reg[0]_0
    SLICE_X61Y74         LUT2 (Prop_lut2_I1_O)        0.124     9.492 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          1.419    10.911    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.035 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.790    11.825    sm/out_sig0_carry_i_28_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.949 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.315    13.264    L_reg/M_sm_ra2[1]
    SLICE_X55Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.388 f  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=1, routed)           1.142    14.530    sm/i__carry__0_i_8__1
    SLICE_X55Y80         LUT3 (Prop_lut3_I1_O)        0.152    14.682 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=3, routed)           0.992    15.674    L_reg/out_sig0_inferred__0/i__carry__0_0
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.332    16.006 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    16.006    alum/ram_reg_i_92_3[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.538 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.538    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.760 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.416    17.176    sm/ram_reg_i_22_0[1]
    SLICE_X49Y81         LUT5 (Prop_lut5_I1_O)        0.299    17.475 f  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.665    18.140    sm/ram_reg_i_80_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.124    18.264 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.705    18.969    sm/D_registers_q_reg[5][8]
    SLICE_X49Y76         LUT5 (Prop_lut5_I4_O)        0.119    19.088 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.628    19.716    brams/bram2/ram_reg_1[8]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.471   104.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.133    
                         clock uncertainty           -0.035   105.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774   104.324    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.324    
                         arrival time                         -19.716    
  -------------------------------------------------------------------
                         slack                                 84.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.586     1.530    sr3/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.877    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.854     2.043    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.586     1.530    sr3/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.877    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.854     2.043    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.586     1.530    sr3/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.877    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.854     2.043    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.586     1.530    sr3/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.877    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.854     2.043    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.970%)  route 0.262ns (65.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.587     1.531    sr1/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.934    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.855     2.045    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.545    
    SLICE_X64Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.970%)  route 0.262ns (65.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.587     1.531    sr1/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.934    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.855     2.045    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.545    
    SLICE_X64Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.970%)  route 0.262ns (65.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.587     1.531    sr1/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.934    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.855     2.045    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.545    
    SLICE_X64Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.970%)  route 0.262ns (65.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.587     1.531    sr1/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.934    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.855     2.045    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.545    
    SLICE_X64Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.586     1.530    sr3/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.895    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.854     2.043    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.798    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.586     1.530    sr3/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.895    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.854     2.043    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.798    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y30   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y31   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y81   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y83   L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.363ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.704ns (13.489%)  route 4.515ns (86.511%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.748     8.329    sm/D_states_q_reg[0]_0
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.923     9.376    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.500 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.844    10.344    fifo_reset_cond/AS[0]
    SLICE_X50Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X50Y73         FDPE (Recov_fdpe_C_PRE)     -0.361   104.707    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.707    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 94.363    

Slack (MET) :             94.363ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.704ns (13.489%)  route 4.515ns (86.511%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.748     8.329    sm/D_states_q_reg[0]_0
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.923     9.376    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.500 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.844    10.344    fifo_reset_cond/AS[0]
    SLICE_X50Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X50Y73         FDPE (Recov_fdpe_C_PRE)     -0.361   104.707    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.707    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 94.363    

Slack (MET) :             94.363ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.704ns (13.489%)  route 4.515ns (86.511%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.748     8.329    sm/D_states_q_reg[0]_0
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.923     9.376    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.500 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.844    10.344    fifo_reset_cond/AS[0]
    SLICE_X50Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X50Y73         FDPE (Recov_fdpe_C_PRE)     -0.361   104.707    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.707    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 94.363    

Slack (MET) :             94.363ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.704ns (13.489%)  route 4.515ns (86.511%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X53Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDSE (Prop_fdse_C_Q)         0.456     5.581 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.748     8.329    sm/D_states_q_reg[0]_0
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.453 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.923     9.376    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.500 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.844    10.344    fifo_reset_cond/AS[0]
    SLICE_X50Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X50Y73         FDPE (Recov_fdpe_C_PRE)     -0.361   104.707    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.707    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 94.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.697%)  route 0.633ns (77.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sm/D_states_q_reg[4]/Q
                         net (fo=105, routed)         0.304     1.940    sm/D_states_q_reg[4]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.985 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.329     2.314    fifo_reset_cond/AS[0]
    SLICE_X50Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X50Y73         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.697%)  route 0.633ns (77.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sm/D_states_q_reg[4]/Q
                         net (fo=105, routed)         0.304     1.940    sm/D_states_q_reg[4]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.985 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.329     2.314    fifo_reset_cond/AS[0]
    SLICE_X50Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X50Y73         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.697%)  route 0.633ns (77.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sm/D_states_q_reg[4]/Q
                         net (fo=105, routed)         0.304     1.940    sm/D_states_q_reg[4]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.985 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.329     2.314    fifo_reset_cond/AS[0]
    SLICE_X50Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X50Y73         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.697%)  route 0.633ns (77.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sm/D_states_q_reg[4]/Q
                         net (fo=105, routed)         0.304     1.940    sm/D_states_q_reg[4]_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.985 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.329     2.314    fifo_reset_cond/AS[0]
    SLICE_X50Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X50Y73         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.855    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.951ns  (logic 10.638ns (33.294%)  route 21.313ns (66.706%))
  Logic Levels:           30  (CARRY4=9 LUT2=4 LUT3=1 LUT4=5 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.786     7.380    L_reg/M_reg_timer[4]
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.152     7.532 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.886     8.418    L_reg/L_1b0feebf_remainder0__0_carry__1_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.326     8.744 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.818     9.562    L_reg/L_1b0feebf_remainder0__0_carry__1_i_8_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.686 f  L_reg/L_1b0feebf_remainder0__0_carry__1_i_7/O
                         net (fo=3, routed)           0.825    10.511    L_reg/L_1b0feebf_remainder0__0_carry__1_i_7_n_0
    SLICE_X59Y86         LUT4 (Prop_lut4_I3_O)        0.152    10.663 r  L_reg/L_1b0feebf_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.671    11.333    L_reg/L_1b0feebf_remainder0__0_carry_i_8_n_0
    SLICE_X60Y86         LUT5 (Prop_lut5_I3_O)        0.326    11.659 r  L_reg/L_1b0feebf_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.659    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.035 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.358 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry__0/O[1]
                         net (fo=8, routed)           1.121    13.479    L_reg/L_1b0feebf_remainder0[5]
    SLICE_X59Y90         LUT5 (Prop_lut5_I2_O)        0.306    13.785 r  L_reg/i__carry__0_i_15/O
                         net (fo=7, routed)           1.416    15.202    L_reg/i__carry__0_i_15_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.326 f  L_reg/i__carry_i_21__0/O
                         net (fo=3, routed)           0.827    16.153    L_reg/i__carry_i_21__0_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.124    16.277 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           1.030    17.307    L_reg/i__carry__0_i_11_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I0_O)        0.146    17.453 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.980    18.433    L_reg/i__carry_i_11__0_n_0
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.328    18.761 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.487    19.248    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.755 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.755    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.869    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.182 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    21.127    L_reg/L_1b0feebf_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y89         LUT5 (Prop_lut5_I2_O)        0.306    21.433 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.674    22.107    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X59Y88         LUT5 (Prop_lut5_I0_O)        0.124    22.231 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.517    22.747    L_reg/i__carry_i_12_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.871 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.935    23.806    L_reg/i__carry_i_13_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I2_O)        0.124    23.930 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           1.014    24.944    L_reg/i__carry_i_9__0_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I1_O)        0.152    25.096 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.382    25.478    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.076 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.076    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.193 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.193    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.310 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.529 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.941    27.470    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.295    27.765 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.264    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I4_O)        0.124    28.153 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           1.227    29.380    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.124    29.504 f  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.280    29.784    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.124    29.908 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.809    30.717    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y86         LUT4 (Prop_lut4_I1_O)        0.152    30.869 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.480    33.348    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    37.089 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.089    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.815ns  (logic 10.628ns (33.405%)  route 21.187ns (66.595%))
  Logic Levels:           30  (CARRY4=9 LUT2=4 LUT3=1 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.786     7.380    L_reg/M_reg_timer[4]
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.152     7.532 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.886     8.418    L_reg/L_1b0feebf_remainder0__0_carry__1_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.326     8.744 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.818     9.562    L_reg/L_1b0feebf_remainder0__0_carry__1_i_8_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.686 f  L_reg/L_1b0feebf_remainder0__0_carry__1_i_7/O
                         net (fo=3, routed)           0.825    10.511    L_reg/L_1b0feebf_remainder0__0_carry__1_i_7_n_0
    SLICE_X59Y86         LUT4 (Prop_lut4_I3_O)        0.152    10.663 r  L_reg/L_1b0feebf_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.671    11.333    L_reg/L_1b0feebf_remainder0__0_carry_i_8_n_0
    SLICE_X60Y86         LUT5 (Prop_lut5_I3_O)        0.326    11.659 r  L_reg/L_1b0feebf_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.659    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.035 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.358 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry__0/O[1]
                         net (fo=8, routed)           1.121    13.479    L_reg/L_1b0feebf_remainder0[5]
    SLICE_X59Y90         LUT5 (Prop_lut5_I2_O)        0.306    13.785 r  L_reg/i__carry__0_i_15/O
                         net (fo=7, routed)           1.416    15.202    L_reg/i__carry__0_i_15_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.326 f  L_reg/i__carry_i_21__0/O
                         net (fo=3, routed)           0.827    16.153    L_reg/i__carry_i_21__0_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.124    16.277 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           1.030    17.307    L_reg/i__carry__0_i_11_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I0_O)        0.146    17.453 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.980    18.433    L_reg/i__carry_i_11__0_n_0
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.328    18.761 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.487    19.248    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.755 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.755    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.869    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.182 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    21.127    L_reg/L_1b0feebf_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y89         LUT5 (Prop_lut5_I2_O)        0.306    21.433 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.674    22.107    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X59Y88         LUT5 (Prop_lut5_I0_O)        0.124    22.231 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.517    22.747    L_reg/i__carry_i_12_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.871 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.935    23.806    L_reg/i__carry_i_13_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I2_O)        0.124    23.930 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           1.014    24.944    L_reg/i__carry_i_9__0_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I1_O)        0.152    25.096 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.382    25.478    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.076 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.076    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.193 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.193    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.310 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.529 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.941    27.470    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.295    27.765 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.264    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I4_O)        0.124    28.153 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.579    28.732    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124    28.856 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.956    29.811    L_reg/timerseg_OBUF[3]_inst_i_1_1
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.124    29.935 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.822    30.758    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y86         LUT4 (Prop_lut4_I0_O)        0.153    30.911 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.313    33.223    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    36.953 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.953    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.395ns  (logic 10.448ns (33.281%)  route 20.946ns (66.719%))
  Logic Levels:           30  (CARRY4=9 LUT2=4 LUT3=1 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.786     7.380    L_reg/M_reg_timer[4]
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.152     7.532 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.886     8.418    L_reg/L_1b0feebf_remainder0__0_carry__1_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.326     8.744 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.818     9.562    L_reg/L_1b0feebf_remainder0__0_carry__1_i_8_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.686 f  L_reg/L_1b0feebf_remainder0__0_carry__1_i_7/O
                         net (fo=3, routed)           0.825    10.511    L_reg/L_1b0feebf_remainder0__0_carry__1_i_7_n_0
    SLICE_X59Y86         LUT4 (Prop_lut4_I3_O)        0.152    10.663 r  L_reg/L_1b0feebf_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.671    11.333    L_reg/L_1b0feebf_remainder0__0_carry_i_8_n_0
    SLICE_X60Y86         LUT5 (Prop_lut5_I3_O)        0.326    11.659 r  L_reg/L_1b0feebf_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.659    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.035 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.358 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry__0/O[1]
                         net (fo=8, routed)           1.121    13.479    L_reg/L_1b0feebf_remainder0[5]
    SLICE_X59Y90         LUT5 (Prop_lut5_I2_O)        0.306    13.785 r  L_reg/i__carry__0_i_15/O
                         net (fo=7, routed)           1.416    15.202    L_reg/i__carry__0_i_15_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.326 f  L_reg/i__carry_i_21__0/O
                         net (fo=3, routed)           0.827    16.153    L_reg/i__carry_i_21__0_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.124    16.277 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           1.030    17.307    L_reg/i__carry__0_i_11_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I0_O)        0.146    17.453 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.980    18.433    L_reg/i__carry_i_11__0_n_0
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.328    18.761 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.487    19.248    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.755 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.755    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.869    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.182 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    21.127    L_reg/L_1b0feebf_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y89         LUT5 (Prop_lut5_I2_O)        0.306    21.433 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.674    22.107    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X59Y88         LUT5 (Prop_lut5_I0_O)        0.124    22.231 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.517    22.747    L_reg/i__carry_i_12_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.871 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.935    23.806    L_reg/i__carry_i_13_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I2_O)        0.124    23.930 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           1.014    24.944    L_reg/i__carry_i_9__0_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I1_O)        0.152    25.096 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.382    25.478    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.076 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.076    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.193 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.193    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.310 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.529 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.941    27.470    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.295    27.765 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.264    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I4_O)        0.124    28.153 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.579    28.732    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124    28.856 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.956    29.811    L_reg/timerseg_OBUF[3]_inst_i_1_1
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.124    29.935 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.822    30.758    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y86         LUT4 (Prop_lut4_I0_O)        0.124    30.882 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.072    32.953    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    36.533 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.533    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.087ns  (logic 10.443ns (33.593%)  route 20.644ns (66.407%))
  Logic Levels:           30  (CARRY4=9 LUT2=4 LUT3=1 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.786     7.380    L_reg/M_reg_timer[4]
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.152     7.532 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.886     8.418    L_reg/L_1b0feebf_remainder0__0_carry__1_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.326     8.744 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.818     9.562    L_reg/L_1b0feebf_remainder0__0_carry__1_i_8_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.686 f  L_reg/L_1b0feebf_remainder0__0_carry__1_i_7/O
                         net (fo=3, routed)           0.825    10.511    L_reg/L_1b0feebf_remainder0__0_carry__1_i_7_n_0
    SLICE_X59Y86         LUT4 (Prop_lut4_I3_O)        0.152    10.663 r  L_reg/L_1b0feebf_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.671    11.333    L_reg/L_1b0feebf_remainder0__0_carry_i_8_n_0
    SLICE_X60Y86         LUT5 (Prop_lut5_I3_O)        0.326    11.659 r  L_reg/L_1b0feebf_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.659    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.035 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.358 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry__0/O[1]
                         net (fo=8, routed)           1.121    13.479    L_reg/L_1b0feebf_remainder0[5]
    SLICE_X59Y90         LUT5 (Prop_lut5_I2_O)        0.306    13.785 r  L_reg/i__carry__0_i_15/O
                         net (fo=7, routed)           1.416    15.202    L_reg/i__carry__0_i_15_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.326 f  L_reg/i__carry_i_21__0/O
                         net (fo=3, routed)           0.827    16.153    L_reg/i__carry_i_21__0_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.124    16.277 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           1.030    17.307    L_reg/i__carry__0_i_11_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I0_O)        0.146    17.453 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.980    18.433    L_reg/i__carry_i_11__0_n_0
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.328    18.761 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.487    19.248    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.755 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.755    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.869    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.182 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    21.127    L_reg/L_1b0feebf_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y89         LUT5 (Prop_lut5_I2_O)        0.306    21.433 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.674    22.107    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X59Y88         LUT5 (Prop_lut5_I0_O)        0.124    22.231 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.517    22.747    L_reg/i__carry_i_12_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.871 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.935    23.806    L_reg/i__carry_i_13_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I2_O)        0.124    23.930 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           1.014    24.944    L_reg/i__carry_i_9__0_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I1_O)        0.152    25.096 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.382    25.478    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.076 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.076    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.193 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.193    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.310 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.529 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.941    27.470    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.295    27.765 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.264    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I4_O)        0.124    28.153 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.579    28.732    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124    28.856 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.956    29.811    L_reg/timerseg_OBUF[3]_inst_i_1_1
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.124    29.935 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.673    30.609    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y86         LUT4 (Prop_lut4_I1_O)        0.124    30.733 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.918    32.651    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    36.225 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    36.225    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.082ns  (logic 10.641ns (34.234%)  route 20.442ns (65.766%))
  Logic Levels:           30  (CARRY4=9 LUT2=4 LUT3=1 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.786     7.380    L_reg/M_reg_timer[4]
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.152     7.532 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.886     8.418    L_reg/L_1b0feebf_remainder0__0_carry__1_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.326     8.744 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.818     9.562    L_reg/L_1b0feebf_remainder0__0_carry__1_i_8_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.686 f  L_reg/L_1b0feebf_remainder0__0_carry__1_i_7/O
                         net (fo=3, routed)           0.825    10.511    L_reg/L_1b0feebf_remainder0__0_carry__1_i_7_n_0
    SLICE_X59Y86         LUT4 (Prop_lut4_I3_O)        0.152    10.663 r  L_reg/L_1b0feebf_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.671    11.333    L_reg/L_1b0feebf_remainder0__0_carry_i_8_n_0
    SLICE_X60Y86         LUT5 (Prop_lut5_I3_O)        0.326    11.659 r  L_reg/L_1b0feebf_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.659    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.035 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.358 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry__0/O[1]
                         net (fo=8, routed)           1.121    13.479    L_reg/L_1b0feebf_remainder0[5]
    SLICE_X59Y90         LUT5 (Prop_lut5_I2_O)        0.306    13.785 r  L_reg/i__carry__0_i_15/O
                         net (fo=7, routed)           1.416    15.202    L_reg/i__carry__0_i_15_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.326 f  L_reg/i__carry_i_21__0/O
                         net (fo=3, routed)           0.827    16.153    L_reg/i__carry_i_21__0_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.124    16.277 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           1.030    17.307    L_reg/i__carry__0_i_11_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I0_O)        0.146    17.453 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.980    18.433    L_reg/i__carry_i_11__0_n_0
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.328    18.761 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.487    19.248    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.755 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.755    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.869    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.182 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    21.127    L_reg/L_1b0feebf_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y89         LUT5 (Prop_lut5_I2_O)        0.306    21.433 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.674    22.107    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X59Y88         LUT5 (Prop_lut5_I0_O)        0.124    22.231 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.517    22.747    L_reg/i__carry_i_12_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.871 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.935    23.806    L_reg/i__carry_i_13_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I2_O)        0.124    23.930 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           1.014    24.944    L_reg/i__carry_i_9__0_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I1_O)        0.152    25.096 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.382    25.478    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.076 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.076    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.193 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.193    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.310 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.529 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.941    27.470    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.295    27.765 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.264    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I4_O)        0.124    28.153 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.579    28.732    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124    28.856 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.956    29.811    L_reg/timerseg_OBUF[3]_inst_i_1_1
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.124    29.935 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.673    30.609    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y86         LUT4 (Prop_lut4_I3_O)        0.148    30.757 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.716    32.473    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.748    36.220 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.220    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.896ns  (logic 10.395ns (33.644%)  route 20.501ns (66.356%))
  Logic Levels:           30  (CARRY4=9 LUT2=4 LUT3=1 LUT4=5 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.786     7.380    L_reg/M_reg_timer[4]
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.152     7.532 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.886     8.418    L_reg/L_1b0feebf_remainder0__0_carry__1_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.326     8.744 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.818     9.562    L_reg/L_1b0feebf_remainder0__0_carry__1_i_8_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.686 f  L_reg/L_1b0feebf_remainder0__0_carry__1_i_7/O
                         net (fo=3, routed)           0.825    10.511    L_reg/L_1b0feebf_remainder0__0_carry__1_i_7_n_0
    SLICE_X59Y86         LUT4 (Prop_lut4_I3_O)        0.152    10.663 r  L_reg/L_1b0feebf_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.671    11.333    L_reg/L_1b0feebf_remainder0__0_carry_i_8_n_0
    SLICE_X60Y86         LUT5 (Prop_lut5_I3_O)        0.326    11.659 r  L_reg/L_1b0feebf_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.659    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.035 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.358 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry__0/O[1]
                         net (fo=8, routed)           1.121    13.479    L_reg/L_1b0feebf_remainder0[5]
    SLICE_X59Y90         LUT5 (Prop_lut5_I2_O)        0.306    13.785 r  L_reg/i__carry__0_i_15/O
                         net (fo=7, routed)           1.416    15.202    L_reg/i__carry__0_i_15_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.326 f  L_reg/i__carry_i_21__0/O
                         net (fo=3, routed)           0.827    16.153    L_reg/i__carry_i_21__0_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.124    16.277 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           1.030    17.307    L_reg/i__carry__0_i_11_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I0_O)        0.146    17.453 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.980    18.433    L_reg/i__carry_i_11__0_n_0
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.328    18.761 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.487    19.248    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.755 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.755    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.869    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.182 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    21.127    L_reg/L_1b0feebf_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y89         LUT5 (Prop_lut5_I2_O)        0.306    21.433 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.674    22.107    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X59Y88         LUT5 (Prop_lut5_I0_O)        0.124    22.231 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.517    22.747    L_reg/i__carry_i_12_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.871 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.935    23.806    L_reg/i__carry_i_13_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I2_O)        0.124    23.930 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           1.014    24.944    L_reg/i__carry_i_9__0_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I1_O)        0.152    25.096 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.382    25.478    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.076 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.076    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.193 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.193    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.310 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.529 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.941    27.470    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.295    27.765 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.264    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I4_O)        0.124    28.153 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           1.227    29.380    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.124    29.504 f  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.280    29.784    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.124    29.908 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.809    30.717    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y86         LUT4 (Prop_lut4_I1_O)        0.124    30.841 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668    32.508    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    36.034 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.034    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.882ns  (logic 10.416ns (33.728%)  route 20.466ns (66.272%))
  Logic Levels:           30  (CARRY4=9 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.786     7.380    L_reg/M_reg_timer[4]
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.152     7.532 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.886     8.418    L_reg/L_1b0feebf_remainder0__0_carry__1_i_11_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.326     8.744 r  L_reg/L_1b0feebf_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.818     9.562    L_reg/L_1b0feebf_remainder0__0_carry__1_i_8_n_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.686 f  L_reg/L_1b0feebf_remainder0__0_carry__1_i_7/O
                         net (fo=3, routed)           0.825    10.511    L_reg/L_1b0feebf_remainder0__0_carry__1_i_7_n_0
    SLICE_X59Y86         LUT4 (Prop_lut4_I3_O)        0.152    10.663 r  L_reg/L_1b0feebf_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.671    11.333    L_reg/L_1b0feebf_remainder0__0_carry_i_8_n_0
    SLICE_X60Y86         LUT5 (Prop_lut5_I3_O)        0.326    11.659 r  L_reg/L_1b0feebf_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.659    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[3]
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.035 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.035    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.358 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0__0_carry__0/O[1]
                         net (fo=8, routed)           1.121    13.479    L_reg/L_1b0feebf_remainder0[5]
    SLICE_X59Y90         LUT5 (Prop_lut5_I2_O)        0.306    13.785 r  L_reg/i__carry__0_i_15/O
                         net (fo=7, routed)           1.416    15.202    L_reg/i__carry__0_i_15_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124    15.326 f  L_reg/i__carry_i_21__0/O
                         net (fo=3, routed)           0.827    16.153    L_reg/i__carry_i_21__0_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I0_O)        0.124    16.277 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           1.030    17.307    L_reg/i__carry__0_i_11_n_0
    SLICE_X60Y89         LUT3 (Prop_lut3_I0_O)        0.146    17.453 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.980    18.433    L_reg/i__carry_i_11__0_n_0
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.328    18.761 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.487    19.248    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.755 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.755    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.869 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.869    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.182 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    21.127    L_reg/L_1b0feebf_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y89         LUT5 (Prop_lut5_I2_O)        0.306    21.433 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          0.674    22.107    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X59Y88         LUT5 (Prop_lut5_I0_O)        0.124    22.231 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           0.517    22.747    L_reg/i__carry_i_12_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.124    22.871 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.935    23.806    L_reg/i__carry_i_13_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I2_O)        0.124    23.930 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           1.014    24.944    L_reg/i__carry_i_9__0_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I1_O)        0.152    25.096 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.382    25.478    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X56Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.076 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.076    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.193 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.193    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.310 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.529 r  timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.941    27.470    timerseg_driver/decimal_renderer/L_1b0feebf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.295    27.765 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.264    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I4_O)        0.124    28.153 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.582    28.735    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124    28.859 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.683    29.541    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124    29.665 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.828    30.494    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124    30.618 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.855    32.473    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    36.020 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    36.020    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.802ns  (logic 4.448ns (41.175%)  route 6.354ns (58.825%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.542     5.126    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X52Y72         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          1.800     7.444    bseg_driver/ctr/M_ctr_value[0]
    SLICE_X60Y65         LUT2 (Prop_lut2_I0_O)        0.150     7.594 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.554    12.148    bseg_OBUF[11]
    P13                  OBUF (Prop_obuf_I_O)         3.780    15.928 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.928    bseg[11]
    P13                                                               r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.510ns  (logic 4.509ns (42.899%)  route 6.001ns (57.101%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.538     5.122    display/clk_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.419     5.541 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=12, routed)          1.001     6.542    display/p_0_in[2]
    SLICE_X49Y76         LUT3 (Prop_lut3_I0_O)        0.322     6.864 r  display/mataddr_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.000    11.864    mataddr_OBUF[2]
    P9                   OBUF (Prop_obuf_I_O)         3.768    15.632 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.632    mataddr[2]
    P9                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.381ns  (logic 4.509ns (43.434%)  route 5.872ns (56.566%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.538     5.122    display/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.419     5.541 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=18, routed)          1.204     6.745    display/p_0_in[0]
    SLICE_X49Y74         LUT4 (Prop_lut4_I3_O)        0.322     7.067 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.668    11.735    mataddr_OBUF[3]
    N9                   OBUF (Prop_obuf_I_O)         3.768    15.503 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.503    mataddr[3]
    N9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.416ns (73.421%)  route 0.513ns (26.579%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.098     1.775    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X63Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.415     2.234    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.464 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.464    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1863426596[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.438ns (74.093%)  route 0.503ns (25.907%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.590     1.534    forLoop_idx_0_1863426596[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_1863426596[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  forLoop_idx_0_1863426596[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.063     1.761    forLoop_idx_0_1863426596[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X61Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  forLoop_idx_0_1863426596[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.440     2.246    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.475 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.475    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1863426596[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.421ns (72.788%)  route 0.531ns (27.212%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    forLoop_idx_0_1863426596[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_1863426596[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1863426596[0].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.160     1.837    forLoop_idx_0_1863426596[0].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  forLoop_idx_0_1863426596[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=16, routed)          0.371     2.253    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.487 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.487    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.373ns (68.337%)  route 0.636ns (31.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.636     2.277    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.509 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.509    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.406ns (69.493%)  route 0.617ns (30.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.555     1.499    display/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.617     2.280    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.522 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.522    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.392ns (68.645%)  route 0.636ns (31.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.555     1.499    display/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.636     2.298    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.526 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.526    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_213677296[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.654ns  (logic 1.625ns (34.909%)  route 3.030ns (65.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.699     4.200    forLoop_idx_0_213677296[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.324 r  forLoop_idx_0_213677296[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.330     4.654    forLoop_idx_0_213677296[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X56Y66         SRLC32E                                      r  forLoop_idx_0_213677296[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.436     4.840    forLoop_idx_0_213677296[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y66         SRLC32E                                      r  forLoop_idx_0_213677296[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_213677296[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.487ns  (logic 1.615ns (35.993%)  route 2.872ns (64.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.390     3.881    forLoop_idx_0_213677296[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.005 r  forLoop_idx_0_213677296[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.482     4.487    forLoop_idx_0_213677296[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y66         SRLC32E                                      r  forLoop_idx_0_213677296[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.436     4.840    forLoop_idx_0_213677296[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y66         SRLC32E                                      r  forLoop_idx_0_213677296[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_213677296[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.449ns  (logic 1.619ns (36.386%)  route 2.830ns (63.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.287     3.782    forLoop_idx_0_213677296[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.906 r  forLoop_idx_0_213677296[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.543     4.449    forLoop_idx_0_213677296[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_213677296[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.504     4.908    forLoop_idx_0_213677296[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_213677296[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_213677296[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.112ns  (logic 1.617ns (39.330%)  route 2.495ns (60.670%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.879     3.372    forLoop_idx_0_213677296[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X52Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.496 r  forLoop_idx_0_213677296[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.616     4.112    forLoop_idx_0_213677296[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X52Y73         SRLC32E                                      r  forLoop_idx_0_213677296[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.427     4.831    forLoop_idx_0_213677296[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y73         SRLC32E                                      r  forLoop_idx_0_213677296[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.622ns (45.178%)  route 1.969ns (54.822%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.498     2.996    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.120 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.471     3.591    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.491ns  (logic 1.611ns (46.146%)  route 1.880ns (53.854%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.409     2.896    forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.020 r  forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.471     3.491    forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.504     4.908    forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.618ns (47.014%)  route 1.824ns (52.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.206     2.700    forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.618     3.442    forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.508     4.912    forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.394ns  (logic 1.628ns (47.966%)  route 1.766ns (52.034%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.228     2.731    reset_cond/butt_reset_IBUF
    SLICE_X64Y84         LUT1 (Prop_lut1_I0_O)        0.124     2.855 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.394    reset_cond/M_reset_cond_in
    SLICE_X65Y84         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.503     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y84         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.394ns  (logic 1.628ns (47.966%)  route 1.766ns (52.034%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.228     2.731    reset_cond/butt_reset_IBUF
    SLICE_X64Y84         LUT1 (Prop_lut1_I0_O)        0.124     2.855 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.394    reset_cond/M_reset_cond_in
    SLICE_X64Y84         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.503     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y84         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.394ns  (logic 1.628ns (47.966%)  route 1.766ns (52.034%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.228     2.731    reset_cond/butt_reset_IBUF
    SLICE_X64Y84         LUT1 (Prop_lut1_I0_O)        0.124     2.855 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.394    reset_cond/M_reset_cond_in
    SLICE_X64Y84         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.503     4.907    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y84         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.316ns (33.687%)  route 0.623ns (66.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.711    reset_cond/butt_reset_IBUF
    SLICE_X64Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.756 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.939    reset_cond/M_reset_cond_in
    SLICE_X65Y84         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.857     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y84         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.316ns (33.687%)  route 0.623ns (66.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.711    reset_cond/butt_reset_IBUF
    SLICE_X64Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.756 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.939    reset_cond/M_reset_cond_in
    SLICE_X64Y84         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.857     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y84         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.316ns (33.687%)  route 0.623ns (66.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.711    reset_cond/butt_reset_IBUF
    SLICE_X64Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.756 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.939    reset_cond/M_reset_cond_in
    SLICE_X64Y84         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.857     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y84         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.316ns (33.687%)  route 0.623ns (66.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.711    reset_cond/butt_reset_IBUF
    SLICE_X64Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.756 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.939    reset_cond/M_reset_cond_in
    SLICE_X64Y84         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.857     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y84         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.316ns (33.687%)  route 0.623ns (66.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.711    reset_cond/butt_reset_IBUF
    SLICE_X64Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.756 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.939    reset_cond/M_reset_cond_in
    SLICE_X64Y84         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.857     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y84         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.307ns (30.799%)  route 0.690ns (69.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.461     0.723    forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.768 r  forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.229     0.997    forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.862     2.052    forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1863426596[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.300ns (30.005%)  route 0.699ns (69.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.536     0.791    forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.836 r  forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.163     0.999    forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.858     2.048    forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_1863426596[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.311ns (28.416%)  route 0.784ns (71.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.887    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.932 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.163     1.095    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_213677296[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.306ns (22.052%)  route 1.082ns (77.948%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.856     1.117    forLoop_idx_0_213677296[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X52Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.162 r  forLoop_idx_0_213677296[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.226     1.388    forLoop_idx_0_213677296[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X52Y73         SRLC32E                                      r  forLoop_idx_0_213677296[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.819     2.009    forLoop_idx_0_213677296[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y73         SRLC32E                                      r  forLoop_idx_0_213677296[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_213677296[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.307ns (21.826%)  route 1.101ns (78.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.912     1.175    forLoop_idx_0_213677296[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.220 r  forLoop_idx_0_213677296[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.189     1.408    forLoop_idx_0_213677296[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_213677296[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.858     2.048    forLoop_idx_0_213677296[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_213677296[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





