; load into ram
lda 0 16
; into reg, shuffle a bit, out of reg
lw 0 a
mw a b
mw b d
add d 5
; now 21 should be in 3
lda 1 17
lw 1 a
sub a 16
; now 1 should be in reg a, and 21 should be in reg d.
; just gonna check with iout
sw 63 a 
iout
sw 63 d 
iout