Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: test_largenum_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_largenum_display.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_largenum_display"
Output Format                      : NGC
Target Device                      : xc3s400-4-ft256

---- Source Options
Top Module Name                    : test_largenum_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/seven_seg_display is now defined in a different file.  It was defined in "//vmware-host/shared folders/Desktop/seven_segment_display/seven_seg_display/seven_seg_display.vhd", and is now defined in "//vmware-host/shared folders/Desktop/seven_segment_display_bignumber/seven_seg_display.vhd".
WARNING:HDLParsers:3607 - Unit work/seven_seg_display/Behavioral is now defined in a different file.  It was defined in "//vmware-host/shared folders/Desktop/seven_segment_display/seven_seg_display/seven_seg_display.vhd", and is now defined in "//vmware-host/shared folders/Desktop/seven_segment_display_bignumber/seven_seg_display.vhd".
WARNING:HDLParsers:3607 - Unit work/bin_to_dec is now defined in a different file.  It was defined in "//vmware-host/shared folders/Desktop/seven_segment_display/seven_seg_display/bin_to_dec.vhd", and is now defined in "//vmware-host/shared folders/Desktop/seven_segment_display_bignumber/bin_to_dec.vhd".
WARNING:HDLParsers:3607 - Unit work/bin_to_dec/Behavioral is now defined in a different file.  It was defined in "//vmware-host/shared folders/Desktop/seven_segment_display/seven_seg_display/bin_to_dec.vhd", and is now defined in "//vmware-host/shared folders/Desktop/seven_segment_display_bignumber/bin_to_dec.vhd".
Compiling vhdl file "//vmware-host/shared folders/Desktop/seven_segment_display_bignumber/bin_to_dec.vhd" in Library work.
Architecture behavioral of Entity bin_to_dec is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/seven_segment_display_bignumber/seven_seg_display.vhd" in Library work.
Architecture behavioral of Entity seven_seg_display is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/seven_segment_display_bignumber/large_number_7seg.vhd" in Library work.
Architecture behavioral of Entity large_number_7seg is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/seven_segment_display_bignumber/test_largenum_display.vhd" in Library work.
Architecture behavioral of Entity test_largenum_display is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test_largenum_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <large_number_7seg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seven_seg_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin_to_dec> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_largenum_display> in library <work> (Architecture <behavioral>).
Entity <test_largenum_display> analyzed. Unit <test_largenum_display> generated.

Analyzing Entity <large_number_7seg> in library <work> (Architecture <behavioral>).
Entity <large_number_7seg> analyzed. Unit <large_number_7seg> generated.

Analyzing Entity <seven_seg_display> in library <work> (Architecture <behavioral>).
Entity <seven_seg_display> analyzed. Unit <seven_seg_display> generated.

Analyzing Entity <bin_to_dec> in library <work> (Architecture <behavioral>).
Entity <bin_to_dec> analyzed. Unit <bin_to_dec> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bin_to_dec>.
    Related source file is "//vmware-host/shared folders/Desktop/seven_segment_display_bignumber/bin_to_dec.vhd".
    Found 16x7-bit ROM for signal <inv_outseg>.
    Summary:
	inferred   1 ROM(s).
Unit <bin_to_dec> synthesized.


Synthesizing Unit <seven_seg_display>.
    Related source file is "//vmware-host/shared folders/Desktop/seven_segment_display_bignumber/seven_seg_display.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <binary>.
    Found 32-bit up counter for signal <counter>.
    Found 2-bit up counter for signal <digit>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 Multiplexer(s).
Unit <seven_seg_display> synthesized.


Synthesizing Unit <large_number_7seg>.
    Related source file is "//vmware-host/shared folders/Desktop/seven_segment_display_bignumber/large_number_7seg.vhd".
    Found 18-bit comparator greatequal for signal <decimal_part$cmp_ge0000> created at line 150.
    Found 18-bit comparator greatequal for signal <decimal_part$cmp_ge0001> created at line 152.
    Found 18-bit comparator greatequal for signal <decimal_part$cmp_ge0002> created at line 155.
    Found 18-bit comparator greatequal for signal <decimal_part$cmp_ge0003> created at line 158.
    Found 18-bit comparator greatequal for signal <decimal_part$cmp_ge0004> created at line 161.
    Found 18-bit comparator greatequal for signal <decimal_part$cmp_ge0005> created at line 164.
    Found 18-bit comparator greatequal for signal <decimal_part$cmp_ge0006> created at line 167.
    Found 18-bit comparator greatequal for signal <decimal_part$cmp_ge0007> created at line 170.
    Found 18-bit comparator greatequal for signal <decimal_part$cmp_ge0008> created at line 173.
    Found 19-bit subtractor for signal <decimal_part$share0000> created at line 150.
    Found 17-bit subtractor for signal <hundred_part$share0000> created at line 73.
    Found 17-bit comparator greatequal for signal <ten_part$cmp_ge0000> created at line 110.
    Found 17-bit comparator greatequal for signal <ten_part$cmp_ge0001> created at line 112.
    Found 17-bit comparator greatequal for signal <ten_part$cmp_ge0002> created at line 115.
    Found 17-bit comparator greatequal for signal <ten_part$cmp_ge0003> created at line 118.
    Found 17-bit comparator greatequal for signal <ten_part$cmp_ge0004> created at line 121.
    Found 17-bit comparator greatequal for signal <ten_part$cmp_ge0005> created at line 124.
    Found 17-bit comparator greatequal for signal <ten_part$cmp_ge0006> created at line 127.
    Found 17-bit comparator greatequal for signal <ten_part$cmp_ge0007> created at line 130.
    Found 17-bit comparator greatequal for signal <ten_part$cmp_ge0008> created at line 133.
    Found 18-bit subtractor for signal <ten_part$share0000> created at line 110.
    Found 16-bit comparator greatequal for signal <thousand_bit$cmp_ge0000> created at line 73.
    Found 16-bit comparator greatequal for signal <thousand_bit$cmp_ge0001> created at line 75.
    Found 16-bit comparator greatequal for signal <thousand_bit$cmp_ge0002> created at line 78.
    Found 16-bit comparator greatequal for signal <thousand_bit$cmp_ge0003> created at line 81.
    Found 16-bit comparator greatequal for signal <thousand_bit$cmp_ge0004> created at line 84.
    Found 16-bit comparator greatequal for signal <thousand_bit$cmp_ge0005> created at line 87.
    Found 16-bit comparator greatequal for signal <thousand_bit$cmp_ge0006> created at line 90.
    Found 16-bit comparator greatequal for signal <thousand_bit$cmp_ge0007> created at line 93.
    Found 16-bit comparator greatequal for signal <thousand_bit$cmp_ge0008> created at line 96.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  27 Comparator(s).
Unit <large_number_7seg> synthesized.


Synthesizing Unit <test_largenum_display>.
    Related source file is "//vmware-host/shared folders/Desktop/seven_segment_display_bignumber/test_largenum_display.vhd".
Unit <test_largenum_display> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 17-bit subtractor                                     : 1
 18-bit subtractor                                     : 1
 19-bit subtractor                                     : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Comparators                                          : 27
 16-bit comparator greatequal                          : 9
 17-bit comparator greatequal                          : 9
 18-bit comparator greatequal                          : 9
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 17-bit subtractor                                     : 1
 18-bit subtractor                                     : 1
 19-bit subtractor                                     : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Comparators                                          : 27
 16-bit comparator greatequal                          : 9
 17-bit comparator greatequal                          : 9
 18-bit comparator greatequal                          : 9
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_largenum_display> ...

Optimizing unit <seven_seg_display> ...

Optimizing unit <large_number_7seg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_largenum_display, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test_largenum_display.ngr
Top Level Output File Name         : test_largenum_display
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 441
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 37
#      LUT2                        : 18
#      LUT3                        : 50
#      LUT4                        : 98
#      MUXCY                       : 161
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 66
# FlipFlops/Latches                : 34
#      FDE                         : 2
#      FDR                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 8
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-4 

 Number of Slices:                      121  out of   3584     3%  
 Number of Slice Flip Flops:             34  out of   7168     0%  
 Number of 4 input LUTs:                207  out of   7168     2%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    173    11%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.543ns (Maximum Frequency: 152.845MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 11.489ns
   Maximum combinational path delay: 35.429ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.543ns (frequency: 152.845MHz)
  Total number of paths / destination ports: 1619 / 68
-------------------------------------------------------------------------
Delay:               6.543ns (Levels of Logic = 9)
  Source:            display/display/counter_8 (FF)
  Destination:       display/display/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: display/display/counter_8 to display/display/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  display/display/counter_8 (display/display/counter_8)
     LUT4:I0->O            1   0.551   0.000  display/display/digit_cmp_eq0000_wg_lut<0> (display/display/digit_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  display/display/digit_cmp_eq0000_wg_cy<0> (display/display/digit_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  display/display/digit_cmp_eq0000_wg_cy<1> (display/display/digit_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  display/display/digit_cmp_eq0000_wg_cy<2> (display/display/digit_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  display/display/digit_cmp_eq0000_wg_cy<3> (display/display/digit_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  display/display/digit_cmp_eq0000_wg_cy<4> (display/display/digit_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  display/display/digit_cmp_eq0000_wg_cy<5> (display/display/digit_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  display/display/digit_cmp_eq0000_wg_cy<6> (display/display/digit_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          34   0.281   1.865  display/display/digit_cmp_eq0000_wg_cy<7> (display/display/digit_cmp_eq0000)
     FDR:R                     1.026          display/display/counter_0
    ----------------------------------------
    Total                      6.543ns (3.462ns logic, 3.081ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 78 / 11
-------------------------------------------------------------------------
Offset:              11.489ns (Levels of Logic = 4)
  Source:            display/display/digit_0 (FF)
  Destination:       hex<6> (PAD)
  Source Clock:      clk rising

  Data Path: display/display/digit_0 to hex<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.720   1.457  display/display/digit_0 (display/display/digit_0)
     LUT3:I0->O            1   0.551   0.000  display/display/Mmux_binary_4 (display/display/Mmux_binary_4)
     MUXF5:I0->O           7   0.360   1.405  display/display/Mmux_binary_2_f5 (display/display/binary<0>)
     LUT4:I0->O            1   0.551   0.801  display/display/binary_to_decimal/out_seg<1>1 (hex_1_OBUF)
     OBUF:I->O                 5.644          hex_1_OBUF (hex<1>)
    ----------------------------------------
    Total                     11.489ns (7.826ns logic, 3.663ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14243985 / 7
-------------------------------------------------------------------------
Delay:               35.429ns (Levels of Logic = 54)
  Source:            sw<3> (PAD)
  Destination:       hex<1> (PAD)

  Data Path: sw<3> to hex<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.821   1.422  sw_3_IBUF (sw_3_IBUF)
     LUT1:I0->O            1   0.551   0.000  display/Mcompar_ten_part_cmp_ge0000_cy<0>_6_rt (display/Mcompar_ten_part_cmp_ge0000_cy<0>_6_rt)
     MUXCY:S->O            1   0.500   0.000  display/Mcompar_ten_part_cmp_ge0000_cy<0>_6 (display/Mcompar_ten_part_cmp_ge0000_cy<0>7)
     MUXCY:CI->O           1   0.064   0.000  display/Mcompar_ten_part_cmp_ge0000_cy<1>_6 (display/Mcompar_ten_part_cmp_ge0000_cy<1>7)
     MUXCY:CI->O           1   0.064   0.000  display/Mcompar_ten_part_cmp_ge0000_cy<2>_6 (display/Mcompar_ten_part_cmp_ge0000_cy<2>7)
     MUXCY:CI->O           1   0.064   0.000  display/Mcompar_ten_part_cmp_ge0000_cy<3>_6 (display/Mcompar_ten_part_cmp_ge0000_cy<3>7)
     MUXCY:CI->O           1   0.064   0.000  display/Mcompar_ten_part_cmp_ge0000_cy<4>_6 (display/Mcompar_ten_part_cmp_ge0000_cy<4>7)
     MUXCY:CI->O          57   0.303   2.191  display/Mcompar_ten_part_cmp_ge0000_cy<5>_6 (display/hundred_bit<1>)
     LUT2:I1->O            1   0.551   0.000  display/Msub_ten_part_share0000_lut<2> (display/Msub_ten_part_share0000_lut<2>)
     MUXCY:S->O            1   0.500   0.000  display/Msub_ten_part_share0000_cy<2> (display/Msub_ten_part_share0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_ten_part_share0000_cy<3> (display/Msub_ten_part_share0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_ten_part_share0000_cy<4> (display/Msub_ten_part_share0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_ten_part_share0000_cy<5> (display/Msub_ten_part_share0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_ten_part_share0000_cy<6> (display/Msub_ten_part_share0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_ten_part_share0000_cy<7> (display/Msub_ten_part_share0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_ten_part_share0000_cy<8> (display/Msub_ten_part_share0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_ten_part_share0000_cy<9> (display/Msub_ten_part_share0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_ten_part_share0000_cy<10> (display/Msub_ten_part_share0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_ten_part_share0000_cy<11> (display/Msub_ten_part_share0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_ten_part_share0000_cy<12> (display/Msub_ten_part_share0000_cy<12>)
     XORCY:CI->O           3   0.904   1.102  display/Msub_ten_part_share0000_xor<13> (display/ten_part_share0000<13>)
     LUT3:I1->O            9   0.551   1.463  display/ten_part<13>1 (display/ten_part<13>)
     LUT4:I0->O            1   0.551   0.000  display/Mcompar_decimal_part_cmp_ge0000_lut<3>6 (display/Mcompar_decimal_part_cmp_ge0000_lut<3>6)
     MUXCY:S->O            1   0.500   0.000  display/Mcompar_decimal_part_cmp_ge0000_cy<3>_5 (display/Mcompar_decimal_part_cmp_ge0000_cy<3>6)
     MUXCY:CI->O           6   0.303   1.342  display/Mcompar_decimal_part_cmp_ge0000_cy<4>_5 (display/decimal_part_cmp_ge0006)
     LUT4:I0->O            1   0.551   0.000  display/decimal_part_mux0008<17>151 (display/decimal_part_mux0008<17>151)
     MUXF5:I1->O           1   0.360   1.140  display/decimal_part_mux0008<17>15_f5 (display/decimal_part_mux0008<17>15)
     LUT4:I0->O            1   0.551   0.996  display/decimal_part_mux0008<17>43 (display/decimal_part_mux0008<17>)
     LUT2:I1->O            1   0.551   0.000  display/Msub_decimal_part_share0000_lut<1> (display/Msub_decimal_part_share0000_lut<1>)
     MUXCY:S->O            1   0.500   0.000  display/Msub_decimal_part_share0000_cy<1> (display/Msub_decimal_part_share0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<2> (display/Msub_decimal_part_share0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<3> (display/Msub_decimal_part_share0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<4> (display/Msub_decimal_part_share0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<5> (display/Msub_decimal_part_share0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<6> (display/Msub_decimal_part_share0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<7> (display/Msub_decimal_part_share0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<8> (display/Msub_decimal_part_share0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<9> (display/Msub_decimal_part_share0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<10> (display/Msub_decimal_part_share0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<11> (display/Msub_decimal_part_share0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<12> (display/Msub_decimal_part_share0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<13> (display/Msub_decimal_part_share0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<14> (display/Msub_decimal_part_share0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<15> (display/Msub_decimal_part_share0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  display/Msub_decimal_part_share0000_cy<16> (display/Msub_decimal_part_share0000_cy<16>)
     MUXCY:CI->O           0   0.064   0.000  display/Msub_decimal_part_share0000_cy<17> (display/Msub_decimal_part_share0000_cy<17>)
     XORCY:CI->O           1   0.904   1.140  display/Msub_decimal_part_share0000_xor<18> (display/decimal_part_share0000<18>)
     LUT3:I0->O            1   0.551   0.000  display/digit_bit<3>1_wg_lut<14> (display/digit_bit<3>1_wg_lut<14>)
     MUXCY:S->O            4   0.739   1.112  display/digit_bit<3>1_wg_cy<14> (display/digit_bit<3>1_wg_cy<14>)
     LUT4:I1->O            1   0.551   0.996  display/digit_bit<0> (display/digit_bit<0>)
     LUT3:I1->O            1   0.551   0.000  display/display/Mmux_binary_4 (display/display/Mmux_binary_4)
     MUXF5:I0->O           7   0.360   1.405  display/display/Mmux_binary_2_f5 (display/display/binary<0>)
     LUT4:I0->O            1   0.551   0.801  display/display/binary_to_decimal/out_seg<1>1 (hex_1_OBUF)
     OBUF:I->O                 5.644          hex_1_OBUF (hex<1>)
    ----------------------------------------
    Total                     35.429ns (20.319ns logic, 15.110ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.37 secs
 
--> 

Total memory usage is 207060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

