# verification-notes

A collection of notes about SystemVerilog, UVM, and verification in general
