// Seed: 1002874295
program module_0;
  wire id_1;
  logic id_2;
  logic [7:0][1] id_3;
  assign module_2.id_0 = 0;
  assign module_1.id_1 = 0;
endprogram
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input  tri1 id_2
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd59,
    parameter id_6 = 32'd17
) (
    input wire _id_0,
    output uwire id_1,
    output tri1 id_2,
    input wand id_3[id_0 : id_6],
    output supply1 id_4,
    input uwire id_5,
    output supply1 _id_6
);
  logic [7:0] id_8, id_9;
  assign id_6 = id_9[1];
  module_0 modCall_1 ();
  wire id_10;
endmodule
