Time resolution is 1 ps
WARNING: File litedram_core.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16699 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v at line 16719 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Block Memory Generator module testbench.UUT.swervolf.intercon.interconnect_i.axi_interconnect_0.s03_couplers.auto_us_df.inst.\gen_upsizer.gen_full_upsizer.axi_upsizer_inst .\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst .w_buffer.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
ERROR: 785 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
Warning: XILINX_RECS_WLCMD_TO_BVALID_MAX_WAIT: BVALID should be asserted within MAXWAITS cycles when there are outstanding AW Commands and WLast's finished.
Time: 22145 ns  Iteration: 3  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always1528_8619  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 1682
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_BRESP_ALL_DONE_EOS: All write transaction addresses must have been matched with corresponding write response.
Time: 28512500 ps  Iteration: 9  Process: /testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/inst/IF/PC/Always3109_8620  Scope: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
INFO: xsimkernel Simulation Memory Usage: 93116 KB (Peak: 93116 KB), Simulation CPU Usage: 12108 ms
