<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>TLBI RVALE1IS</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">TLBI RVALE1IS, TLB Range Invalidate by VA, Last level, EL1, Inner Shareable</h1><p>The TLBI RVALE1IS characteristics are:</p><h2>Purpose</h2>
        <p>Invalidates cached copies of translation table entries from TLBs that meet all the following requirements:</p>

      
        <ul>
<li>
<p>The entry is a stage 1 translation table entry.</p>

</li><li>
<p>The entry would be used to translate the specified VA, and one of the following applies:</p>
<ul>
<li>
<p>The entry is a global entry from the final level of lookup.</p>

</li><li>
<p>The entry is a non-global entry from the final level of lookup that matches the specified ASID.</p>

</li></ul>

</li><li>
<p>When EL2 is implemented and enabled in the Security state described by the current value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS:</p>
<ul>
<li>
<p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is not {1, 1}, the entry would be used with the current VMID and would be required to translate the specified VA using the EL1&amp;0 translation regime.</p>

</li><li>
<p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, the entry would be required to translate the specified VA using the EL2&amp;0 translation regime.</p>

</li></ul>

</li><li>
<p>When EL2 is not implemented or is disabled in the current Security state, the entry would be required to translate the specified VA using the EL1&amp;0 translation regime.</p>

</li><li>
<p>The entry is within the address range determined by the formula [BaseADDR &lt;= VA &lt; BaseADDR + ((NUM +1)*2^(5*SCALE +1) * Translation_Granule_Size)].</p>

</li></ul>

      
        <p>The invalidation applies to all PEs in the same Inner Shareable shareability domain as the PE that executes this System instruction.</p>

      
        <div class="note"><span class="note-header">Note</span><p>When a TLB maintenance instruction is generated to the Secure EL1&amp;0 translation regime and is defined to pass a VMID argument, or would be defined to pass a VMID argument if SCR_EL3.EEL2==1, then:</p><ul><li>A PE with <a href="AArch64-scr_el3.html">SCR_EL3</a>.EEL2==1 is not architecturally required to invalidate any entries in the Secure EL1&amp;0 translation of a PE in the same required shareability domain with SCR_EL3.EEL2==0.</li><li>A PE with <a href="AArch64-scr_el3.html">SCR_EL3</a>.EEL2==0 is not architecturally required to invalidate any entries in the Secure EL1&amp;0 translation of a PE in the same required shareability domain with SCR_EL3.EEL2==1.</li><li>A PE is architecturally required to invalidate all relevant entries in the Secure EL1&amp;0 translation of a System MMU in the same required shareability domain with a VMID of 0.</li></ul></div>
      
        <p>The range of addresses invalidated is <span class="arm-defined-word">UNPREDICTABLE</span> when:</p>

      
        <ul>
<li>
<p>For the 4K translation granule:</p>
<ul>
<li>
<p>If TTL==01 and BaseADDR[29:12] is not equal to 000000000000000000.</p>

</li><li>
<p>If TTL==10 and BaseADDR[20:12] is not equal to 000000000.</p>

</li></ul>

</li><li>
<p>For the 16K translation granule:</p>
<ul>
<li>If TTL==10 and BaseADDR[24:14] is not equal to 00000000000.
</li></ul>

</li><li>
<p>For the 64K translation granule:</p>
<ul>
<li>
<p>If TTL==01 and BaseADDR[41:16] is not equal to 00000000000000000000000000.</p>

</li><li>
<p>If TTL==10 and BaseADDR[28:16] is not equal to 0000000000000.</p>

</li></ul>

</li></ul>
      <h2>Configuration</h2><p>This instruction is present only
    when ARMv8.4-TLBI is implemented.
      
    Otherwise, direct accesses to TLBI RVALE1IS are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>TLBI RVALE1IS is a 64-bit System instruction.</p>
      <h2>Field descriptions</h2><p>The TLBI RVALE1IS input value bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#ASID_63">ASID</a></td><td class="lr" colspan="2"><a href="#TG_47">TG</a></td><td class="lr" colspan="2"><a href="#SCALE_45">SCALE</a></td><td class="lr" colspan="5"><a href="#NUM_43">NUM</a></td><td class="lr" colspan="2"><a href="#TTL_38">TTL</a></td><td class="lr" colspan="5"><a href="#BaseADDR_36">BaseADDR</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#BaseADDR_36">BaseADDR</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="ASID_63">ASID, bits [63:48]
                  </h4>
          
  <p>ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this System instruction.</p>
<p>Global TLB entries that match the VA value will be affected by this System instruction, regardless of the value of the ASID field.</p>
<p>If the implementation supports 16 bits of ASID, but only 8 bits are being used in the context being invalidated, the upper bits are <span class="arm-defined-word">RES0</span>.</p>

          
            
  

          <h4 id="TG_47">TG, bits [47:46]
                  </h4>
          
  <p>Translation granule size.</p>

          <table class="valuetable"><tr><th>TG</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Reserved.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>4K translation granule.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>16K translation granule.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>64K translation granule.</p>
</td></tr></table>
            
  <p>The instruction takes a translation granule size for the translations that are being invalidated. If the translations used a different translation granule size than the one being specified, then the architecture does not require that the instruction invalidates any entries.</p>

          <h4 id="SCALE_45">SCALE, bits [45:44]
                  </h4>
          
  <p>The exponent element of the calculation that is used to produce the upper range.</p>

          
            
  

          <h4 id="NUM_43">NUM, bits [43:39]
                  </h4>
          
  <p>The base element of the calculation that is used to produce the upper range.</p>

          
            
  

          <h4 id="TTL_38">TTL, bits [38:37]
                  </h4>
          
  <p>TTL Level hint. The TTL hint is only guaranteed to invalidate entries in the range that match the level described by the TTL hint.</p>

          <table class="valuetable"><tr><th>TTL</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>The entries in the range can be using any level for the translation table entries.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>When using a 4KB or 64KB translation granule, all entries to invalidate are Level 1 translation table entries.</p>
<p>When using a 16KB translation granule, this value is reserved and hardware should treat this field as <span class="binarynumber">0b00</span>.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>All entries to invalidate are Level 2 translation table entries.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>All entries to invalidate are Level 3 translation table entries.</p>
</td></tr></table>
            
  

          <h4 id="BaseADDR_36">BaseADDR, bits [36:0]
                  </h4>
          
  <p>The starting address for the range of the maintenance instruction.</p>
<p>When using a 4KB translation granule, this field is BaseADDR[48:12].</p>
<p>When using a 16KB translation granule, this field is BaseADDR[50:14].</p>
<p>When using a 64KB translation granule, this field is BaseADDR[52:16].</p>

          
            
  

          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Executing the TLBI RVALE1IS instruction</h2><p>Accesses to this instruction use the following encodings:</p><h4 class="assembler">TLBI RVALE1IS{, &lt;Xt&gt;}</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b01</td><td>0b000</td><td>0b1000</td><td>0b0010</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TTLB == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TTLBIS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGITR_EL2.TLBIRVALE1IS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        TLBI_RVALE1IS(X[t]);
elsif PSTATE.EL == EL2 then
    TLBI_RVALE1IS(X[t]);
elsif PSTATE.EL == EL3 then
    TLBI_RVALE1IS(X[t]);
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
