#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x224c0f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x224c280 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2245480 .functor NOT 1, L_0x227f510, C4<0>, C4<0>, C4<0>;
L_0x227f2a0 .functor XOR 1, L_0x227f140, L_0x227f200, C4<0>, C4<0>;
L_0x227f400 .functor XOR 1, L_0x227f2a0, L_0x227f360, C4<0>, C4<0>;
v0x227c030_0 .net *"_ivl_10", 0 0, L_0x227f360;  1 drivers
v0x227c130_0 .net *"_ivl_12", 0 0, L_0x227f400;  1 drivers
v0x227c210_0 .net *"_ivl_2", 0 0, L_0x227ed80;  1 drivers
v0x227c2d0_0 .net *"_ivl_4", 0 0, L_0x227f140;  1 drivers
v0x227c3b0_0 .net *"_ivl_6", 0 0, L_0x227f200;  1 drivers
v0x227c4e0_0 .net *"_ivl_8", 0 0, L_0x227f2a0;  1 drivers
v0x227c5c0_0 .net "a", 0 0, v0x2279ea0_0;  1 drivers
v0x227c660_0 .net "b", 0 0, v0x2279f40_0;  1 drivers
v0x227c700_0 .net "c", 0 0, v0x2279fe0_0;  1 drivers
v0x227c7a0_0 .var "clk", 0 0;
v0x227c840_0 .net "d", 0 0, v0x227a150_0;  1 drivers
v0x227c8e0_0 .net "out_dut", 0 0, L_0x227ef30;  1 drivers
v0x227c980_0 .net "out_ref", 0 0, L_0x227d950;  1 drivers
v0x227ca20_0 .var/2u "stats1", 159 0;
v0x227cac0_0 .var/2u "strobe", 0 0;
v0x227cb60_0 .net "tb_match", 0 0, L_0x227f510;  1 drivers
v0x227cc20_0 .net "tb_mismatch", 0 0, L_0x2245480;  1 drivers
v0x227cdf0_0 .net "wavedrom_enable", 0 0, v0x227a240_0;  1 drivers
v0x227ce90_0 .net "wavedrom_title", 511 0, v0x227a2e0_0;  1 drivers
L_0x227ed80 .concat [ 1 0 0 0], L_0x227d950;
L_0x227f140 .concat [ 1 0 0 0], L_0x227d950;
L_0x227f200 .concat [ 1 0 0 0], L_0x227ef30;
L_0x227f360 .concat [ 1 0 0 0], L_0x227d950;
L_0x227f510 .cmp/eeq 1, L_0x227ed80, L_0x227f400;
S_0x224c410 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x224c280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x224cb90 .functor NOT 1, v0x2279fe0_0, C4<0>, C4<0>, C4<0>;
L_0x22561f0 .functor NOT 1, v0x2279f40_0, C4<0>, C4<0>, C4<0>;
L_0x227d0a0 .functor AND 1, L_0x224cb90, L_0x22561f0, C4<1>, C4<1>;
L_0x227d140 .functor NOT 1, v0x227a150_0, C4<0>, C4<0>, C4<0>;
L_0x227d270 .functor NOT 1, v0x2279ea0_0, C4<0>, C4<0>, C4<0>;
L_0x227d370 .functor AND 1, L_0x227d140, L_0x227d270, C4<1>, C4<1>;
L_0x227d450 .functor OR 1, L_0x227d0a0, L_0x227d370, C4<0>, C4<0>;
L_0x227d510 .functor AND 1, v0x2279ea0_0, v0x2279fe0_0, C4<1>, C4<1>;
L_0x227d5d0 .functor AND 1, L_0x227d510, v0x227a150_0, C4<1>, C4<1>;
L_0x227d690 .functor OR 1, L_0x227d450, L_0x227d5d0, C4<0>, C4<0>;
L_0x227d800 .functor AND 1, v0x2279f40_0, v0x2279fe0_0, C4<1>, C4<1>;
L_0x227d870 .functor AND 1, L_0x227d800, v0x227a150_0, C4<1>, C4<1>;
L_0x227d950 .functor OR 1, L_0x227d690, L_0x227d870, C4<0>, C4<0>;
v0x2255ba0_0 .net *"_ivl_0", 0 0, L_0x224cb90;  1 drivers
v0x2255c40_0 .net *"_ivl_10", 0 0, L_0x227d370;  1 drivers
v0x2278690_0 .net *"_ivl_12", 0 0, L_0x227d450;  1 drivers
v0x2278750_0 .net *"_ivl_14", 0 0, L_0x227d510;  1 drivers
v0x2278830_0 .net *"_ivl_16", 0 0, L_0x227d5d0;  1 drivers
v0x2278960_0 .net *"_ivl_18", 0 0, L_0x227d690;  1 drivers
v0x2278a40_0 .net *"_ivl_2", 0 0, L_0x22561f0;  1 drivers
v0x2278b20_0 .net *"_ivl_20", 0 0, L_0x227d800;  1 drivers
v0x2278c00_0 .net *"_ivl_22", 0 0, L_0x227d870;  1 drivers
v0x2278ce0_0 .net *"_ivl_4", 0 0, L_0x227d0a0;  1 drivers
v0x2278dc0_0 .net *"_ivl_6", 0 0, L_0x227d140;  1 drivers
v0x2278ea0_0 .net *"_ivl_8", 0 0, L_0x227d270;  1 drivers
v0x2278f80_0 .net "a", 0 0, v0x2279ea0_0;  alias, 1 drivers
v0x2279040_0 .net "b", 0 0, v0x2279f40_0;  alias, 1 drivers
v0x2279100_0 .net "c", 0 0, v0x2279fe0_0;  alias, 1 drivers
v0x22791c0_0 .net "d", 0 0, v0x227a150_0;  alias, 1 drivers
v0x2279280_0 .net "out", 0 0, L_0x227d950;  alias, 1 drivers
S_0x22793e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x224c280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2279ea0_0 .var "a", 0 0;
v0x2279f40_0 .var "b", 0 0;
v0x2279fe0_0 .var "c", 0 0;
v0x227a0b0_0 .net "clk", 0 0, v0x227c7a0_0;  1 drivers
v0x227a150_0 .var "d", 0 0;
v0x227a240_0 .var "wavedrom_enable", 0 0;
v0x227a2e0_0 .var "wavedrom_title", 511 0;
S_0x2279680 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x22793e0;
 .timescale -12 -12;
v0x22798e0_0 .var/2s "count", 31 0;
E_0x2247040/0 .event negedge, v0x227a0b0_0;
E_0x2247040/1 .event posedge, v0x227a0b0_0;
E_0x2247040 .event/or E_0x2247040/0, E_0x2247040/1;
E_0x2247290 .event negedge, v0x227a0b0_0;
E_0x22319f0 .event posedge, v0x227a0b0_0;
S_0x22799e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x22793e0;
 .timescale -12 -12;
v0x2279be0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2279cc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x22793e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x227a440 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x224c280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x227dab0 .functor AND 1, v0x2279ea0_0, v0x2279f40_0, C4<1>, C4<1>;
L_0x227db20 .functor NOT 1, v0x2279fe0_0, C4<0>, C4<0>, C4<0>;
L_0x227dbb0 .functor AND 1, L_0x227dab0, L_0x227db20, C4<1>, C4<1>;
L_0x227dcc0 .functor AND 1, L_0x227dbb0, v0x227a150_0, C4<1>, C4<1>;
L_0x227ddb0 .functor NOT 1, v0x2279f40_0, C4<0>, C4<0>, C4<0>;
L_0x227de20 .functor AND 1, v0x2279ea0_0, L_0x227ddb0, C4<1>, C4<1>;
L_0x227df20 .functor NOT 1, v0x2279fe0_0, C4<0>, C4<0>, C4<0>;
L_0x227e0a0 .functor AND 1, L_0x227de20, L_0x227df20, C4<1>, C4<1>;
L_0x227e200 .functor AND 1, L_0x227e0a0, v0x227a150_0, C4<1>, C4<1>;
L_0x227e3d0 .functor OR 1, L_0x227dcc0, L_0x227e200, C4<0>, C4<0>;
L_0x227e540 .functor NOT 1, v0x2279ea0_0, C4<0>, C4<0>, C4<0>;
L_0x227e6c0 .functor AND 1, L_0x227e540, v0x2279f40_0, C4<1>, C4<1>;
L_0x227e8b0 .functor AND 1, L_0x227e6c0, v0x2279fe0_0, C4<1>, C4<1>;
L_0x227e970 .functor AND 1, L_0x227e8b0, v0x227a150_0, C4<1>, C4<1>;
L_0x227e840 .functor OR 1, L_0x227e3d0, L_0x227e970, C4<0>, C4<0>;
L_0x227eb50 .functor AND 1, v0x2279ea0_0, v0x2279f40_0, C4<1>, C4<1>;
L_0x227ec50 .functor AND 1, L_0x227eb50, v0x2279fe0_0, C4<1>, C4<1>;
L_0x227ed10 .functor NOT 1, v0x227a150_0, C4<0>, C4<0>, C4<0>;
L_0x227ee20 .functor AND 1, L_0x227ec50, L_0x227ed10, C4<1>, C4<1>;
L_0x227ef30 .functor OR 1, L_0x227e840, L_0x227ee20, C4<0>, C4<0>;
v0x227a730_0 .net *"_ivl_0", 0 0, L_0x227dab0;  1 drivers
v0x227a810_0 .net *"_ivl_10", 0 0, L_0x227de20;  1 drivers
v0x227a8f0_0 .net *"_ivl_12", 0 0, L_0x227df20;  1 drivers
v0x227a9e0_0 .net *"_ivl_14", 0 0, L_0x227e0a0;  1 drivers
v0x227aac0_0 .net *"_ivl_16", 0 0, L_0x227e200;  1 drivers
v0x227abf0_0 .net *"_ivl_18", 0 0, L_0x227e3d0;  1 drivers
v0x227acd0_0 .net *"_ivl_2", 0 0, L_0x227db20;  1 drivers
v0x227adb0_0 .net *"_ivl_20", 0 0, L_0x227e540;  1 drivers
v0x227ae90_0 .net *"_ivl_22", 0 0, L_0x227e6c0;  1 drivers
v0x227af70_0 .net *"_ivl_24", 0 0, L_0x227e8b0;  1 drivers
v0x227b050_0 .net *"_ivl_26", 0 0, L_0x227e970;  1 drivers
v0x227b130_0 .net *"_ivl_28", 0 0, L_0x227e840;  1 drivers
v0x227b210_0 .net *"_ivl_30", 0 0, L_0x227eb50;  1 drivers
v0x227b2f0_0 .net *"_ivl_32", 0 0, L_0x227ec50;  1 drivers
v0x227b3d0_0 .net *"_ivl_34", 0 0, L_0x227ed10;  1 drivers
v0x227b4b0_0 .net *"_ivl_36", 0 0, L_0x227ee20;  1 drivers
v0x227b590_0 .net *"_ivl_4", 0 0, L_0x227dbb0;  1 drivers
v0x227b780_0 .net *"_ivl_6", 0 0, L_0x227dcc0;  1 drivers
v0x227b860_0 .net *"_ivl_8", 0 0, L_0x227ddb0;  1 drivers
v0x227b940_0 .net "a", 0 0, v0x2279ea0_0;  alias, 1 drivers
v0x227b9e0_0 .net "b", 0 0, v0x2279f40_0;  alias, 1 drivers
v0x227bad0_0 .net "c", 0 0, v0x2279fe0_0;  alias, 1 drivers
v0x227bbc0_0 .net "d", 0 0, v0x227a150_0;  alias, 1 drivers
v0x227bcb0_0 .net "out", 0 0, L_0x227ef30;  alias, 1 drivers
S_0x227be10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x224c280;
 .timescale -12 -12;
E_0x2246de0 .event anyedge, v0x227cac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x227cac0_0;
    %nor/r;
    %assign/vec4 v0x227cac0_0, 0;
    %wait E_0x2246de0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x22793e0;
T_3 ;
    %fork t_1, S_0x2279680;
    %jmp t_0;
    .scope S_0x2279680;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x22798e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x227a150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2279fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2279f40_0, 0;
    %assign/vec4 v0x2279ea0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22319f0;
    %load/vec4 v0x22798e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x22798e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x227a150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2279fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2279f40_0, 0;
    %assign/vec4 v0x2279ea0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2247290;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2279cc0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2247040;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2279ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2279f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2279fe0_0, 0;
    %assign/vec4 v0x227a150_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x22793e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x224c280;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x227c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x227cac0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x224c280;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x227c7a0_0;
    %inv;
    %store/vec4 v0x227c7a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x224c280;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x227a0b0_0, v0x227cc20_0, v0x227c5c0_0, v0x227c660_0, v0x227c700_0, v0x227c840_0, v0x227c980_0, v0x227c8e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x224c280;
T_7 ;
    %load/vec4 v0x227ca20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x227ca20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x227ca20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x227ca20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x227ca20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x227ca20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x227ca20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x224c280;
T_8 ;
    %wait E_0x2247040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x227ca20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x227ca20_0, 4, 32;
    %load/vec4 v0x227cb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x227ca20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x227ca20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x227ca20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x227ca20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x227c980_0;
    %load/vec4 v0x227c980_0;
    %load/vec4 v0x227c8e0_0;
    %xor;
    %load/vec4 v0x227c980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x227ca20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x227ca20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x227ca20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x227ca20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/kmap2/iter0/response0/top_module.sv";
