Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/ECE/Documents/freq_counter/freq_counter/frequency_counter_testbench_isim_beh.exe" -prj "C:/Users/ECE/Documents/freq_counter/freq_counter/frequency_counter_testbench_beh.prj" "work.frequency_counter_testbench" 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ECE/Documents/freq_counter/freq_counter/frequency_counter.vhd" into library work
WARNING:HDLCompiler:1369 - "C:/Users/ECE/Documents/freq_counter/freq_counter/frequency_counter.vhd" Line 62: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "C:/Users/ECE/Documents/freq_counter/freq_counter/frequency_counter_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity frequency_counter [\frequency_counter(32,256)\]
Compiling architecture behavior of entity frequency_counter_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/ECE/Documents/freq_counter/freq_counter/frequency_counter_testbench_isim_beh.exe
Fuse Memory Usage: 36020 KB
Fuse CPU Usage: 530 ms
