
*** Running vivado
    with args -log AES256_enc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES256_enc.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source AES256_enc.tcl -notrace
Command: synth_design -top AES256_enc -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8152
WARNING: [Synth 8-6901] identifier 'addr_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:13]
WARNING: [Synth 8-6901] identifier 'data_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:15]
WARNING: [Synth 8-1102] /* in comment [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:44]
WARNING: [Synth 8-6901] identifier 'addr_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:13]
WARNING: [Synth 8-6901] identifier 'data_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:15]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2610.566 ; gain = 0.000 ; free physical = 500 ; free virtual = 4707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES256_enc' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc.sv:36]
INFO: [Synth 8-251] FINISHED [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc.sv:167]
INFO: [Synth 8-6157] synthesizing module 'mod_demuxInit' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:5]
WARNING: [Synth 8-567] referenced signal 'addr' should be on the sensitivity list [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'mod_demuxInit' (1#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mod_fifo1' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_fifo1.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mod_fifo1' (2#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_fifo1.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_rom256' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:7]
INFO: [Synth 8-3876] $readmem data file '/home/adrian/Desktop/AES256-HW-Accelerator/rijndaelTables/rijndaelSboxTable.txt' is read successfully [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_rom256' (3#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mod_reg4_1to4' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:7]
WARNING: [Synth 8-567] referenced signal 'wr_en' should be on the sensitivity list [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'mod_reg4_1to4' (4#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_shifter' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_shifter' (5#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:8]
INFO: [Synth 8-6157] synthesizing module 'mod_reg16_4to16' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:7]
WARNING: [Synth 8-567] referenced signal 'i' should be on the sensitivity list [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'mod_reg16_4to16' (6#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_mixColumns' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_mixColumns' (7#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod_reg16' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'mod_reg16' (8#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv:8]
INFO: [Synth 8-6157] synthesizing module 'mod_mux_2to1' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mod_mux_2to1' (9#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_addRoundKey' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_addRoundKey' (10#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mod_romKey' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:7]
INFO: [Synth 8-3876] $readmem data file '/home/adrian/Desktop/AES256-HW-Accelerator/rijndaelTables/key.txt' is read successfully [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'mod_romKey' (11#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mod_reg16_16to1' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'mod_reg16_16to1' (12#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'AES256_enc' (13#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc.sv:36]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.566 ; gain = 0.000 ; free physical = 227 ; free virtual = 3844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.566 ; gain = 0.000 ; free physical = 975 ; free virtual = 4596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2618.496 ; gain = 7.930 ; free physical = 974 ; free virtual = 4596
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-327] inferring latch for variable 'auxFlags_reg' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:34]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[15]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[14]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[13]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[12]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[11]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[10]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[9]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[8]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[7]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[6]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[5]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[4]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[3]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[2]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[1]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[0]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'reg_full_reg' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:70]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[3]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:72]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[2]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:72]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[1]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:72]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[0]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:72]
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:72]
WARNING: [Synth 8-327] inferring latch for variable 'reg_full_reg' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:70]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[15]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[14]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[13]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[12]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[11]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[10]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[9]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[8]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[7]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[6]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[5]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[4]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[3]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[2]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[1]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg[0]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2618.496 ; gain = 7.930 ; free physical = 941 ; free virtual = 4592
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 36    
	   3 Input      8 Bit         XORs := 10    
	   5 Input      8 Bit         XORs := 6     
	   4 Input      8 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 108   
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	  16 Input  128 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 33    
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/reg_full_reg__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:30]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:30]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:30]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[3][7]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[3][6]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[3][5]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[3][4]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[3][3]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[3][2]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[3][1]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[3][0]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[2][7]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[2][6]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[2][5]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[2][4]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[2][3]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[2][2]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[2][1]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[2][0]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[1][7]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[1][6]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[1][5]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[1][4]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[1][3]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[1][2]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[1][1]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[1][0]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[0][7]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[0][6]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[0][5]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[0][4]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[0][3]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[0][2]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[0][1]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/aux_reg[0][0]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/counter_reg[1]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:29]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg4_1/counter_reg[0]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:29]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/reg_full_reg__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:30]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:30]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:30]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[15][7]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[15][6]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[15][5]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[15][4]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[15][3]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[15][2]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[15][1]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[15][0]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[14][7]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[14][6]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[14][5]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[14][4]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[14][3]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'reg16_1/aux_reg[14][2]__0/Q' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:34]
INFO: [Common 17-14] Message 'Synth 8-6858' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2618.496 ; gain = 7.930 ; free physical = 735 ; free virtual = 4412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|AES256_enc  | fifo/outp_reg | 256x8         | Block RAM      | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2618.496 ; gain = 7.930 ; free physical = 732 ; free virtual = 4409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2618.496 ; gain = 7.930 ; free physical = 730 ; free virtual = 4408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2618.496 ; gain = 7.930 ; free physical = 731 ; free virtual = 4410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2618.496 ; gain = 7.930 ; free physical = 731 ; free virtual = 4410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2618.496 ; gain = 7.930 ; free physical = 731 ; free virtual = 4410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2618.496 ; gain = 7.930 ; free physical = 731 ; free virtual = 4410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2618.496 ; gain = 7.930 ; free physical = 731 ; free virtual = 4410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2618.496 ; gain = 7.930 ; free physical = 731 ; free virtual = 4410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     3|
|3     |LUT2 |     2|
|4     |LUT3 |   129|
|5     |LUT4 |   127|
|6     |LUT6 |     5|
|7     |FDRE |   386|
|8     |FDSE |     4|
|9     |LD   |   130|
|10    |IBUF |   131|
|11    |OBUF |   129|
+------+-----+------+

Report Instance Areas: 
+------+----------+--------------------+------+
|      |Instance  |Module              |Cells |
+------+----------+--------------------+------+
|1     |top       |                    |  1048|
|2     |  addRK   |mod_enc_addRoundKey |   128|
|3     |  demux   |mod_demuxInit       |   261|
|4     |  rom_key |mod_romKey          |   260|
+------+----------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2618.496 ; gain = 7.930 ; free physical = 731 ; free virtual = 4410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 515 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2618.496 ; gain = 7.930 ; free physical = 734 ; free virtual = 4413
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2618.504 ; gain = 7.930 ; free physical = 734 ; free virtual = 4413
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.504 ; gain = 0.000 ; free physical = 813 ; free virtual = 4499
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2650.512 ; gain = 0.000 ; free physical = 724 ; free virtual = 4426
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  LD => LDCE: 128 instances
  LD => LDCE (inverted pins: G): 2 instances

Synth Design complete, checksum: 1471c3a6
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 49 Warnings, 200 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2650.512 ; gain = 40.020 ; free physical = 875 ; free virtual = 4578
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_enc/AES256_enc.runs/synth_1/AES256_enc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES256_enc_utilization_synth.rpt -pb AES256_enc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 13 16:45:12 2021...
