Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 12:26:17 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   284 |
|    Minimum number of control sets                        |   284 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   284 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   256 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             220 |           91 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1020 |          180 |
| Yes          | No                    | No                     |            7592 |         1232 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------+-----------------------------------+------------------+----------------+
| Clock Signal |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  clk         | fsm16/fsm16_write_en              |                                   |                1 |              2 |
|  clk         | fsm9/out[1]_i_1__25_n_0           |                                   |                1 |              2 |
|  clk         | fsm8/fsm8_write_en                |                                   |                1 |              2 |
|  clk         | fsm7/out[1]_i_1__24_n_0           |                                   |                1 |              2 |
|  clk         | fsm2/out[1]_i_1__21_n_0           |                                   |                1 |              2 |
|  clk         | fsm19/fsm19_write_en              |                                   |                1 |              2 |
|  clk         | fsm18/fsm18_write_en              |                                   |                1 |              2 |
|  clk         | fsm14/out[1]_i_1__26_n_0          |                                   |                1 |              2 |
|  clk         | fsm6/fsm6_write_en                |                                   |                1 |              2 |
|  clk         | fsm0/out[1]_i_1__10_n_0           |                                   |                1 |              2 |
|  clk         | fsm10/fsm10_write_en              |                                   |                1 |              2 |
|  clk         | fsm13/out[1]_i_1__28_n_0          |                                   |                1 |              2 |
|  clk         | fsm5/out[1]_i_1__18_n_0           |                                   |                1 |              2 |
|  clk         | fsm11/out[1]_i_1__29_n_0          |                                   |                1 |              2 |
|  clk         | fsm3/out[1]_i_1__20_n_0           |                                   |                1 |              2 |
|  clk         | fsm12/out[1]_i_1__30_n_0          |                                   |                1 |              2 |
|  clk         | fsm1/out[1]_i_1__34_n_0           |                                   |                2 |              2 |
|  clk         | fsm4/out[1]_i_1__19_n_0           |                                   |                1 |              2 |
|  clk         | fsm15/fsm15_write_en              |                                   |                1 |              3 |
|  clk         | fsm20/fsm20_write_en              |                                   |                1 |              3 |
|  clk         | fsm17/fsm17_write_en              |                                   |                2 |              3 |
|  clk         | fsm/fsm_write_en                  |                                   |                2 |              3 |
|  clk         | fsm17/out_reg[1]_1[0]             |                                   |                1 |              4 |
|  clk         | fsm17/E[0]                        |                                   |                2 |              4 |
|  clk         | fsm19/E[0]                        |                                   |                2 |              4 |
|  clk         | fsm19/out_reg[1]_1[0]             |                                   |                1 |              4 |
|  clk         | cond_computed15/E[0]              |                                   |                1 |              4 |
|  clk         | fsm20/E[0]                        |                                   |                2 |              4 |
|  clk         | A_read0_1_1_10/out_reg[0]_12      |                                   |               18 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_7       |                                   |               18 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_8       |                                   |               18 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_2       |                                   |               17 |             32 |
|  clk         | i0/out_reg[2]_15                  |                                   |               19 |             32 |
|  clk         | i0/mem                            |                                   |               19 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_9       |                                   |               19 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_8       |                                   |               17 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_7       |                                   |               22 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_6       |                                   |               23 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_5       |                                   |               19 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_4       |                                   |               19 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_3       |                                   |               16 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_9       |                                   |               20 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_15      |                                   |               20 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_14      |                                   |               15 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_13      |                                   |               19 |             32 |
|  clk         | i0/mem_0                          |                                   |               19 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_11      |                                   |               21 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_10      |                                   |               20 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_1       |                                   |               15 |             32 |
|  clk         | A_read0_1_1_10/out_reg[0]_0       |                                   |               20 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_11      |                                   |               22 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_5       |                                   |               22 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_4       |                                   |               19 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_3       |                                   |               19 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_2       |                                   |               20 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_15      |                                   |               17 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_14      |                                   |               17 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_13      |                                   |               25 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_12      |                                   |               19 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_6       |                                   |               25 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_10      |                                   |               20 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_1       |                                   |               19 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_0       |                                   |               18 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_9       |                                   |               24 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_8       |                                   |               21 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_7       |                                   |               21 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_6       |                                   |               22 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_6       |                                   |               19 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_7       |                                   |               18 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_8       |                                   |               20 |             32 |
|  clk         | A_read0_0_0_10/out_reg[0]_9       |                                   |               19 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_0       |                                   |               23 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_1       |                                   |               18 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_10      |                                   |               20 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_11      |                                   |               17 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_12      |                                   |               18 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_13      |                                   |               17 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_14      |                                   |               17 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_15      |                                   |               19 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_2       |                                   |               17 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_3       |                                   |               17 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_4       |                                   |               19 |             32 |
|  clk         | A_read0_1_1_00/out_reg[0]_5       |                                   |               19 |             32 |
|  clk         | i2/out_reg[2]_9                   |                                   |               20 |             32 |
|  clk         | cond_computed/out_reg[1]          |                                   |               18 |             32 |
|  clk         | i2/out_reg[0]_9[0]                |                                   |               15 |             32 |
|  clk         | i2/out_reg[0]_16[0]               |                                   |               17 |             32 |
|  clk         | i2/out_reg[0]_15[0]               |                                   |               20 |             32 |
|  clk         | i2/out_reg[0]_14[0]               |                                   |               17 |             32 |
|  clk         | i2/out_reg[0]_13[0]               |                                   |               17 |             32 |
|  clk         | i2/out_reg[0]_12[0]               |                                   |               16 |             32 |
|  clk         | i2/out_reg[0]_11[0]               |                                   |               16 |             32 |
|  clk         | i2/out_reg[0]_10[0]               |                                   |               15 |             32 |
|  clk         | cond_computed/out_reg[1]_0        |                                   |               22 |             32 |
|  clk         | i2/out_reg[2]_8                   |                                   |               19 |             32 |
|  clk         | i2/out_reg[2]_7                   |                                   |               19 |             32 |
|  clk         | i2/out_reg[2]_6                   |                                   |               17 |             32 |
|  clk         | i2/out_reg[2]_5                   |                                   |               17 |             32 |
|  clk         | i2/out_reg[2]_4                   |                                   |               17 |             32 |
|  clk         | i2/out_reg[2]_3                   |                                   |               20 |             32 |
|  clk         | i2/out_reg[2]_2                   |                                   |               17 |             32 |
|  clk         | i2/out_reg[2]_15                  |                                   |               19 |             32 |
|  clk         | cond_computed/out_reg[1]_4        |                                   |               18 |             32 |
|  clk         | cond_stored19/E[0]                |                                   |               12 |             32 |
|  clk         | par_done_reg14/beta__0_write_en   |                                   |                6 |             32 |
|  clk         | par_done_reg13/alpha__0_write_en  |                                   |                7 |             32 |
|  clk         | cond_computed/out_reg[1]_9        |                                   |               21 |             32 |
|  clk         | cond_computed/out_reg[1]_8        |                                   |               19 |             32 |
|  clk         | cond_computed/out_reg[1]_7        |                                   |               19 |             32 |
|  clk         | cond_computed/out_reg[1]_6        |                                   |               19 |             32 |
|  clk         | cond_computed/out_reg[1]_5        |                                   |               22 |             32 |
|  clk         | i2/out_reg[2]_14                  |                                   |               20 |             32 |
|  clk         | cond_computed/out_reg[1]_3        |                                   |               19 |             32 |
|  clk         | cond_computed/out_reg[1]_2        |                                   |               23 |             32 |
|  clk         | cond_computed/out_reg[1]_14       |                                   |               19 |             32 |
|  clk         | cond_computed/out_reg[1]_13       |                                   |               21 |             32 |
|  clk         | cond_computed/out_reg[1]_12       |                                   |               21 |             32 |
|  clk         | cond_computed/out_reg[1]_11       |                                   |               19 |             32 |
|  clk         | cond_computed/out_reg[1]_10       |                                   |               21 |             32 |
|  clk         | cond_computed/out_reg[1]_1        |                                   |               19 |             32 |
|  clk         | i0/out_reg[2]_5                   |                                   |               16 |             32 |
|  clk         | i0/out_reg[0]_5[0]                |                                   |               20 |             32 |
|  clk         | i0/out_reg[0]_4[0]                |                                   |               16 |             32 |
|  clk         | i0/out_reg[0]_11[0]               |                                   |               18 |             32 |
|  clk         | i0/out_reg[0]_10[0]               |                                   |               15 |             32 |
|  clk         | i0/out_reg[2]_9                   |                                   |               18 |             32 |
|  clk         | i0/out_reg[2]_8                   |                                   |               16 |             32 |
|  clk         | i0/out_reg[2]_7                   |                                   |               21 |             32 |
|  clk         | i0/out_reg[2]_6                   |                                   |               15 |             32 |
|  clk         | i0/out_reg[0]_6[0]                |                                   |               20 |             32 |
|  clk         | i0/out_reg[2]_4                   |                                   |               20 |             32 |
|  clk         | i0/out_reg[2]_17                  |                                   |               21 |             32 |
|  clk         | i0/out_reg[2]_16                  |                                   |               20 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_8       |                                   |               23 |             32 |
|  clk         | i0/out_reg[2]_14                  |                                   |               20 |             32 |
|  clk         | i0/out_reg[2]_13                  |                                   |               19 |             32 |
|  clk         | i0/out_reg[2]_12                  |                                   |               18 |             32 |
|  clk         | i0/out_reg[2]_11                  |                                   |               18 |             32 |
|  clk         | i0/out_reg[3]_20[0]               |                                   |               12 |             32 |
|  clk         | i2/out_reg[2]_13                  |                                   |               19 |             32 |
|  clk         | i2/out_reg[2]_12                  |                                   |               18 |             32 |
|  clk         | i2/out_reg[2]_11                  |                                   |               19 |             32 |
|  clk         | i2/out_reg[2]_10                  |                                   |               19 |             32 |
|  clk         | i2/out_reg[2]_1                   |                                   |               17 |             32 |
|  clk         | i2/out_reg[2]_0                   |                                   |               18 |             32 |
|  clk         | i0/out_reg[3]_22[0]               |                                   |               18 |             32 |
|  clk         | i0/out_reg[3]_21[0]               |                                   |               13 |             32 |
|  clk         | i0/out_reg[2]_10                  |                                   |               21 |             32 |
|  clk         | i0/out_reg[3]_19[0]               |                                   |               19 |             32 |
|  clk         | i0/out_reg[3]_18[0]               |                                   |               16 |             32 |
|  clk         | i0/out_reg[3]_17[0]               |                                   |               13 |             32 |
|  clk         | i0/out_reg[3]_16[0]               |                                   |               16 |             32 |
|  clk         | i0/out_reg[3]_15[0]               |                                   |               19 |             32 |
|  clk         | i0/out_reg[0]_9[0]                |                                   |               21 |             32 |
|  clk         | i0/out_reg[0]_8[0]                |                                   |               16 |             32 |
|  clk         | i0/out_reg[0]_7[0]                |                                   |               14 |             32 |
|  clk         | fsm15/out_reg[3]_11[0]            |                                   |               15 |             32 |
|  clk         | fsm15/B_read0_0_0_00_write_en     |                                   |               32 |             32 |
|  clk         | fsm15/B_read0_0_0_10_write_en     |                                   |                7 |             32 |
|  clk         | fsm15/B_read0_0_1_00_write_en     |                                   |               32 |             32 |
|  clk         | fsm15/B_read0_0_1_10_write_en     |                                   |                8 |             32 |
|  clk         | fsm15/B_read0_1_0_00_write_en     |                                   |                7 |             32 |
|  clk         | fsm15/B_read0_1_0_10_write_en     |                                   |                8 |             32 |
|  clk         | fsm15/B_read0_1_1_00_write_en     |                                   |                8 |             32 |
|  clk         | fsm15/B_read0_1_1_10_write_en     |                                   |                9 |             32 |
|  clk         | fsm15/E[0]                        |                                   |               12 |             32 |
|  clk         | fsm15/out_reg[3][0]               |                                   |               16 |             32 |
|  clk         | fsm15/out_reg[3]_0[0]             |                                   |               15 |             32 |
|  clk         | fsm15/out_reg[3]_1[0]             |                                   |               16 |             32 |
|  clk         | fsm15/out_reg[3]_10[0]            |                                   |               22 |             32 |
|  clk         | fsm15/A_read0_1_1_10_write_en     |                                   |               13 |             32 |
|  clk         | fsm15/out_reg[3]_12[0]            |                                   |               19 |             32 |
|  clk         | fsm15/out_reg[3]_13[0]            |                                   |               16 |             32 |
|  clk         | fsm15/out_reg[3]_14[0]            |                                   |               19 |             32 |
|  clk         | fsm15/out_reg[3]_15[0]            |                                   |               17 |             32 |
|  clk         | fsm15/out_reg[3]_16[0]            |                                   |               15 |             32 |
|  clk         | fsm15/out_reg[3]_17[0]            |                                   |               16 |             32 |
|  clk         | fsm15/out_reg[3]_18[0]            |                                   |               18 |             32 |
|  clk         | fsm15/out_reg[3]_19[0]            |                                   |               20 |             32 |
|  clk         | fsm15/out_reg[3]_2[0]             |                                   |               18 |             32 |
|  clk         | fsm15/out_reg[3]_20[0]            |                                   |               16 |             32 |
|  clk         | fsm15/out_reg[3]_21[0]            |                                   |               15 |             32 |
|  clk         | fsm15/out_reg[3]_22[0]            |                                   |               17 |             32 |
|  clk         | mult_pipe15/bin_read15_0_write_en |                                   |                9 |             32 |
|  clk         | mult_pipe17/bin_read17_0_write_en |                                   |               10 |             32 |
|  clk         | mult_pipe18/bin_read18_0_write_en |                                   |               10 |             32 |
|  clk         | mult_pipe19/bin_read19_0_write_en |                                   |                9 |             32 |
|  clk         | mult_pipe2/E[0]                   |                                   |               11 |             32 |
|  clk         | mult_pipe3/E[0]                   |                                   |                9 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en   |                                   |                7 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en   |                                   |               10 |             32 |
|  clk         | mult_pipe0/E[0]                   |                                   |               15 |             32 |
|  clk         | mult_pipe1/E[0]                   |                                   |                8 |             32 |
|  clk         | mult_pipe10/E[0]                  |                                   |               10 |             32 |
|  clk         | mult_pipe11/bin_read11_0_write_en |                                   |                8 |             32 |
|  clk         | mult_pipe12/E[0]                  |                                   |               10 |             32 |
|  clk         | mult_pipe13/bin_read13_0_write_en |                                   |                7 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_4       |                                   |               19 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en   |                                   |                5 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en   |                                   |                6 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en   |                                   |                6 |             32 |
|  clk         | mult_pipe9/bin_read9_0_write_en   |                                   |                8 |             32 |
|  clk         | fsm10/v_1_1_00_write_en           |                                   |                8 |             32 |
|  clk         | fsm11/v_0_0_10_write_en           |                                   |                9 |             32 |
|  clk         | fsm12/v_1_0_10_write_en           |                                   |                9 |             32 |
|  clk         | fsm13/v_0_1_10_write_en           |                                   |               10 |             32 |
|  clk         | fsm14/v_1_1_10_write_en           |                                   |                7 |             32 |
|  clk         | fsm15/A_read0_1_0_00_write_en     |                                   |               32 |             32 |
|  clk         | fsm15/A_read0_1_0_10_write_en     |                                   |               32 |             32 |
|  clk         | fsm15/A_read0_1_1_00_write_en     |                                   |               10 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_7       |                                   |               19 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_0       |                                   |               21 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_1       |                                   |               20 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_10      |                                   |               21 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_11      |                                   |               22 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_12      |                                   |               21 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_13      |                                   |               20 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_14      |                                   |               18 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_15      |                                   |               21 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_2       |                                   |               19 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_3       |                                   |               20 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_4       |                                   |               19 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_5       |                                   |               19 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_6       |                                   |               21 |             32 |
|  clk         | fsm15/out_reg[3]_24[0]            |                                   |               17 |             32 |
|  clk         | B_read0_1_0_00/out_reg[1]_9       |                                   |               19 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_0       |                                   |               20 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_1       |                                   |               23 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_10      |                                   |               25 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_11      |                                   |               18 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_12      |                                   |               22 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_13      |                                   |               23 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_14      |                                   |               20 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_15      |                                   |               20 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_2       |                                   |               24 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_3       |                                   |               23 |             32 |
|  clk         | B_read0_1_1_00/out_reg[1]_5       |                                   |               23 |             32 |
|  clk         | fsm8/v_1_0_00_write_en            |                                   |                6 |             32 |
|  clk         | fsm15/out_reg[3]_23[0]            |                                   |               19 |             32 |
|  clk         | fsm15/out_reg[3]_25[0]            |                                   |               18 |             32 |
|  clk         | fsm15/out_reg[3]_26[0]            |                                   |               20 |             32 |
|  clk         | fsm15/out_reg[3]_27[0]            |                                   |               17 |             32 |
|  clk         | fsm15/out_reg[3]_28[0]            |                                   |               14 |             32 |
|  clk         | fsm15/out_reg[3]_29[0]            |                                   |               17 |             32 |
|  clk         | fsm15/out_reg[3]_3[0]             |                                   |               14 |             32 |
|  clk         | fsm15/out_reg[3]_4[0]             |                                   |               19 |             32 |
|  clk         | fsm15/out_reg[3]_5[0]             |                                   |               16 |             32 |
|  clk         | fsm15/out_reg[3]_6[0]             |                                   |               20 |             32 |
|  clk         | fsm15/out_reg[3]_7[0]             |                                   |               19 |             32 |
|  clk         | fsm15/out_reg[3]_8[0]             |                                   |               14 |             32 |
|  clk         | fsm2/E[0]                         |                                   |               15 |             32 |
|  clk         | fsm2/out_reg[3][0]                |                                   |               20 |             32 |
|  clk         | fsm2/out_reg[3]_0[0]              |                                   |               18 |             32 |
|  clk         | fsm2/out_reg[3]_3[0]              |                                   |               19 |             32 |
|  clk         | fsm2/out_reg[3]_1[0]              |                                   |               19 |             32 |
|  clk         | fsm2/out_reg[3]_2[0]              |                                   |               16 |             32 |
|  clk         | fsm2/out_reg[3]_4[0]              |                                   |               22 |             32 |
|  clk         | fsm2/out_reg[3]_5[0]              |                                   |               20 |             32 |
|  clk         | fsm6/E[0]                         |                                   |               10 |             32 |
|  clk         | fsm6/done_reg_0[0]                |                                   |                8 |             32 |
|  clk         | fsm7/v_0_0_00_write_en            |                                   |                9 |             32 |
|  clk         | fsm9/v_0_1_00_write_en            |                                   |                8 |             32 |
|  clk         | fsm15/out_reg[3]_9[0]             |                                   |               17 |             32 |
|  clk         |                                   | mult_pipe3/p_0_in                 |                9 |             51 |
|  clk         |                                   | mult_pipe1/out_tmp_reg_i_1__5_n_0 |                9 |             51 |
|  clk         |                                   | mult_pipe4/p_0_in                 |               10 |             51 |
|  clk         |                                   | mult_pipe5/p_0_in                 |               10 |             51 |
|  clk         |                                   | mult_pipe0/out_tmp_reg_i_1__6_n_0 |                8 |             51 |
|  clk         |                                   | mult_pipe6/p_0_in                 |                9 |             51 |
|  clk         |                                   | mult_pipe2/out_tmp_reg_i_1__4_n_0 |                9 |             51 |
|  clk         |                                   | mult_pipe19/p_0_in                |               12 |             51 |
|  clk         |                                   | mult_pipe18/p_0_in                |               11 |             51 |
|  clk         |                                   | mult_pipe17/p_0_in                |                8 |             51 |
|  clk         |                                   | mult_pipe16/p_0_in                |                9 |             51 |
|  clk         |                                   | mult_pipe10/p_0_in                |                8 |             51 |
|  clk         |                                   | mult_pipe11/p_0_in                |               12 |             51 |
|  clk         |                                   | mult_pipe12/p_0_in                |                8 |             51 |
|  clk         |                                   | mult_pipe13/p_0_in                |               10 |             51 |
|  clk         |                                   | mult_pipe14/p_0_in                |                8 |             51 |
|  clk         |                                   | mult_pipe15/p_0_in                |                9 |             51 |
|  clk         |                                   | mult_pipe7/p_0_in                 |                9 |             51 |
|  clk         |                                   | mult_pipe8/p_0_in                 |                7 |             51 |
|  clk         |                                   | mult_pipe9/p_0_in                 |                8 |             51 |
|  clk         |                                   |                                   |               91 |            220 |
+--------------+-----------------------------------+-----------------------------------+------------------+----------------+


