# format of a line in this file:
# <compressed opcode> <decompressed opcode> [<constraint name> ...]
#
# <constraint> is on of imm_6, imm_7, imm_8, imm_9, imm_10, imm_12, imm_18,
# imm_not_zero, imm_scale_2, imm_scale_4, imm_scale_8, rd_comp, rs1_comp,
# rs2_comp, rs1_eq_sp, rd_eq_zero, rs1_eq_zero, rs2_eq_zero, rd_not_zero,
# rs2_not_zero, rd_eq_rs1, rd_eq_ra, rd_not_sp, rd_eq_sp

c.addi4spn   addi   imm_10 imm_scale_4 rd_comp rs1_eq_sp
c.fld        fld    imm_8 imm_scale_8 rd_comp rs1_comp
c.lw         lw     imm_7 imm_scale_4 rd_comp rs1_comp
c.flw        flw    imm_7 imm_scale_4 rd_comp rs1_comp
c.fsd        fsd    imm_8 imm_scale_8 rs1_comp rs2_comp
c.sw         sw     imm_7 imm_scale_4 rs1_comp rs2_comp
c.fsw        fsw    imm_7 imm_scale_4 rs1_comp rs2_comp
c.nop        addi   rd_eq_zero rs1_eq_zero rs2_eq_zero
c.addi       addi   imm_6 rd_not_zero rd_eq_rs1
c.jal        jal    imm_12 imm_scale_2 rd_eq_ra
c.li         addi   imm_6 rd_not_zero rs1_eq_zero
c.lui        lui    imm_18 imm_not_zero rd_not_zero rd_not_sp
c.addi16sp   addi   imm_10 imm_scale_4 rd_eq_sp rs1_eq_sp
c.srli       srli   imm_not_zero rd_eq_rs1 rd_comp rs1_comp
c.srai       srai   imm_not_zero rd_eq_rs1 rd_comp rs1_comp
c.andi       andi   imm_not_zero rd_eq_rs1 rd_comp rs1_comp
c.sub        sub    rd_eq_rs1 rd_comp rs1_comp rs2_comp
c.xor        xor    rd_eq_rs1 rd_comp rs1_comp rs2_comp
c.or         or     rd_eq_rs1 rd_comp rs1_comp rs2_comp
c.and        and    rd_eq_rs1 rd_comp rs1_comp rs2_comp
c.subw       subw   rd_eq_rs1 rd_comp rs1_comp rs2_comp
c.addw       addw   rd_eq_rs1 rd_comp rs1_comp rs2_comp
c.j          jal    imm_12 imm_scale_2 rd_eq_zero
c.beqz       beq    imm_9 imm_scale_2 rs1_comp rs2_eq_zero
c.bnez       bne    imm_9 imm_scale_2 rs1_comp rs2_eq_zero
c.slli       slli   imm_not_zero rd_not_zero rd_eq_rs1
c.fldsp      fld    imm_9 imm_scale_8 rs1_eq_sp
c.lwsp       lw     imm_8 imm_scale_4 rs1_eq_sp
c.flwsp      flw    imm_8 imm_scale_4 rs1_eq_sp
c.jr         jalr   rd_eq_zero rs2_eq_zero
c.mv         add    rs1_eq_zero rd_not_zero rs2_not_zero
c.ebreak     sbreak
c.jalr       jalr   rd_eq_ra rs2_eq_zero
c.add        add    rd_eq_rs1 rd_not_zero rs2_not_zero
c.fsdsp      fsd    imm_9 imm_scale_8 rs1_eq_sp
c.swsp       sw     imm_8 imm_scale_4 rs1_eq_sp
c.fswsp      fsw    imm_8 imm_scale_4 rs1_eq_sp
c.ld         ld     imm_8 imm_scale_8 rd_comp rs1_comp
c.sd         sd     imm_8 imm_scale_8 rs1_comp rs2_comp
c.addiw      addiw  imm_6 rd_not_zero rd_eq_rs1
c.ldsp       ld     imm_9 imm_scale_8 rs1_eq_sp
c.sdsp       sd     imm_9 imm_scale_8 rs1_eq_sp