WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 33 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 10000004 cycles: 8430341 heartbeat IPC: 1.186 cumulative IPC: 0.6964 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 22745094 heartbeat IPC: 0.6986 cumulative IPC: 0.6978 (Simulation time: 00 hr 08 min 49 sec)
Simulation finished CPU 0 instructions: 20000002 cycles: 28420182 cumulative IPC: 0.7037 (Simulation time: 00 hr 11 min 30 sec)
Simulation complete CPU 0 instructions: 20000002 cycles: 28420182 cumulative IPC: 0.7037 (Simulation time: 00 hr 11 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/603.bwaves_s-2931B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7037 instructions: 20000002 cycles: 28420182
CPU 0 Branch Prediction Accuracy: 80.62% MPKI: 1.636 Average ROB Occupancy at Mispredict: 334.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.64
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     419597 HIT:     146266 MISS:     273331
LLC LOAD         ACCESS:     181227 HIT:      27102 MISS:     154125
LLC RFO          ACCESS:     119077 HIT:          0 MISS:     119077
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     119168 HIT:     119164 MISS:          4
LLC TRANSLATION  ACCESS:        125 HIT:          0 MISS:        125
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 515.2 cycles
cpu0_DTLB TOTAL        ACCESS:    4586700 HIT:    4557703 MISS:      28997
cpu0_DTLB LOAD         ACCESS:    4586700 HIT:    4557703 MISS:      28997
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 29.93 cycles
cpu0_ITLB TOTAL        ACCESS:          8 HIT:          8 MISS:          0
cpu0_ITLB LOAD         ACCESS:          8 HIT:          8 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    6373048 HIT:    5493478 MISS:     879570
cpu0_L1D LOAD         ACCESS:    2710658 HIT:    2274348 MISS:     436310
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    3658102 HIT:    3219116 MISS:     438986
cpu0_L1D TRANSLATION  ACCESS:       4288 HIT:         14 MISS:       4274
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 96.32 cycles
cpu0_L1I TOTAL        ACCESS:         10 HIT:          2 MISS:          8
cpu0_L1I LOAD         ACCESS:         10 HIT:          2 MISS:          8
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 234 cycles
cpu0_L2C TOTAL        ACCESS:     465675 HIT:     165242 MISS:     300433
cpu0_L2C LOAD         ACCESS:     207526 HIT:      26299 MISS:     181227
cpu0_L2C RFO          ACCESS:     126243 HIT:       7166 MISS:     119077
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     127632 HIT:     127628 MISS:          4
cpu0_L2C TRANSLATION  ACCESS:       4274 HIT:       4149 MISS:        125
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 489.7 cycles
cpu0_STLB TOTAL        ACCESS:      23059 HIT:      18783 MISS:       4276
cpu0_STLB LOAD         ACCESS:      23059 HIT:      18783 MISS:       4276
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 236.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     187991
  ROW_BUFFER_MISS:      85330
 AVG DBUS CONGESTED CYCLE: 3.969
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      64154
  FULL:      54928
