<profile>

<section name = "Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_79_23'" level="0">
<item name = "Date">Sat Dec  7 11:06:19 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">lenet_proj</item>
<item name = "Solution">lenet_predict (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvf1517-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">342, 342, 3.420 us, 3.420 us, 342, 342, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_79_2">340, 340, 13, 8, 1, 42, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 41, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 177, -</column>
<column name="Register">-, -, 243, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln79_fu_166_p2">+, 0, 0, 14, 7, 2</column>
<column name="ap_block_pp0_stage1_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln79_fu_144_p2">icmp, 0, 0, 14, 7, 7</column>
<column name="or_ln79_fu_155_p2">or, 0, 0, 7, 7, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 7, 14</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_109_p0">14, 3, 32, 96</column>
<column name="grp_fu_109_p1">14, 3, 32, 96</column>
<column name="grp_fu_113_p0">14, 3, 32, 96</column>
<column name="grp_fu_113_p1">14, 3, 32, 96</column>
<column name="j_fu_62">9, 2, 7, 14</column>
<column name="sum_fu_58">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="fc2_output_load_1_reg_239">32, 0, 32, 0</column>
<column name="fc2_output_load_reg_234">32, 0, 32, 0</column>
<column name="icmp_ln79_reg_220">1, 0, 1, 0</column>
<column name="j_fu_62">7, 0, 7, 0</column>
<column name="mul7_i2_reg_254">32, 0, 32, 0</column>
<column name="mul7_i59_1_reg_264">32, 0, 32, 0</column>
<column name="reg_117">32, 0, 32, 0</column>
<column name="sum_1_reg_269">32, 0, 32, 0</column>
<column name="sum_fu_58">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="grp_fu_909_p_din0">out, 32, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="grp_fu_909_p_din1">out, 32, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="grp_fu_909_p_opcode">out, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="grp_fu_909_p_dout0">in, 32, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="grp_fu_909_p_ce">out, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="grp_fu_913_p_din0">out, 32, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="grp_fu_913_p_din1">out, 32, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="grp_fu_913_p_dout0">in, 32, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="grp_fu_913_p_ce">out, 1, ap_ctrl_hs, lenet_predict_Pipeline_VITIS_LOOP_79_23, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="sext_ln76_2">in, 62, ap_none, sext_ln76_2, scalar</column>
<column name="fc2_output_address0">out, 7, ap_memory, fc2_output, array</column>
<column name="fc2_output_ce0">out, 1, ap_memory, fc2_output, array</column>
<column name="fc2_output_q0">in, 32, ap_memory, fc2_output, array</column>
<column name="fc2_output_address1">out, 7, ap_memory, fc2_output, array</column>
<column name="fc2_output_ce1">out, 1, ap_memory, fc2_output, array</column>
<column name="fc2_output_q1">in, 32, ap_memory, fc2_output, array</column>
<column name="sum_6_out">out, 32, ap_vld, sum_6_out, pointer</column>
<column name="sum_6_out_ap_vld">out, 1, ap_vld, sum_6_out, pointer</column>
</table>
</item>
</section>
</profile>
