

================================================================
== Vivado HLS Report for 'relu_1'
================================================================
* Date:           Mon Mar  1 22:17:14 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.254|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  26913|  26913|  26913|  26913|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  26912|  26912|         4|          -|          -|  6728|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     58|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     51|
|Register         |        -|      -|     85|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     85|    109|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |ii_2_fu_61_p2         |     +    |      0|  0|  17|          13|           1|
    |tmp_2_fu_76_p2        |   icmp   |      0|  0|  13|          14|           1|
    |tmp_fu_55_p2          |   icmp   |      0|  0|  13|          13|          12|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |datareg_V_2_fu_81_p3  |  select  |      0|  0|  13|           1|          13|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  58|          42|          28|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |ap_done    |   9|          2|    1|          2|
    |ii_reg_44  |   9|          2|   13|         26|
    +-----------+----+-----------+-----+-----------+
    |Total      |  51|         10|   15|         34|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   5|   0|    5|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |datareg_V_2_reg_116  |  13|   0|   13|          0|
    |datareg_V_reg_106    |  14|   0|   14|          0|
    |ii_2_reg_91          |  13|   0|   13|          0|
    |ii_reg_44            |  13|   0|   13|          0|
    |tmp_16_reg_111       |  13|   0|   13|          0|
    |tmp_s_reg_96         |  13|   0|   64|         51|
    +---------------------+----+----+-----+-----------+
    |Total                |  85|   0|  136|         51|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    relu.1    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    relu.1    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    relu.1    | return value |
|ap_done          | out |    1| ap_ctrl_hs |    relu.1    | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |    relu.1    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    relu.1    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    relu.1    | return value |
|data_V_address0  | out |   13|  ap_memory |    data_V    |     array    |
|data_V_ce0       | out |    1|  ap_memory |    data_V    |     array    |
|data_V_q0        |  in |   14|  ap_memory |    data_V    |     array    |
|res_V_address0   | out |   13|  ap_memory |     res_V    |     array    |
|res_V_ce0        | out |    1|  ap_memory |     res_V    |     array    |
|res_V_we0        | out |    1|  ap_memory |     res_V    |     array    |
|res_V_d0         | out |   13|  ap_memory |     res_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%ii = phi i13 [ 0, %0 ], [ %ii_2, %_ZgtILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ]"   --->   Operation 7 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (2.09ns)   --->   "%tmp = icmp eq i13 %ii, -1464" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 8 'icmp' 'tmp' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6728, i64 6728, i64 6728)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.67ns)   --->   "%ii_2 = add i13 %ii, 1" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 10 'add' 'ii_2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %_ZgtILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_s = zext i13 %ii to i64" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 12 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [6728 x i14]* %data_V, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 13 'getelementptr' 'data_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.25ns)   --->   "%datareg_V = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 14 'load' 'datareg_V' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:84]   --->   Operation 15 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 16 [1/2] (3.25ns)   --->   "%datareg_V = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 16 'load' 'datareg_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i14 %datareg_V to i13" [firmware/nnet_utils/nnet_activation.h:80]   --->   Operation 17 'trunc' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.90>
ST_4 : Operation 18 [1/1] (2.20ns)   --->   "%tmp_2 = icmp sgt i14 %datareg_V, 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 18 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (0.69ns)   --->   "%datareg_V_2 = select i1 %tmp_2, i13 %tmp_16, i13 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 19 'select' 'datareg_V_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [6728 x i13]* %res_V, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 20 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (3.25ns)   --->   "store i13 %datareg_V_2, i13* %res_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 21 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:76]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (br               ) [ 011111]
ii          (phi              ) [ 001000]
tmp         (icmp             ) [ 001111]
empty       (speclooptripcount) [ 000000]
ii_2        (add              ) [ 011111]
StgValue_11 (br               ) [ 000000]
tmp_s       (zext             ) [ 000111]
data_V_addr (getelementptr    ) [ 000100]
StgValue_15 (ret              ) [ 000000]
datareg_V   (load             ) [ 000010]
tmp_16      (trunc            ) [ 000010]
tmp_2       (icmp             ) [ 000000]
datareg_V_2 (select           ) [ 000001]
res_V_addr  (getelementptr    ) [ 000000]
StgValue_21 (store            ) [ 000000]
StgValue_22 (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="data_V_addr_gep_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="14" slack="0"/>
<pin id="20" dir="0" index="1" bw="1" slack="0"/>
<pin id="21" dir="0" index="2" bw="13" slack="0"/>
<pin id="22" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/2 "/>
</bind>
</comp>

<comp id="25" class="1004" name="grp_access_fu_25">
<pin_list>
<pin id="26" dir="0" index="0" bw="13" slack="0"/>
<pin id="27" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="28" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="29" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="datareg_V/2 "/>
</bind>
</comp>

<comp id="31" class="1004" name="res_V_addr_gep_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="13" slack="0"/>
<pin id="33" dir="0" index="1" bw="1" slack="0"/>
<pin id="34" dir="0" index="2" bw="13" slack="3"/>
<pin id="35" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_V_addr/5 "/>
</bind>
</comp>

<comp id="38" class="1004" name="StgValue_21_access_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="13" slack="0"/>
<pin id="40" dir="0" index="1" bw="13" slack="1"/>
<pin id="41" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="42" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/5 "/>
</bind>
</comp>

<comp id="44" class="1005" name="ii_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="13" slack="1"/>
<pin id="46" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="48" class="1004" name="ii_phi_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="1"/>
<pin id="50" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="13" slack="0"/>
<pin id="52" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="tmp_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="13" slack="0"/>
<pin id="57" dir="0" index="1" bw="13" slack="0"/>
<pin id="58" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="ii_2_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="13" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_2/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="tmp_s_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="13" slack="0"/>
<pin id="69" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_16_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="14" slack="0"/>
<pin id="74" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="14" slack="1"/>
<pin id="78" dir="0" index="1" bw="14" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="datareg_V_2_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="13" slack="1"/>
<pin id="84" dir="0" index="2" bw="13" slack="0"/>
<pin id="85" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_V_2/4 "/>
</bind>
</comp>

<comp id="91" class="1005" name="ii_2_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="13" slack="0"/>
<pin id="93" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="ii_2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="tmp_s_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="3"/>
<pin id="98" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="101" class="1005" name="data_V_addr_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="13" slack="1"/>
<pin id="103" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="106" class="1005" name="datareg_V_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="1"/>
<pin id="108" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="datareg_V "/>
</bind>
</comp>

<comp id="111" class="1005" name="tmp_16_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="13" slack="1"/>
<pin id="113" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="116" class="1005" name="datareg_V_2_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="13" slack="1"/>
<pin id="118" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="datareg_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="24"><net_src comp="14" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="30"><net_src comp="18" pin="3"/><net_sink comp="25" pin=0"/></net>

<net id="36"><net_src comp="2" pin="0"/><net_sink comp="31" pin=0"/></net>

<net id="37"><net_src comp="14" pin="0"/><net_sink comp="31" pin=1"/></net>

<net id="43"><net_src comp="31" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="44" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="59"><net_src comp="48" pin="4"/><net_sink comp="55" pin=0"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="65"><net_src comp="48" pin="4"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="70"><net_src comp="48" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="18" pin=2"/></net>

<net id="75"><net_src comp="25" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="76" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="94"><net_src comp="61" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="99"><net_src comp="67" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="31" pin=2"/></net>

<net id="104"><net_src comp="18" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="25" pin=0"/></net>

<net id="109"><net_src comp="25" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="114"><net_src comp="72" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="119"><net_src comp="81" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="38" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V | {5 }
 - Input state : 
	Port: relu.1 : data_V | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		ii_2 : 1
		StgValue_11 : 2
		tmp_s : 1
		data_V_addr : 2
		datareg_V : 3
	State 3
		tmp_16 : 1
	State 4
		datareg_V_2 : 1
	State 5
		StgValue_21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   |     tmp_fu_55     |    0    |    13   |
|          |    tmp_2_fu_76    |    0    |    13   |
|----------|-------------------|---------|---------|
|    add   |     ii_2_fu_61    |    0    |    17   |
|----------|-------------------|---------|---------|
|  select  | datareg_V_2_fu_81 |    0    |    13   |
|----------|-------------------|---------|---------|
|   zext   |    tmp_s_fu_67    |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |    tmp_16_fu_72   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    56   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|data_V_addr_reg_101|   13   |
|datareg_V_2_reg_116|   13   |
| datareg_V_reg_106 |   14   |
|    ii_2_reg_91    |   13   |
|     ii_reg_44     |   13   |
|   tmp_16_reg_111  |   13   |
|    tmp_s_reg_96   |   64   |
+-------------------+--------+
|       Total       |   143  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_25 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   143  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   143  |   65   |
+-----------+--------+--------+--------+
