
*** Running vivado
    with args -log TopDesign.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopDesign.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopDesign.tcl -notrace
Command: synth_design -top TopDesign -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 347.660 ; gain = 78.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopDesign' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/new/TopDesign.vhd:14]
INFO: [Synth 8-3491] module 'kcuart_tx' declared at 'C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:13' bound to instance 'tx_recive' of component 'kcuart_tx' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/new/TopDesign.vhd:37]
INFO: [Synth 8-638] synthesizing module 'kcuart_tx' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:25]
	Parameter INIT bound to: 16'b1110010011111111 
INFO: [Synth 8-113] binding component instance 'mux1_lut' to cell 'LUT4' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:84]
	Parameter INIT bound to: 16'b1110010011111111 
INFO: [Synth 8-113] binding component instance 'mux2_lut' to cell 'LUT4' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:94]
	Parameter INIT bound to: 16'b1110010011111111 
INFO: [Synth 8-113] binding component instance 'mux3_lut' to cell 'LUT4' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:104]
	Parameter INIT bound to: 16'b1110010011111111 
INFO: [Synth 8-113] binding component instance 'mux4_lut' to cell 'LUT4' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:114]
INFO: [Synth 8-113] binding component instance 'mux5_muxf5' to cell 'MUXF5' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:124]
INFO: [Synth 8-113] binding component instance 'mux6_muxf5' to cell 'MUXF5' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:130]
INFO: [Synth 8-113] binding component instance 'mux7_muxf6' to cell 'MUXF6' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:136]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pipeline_serial' to cell 'FDRS' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:144]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRE' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:165]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-113] binding component instance 'count_lut' to cell 'LUT2' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:172]
INFO: [Synth 8-113] binding component instance 'mask_and' to cell 'MULT_AND' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:180]
INFO: [Synth 8-113] binding component instance 'count_muxcy' to cell 'MUXCY' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:188]
INFO: [Synth 8-113] binding component instance 'count_xor' to cell 'XORCY' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:194]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRE' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:165]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-113] binding component instance 'count_lut' to cell 'LUT2' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:172]
INFO: [Synth 8-113] binding component instance 'mask_and' to cell 'MULT_AND' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:180]
INFO: [Synth 8-113] binding component instance 'count_muxcy' to cell 'MUXCY' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:204]
INFO: [Synth 8-113] binding component instance 'count_xor' to cell 'XORCY' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:210]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRE' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:165]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-113] binding component instance 'count_lut' to cell 'LUT2' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:172]
INFO: [Synth 8-113] binding component instance 'mask_and' to cell 'MULT_AND' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:180]
INFO: [Synth 8-113] binding component instance 'count_muxcy' to cell 'MUXCY' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:204]
INFO: [Synth 8-113] binding component instance 'count_xor' to cell 'XORCY' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:210]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-113] binding component instance 'ready_lut' to cell 'LUT3' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:221]
	Parameter INIT bound to: 16'b0000000110010000 
INFO: [Synth 8-113] binding component instance 'start_lut' to cell 'LUT4' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Tx_start_reg' to cell 'FDE' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:242]
	Parameter INIT bound to: 16'b0001010101000000 
INFO: [Synth 8-113] binding component instance 'run_lut' to cell 'LUT4' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:251]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Tx_run_reg' to cell 'FDE' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:261]
	Parameter INIT bound to: 8'b10010100 
INFO: [Synth 8-113] binding component instance 'hot_state_lut' to cell 'LUT3' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'hot_state_reg' to cell 'FDE' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:278]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'delay14_srl' to cell 'SRL16E' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:284]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Tx_bit_reg' to cell 'FDE' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:297]
	Parameter INIT bound to: 16'b0000000110000000 
INFO: [Synth 8-113] binding component instance 'stop_lut' to cell 'LUT4' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:305]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Tx_stop_reg' to cell 'FDE' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:315]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-113] binding component instance 'complete_lut' to cell 'LUT2' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:323]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Tx_complete_reg' to cell 'FD' [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:331]
WARNING: [Synth 8-2887] Directive 'init' on 'mux1_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'mux2_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'mux3_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'mux4_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'ready_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'start_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'run_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'hot_state_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'stop_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'complete_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on '\count_width_loop[0].count_lut ' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on '\count_width_loop[1].count_lut ' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on '\count_width_loop[2].count_lut ' is unsupported and ignored
INFO: [Synth 8-256] done synthesizing module 'kcuart_tx' (1#1) [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd:25]
WARNING: [Synth 8-614] signal 'en_16_x_baud' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/new/TopDesign.vhd:90]
WARNING: [Synth 8-614] signal 'finbidali' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/new/TopDesign.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element hurrengoa_reg was removed.  [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/new/TopDesign.vhd:99]
WARNING: [Synth 8-3848] Net oraingoa in module/entity TopDesign does not have driver. [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/new/TopDesign.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'TopDesign' (2#1) [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/new/TopDesign.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 386.988 ; gain = 117.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin tx_recive:send_character to constant 0 [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/sources_1/imports/sources_1/new/TopDesign.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 386.988 ; gain = 117.492
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/constrs_1/imports/logicos_bi_aldia/Constraint.xdc]
Finished Parsing XDC File [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/constrs_1/imports/logicos_bi_aldia/Constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.srcs/constrs_1/imports/logicos_bi_aldia/Constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopDesign_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopDesign_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FD => FDRE: 1 instances
  FDE => FDRE: 5 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  MULT_AND => LUT2: 3 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 671.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "baud_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "en_16_x_baud" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "baud_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "en_16_x_baud" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-2887] Directive 'init' on 'mux1_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'mux2_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'mux3_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'mux4_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'ready_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'start_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'run_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'hot_state_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'stop_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on 'complete_lut' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on '\count_width_loop[0].count_lut ' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on '\count_width_loop[1].count_lut ' is unsupported and ignored
WARNING: [Synth 8-2887] Directive 'init' on '\count_width_loop[2].count_lut ' is unsupported and ignored
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopDesign 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "baud_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "en_16_x_baud" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'bidalibeharra_reg[7]' (FDCE) to 'bidalibeharra_reg[4]'
INFO: [Synth 8-3886] merging instance 'bidalibeharra_reg[6]' (FDCE) to 'bidalibeharra_reg[5]'
INFO: [Synth 8-3886] merging instance 'bidalibeharra_reg[4]' (FDCE) to 'bidalibeharra_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bidalibeharra_reg[3] )
WARNING: [Synth 8-3332] Sequential element (tx_recive/Tx_complete_reg) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (bidalibeharra_reg[3]) is unused and will be removed from module TopDesign.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin tx_recive/ready_lut:I2 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     8|
|3     |LUT1     |    32|
|4     |LUT2     |     5|
|5     |LUT3     |     2|
|6     |LUT4     |    15|
|7     |LUT5     |     4|
|8     |MULT_AND |     3|
|9     |MUXCY    |     3|
|10    |MUXF5    |     2|
|11    |MUXF6    |     1|
|12    |SRL16E   |     1|
|13    |XORCY    |     3|
|14    |FDCE     |     4|
|15    |FDE      |     5|
|16    |FDRE     |    37|
|17    |IBUF     |     6|
|18    |OBUF     |     1|
+------+---------+------+

Report Instance Areas: 
+------+------------+----------+------+
|      |Instance    |Module    |Cells |
+------+------------+----------+------+
|1     |top         |          |   133|
|2     |  tx_recive |kcuart_tx |    35|
+------+------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 671.289 ; gain = 401.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 671.289 ; gain = 117.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 671.289 ; gain = 401.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  FDE => FDRE: 5 instances
  MULT_AND => LUT2: 3 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances

64 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 671.289 ; gain = 410.559
INFO: [Common 17-1381] The checkpoint 'C:/Users/mikel/Desktop/proyecto/producto/Sistemas logicos programables/Demo_mandar_Tx/Demo_mandar_Tx.runs/synth_1/TopDesign.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 671.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 28 20:43:33 2020...
