Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/touma/Desktop/lab3/clk_100ms_testbench_isim_beh.exe -prj C:/Users/touma/Desktop/lab3/clk_100ms_testbench_beh.prj work.clk_100ms_testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/touma/Desktop/lab3/myjk_neg_verilog.v" into library work
Analyzing Verilog file "C:/Users/touma/Desktop/lab3/myjk_neg_verilog.v" into library work
WARNING:HDLCompiler:687 - "C:/Users/touma/Desktop/lab3/myjk_neg_verilog.v" Line 21: Illegal redeclaration of module <myjk_neg_verilog>.
Analyzing Verilog file "C:/Users/touma/Desktop/lab3/clk_100ms.v" into library work
Analyzing Verilog file "C:/Users/touma/Desktop/lab3/myjk_neg_verilog.v" into library work
WARNING:HDLCompiler:687 - "C:/Users/touma/Desktop/lab3/myjk_neg_verilog.v" Line 21: Illegal redeclaration of module <myjk_neg_verilog>.
Analyzing Verilog file "C:/Users/touma/Desktop/lab3/clk_100ms_testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clk_100ms
Compiling module clk_100ms_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/touma/Desktop/lab3/clk_100ms_testbench_isim_beh.exe
Fuse Memory Usage: 27068 KB
Fuse CPU Usage: 483 ms
