<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Jun 14 09:51:00 2022" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="design_1" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="200000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi4stream_vip_0" PORT="aclk"/>
        <CONNECTION INSTANCE="AXI_FIFO_0" PORT="aclk"/>
        <CONNECTION INSTANCE="AXI_FIFO_0" PORT="iAXI_aclk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="46" FULLNAME="/AXI_FIFO_0" HWVERSION="1.0" INSTANCE="AXI_FIFO_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI_FIFO" VLNV="xilinx.com:user:AXI_FIFO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="FIFO_WIDTH" VALUE="2"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI_FIFO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000" DIR="I" NAME="iAXI_aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iAXI_data" RIGHT="0" SIGIS="undef" SIGNAME="AXI_FIFO_0_iAXI_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iAXI_valid" SIGIS="undef" SIGNAME="AXI_FIFO_0_iAXI_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iAXI_ready" SIGIS="undef" SIGNAME="AXI_FIFO_0_iAXI_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iAXI_tuser" SIGIS="undef"/>
        <PORT CLKFREQUENCY="200000" DIR="O" NAME="oAXI_aclk" SIGIS="clk" SIGNAME="AXI_FIFO_0_oAXI_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_1" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oAXI_data" RIGHT="0" SIGIS="undef" SIGNAME="AXI_FIFO_0_oAXI_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_1" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oAXI_valid" SIGIS="undef" SIGNAME="AXI_FIFO_0_oAXI_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_1" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="oAXI_ready" SIGIS="undef" SIGNAME="AXI_FIFO_0_oAXI_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_1" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4stream_vip_0_M_AXIS" NAME="iAXI" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="iAXI_tuser"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="iAXI_data"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="iAXI_valid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="iAXI_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_FIFO_0_oAXI" NAME="oAXI" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="oAXI_dom"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="oAXI_data"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="oAXI_valid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="oAXI_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/axi4stream_vip_0" HWVERSION="1.1" INSTANCE="axi4stream_vip_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi4stream_vip" VLNV="xilinx.com:ip:axi4stream_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi4stream_vip;v=v1_1;d=pg277-axi4stream-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI4STREAM_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_AXI4STREAM_INTERFACE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AXI4STREAM_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_DEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_USER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="MASTER"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
        <PARAMETER NAME="USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi4stream_vip_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_FIFO_0_iAXI_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_FIFO_0" PORT="iAXI_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_FIFO_0_iAXI_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_FIFO_0" PORT="iAXI_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_FIFO_0_iAXI_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_FIFO_0" PORT="iAXI_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4stream_vip_0_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/axi4stream_vip_1" HWVERSION="1.1" INSTANCE="axi4stream_vip_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi4stream_vip" VLNV="xilinx.com:ip:axi4stream_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi4stream_vip;v=v1_1;d=pg277-axi4stream-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI4STREAM_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_AXI4STREAM_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI4STREAM_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AXI4STREAM_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_DEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_USER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
        <PARAMETER NAME="USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi4stream_vip_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="AXI_FIFO_0_oAXI_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_FIFO_0" PORT="oAXI_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_FIFO_0_oAXI_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_FIFO_0" PORT="oAXI_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_FIFO_0_oAXI_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_FIFO_0" PORT="oAXI_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_FIFO_0_oAXI_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_FIFO_0" PORT="oAXI_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_FIFO_0_oAXI" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="oAXI_dom"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
