// Seed: 3216478189
module module_0 (
    input logic id_0
);
  generate
    logic id_1;
    assign id_2 = id_0;
    logic id_3 = id_1;
  endgenerate
  assign id_2 = id_1;
  logic id_4;
  assign id_3 = 1;
endmodule
`default_nettype wire `timescale 1ps / 1ps
