INFO: [VRFC 10-163] Analyzing VHDL file "E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/num4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity num4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/num2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity num2
INFO: [VRFC 10-163] Analyzing VHDL file "E:/My Programs/VHDL/semester_project/semester_project.srcs/sources_1/new/input_circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_circuit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/My Programs/VHDL/semester_project/semester_project.srcs/sim_2/new/input_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_tb
