<BaliSimProject version="1.3" path="memory/test" stage="0" language="-1" name="memoryTestbench" simType="ModelSim">
    <Source worklib="work" path="bootROM/source/rom.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="RAM/source/RAM.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="memory/source/memory.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="memory/test/memoryTests.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="memoryTests"/>
</BaliSimProject>
