

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Mar  9 21:36:29 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.880 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9| 45.000 ns | 45.000 ns |   10|   10| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                       |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                Instance                               |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241                 |dense_latency_ap_fixed_ap_fixed_config4_0_0           |        2|        2| 10.000 ns | 10.000 ns |    2|    2| function |
        |grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249               |dense_latency_ap_fixed_ap_fixed_config2_0_0_0         |        2|        2| 10.000 ns | 10.000 ns |    2|    2| function |
        |call_ret2_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_257  |linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |p_Val2_1_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s_fu_263   |linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      5|        -|        -|     -|
|Expression           |        -|      -|        0|      823|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      2|      137|      164|     -|
|Memory               |        2|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|      224|     -|
|Register             |        -|      -|      263|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      7|      400|     1211|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+------------------------------------------------------+---------+-------+----+----+-----+
    |                                Instance                               |                        Module                        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-----------------------------------------------------------------------+------------------------------------------------------+---------+-------+----+----+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249               |dense_latency_ap_fixed_ap_fixed_config2_0_0_0         |        0|      1|  63|  74|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241                 |dense_latency_ap_fixed_ap_fixed_config4_0_0           |        0|      1|  74|  90|    0|
    |call_ret2_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_257  |linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s  |        0|      0|   0|   0|    0|
    |p_Val2_1_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s_fu_263   |linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s  |        0|      0|   0|   0|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------+---------+-------+----+----+-----+
    |Total                                                                  |                                                      |        0|      2| 137| 164|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    +--------------------------------------+----------------------------------+-----------+
    |               Instance               |              Module              | Expression|
    +--------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_16s_16s_26_1_1_U12  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U13  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_32_1_1_U9   |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i0  |
    |myproject_mul_mul_16s_16s_32_1_1_U10  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_32_1_1_U11  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +--------------------------------------+----------------------------------+-----------+

    * Memory: 
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |w2_V_U  |myproject_w2_V  |        1|  0|   0|    0|     2|    6|     1|           12|
    |w4_V_U  |myproject_w4_V  |        1|  0|   0|    0|     2|    6|     1|           12|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                |        2|  0|   0|    0|     4|   12|     2|           24|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1118_1_fu_1294_p2          |     +    |      0|  0|  20|          20|          20|
    |add_ln1118_2_fu_1579_p2          |     +    |      0|  0|  20|          20|          20|
    |add_ln1118_3_fu_1438_p2          |     +    |      0|  0|  20|          20|          20|
    |add_ln1118_fu_1523_p2            |     +    |      0|  0|  20|          20|          20|
    |add_ln415_1_fu_1081_p2           |     +    |      0|  0|  16|          16|          16|
    |add_ln415_fu_941_p2              |     +    |      0|  0|  16|          16|          16|
    |p_Val2_11_fu_584_p2              |     +    |      0|  0|  16|          16|          16|
    |p_Val2_9_fu_797_p2               |     +    |      0|  0|  16|          16|          16|
    |r_V_4_fu_380_p2                  |     -    |      0|  0|  17|           1|          17|
    |ret_V_fu_297_p2                  |     -    |      0|  0|  17|          17|          17|
    |sub_ln1193_2_fu_1596_p2          |     -    |      0|  0|  21|          21|          21|
    |sub_ln1193_3_fu_1311_p2          |     -    |      0|  0|  21|          21|          21|
    |sub_ln1193_4_fu_1455_p2          |     -    |      0|  0|  21|          21|          21|
    |sub_ln1193_fu_1540_p2            |     -    |      0|  0|  21|          21|          21|
    |and_ln416_1_fu_1101_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_961_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln779_1_fu_1024_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_2_fu_1164_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_880_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln781_1_fu_658_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln781_2_fu_1189_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_3_fu_1333_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_465_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln785_1_fu_1353_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln785_fu_1209_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_688_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_694_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_1038_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_1226_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1178_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_8_fu_1370_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_894_p2              |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_817_p2                |    and   |      0|  0|   2|           1|           1|
    |carry_3_fu_604_p2                |    and   |      0|  0|   2|           1|           1|
    |overflow_1_fu_682_p2             |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_485_p2               |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_412_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_502_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_712_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_329_p2              |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_855_p2        |   icmp   |      0|  0|  11|           6|           2|
    |Range1_all_zeros_fu_861_p2       |   icmp   |      0|  0|  11|           6|           1|
    |Range2_all_ones_fu_840_p2        |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln768_1_fu_1145_p2          |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_fu_1005_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln879_1_fu_999_p2           |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_2_fu_1124_p2          |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_3_fu_1139_p2          |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_fu_984_p2             |   icmp   |      0|  0|  11|           5|           2|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1242_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_1375_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_1381_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_1386_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_430_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_507_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_513_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_518_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_718_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_724_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_730_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1231_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1237_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_347_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln416_1_fu_646_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln416_fu_652_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_670_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_1199_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_1343_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_475_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln786_1_fu_700_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln786_2_fu_1215_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_3_fu_1359_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_491_p2               |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_886_p3           |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_460_p3          |  select  |      0|  0|   2|           1|           1|
    |layer2_out_grads_0_V_fu_1262_p3  |  select  |      0|  0|  16|           1|          16|
    |layer2_out_grads_1_V_fu_1406_p3  |  select  |      0|  0|  16|           1|          16|
    |layer5_out_grads_0_V_fu_452_p3   |  select  |      0|  0|  16|           1|          16|
    |p_Val2_4_fu_369_p3               |  select  |      0|  0|  16|           1|          16|
    |select_ln340_10_fu_1392_p3       |  select  |      0|  0|  16|           1|          15|
    |select_ln340_2_fu_436_p3         |  select  |      0|  0|  16|           1|          15|
    |select_ln340_4_fu_524_p3         |  select  |      0|  0|  16|           1|          15|
    |select_ln340_5_fu_538_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_6_fu_736_p3         |  select  |      0|  0|  16|           1|          15|
    |select_ln340_7_fu_752_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_8_fu_1248_p3        |  select  |      0|  0|  16|           1|          15|
    |select_ln340_fu_353_p3           |  select  |      0|  0|  16|           1|          15|
    |select_ln388_1_fu_444_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln388_2_fu_531_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln388_3_fu_744_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln388_4_fu_1255_p3        |  select  |      0|  0|  17|           1|          17|
    |select_ln388_5_fu_1399_p3        |  select  |      0|  0|  17|           1|          17|
    |select_ln388_fu_361_p3           |  select  |      0|  0|  17|           1|          17|
    |select_ln416_1_fu_1170_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln416_fu_1030_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_1_fu_1328_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_1184_p3          |  select  |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_341_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_418_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_3_fu_424_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_335_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln416_1_fu_811_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_598_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_640_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_4_fu_1095_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_955_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_1_fu_634_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_2_fu_1018_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_3_fu_1158_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_874_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_480_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_2_fu_664_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln785_3_fu_676_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_4_fu_1193_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_1204_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_6_fu_1337_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_7_fu_1348_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_469_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_406_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_496_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_706_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_1220_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_1364_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_323_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 823|         399|         673|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  50|         11|    1|         11|
    |fc1_input_V_ap_vld_in_sig     |   9|          2|    1|          2|
    |fc1_input_V_ap_vld_preg       |   9|          2|    1|          2|
    |fc1_input_V_blk_n             |   9|          2|    1|          2|
    |fc1_input_V_in_sig            |   9|          2|   16|         32|
    |layer4_out_grads_0_V_reg_218  |   9|          2|   16|         32|
    |storemerge_reg_229            |   9|          2|   16|         32|
    |w2_V_address0                 |  15|          3|    1|          3|
    |w2_V_address1                 |  15|          3|    1|          3|
    |w2_V_ce0                      |  15|          3|    1|          3|
    |w2_V_ce1                      |  15|          3|    1|          3|
    |w4_V_address0                 |  15|          3|    1|          3|
    |w4_V_address1                 |  15|          3|    1|          3|
    |w4_V_ce0                      |  15|          3|    1|          3|
    |w4_V_ce1                      |  15|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 224|         47|   60|        137|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Range1_all_ones_reg_1757                                             |   1|   0|    1|          0|
    |Range1_all_zeros_reg_1763                                            |   1|   0|    1|          0|
    |add_ln415_1_reg_1820                                                 |  16|   0|   16|          0|
    |add_ln415_reg_1780                                                   |  16|   0|   16|          0|
    |and_ln416_1_reg_1826                                                 |   1|   0|    1|          0|
    |and_ln416_reg_1786                                                   |   1|   0|    1|          0|
    |and_ln786_5_reg_1808                                                 |   1|   0|    1|          0|
    |and_ln786_7_reg_1848                                                 |   1|   0|    1|          0|
    |and_ln786_reg_1768                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                            |  10|   0|   10|          0|
    |cache2_V_reg_1681                                                    |  16|   0|   16|          0|
    |carry_1_reg_1746                                                     |   1|   0|    1|          0|
    |fc1_input_V_ap_vld_preg                                              |   1|   0|    1|          0|
    |fc1_input_V_preg                                                     |  16|   0|   16|          0|
    |fc1_input_V_read_reg_1670                                            |  16|   0|   16|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln768_1_reg_1843                                                |   1|   0|    1|          0|
    |icmp_ln768_reg_1803                                                  |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1797                                                |   1|   0|    1|          0|
    |icmp_ln879_3_reg_1837                                                |   1|   0|    1|          0|
    |layer3_out_0_V_reg_1686                                              |  16|   0|   16|          0|
    |layer3_out_1_V_reg_1692                                              |  16|   0|   16|          0|
    |layer4_out_grads_0_V_reg_218                                         |  16|   0|   16|          0|
    |p_Result_4_reg_1734                                                  |   1|   0|    1|          0|
    |p_Result_6_reg_1752                                                  |   1|   0|    1|          0|
    |p_Val2_4_reg_1698                                                    |  16|   0|   16|          0|
    |p_Val2_9_reg_1740                                                    |  16|   0|   16|          0|
    |storemerge_reg_229                                                   |  16|   0|   16|          0|
    |tmp_18_reg_1774                                                      |   1|   0|    1|          0|
    |tmp_22_reg_1792                                                      |   1|   0|    1|          0|
    |tmp_24_reg_1814                                                      |   1|   0|    1|          0|
    |tmp_28_reg_1832                                                      |   1|   0|    1|          0|
    |tmp_2_reg_1860                                                       |  16|   0|   16|          0|
    |tmp_reg_1854                                                         |  16|   0|   16|          0|
    |train_read_reg_1666                                                  |   1|   0|    1|          0|
    |w2_V_load_1_reg_1709                                                 |   6|   0|    6|          0|
    |w2_V_load_reg_1704                                                   |   6|   0|    6|          0|
    |w4_V_load_1_reg_1729                                                 |   6|   0|    6|          0|
    |w4_V_load_reg_1724                                                   |   6|   0|    6|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 263|   0|  263|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_done                             | out |    1| ap_ctrl_hs |         myproject         | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |         myproject         | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |         myproject         | return value |
|fc1_input_V                         |  in |   16|   ap_vld   |        fc1_input_V        |    pointer   |
|fc1_input_V_ap_vld                  |  in |    1|   ap_vld   |        fc1_input_V        |    pointer   |
|layer5_out_0_V                      | out |   16|   ap_vld   |       layer5_out_0_V      |    pointer   |
|layer5_out_0_V_ap_vld               | out |    1|   ap_vld   |       layer5_out_0_V      |    pointer   |
|loss_layer5_out_V                   | out |   16|   ap_vld   |     loss_layer5_out_V     |    pointer   |
|loss_layer5_out_V_ap_vld            | out |    1|   ap_vld   |     loss_layer5_out_V     |    pointer   |
|const_size_in_1                     | out |   16|   ap_vld   |      const_size_in_1      |    pointer   |
|const_size_in_1_ap_vld              | out |    1|   ap_vld   |      const_size_in_1      |    pointer   |
|const_size_out_1                    | out |   16|   ap_vld   |      const_size_out_1     |    pointer   |
|const_size_out_1_ap_vld             | out |    1|   ap_vld   |      const_size_out_1     |    pointer   |
|layer5_out_ground_truth_V_address0  | out |    1|  ap_memory | layer5_out_ground_truth_V |     array    |
|layer5_out_ground_truth_V_ce0       | out |    1|  ap_memory | layer5_out_ground_truth_V |     array    |
|layer5_out_ground_truth_V_q0        |  in |   16|  ap_memory | layer5_out_ground_truth_V |     array    |
|train                               |  in |    1|   ap_none  |           train           |    scalar    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+

