// Seed: 775168727
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output wand id_2
);
  assign id_2 = id_0;
  assign module_1.id_6 = 0;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1#(
        .id_9 (1),
        .id_10(-1),
        .id_11(1),
        .id_12(""),
        .id_13(1),
        .id_14(-1'b0),
        .id_15(1'b0),
        .id_16(-1),
        .id_17(1),
        .id_18(1),
        .id_19(1),
        .id_20(1),
        .id_21(1)
    ),
    input tri1 id_2,
    input wor id_3,
    output tri id_4,
    input wand id_5
    , id_22,
    output wire id_6,
    input uwire id_7
);
  id_23 :
  assert property (@(-1) id_21)
  else;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4
  );
endmodule
