Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  4 17:41:34 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (94)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (806)
5. checking no_input_delay (19)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (94)
-------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (806)
--------------------------------------------------
 There are 806 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.937        0.000                      0                 1508        0.102        0.000                      0                 1508        3.750        0.000                       0                   350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.937        0.000                      0                 1508        0.102        0.000                      0                 1508        3.750        0.000                       0                   350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Upscale/pixel_g_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 4.041ns (45.396%)  route 4.861ns (54.604%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.599     5.120    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.992 r  U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.058    U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.483 r  U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           1.189     9.671    U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.124     9.795 r  U_Frame_Buffer/pixel_b_o[3]_i_28/O
                         net (fo=2, routed)           0.722    10.517    U_Frame_Buffer/rData[9]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.641 r  U_Frame_Buffer/pixel_b_o[3]_i_18/O
                         net (fo=4, routed)           1.169    11.811    U_Frame_Buffer/pixel_b_o[3]_i_18_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.935 r  U_Frame_Buffer/pixel_b_o[3]_i_11/O
                         net (fo=2, routed)           0.591    12.526    U_Frame_Buffer/pixel_b_o[3]_i_11_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124    12.650 r  U_Frame_Buffer/pixel_b_o[3]_i_5/O
                         net (fo=1, routed)           0.718    13.368    U_Frame_Buffer/pixel_1bit1[1]
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.124    13.492 r  U_Frame_Buffer/pixel_b_o[3]_i_2/O
                         net (fo=3, routed)           0.406    13.898    U_VGAController/U_Pix_counter/pixel_r_o_reg[3]
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.124    14.022 r  U_VGAController/U_Pix_counter/pixel_g_o[3]_i_1/O
                         net (fo=1, routed)           0.000    14.022    U_Upscale/pixel_g_o_reg[3]_0
    SLICE_X33Y41         FDCE                                         r  U_Upscale/pixel_g_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.444    14.785    U_Upscale/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  U_Upscale/pixel_g_o_reg[3]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X33Y41         FDCE (Setup_fdce_C_D)        0.029    14.959    U_Upscale/pixel_g_o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -14.022    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Upscale/pixel_r_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 4.035ns (45.359%)  route 4.861ns (54.641%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.599     5.120    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.992 r  U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.058    U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.483 r  U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           1.189     9.671    U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.124     9.795 r  U_Frame_Buffer/pixel_b_o[3]_i_28/O
                         net (fo=2, routed)           0.722    10.517    U_Frame_Buffer/rData[9]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.641 r  U_Frame_Buffer/pixel_b_o[3]_i_18/O
                         net (fo=4, routed)           1.169    11.811    U_Frame_Buffer/pixel_b_o[3]_i_18_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.935 r  U_Frame_Buffer/pixel_b_o[3]_i_11/O
                         net (fo=2, routed)           0.591    12.526    U_Frame_Buffer/pixel_b_o[3]_i_11_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124    12.650 r  U_Frame_Buffer/pixel_b_o[3]_i_5/O
                         net (fo=1, routed)           0.718    13.368    U_Frame_Buffer/pixel_1bit1[1]
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.124    13.492 r  U_Frame_Buffer/pixel_b_o[3]_i_2/O
                         net (fo=3, routed)           0.406    13.898    U_VGAController/U_Pix_counter/pixel_r_o_reg[3]
    SLICE_X33Y41         LUT4 (Prop_lut4_I2_O)        0.118    14.016 r  U_VGAController/U_Pix_counter/pixel_r_o[3]_i_1/O
                         net (fo=1, routed)           0.000    14.016    U_Upscale/pixel_r_o_reg[3]_0
    SLICE_X33Y41         FDCE                                         r  U_Upscale/pixel_r_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.444    14.785    U_Upscale/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  U_Upscale/pixel_r_o_reg[3]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X33Y41         FDCE (Setup_fdce_C_D)        0.075    15.005    U_Upscale/pixel_r_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Upscale/pixel_b_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 4.041ns (46.654%)  route 4.621ns (53.346%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.599     5.120    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.992 r  U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.058    U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.483 r  U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           1.189     9.671    U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.124     9.795 r  U_Frame_Buffer/pixel_b_o[3]_i_28/O
                         net (fo=2, routed)           0.722    10.517    U_Frame_Buffer/rData[9]
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.641 r  U_Frame_Buffer/pixel_b_o[3]_i_18/O
                         net (fo=4, routed)           1.169    11.811    U_Frame_Buffer/pixel_b_o[3]_i_18_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.935 r  U_Frame_Buffer/pixel_b_o[3]_i_11/O
                         net (fo=2, routed)           0.591    12.526    U_Frame_Buffer/pixel_b_o[3]_i_11_n_0
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.124    12.650 r  U_Frame_Buffer/pixel_b_o[3]_i_5/O
                         net (fo=1, routed)           0.718    13.368    U_Frame_Buffer/pixel_1bit1[1]
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.124    13.492 r  U_Frame_Buffer/pixel_b_o[3]_i_2/O
                         net (fo=3, routed)           0.166    13.658    U_Frame_Buffer/threshold[0]
    SLICE_X31Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.782 r  U_Frame_Buffer/pixel_b_o[3]_i_1/O
                         net (fo=1, routed)           0.000    13.782    U_Upscale/pixel_b_o_reg[3]_0
    SLICE_X31Y41         FDCE                                         r  U_Upscale/pixel_b_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.444    14.785    U_Upscale/clk_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  U_Upscale/pixel_b_o_reg[3]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X31Y41         FDCE (Setup_fdce_C_D)        0.032    14.962    U_Upscale/pixel_b_o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -13.782    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 U_AA_Filter/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/line0_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 1.304ns (18.742%)  route 5.654ns (81.258%))
  Logic Levels:           5  (LUT1=1 LUT3=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.558     5.079    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  U_AA_Filter/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  U_AA_Filter/x_cnt_reg[0]/Q
                         net (fo=210, routed)         0.952     6.487    U_AA_Filter/Q[0]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.150     6.637 r  U_AA_Filter/line_buffer1_reg_0_63_0_2_i_7/O
                         net (fo=120, routed)         1.967     8.605    U_AA_Filter/line_buffer1_reg_192_255_3_5/ADDRC0
    SLICE_X12Y48         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326     8.931 r  U_AA_Filter/line_buffer1_reg_192_255_3_5/RAMC/O
                         net (fo=1, routed)           1.189    10.120    U_AA_Filter/line_buffer1_reg_192_255_3_5_n_2
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.244 r  U_AA_Filter/line1_data[5]_i_5/O
                         net (fo=1, routed)           0.583    10.827    U_AA_Filter/line1_data[5]_i_5_n_0
    SLICE_X9Y47          LUT5 (Prop_lut5_I4_O)        0.124    10.951 r  U_AA_Filter/line1_data[5]_i_3/O
                         net (fo=2, routed)           0.962    11.912    U_AA_Filter/line0_data0[5]
    SLICE_X8Y43          LUT3 (Prop_lut3_I0_O)        0.124    12.036 r  U_AA_Filter/line0_data[5]_i_1/O
                         net (fo=1, routed)           0.000    12.036    U_AA_Filter/line0_data[5]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  U_AA_Filter/line0_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.450    14.791    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  U_AA_Filter/line0_data_reg[5]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.081    15.017    U_AA_Filter/line0_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 U_AA_Filter/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/line1_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 1.297ns (18.660%)  route 5.654ns (81.340%))
  Logic Levels:           5  (LUT1=1 LUT3=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.558     5.079    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  U_AA_Filter/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  U_AA_Filter/x_cnt_reg[0]/Q
                         net (fo=210, routed)         0.952     6.487    U_AA_Filter/Q[0]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.150     6.637 r  U_AA_Filter/line_buffer1_reg_0_63_0_2_i_7/O
                         net (fo=120, routed)         1.967     8.605    U_AA_Filter/line_buffer1_reg_192_255_3_5/ADDRC0
    SLICE_X12Y48         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326     8.931 r  U_AA_Filter/line_buffer1_reg_192_255_3_5/RAMC/O
                         net (fo=1, routed)           1.189    10.120    U_AA_Filter/line_buffer1_reg_192_255_3_5_n_2
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.244 r  U_AA_Filter/line1_data[5]_i_5/O
                         net (fo=1, routed)           0.583    10.827    U_AA_Filter/line1_data[5]_i_5_n_0
    SLICE_X9Y47          LUT5 (Prop_lut5_I4_O)        0.124    10.951 r  U_AA_Filter/line1_data[5]_i_3/O
                         net (fo=2, routed)           0.962    11.912    U_AA_Filter/line0_data0[5]
    SLICE_X8Y43          LUT3 (Prop_lut3_I2_O)        0.117    12.029 r  U_AA_Filter/line1_data[5]_i_1/O
                         net (fo=1, routed)           0.000    12.029    U_AA_Filter/line1_data[5]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  U_AA_Filter/line1_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.450    14.791    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  U_AA_Filter/line1_data_reg[5]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.118    15.054    U_AA_Filter/line1_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -12.029    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 U_AA_Filter/p11_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/g_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 1.738ns (24.978%)  route 5.220ns (75.022%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.567     5.088    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  U_AA_Filter/p11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  U_AA_Filter/p11_reg[2]/Q
                         net (fo=4, routed)           0.686     6.292    U_AA_Filter/p11_reg_n_0_[2]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.148     6.440 f  U_AA_Filter/r_out[3]_i_53/O
                         net (fo=2, routed)           0.590     7.031    U_AA_Filter/r_out[3]_i_53_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.328     7.359 r  U_AA_Filter/r_out[3]_i_38/O
                         net (fo=3, routed)           0.615     7.974    U_AA_Filter/r_out[3]_i_38_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.098 r  U_AA_Filter/r_out[3]_i_14/O
                         net (fo=5, routed)           0.692     8.790    U_AA_Filter/r_out[3]_i_14_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.914 f  U_AA_Filter/r_out[3]_i_48/O
                         net (fo=1, routed)           0.323     9.237    U_AA_Filter/r_out[3]_i_48_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  U_AA_Filter/r_out[3]_i_26/O
                         net (fo=3, routed)           0.604     9.965    U_AA_Filter/r_out[3]_i_26_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.089 r  U_AA_Filter/r_out[3]_i_7/O
                         net (fo=1, routed)           0.778    10.868    U_AA_Filter/r_out[3]_i_7_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I1_O)        0.124    10.992 r  U_AA_Filter/r_out[3]_i_2/O
                         net (fo=12, routed)          0.931    11.923    U_AA_Filter/r_out[3]_i_2_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.047 r  U_AA_Filter/g_out[2]_i_1/O
                         net (fo=1, routed)           0.000    12.047    U_AA_Filter/g_out[2]_i_1_n_0
    SLICE_X10Y40         FDCE                                         r  U_AA_Filter/g_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.449    14.790    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  U_AA_Filter/g_out_reg[2]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)        0.081    15.096    U_AA_Filter/g_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 U_AA_Filter/p11_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/g_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 1.738ns (25.017%)  route 5.209ns (74.983%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.567     5.088    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  U_AA_Filter/p11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  U_AA_Filter/p11_reg[2]/Q
                         net (fo=4, routed)           0.686     6.292    U_AA_Filter/p11_reg_n_0_[2]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.148     6.440 f  U_AA_Filter/r_out[3]_i_53/O
                         net (fo=2, routed)           0.590     7.031    U_AA_Filter/r_out[3]_i_53_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.328     7.359 r  U_AA_Filter/r_out[3]_i_38/O
                         net (fo=3, routed)           0.615     7.974    U_AA_Filter/r_out[3]_i_38_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.098 r  U_AA_Filter/r_out[3]_i_14/O
                         net (fo=5, routed)           0.692     8.790    U_AA_Filter/r_out[3]_i_14_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.914 f  U_AA_Filter/r_out[3]_i_48/O
                         net (fo=1, routed)           0.323     9.237    U_AA_Filter/r_out[3]_i_48_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  U_AA_Filter/r_out[3]_i_26/O
                         net (fo=3, routed)           0.604     9.965    U_AA_Filter/r_out[3]_i_26_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.089 r  U_AA_Filter/r_out[3]_i_7/O
                         net (fo=1, routed)           0.778    10.868    U_AA_Filter/r_out[3]_i_7_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I1_O)        0.124    10.992 r  U_AA_Filter/r_out[3]_i_2/O
                         net (fo=12, routed)          0.920    11.912    U_AA_Filter/r_out[3]_i_2_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.036 r  U_AA_Filter/g_out[1]_i_1/O
                         net (fo=1, routed)           0.000    12.036    U_AA_Filter/g_out[1]_i_1_n_0
    SLICE_X10Y40         FDCE                                         r  U_AA_Filter/g_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.449    14.790    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  U_AA_Filter/g_out_reg[1]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)        0.077    15.092    U_AA_Filter/g_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 U_AA_Filter/p11_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/g_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 1.738ns (25.104%)  route 5.185ns (74.896%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.567     5.088    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  U_AA_Filter/p11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  U_AA_Filter/p11_reg[2]/Q
                         net (fo=4, routed)           0.686     6.292    U_AA_Filter/p11_reg_n_0_[2]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.148     6.440 f  U_AA_Filter/r_out[3]_i_53/O
                         net (fo=2, routed)           0.590     7.031    U_AA_Filter/r_out[3]_i_53_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.328     7.359 r  U_AA_Filter/r_out[3]_i_38/O
                         net (fo=3, routed)           0.615     7.974    U_AA_Filter/r_out[3]_i_38_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.098 r  U_AA_Filter/r_out[3]_i_14/O
                         net (fo=5, routed)           0.692     8.790    U_AA_Filter/r_out[3]_i_14_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.914 f  U_AA_Filter/r_out[3]_i_48/O
                         net (fo=1, routed)           0.323     9.237    U_AA_Filter/r_out[3]_i_48_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  U_AA_Filter/r_out[3]_i_26/O
                         net (fo=3, routed)           0.604     9.965    U_AA_Filter/r_out[3]_i_26_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.089 r  U_AA_Filter/r_out[3]_i_7/O
                         net (fo=1, routed)           0.778    10.868    U_AA_Filter/r_out[3]_i_7_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I1_O)        0.124    10.992 r  U_AA_Filter/r_out[3]_i_2/O
                         net (fo=12, routed)          0.896    11.888    U_AA_Filter/r_out[3]_i_2_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I1_O)        0.124    12.012 r  U_AA_Filter/g_out[0]_i_1/O
                         net (fo=1, routed)           0.000    12.012    U_AA_Filter/g_out[0]_i_1_n_0
    SLICE_X10Y39         FDCE                                         r  U_AA_Filter/g_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.449    14.790    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  U_AA_Filter/g_out_reg[0]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y39         FDCE (Setup_fdce_C_D)        0.077    15.092    U_AA_Filter/g_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 U_AA_Filter/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/line0_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 1.304ns (19.082%)  route 5.530ns (80.918%))
  Logic Levels:           5  (LUT1=1 LUT3=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.558     5.079    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  U_AA_Filter/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  U_AA_Filter/x_cnt_reg[0]/Q
                         net (fo=210, routed)         0.952     6.487    U_AA_Filter/Q[0]
    SLICE_X9Y51          LUT1 (Prop_lut1_I0_O)        0.150     6.637 r  U_AA_Filter/line_buffer1_reg_0_63_0_2_i_7/O
                         net (fo=120, routed)         1.853     8.490    U_AA_Filter/line_buffer0_reg_192_255_0_2/ADDRC0
    SLICE_X14Y51         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326     8.816 r  U_AA_Filter/line_buffer0_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           1.138     9.954    U_AA_Filter/line_buffer0_reg_192_255_0_2_n_2
    SLICE_X13Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.078 r  U_AA_Filter/line1_data[2]_i_4/O
                         net (fo=1, routed)           0.648    10.726    U_AA_Filter/line1_data[2]_i_4_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I4_O)        0.124    10.850 r  U_AA_Filter/line1_data[2]_i_2/O
                         net (fo=2, routed)           0.938    11.789    U_AA_Filter/line0_data00_in[2]
    SLICE_X8Y43          LUT3 (Prop_lut3_I2_O)        0.124    11.913 r  U_AA_Filter/line0_data[2]_i_1/O
                         net (fo=1, routed)           0.000    11.913    U_AA_Filter/line0_data[2]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  U_AA_Filter/line0_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.450    14.791    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  U_AA_Filter/line0_data_reg[2]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.077    15.013    U_AA_Filter/line0_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 U_AA_Filter/p11_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/b_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 1.738ns (25.186%)  route 5.163ns (74.814%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.567     5.088    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  U_AA_Filter/p11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  U_AA_Filter/p11_reg[2]/Q
                         net (fo=4, routed)           0.686     6.292    U_AA_Filter/p11_reg_n_0_[2]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.148     6.440 f  U_AA_Filter/r_out[3]_i_53/O
                         net (fo=2, routed)           0.590     7.031    U_AA_Filter/r_out[3]_i_53_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.328     7.359 r  U_AA_Filter/r_out[3]_i_38/O
                         net (fo=3, routed)           0.615     7.974    U_AA_Filter/r_out[3]_i_38_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.098 r  U_AA_Filter/r_out[3]_i_14/O
                         net (fo=5, routed)           0.692     8.790    U_AA_Filter/r_out[3]_i_14_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.914 f  U_AA_Filter/r_out[3]_i_48/O
                         net (fo=1, routed)           0.323     9.237    U_AA_Filter/r_out[3]_i_48_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.361 r  U_AA_Filter/r_out[3]_i_26/O
                         net (fo=3, routed)           0.604     9.965    U_AA_Filter/r_out[3]_i_26_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.124    10.089 r  U_AA_Filter/r_out[3]_i_7/O
                         net (fo=1, routed)           0.778    10.868    U_AA_Filter/r_out[3]_i_7_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I1_O)        0.124    10.992 r  U_AA_Filter/r_out[3]_i_2/O
                         net (fo=12, routed)          0.873    11.865    U_AA_Filter/r_out[3]_i_2_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.989 r  U_AA_Filter/b_out[2]_i_1/O
                         net (fo=1, routed)           0.000    11.989    U_AA_Filter/b_out[2]_i_1_n_0
    SLICE_X12Y38         FDCE                                         r  U_AA_Filter/b_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.447    14.788    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  U_AA_Filter/b_out_reg[2]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X12Y38         FDCE (Setup_fdce_C_D)        0.077    15.104    U_AA_Filter/b_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  3.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_AA_Filter/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.969%)  route 0.287ns (67.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.565     1.448    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  U_AA_Filter/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_AA_Filter/x_cnt_reg[0]/Q
                         net (fo=210, routed)         0.287     1.876    U_AA_Filter/line_buffer0_reg_192_255_6_8/ADDRD0
    SLICE_X14Y50         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.834     1.962    U_AA_Filter/line_buffer0_reg_192_255_6_8/WCLK
    SLICE_X14Y50         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMA/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X14Y50         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.774    U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_AA_Filter/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.969%)  route 0.287ns (67.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.565     1.448    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  U_AA_Filter/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_AA_Filter/x_cnt_reg[0]/Q
                         net (fo=210, routed)         0.287     1.876    U_AA_Filter/line_buffer0_reg_192_255_6_8/ADDRD0
    SLICE_X14Y50         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.834     1.962    U_AA_Filter/line_buffer0_reg_192_255_6_8/WCLK
    SLICE_X14Y50         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMB/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X14Y50         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.774    U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_AA_Filter/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.969%)  route 0.287ns (67.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.565     1.448    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  U_AA_Filter/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_AA_Filter/x_cnt_reg[0]/Q
                         net (fo=210, routed)         0.287     1.876    U_AA_Filter/line_buffer0_reg_192_255_6_8/ADDRD0
    SLICE_X14Y50         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.834     1.962    U_AA_Filter/line_buffer0_reg_192_255_6_8/WCLK
    SLICE_X14Y50         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMC/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X14Y50         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.774    U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_AA_Filter/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.969%)  route 0.287ns (67.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.565     1.448    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  U_AA_Filter/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_AA_Filter/x_cnt_reg[0]/Q
                         net (fo=210, routed)         0.287     1.876    U_AA_Filter/line_buffer0_reg_192_255_6_8/ADDRD0
    SLICE_X14Y50         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.834     1.962    U_AA_Filter/line_buffer0_reg_192_255_6_8/WCLK
    SLICE_X14Y50         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMD/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X14Y50         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.774    U_AA_Filter/line_buffer0_reg_192_255_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_AA_Filter/x_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.826%)  route 0.188ns (57.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.565     1.448    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  U_AA_Filter/x_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_AA_Filter/x_cnt_reg[4]/Q
                         net (fo=204, routed)         0.188     1.777    U_AA_Filter/line_buffer0_reg_192_255_3_5/ADDRD4
    SLICE_X10Y51         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.834     1.962    U_AA_Filter/line_buffer0_reg_192_255_3_5/WCLK
    SLICE_X10Y51         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMA/CLK
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y51         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.661    U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_AA_Filter/x_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.826%)  route 0.188ns (57.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.565     1.448    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  U_AA_Filter/x_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_AA_Filter/x_cnt_reg[4]/Q
                         net (fo=204, routed)         0.188     1.777    U_AA_Filter/line_buffer0_reg_192_255_3_5/ADDRD4
    SLICE_X10Y51         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.834     1.962    U_AA_Filter/line_buffer0_reg_192_255_3_5/WCLK
    SLICE_X10Y51         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMB/CLK
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y51         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.661    U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_AA_Filter/x_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.826%)  route 0.188ns (57.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.565     1.448    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  U_AA_Filter/x_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_AA_Filter/x_cnt_reg[4]/Q
                         net (fo=204, routed)         0.188     1.777    U_AA_Filter/line_buffer0_reg_192_255_3_5/ADDRD4
    SLICE_X10Y51         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.834     1.962    U_AA_Filter/line_buffer0_reg_192_255_3_5/WCLK
    SLICE_X10Y51         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMC/CLK
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y51         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.661    U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_AA_Filter/x_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.826%)  route 0.188ns (57.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.565     1.448    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  U_AA_Filter/x_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_AA_Filter/x_cnt_reg[4]/Q
                         net (fo=204, routed)         0.188     1.777    U_AA_Filter/line_buffer0_reg_192_255_3_5/ADDRD4
    SLICE_X10Y51         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.834     1.962    U_AA_Filter/line_buffer0_reg_192_255_3_5/WCLK
    SLICE_X10Y51         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMD/CLK
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y51         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.661    U_AA_Filter/line_buffer0_reg_192_255_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_Upscale/v_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/y_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.726%)  route 0.320ns (63.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.567     1.450    U_Upscale/clk_IBUF_BUFG
    SLICE_X11Y48         FDPE                                         r  U_Upscale/v_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.591 f  U_Upscale/v_sync_o_reg/Q
                         net (fo=21, routed)          0.320     1.912    U_Upscale/Vsync_OBUF
    SLICE_X14Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.957 r  U_Upscale/y_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.957    U_AA_Filter/y_cnt_reg[0]_1[0]
    SLICE_X14Y53         FDCE                                         r  U_AA_Filter/y_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.833     1.961    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X14Y53         FDCE                                         r  U_AA_Filter/y_cnt_reg[0]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X14Y53         FDCE (Hold_fdce_C_D)         0.121     1.838    U_AA_Filter/y_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_AA_Filter/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_AA_Filter/line_buffer0_reg_128_191_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.556%)  route 0.234ns (62.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.565     1.448    U_AA_Filter/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  U_AA_Filter/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_AA_Filter/x_cnt_reg[3]/Q
                         net (fo=205, routed)         0.234     1.824    U_AA_Filter/line_buffer0_reg_128_191_3_5/ADDRD3
    SLICE_X10Y50         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_128_191_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.834     1.962    U_AA_Filter/line_buffer0_reg_128_191_3_5/WCLK
    SLICE_X10Y50         RAMD64E                                      r  U_AA_Filter/line_buffer0_reg_128_191_3_5/RAMA/CLK
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y50         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.704    U_AA_Filter/line_buffer0_reg_128_191_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   U_Frame_Buffer/mem_reg_1_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   U_Frame_Buffer/mem_reg_1_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14  U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  U_Frame_Buffer/mem_reg_1_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   U_Frame_Buffer/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  U_Frame_Buffer/mem_reg_1_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y51  U_AA_Filter/line_buffer0_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y51  U_AA_Filter/line_buffer0_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y51  U_AA_Filter/line_buffer0_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y51  U_AA_Filter/line_buffer0_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y50   U_AA_Filter/line_buffer0_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y50   U_AA_Filter/line_buffer0_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y50   U_AA_Filter/line_buffer0_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y50   U_AA_Filter/line_buffer0_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y50  U_AA_Filter/line_buffer0_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y50  U_AA_Filter/line_buffer0_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y53  U_AA_Filter/line_buffer0_reg_128_191_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y53  U_AA_Filter/line_buffer0_reg_128_191_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y53  U_AA_Filter/line_buffer0_reg_128_191_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y53  U_AA_Filter/line_buffer0_reg_128_191_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y53  U_AA_Filter/line_buffer0_reg_192_255_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y53  U_AA_Filter/line_buffer0_reg_192_255_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y53  U_AA_Filter/line_buffer0_reg_192_255_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y53  U_AA_Filter/line_buffer0_reg_192_255_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y53   U_AA_Filter/line_buffer0_reg_64_127_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y53   U_AA_Filter/line_buffer0_reg_64_127_9_11/RAMB/CLK



