
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mv_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004028a8 <.init>:
  4028a8:	stp	x29, x30, [sp, #-16]!
  4028ac:	mov	x29, sp
  4028b0:	bl	403878 <__fxstatat@plt+0x788>
  4028b4:	ldp	x29, x30, [sp], #16
  4028b8:	ret

Disassembly of section .plt:

00000000004028c0 <mbrtowc@plt-0x20>:
  4028c0:	stp	x16, x30, [sp, #-16]!
  4028c4:	adrp	x16, 42e000 <__fxstatat@plt+0x2af10>
  4028c8:	ldr	x17, [x16, #4088]
  4028cc:	add	x16, x16, #0xff8
  4028d0:	br	x17
  4028d4:	nop
  4028d8:	nop
  4028dc:	nop

00000000004028e0 <mbrtowc@plt>:
  4028e0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4028e4:	ldr	x17, [x16]
  4028e8:	add	x16, x16, #0x0
  4028ec:	br	x17

00000000004028f0 <memcpy@plt>:
  4028f0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4028f4:	ldr	x17, [x16, #8]
  4028f8:	add	x16, x16, #0x8
  4028fc:	br	x17

0000000000402900 <memmove@plt>:
  402900:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402904:	ldr	x17, [x16, #16]
  402908:	add	x16, x16, #0x10
  40290c:	br	x17

0000000000402910 <_exit@plt>:
  402910:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402914:	ldr	x17, [x16, #24]
  402918:	add	x16, x16, #0x18
  40291c:	br	x17

0000000000402920 <strlen@plt>:
  402920:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402924:	ldr	x17, [x16, #32]
  402928:	add	x16, x16, #0x20
  40292c:	br	x17

0000000000402930 <acl_set_fd@plt>:
  402930:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402934:	ldr	x17, [x16, #40]
  402938:	add	x16, x16, #0x28
  40293c:	br	x17

0000000000402940 <exit@plt>:
  402940:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402944:	ldr	x17, [x16, #48]
  402948:	add	x16, x16, #0x30
  40294c:	br	x17

0000000000402950 <error@plt>:
  402950:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402954:	ldr	x17, [x16, #56]
  402958:	add	x16, x16, #0x38
  40295c:	br	x17

0000000000402960 <fchdir@plt>:
  402960:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402964:	ldr	x17, [x16, #64]
  402968:	add	x16, x16, #0x40
  40296c:	br	x17

0000000000402970 <rpmatch@plt>:
  402970:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402974:	ldr	x17, [x16, #72]
  402978:	add	x16, x16, #0x48
  40297c:	br	x17

0000000000402980 <acl_entries@plt>:
  402980:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402984:	ldr	x17, [x16, #80]
  402988:	add	x16, x16, #0x50
  40298c:	br	x17

0000000000402990 <geteuid@plt>:
  402990:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402994:	ldr	x17, [x16, #88]
  402998:	add	x16, x16, #0x58
  40299c:	br	x17

00000000004029a0 <__xmknod@plt>:
  4029a0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4029a4:	ldr	x17, [x16, #96]
  4029a8:	add	x16, x16, #0x60
  4029ac:	br	x17

00000000004029b0 <linkat@plt>:
  4029b0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4029b4:	ldr	x17, [x16, #104]
  4029b8:	add	x16, x16, #0x68
  4029bc:	br	x17

00000000004029c0 <readlink@plt>:
  4029c0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4029c4:	ldr	x17, [x16, #112]
  4029c8:	add	x16, x16, #0x70
  4029cc:	br	x17

00000000004029d0 <getuid@plt>:
  4029d0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4029d4:	ldr	x17, [x16, #120]
  4029d8:	add	x16, x16, #0x78
  4029dc:	br	x17

00000000004029e0 <opendir@plt>:
  4029e0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4029e4:	ldr	x17, [x16, #128]
  4029e8:	add	x16, x16, #0x80
  4029ec:	br	x17

00000000004029f0 <__cxa_atexit@plt>:
  4029f0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4029f4:	ldr	x17, [x16, #136]
  4029f8:	add	x16, x16, #0x88
  4029fc:	br	x17

0000000000402a00 <unlinkat@plt>:
  402a00:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402a04:	ldr	x17, [x16, #144]
  402a08:	add	x16, x16, #0x90
  402a0c:	br	x17

0000000000402a10 <clock_gettime@plt>:
  402a10:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402a14:	ldr	x17, [x16, #152]
  402a18:	add	x16, x16, #0x98
  402a1c:	br	x17

0000000000402a20 <qsort@plt>:
  402a20:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402a24:	ldr	x17, [x16, #160]
  402a28:	add	x16, x16, #0xa0
  402a2c:	br	x17

0000000000402a30 <setvbuf@plt>:
  402a30:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402a34:	ldr	x17, [x16, #168]
  402a38:	add	x16, x16, #0xa8
  402a3c:	br	x17

0000000000402a40 <pathconf@plt>:
  402a40:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402a44:	ldr	x17, [x16, #176]
  402a48:	add	x16, x16, #0xb0
  402a4c:	br	x17

0000000000402a50 <euidaccess@plt>:
  402a50:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402a54:	ldr	x17, [x16, #184]
  402a58:	add	x16, x16, #0xb8
  402a5c:	br	x17

0000000000402a60 <lseek@plt>:
  402a60:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402a64:	ldr	x17, [x16, #192]
  402a68:	add	x16, x16, #0xc0
  402a6c:	br	x17

0000000000402a70 <mkfifo@plt>:
  402a70:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402a74:	ldr	x17, [x16, #200]
  402a78:	add	x16, x16, #0xc8
  402a7c:	br	x17

0000000000402a80 <__fpending@plt>:
  402a80:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402a84:	ldr	x17, [x16, #208]
  402a88:	add	x16, x16, #0xd0
  402a8c:	br	x17

0000000000402a90 <stpcpy@plt>:
  402a90:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402a94:	ldr	x17, [x16, #216]
  402a98:	add	x16, x16, #0xd8
  402a9c:	br	x17

0000000000402aa0 <fileno@plt>:
  402aa0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402aa4:	ldr	x17, [x16, #224]
  402aa8:	add	x16, x16, #0xe0
  402aac:	br	x17

0000000000402ab0 <acl_delete_def_file@plt>:
  402ab0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402ab4:	ldr	x17, [x16, #232]
  402ab8:	add	x16, x16, #0xe8
  402abc:	br	x17

0000000000402ac0 <fclose@plt>:
  402ac0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402ac4:	ldr	x17, [x16, #240]
  402ac8:	add	x16, x16, #0xf0
  402acc:	br	x17

0000000000402ad0 <getpid@plt>:
  402ad0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402ad4:	ldr	x17, [x16, #248]
  402ad8:	add	x16, x16, #0xf8
  402adc:	br	x17

0000000000402ae0 <nl_langinfo@plt>:
  402ae0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402ae4:	ldr	x17, [x16, #256]
  402ae8:	add	x16, x16, #0x100
  402aec:	br	x17

0000000000402af0 <fopen@plt>:
  402af0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402af4:	ldr	x17, [x16, #264]
  402af8:	add	x16, x16, #0x108
  402afc:	br	x17

0000000000402b00 <malloc@plt>:
  402b00:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402b04:	ldr	x17, [x16, #272]
  402b08:	add	x16, x16, #0x110
  402b0c:	br	x17

0000000000402b10 <futimesat@plt>:
  402b10:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402b14:	ldr	x17, [x16, #280]
  402b18:	add	x16, x16, #0x118
  402b1c:	br	x17

0000000000402b20 <chmod@plt>:
  402b20:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402b24:	ldr	x17, [x16, #288]
  402b28:	add	x16, x16, #0x120
  402b2c:	br	x17

0000000000402b30 <open@plt>:
  402b30:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402b34:	ldr	x17, [x16, #296]
  402b38:	add	x16, x16, #0x128
  402b3c:	br	x17

0000000000402b40 <__vasprintf_chk@plt>:
  402b40:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402b44:	ldr	x17, [x16, #304]
  402b48:	add	x16, x16, #0x130
  402b4c:	br	x17

0000000000402b50 <getppid@plt>:
  402b50:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402b54:	ldr	x17, [x16, #312]
  402b58:	add	x16, x16, #0x138
  402b5c:	br	x17

0000000000402b60 <futimens@plt>:
  402b60:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402b64:	ldr	x17, [x16, #320]
  402b68:	add	x16, x16, #0x140
  402b6c:	br	x17

0000000000402b70 <strncmp@plt>:
  402b70:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402b74:	ldr	x17, [x16, #328]
  402b78:	add	x16, x16, #0x148
  402b7c:	br	x17

0000000000402b80 <bindtextdomain@plt>:
  402b80:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402b84:	ldr	x17, [x16, #336]
  402b88:	add	x16, x16, #0x150
  402b8c:	br	x17

0000000000402b90 <__libc_start_main@plt>:
  402b90:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402b94:	ldr	x17, [x16, #344]
  402b98:	add	x16, x16, #0x158
  402b9c:	br	x17

0000000000402ba0 <__printf_chk@plt>:
  402ba0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402ba4:	ldr	x17, [x16, #352]
  402ba8:	add	x16, x16, #0x160
  402bac:	br	x17

0000000000402bb0 <acl_get_tag_type@plt>:
  402bb0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402bb4:	ldr	x17, [x16, #360]
  402bb8:	add	x16, x16, #0x168
  402bbc:	br	x17

0000000000402bc0 <fstatfs@plt>:
  402bc0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402bc4:	ldr	x17, [x16, #368]
  402bc8:	add	x16, x16, #0x170
  402bcc:	br	x17

0000000000402bd0 <memset@plt>:
  402bd0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402bd4:	ldr	x17, [x16, #376]
  402bd8:	add	x16, x16, #0x178
  402bdc:	br	x17

0000000000402be0 <fdopen@plt>:
  402be0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402be4:	ldr	x17, [x16, #384]
  402be8:	add	x16, x16, #0x180
  402bec:	br	x17

0000000000402bf0 <gettimeofday@plt>:
  402bf0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402bf4:	ldr	x17, [x16, #392]
  402bf8:	add	x16, x16, #0x188
  402bfc:	br	x17

0000000000402c00 <fchmod@plt>:
  402c00:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402c04:	ldr	x17, [x16, #400]
  402c08:	add	x16, x16, #0x190
  402c0c:	br	x17

0000000000402c10 <calloc@plt>:
  402c10:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402c14:	ldr	x17, [x16, #408]
  402c18:	add	x16, x16, #0x198
  402c1c:	br	x17

0000000000402c20 <readdir@plt>:
  402c20:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402c24:	ldr	x17, [x16, #416]
  402c28:	add	x16, x16, #0x1a0
  402c2c:	br	x17

0000000000402c30 <realloc@plt>:
  402c30:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402c34:	ldr	x17, [x16, #424]
  402c38:	add	x16, x16, #0x1a8
  402c3c:	br	x17

0000000000402c40 <acl_set_file@plt>:
  402c40:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402c44:	ldr	x17, [x16, #432]
  402c48:	add	x16, x16, #0x1b0
  402c4c:	br	x17

0000000000402c50 <getpagesize@plt>:
  402c50:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402c54:	ldr	x17, [x16, #440]
  402c58:	add	x16, x16, #0x1b8
  402c5c:	br	x17

0000000000402c60 <acl_from_mode@plt>:
  402c60:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402c64:	ldr	x17, [x16, #448]
  402c68:	add	x16, x16, #0x1c0
  402c6c:	br	x17

0000000000402c70 <acl_get_fd@plt>:
  402c70:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402c74:	ldr	x17, [x16, #456]
  402c78:	add	x16, x16, #0x1c8
  402c7c:	br	x17

0000000000402c80 <closedir@plt>:
  402c80:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402c84:	ldr	x17, [x16, #464]
  402c88:	add	x16, x16, #0x1d0
  402c8c:	br	x17

0000000000402c90 <close@plt>:
  402c90:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402c94:	ldr	x17, [x16, #472]
  402c98:	add	x16, x16, #0x1d8
  402c9c:	br	x17

0000000000402ca0 <strrchr@plt>:
  402ca0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402ca4:	ldr	x17, [x16, #480]
  402ca8:	add	x16, x16, #0x1e0
  402cac:	br	x17

0000000000402cb0 <__gmon_start__@plt>:
  402cb0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402cb4:	ldr	x17, [x16, #488]
  402cb8:	add	x16, x16, #0x1e8
  402cbc:	br	x17

0000000000402cc0 <fdopendir@plt>:
  402cc0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402cc4:	ldr	x17, [x16, #496]
  402cc8:	add	x16, x16, #0x1f0
  402ccc:	br	x17

0000000000402cd0 <write@plt>:
  402cd0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402cd4:	ldr	x17, [x16, #504]
  402cd8:	add	x16, x16, #0x1f8
  402cdc:	br	x17

0000000000402ce0 <abort@plt>:
  402ce0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402ce4:	ldr	x17, [x16, #512]
  402ce8:	add	x16, x16, #0x200
  402cec:	br	x17

0000000000402cf0 <posix_fadvise@plt>:
  402cf0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402cf4:	ldr	x17, [x16, #520]
  402cf8:	add	x16, x16, #0x208
  402cfc:	br	x17

0000000000402d00 <mbsinit@plt>:
  402d00:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402d04:	ldr	x17, [x16, #528]
  402d08:	add	x16, x16, #0x210
  402d0c:	br	x17

0000000000402d10 <__overflow@plt>:
  402d10:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402d14:	ldr	x17, [x16, #536]
  402d18:	add	x16, x16, #0x218
  402d1c:	br	x17

0000000000402d20 <fpathconf@plt>:
  402d20:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402d24:	ldr	x17, [x16, #544]
  402d28:	add	x16, x16, #0x220
  402d2c:	br	x17

0000000000402d30 <fread_unlocked@plt>:
  402d30:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402d34:	ldr	x17, [x16, #552]
  402d38:	add	x16, x16, #0x228
  402d3c:	br	x17

0000000000402d40 <canonicalize_file_name@plt>:
  402d40:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402d44:	ldr	x17, [x16, #560]
  402d48:	add	x16, x16, #0x230
  402d4c:	br	x17

0000000000402d50 <memcmp@plt>:
  402d50:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402d54:	ldr	x17, [x16, #568]
  402d58:	add	x16, x16, #0x238
  402d5c:	br	x17

0000000000402d60 <textdomain@plt>:
  402d60:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402d64:	ldr	x17, [x16, #576]
  402d68:	add	x16, x16, #0x240
  402d6c:	br	x17

0000000000402d70 <getopt_long@plt>:
  402d70:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402d74:	ldr	x17, [x16, #584]
  402d78:	add	x16, x16, #0x248
  402d7c:	br	x17

0000000000402d80 <__fprintf_chk@plt>:
  402d80:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402d84:	ldr	x17, [x16, #592]
  402d88:	add	x16, x16, #0x250
  402d8c:	br	x17

0000000000402d90 <strcmp@plt>:
  402d90:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402d94:	ldr	x17, [x16, #600]
  402d98:	add	x16, x16, #0x258
  402d9c:	br	x17

0000000000402da0 <__ctype_b_loc@plt>:
  402da0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402da4:	ldr	x17, [x16, #608]
  402da8:	add	x16, x16, #0x260
  402dac:	br	x17

0000000000402db0 <rewinddir@plt>:
  402db0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402db4:	ldr	x17, [x16, #616]
  402db8:	add	x16, x16, #0x268
  402dbc:	br	x17

0000000000402dc0 <rmdir@plt>:
  402dc0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402dc4:	ldr	x17, [x16, #624]
  402dc8:	add	x16, x16, #0x270
  402dcc:	br	x17

0000000000402dd0 <lchown@plt>:
  402dd0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402dd4:	ldr	x17, [x16, #632]
  402dd8:	add	x16, x16, #0x278
  402ddc:	br	x17

0000000000402de0 <acl_get_file@plt>:
  402de0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402de4:	ldr	x17, [x16, #640]
  402de8:	add	x16, x16, #0x280
  402dec:	br	x17

0000000000402df0 <fseeko@plt>:
  402df0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402df4:	ldr	x17, [x16, #648]
  402df8:	add	x16, x16, #0x288
  402dfc:	br	x17

0000000000402e00 <free@plt>:
  402e00:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402e04:	ldr	x17, [x16, #656]
  402e08:	add	x16, x16, #0x290
  402e0c:	br	x17

0000000000402e10 <renameat2@plt>:
  402e10:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402e14:	ldr	x17, [x16, #664]
  402e18:	add	x16, x16, #0x298
  402e1c:	br	x17

0000000000402e20 <__ctype_get_mb_cur_max@plt>:
  402e20:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402e24:	ldr	x17, [x16, #672]
  402e28:	add	x16, x16, #0x2a0
  402e2c:	br	x17

0000000000402e30 <getgid@plt>:
  402e30:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402e34:	ldr	x17, [x16, #680]
  402e38:	add	x16, x16, #0x2a8
  402e3c:	br	x17

0000000000402e40 <attr_copy_fd@plt>:
  402e40:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402e44:	ldr	x17, [x16, #688]
  402e48:	add	x16, x16, #0x2b0
  402e4c:	br	x17

0000000000402e50 <renameat@plt>:
  402e50:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402e54:	ldr	x17, [x16, #696]
  402e58:	add	x16, x16, #0x2b8
  402e5c:	br	x17

0000000000402e60 <mempcpy@plt>:
  402e60:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402e64:	ldr	x17, [x16, #704]
  402e68:	add	x16, x16, #0x2c0
  402e6c:	br	x17

0000000000402e70 <acl_get_entry@plt>:
  402e70:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402e74:	ldr	x17, [x16, #712]
  402e78:	add	x16, x16, #0x2c8
  402e7c:	br	x17

0000000000402e80 <strspn@plt>:
  402e80:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402e84:	ldr	x17, [x16, #720]
  402e88:	add	x16, x16, #0x2d0
  402e8c:	br	x17

0000000000402e90 <utimensat@plt>:
  402e90:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402e94:	ldr	x17, [x16, #728]
  402e98:	add	x16, x16, #0x2d8
  402e9c:	br	x17

0000000000402ea0 <rename@plt>:
  402ea0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402ea4:	ldr	x17, [x16, #736]
  402ea8:	add	x16, x16, #0x2e0
  402eac:	br	x17

0000000000402eb0 <fwrite@plt>:
  402eb0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402eb4:	ldr	x17, [x16, #744]
  402eb8:	add	x16, x16, #0x2e8
  402ebc:	br	x17

0000000000402ec0 <__read_chk@plt>:
  402ec0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402ec4:	ldr	x17, [x16, #752]
  402ec8:	add	x16, x16, #0x2f0
  402ecc:	br	x17

0000000000402ed0 <fcntl@plt>:
  402ed0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402ed4:	ldr	x17, [x16, #760]
  402ed8:	add	x16, x16, #0x2f8
  402edc:	br	x17

0000000000402ee0 <attr_copy_file@plt>:
  402ee0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402ee4:	ldr	x17, [x16, #768]
  402ee8:	add	x16, x16, #0x300
  402eec:	br	x17

0000000000402ef0 <fflush@plt>:
  402ef0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402ef4:	ldr	x17, [x16, #776]
  402ef8:	add	x16, x16, #0x308
  402efc:	br	x17

0000000000402f00 <attr_copy_check_permissions@plt>:
  402f00:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402f04:	ldr	x17, [x16, #784]
  402f08:	add	x16, x16, #0x310
  402f0c:	br	x17

0000000000402f10 <strcpy@plt>:
  402f10:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402f14:	ldr	x17, [x16, #792]
  402f18:	add	x16, x16, #0x318
  402f1c:	br	x17

0000000000402f20 <dirfd@plt>:
  402f20:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402f24:	ldr	x17, [x16, #800]
  402f28:	add	x16, x16, #0x320
  402f2c:	br	x17

0000000000402f30 <__explicit_bzero_chk@plt>:
  402f30:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402f34:	ldr	x17, [x16, #808]
  402f38:	add	x16, x16, #0x328
  402f3c:	br	x17

0000000000402f40 <__lxstat@plt>:
  402f40:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402f44:	ldr	x17, [x16, #816]
  402f48:	add	x16, x16, #0x330
  402f4c:	br	x17

0000000000402f50 <read@plt>:
  402f50:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402f54:	ldr	x17, [x16, #824]
  402f58:	add	x16, x16, #0x338
  402f5c:	br	x17

0000000000402f60 <isatty@plt>:
  402f60:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402f64:	ldr	x17, [x16, #832]
  402f68:	add	x16, x16, #0x340
  402f6c:	br	x17

0000000000402f70 <utimes@plt>:
  402f70:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402f74:	ldr	x17, [x16, #840]
  402f78:	add	x16, x16, #0x348
  402f7c:	br	x17

0000000000402f80 <__fxstat@plt>:
  402f80:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402f84:	ldr	x17, [x16, #848]
  402f88:	add	x16, x16, #0x350
  402f8c:	br	x17

0000000000402f90 <dcgettext@plt>:
  402f90:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402f94:	ldr	x17, [x16, #856]
  402f98:	add	x16, x16, #0x358
  402f9c:	br	x17

0000000000402fa0 <fputs_unlocked@plt>:
  402fa0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402fa4:	ldr	x17, [x16, #864]
  402fa8:	add	x16, x16, #0x360
  402fac:	br	x17

0000000000402fb0 <__freading@plt>:
  402fb0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402fb4:	ldr	x17, [x16, #872]
  402fb8:	add	x16, x16, #0x368
  402fbc:	br	x17

0000000000402fc0 <ftruncate@plt>:
  402fc0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402fc4:	ldr	x17, [x16, #880]
  402fc8:	add	x16, x16, #0x370
  402fcc:	br	x17

0000000000402fd0 <symlinkat@plt>:
  402fd0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402fd4:	ldr	x17, [x16, #888]
  402fd8:	add	x16, x16, #0x378
  402fdc:	br	x17

0000000000402fe0 <fallocate@plt>:
  402fe0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402fe4:	ldr	x17, [x16, #896]
  402fe8:	add	x16, x16, #0x380
  402fec:	br	x17

0000000000402ff0 <iswprint@plt>:
  402ff0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  402ff4:	ldr	x17, [x16, #904]
  402ff8:	add	x16, x16, #0x388
  402ffc:	br	x17

0000000000403000 <umask@plt>:
  403000:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  403004:	ldr	x17, [x16, #912]
  403008:	add	x16, x16, #0x390
  40300c:	br	x17

0000000000403010 <faccessat@plt>:
  403010:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  403014:	ldr	x17, [x16, #920]
  403018:	add	x16, x16, #0x398
  40301c:	br	x17

0000000000403020 <openat@plt>:
  403020:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  403024:	ldr	x17, [x16, #928]
  403028:	add	x16, x16, #0x3a0
  40302c:	br	x17

0000000000403030 <__assert_fail@plt>:
  403030:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  403034:	ldr	x17, [x16, #936]
  403038:	add	x16, x16, #0x3a8
  40303c:	br	x17

0000000000403040 <__errno_location@plt>:
  403040:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  403044:	ldr	x17, [x16, #944]
  403048:	add	x16, x16, #0x3b0
  40304c:	br	x17

0000000000403050 <getenv@plt>:
  403050:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  403054:	ldr	x17, [x16, #952]
  403058:	add	x16, x16, #0x3b8
  40305c:	br	x17

0000000000403060 <__xstat@plt>:
  403060:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  403064:	ldr	x17, [x16, #960]
  403068:	add	x16, x16, #0x3c0
  40306c:	br	x17

0000000000403070 <__getdelim@plt>:
  403070:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  403074:	ldr	x17, [x16, #968]
  403078:	add	x16, x16, #0x3c8
  40307c:	br	x17

0000000000403080 <unlink@plt>:
  403080:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  403084:	ldr	x17, [x16, #976]
  403088:	add	x16, x16, #0x3d0
  40308c:	br	x17

0000000000403090 <fchown@plt>:
  403090:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  403094:	ldr	x17, [x16, #984]
  403098:	add	x16, x16, #0x3d8
  40309c:	br	x17

00000000004030a0 <mkdir@plt>:
  4030a0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4030a4:	ldr	x17, [x16, #992]
  4030a8:	add	x16, x16, #0x3e0
  4030ac:	br	x17

00000000004030b0 <error_at_line@plt>:
  4030b0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4030b4:	ldr	x17, [x16, #1000]
  4030b8:	add	x16, x16, #0x3e8
  4030bc:	br	x17

00000000004030c0 <ioctl@plt>:
  4030c0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4030c4:	ldr	x17, [x16, #1008]
  4030c8:	add	x16, x16, #0x3f0
  4030cc:	br	x17

00000000004030d0 <setlocale@plt>:
  4030d0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4030d4:	ldr	x17, [x16, #1016]
  4030d8:	add	x16, x16, #0x3f8
  4030dc:	br	x17

00000000004030e0 <acl_free@plt>:
  4030e0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4030e4:	ldr	x17, [x16, #1024]
  4030e8:	add	x16, x16, #0x400
  4030ec:	br	x17

00000000004030f0 <__fxstatat@plt>:
  4030f0:	adrp	x16, 42f000 <__fxstatat@plt+0x2bf10>
  4030f4:	ldr	x17, [x16, #1032]
  4030f8:	add	x16, x16, #0x408
  4030fc:	br	x17

Disassembly of section .text:

0000000000403100 <.text>:
  403100:	stp	x29, x30, [sp, #-320]!
  403104:	mov	x29, sp
  403108:	stp	x19, x20, [sp, #16]
  40310c:	mov	w19, w0
  403110:	mov	x20, x1
  403114:	ldr	x0, [x1]
  403118:	stp	x21, x22, [sp, #32]
  40311c:	adrp	x21, 418000 <__fxstatat@plt+0x14f10>
  403120:	stp	x23, x24, [sp, #48]
  403124:	add	x21, x21, #0x220
  403128:	mov	w22, #0x1                   	// #1
  40312c:	stp	x25, x26, [sp, #64]
  403130:	adrp	x24, 418000 <__fxstatat@plt+0x14f10>
  403134:	add	x24, x24, #0xe50
  403138:	stp	x27, x28, [sp, #80]
  40313c:	bl	40ca70 <__fxstatat@plt+0x9980>
  403140:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  403144:	mov	w0, #0x6                   	// #6
  403148:	add	x1, x1, #0x120
  40314c:	bl	4030d0 <setlocale@plt>
  403150:	mov	w25, #0x0                   	// #0
  403154:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403158:	add	x1, x1, #0xbc0
  40315c:	mov	x0, x21
  403160:	bl	402b80 <bindtextdomain@plt>
  403164:	mov	x0, x21
  403168:	adrp	x21, 418000 <__fxstatat@plt+0x14f10>
  40316c:	bl	402d60 <textdomain@plt>
  403170:	add	x21, x21, #0xc68
  403174:	adrp	x0, 40a000 <__fxstatat@plt+0x6f10>
  403178:	add	x0, x0, #0xad0
  40317c:	bl	4181d0 <__fxstatat@plt+0x150e0>
  403180:	mov	x23, #0x0                   	// #0
  403184:	add	x0, sp, #0x70
  403188:	bl	405888 <__fxstatat@plt+0x2798>
  40318c:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403190:	adrp	x0, 418000 <__fxstatat@plt+0x14f10>
  403194:	str	wzr, [sp, #132]
  403198:	mov	x27, #0x0                   	// #0
  40319c:	ldr	q1, [x0, #3632]
  4031a0:	mov	w0, #0x0                   	// #0
  4031a4:	ldr	q0, [x1, #3648]
  4031a8:	strh	w22, [sp, #136]
  4031ac:	stur	q1, [sp, #140]
  4031b0:	mov	x28, #0x0                   	// #0
  4031b4:	mov	w26, #0x0                   	// #0
  4031b8:	stur	q0, [sp, #116]
  4031bc:	strb	wzr, [sp, #156]
  4031c0:	str	w22, [sp, #168]
  4031c4:	bl	402f60 <isatty@plt>
  4031c8:	add	x22, x24, #0x78
  4031cc:	cmp	w0, #0x0
  4031d0:	cset	w0, ne  // ne = any
  4031d4:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  4031d8:	add	x1, x1, #0x4e0
  4031dc:	str	x1, [sp, #104]
  4031e0:	sturh	wzr, [sp, #157]
  4031e4:	strb	w0, [sp, #159]
  4031e8:	strb	wzr, [sp, #160]
  4031ec:	stp	xzr, xzr, [sp, #176]
  4031f0:	mov	x3, x22
  4031f4:	mov	x2, x21
  4031f8:	mov	x1, x20
  4031fc:	mov	w0, w19
  403200:	mov	x4, #0x0                   	// #0
  403204:	bl	402d70 <getopt_long@plt>
  403208:	cmn	w0, #0x1
  40320c:	b.eq	403288 <__fxstatat@plt+0x198>  // b.none
  403210:	cmp	w0, #0x66
  403214:	b.eq	403460 <__fxstatat@plt+0x370>  // b.none
  403218:	b.le	4033b4 <__fxstatat@plt+0x2c4>
  40321c:	cmp	w0, #0x75
  403220:	b.eq	403478 <__fxstatat@plt+0x388>  // b.none
  403224:	b.gt	4033fc <__fxstatat@plt+0x30c>
  403228:	cmp	w0, #0x6e
  40322c:	b.eq	40346c <__fxstatat@plt+0x37c>  // b.none
  403230:	cmp	w0, #0x74
  403234:	b.ne	4033e8 <__fxstatat@plt+0x2f8>  // b.any
  403238:	cbnz	x23, 4036f4 <__fxstatat@plt+0x604>
  40323c:	adrp	x23, 42f000 <__fxstatat@plt+0x2bf10>
  403240:	add	x2, sp, #0xc0
  403244:	mov	w0, #0x0                   	// #0
  403248:	ldr	x1, [x23, #1200]
  40324c:	bl	403060 <__xstat@plt>
  403250:	cbnz	w0, 4037a4 <__fxstatat@plt+0x6b4>
  403254:	ldr	w0, [sp, #208]
  403258:	and	w0, w0, #0xf000
  40325c:	cmp	w0, #0x4, lsl #12
  403260:	b.ne	403718 <__fxstatat@plt+0x628>  // b.any
  403264:	ldr	x23, [x23, #1200]
  403268:	mov	x3, x22
  40326c:	mov	x2, x21
  403270:	mov	x1, x20
  403274:	mov	w0, w19
  403278:	mov	x4, #0x0                   	// #0
  40327c:	bl	402d70 <getopt_long@plt>
  403280:	cmn	w0, #0x1
  403284:	b.ne	403210 <__fxstatat@plt+0x120>  // b.any
  403288:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40328c:	cmp	x23, #0x0
  403290:	cset	w1, eq  // eq = none
  403294:	ldr	w0, [x0, #1208]
  403298:	sub	w19, w19, w0
  40329c:	cmp	w1, w19
  4032a0:	sbfiz	x21, x0, #3, #32
  4032a4:	add	x22, x20, w0, sxtw #3
  4032a8:	b.ge	40378c <__fxstatat@plt+0x69c>  // b.tcont
  4032ac:	cbz	w25, 403534 <__fxstatat@plt+0x444>
  4032b0:	cbnz	x23, 40377c <__fxstatat@plt+0x68c>
  4032b4:	cmp	w19, #0x2
  4032b8:	b.gt	40373c <__fxstatat@plt+0x64c>
  4032bc:	ldr	w0, [sp, #120]
  4032c0:	cmp	w0, #0x2
  4032c4:	b.eq	403524 <__fxstatat@plt+0x434>  // b.none
  4032c8:	cbz	w26, 40352c <__fxstatat@plt+0x43c>
  4032cc:	mov	w2, #0x5                   	// #5
  4032d0:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  4032d4:	mov	x0, #0x0                   	// #0
  4032d8:	add	x1, x1, #0xd70
  4032dc:	bl	402f90 <dcgettext@plt>
  4032e0:	mov	x1, x27
  4032e4:	bl	40a9a0 <__fxstatat@plt+0x78b0>
  4032e8:	mov	w1, w0
  4032ec:	mov	x0, x28
  4032f0:	str	w1, [sp, #112]
  4032f4:	bl	40a2c0 <__fxstatat@plt+0x71d0>
  4032f8:	bl	4099e0 <__fxstatat@plt+0x68f0>
  4032fc:	cbz	x23, 403590 <__fxstatat@plt+0x4a0>
  403300:	cmp	w19, #0x1
  403304:	b.eq	403310 <__fxstatat@plt+0x220>  // b.none
  403308:	add	x0, sp, #0x70
  40330c:	bl	4057f8 <__fxstatat@plt+0x2708>
  403310:	sub	w25, w19, #0x1
  403314:	mov	x20, #0x1                   	// #1
  403318:	adrp	x26, 42f000 <__fxstatat@plt+0x2bf10>
  40331c:	sub	x24, x22, #0x8
  403320:	add	x25, x25, #0x2
  403324:	mov	w27, w20
  403328:	add	x26, x26, #0x4e0
  40332c:	nop
  403330:	ldrb	w0, [x26, #16]
  403334:	cmp	w19, w20
  403338:	cset	w1, eq  // eq = none
  40333c:	strb	w1, [sp, #161]
  403340:	ldr	x22, [x24, x20, lsl #3]
  403344:	cbnz	w0, 4034cc <__fxstatat@plt+0x3dc>
  403348:	mov	x0, x22
  40334c:	bl	40ae00 <__fxstatat@plt+0x7d10>
  403350:	mov	x1, x0
  403354:	mov	x2, #0x0                   	// #0
  403358:	mov	x0, x23
  40335c:	bl	40b410 <__fxstatat@plt+0x8320>
  403360:	mov	x21, x0
  403364:	add	x20, x20, #0x1
  403368:	bl	40ae98 <__fxstatat@plt+0x7da8>
  40336c:	add	x2, sp, #0x70
  403370:	mov	x1, x21
  403374:	mov	x0, x22
  403378:	bl	403938 <__fxstatat@plt+0x848>
  40337c:	and	w22, w0, #0xff
  403380:	mov	x0, x21
  403384:	bl	402e00 <free@plt>
  403388:	and	w27, w22, w27
  40338c:	cmp	x20, x25
  403390:	b.ne	403330 <__fxstatat@plt+0x240>  // b.any
  403394:	eor	w0, w27, #0x1
  403398:	ldp	x19, x20, [sp, #16]
  40339c:	ldp	x21, x22, [sp, #32]
  4033a0:	ldp	x23, x24, [sp, #48]
  4033a4:	ldp	x25, x26, [sp, #64]
  4033a8:	ldp	x27, x28, [sp, #80]
  4033ac:	ldp	x29, x30, [sp], #320
  4033b0:	ret
  4033b4:	cmp	w0, #0x54
  4033b8:	b.eq	403458 <__fxstatat@plt+0x368>  // b.none
  4033bc:	b.le	403410 <__fxstatat@plt+0x320>
  4033c0:	cmp	w0, #0x5a
  4033c4:	b.eq	4031f0 <__fxstatat@plt+0x100>  // b.none
  4033c8:	cmp	w0, #0x62
  4033cc:	b.ne	403450 <__fxstatat@plt+0x360>  // b.any
  4033d0:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  4033d4:	mov	w26, #0x1                   	// #1
  4033d8:	ldr	x0, [x0, #1200]
  4033dc:	cmp	x0, #0x0
  4033e0:	csel	x27, x27, x0, eq  // eq = none
  4033e4:	b	4031f0 <__fxstatat@plt+0x100>
  4033e8:	cmp	w0, #0x69
  4033ec:	b.ne	403450 <__fxstatat@plt+0x360>  // b.any
  4033f0:	mov	w0, #0x3                   	// #3
  4033f4:	str	w0, [sp, #120]
  4033f8:	b	4031f0 <__fxstatat@plt+0x100>
  4033fc:	cmp	w0, #0x76
  403400:	b.ne	403430 <__fxstatat@plt+0x340>  // b.any
  403404:	mov	w0, #0x1                   	// #1
  403408:	strb	w0, [sp, #158]
  40340c:	b	4031f0 <__fxstatat@plt+0x100>
  403410:	cmn	w0, #0x2
  403414:	b.eq	40361c <__fxstatat@plt+0x52c>  // b.none
  403418:	cmp	w0, #0x53
  40341c:	b.ne	403448 <__fxstatat@plt+0x358>  // b.any
  403420:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  403424:	mov	w26, #0x1                   	// #1
  403428:	ldr	x28, [x0, #1200]
  40342c:	b	4031f0 <__fxstatat@plt+0x100>
  403430:	cmp	w0, #0x100
  403434:	b.ne	403450 <__fxstatat@plt+0x360>  // b.any
  403438:	ldr	x1, [sp, #104]
  40343c:	mov	w0, #0x1                   	// #1
  403440:	strb	w0, [x1, #16]
  403444:	b	4031f0 <__fxstatat@plt+0x100>
  403448:	cmn	w0, #0x3
  40344c:	b.eq	403484 <__fxstatat@plt+0x394>  // b.none
  403450:	mov	w0, #0x1                   	// #1
  403454:	bl	403a78 <__fxstatat@plt+0x988>
  403458:	mov	w25, #0x1                   	// #1
  40345c:	b	4031f0 <__fxstatat@plt+0x100>
  403460:	mov	w0, #0x1                   	// #1
  403464:	str	w0, [sp, #120]
  403468:	b	4031f0 <__fxstatat@plt+0x100>
  40346c:	mov	w0, #0x2                   	// #2
  403470:	str	w0, [sp, #120]
  403474:	b	4031f0 <__fxstatat@plt+0x100>
  403478:	mov	w0, #0x1                   	// #1
  40347c:	strb	w0, [sp, #157]
  403480:	b	4031f0 <__fxstatat@plt+0x100>
  403484:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  403488:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40348c:	adrp	x6, 418000 <__fxstatat@plt+0x14f10>
  403490:	adrp	x5, 418000 <__fxstatat@plt+0x14f10>
  403494:	ldr	x3, [x1, #1072]
  403498:	add	x6, x6, #0xc38
  40349c:	ldr	x0, [x0, #1216]
  4034a0:	add	x5, x5, #0xc48
  4034a4:	adrp	x4, 418000 <__fxstatat@plt+0x14f10>
  4034a8:	adrp	x2, 418000 <__fxstatat@plt+0x14f10>
  4034ac:	add	x4, x4, #0xc58
  4034b0:	add	x2, x2, #0xb08
  4034b4:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  4034b8:	add	x1, x1, #0x2e8
  4034bc:	mov	x7, #0x0                   	// #0
  4034c0:	bl	413320 <__fxstatat@plt+0x10230>
  4034c4:	mov	w0, #0x0                   	// #0
  4034c8:	bl	402940 <exit@plt>
  4034cc:	mov	x0, x22
  4034d0:	bl	40ae98 <__fxstatat@plt+0x7da8>
  4034d4:	mov	x0, x22
  4034d8:	bl	40ae00 <__fxstatat@plt+0x7d10>
  4034dc:	mov	x1, x0
  4034e0:	mov	x2, #0x0                   	// #0
  4034e4:	mov	x0, x23
  4034e8:	bl	40b410 <__fxstatat@plt+0x8320>
  4034ec:	mov	x21, x0
  4034f0:	add	x20, x20, #0x1
  4034f4:	bl	40ae98 <__fxstatat@plt+0x7da8>
  4034f8:	add	x2, sp, #0x70
  4034fc:	mov	x1, x21
  403500:	mov	x0, x22
  403504:	bl	403938 <__fxstatat@plt+0x848>
  403508:	and	w22, w0, #0xff
  40350c:	mov	x0, x21
  403510:	bl	402e00 <free@plt>
  403514:	and	w27, w22, w27
  403518:	cmp	x25, x20
  40351c:	b.ne	403330 <__fxstatat@plt+0x240>  // b.any
  403520:	b	403394 <__fxstatat@plt+0x2a4>
  403524:	strb	wzr, [sp, #157]
  403528:	cbnz	w26, 4036cc <__fxstatat@plt+0x5dc>
  40352c:	mov	w1, #0x0                   	// #0
  403530:	b	4032ec <__fxstatat@plt+0x1fc>
  403534:	cbnz	x23, 4032bc <__fxstatat@plt+0x1cc>
  403538:	cmp	w19, #0x1
  40353c:	b.eq	40363c <__fxstatat@plt+0x54c>  // b.none
  403540:	cmp	w19, #0x2
  403544:	b.eq	4035f4 <__fxstatat@plt+0x504>  // b.none
  403548:	ldr	w0, [sp, #164]
  40354c:	cbz	w0, 403690 <__fxstatat@plt+0x5a0>
  403550:	add	x1, x22, w19, sxtw #3
  403554:	add	x2, sp, #0xc0
  403558:	mov	w0, #0x0                   	// #0
  40355c:	ldur	x24, [x1, #-8]
  403560:	mov	x1, x24
  403564:	bl	403060 <__xstat@plt>
  403568:	cbz	w0, 4035d0 <__fxstatat@plt+0x4e0>
  40356c:	bl	403040 <__errno_location@plt>
  403570:	ldr	w25, [x0]
  403574:	cbz	w25, 4035d0 <__fxstatat@plt+0x4e0>
  403578:	cmp	w25, #0x2
  40357c:	b.ne	403658 <__fxstatat@plt+0x568>  // b.any
  403580:	cmp	w19, #0x2
  403584:	b.ne	403690 <__fxstatat@plt+0x5a0>  // b.any
  403588:	mov	w19, #0x2                   	// #2
  40358c:	b	4032bc <__fxstatat@plt+0x1cc>
  403590:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  403594:	mov	w1, #0x1                   	// #1
  403598:	strb	w1, [sp, #161]
  40359c:	ldrb	w0, [x0, #1264]
  4035a0:	ldr	x19, [x20, x21]
  4035a4:	ldr	x20, [x22, #8]
  4035a8:	cbnz	w0, 4035c4 <__fxstatat@plt+0x4d4>
  4035ac:	add	x2, sp, #0x70
  4035b0:	mov	x1, x20
  4035b4:	mov	x0, x19
  4035b8:	bl	403938 <__fxstatat@plt+0x848>
  4035bc:	and	w27, w0, #0xff
  4035c0:	b	403394 <__fxstatat@plt+0x2a4>
  4035c4:	mov	x0, x19
  4035c8:	bl	40ae98 <__fxstatat@plt+0x7da8>
  4035cc:	b	4035ac <__fxstatat@plt+0x4bc>
  4035d0:	ldr	w0, [sp, #208]
  4035d4:	and	w0, w0, #0xf000
  4035d8:	cmp	w0, #0x4, lsl #12
  4035dc:	b.ne	403580 <__fxstatat@plt+0x490>  // b.any
  4035e0:	sub	w19, w19, #0x1
  4035e4:	mov	w0, #0xffffffff            	// #-1
  4035e8:	str	w0, [sp, #164]
  4035ec:	ldr	x23, [x22, w19, sxtw #3]
  4035f0:	b	4032bc <__fxstatat@plt+0x1cc>
  4035f4:	ldr	x1, [x20, x21]
  4035f8:	mov	w2, #0xffffff9c            	// #-100
  4035fc:	ldr	x3, [x22, #8]
  403600:	mov	w0, w2
  403604:	mov	w4, #0x1                   	// #1
  403608:	bl	40ff58 <__fxstatat@plt+0xce68>
  40360c:	cbnz	w0, 403624 <__fxstatat@plt+0x534>
  403610:	mov	w19, #0x2                   	// #2
  403614:	str	wzr, [sp, #164]
  403618:	b	4032bc <__fxstatat@plt+0x1cc>
  40361c:	mov	w0, #0x0                   	// #0
  403620:	bl	403a78 <__fxstatat@plt+0x988>
  403624:	bl	403040 <__errno_location@plt>
  403628:	ldr	w0, [x0]
  40362c:	str	w0, [sp, #164]
  403630:	cbnz	w0, 403550 <__fxstatat@plt+0x460>
  403634:	mov	w19, #0x2                   	// #2
  403638:	b	4032bc <__fxstatat@plt+0x1cc>
  40363c:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403640:	adrp	x0, 418000 <__fxstatat@plt+0x14f10>
  403644:	add	x3, x24, #0x238
  403648:	add	x1, x1, #0x2c0
  40364c:	add	x0, x0, #0xd20
  403650:	mov	w2, #0x1c9                 	// #457
  403654:	bl	403030 <__assert_fail@plt>
  403658:	mov	w2, #0x5                   	// #5
  40365c:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403660:	mov	x0, #0x0                   	// #0
  403664:	add	x1, x1, #0xc00
  403668:	bl	402f90 <dcgettext@plt>
  40366c:	mov	x19, x0
  403670:	mov	x1, x24
  403674:	mov	w0, #0x4                   	// #4
  403678:	bl	40eb78 <__fxstatat@plt+0xba88>
  40367c:	mov	x3, x0
  403680:	mov	x2, x19
  403684:	mov	w1, w25
  403688:	mov	w0, #0x1                   	// #1
  40368c:	bl	402950 <error@plt>
  403690:	add	x22, x22, w19, sxtw #3
  403694:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403698:	mov	w2, #0x5                   	// #5
  40369c:	add	x1, x1, #0xc18
  4036a0:	mov	x0, #0x0                   	// #0
  4036a4:	bl	402f90 <dcgettext@plt>
  4036a8:	ldur	x1, [x22, #-8]
  4036ac:	mov	x19, x0
  4036b0:	mov	w0, #0x4                   	// #4
  4036b4:	bl	40eb78 <__fxstatat@plt+0xba88>
  4036b8:	mov	x3, x0
  4036bc:	mov	x2, x19
  4036c0:	mov	w1, #0x0                   	// #0
  4036c4:	mov	w0, #0x1                   	// #1
  4036c8:	bl	402950 <error@plt>
  4036cc:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  4036d0:	add	x1, x1, #0xd30
  4036d4:	mov	w2, #0x5                   	// #5
  4036d8:	mov	x0, #0x0                   	// #0
  4036dc:	bl	402f90 <dcgettext@plt>
  4036e0:	mov	w1, #0x0                   	// #0
  4036e4:	mov	x2, x0
  4036e8:	mov	w0, #0x0                   	// #0
  4036ec:	bl	402950 <error@plt>
  4036f0:	b	403450 <__fxstatat@plt+0x360>
  4036f4:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  4036f8:	add	x1, x1, #0xbd8
  4036fc:	mov	w2, #0x5                   	// #5
  403700:	mov	x0, #0x0                   	// #0
  403704:	bl	402f90 <dcgettext@plt>
  403708:	mov	w1, #0x0                   	// #0
  40370c:	mov	x2, x0
  403710:	mov	w0, #0x1                   	// #1
  403714:	bl	402950 <error@plt>
  403718:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  40371c:	mov	w2, #0x5                   	// #5
  403720:	add	x1, x1, #0xc18
  403724:	mov	x0, #0x0                   	// #0
  403728:	bl	402f90 <dcgettext@plt>
  40372c:	mov	x19, x0
  403730:	ldr	x1, [x23, #1200]
  403734:	mov	w0, #0x4                   	// #4
  403738:	b	4036b4 <__fxstatat@plt+0x5c4>
  40373c:	mov	w2, #0x5                   	// #5
  403740:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403744:	mov	x0, #0x0                   	// #0
  403748:	add	x1, x1, #0xd08
  40374c:	bl	402f90 <dcgettext@plt>
  403750:	mov	x19, x0
  403754:	ldr	x1, [x22, #16]
  403758:	mov	w0, #0x4                   	// #4
  40375c:	bl	40eb78 <__fxstatat@plt+0xba88>
  403760:	mov	x3, x0
  403764:	mov	x2, x19
  403768:	mov	w1, #0x0                   	// #0
  40376c:	mov	w0, #0x0                   	// #0
  403770:	bl	402950 <error@plt>
  403774:	mov	w0, #0x1                   	// #1
  403778:	bl	403a78 <__fxstatat@plt+0x988>
  40377c:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403780:	mov	w2, #0x5                   	// #5
  403784:	add	x1, x1, #0xcc0
  403788:	b	403700 <__fxstatat@plt+0x610>
  40378c:	cmp	w19, #0x1
  403790:	b.eq	4037ec <__fxstatat@plt+0x6fc>  // b.none
  403794:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403798:	mov	w2, #0x5                   	// #5
  40379c:	add	x1, x1, #0xc78
  4037a0:	b	4036d8 <__fxstatat@plt+0x5e8>
  4037a4:	bl	403040 <__errno_location@plt>
  4037a8:	mov	x3, x0
  4037ac:	mov	w2, #0x5                   	// #5
  4037b0:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  4037b4:	mov	x0, #0x0                   	// #0
  4037b8:	add	x1, x1, #0xc00
  4037bc:	ldr	w20, [x3]
  4037c0:	bl	402f90 <dcgettext@plt>
  4037c4:	add	x1, x23, #0x4b0
  4037c8:	mov	x19, x0
  4037cc:	mov	w0, #0x4                   	// #4
  4037d0:	ldr	x1, [x1]
  4037d4:	bl	40eb78 <__fxstatat@plt+0xba88>
  4037d8:	mov	x3, x0
  4037dc:	mov	x2, x19
  4037e0:	mov	w1, w20
  4037e4:	mov	w0, #0x1                   	// #1
  4037e8:	bl	402950 <error@plt>
  4037ec:	mov	w2, #0x5                   	// #5
  4037f0:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  4037f4:	mov	x0, #0x0                   	// #0
  4037f8:	add	x1, x1, #0xc90
  4037fc:	bl	402f90 <dcgettext@plt>
  403800:	mov	x19, x0
  403804:	ldr	x1, [x20, x21]
  403808:	mov	w0, #0x4                   	// #4
  40380c:	bl	40eb78 <__fxstatat@plt+0xba88>
  403810:	mov	x3, x0
  403814:	mov	x2, x19
  403818:	mov	w1, #0x0                   	// #0
  40381c:	mov	w0, #0x0                   	// #0
  403820:	bl	402950 <error@plt>
  403824:	b	403450 <__fxstatat@plt+0x360>
  403828:	mov	x29, #0x0                   	// #0
  40382c:	mov	x30, #0x0                   	// #0
  403830:	mov	x5, x0
  403834:	ldr	x1, [sp]
  403838:	add	x2, sp, #0x8
  40383c:	mov	x6, sp
  403840:	movz	x0, #0x0, lsl #48
  403844:	movk	x0, #0x0, lsl #32
  403848:	movk	x0, #0x40, lsl #16
  40384c:	movk	x0, #0x3100
  403850:	movz	x3, #0x0, lsl #48
  403854:	movk	x3, #0x0, lsl #32
  403858:	movk	x3, #0x41, lsl #16
  40385c:	movk	x3, #0x8148
  403860:	movz	x4, #0x0, lsl #48
  403864:	movk	x4, #0x0, lsl #32
  403868:	movk	x4, #0x41, lsl #16
  40386c:	movk	x4, #0x81c8
  403870:	bl	402b90 <__libc_start_main@plt>
  403874:	bl	402ce0 <abort@plt>
  403878:	adrp	x0, 42e000 <__fxstatat@plt+0x2af10>
  40387c:	ldr	x0, [x0, #4064]
  403880:	cbz	x0, 403888 <__fxstatat@plt+0x798>
  403884:	b	402cb0 <__gmon_start__@plt>
  403888:	ret
  40388c:	nop
  403890:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  403894:	add	x0, x0, #0x4a0
  403898:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  40389c:	add	x1, x1, #0x4a0
  4038a0:	cmp	x1, x0
  4038a4:	b.eq	4038bc <__fxstatat@plt+0x7cc>  // b.none
  4038a8:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  4038ac:	ldr	x1, [x1, #504]
  4038b0:	cbz	x1, 4038bc <__fxstatat@plt+0x7cc>
  4038b4:	mov	x16, x1
  4038b8:	br	x16
  4038bc:	ret
  4038c0:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  4038c4:	add	x0, x0, #0x4a0
  4038c8:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  4038cc:	add	x1, x1, #0x4a0
  4038d0:	sub	x1, x1, x0
  4038d4:	lsr	x2, x1, #63
  4038d8:	add	x1, x2, x1, asr #3
  4038dc:	cmp	xzr, x1, asr #1
  4038e0:	asr	x1, x1, #1
  4038e4:	b.eq	4038fc <__fxstatat@plt+0x80c>  // b.none
  4038e8:	adrp	x2, 418000 <__fxstatat@plt+0x14f10>
  4038ec:	ldr	x2, [x2, #512]
  4038f0:	cbz	x2, 4038fc <__fxstatat@plt+0x80c>
  4038f4:	mov	x16, x2
  4038f8:	br	x16
  4038fc:	ret
  403900:	stp	x29, x30, [sp, #-32]!
  403904:	mov	x29, sp
  403908:	str	x19, [sp, #16]
  40390c:	adrp	x19, 42f000 <__fxstatat@plt+0x2bf10>
  403910:	ldrb	w0, [x19, #1240]
  403914:	cbnz	w0, 403924 <__fxstatat@plt+0x834>
  403918:	bl	403890 <__fxstatat@plt+0x7a0>
  40391c:	mov	w0, #0x1                   	// #1
  403920:	strb	w0, [x19, #1240]
  403924:	ldr	x19, [sp, #16]
  403928:	ldp	x29, x30, [sp], #32
  40392c:	ret
  403930:	b	4038c0 <__fxstatat@plt+0x7d0>
  403934:	nop
  403938:	stp	x29, x30, [sp, #-112]!
  40393c:	mov	x3, x2
  403940:	mov	x29, sp
  403944:	add	x5, sp, #0x3f
  403948:	add	x4, sp, #0x3e
  40394c:	stp	x19, x20, [sp, #16]
  403950:	mov	x19, x2
  403954:	mov	x20, x0
  403958:	mov	w2, #0x0                   	// #0
  40395c:	bl	4096b8 <__fxstatat@plt+0x65c8>
  403960:	ands	w0, w0, #0xff
  403964:	b.eq	403974 <__fxstatat@plt+0x884>  // b.none
  403968:	ldrb	w1, [sp, #62]
  40396c:	cbz	w1, 403980 <__fxstatat@plt+0x890>
  403970:	mov	w0, #0x0                   	// #0
  403974:	ldp	x19, x20, [sp, #16]
  403978:	ldp	x29, x30, [sp], #112
  40397c:	ret
  403980:	ldrb	w1, [sp, #63]
  403984:	cmp	x20, #0x0
  403988:	cset	w2, ne  // ne = any
  40398c:	eor	w1, w1, #0x1
  403990:	tst	w2, w1
  403994:	b.eq	403974 <__fxstatat@plt+0x884>  // b.none
  403998:	mov	w1, #0x100                 	// #256
  40399c:	mov	w2, #0x1                   	// #1
  4039a0:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  4039a4:	add	x0, x0, #0x4e0
  4039a8:	str	x21, [sp, #32]
  4039ac:	mov	w21, #0x5                   	// #5
  4039b0:	strb	wzr, [sp, #80]
  4039b4:	str	w21, [sp, #84]
  4039b8:	strh	w1, [sp, #88]
  4039bc:	strb	w2, [sp, #90]
  4039c0:	strb	wzr, [sp, #105]
  4039c4:	strh	w1, [sp, #106]
  4039c8:	bl	410160 <__fxstatat@plt+0xd070>
  4039cc:	str	x0, [sp, #96]
  4039d0:	cbz	x0, 403a0c <__fxstatat@plt+0x91c>
  4039d4:	ldrb	w2, [x19, #46]
  4039d8:	add	x1, sp, #0x50
  4039dc:	add	x0, sp, #0x40
  4039e0:	stp	x20, xzr, [sp, #64]
  4039e4:	strb	wzr, [sp, #104]
  4039e8:	strb	w2, [sp, #106]
  4039ec:	bl	4044f8 <__fxstatat@plt+0x1408>
  4039f0:	sub	w1, w0, #0x2
  4039f4:	cmp	w1, #0x2
  4039f8:	b.hi	403a54 <__fxstatat@plt+0x964>  // b.pmore
  4039fc:	cmp	w0, #0x4
  403a00:	cset	w0, ne  // ne = any
  403a04:	ldr	x21, [sp, #32]
  403a08:	b	403974 <__fxstatat@plt+0x884>
  403a0c:	bl	403040 <__errno_location@plt>
  403a10:	mov	x3, x0
  403a14:	mov	w2, w21
  403a18:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403a1c:	mov	x0, #0x0                   	// #0
  403a20:	add	x1, x1, #0x298
  403a24:	ldr	w20, [x3]
  403a28:	bl	402f90 <dcgettext@plt>
  403a2c:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403a30:	mov	x19, x0
  403a34:	add	x1, x1, #0x2b8
  403a38:	mov	w0, #0x4                   	// #4
  403a3c:	bl	40eb78 <__fxstatat@plt+0xba88>
  403a40:	mov	x3, x0
  403a44:	mov	x2, x19
  403a48:	mov	w1, w20
  403a4c:	mov	w0, #0x1                   	// #1
  403a50:	bl	402950 <error@plt>
  403a54:	adrp	x3, 418000 <__fxstatat@plt+0x14f10>
  403a58:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403a5c:	adrp	x0, 418000 <__fxstatat@plt+0x14f10>
  403a60:	add	x3, x3, #0xe50
  403a64:	add	x1, x1, #0x2c0
  403a68:	add	x0, x0, #0x2d0
  403a6c:	mov	w2, #0xef                  	// #239
  403a70:	bl	403030 <__assert_fail@plt>
  403a74:	nop
  403a78:	stp	x29, x30, [sp, #-176]!
  403a7c:	mov	x29, sp
  403a80:	stp	x19, x20, [sp, #16]
  403a84:	mov	w20, w0
  403a88:	stp	x21, x22, [sp, #32]
  403a8c:	str	x23, [sp, #48]
  403a90:	cbz	w0, 403ad0 <__fxstatat@plt+0x9e0>
  403a94:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  403a98:	mov	w2, #0x5                   	// #5
  403a9c:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403aa0:	add	x1, x1, #0x300
  403aa4:	ldr	x19, [x0, #1192]
  403aa8:	mov	x0, #0x0                   	// #0
  403aac:	bl	402f90 <dcgettext@plt>
  403ab0:	mov	x2, x0
  403ab4:	adrp	x3, 42f000 <__fxstatat@plt+0x2bf10>
  403ab8:	mov	x0, x19
  403abc:	mov	w1, #0x1                   	// #1
  403ac0:	ldr	x3, [x3, #2376]
  403ac4:	bl	402d80 <__fprintf_chk@plt>
  403ac8:	mov	w0, w20
  403acc:	bl	402940 <exit@plt>
  403ad0:	mov	w2, #0x5                   	// #5
  403ad4:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403ad8:	mov	x0, #0x0                   	// #0
  403adc:	add	x1, x1, #0x328
  403ae0:	bl	402f90 <dcgettext@plt>
  403ae4:	adrp	x19, 42f000 <__fxstatat@plt+0x2bf10>
  403ae8:	adrp	x2, 42f000 <__fxstatat@plt+0x2bf10>
  403aec:	mov	x1, x0
  403af0:	mov	w0, #0x1                   	// #1
  403af4:	ldr	x4, [x2, #2376]
  403af8:	mov	x3, x4
  403afc:	mov	x2, x4
  403b00:	bl	402ba0 <__printf_chk@plt>
  403b04:	mov	w2, #0x5                   	// #5
  403b08:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403b0c:	mov	x0, #0x0                   	// #0
  403b10:	add	x1, x1, #0x3a8
  403b14:	bl	402f90 <dcgettext@plt>
  403b18:	ldr	x1, [x19, #1216]
  403b1c:	bl	402fa0 <fputs_unlocked@plt>
  403b20:	mov	w2, #0x5                   	// #5
  403b24:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403b28:	mov	x0, #0x0                   	// #0
  403b2c:	add	x1, x1, #0x3e0
  403b30:	bl	402f90 <dcgettext@plt>
  403b34:	ldr	x1, [x19, #1216]
  403b38:	bl	402fa0 <fputs_unlocked@plt>
  403b3c:	mov	w2, #0x5                   	// #5
  403b40:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403b44:	mov	x0, #0x0                   	// #0
  403b48:	add	x1, x1, #0x430
  403b4c:	bl	402f90 <dcgettext@plt>
  403b50:	ldr	x1, [x19, #1216]
  403b54:	bl	402fa0 <fputs_unlocked@plt>
  403b58:	mov	w2, #0x5                   	// #5
  403b5c:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403b60:	mov	x0, #0x0                   	// #0
  403b64:	add	x1, x1, #0x5d8
  403b68:	bl	402f90 <dcgettext@plt>
  403b6c:	ldr	x1, [x19, #1216]
  403b70:	bl	402fa0 <fputs_unlocked@plt>
  403b74:	mov	w2, #0x5                   	// #5
  403b78:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403b7c:	mov	x0, #0x0                   	// #0
  403b80:	add	x1, x1, #0x690
  403b84:	bl	402f90 <dcgettext@plt>
  403b88:	ldr	x1, [x19, #1216]
  403b8c:	bl	402fa0 <fputs_unlocked@plt>
  403b90:	mov	w2, #0x5                   	// #5
  403b94:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403b98:	mov	x0, #0x0                   	// #0
  403b9c:	add	x1, x1, #0x8a0
  403ba0:	bl	402f90 <dcgettext@plt>
  403ba4:	ldr	x1, [x19, #1216]
  403ba8:	bl	402fa0 <fputs_unlocked@plt>
  403bac:	mov	w2, #0x5                   	// #5
  403bb0:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403bb4:	mov	x0, #0x0                   	// #0
  403bb8:	add	x1, x1, #0x8d0
  403bbc:	bl	402f90 <dcgettext@plt>
  403bc0:	ldr	x1, [x19, #1216]
  403bc4:	bl	402fa0 <fputs_unlocked@plt>
  403bc8:	mov	w2, #0x5                   	// #5
  403bcc:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403bd0:	mov	x0, #0x0                   	// #0
  403bd4:	add	x1, x1, #0x908
  403bd8:	bl	402f90 <dcgettext@plt>
  403bdc:	ldr	x1, [x19, #1216]
  403be0:	bl	402fa0 <fputs_unlocked@plt>
  403be4:	mov	w2, #0x5                   	// #5
  403be8:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403bec:	mov	x0, #0x0                   	// #0
  403bf0:	add	x1, x1, #0x9e8
  403bf4:	bl	402f90 <dcgettext@plt>
  403bf8:	ldr	x1, [x19, #1216]
  403bfc:	bl	402fa0 <fputs_unlocked@plt>
  403c00:	adrp	x3, 418000 <__fxstatat@plt+0x14f10>
  403c04:	add	x3, x3, #0xe50
  403c08:	add	x0, x3, #0x8
  403c0c:	add	x2, sp, #0x40
  403c10:	ldp	x4, x5, [x3, #24]
  403c14:	stp	x4, x5, [sp, #80]
  403c18:	ldp	x4, x5, [x0, #32]
  403c1c:	stp	x4, x5, [sp, #96]
  403c20:	ldp	x1, x3, [x3, #8]
  403c24:	stp	x1, x3, [sp, #64]
  403c28:	ldp	x4, x5, [x0, #48]
  403c2c:	stp	x4, x5, [sp, #112]
  403c30:	ldp	x4, x5, [x0, #64]
  403c34:	stp	x4, x5, [sp, #128]
  403c38:	ldp	x4, x5, [x0, #80]
  403c3c:	stp	x4, x5, [sp, #144]
  403c40:	ldp	x4, x5, [x0, #96]
  403c44:	stp	x4, x5, [sp, #160]
  403c48:	cbz	x1, 403c80 <__fxstatat@plt+0xb90>
  403c4c:	mov	w4, #0x6d                  	// #109
  403c50:	mov	w3, #0x76                  	// #118
  403c54:	b	403c60 <__fxstatat@plt+0xb70>
  403c58:	ldr	x1, [x2, #16]!
  403c5c:	cbz	x1, 403c80 <__fxstatat@plt+0xb90>
  403c60:	ldrb	w0, [x1]
  403c64:	cmp	w4, w0
  403c68:	b.ne	403c58 <__fxstatat@plt+0xb68>  // b.any
  403c6c:	ldrb	w0, [x1, #1]
  403c70:	cmp	w3, w0
  403c74:	b.ne	403c58 <__fxstatat@plt+0xb68>  // b.any
  403c78:	ldrb	w0, [x1, #2]
  403c7c:	cbnz	w0, 403c58 <__fxstatat@plt+0xb68>
  403c80:	ldr	x21, [x2, #8]
  403c84:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403c88:	mov	x0, #0x0                   	// #0
  403c8c:	add	x1, x1, #0xac8
  403c90:	mov	w2, #0x5                   	// #5
  403c94:	cbz	x21, 403d50 <__fxstatat@plt+0xc60>
  403c98:	bl	402f90 <dcgettext@plt>
  403c9c:	adrp	x22, 418000 <__fxstatat@plt+0x14f10>
  403ca0:	add	x22, x22, #0xae0
  403ca4:	adrp	x2, 418000 <__fxstatat@plt+0x14f10>
  403ca8:	mov	x3, x22
  403cac:	add	x2, x2, #0xb08
  403cb0:	mov	x1, x0
  403cb4:	mov	w0, #0x1                   	// #1
  403cb8:	bl	402ba0 <__printf_chk@plt>
  403cbc:	mov	x1, #0x0                   	// #0
  403cc0:	mov	w0, #0x5                   	// #5
  403cc4:	bl	4030d0 <setlocale@plt>
  403cc8:	cbz	x0, 403e18 <__fxstatat@plt+0xd28>
  403ccc:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403cd0:	mov	x2, #0x3                   	// #3
  403cd4:	add	x1, x1, #0xb18
  403cd8:	adrp	x23, 418000 <__fxstatat@plt+0x14f10>
  403cdc:	bl	402b70 <strncmp@plt>
  403ce0:	add	x23, x23, #0x2e8
  403ce4:	cbnz	w0, 403df8 <__fxstatat@plt+0xd08>
  403ce8:	mov	w2, #0x5                   	// #5
  403cec:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403cf0:	mov	x0, #0x0                   	// #0
  403cf4:	add	x1, x1, #0xb68
  403cf8:	bl	402f90 <dcgettext@plt>
  403cfc:	mov	x1, x0
  403d00:	mov	x3, x23
  403d04:	mov	x2, x22
  403d08:	mov	w0, #0x1                   	// #1
  403d0c:	bl	402ba0 <__printf_chk@plt>
  403d10:	mov	w2, #0x5                   	// #5
  403d14:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403d18:	mov	x0, #0x0                   	// #0
  403d1c:	add	x1, x1, #0xb88
  403d20:	bl	402f90 <dcgettext@plt>
  403d24:	mov	x1, x0
  403d28:	cmp	x21, x23
  403d2c:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  403d30:	adrp	x3, 418000 <__fxstatat@plt+0x14f10>
  403d34:	add	x2, x2, #0x120
  403d38:	add	x3, x3, #0x2f0
  403d3c:	csel	x3, x3, x2, eq  // eq = none
  403d40:	mov	x2, x21
  403d44:	mov	w0, #0x1                   	// #1
  403d48:	bl	402ba0 <__printf_chk@plt>
  403d4c:	b	403ac8 <__fxstatat@plt+0x9d8>
  403d50:	bl	402f90 <dcgettext@plt>
  403d54:	adrp	x22, 418000 <__fxstatat@plt+0x14f10>
  403d58:	add	x22, x22, #0xae0
  403d5c:	adrp	x2, 418000 <__fxstatat@plt+0x14f10>
  403d60:	mov	x3, x22
  403d64:	add	x2, x2, #0xb08
  403d68:	mov	x1, x0
  403d6c:	mov	w0, #0x1                   	// #1
  403d70:	bl	402ba0 <__printf_chk@plt>
  403d74:	mov	x1, #0x0                   	// #0
  403d78:	mov	w0, #0x5                   	// #5
  403d7c:	bl	4030d0 <setlocale@plt>
  403d80:	cbz	x0, 403d98 <__fxstatat@plt+0xca8>
  403d84:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403d88:	mov	x2, #0x3                   	// #3
  403d8c:	add	x1, x1, #0xb18
  403d90:	bl	402b70 <strncmp@plt>
  403d94:	cbnz	w0, 403dec <__fxstatat@plt+0xcfc>
  403d98:	mov	w2, #0x5                   	// #5
  403d9c:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403da0:	mov	x0, #0x0                   	// #0
  403da4:	add	x1, x1, #0xb68
  403da8:	adrp	x21, 418000 <__fxstatat@plt+0x14f10>
  403dac:	bl	402f90 <dcgettext@plt>
  403db0:	add	x21, x21, #0x2e8
  403db4:	mov	x1, x0
  403db8:	mov	x3, x21
  403dbc:	mov	x2, x22
  403dc0:	mov	w0, #0x1                   	// #1
  403dc4:	bl	402ba0 <__printf_chk@plt>
  403dc8:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403dcc:	mov	w2, #0x5                   	// #5
  403dd0:	add	x1, x1, #0xb88
  403dd4:	mov	x0, #0x0                   	// #0
  403dd8:	bl	402f90 <dcgettext@plt>
  403ddc:	mov	x1, x0
  403de0:	adrp	x3, 418000 <__fxstatat@plt+0x14f10>
  403de4:	add	x3, x3, #0x2f0
  403de8:	b	403d40 <__fxstatat@plt+0xc50>
  403dec:	adrp	x23, 418000 <__fxstatat@plt+0x14f10>
  403df0:	add	x23, x23, #0x2e8
  403df4:	mov	x21, x23
  403df8:	mov	w2, #0x5                   	// #5
  403dfc:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  403e00:	mov	x0, #0x0                   	// #0
  403e04:	add	x1, x1, #0xb20
  403e08:	bl	402f90 <dcgettext@plt>
  403e0c:	ldr	x1, [x19, #1216]
  403e10:	bl	402fa0 <fputs_unlocked@plt>
  403e14:	b	403ce8 <__fxstatat@plt+0xbf8>
  403e18:	adrp	x23, 418000 <__fxstatat@plt+0x14f10>
  403e1c:	add	x23, x23, #0x2e8
  403e20:	b	403ce8 <__fxstatat@plt+0xbf8>
  403e24:	nop
  403e28:	stp	x29, x30, [sp, #-192]!
  403e2c:	mov	x29, sp
  403e30:	stp	x19, x20, [sp, #16]
  403e34:	mov	x20, x0
  403e38:	mov	x19, x1
  403e3c:	ldr	w0, [x0]
  403e40:	stp	x21, x22, [sp, #32]
  403e44:	ands	w21, w3, #0xff
  403e48:	cset	w3, ne  // ne = any
  403e4c:	ldr	x1, [x1, #48]
  403e50:	str	x23, [sp, #48]
  403e54:	mov	x23, x2
  403e58:	lsl	w2, w3, #9
  403e5c:	bl	402a00 <unlinkat@plt>
  403e60:	cbz	w0, 403f44 <__fxstatat@plt+0xe54>
  403e64:	bl	403040 <__errno_location@plt>
  403e68:	ldr	w21, [x0]
  403e6c:	mov	x22, x0
  403e70:	cmp	w21, #0x1e
  403e74:	b.eq	403fd0 <__fxstatat@plt+0xee0>  // b.none
  403e78:	ldrb	w0, [x23]
  403e7c:	cbz	w0, 403ea0 <__fxstatat@plt+0xdb0>
  403e80:	cmp	w21, #0x16
  403e84:	b.eq	404034 <__fxstatat@plt+0xf44>  // b.none
  403e88:	b.gt	403f28 <__fxstatat@plt+0xe38>
  403e8c:	cmp	w21, #0x2
  403e90:	mov	w0, #0x2                   	// #2
  403e94:	b.eq	403f14 <__fxstatat@plt+0xe24>  // b.none
  403e98:	cmp	w21, #0x14
  403e9c:	b.eq	403f14 <__fxstatat@plt+0xe24>  // b.none
  403ea0:	ldrh	w0, [x19, #108]
  403ea4:	cmp	w0, #0x4
  403ea8:	b.eq	403fa0 <__fxstatat@plt+0xeb0>  // b.none
  403eac:	mov	w2, #0x5                   	// #5
  403eb0:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  403eb4:	mov	x0, #0x0                   	// #0
  403eb8:	add	x1, x1, #0xb8
  403ebc:	bl	402f90 <dcgettext@plt>
  403ec0:	mov	x20, x0
  403ec4:	ldr	x1, [x19, #56]
  403ec8:	mov	w0, #0x4                   	// #4
  403ecc:	bl	40eb78 <__fxstatat@plt+0xba88>
  403ed0:	mov	x3, x0
  403ed4:	mov	x2, x20
  403ed8:	mov	w1, w21
  403edc:	mov	w0, #0x0                   	// #0
  403ee0:	bl	402950 <error@plt>
  403ee4:	ldr	x0, [x19, #8]
  403ee8:	mov	x2, #0x1                   	// #1
  403eec:	ldr	x1, [x0, #88]
  403ef0:	tbz	x1, #63, 403f08 <__fxstatat@plt+0xe18>
  403ef4:	b	403f10 <__fxstatat@plt+0xe20>
  403ef8:	str	x2, [x0, #32]
  403efc:	ldr	x0, [x0, #8]
  403f00:	ldr	x1, [x0, #88]
  403f04:	tbnz	x1, #63, 403f10 <__fxstatat@plt+0xe20>
  403f08:	ldr	x1, [x0, #32]
  403f0c:	cbz	x1, 403ef8 <__fxstatat@plt+0xe08>
  403f10:	mov	w0, #0x4                   	// #4
  403f14:	ldp	x19, x20, [sp, #16]
  403f18:	ldp	x21, x22, [sp, #32]
  403f1c:	ldr	x23, [sp, #48]
  403f20:	ldp	x29, x30, [sp], #192
  403f24:	ret
  403f28:	cmp	w21, #0x54
  403f2c:	mov	w0, #0x2                   	// #2
  403f30:	b.eq	403f14 <__fxstatat@plt+0xe24>  // b.none
  403f34:	ldrh	w0, [x19, #108]
  403f38:	cmp	w0, #0x4
  403f3c:	b.ne	403eac <__fxstatat@plt+0xdbc>  // b.any
  403f40:	b	403fa0 <__fxstatat@plt+0xeb0>
  403f44:	ldrb	w1, [x23, #26]
  403f48:	mov	w0, #0x2                   	// #2
  403f4c:	cbz	w1, 403f14 <__fxstatat@plt+0xe24>
  403f50:	cbz	w21, 404004 <__fxstatat@plt+0xf14>
  403f54:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  403f58:	mov	w2, #0x5                   	// #5
  403f5c:	add	x1, x1, #0x90
  403f60:	mov	x0, #0x0                   	// #0
  403f64:	bl	402f90 <dcgettext@plt>
  403f68:	mov	x20, x0
  403f6c:	ldr	x1, [x19, #56]
  403f70:	mov	w0, #0x4                   	// #4
  403f74:	bl	40eb78 <__fxstatat@plt+0xba88>
  403f78:	mov	x2, x0
  403f7c:	mov	x1, x20
  403f80:	mov	w0, #0x1                   	// #1
  403f84:	bl	402ba0 <__printf_chk@plt>
  403f88:	mov	w0, #0x2                   	// #2
  403f8c:	ldp	x19, x20, [sp, #16]
  403f90:	ldp	x21, x22, [sp, #32]
  403f94:	ldr	x23, [sp, #48]
  403f98:	ldp	x29, x30, [sp], #192
  403f9c:	ret
  403fa0:	cmp	w21, #0x27
  403fa4:	sub	w0, w21, #0x14
  403fa8:	ccmp	w21, #0x11, #0x4, ne  // ne = any
  403fac:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  403fb0:	b.hi	403eac <__fxstatat@plt+0xdbc>  // b.pmore
  403fb4:	ldr	w0, [x19, #64]
  403fb8:	cmp	w0, #0x1
  403fbc:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  403fc0:	b.ne	403eac <__fxstatat@plt+0xdbc>  // b.any
  403fc4:	mov	w21, w0
  403fc8:	str	w0, [x22]
  403fcc:	b	403eac <__fxstatat@plt+0xdbc>
  403fd0:	ldr	w1, [x20]
  403fd4:	add	x3, sp, #0x40
  403fd8:	ldr	x2, [x19, #48]
  403fdc:	mov	w4, #0x100                 	// #256
  403fe0:	mov	w0, #0x0                   	// #0
  403fe4:	bl	4030f0 <__fxstatat@plt>
  403fe8:	cbz	w0, 403ff8 <__fxstatat@plt+0xf08>
  403fec:	ldr	w1, [x22]
  403ff0:	cmp	w1, #0x2
  403ff4:	b.eq	404020 <__fxstatat@plt+0xf30>  // b.none
  403ff8:	mov	w0, #0x1e                  	// #30
  403ffc:	str	w0, [x22]
  404000:	b	403eac <__fxstatat@plt+0xdbc>
  404004:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404008:	mov	w2, #0x5                   	// #5
  40400c:	add	x1, x1, #0xa8
  404010:	mov	x0, #0x0                   	// #0
  404014:	bl	402f90 <dcgettext@plt>
  404018:	mov	x20, x0
  40401c:	b	403f6c <__fxstatat@plt+0xe7c>
  404020:	ldrb	w2, [x23]
  404024:	mov	w0, w1
  404028:	mov	w21, w1
  40402c:	cbz	w2, 403eac <__fxstatat@plt+0xdbc>
  404030:	b	403f14 <__fxstatat@plt+0xe24>
  404034:	mov	w0, #0x2                   	// #2
  404038:	b	403f14 <__fxstatat@plt+0xe24>
  40403c:	nop
  404040:	stp	x29, x30, [sp, #-224]!
  404044:	mov	x29, sp
  404048:	stp	x19, x20, [sp, #16]
  40404c:	mov	x19, x1
  404050:	stp	x21, x22, [sp, #32]
  404054:	mov	x21, x3
  404058:	mov	w22, w4
  40405c:	stp	x23, x24, [sp, #48]
  404060:	and	w24, w2, #0xff
  404064:	mov	w23, w0
  404068:	stp	x25, x26, [sp, #64]
  40406c:	stp	x27, x28, [sp, #80]
  404070:	ldp	x26, x27, [x1, #48]
  404074:	cbz	x5, 404320 <__fxstatat@plt+0x1230>
  404078:	cmp	w24, #0x0
  40407c:	mov	w1, #0x2                   	// #2
  404080:	cset	w25, ne  // ne = any
  404084:	mov	x3, #0xffffffffffffffff    	// #-1
  404088:	str	w1, [x5]
  40408c:	mov	x20, x5
  404090:	mov	x1, x26
  404094:	mov	w2, #0xc900                	// #51456
  404098:	lsl	w25, w25, #2
  40409c:	str	x3, [sp, #144]
  4040a0:	bl	403020 <openat@plt>
  4040a4:	mov	w24, w0
  4040a8:	tbnz	w0, #31, 4041b0 <__fxstatat@plt+0x10c0>
  4040ac:	bl	402cc0 <fdopendir@plt>
  4040b0:	mov	x28, x0
  4040b4:	cbz	x0, 4043e0 <__fxstatat@plt+0x12f0>
  4040b8:	bl	403040 <__errno_location@plt>
  4040bc:	mov	x24, x0
  4040c0:	str	wzr, [x0]
  4040c4:	mov	x0, x28
  4040c8:	bl	402c20 <readdir@plt>
  4040cc:	cbz	x0, 4043b4 <__fxstatat@plt+0x12c4>
  4040d0:	ldrb	w1, [x0, #19]
  4040d4:	cmp	w1, #0x2e
  4040d8:	b.eq	404398 <__fxstatat@plt+0x12a8>  // b.none
  4040dc:	mov	x0, x28
  4040e0:	bl	402c80 <closedir@plt>
  4040e4:	mov	w24, #0x0                   	// #0
  4040e8:	mov	w0, #0x3                   	// #3
  4040ec:	str	w0, [x20]
  4040f0:	ldr	x0, [x19, #32]
  4040f4:	cbnz	x0, 4042c0 <__fxstatat@plt+0x11d0>
  4040f8:	ldr	w0, [x21, #4]
  4040fc:	cmp	w0, #0x5
  404100:	b.eq	4042a0 <__fxstatat@plt+0x11b0>  // b.none
  404104:	ldrb	w1, [x21]
  404108:	cbnz	w1, 4042e4 <__fxstatat@plt+0x11f4>
  40410c:	cmp	w0, #0x3
  404110:	b.eq	40411c <__fxstatat@plt+0x102c>  // b.none
  404114:	ldrb	w0, [x21, #25]
  404118:	cbz	w0, 4042a0 <__fxstatat@plt+0x11b0>
  40411c:	bl	4134f0 <__fxstatat@plt+0x10400>
  404120:	tst	w0, #0xff
  404124:	b.ne	4042e0 <__fxstatat@plt+0x11f0>  // b.any
  404128:	ldr	x0, [sp, #144]
  40412c:	cmn	x0, #0x1
  404130:	b.eq	404410 <__fxstatat@plt+0x1320>  // b.none
  404134:	tbnz	x0, #63, 4044d8 <__fxstatat@plt+0x13e8>
  404138:	ldr	w0, [sp, #112]
  40413c:	and	w0, w0, #0xf000
  404140:	cmp	w0, #0xa, lsl #12
  404144:	b.eq	4042e0 <__fxstatat@plt+0x11f0>  // b.none
  404148:	mov	x1, x26
  40414c:	mov	w0, w23
  404150:	mov	w3, #0x200                 	// #512
  404154:	mov	w2, #0x2                   	// #2
  404158:	bl	403010 <faccessat@plt>
  40415c:	cbz	w0, 4042e0 <__fxstatat@plt+0x11f0>
  404160:	bl	403040 <__errno_location@plt>
  404164:	ldr	w19, [x0]
  404168:	cmp	w19, #0xd
  40416c:	b.eq	4044d0 <__fxstatat@plt+0x13e0>  // b.none
  404170:	mov	x1, x27
  404174:	mov	w0, #0x4                   	// #4
  404178:	bl	40eb78 <__fxstatat@plt+0xba88>
  40417c:	mov	x20, x0
  404180:	mov	w2, #0x5                   	// #5
  404184:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404188:	mov	x0, #0x0                   	// #0
  40418c:	add	x1, x1, #0xb8
  404190:	bl	402f90 <dcgettext@plt>
  404194:	mov	x2, x0
  404198:	mov	x3, x20
  40419c:	mov	w0, #0x0                   	// #0
  4041a0:	mov	w1, w19
  4041a4:	bl	402950 <error@plt>
  4041a8:	mov	w0, #0x4                   	// #4
  4041ac:	b	4042a4 <__fxstatat@plt+0x11b4>
  4041b0:	mov	w24, #0x0                   	// #0
  4041b4:	mov	w0, #0x3                   	// #3
  4041b8:	b	4040ec <__fxstatat@plt+0xffc>
  4041bc:	ldr	x0, [sp, #144]
  4041c0:	cmn	x0, #0x1
  4041c4:	b.ne	4041e8 <__fxstatat@plt+0x10f8>  // b.any
  4041c8:	add	x3, sp, #0x60
  4041cc:	mov	x2, x26
  4041d0:	mov	w1, w23
  4041d4:	mov	w4, #0x100                 	// #256
  4041d8:	mov	w0, #0x0                   	// #0
  4041dc:	bl	4030f0 <__fxstatat@plt>
  4041e0:	cbnz	w0, 404464 <__fxstatat@plt+0x1374>
  4041e4:	ldr	x0, [sp, #144]
  4041e8:	tbnz	x0, #63, 4044d8 <__fxstatat@plt+0x13e8>
  4041ec:	ldr	w0, [sp, #112]
  4041f0:	and	w0, w0, #0xf000
  4041f4:	cmp	w0, #0xa, lsl #12
  4041f8:	b.eq	4043d0 <__fxstatat@plt+0x12e0>  // b.none
  4041fc:	cmp	w0, #0x4, lsl #12
  404200:	b.eq	4042f4 <__fxstatat@plt+0x1204>  // b.none
  404204:	mov	x1, x27
  404208:	mov	w0, #0x4                   	// #4
  40420c:	bl	40eb78 <__fxstatat@plt+0xba88>
  404210:	mov	x19, x0
  404214:	ldr	x0, [sp, #144]
  404218:	cmn	x0, #0x1
  40421c:	b.ne	404240 <__fxstatat@plt+0x1150>  // b.any
  404220:	mov	x2, x26
  404224:	mov	w1, w23
  404228:	add	x3, sp, #0x60
  40422c:	mov	w4, #0x100                 	// #256
  404230:	mov	w0, #0x0                   	// #0
  404234:	bl	4030f0 <__fxstatat@plt>
  404238:	cbnz	w0, 404484 <__fxstatat@plt+0x1394>
  40423c:	ldr	x0, [sp, #144]
  404240:	tbnz	x0, #63, 4044e8 <__fxstatat@plt+0x13f8>
  404244:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  404248:	ldr	x21, [x0, #1192]
  40424c:	cbz	w20, 404434 <__fxstatat@plt+0x1344>
  404250:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404254:	mov	w2, #0x5                   	// #5
  404258:	add	x1, x1, #0x120
  40425c:	mov	x0, #0x0                   	// #0
  404260:	bl	402f90 <dcgettext@plt>
  404264:	mov	x20, x0
  404268:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  40426c:	add	x0, sp, #0x60
  404270:	ldr	x22, [x1, #2376]
  404274:	bl	40b040 <__fxstatat@plt+0x7f50>
  404278:	mov	x5, x19
  40427c:	mov	x4, x0
  404280:	mov	x3, x22
  404284:	mov	x2, x20
  404288:	mov	x0, x21
  40428c:	mov	w1, #0x1                   	// #1
  404290:	bl	402d80 <__fprintf_chk@plt>
  404294:	bl	413bf0 <__fxstatat@plt+0x10b00>
  404298:	tst	w0, #0xff
  40429c:	b.eq	4042c0 <__fxstatat@plt+0x11d0>  // b.none
  4042a0:	mov	w0, #0x2                   	// #2
  4042a4:	ldp	x19, x20, [sp, #16]
  4042a8:	ldp	x21, x22, [sp, #32]
  4042ac:	ldp	x23, x24, [sp, #48]
  4042b0:	ldp	x25, x26, [sp, #64]
  4042b4:	ldp	x27, x28, [sp, #80]
  4042b8:	ldp	x29, x30, [sp], #224
  4042bc:	ret
  4042c0:	mov	w0, #0x3                   	// #3
  4042c4:	ldp	x19, x20, [sp, #16]
  4042c8:	ldp	x21, x22, [sp, #32]
  4042cc:	ldp	x23, x24, [sp, #48]
  4042d0:	ldp	x25, x26, [sp, #64]
  4042d4:	ldp	x27, x28, [sp, #80]
  4042d8:	ldp	x29, x30, [sp], #224
  4042dc:	ret
  4042e0:	ldr	w0, [x21, #4]
  4042e4:	cmp	w0, #0x3
  4042e8:	b.ne	4042a0 <__fxstatat@plt+0x11b0>  // b.any
  4042ec:	mov	w20, #0x0                   	// #0
  4042f0:	cbz	w25, 4041bc <__fxstatat@plt+0x10cc>
  4042f4:	ldrb	w0, [x21, #9]
  4042f8:	cbnz	w0, 40433c <__fxstatat@plt+0x124c>
  4042fc:	ldrb	w0, [x21, #10]
  404300:	tst	w24, w0
  404304:	b.ne	404204 <__fxstatat@plt+0x1114>  // b.any
  404308:	mov	x1, x27
  40430c:	mov	w0, #0x4                   	// #4
  404310:	mov	w19, #0x15                  	// #21
  404314:	bl	40eb78 <__fxstatat@plt+0xba88>
  404318:	mov	x20, x0
  40431c:	b	404180 <__fxstatat@plt+0x1090>
  404320:	mov	x0, #0xffffffffffffffff    	// #-1
  404324:	str	x0, [sp, #144]
  404328:	mov	w25, #0x0                   	// #0
  40432c:	cbz	w24, 4040f0 <__fxstatat@plt+0x1000>
  404330:	mov	w25, #0x4                   	// #4
  404334:	mov	w24, #0x0                   	// #0
  404338:	b	4040f0 <__fxstatat@plt+0x1000>
  40433c:	mov	x1, x27
  404340:	mov	w0, #0x4                   	// #4
  404344:	bl	40eb78 <__fxstatat@plt+0xba88>
  404348:	mov	x19, x0
  40434c:	cmp	w24, #0x0
  404350:	ccmp	w22, #0x2, #0x0, eq  // eq = none
  404354:	b.ne	404214 <__fxstatat@plt+0x1124>  // b.any
  404358:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40435c:	ldr	x21, [x0, #1192]
  404360:	cbz	w20, 4043f4 <__fxstatat@plt+0x1304>
  404364:	mov	w2, #0x5                   	// #5
  404368:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40436c:	mov	x0, #0x0                   	// #0
  404370:	add	x1, x1, #0xd0
  404374:	bl	402f90 <dcgettext@plt>
  404378:	mov	x2, x0
  40437c:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  404380:	mov	x4, x19
  404384:	mov	x0, x21
  404388:	ldr	x3, [x1, #2376]
  40438c:	mov	w1, #0x1                   	// #1
  404390:	bl	402d80 <__fprintf_chk@plt>
  404394:	b	404294 <__fxstatat@plt+0x11a4>
  404398:	ldrb	w1, [x0, #20]
  40439c:	cmp	w1, #0x2e
  4043a0:	b.eq	404450 <__fxstatat@plt+0x1360>  // b.none
  4043a4:	cmp	w1, #0x2f
  4043a8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4043ac:	b.eq	4040c4 <__fxstatat@plt+0xfd4>  // b.none
  4043b0:	b	4040dc <__fxstatat@plt+0xfec>
  4043b4:	ldr	w24, [x24]
  4043b8:	mov	x0, x28
  4043bc:	bl	402c80 <closedir@plt>
  4043c0:	cbnz	w24, 4041b0 <__fxstatat@plt+0x10c0>
  4043c4:	mov	w24, #0x1                   	// #1
  4043c8:	mov	w0, #0x4                   	// #4
  4043cc:	b	4040ec <__fxstatat@plt+0xffc>
  4043d0:	ldr	w0, [x21, #4]
  4043d4:	cmp	w0, #0x3
  4043d8:	b.ne	4042a0 <__fxstatat@plt+0x11b0>  // b.any
  4043dc:	b	404204 <__fxstatat@plt+0x1114>
  4043e0:	mov	w0, w24
  4043e4:	bl	402c90 <close@plt>
  4043e8:	mov	w24, #0x0                   	// #0
  4043ec:	mov	w0, #0x3                   	// #3
  4043f0:	b	4040ec <__fxstatat@plt+0xffc>
  4043f4:	mov	w2, #0x5                   	// #5
  4043f8:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4043fc:	mov	x0, #0x0                   	// #0
  404400:	add	x1, x1, #0x100
  404404:	bl	402f90 <dcgettext@plt>
  404408:	mov	x2, x0
  40440c:	b	40437c <__fxstatat@plt+0x128c>
  404410:	add	x3, sp, #0x60
  404414:	mov	x2, x26
  404418:	mov	w1, w23
  40441c:	mov	w4, #0x100                 	// #256
  404420:	mov	w0, #0x0                   	// #0
  404424:	bl	4030f0 <__fxstatat@plt>
  404428:	cbnz	w0, 404464 <__fxstatat@plt+0x1374>
  40442c:	ldr	x0, [sp, #144]
  404430:	b	404134 <__fxstatat@plt+0x1044>
  404434:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404438:	mov	w2, #0x5                   	// #5
  40443c:	add	x1, x1, #0x148
  404440:	mov	x0, #0x0                   	// #0
  404444:	bl	402f90 <dcgettext@plt>
  404448:	mov	x20, x0
  40444c:	b	404268 <__fxstatat@plt+0x1178>
  404450:	ldrb	w0, [x0, #21]
  404454:	cmp	w0, #0x2f
  404458:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40445c:	b.eq	4040c4 <__fxstatat@plt+0xfd4>  // b.none
  404460:	b	4040dc <__fxstatat@plt+0xfec>
  404464:	mov	x0, #0xfffffffffffffffe    	// #-2
  404468:	str	x0, [sp, #144]
  40446c:	bl	403040 <__errno_location@plt>
  404470:	ldr	w19, [x0]
  404474:	sxtw	x1, w19
  404478:	str	x1, [sp, #104]
  40447c:	str	w19, [x0]
  404480:	b	404170 <__fxstatat@plt+0x1080>
  404484:	mov	x0, #0xfffffffffffffffe    	// #-2
  404488:	str	x0, [sp, #144]
  40448c:	bl	403040 <__errno_location@plt>
  404490:	ldr	w20, [x0]
  404494:	sxtw	x1, w20
  404498:	str	x1, [sp, #104]
  40449c:	str	w20, [x0]
  4044a0:	mov	w2, #0x5                   	// #5
  4044a4:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4044a8:	mov	x0, #0x0                   	// #0
  4044ac:	add	x1, x1, #0xb8
  4044b0:	bl	402f90 <dcgettext@plt>
  4044b4:	mov	x3, x19
  4044b8:	mov	x2, x0
  4044bc:	mov	w1, w20
  4044c0:	mov	w0, #0x0                   	// #0
  4044c4:	bl	402950 <error@plt>
  4044c8:	mov	w0, #0x4                   	// #4
  4044cc:	b	4042a4 <__fxstatat@plt+0x11b4>
  4044d0:	mov	w20, #0x1                   	// #1
  4044d4:	b	4042f0 <__fxstatat@plt+0x1200>
  4044d8:	bl	403040 <__errno_location@plt>
  4044dc:	ldr	w19, [sp, #104]
  4044e0:	str	w19, [x0]
  4044e4:	b	404170 <__fxstatat@plt+0x1080>
  4044e8:	bl	403040 <__errno_location@plt>
  4044ec:	ldr	w20, [sp, #104]
  4044f0:	b	40449c <__fxstatat@plt+0x13ac>
  4044f4:	nop
  4044f8:	stp	x29, x30, [sp, #-224]!
  4044fc:	mov	x29, sp
  404500:	stp	x23, x24, [sp, #48]
  404504:	mov	x23, x1
  404508:	ldr	x1, [x0]
  40450c:	stp	x21, x22, [sp, #32]
  404510:	cbz	x1, 404cc4 <__fxstatat@plt+0x1bd4>
  404514:	ldrb	w4, [x23, #8]
  404518:	mov	w3, #0x218                 	// #536
  40451c:	mov	w1, #0x258                 	// #600
  404520:	mov	x2, #0x0                   	// #0
  404524:	cmp	w4, #0x0
  404528:	adrp	x24, 419000 <__fxstatat@plt+0x15f10>
  40452c:	csel	w1, w3, w1, eq  // eq = none
  404530:	add	x24, x24, #0x1e0
  404534:	stp	x19, x20, [sp, #16]
  404538:	mov	w22, #0x2                   	// #2
  40453c:	mov	x21, #0x1                   	// #1
  404540:	stp	x25, x26, [sp, #64]
  404544:	str	x27, [sp, #80]
  404548:	bl	4138e8 <__fxstatat@plt+0x107f8>
  40454c:	mov	x20, x0
  404550:	mov	x0, x20
  404554:	bl	4158b8 <__fxstatat@plt+0x127c8>
  404558:	mov	x19, x0
  40455c:	cbz	x0, 404620 <__fxstatat@plt+0x1530>
  404560:	ldrh	w2, [x0, #108]
  404564:	cmp	w2, #0x1
  404568:	b.eq	4046b4 <__fxstatat@plt+0x15c4>  // b.none
  40456c:	sub	w0, w2, #0x2
  404570:	and	w0, w0, #0xffff
  404574:	cmp	w0, #0xb
  404578:	b.hi	404664 <__fxstatat@plt+0x1574>  // b.pmore
  40457c:	lsl	x3, x21, x2
  404580:	mov	x0, #0x3d58                	// #15704
  404584:	tst	x3, x0
  404588:	b.eq	40465c <__fxstatat@plt+0x156c>  // b.none
  40458c:	cmp	w2, #0x6
  404590:	b.ne	4045b8 <__fxstatat@plt+0x14c8>  // b.any
  404594:	ldrb	w0, [x23, #8]
  404598:	cbz	w0, 4045b8 <__fxstatat@plt+0x14c8>
  40459c:	ldr	x0, [x19, #88]
  4045a0:	cmp	x0, #0x0
  4045a4:	b.le	4045b8 <__fxstatat@plt+0x14c8>
  4045a8:	ldr	x0, [x20, #24]
  4045ac:	ldr	x1, [x19, #120]
  4045b0:	cmp	x1, x0
  4045b4:	b.ne	404c48 <__fxstatat@plt+0x1b58>  // b.any
  4045b8:	and	w2, w2, #0xfffffffd
  4045bc:	ldr	w0, [x20, #44]
  4045c0:	cmp	w2, #0x4
  4045c4:	mov	x3, x23
  4045c8:	cset	w26, eq  // eq = none
  4045cc:	mov	x1, x19
  4045d0:	mov	w2, w26
  4045d4:	mov	x5, #0x0                   	// #0
  4045d8:	mov	w4, #0x3                   	// #3
  4045dc:	bl	404040 <__fxstatat@plt+0xf50>
  4045e0:	mov	w25, w0
  4045e4:	cmp	w0, #0x2
  4045e8:	b.eq	404884 <__fxstatat@plt+0x1794>  // b.none
  4045ec:	sub	w0, w25, #0x2
  4045f0:	cmp	w0, #0x2
  4045f4:	b.hi	404d44 <__fxstatat@plt+0x1c54>  // b.pmore
  4045f8:	cmp	w25, #0x4
  4045fc:	b.eq	404d64 <__fxstatat@plt+0x1c74>  // b.none
  404600:	cmp	w25, #0x3
  404604:	mov	w0, #0x3                   	// #3
  404608:	ccmp	w22, #0x2, #0x0, eq  // eq = none
  40460c:	csel	w22, w22, w0, ne  // ne = any
  404610:	mov	x0, x20
  404614:	bl	4158b8 <__fxstatat@plt+0x127c8>
  404618:	mov	x19, x0
  40461c:	cbnz	x0, 404560 <__fxstatat@plt+0x1470>
  404620:	bl	403040 <__errno_location@plt>
  404624:	ldr	w21, [x0]
  404628:	mov	x19, x0
  40462c:	cbnz	w21, 404bc8 <__fxstatat@plt+0x1ad8>
  404630:	mov	x0, x20
  404634:	bl	4156f0 <__fxstatat@plt+0x12600>
  404638:	cbnz	w0, 404bfc <__fxstatat@plt+0x1b0c>
  40463c:	mov	w0, w22
  404640:	ldp	x19, x20, [sp, #16]
  404644:	ldp	x21, x22, [sp, #32]
  404648:	ldp	x23, x24, [sp, #48]
  40464c:	ldp	x25, x26, [sp, #64]
  404650:	ldr	x27, [sp, #80]
  404654:	ldp	x29, x30, [sp], #224
  404658:	ret
  40465c:	tbnz	w3, #7, 404780 <__fxstatat@plt+0x1690>
  404660:	tbnz	w3, #2, 404724 <__fxstatat@plt+0x1634>
  404664:	mov	w2, #0x5                   	// #5
  404668:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40466c:	mov	x0, #0x0                   	// #0
  404670:	add	x1, x1, #0x2e0
  404674:	bl	402f90 <dcgettext@plt>
  404678:	mov	x20, x0
  40467c:	ldr	x2, [x19, #56]
  404680:	mov	w1, #0x3                   	// #3
  404684:	ldrh	w19, [x19, #108]
  404688:	mov	w0, #0x0                   	// #0
  40468c:	bl	40f4f8 <__fxstatat@plt+0xc408>
  404690:	mov	x4, x0
  404694:	mov	x2, x20
  404698:	mov	w3, w19
  40469c:	adrp	x5, 419000 <__fxstatat@plt+0x15f10>
  4046a0:	add	x5, x5, #0x318
  4046a4:	mov	w1, #0x0                   	// #0
  4046a8:	mov	w0, #0x0                   	// #0
  4046ac:	bl	402950 <error@plt>
  4046b0:	bl	402ce0 <abort@plt>
  4046b4:	ldrb	w0, [x23, #9]
  4046b8:	cbnz	w0, 4047d8 <__fxstatat@plt+0x16e8>
  4046bc:	ldrb	w0, [x23, #10]
  4046c0:	cbz	w0, 4048e8 <__fxstatat@plt+0x17f8>
  4046c4:	ldr	w0, [x20, #44]
  4046c8:	mov	w2, #0xc900                	// #51456
  4046cc:	ldr	x1, [x19, #48]
  4046d0:	bl	403020 <openat@plt>
  4046d4:	mov	w25, w0
  4046d8:	tbnz	w0, #31, 404714 <__fxstatat@plt+0x1624>
  4046dc:	bl	402cc0 <fdopendir@plt>
  4046e0:	mov	x26, x0
  4046e4:	cbz	x0, 404cdc <__fxstatat@plt+0x1bec>
  4046e8:	bl	403040 <__errno_location@plt>
  4046ec:	mov	x25, x0
  4046f0:	str	wzr, [x0]
  4046f4:	mov	x0, x26
  4046f8:	bl	402c20 <readdir@plt>
  4046fc:	cbz	x0, 4047c8 <__fxstatat@plt+0x16d8>
  404700:	ldrb	w1, [x0, #19]
  404704:	cmp	w1, #0x2e
  404708:	b.eq	404aa8 <__fxstatat@plt+0x19b8>  // b.none
  40470c:	mov	x0, x26
  404710:	bl	402c80 <closedir@plt>
  404714:	ldrb	w0, [x23, #10]
  404718:	cbz	w0, 4048e8 <__fxstatat@plt+0x17f8>
  40471c:	mov	w25, #0x27                  	// #39
  404720:	b	4048ec <__fxstatat@plt+0x17fc>
  404724:	mov	w2, #0x5                   	// #5
  404728:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40472c:	mov	x0, #0x0                   	// #0
  404730:	add	x1, x1, #0x208
  404734:	bl	402f90 <dcgettext@plt>
  404738:	mov	x25, x0
  40473c:	ldr	x2, [x19, #56]
  404740:	mov	w1, #0x3                   	// #3
  404744:	mov	w0, #0x0                   	// #0
  404748:	mov	w22, #0x4                   	// #4
  40474c:	bl	40f4f8 <__fxstatat@plt+0xc408>
  404750:	mov	x3, x0
  404754:	mov	x2, x25
  404758:	mov	w1, #0x0                   	// #0
  40475c:	mov	w0, #0x0                   	// #0
  404760:	bl	402950 <error@plt>
  404764:	mov	x1, x19
  404768:	mov	w2, w22
  40476c:	mov	x0, x20
  404770:	bl	416138 <__fxstatat@plt+0x13048>
  404774:	mov	x0, x20
  404778:	bl	4158b8 <__fxstatat@plt+0x127c8>
  40477c:	b	404550 <__fxstatat@plt+0x1460>
  404780:	ldr	w26, [x19, #64]
  404784:	mov	w2, #0x5                   	// #5
  404788:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40478c:	mov	x0, #0x0                   	// #0
  404790:	add	x1, x1, #0x2c8
  404794:	bl	402f90 <dcgettext@plt>
  404798:	ldr	x2, [x19, #56]
  40479c:	mov	x25, x0
  4047a0:	mov	w1, #0x3                   	// #3
  4047a4:	mov	w0, #0x0                   	// #0
  4047a8:	mov	w22, #0x4                   	// #4
  4047ac:	bl	40f4f8 <__fxstatat@plt+0xc408>
  4047b0:	mov	x3, x0
  4047b4:	mov	x2, x25
  4047b8:	mov	w1, w26
  4047bc:	mov	w0, #0x0                   	// #0
  4047c0:	bl	402950 <error@plt>
  4047c4:	b	404764 <__fxstatat@plt+0x1674>
  4047c8:	ldr	w25, [x25]
  4047cc:	mov	x0, x26
  4047d0:	bl	402c80 <closedir@plt>
  4047d4:	cbnz	w25, 404714 <__fxstatat@plt+0x1624>
  4047d8:	ldr	x0, [x19, #88]
  4047dc:	cbnz	x0, 404818 <__fxstatat@plt+0x1728>
  4047e0:	ldr	x25, [x19, #48]
  4047e4:	mov	x0, x25
  4047e8:	bl	40ae00 <__fxstatat@plt+0x7d10>
  4047ec:	ldrb	w1, [x0]
  4047f0:	cmp	w1, #0x2e
  4047f4:	b.eq	40496c <__fxstatat@plt+0x187c>  // b.none
  4047f8:	ldr	x0, [x23, #16]
  4047fc:	cbz	x0, 404810 <__fxstatat@plt+0x1720>
  404800:	ldr	x1, [x0]
  404804:	ldr	x2, [x19, #128]
  404808:	cmp	x2, x1
  40480c:	b.eq	404b58 <__fxstatat@plt+0x1a68>  // b.none
  404810:	ldrb	w0, [x23, #24]
  404814:	cbnz	w0, 404a00 <__fxstatat@plt+0x1910>
  404818:	ldr	w0, [x20, #44]
  40481c:	add	x5, sp, #0x60
  404820:	mov	x3, x23
  404824:	mov	x1, x19
  404828:	mov	w4, #0x2                   	// #2
  40482c:	mov	w2, #0x1                   	// #1
  404830:	bl	404040 <__fxstatat@plt+0xf50>
  404834:	mov	w25, w0
  404838:	cmp	w0, #0x2
  40483c:	b.eq	4048a0 <__fxstatat@plt+0x17b0>  // b.none
  404840:	ldr	x2, [x19, #8]
  404844:	ldr	x0, [x2, #88]
  404848:	tbz	x0, #63, 404860 <__fxstatat@plt+0x1770>
  40484c:	b	404868 <__fxstatat@plt+0x1778>
  404850:	str	x21, [x2, #32]
  404854:	ldr	x2, [x2, #8]
  404858:	ldr	x0, [x2, #88]
  40485c:	tbnz	x0, #63, 404868 <__fxstatat@plt+0x1778>
  404860:	ldr	x0, [x2, #32]
  404864:	cbz	x0, 404850 <__fxstatat@plt+0x1760>
  404868:	mov	x1, x19
  40486c:	mov	w2, #0x4                   	// #4
  404870:	mov	x0, x20
  404874:	bl	416138 <__fxstatat@plt+0x13048>
  404878:	mov	x0, x20
  40487c:	bl	4158b8 <__fxstatat@plt+0x127c8>
  404880:	b	4045ec <__fxstatat@plt+0x14fc>
  404884:	mov	w3, w26
  404888:	mov	x1, x19
  40488c:	mov	x2, x23
  404890:	add	x0, x20, #0x2c
  404894:	bl	403e28 <__fxstatat@plt+0xd38>
  404898:	mov	w25, w0
  40489c:	b	4045ec <__fxstatat@plt+0x14fc>
  4048a0:	ldr	w25, [sp, #96]
  4048a4:	cmp	w25, #0x4
  4048a8:	b.ne	404550 <__fxstatat@plt+0x1460>  // b.any
  4048ac:	mov	w3, #0x1                   	// #1
  4048b0:	mov	x2, x23
  4048b4:	mov	x1, x19
  4048b8:	add	x0, x20, #0x2c
  4048bc:	bl	403e28 <__fxstatat@plt+0xd38>
  4048c0:	mov	w2, w25
  4048c4:	mov	x1, x19
  4048c8:	mov	w25, w0
  4048cc:	mov	x0, x20
  4048d0:	bl	416138 <__fxstatat@plt+0x13048>
  4048d4:	mov	x0, x20
  4048d8:	bl	4158b8 <__fxstatat@plt+0x127c8>
  4048dc:	cmp	w25, #0x2
  4048e0:	b.eq	404550 <__fxstatat@plt+0x1460>  // b.none
  4048e4:	b	404840 <__fxstatat@plt+0x1750>
  4048e8:	mov	w25, #0x15                  	// #21
  4048ec:	mov	w2, #0x5                   	// #5
  4048f0:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4048f4:	mov	x0, #0x0                   	// #0
  4048f8:	add	x1, x1, #0xb8
  4048fc:	bl	402f90 <dcgettext@plt>
  404900:	mov	x22, x0
  404904:	ldr	x1, [x19, #56]
  404908:	mov	w0, #0x4                   	// #4
  40490c:	bl	40eb78 <__fxstatat@plt+0xba88>
  404910:	mov	x3, x0
  404914:	mov	w1, w25
  404918:	mov	w0, #0x0                   	// #0
  40491c:	mov	x2, x22
  404920:	bl	402950 <error@plt>
  404924:	ldr	x0, [x19, #8]
  404928:	ldr	x1, [x0, #88]
  40492c:	tbz	x1, #63, 404944 <__fxstatat@plt+0x1854>
  404930:	b	40494c <__fxstatat@plt+0x185c>
  404934:	str	x21, [x0, #32]
  404938:	ldr	x0, [x0, #8]
  40493c:	ldr	x1, [x0, #88]
  404940:	tbnz	x1, #63, 40494c <__fxstatat@plt+0x185c>
  404944:	ldr	x1, [x0, #32]
  404948:	cbz	x1, 404934 <__fxstatat@plt+0x1844>
  40494c:	mov	x1, x19
  404950:	mov	w2, #0x4                   	// #4
  404954:	mov	x0, x20
  404958:	mov	w22, w2
  40495c:	bl	416138 <__fxstatat@plt+0x13048>
  404960:	mov	x0, x20
  404964:	bl	4158b8 <__fxstatat@plt+0x127c8>
  404968:	b	404550 <__fxstatat@plt+0x1460>
  40496c:	ldrb	w1, [x0, #1]
  404970:	cmp	w1, #0x2e
  404974:	cinc	x0, x0, eq  // eq = none
  404978:	ldrb	w0, [x0, #1]
  40497c:	cmp	w0, #0x2f
  404980:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404984:	b.ne	4047f8 <__fxstatat@plt+0x1708>  // b.any
  404988:	mov	w2, #0x5                   	// #5
  40498c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404990:	mov	x0, #0x0                   	// #0
  404994:	add	x1, x1, #0x400
  404998:	bl	402f90 <dcgettext@plt>
  40499c:	mov	x25, x0
  4049a0:	mov	w1, #0x4                   	// #4
  4049a4:	adrp	x2, 419000 <__fxstatat@plt+0x15f10>
  4049a8:	mov	w0, #0x0                   	// #0
  4049ac:	add	x2, x2, #0x438
  4049b0:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  4049b4:	mov	x26, x0
  4049b8:	mov	x2, x24
  4049bc:	mov	w1, #0x4                   	// #4
  4049c0:	mov	w0, #0x1                   	// #1
  4049c4:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  4049c8:	ldr	x2, [x19, #56]
  4049cc:	mov	x27, x0
  4049d0:	mov	w1, #0x4                   	// #4
  4049d4:	mov	w0, #0x2                   	// #2
  4049d8:	mov	w22, w1
  4049dc:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  4049e0:	mov	x5, x0
  4049e4:	mov	x4, x27
  4049e8:	mov	x3, x26
  4049ec:	mov	x2, x25
  4049f0:	mov	w1, #0x0                   	// #0
  4049f4:	mov	w0, #0x0                   	// #0
  4049f8:	bl	402950 <error@plt>
  4049fc:	b	404764 <__fxstatat@plt+0x1674>
  404a00:	mov	x0, x25
  404a04:	mov	x1, x24
  404a08:	mov	x2, #0x0                   	// #0
  404a0c:	bl	40b410 <__fxstatat@plt+0x8320>
  404a10:	mov	x25, x0
  404a14:	cbz	x0, 404a2c <__fxstatat@plt+0x193c>
  404a18:	mov	x1, x0
  404a1c:	add	x2, sp, #0x60
  404a20:	mov	w0, #0x0                   	// #0
  404a24:	bl	402f40 <__lxstat@plt>
  404a28:	cbz	w0, 404ac4 <__fxstatat@plt+0x19d4>
  404a2c:	mov	w2, #0x5                   	// #5
  404a30:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404a34:	mov	x0, #0x0                   	// #0
  404a38:	add	x1, x1, #0x1e8
  404a3c:	bl	402f90 <dcgettext@plt>
  404a40:	mov	x22, x0
  404a44:	mov	x2, x25
  404a48:	mov	w1, #0x4                   	// #4
  404a4c:	mov	w0, #0x0                   	// #0
  404a50:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  404a54:	ldr	x2, [x19, #48]
  404a58:	mov	x26, x0
  404a5c:	mov	w1, #0x4                   	// #4
  404a60:	mov	w0, #0x1                   	// #1
  404a64:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  404a68:	mov	x4, x0
  404a6c:	mov	x3, x26
  404a70:	mov	x2, x22
  404a74:	mov	w1, #0x0                   	// #0
  404a78:	mov	w0, #0x0                   	// #0
  404a7c:	bl	402950 <error@plt>
  404a80:	mov	x0, x25
  404a84:	bl	402e00 <free@plt>
  404a88:	mov	x1, x19
  404a8c:	mov	w2, #0x4                   	// #4
  404a90:	mov	x0, x20
  404a94:	mov	w22, w2
  404a98:	bl	416138 <__fxstatat@plt+0x13048>
  404a9c:	mov	x0, x20
  404aa0:	bl	4158b8 <__fxstatat@plt+0x127c8>
  404aa4:	b	404550 <__fxstatat@plt+0x1460>
  404aa8:	ldrb	w1, [x0, #20]
  404aac:	cmp	w1, #0x2e
  404ab0:	b.eq	404cb0 <__fxstatat@plt+0x1bc0>  // b.none
  404ab4:	cmp	w1, #0x2f
  404ab8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404abc:	b.eq	4046f4 <__fxstatat@plt+0x1604>  // b.none
  404ac0:	b	40470c <__fxstatat@plt+0x161c>
  404ac4:	mov	x0, x25
  404ac8:	bl	402e00 <free@plt>
  404acc:	ldr	x1, [x20, #24]
  404ad0:	ldr	x0, [sp, #96]
  404ad4:	cmp	x1, x0
  404ad8:	b.eq	404818 <__fxstatat@plt+0x1728>  // b.none
  404adc:	mov	w2, #0x5                   	// #5
  404ae0:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404ae4:	mov	x0, #0x0                   	// #0
  404ae8:	add	x1, x1, #0x3a8
  404aec:	bl	402f90 <dcgettext@plt>
  404af0:	mov	x22, x0
  404af4:	ldr	x1, [x19, #56]
  404af8:	mov	w0, #0x4                   	// #4
  404afc:	bl	40eb78 <__fxstatat@plt+0xba88>
  404b00:	mov	x3, x0
  404b04:	mov	x2, x22
  404b08:	mov	w1, #0x0                   	// #0
  404b0c:	mov	w0, #0x0                   	// #0
  404b10:	bl	402950 <error@plt>
  404b14:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404b18:	add	x1, x1, #0x3d8
  404b1c:	mov	w2, #0x5                   	// #5
  404b20:	mov	x0, #0x0                   	// #0
  404b24:	bl	402f90 <dcgettext@plt>
  404b28:	mov	w1, #0x0                   	// #0
  404b2c:	mov	x2, x0
  404b30:	mov	w0, #0x0                   	// #0
  404b34:	bl	402950 <error@plt>
  404b38:	mov	x1, x19
  404b3c:	mov	w2, #0x4                   	// #4
  404b40:	mov	x0, x20
  404b44:	mov	w22, w2
  404b48:	bl	416138 <__fxstatat@plt+0x13048>
  404b4c:	mov	x0, x20
  404b50:	bl	4158b8 <__fxstatat@plt+0x127c8>
  404b54:	b	404550 <__fxstatat@plt+0x1460>
  404b58:	ldr	x0, [x0, #8]
  404b5c:	ldr	x1, [x19, #120]
  404b60:	cmp	x1, x0
  404b64:	b.ne	404810 <__fxstatat@plt+0x1720>  // b.any
  404b68:	ldr	x0, [x19, #56]
  404b6c:	ldrb	w1, [x0]
  404b70:	cmp	w1, #0x2f
  404b74:	b.ne	404ce8 <__fxstatat@plt+0x1bf8>  // b.any
  404b78:	ldrb	w0, [x0, #1]
  404b7c:	cbnz	w0, 404ce8 <__fxstatat@plt+0x1bf8>
  404b80:	mov	w2, #0x5                   	// #5
  404b84:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404b88:	mov	x0, #0x0                   	// #0
  404b8c:	add	x1, x1, #0x170
  404b90:	bl	402f90 <dcgettext@plt>
  404b94:	mov	x22, x0
  404b98:	ldr	x1, [x19, #56]
  404b9c:	mov	w0, #0x4                   	// #4
  404ba0:	bl	40eb78 <__fxstatat@plt+0xba88>
  404ba4:	mov	x3, x0
  404ba8:	mov	x2, x22
  404bac:	mov	w1, #0x0                   	// #0
  404bb0:	mov	w0, #0x0                   	// #0
  404bb4:	bl	402950 <error@plt>
  404bb8:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404bbc:	mov	w2, #0x5                   	// #5
  404bc0:	add	x1, x1, #0x370
  404bc4:	b	404b20 <__fxstatat@plt+0x1a30>
  404bc8:	mov	w2, #0x5                   	// #5
  404bcc:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404bd0:	mov	x0, #0x0                   	// #0
  404bd4:	add	x1, x1, #0x160
  404bd8:	bl	402f90 <dcgettext@plt>
  404bdc:	mov	x2, x0
  404be0:	mov	w1, w21
  404be4:	mov	w0, #0x0                   	// #0
  404be8:	bl	402950 <error@plt>
  404bec:	mov	w22, #0x4                   	// #4
  404bf0:	mov	x0, x20
  404bf4:	bl	4156f0 <__fxstatat@plt+0x12600>
  404bf8:	cbz	w0, 40463c <__fxstatat@plt+0x154c>
  404bfc:	ldr	w19, [x19]
  404c00:	mov	w2, #0x5                   	// #5
  404c04:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404c08:	mov	x0, #0x0                   	// #0
  404c0c:	add	x1, x1, #0x358
  404c10:	bl	402f90 <dcgettext@plt>
  404c14:	mov	w1, w19
  404c18:	mov	x2, x0
  404c1c:	mov	w22, #0x4                   	// #4
  404c20:	mov	w0, #0x0                   	// #0
  404c24:	bl	402950 <error@plt>
  404c28:	mov	w0, w22
  404c2c:	ldp	x19, x20, [sp, #16]
  404c30:	ldp	x21, x22, [sp, #32]
  404c34:	ldp	x23, x24, [sp, #48]
  404c38:	ldp	x25, x26, [sp, #64]
  404c3c:	ldr	x27, [sp, #80]
  404c40:	ldp	x29, x30, [sp], #224
  404c44:	ret
  404c48:	ldr	x0, [x19, #8]
  404c4c:	ldr	x1, [x0, #88]
  404c50:	tbz	x1, #63, 404c68 <__fxstatat@plt+0x1b78>
  404c54:	b	404c70 <__fxstatat@plt+0x1b80>
  404c58:	str	x21, [x0, #32]
  404c5c:	ldr	x0, [x0, #8]
  404c60:	ldr	x1, [x0, #88]
  404c64:	tbnz	x1, #63, 404c70 <__fxstatat@plt+0x1b80>
  404c68:	ldr	x1, [x0, #32]
  404c6c:	cbz	x1, 404c58 <__fxstatat@plt+0x1b68>
  404c70:	mov	w2, #0x5                   	// #5
  404c74:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404c78:	mov	x0, #0x0                   	// #0
  404c7c:	add	x1, x1, #0x3a8
  404c80:	bl	402f90 <dcgettext@plt>
  404c84:	ldr	x1, [x19, #56]
  404c88:	mov	x19, x0
  404c8c:	mov	w0, #0x4                   	// #4
  404c90:	mov	w22, w0
  404c94:	bl	40eb78 <__fxstatat@plt+0xba88>
  404c98:	mov	x3, x0
  404c9c:	mov	x2, x19
  404ca0:	mov	w1, #0x0                   	// #0
  404ca4:	mov	w0, #0x0                   	// #0
  404ca8:	bl	402950 <error@plt>
  404cac:	b	404550 <__fxstatat@plt+0x1460>
  404cb0:	ldrb	w0, [x0, #21]
  404cb4:	cmp	w0, #0x2f
  404cb8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404cbc:	b.eq	4046f4 <__fxstatat@plt+0x1604>  // b.none
  404cc0:	b	40470c <__fxstatat@plt+0x161c>
  404cc4:	mov	w22, #0x2                   	// #2
  404cc8:	mov	w0, w22
  404ccc:	ldp	x21, x22, [sp, #32]
  404cd0:	ldp	x23, x24, [sp, #48]
  404cd4:	ldp	x29, x30, [sp], #224
  404cd8:	ret
  404cdc:	mov	w0, w25
  404ce0:	bl	402c90 <close@plt>
  404ce4:	b	404714 <__fxstatat@plt+0x1624>
  404ce8:	mov	w2, #0x5                   	// #5
  404cec:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404cf0:	mov	x0, #0x0                   	// #0
  404cf4:	add	x1, x1, #0x1a0
  404cf8:	bl	402f90 <dcgettext@plt>
  404cfc:	mov	x22, x0
  404d00:	ldr	x2, [x19, #56]
  404d04:	mov	w1, #0x4                   	// #4
  404d08:	mov	w0, #0x0                   	// #0
  404d0c:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  404d10:	mov	x25, x0
  404d14:	mov	w1, #0x4                   	// #4
  404d18:	adrp	x2, 418000 <__fxstatat@plt+0x14f10>
  404d1c:	mov	w0, #0x1                   	// #1
  404d20:	add	x2, x2, #0x2b8
  404d24:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  404d28:	mov	x4, x0
  404d2c:	mov	x3, x25
  404d30:	mov	x2, x22
  404d34:	mov	w1, #0x0                   	// #0
  404d38:	mov	w0, #0x0                   	// #0
  404d3c:	bl	402950 <error@plt>
  404d40:	b	404bb8 <__fxstatat@plt+0x1ac8>
  404d44:	adrp	x3, 419000 <__fxstatat@plt+0x15f10>
  404d48:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404d4c:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  404d50:	add	x3, x3, #0x440
  404d54:	add	x1, x1, #0x330
  404d58:	add	x0, x0, #0x340
  404d5c:	mov	w2, #0x261                 	// #609
  404d60:	bl	403030 <__assert_fail@plt>
  404d64:	mov	w22, w25
  404d68:	b	404550 <__fxstatat@plt+0x1460>
  404d6c:	nop
  404d70:	ret
  404d74:	nop
  404d78:	mov	w0, #0x4                   	// #4
  404d7c:	b	40eb78 <__fxstatat@plt+0xba88>
  404d80:	stp	x29, x30, [sp, #-48]!
  404d84:	mov	x29, sp
  404d88:	ldrb	w6, [x4, #35]
  404d8c:	ldr	x5, [x4, #32]
  404d90:	and	x5, x5, #0xff000000ff00
  404d94:	cbz	w6, 404e04 <__fxstatat@plt+0x1d14>
  404d98:	ldrb	w6, [x4, #40]
  404d9c:	cbnz	w6, 404e4c <__fxstatat@plt+0x1d5c>
  404da0:	ldrb	w8, [x4, #41]
  404da4:	adrp	x4, 404000 <__fxstatat@plt+0xf10>
  404da8:	add	x4, x4, #0xe60
  404dac:	eor	w8, w8, #0x1
  404db0:	adrp	x7, 404000 <__fxstatat@plt+0xf10>
  404db4:	adrp	x6, 404000 <__fxstatat@plt+0xf10>
  404db8:	add	x7, x7, #0xd78
  404dbc:	add	x6, x6, #0xd70
  404dc0:	stp	x4, x7, [sp, #24]
  404dc4:	cmp	w1, #0x0
  404dc8:	ccmp	w3, #0x0, #0x1, ge  // ge = tcont
  404dcc:	str	x6, [sp, #40]
  404dd0:	b.lt	404e14 <__fxstatat@plt+0x1d24>  // b.tstop
  404dd4:	cmp	x5, #0x0
  404dd8:	adrp	x4, 405000 <__fxstatat@plt+0x1f10>
  404ddc:	add	x4, x4, #0x1d0
  404de0:	add	x5, sp, #0x18
  404de4:	csel	x4, x4, xzr, ne  // ne = any
  404de8:	cmp	w8, #0x0
  404dec:	csel	x5, x5, xzr, ne  // ne = any
  404df0:	bl	402e40 <attr_copy_fd@plt>
  404df4:	cmp	w0, #0x0
  404df8:	cset	w0, eq  // eq = none
  404dfc:	ldp	x29, x30, [sp], #48
  404e00:	ret
  404e04:	adrp	x4, 404000 <__fxstatat@plt+0xf10>
  404e08:	mov	w8, #0x1                   	// #1
  404e0c:	add	x4, x4, #0xf08
  404e10:	b	404db0 <__fxstatat@plt+0x1cc0>
  404e14:	cmp	x5, #0x0
  404e18:	adrp	x4, 405000 <__fxstatat@plt+0x1f10>
  404e1c:	add	x4, x4, #0x1d0
  404e20:	add	x3, sp, #0x18
  404e24:	csel	x4, x4, xzr, ne  // ne = any
  404e28:	cmp	w8, #0x0
  404e2c:	mov	x1, x2
  404e30:	csel	x3, x3, xzr, ne  // ne = any
  404e34:	mov	x2, x4
  404e38:	bl	402ee0 <attr_copy_file@plt>
  404e3c:	cmp	w0, #0x0
  404e40:	cset	w0, eq  // eq = none
  404e44:	ldp	x29, x30, [sp], #48
  404e48:	ret
  404e4c:	adrp	x4, 404000 <__fxstatat@plt+0xf10>
  404e50:	mov	w8, #0x1                   	// #1
  404e54:	add	x4, x4, #0xf08
  404e58:	b	404db0 <__fxstatat@plt+0x1cc0>
  404e5c:	nop
  404e60:	stp	x29, x30, [sp, #-272]!
  404e64:	mov	x29, sp
  404e68:	str	x19, [sp, #16]
  404e6c:	mov	x19, x1
  404e70:	str	q0, [sp, #96]
  404e74:	str	q1, [sp, #112]
  404e78:	str	q2, [sp, #128]
  404e7c:	str	q3, [sp, #144]
  404e80:	str	q4, [sp, #160]
  404e84:	str	q5, [sp, #176]
  404e88:	str	q6, [sp, #192]
  404e8c:	str	q7, [sp, #208]
  404e90:	stp	x2, x3, [sp, #224]
  404e94:	stp	x4, x5, [sp, #240]
  404e98:	stp	x6, x7, [sp, #256]
  404e9c:	bl	403040 <__errno_location@plt>
  404ea0:	ldr	w1, [x0]
  404ea4:	mov	w2, #0x3d                  	// #61
  404ea8:	cmp	w1, #0x5f
  404eac:	ccmp	w1, w2, #0x4, ne  // ne = any
  404eb0:	b.ne	404ec0 <__fxstatat@plt+0x1dd0>  // b.any
  404eb4:	ldr	x19, [sp, #16]
  404eb8:	ldp	x29, x30, [sp], #272
  404ebc:	ret
  404ec0:	add	x2, sp, #0x110
  404ec4:	stp	x2, x2, [sp, #64]
  404ec8:	add	x4, sp, #0xe0
  404ecc:	mov	w3, #0xffffffd0            	// #-48
  404ed0:	mov	w0, #0xffffff80            	// #-128
  404ed4:	str	x4, [sp, #80]
  404ed8:	mov	x2, x19
  404edc:	stp	w3, w0, [sp, #88]
  404ee0:	add	x3, sp, #0x20
  404ee4:	ldp	x4, x5, [sp, #64]
  404ee8:	stp	x4, x5, [sp, #32]
  404eec:	mov	w0, #0x0                   	// #0
  404ef0:	ldp	x4, x5, [sp, #80]
  404ef4:	stp	x4, x5, [sp, #48]
  404ef8:	bl	412b10 <__fxstatat@plt+0xfa20>
  404efc:	ldr	x19, [sp, #16]
  404f00:	ldp	x29, x30, [sp], #272
  404f04:	ret
  404f08:	stp	x29, x30, [sp, #-272]!
  404f0c:	mov	x29, sp
  404f10:	str	x19, [sp, #16]
  404f14:	mov	x19, x1
  404f18:	str	q0, [sp, #96]
  404f1c:	str	q1, [sp, #112]
  404f20:	str	q2, [sp, #128]
  404f24:	str	q3, [sp, #144]
  404f28:	str	q4, [sp, #160]
  404f2c:	str	q5, [sp, #176]
  404f30:	str	q6, [sp, #192]
  404f34:	str	q7, [sp, #208]
  404f38:	stp	x2, x3, [sp, #224]
  404f3c:	stp	x4, x5, [sp, #240]
  404f40:	stp	x6, x7, [sp, #256]
  404f44:	bl	403040 <__errno_location@plt>
  404f48:	add	x2, sp, #0x110
  404f4c:	add	x3, sp, #0x110
  404f50:	mov	x1, x0
  404f54:	mov	w5, #0xffffffd0            	// #-48
  404f58:	add	x0, sp, #0xe0
  404f5c:	mov	w4, #0xffffff80            	// #-128
  404f60:	stp	x2, x3, [sp, #64]
  404f64:	ldr	w1, [x1]
  404f68:	str	x0, [sp, #80]
  404f6c:	mov	x2, x19
  404f70:	stp	w5, w4, [sp, #88]
  404f74:	add	x3, sp, #0x20
  404f78:	ldp	x6, x7, [sp, #64]
  404f7c:	mov	w0, #0x0                   	// #0
  404f80:	ldp	x4, x5, [sp, #80]
  404f84:	stp	x6, x7, [sp, #32]
  404f88:	stp	x4, x5, [sp, #48]
  404f8c:	bl	412b10 <__fxstatat@plt+0xfa20>
  404f90:	ldr	x19, [sp, #16]
  404f94:	ldp	x29, x30, [sp], #272
  404f98:	ret
  404f9c:	nop
  404fa0:	stp	x29, x30, [sp, #-32]!
  404fa4:	mov	x29, sp
  404fa8:	str	x19, [sp, #16]
  404fac:	bl	403040 <__errno_location@plt>
  404fb0:	mov	w19, #0x5f                  	// #95
  404fb4:	str	w19, [x0]
  404fb8:	mov	w2, #0x5                   	// #5
  404fbc:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  404fc0:	mov	x0, #0x0                   	// #0
  404fc4:	add	x1, x1, #0x448
  404fc8:	bl	402f90 <dcgettext@plt>
  404fcc:	mov	x2, x0
  404fd0:	mov	w1, w19
  404fd4:	mov	w0, #0x1                   	// #1
  404fd8:	bl	402950 <error@plt>
  404fdc:	nop
  404fe0:	stp	x29, x30, [sp, #-32]!
  404fe4:	mov	x29, sp
  404fe8:	stp	x19, x20, [sp, #16]
  404fec:	mov	x20, x1
  404ff0:	mov	x19, x2
  404ff4:	mov	w1, #0x4                   	// #4
  404ff8:	mov	x2, x0
  404ffc:	mov	w0, #0x0                   	// #0
  405000:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  405004:	mov	x2, x20
  405008:	mov	w1, #0x4                   	// #4
  40500c:	mov	x20, x0
  405010:	mov	w0, #0x1                   	// #1
  405014:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  405018:	mov	x3, x0
  40501c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  405020:	mov	x2, x20
  405024:	add	x1, x1, #0x480
  405028:	mov	w0, #0x1                   	// #1
  40502c:	bl	402ba0 <__printf_chk@plt>
  405030:	cbz	x19, 405068 <__fxstatat@plt+0x1f78>
  405034:	mov	w2, #0x5                   	// #5
  405038:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40503c:	mov	x0, #0x0                   	// #0
  405040:	add	x1, x1, #0x490
  405044:	bl	402f90 <dcgettext@plt>
  405048:	mov	x20, x0
  40504c:	mov	x1, x19
  405050:	mov	w0, #0x4                   	// #4
  405054:	bl	40eb78 <__fxstatat@plt+0xba88>
  405058:	mov	x2, x0
  40505c:	mov	x1, x20
  405060:	mov	w0, #0x1                   	// #1
  405064:	bl	402ba0 <__printf_chk@plt>
  405068:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40506c:	ldr	x0, [x0, #1216]
  405070:	ldp	x1, x2, [x0, #40]
  405074:	cmp	x1, x2
  405078:	b.cs	405098 <__fxstatat@plt+0x1fa8>  // b.hs, b.nlast
  40507c:	add	x2, x1, #0x1
  405080:	str	x2, [x0, #40]
  405084:	mov	w0, #0xa                   	// #10
  405088:	strb	w0, [x1]
  40508c:	ldp	x19, x20, [sp, #16]
  405090:	ldp	x29, x30, [sp], #32
  405094:	ret
  405098:	ldp	x19, x20, [sp, #16]
  40509c:	mov	w1, #0xa                   	// #10
  4050a0:	ldp	x29, x30, [sp], #32
  4050a4:	b	402d10 <__overflow@plt>
  4050a8:	stp	x29, x30, [sp, #-48]!
  4050ac:	tst	w4, #0xff
  4050b0:	cset	w4, ne  // ne = any
  4050b4:	mov	x29, sp
  4050b8:	stp	x19, x20, [sp, #16]
  4050bc:	mov	x20, x1
  4050c0:	mov	w5, w2
  4050c4:	mov	x1, x0
  4050c8:	mov	w2, #0xffffff9c            	// #-100
  4050cc:	lsl	w4, w4, #10
  4050d0:	mov	w6, #0xffffffff            	// #-1
  4050d4:	stp	x21, x22, [sp, #32]
  4050d8:	mov	x21, x0
  4050dc:	and	w22, w3, #0xff
  4050e0:	mov	w0, w2
  4050e4:	mov	x3, x20
  4050e8:	bl	409d58 <__fxstatat@plt+0x6c68>
  4050ec:	mov	w19, w0
  4050f0:	cmp	w0, #0x0
  4050f4:	b.gt	405160 <__fxstatat@plt+0x2070>
  4050f8:	ands	w19, w22, w0, lsr #31
  4050fc:	b.ne	405118 <__fxstatat@plt+0x2028>  // b.any
  405100:	mov	w19, #0x1                   	// #1
  405104:	mov	w0, w19
  405108:	ldp	x19, x20, [sp, #16]
  40510c:	ldp	x21, x22, [sp, #32]
  405110:	ldp	x29, x30, [sp], #48
  405114:	ret
  405118:	mov	w2, #0x5                   	// #5
  40511c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  405120:	mov	x0, #0x0                   	// #0
  405124:	add	x1, x1, #0xa8
  405128:	bl	402f90 <dcgettext@plt>
  40512c:	mov	x21, x0
  405130:	mov	x1, x20
  405134:	mov	w0, #0x4                   	// #4
  405138:	bl	40eb78 <__fxstatat@plt+0xba88>
  40513c:	mov	x2, x0
  405140:	mov	x1, x21
  405144:	mov	w0, #0x1                   	// #1
  405148:	bl	402ba0 <__printf_chk@plt>
  40514c:	mov	w0, w19
  405150:	ldp	x19, x20, [sp, #16]
  405154:	ldp	x21, x22, [sp, #32]
  405158:	ldp	x29, x30, [sp], #48
  40515c:	ret
  405160:	mov	w2, #0x5                   	// #5
  405164:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  405168:	mov	x0, #0x0                   	// #0
  40516c:	add	x1, x1, #0x4a0
  405170:	bl	402f90 <dcgettext@plt>
  405174:	mov	x22, x0
  405178:	mov	x2, x20
  40517c:	mov	w1, #0x4                   	// #4
  405180:	mov	w0, #0x0                   	// #0
  405184:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  405188:	mov	x2, x21
  40518c:	mov	x20, x0
  405190:	mov	w1, #0x4                   	// #4
  405194:	mov	w0, #0x1                   	// #1
  405198:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  40519c:	mov	x4, x0
  4051a0:	mov	x3, x20
  4051a4:	mov	x2, x22
  4051a8:	mov	w1, w19
  4051ac:	mov	w0, #0x0                   	// #0
  4051b0:	mov	w19, #0x0                   	// #0
  4051b4:	bl	402950 <error@plt>
  4051b8:	mov	w0, w19
  4051bc:	ldp	x19, x20, [sp, #16]
  4051c0:	ldp	x21, x22, [sp, #32]
  4051c4:	ldp	x29, x30, [sp], #48
  4051c8:	ret
  4051cc:	nop
  4051d0:	stp	x29, x30, [sp, #-32]!
  4051d4:	mov	x2, #0x10                  	// #16
  4051d8:	mov	x29, sp
  4051dc:	stp	x19, x20, [sp, #16]
  4051e0:	mov	x20, x1
  4051e4:	mov	x19, x0
  4051e8:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4051ec:	add	x1, x1, #0x4c8
  4051f0:	bl	402b70 <strncmp@plt>
  4051f4:	cbnz	w0, 405204 <__fxstatat@plt+0x2114>
  4051f8:	ldp	x19, x20, [sp, #16]
  4051fc:	ldp	x29, x30, [sp], #32
  405200:	ret
  405204:	mov	x1, x20
  405208:	mov	x0, x19
  40520c:	bl	402f00 <attr_copy_check_permissions@plt>
  405210:	cmp	w0, #0x0
  405214:	cset	w0, ne  // ne = any
  405218:	ldp	x19, x20, [sp, #16]
  40521c:	ldp	x29, x30, [sp], #32
  405220:	ret
  405224:	nop
  405228:	stp	x29, x30, [sp, #-64]!
  40522c:	mov	x29, sp
  405230:	stp	x19, x20, [sp, #16]
  405234:	mov	x19, x2
  405238:	ldr	w2, [x2]
  40523c:	stp	x21, x22, [sp, #32]
  405240:	mov	x21, x1
  405244:	and	w2, w2, #0xf000
  405248:	cmp	w2, #0xa, lsl #12
  40524c:	b.ne	4052b0 <__fxstatat@plt+0x21c0>  // b.any
  405250:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  405254:	mov	w2, #0x5                   	// #5
  405258:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40525c:	add	x1, x1, #0x548
  405260:	ldr	x20, [x0, #1192]
  405264:	mov	x0, #0x0                   	// #0
  405268:	bl	402f90 <dcgettext@plt>
  40526c:	mov	x19, x0
  405270:	adrp	x2, 42f000 <__fxstatat@plt+0x2bf10>
  405274:	mov	x1, x21
  405278:	mov	w0, #0x4                   	// #4
  40527c:	ldr	x21, [x2, #2376]
  405280:	bl	40eb78 <__fxstatat@plt+0xba88>
  405284:	mov	x2, x19
  405288:	mov	x4, x0
  40528c:	mov	x3, x21
  405290:	mov	w1, #0x1                   	// #1
  405294:	mov	x0, x20
  405298:	bl	402d80 <__fprintf_chk@plt>
  40529c:	bl	413bf0 <__fxstatat@plt+0x10b00>
  4052a0:	ldp	x19, x20, [sp, #16]
  4052a4:	ldp	x21, x22, [sp, #32]
  4052a8:	ldp	x29, x30, [sp], #64
  4052ac:	ret
  4052b0:	mov	x20, x0
  4052b4:	bl	4134f0 <__fxstatat@plt+0x10400>
  4052b8:	tst	w0, #0xff
  4052bc:	b.ne	405250 <__fxstatat@plt+0x2160>  // b.any
  4052c0:	mov	x0, x21
  4052c4:	mov	w1, #0x2                   	// #2
  4052c8:	bl	402a50 <euidaccess@plt>
  4052cc:	cbz	w0, 405250 <__fxstatat@plt+0x2160>
  4052d0:	ldr	w0, [x19]
  4052d4:	add	x1, sp, #0x30
  4052d8:	bl	40b138 <__fxstatat@plt+0x8048>
  4052dc:	strb	wzr, [sp, #58]
  4052e0:	ldrb	w0, [x20, #24]
  4052e4:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  4052e8:	ldr	x22, [x1, #1192]
  4052ec:	cbnz	w0, 4052fc <__fxstatat@plt+0x220c>
  4052f0:	ldr	w0, [x20, #20]
  4052f4:	tst	w0, #0xffff00
  4052f8:	b.eq	405360 <__fxstatat@plt+0x2270>  // b.none
  4052fc:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  405300:	mov	w2, #0x5                   	// #5
  405304:	add	x1, x1, #0x4e0
  405308:	mov	x0, #0x0                   	// #0
  40530c:	bl	402f90 <dcgettext@plt>
  405310:	mov	x20, x0
  405314:	adrp	x2, 42f000 <__fxstatat@plt+0x2bf10>
  405318:	mov	x1, x21
  40531c:	mov	w0, #0x4                   	// #4
  405320:	ldr	x21, [x2, #2376]
  405324:	bl	40eb78 <__fxstatat@plt+0xba88>
  405328:	ldr	w5, [x19]
  40532c:	mov	x4, x0
  405330:	mov	x3, x21
  405334:	add	x6, sp, #0x31
  405338:	mov	x2, x20
  40533c:	and	x5, x5, #0xfff
  405340:	mov	w1, #0x1                   	// #1
  405344:	mov	x0, x22
  405348:	bl	402d80 <__fprintf_chk@plt>
  40534c:	bl	413bf0 <__fxstatat@plt+0x10b00>
  405350:	ldp	x19, x20, [sp, #16]
  405354:	ldp	x21, x22, [sp, #32]
  405358:	ldp	x29, x30, [sp], #64
  40535c:	ret
  405360:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  405364:	mov	w2, #0x5                   	// #5
  405368:	add	x1, x1, #0x510
  40536c:	mov	x0, #0x0                   	// #0
  405370:	bl	402f90 <dcgettext@plt>
  405374:	mov	x20, x0
  405378:	b	405314 <__fxstatat@plt+0x2224>
  40537c:	nop
  405380:	stp	x29, x30, [sp, #-48]!
  405384:	mov	x29, sp
  405388:	stp	x19, x20, [sp, #16]
  40538c:	mov	x19, x3
  405390:	mov	w20, w0
  405394:	stp	x21, x22, [sp, #32]
  405398:	mov	x21, x1
  40539c:	and	w22, w2, #0xff
  4053a0:	mov	x1, x3
  4053a4:	mov	w2, #0x1                   	// #1
  4053a8:	bl	402a60 <lseek@plt>
  4053ac:	tbnz	x0, #63, 40543c <__fxstatat@plt+0x234c>
  4053b0:	cbnz	w22, 4053cc <__fxstatat@plt+0x22dc>
  4053b4:	mov	w19, #0x1                   	// #1
  4053b8:	mov	w0, w19
  4053bc:	ldp	x19, x20, [sp, #16]
  4053c0:	ldp	x21, x22, [sp, #32]
  4053c4:	ldp	x29, x30, [sp], #48
  4053c8:	ret
  4053cc:	sub	x2, x0, x19
  4053d0:	mov	x3, x19
  4053d4:	mov	w0, w20
  4053d8:	mov	w1, #0x3                   	// #3
  4053dc:	bl	402fe0 <fallocate@plt>
  4053e0:	tbz	w0, #31, 4053b4 <__fxstatat@plt+0x22c4>
  4053e4:	bl	403040 <__errno_location@plt>
  4053e8:	ldr	w20, [x0]
  4053ec:	cmp	w20, #0x26
  4053f0:	cset	w19, eq  // eq = none
  4053f4:	cmp	w20, #0x5f
  4053f8:	csinc	w19, w19, wzr, ne  // ne = any
  4053fc:	cbnz	w19, 4053b4 <__fxstatat@plt+0x22c4>
  405400:	mov	w2, #0x5                   	// #5
  405404:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  405408:	mov	x0, #0x0                   	// #0
  40540c:	add	x1, x1, #0x570
  405410:	bl	402f90 <dcgettext@plt>
  405414:	mov	x22, x0
  405418:	mov	x1, x21
  40541c:	mov	w0, #0x4                   	// #4
  405420:	bl	40eb78 <__fxstatat@plt+0xba88>
  405424:	mov	x3, x0
  405428:	mov	x2, x22
  40542c:	mov	w1, w20
  405430:	mov	w0, #0x0                   	// #0
  405434:	bl	402950 <error@plt>
  405438:	b	4053b8 <__fxstatat@plt+0x22c8>
  40543c:	bl	403040 <__errno_location@plt>
  405440:	mov	x3, x0
  405444:	mov	w2, #0x5                   	// #5
  405448:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40544c:	mov	x0, #0x0                   	// #0
  405450:	add	x1, x1, #0x560
  405454:	ldr	w22, [x3]
  405458:	bl	402f90 <dcgettext@plt>
  40545c:	mov	x1, x21
  405460:	mov	x20, x0
  405464:	mov	w0, #0x4                   	// #4
  405468:	bl	40eb78 <__fxstatat@plt+0xba88>
  40546c:	mov	x2, x20
  405470:	mov	x3, x0
  405474:	mov	w1, w22
  405478:	mov	w19, #0x0                   	// #0
  40547c:	mov	w0, #0x0                   	// #0
  405480:	bl	402950 <error@plt>
  405484:	mov	w0, w19
  405488:	ldp	x19, x20, [sp, #16]
  40548c:	ldp	x21, x22, [sp, #32]
  405490:	ldp	x29, x30, [sp], #48
  405494:	ret
  405498:	stp	x29, x30, [sp, #-64]!
  40549c:	tst	w4, #0xff
  4054a0:	mov	x29, sp
  4054a4:	stp	x19, x20, [sp, #16]
  4054a8:	mov	x20, x0
  4054ac:	mov	w19, w2
  4054b0:	stp	x21, x22, [sp, #32]
  4054b4:	mov	x21, x1
  4054b8:	stp	x23, x24, [sp, #48]
  4054bc:	ldp	w22, w23, [x3, #24]
  4054c0:	b.ne	405550 <__fxstatat@plt+0x2460>  // b.any
  4054c4:	ldr	x0, [x0, #24]
  4054c8:	and	x0, x0, #0xffffffffffffff
  4054cc:	and	x0, x0, #0xffff0000000000ff
  4054d0:	cbz	x0, 405544 <__fxstatat@plt+0x2454>
  4054d4:	ldr	w2, [x3, #16]
  4054d8:	ldr	w0, [x5]
  4054dc:	and	w2, w2, w0
  4054e0:	mov	w1, w19
  4054e4:	and	w2, w2, #0x1c0
  4054e8:	mov	x0, x21
  4054ec:	bl	40cbd0 <__fxstatat@plt+0x9ae0>
  4054f0:	cbz	w0, 405550 <__fxstatat@plt+0x2460>
  4054f4:	bl	403040 <__errno_location@plt>
  4054f8:	ldr	w19, [x0]
  4054fc:	cmp	w19, #0x1
  405500:	ccmp	w19, #0x16, #0x4, ne  // ne = any
  405504:	b.eq	405668 <__fxstatat@plt+0x2578>  // b.none
  405508:	mov	w2, #0x5                   	// #5
  40550c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  405510:	mov	x0, #0x0                   	// #0
  405514:	add	x1, x1, #0x588
  405518:	bl	402f90 <dcgettext@plt>
  40551c:	mov	x22, x0
  405520:	mov	x1, x21
  405524:	mov	w0, #0x4                   	// #4
  405528:	bl	40eb78 <__fxstatat@plt+0xba88>
  40552c:	mov	x3, x0
  405530:	mov	x2, x22
  405534:	mov	w1, w19
  405538:	mov	w0, #0x0                   	// #0
  40553c:	bl	402950 <error@plt>
  405540:	b	4055bc <__fxstatat@plt+0x24cc>
  405544:	ldrb	w0, [x20, #43]
  405548:	cbnz	w0, 405644 <__fxstatat@plt+0x2554>
  40554c:	nop
  405550:	mov	w1, w22
  405554:	mov	w2, w23
  405558:	cmn	w19, #0x1
  40555c:	b.eq	4055d8 <__fxstatat@plt+0x24e8>  // b.none
  405560:	mov	w0, w19
  405564:	bl	403090 <fchown@plt>
  405568:	cbz	w0, 4055e4 <__fxstatat@plt+0x24f4>
  40556c:	bl	403040 <__errno_location@plt>
  405570:	ldr	w22, [x0]
  405574:	mov	x24, x0
  405578:	cmp	w22, #0x1
  40557c:	ccmp	w22, #0x16, #0x4, ne  // ne = any
  405580:	b.eq	405650 <__fxstatat@plt+0x2560>  // b.none
  405584:	mov	w2, #0x5                   	// #5
  405588:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40558c:	mov	x0, #0x0                   	// #0
  405590:	add	x1, x1, #0x5a8
  405594:	bl	402f90 <dcgettext@plt>
  405598:	mov	x19, x0
  40559c:	mov	x1, x21
  4055a0:	mov	w0, #0x4                   	// #4
  4055a4:	bl	40eb78 <__fxstatat@plt+0xba88>
  4055a8:	mov	x3, x0
  4055ac:	mov	x2, x19
  4055b0:	mov	w1, w22
  4055b4:	mov	w0, #0x0                   	// #0
  4055b8:	bl	402950 <error@plt>
  4055bc:	ldrb	w0, [x20, #36]
  4055c0:	ldp	x19, x20, [sp, #16]
  4055c4:	neg	w0, w0
  4055c8:	ldp	x21, x22, [sp, #32]
  4055cc:	ldp	x23, x24, [sp, #48]
  4055d0:	ldp	x29, x30, [sp], #64
  4055d4:	ret
  4055d8:	mov	x0, x21
  4055dc:	bl	402dd0 <lchown@plt>
  4055e0:	cbnz	w0, 4055fc <__fxstatat@plt+0x250c>
  4055e4:	mov	w0, #0x1                   	// #1
  4055e8:	ldp	x19, x20, [sp, #16]
  4055ec:	ldp	x21, x22, [sp, #32]
  4055f0:	ldp	x23, x24, [sp, #48]
  4055f4:	ldp	x29, x30, [sp], #64
  4055f8:	ret
  4055fc:	bl	403040 <__errno_location@plt>
  405600:	ldr	w22, [x0]
  405604:	mov	x24, x0
  405608:	cmp	w22, #0x1
  40560c:	ccmp	w22, #0x16, #0x4, ne  // ne = any
  405610:	b.ne	405584 <__fxstatat@plt+0x2494>  // b.any
  405614:	mov	w2, w23
  405618:	mov	w1, w19
  40561c:	mov	x0, x21
  405620:	bl	402dd0 <lchown@plt>
  405624:	str	w22, [x24]
  405628:	ldrb	w0, [x20, #26]
  40562c:	cbnz	w0, 405584 <__fxstatat@plt+0x2494>
  405630:	ldp	x19, x20, [sp, #16]
  405634:	ldp	x21, x22, [sp, #32]
  405638:	ldp	x23, x24, [sp, #48]
  40563c:	ldp	x29, x30, [sp], #64
  405640:	ret
  405644:	ldr	w0, [x5]
  405648:	ldr	w2, [x20, #16]
  40564c:	b	4054dc <__fxstatat@plt+0x23ec>
  405650:	mov	w2, w23
  405654:	mov	w0, w19
  405658:	mov	w1, #0xffffffff            	// #-1
  40565c:	bl	403090 <fchown@plt>
  405660:	str	w22, [x24]
  405664:	b	405628 <__fxstatat@plt+0x2538>
  405668:	ldrb	w0, [x20, #27]
  40566c:	cbnz	w0, 405508 <__fxstatat@plt+0x2418>
  405670:	b	4055bc <__fxstatat@plt+0x24cc>
  405674:	nop
  405678:	stp	x29, x30, [sp, #-48]!
  40567c:	mov	x29, sp
  405680:	ldrb	w1, [x4, #37]
  405684:	stp	x19, x20, [sp, #16]
  405688:	mov	x20, x4
  40568c:	cbz	w1, 405700 <__fxstatat@plt+0x2610>
  405690:	stp	x21, x22, [sp, #32]
  405694:	mov	x21, x0
  405698:	bl	403040 <__errno_location@plt>
  40569c:	ldrb	w1, [x20, #35]
  4056a0:	cbnz	w1, 405724 <__fxstatat@plt+0x2634>
  4056a4:	mov	w22, #0x5f                  	// #95
  4056a8:	str	w22, [x0]
  4056ac:	mov	w2, #0x5                   	// #5
  4056b0:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4056b4:	mov	x0, #0x0                   	// #0
  4056b8:	add	x1, x1, #0x5d0
  4056bc:	bl	402f90 <dcgettext@plt>
  4056c0:	mov	x19, x0
  4056c4:	mov	x1, x21
  4056c8:	mov	w0, #0x4                   	// #4
  4056cc:	bl	40eb78 <__fxstatat@plt+0xba88>
  4056d0:	mov	x3, x0
  4056d4:	mov	x2, x19
  4056d8:	mov	w1, w22
  4056dc:	mov	w0, #0x0                   	// #0
  4056e0:	bl	402950 <error@plt>
  4056e4:	ldrb	w19, [x20, #38]
  4056e8:	eor	w19, w19, #0x1
  4056ec:	mov	w0, w19
  4056f0:	ldp	x19, x20, [sp, #16]
  4056f4:	ldp	x21, x22, [sp, #32]
  4056f8:	ldp	x29, x30, [sp], #48
  4056fc:	ret
  405700:	ldrb	w19, [x4, #33]
  405704:	and	w3, w3, #0xff
  405708:	ands	w19, w3, w19
  40570c:	b.ne	405738 <__fxstatat@plt+0x2648>  // b.any
  405710:	mov	w19, #0x1                   	// #1
  405714:	mov	w0, w19
  405718:	ldp	x19, x20, [sp, #16]
  40571c:	ldp	x29, x30, [sp], #48
  405720:	ret
  405724:	ldrb	w19, [x20, #38]
  405728:	cbnz	w19, 4056a4 <__fxstatat@plt+0x25b4>
  40572c:	mov	w1, #0x5f                  	// #95
  405730:	str	w1, [x0]
  405734:	b	4056e8 <__fxstatat@plt+0x25f8>
  405738:	bl	403040 <__errno_location@plt>
  40573c:	mov	w1, #0x5f                  	// #95
  405740:	str	w1, [x0]
  405744:	mov	w0, w19
  405748:	ldp	x19, x20, [sp, #16]
  40574c:	ldp	x29, x30, [sp], #48
  405750:	ret
  405754:	nop
  405758:	stp	x29, x30, [sp, #-48]!
  40575c:	mov	x29, sp
  405760:	stp	x19, x20, [sp, #16]
  405764:	mov	x19, x3
  405768:	mov	x20, x0
  40576c:	bl	403040 <__errno_location@plt>
  405770:	ldrb	w1, [x19, #35]
  405774:	cbnz	w1, 4057d4 <__fxstatat@plt+0x26e4>
  405778:	str	x21, [sp, #32]
  40577c:	mov	w21, #0x5f                  	// #95
  405780:	str	w21, [x0]
  405784:	mov	w2, #0x5                   	// #5
  405788:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40578c:	mov	x0, #0x0                   	// #0
  405790:	add	x1, x1, #0x5f8
  405794:	bl	402f90 <dcgettext@plt>
  405798:	mov	x2, x20
  40579c:	mov	x19, x0
  4057a0:	mov	w1, #0x4                   	// #4
  4057a4:	mov	w0, #0x0                   	// #0
  4057a8:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  4057ac:	mov	x3, x0
  4057b0:	mov	x2, x19
  4057b4:	mov	w1, w21
  4057b8:	mov	w0, #0x0                   	// #0
  4057bc:	bl	402950 <error@plt>
  4057c0:	mov	w0, #0x0                   	// #0
  4057c4:	ldp	x19, x20, [sp, #16]
  4057c8:	ldr	x21, [sp, #32]
  4057cc:	ldp	x29, x30, [sp], #48
  4057d0:	ret
  4057d4:	ldrb	w1, [x19, #38]
  4057d8:	cbnz	w1, 405778 <__fxstatat@plt+0x2688>
  4057dc:	mov	w1, #0x5f                  	// #95
  4057e0:	str	w1, [x0]
  4057e4:	mov	w0, #0x0                   	// #0
  4057e8:	ldp	x19, x20, [sp, #16]
  4057ec:	ldp	x29, x30, [sp], #48
  4057f0:	ret
  4057f4:	nop
  4057f8:	stp	x29, x30, [sp, #-32]!
  4057fc:	mov	x1, #0x0                   	// #0
  405800:	adrp	x4, 40c000 <__fxstatat@plt+0x8f10>
  405804:	mov	x29, sp
  405808:	str	x19, [sp, #16]
  40580c:	mov	x19, x0
  405810:	add	x4, x4, #0x9d8
  405814:	adrp	x3, 40c000 <__fxstatat@plt+0x8f10>
  405818:	adrp	x2, 40c000 <__fxstatat@plt+0x8f10>
  40581c:	add	x3, x3, #0x940
  405820:	add	x2, x2, #0x8f8
  405824:	mov	x0, #0x3d                  	// #61
  405828:	bl	40bd98 <__fxstatat@plt+0x8ca8>
  40582c:	str	x0, [x19, #64]
  405830:	ldr	x19, [sp, #16]
  405834:	ldp	x29, x30, [sp], #32
  405838:	ret
  40583c:	nop
  405840:	stp	x29, x30, [sp, #-32]!
  405844:	mov	x1, #0x0                   	// #0
  405848:	adrp	x4, 40c000 <__fxstatat@plt+0x8f10>
  40584c:	mov	x29, sp
  405850:	str	x19, [sp, #16]
  405854:	mov	x19, x0
  405858:	add	x4, x4, #0x9d8
  40585c:	adrp	x3, 40c000 <__fxstatat@plt+0x8f10>
  405860:	adrp	x2, 40c000 <__fxstatat@plt+0x8f10>
  405864:	add	x3, x3, #0x940
  405868:	add	x2, x2, #0x930
  40586c:	mov	x0, #0x3d                  	// #61
  405870:	bl	40bd98 <__fxstatat@plt+0x8ca8>
  405874:	str	x0, [x19, #72]
  405878:	ldr	x19, [sp, #16]
  40587c:	ldp	x29, x30, [sp], #32
  405880:	ret
  405884:	nop
  405888:	stp	x29, x30, [sp, #-32]!
  40588c:	mov	x29, sp
  405890:	str	x19, [sp, #16]
  405894:	mov	x19, x0
  405898:	stp	xzr, xzr, [x0]
  40589c:	stp	xzr, xzr, [x0, #16]
  4058a0:	stp	xzr, xzr, [x0, #32]
  4058a4:	stp	xzr, xzr, [x0, #48]
  4058a8:	stp	xzr, xzr, [x0, #64]
  4058ac:	bl	402990 <geteuid@plt>
  4058b0:	cmp	w0, #0x0
  4058b4:	cset	w0, eq  // eq = none
  4058b8:	mov	w1, #0xffffffff            	// #-1
  4058bc:	strb	w0, [x19, #26]
  4058c0:	strb	w0, [x19, #27]
  4058c4:	str	w1, [x19, #52]
  4058c8:	ldr	x19, [sp, #16]
  4058cc:	ldp	x29, x30, [sp], #32
  4058d0:	ret
  4058d4:	nop
  4058d8:	stp	x29, x30, [sp, #-32]!
  4058dc:	mov	x29, sp
  4058e0:	str	x19, [sp, #16]
  4058e4:	mov	x19, x0
  4058e8:	bl	403040 <__errno_location@plt>
  4058ec:	ldr	w0, [x0]
  4058f0:	cmp	w0, #0x1
  4058f4:	cset	w1, eq  // eq = none
  4058f8:	cmp	w0, #0x16
  4058fc:	csinc	w0, w1, wzr, ne  // ne = any
  405900:	cbz	w0, 40590c <__fxstatat@plt+0x281c>
  405904:	ldrb	w0, [x19, #26]
  405908:	eor	w0, w0, #0x1
  40590c:	ldr	x19, [sp, #16]
  405910:	ldp	x29, x30, [sp], #32
  405914:	ret
  405918:	sub	sp, sp, #0x3a0
  40591c:	stp	x29, x30, [sp, #16]
  405920:	add	x29, sp, #0x10
  405924:	stp	x21, x22, [sp, #48]
  405928:	mov	x21, x0
  40592c:	ldr	w22, [x5, #52]
  405930:	stp	x25, x26, [sp, #80]
  405934:	mov	x25, x5
  405938:	and	w26, w2, #0xff
  40593c:	ldr	x5, [x29, #912]
  405940:	stp	x19, x20, [sp, #32]
  405944:	mov	x19, x1
  405948:	stp	x23, x24, [sp, #64]
  40594c:	mov	x20, x7
  405950:	and	w23, w6, #0xff
  405954:	stp	x27, x28, [sp, #96]
  405958:	strb	wzr, [x5]
  40595c:	stp	x3, x4, [x29, #336]
  405960:	ldrb	w24, [x25, #24]
  405964:	cbz	w24, 405980 <__fxstatat@plt+0x2890>
  405968:	tbnz	w22, #31, 405b74 <__fxstatat@plt+0x2a84>
  40596c:	ldr	x0, [x29, #920]
  405970:	cmp	w22, #0x0
  405974:	cset	w26, eq  // eq = none
  405978:	cbz	x0, 405980 <__fxstatat@plt+0x2890>
  40597c:	strb	w26, [x0]
  405980:	cbz	w22, 405ba8 <__fxstatat@plt+0x2ab8>
  405984:	cmp	w22, #0x11
  405988:	mov	x24, x21
  40598c:	b.eq	405bdc <__fxstatat@plt+0x2aec>  // b.none
  405990:	ldr	w0, [x25, #4]
  405994:	add	x2, x29, #0x190
  405998:	mov	x1, x24
  40599c:	cmp	w0, #0x2
  4059a0:	mov	w0, #0x0                   	// #0
  4059a4:	b.eq	40617c <__fxstatat@plt+0x308c>  // b.none
  4059a8:	bl	403060 <__xstat@plt>
  4059ac:	cmp	w0, #0x0
  4059b0:	cset	w0, ne  // ne = any
  4059b4:	cbnz	w0, 40618c <__fxstatat@plt+0x309c>
  4059b8:	ldr	w28, [x29, #416]
  4059bc:	and	w0, w28, #0xf000
  4059c0:	cmp	w0, #0x4, lsl #12
  4059c4:	b.eq	4061d8 <__fxstatat@plt+0x30e8>  // b.none
  4059c8:	cbz	w23, 4059fc <__fxstatat@plt+0x290c>
  4059cc:	ldr	x0, [x25, #72]
  4059d0:	cbz	x0, 4059fc <__fxstatat@plt+0x290c>
  4059d4:	and	w1, w28, #0xf000
  4059d8:	add	x27, x29, #0x190
  4059dc:	cmp	w1, #0x4, lsl #12
  4059e0:	b.eq	4059f0 <__fxstatat@plt+0x2900>  // b.none
  4059e4:	ldr	w1, [x25]
  4059e8:	add	x27, x29, #0x190
  4059ec:	cbz	w1, 406250 <__fxstatat@plt+0x3160>
  4059f0:	mov	x2, x27
  4059f4:	mov	x1, x21
  4059f8:	bl	40af70 <__fxstatat@plt+0x7e80>
  4059fc:	ldr	w0, [x25, #4]
  405a00:	mov	w24, #0x1                   	// #1
  405a04:	cmp	w0, #0x4
  405a08:	b.eq	405a18 <__fxstatat@plt+0x2928>  // b.none
  405a0c:	cmp	w0, #0x3
  405a10:	cset	w24, eq  // eq = none
  405a14:	and	w24, w23, w24
  405a18:	cbnz	w26, 405c18 <__fxstatat@plt+0x2b28>
  405a1c:	cmp	w22, #0x11
  405a20:	b.eq	4062a8 <__fxstatat@plt+0x31b8>  // b.none
  405a24:	and	w0, w28, #0xf000
  405a28:	cmp	w0, #0x8, lsl #12
  405a2c:	b.eq	40626c <__fxstatat@plt+0x317c>  // b.none
  405a30:	cmp	w0, #0xa, lsl #12
  405a34:	ldrb	w1, [x25, #20]
  405a38:	mov	w2, #0x4000                	// #16384
  405a3c:	ccmp	w0, w2, #0x4, ne  // ne = any
  405a40:	cset	w27, eq  // eq = none
  405a44:	eor	w0, w1, #0x1
  405a48:	orr	w27, w27, w0
  405a4c:	mov	w4, #0x100                 	// #256
  405a50:	ands	w27, w27, #0xff
  405a54:	b.eq	40626c <__fxstatat@plt+0x317c>  // b.none
  405a58:	add	x3, x29, #0x210
  405a5c:	mov	x2, x19
  405a60:	mov	w1, #0xffffff9c            	// #-100
  405a64:	mov	w0, #0x0                   	// #0
  405a68:	bl	4030f0 <__fxstatat@plt>
  405a6c:	cbnz	w0, 405bec <__fxstatat@plt+0x2afc>
  405a70:	mov	w7, #0x0                   	// #0
  405a74:	ldr	w0, [x25, #8]
  405a78:	cmp	w0, #0x2
  405a7c:	b.eq	405a9c <__fxstatat@plt+0x29ac>  // b.none
  405a80:	ldr	x0, [x29, #408]
  405a84:	ldr	x1, [x29, #536]
  405a88:	cmp	x0, x1
  405a8c:	b.eq	406e1c <__fxstatat@plt+0x3d2c>  // b.none
  405a90:	ldr	w2, [x25, #4]
  405a94:	cmp	w2, #0x2
  405a98:	b.eq	406958 <__fxstatat@plt+0x3868>  // b.none
  405a9c:	mov	w4, #0x0                   	// #0
  405aa0:	ldrb	w0, [x25, #45]
  405aa4:	cbz	w0, 4062c4 <__fxstatat@plt+0x31d4>
  405aa8:	and	w0, w28, #0xf000
  405aac:	cmp	w0, #0x4, lsl #12
  405ab0:	b.eq	406eec <__fxstatat@plt+0x3dfc>  // b.none
  405ab4:	ldrb	w0, [x25, #31]
  405ab8:	mov	w3, #0x0                   	// #0
  405abc:	cbz	w0, 405adc <__fxstatat@plt+0x29ec>
  405ac0:	ldrb	w0, [x25, #24]
  405ac4:	mov	w3, #0x1                   	// #1
  405ac8:	cbz	w0, 405adc <__fxstatat@plt+0x29ec>
  405acc:	ldr	x0, [x29, #400]
  405ad0:	ldr	x1, [x29, #528]
  405ad4:	cmp	x1, x0
  405ad8:	cset	w3, ne  // ne = any
  405adc:	add	x2, x29, #0x190
  405ae0:	add	x1, x29, #0x210
  405ae4:	mov	x0, x19
  405ae8:	str	w7, [x29, #320]
  405aec:	str	w4, [x29, #328]
  405af0:	bl	410db0 <__fxstatat@plt+0xdcc0>
  405af4:	ldr	w7, [x29, #320]
  405af8:	ldr	w4, [x29, #328]
  405afc:	tbnz	w0, #31, 4067ac <__fxstatat@plt+0x36bc>
  405b00:	ldr	x0, [x29, #920]
  405b04:	cbz	x0, 405b14 <__fxstatat@plt+0x2a24>
  405b08:	mov	x1, x0
  405b0c:	mov	w0, #0x1                   	// #1
  405b10:	strb	w0, [x1]
  405b14:	ldp	x2, x1, [x29, #400]
  405b18:	mov	x0, x19
  405b1c:	bl	409958 <__fxstatat@plt+0x6868>
  405b20:	cbz	x0, 405e60 <__fxstatat@plt+0x2d70>
  405b24:	ldrb	w3, [x25, #46]
  405b28:	mov	w4, w24
  405b2c:	mov	x1, x19
  405b30:	mov	w2, #0x1                   	// #1
  405b34:	bl	4050a8 <__fxstatat@plt+0x1fb8>
  405b38:	tst	w0, #0xff
  405b3c:	b.ne	405e60 <__fxstatat@plt+0x2d70>  // b.any
  405b40:	ldrb	w0, [x25, #37]
  405b44:	cbnz	w0, 405da8 <__fxstatat@plt+0x2cb8>
  405b48:	mov	w26, #0x0                   	// #0
  405b4c:	sub	sp, x29, #0x10
  405b50:	mov	w0, w26
  405b54:	ldp	x29, x30, [sp, #16]
  405b58:	ldp	x19, x20, [sp, #32]
  405b5c:	ldp	x21, x22, [sp, #48]
  405b60:	ldp	x23, x24, [sp, #64]
  405b64:	ldp	x25, x26, [sp, #80]
  405b68:	ldp	x27, x28, [sp, #96]
  405b6c:	add	sp, sp, #0x3a0
  405b70:	ret
  405b74:	mov	x3, x1
  405b78:	mov	w2, #0xffffff9c            	// #-100
  405b7c:	mov	x1, x21
  405b80:	mov	w0, w2
  405b84:	mov	w4, #0x1                   	// #1
  405b88:	bl	40ff58 <__fxstatat@plt+0xce68>
  405b8c:	cbnz	w0, 4064e4 <__fxstatat@plt+0x33f4>
  405b90:	ldr	x0, [x29, #920]
  405b94:	mov	w26, w24
  405b98:	cbz	x0, 405ba8 <__fxstatat@plt+0x2ab8>
  405b9c:	mov	x1, x0
  405ba0:	mov	w0, #0x1                   	// #1
  405ba4:	strb	w0, [x1]
  405ba8:	ldrb	w0, [x25, #49]
  405bac:	cbnz	w0, 405bd4 <__fxstatat@plt+0x2ae4>
  405bb0:	ldr	w0, [x25, #4]
  405bb4:	mov	x24, x19
  405bb8:	add	x2, x29, #0x190
  405bbc:	mov	x1, x24
  405bc0:	cmp	w0, #0x2
  405bc4:	mov	w22, #0x0                   	// #0
  405bc8:	mov	w0, #0x0                   	// #0
  405bcc:	b.ne	4059a8 <__fxstatat@plt+0x28b8>  // b.any
  405bd0:	b	40617c <__fxstatat@plt+0x308c>
  405bd4:	mov	w22, #0x0                   	// #0
  405bd8:	b	4059c8 <__fxstatat@plt+0x28d8>
  405bdc:	ldr	w0, [x25, #8]
  405be0:	cmp	w0, #0x2
  405be4:	b.eq	4059c8 <__fxstatat@plt+0x28d8>  // b.none
  405be8:	b	405990 <__fxstatat@plt+0x28a0>
  405bec:	bl	403040 <__errno_location@plt>
  405bf0:	ldr	w27, [x0]
  405bf4:	cmp	w27, #0x28
  405bf8:	b.eq	4064f0 <__fxstatat@plt+0x3400>  // b.none
  405bfc:	cmp	w27, #0x2
  405c00:	mov	w7, #0x1                   	// #1
  405c04:	b.ne	406500 <__fxstatat@plt+0x3410>  // b.any
  405c08:	cmp	w22, #0x11
  405c0c:	mov	w27, #0x0                   	// #0
  405c10:	b.eq	405a74 <__fxstatat@plt+0x2984>  // b.none
  405c14:	mov	w26, w7
  405c18:	mov	w27, #0x0                   	// #0
  405c1c:	str	xzr, [x29, #328]
  405c20:	cbz	w23, 405cc4 <__fxstatat@plt+0x2bd4>
  405c24:	ldr	x0, [x25, #64]
  405c28:	cbz	x0, 405cc4 <__fxstatat@plt+0x2bd4>
  405c2c:	ldrb	w0, [x25, #24]
  405c30:	cbnz	w0, 405cc4 <__fxstatat@plt+0x2bd4>
  405c34:	ldr	w0, [x25]
  405c38:	cbnz	w0, 406228 <__fxstatat@plt+0x3138>
  405c3c:	add	x2, x29, #0x210
  405c40:	cbz	w27, 406c58 <__fxstatat@plt+0x3b68>
  405c44:	ldr	w0, [x2, #16]
  405c48:	and	w0, w0, #0xf000
  405c4c:	cmp	w0, #0xa, lsl #12
  405c50:	b.ne	405cc4 <__fxstatat@plt+0x2bd4>  // b.any
  405c54:	ldr	x0, [x25, #64]
  405c58:	mov	x1, x19
  405c5c:	bl	40b000 <__fxstatat@plt+0x7f10>
  405c60:	tst	w0, #0xff
  405c64:	b.eq	405cc4 <__fxstatat@plt+0x2bd4>  // b.none
  405c68:	mov	w2, #0x5                   	// #5
  405c6c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  405c70:	mov	x0, #0x0                   	// #0
  405c74:	add	x1, x1, #0x830
  405c78:	bl	402f90 <dcgettext@plt>
  405c7c:	mov	x20, x0
  405c80:	mov	x2, x21
  405c84:	mov	w1, #0x4                   	// #4
  405c88:	mov	w0, #0x0                   	// #0
  405c8c:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  405c90:	mov	x2, x19
  405c94:	mov	x21, x0
  405c98:	mov	w1, #0x4                   	// #4
  405c9c:	mov	w0, #0x1                   	// #1
  405ca0:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  405ca4:	mov	w26, #0x0                   	// #0
  405ca8:	mov	x4, x0
  405cac:	mov	x3, x21
  405cb0:	mov	x2, x20
  405cb4:	mov	w1, #0x0                   	// #0
  405cb8:	mov	w0, #0x0                   	// #0
  405cbc:	bl	402950 <error@plt>
  405cc0:	b	405b4c <__fxstatat@plt+0x2a5c>
  405cc4:	ldrb	w0, [x25, #46]
  405cc8:	cbz	w0, 405cd4 <__fxstatat@plt+0x2be4>
  405ccc:	ldrb	w0, [x25, #24]
  405cd0:	cbz	w0, 406230 <__fxstatat@plt+0x3140>
  405cd4:	cbz	w22, 405e28 <__fxstatat@plt+0x2d38>
  405cd8:	ldrb	w0, [x25, #42]
  405cdc:	cbz	w0, 405dac <__fxstatat@plt+0x2cbc>
  405ce0:	and	w0, w28, #0xf000
  405ce4:	cmp	w0, #0x4, lsl #12
  405ce8:	b.ne	405dac <__fxstatat@plt+0x2cbc>  // b.any
  405cec:	ldp	x1, x0, [x29, #400]
  405cf0:	cbz	w23, 406a14 <__fxstatat@plt+0x3924>
  405cf4:	mov	x2, x1
  405cf8:	mov	x1, x0
  405cfc:	mov	x0, x19
  405d00:	bl	409958 <__fxstatat@plt+0x6868>
  405d04:	str	x0, [x29, #320]
  405d08:	cbz	x0, 406e10 <__fxstatat@plt+0x3d20>
  405d0c:	ldr	x1, [x29, #320]
  405d10:	mov	x0, x21
  405d14:	bl	410230 <__fxstatat@plt+0xd140>
  405d18:	tst	w0, #0xff
  405d1c:	b.ne	407710 <__fxstatat@plt+0x4620>  // b.any
  405d20:	ldr	x1, [x29, #320]
  405d24:	mov	x0, x19
  405d28:	bl	410230 <__fxstatat@plt+0xd140>
  405d2c:	tst	w0, #0xff
  405d30:	b.ne	407bbc <__fxstatat@plt+0x4acc>  // b.any
  405d34:	ldr	w0, [x25, #4]
  405d38:	cmp	w0, #0x4
  405d3c:	b.eq	406e10 <__fxstatat@plt+0x3d20>  // b.none
  405d40:	cmp	w23, #0x0
  405d44:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  405d48:	b.eq	406e10 <__fxstatat@plt+0x3d20>  // b.none
  405d4c:	mov	w2, #0x5                   	// #5
  405d50:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  405d54:	mov	x0, #0x0                   	// #0
  405d58:	add	x1, x1, #0x8d0
  405d5c:	bl	402f90 <dcgettext@plt>
  405d60:	mov	x20, x0
  405d64:	mov	x2, x19
  405d68:	mov	w1, #0x4                   	// #4
  405d6c:	mov	w0, #0x0                   	// #0
  405d70:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  405d74:	ldr	x2, [x29, #320]
  405d78:	mov	x21, x0
  405d7c:	mov	w1, #0x4                   	// #4
  405d80:	mov	w0, #0x1                   	// #1
  405d84:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  405d88:	mov	x4, x0
  405d8c:	mov	x3, x21
  405d90:	mov	x2, x20
  405d94:	mov	w1, #0x0                   	// #0
  405d98:	mov	w0, #0x0                   	// #0
  405d9c:	bl	402950 <error@plt>
  405da0:	ldrb	w0, [x25, #37]
  405da4:	cbz	w0, 406470 <__fxstatat@plt+0x3380>
  405da8:	bl	404fa0 <__fxstatat@plt+0x1eb0>
  405dac:	ldrb	w0, [x25, #24]
  405db0:	cbz	w0, 405e68 <__fxstatat@plt+0x2d78>
  405db4:	ldr	w1, [x29, #420]
  405db8:	cmp	w1, #0x1
  405dbc:	b.eq	4070a4 <__fxstatat@plt+0x3fb4>  // b.none
  405dc0:	ldrb	w2, [x25, #34]
  405dc4:	cbnz	w2, 40686c <__fxstatat@plt+0x377c>
  405dc8:	str	xzr, [x29, #320]
  405dcc:	cmp	w22, #0x11
  405dd0:	b.eq	406d8c <__fxstatat@plt+0x3c9c>  // b.none
  405dd4:	cmp	w22, #0x16
  405dd8:	b.eq	407258 <__fxstatat@plt+0x4168>  // b.none
  405ddc:	cmp	w22, #0x12
  405de0:	b.ne	406dac <__fxstatat@plt+0x3cbc>  // b.any
  405de4:	and	w22, w28, #0xf000
  405de8:	mov	x0, x19
  405dec:	cmp	w22, #0x4, lsl #12
  405df0:	b.eq	406f80 <__fxstatat@plt+0x3e90>  // b.none
  405df4:	bl	403080 <unlink@plt>
  405df8:	cbz	w0, 405e0c <__fxstatat@plt+0x2d1c>
  405dfc:	bl	403040 <__errno_location@plt>
  405e00:	ldr	w26, [x0]
  405e04:	cmp	w26, #0x2
  405e08:	b.ne	406f98 <__fxstatat@plt+0x3ea8>  // b.any
  405e0c:	cmp	w22, #0x4, lsl #12
  405e10:	ldrb	w0, [x25, #46]
  405e14:	cset	w1, ne  // ne = any
  405e18:	ands	w26, w1, w0
  405e1c:	b.ne	406bcc <__fxstatat@plt+0x3adc>  // b.any
  405e20:	mov	w26, #0x1                   	// #1
  405e24:	b	405e7c <__fxstatat@plt+0x2d8c>
  405e28:	ldrb	w0, [x25, #24]
  405e2c:	cbz	w0, 405e78 <__fxstatat@plt+0x2d88>
  405e30:	ldrb	w0, [x25, #46]
  405e34:	cbnz	w0, 406ef8 <__fxstatat@plt+0x3e08>
  405e38:	ldrb	w0, [x25, #33]
  405e3c:	cbnz	w0, 406f2c <__fxstatat@plt+0x3e3c>
  405e40:	ldr	x0, [x29, #920]
  405e44:	cbz	x0, 405e54 <__fxstatat@plt+0x2d64>
  405e48:	mov	x1, x0
  405e4c:	mov	w0, #0x1                   	// #1
  405e50:	strb	w0, [x1]
  405e54:	cbz	w23, 405e60 <__fxstatat@plt+0x2d70>
  405e58:	ldrb	w0, [x25, #49]
  405e5c:	cbz	w0, 406c7c <__fxstatat@plt+0x3b8c>
  405e60:	mov	w26, #0x1                   	// #1
  405e64:	b	405b4c <__fxstatat@plt+0x2a5c>
  405e68:	ldrb	w1, [x25, #34]
  405e6c:	cbz	w1, 405e78 <__fxstatat@plt+0x2d88>
  405e70:	ldrb	w1, [x25, #23]
  405e74:	cbz	w1, 406950 <__fxstatat@plt+0x3860>
  405e78:	str	xzr, [x29, #320]
  405e7c:	ldrb	w0, [x25, #43]
  405e80:	and	w22, w28, #0xfff
  405e84:	cbz	w0, 405e90 <__fxstatat@plt+0x2da0>
  405e88:	ldr	w22, [x25, #16]
  405e8c:	and	w22, w22, #0xfff
  405e90:	ldrb	w0, [x25, #29]
  405e94:	cbz	w0, 406148 <__fxstatat@plt+0x3058>
  405e98:	mov	x4, x25
  405e9c:	mov	w3, w26
  405ea0:	mov	w2, w28
  405ea4:	mov	x1, x19
  405ea8:	mov	x0, x21
  405eac:	bl	405678 <__fxstatat@plt+0x2588>
  405eb0:	tst	w0, #0xff
  405eb4:	b.eq	405b48 <__fxstatat@plt+0x2a58>  // b.none
  405eb8:	and	w0, w22, #0x3f
  405ebc:	str	w0, [x29, #312]
  405ec0:	and	w27, w28, #0xf000
  405ec4:	cmp	w27, #0x4, lsl #12
  405ec8:	b.eq	4063b8 <__fxstatat@plt+0x32c8>  // b.none
  405ecc:	ldrb	w20, [x25, #44]
  405ed0:	cbz	w20, 406424 <__fxstatat@plt+0x3334>
  405ed4:	ldrb	w0, [x21]
  405ed8:	cmp	w0, #0x2f
  405edc:	b.eq	405f18 <__fxstatat@plt+0x2e28>  // b.none
  405ee0:	mov	x0, x19
  405ee4:	bl	40acd0 <__fxstatat@plt+0x7be0>
  405ee8:	mov	x22, x0
  405eec:	ldrb	w0, [x0]
  405ef0:	cmp	w0, #0x2e
  405ef4:	b.eq	4070b4 <__fxstatat@plt+0x3fc4>  // b.none
  405ef8:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  405efc:	add	x2, x29, #0x290
  405f00:	add	x1, x1, #0x438
  405f04:	mov	w0, #0x0                   	// #0
  405f08:	bl	403060 <__xstat@plt>
  405f0c:	cbz	w0, 4079a4 <__fxstatat@plt+0x48b4>
  405f10:	mov	x0, x22
  405f14:	bl	402e00 <free@plt>
  405f18:	ldrb	w3, [x25, #22]
  405f1c:	mov	x2, x19
  405f20:	mov	x0, x21
  405f24:	mov	w4, #0xffffffff            	// #-1
  405f28:	mov	w1, #0xffffff9c            	// #-100
  405f2c:	str	wzr, [x29, #344]
  405f30:	bl	409ed8 <__fxstatat@plt+0x6de8>
  405f34:	mov	w24, w0
  405f38:	cmp	w0, #0x0
  405f3c:	b.gt	406c00 <__fxstatat@plt+0x3b10>
  405f40:	cmp	w27, #0x4, lsl #12
  405f44:	cset	w22, ne  // ne = any
  405f48:	cbnz	w26, 405f88 <__fxstatat@plt+0x2e98>
  405f4c:	ldrb	w0, [x25, #20]
  405f50:	eor	w0, w0, #0x1
  405f54:	ands	w27, w22, w0
  405f58:	b.eq	405f88 <__fxstatat@plt+0x2e98>  // b.none
  405f5c:	ldr	x0, [x25, #32]
  405f60:	mov	w22, w27
  405f64:	tst	x0, #0xff000000ff00
  405f68:	b.eq	405f88 <__fxstatat@plt+0x2e98>  // b.none
  405f6c:	ldrb	w22, [x25, #35]
  405f70:	bl	403040 <__errno_location@plt>
  405f74:	cbz	w22, 4079f8 <__fxstatat@plt+0x4908>
  405f78:	ldrb	w26, [x25, #38]
  405f7c:	cbnz	w26, 4079f8 <__fxstatat@plt+0x4908>
  405f80:	mov	w1, #0x5f                  	// #95
  405f84:	str	w1, [x0]
  405f88:	mov	w24, w26
  405f8c:	cbz	w23, 4068a4 <__fxstatat@plt+0x37b4>
  405f90:	mov	w26, w23
  405f94:	str	wzr, [x29, #292]
  405f98:	ldr	x0, [x25, #64]
  405f9c:	cbz	x0, 405fb4 <__fxstatat@plt+0x2ec4>
  405fa0:	mov	x1, x19
  405fa4:	add	x2, x29, #0x310
  405fa8:	mov	w0, #0x0                   	// #0
  405fac:	bl	402f40 <__lxstat@plt>
  405fb0:	cbz	w0, 4076c8 <__fxstatat@plt+0x45d8>
  405fb4:	ldrb	w0, [x25, #23]
  405fb8:	tst	w22, w0
  405fbc:	b.ne	405b4c <__fxstatat@plt+0x2a5c>  // b.any
  405fc0:	ldr	w0, [x29, #344]
  405fc4:	cbnz	w0, 405b4c <__fxstatat@plt+0x2a5c>
  405fc8:	ldrb	w0, [x25, #31]
  405fcc:	cbz	w0, 406050 <__fxstatat@plt+0x2f60>
  405fd0:	add	x0, x29, #0x200
  405fd4:	add	x1, x29, #0x310
  405fd8:	ldur	q1, [x0, #-40]
  405fdc:	ldur	q0, [x0, #-24]
  405fe0:	mov	x0, x19
  405fe4:	stp	q1, q0, [x29, #784]
  405fe8:	cbz	w20, 407494 <__fxstatat@plt+0x43a4>
  405fec:	bl	4127d0 <__fxstatat@plt+0xf6e0>
  405ff0:	cbz	w0, 406050 <__fxstatat@plt+0x2f60>
  405ff4:	bl	403040 <__errno_location@plt>
  405ff8:	ldr	w0, [x0]
  405ffc:	cmp	w0, #0x26
  406000:	b.eq	406050 <__fxstatat@plt+0x2f60>  // b.none
  406004:	bl	403040 <__errno_location@plt>
  406008:	mov	x3, x0
  40600c:	mov	w2, #0x5                   	// #5
  406010:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  406014:	mov	x0, #0x0                   	// #0
  406018:	add	x1, x1, #0xb88
  40601c:	ldr	w27, [x3]
  406020:	bl	402f90 <dcgettext@plt>
  406024:	mov	x1, x19
  406028:	mov	x22, x0
  40602c:	mov	w0, #0x4                   	// #4
  406030:	bl	40eb78 <__fxstatat@plt+0xba88>
  406034:	mov	x2, x22
  406038:	mov	x3, x0
  40603c:	mov	w1, w27
  406040:	mov	w0, #0x0                   	// #0
  406044:	bl	402950 <error@plt>
  406048:	ldrb	w0, [x25, #36]
  40604c:	cbnz	w0, 405b48 <__fxstatat@plt+0x2a58>
  406050:	cbnz	w20, 40703c <__fxstatat@plt+0x3f4c>
  406054:	ldrb	w0, [x25, #29]
  406058:	cbz	w0, 4060a0 <__fxstatat@plt+0x2fb0>
  40605c:	cbnz	w24, 406070 <__fxstatat@plt+0x2f80>
  406060:	ldr	x1, [x29, #424]
  406064:	ldr	x0, [x29, #552]
  406068:	cmp	x1, x0
  40606c:	b.eq	4060a0 <__fxstatat@plt+0x2fb0>  // b.none
  406070:	add	x5, x29, #0x220
  406074:	mov	w4, w24
  406078:	add	x3, x29, #0x190
  40607c:	mov	x1, x19
  406080:	mov	x0, x25
  406084:	mov	w2, #0xffffffff            	// #-1
  406088:	bl	405498 <__fxstatat@plt+0x23a8>
  40608c:	cmn	w0, #0x1
  406090:	b.eq	405b48 <__fxstatat@plt+0x2a58>  // b.none
  406094:	cbnz	w0, 4060a0 <__fxstatat@plt+0x2fb0>
  406098:	and	w28, w28, #0xfffff1ff
  40609c:	nop
  4060a0:	ldrb	w0, [x25, #39]
  4060a4:	cbnz	w0, 4078d0 <__fxstatat@plt+0x47e0>
  4060a8:	ldr	x0, [x25, #24]
  4060ac:	and	x0, x0, #0xffffffffffffff
  4060b0:	and	x0, x0, #0xffff0000000000ff
  4060b4:	cbnz	x0, 40765c <__fxstatat@plt+0x456c>
  4060b8:	ldrb	w0, [x25, #43]
  4060bc:	cbnz	w0, 407798 <__fxstatat@plt+0x46a8>
  4060c0:	ldrb	w0, [x25, #32]
  4060c4:	and	w0, w24, w0
  4060c8:	tst	w0, #0xff
  4060cc:	b.ne	407b38 <__fxstatat@plt+0x4a48>  // b.any
  4060d0:	ldr	w0, [x29, #312]
  4060d4:	cbnz	w0, 407b78 <__fxstatat@plt+0x4a88>
  4060d8:	ldr	w0, [x29, #292]
  4060dc:	cbz	w0, 405b4c <__fxstatat@plt+0x2a5c>
  4060e0:	ldr	w0, [x29, #312]
  4060e4:	ldr	w1, [x29, #152]
  4060e8:	orr	w1, w0, w1
  4060ec:	mov	x0, x19
  4060f0:	bl	402b20 <chmod@plt>
  4060f4:	cbz	w0, 405b4c <__fxstatat@plt+0x2a5c>
  4060f8:	bl	403040 <__errno_location@plt>
  4060fc:	mov	x3, x0
  406100:	mov	w2, #0x5                   	// #5
  406104:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  406108:	mov	x0, #0x0                   	// #0
  40610c:	add	x1, x1, #0xba0
  406110:	ldr	w20, [x3]
  406114:	bl	402f90 <dcgettext@plt>
  406118:	mov	x1, x19
  40611c:	mov	x19, x0
  406120:	mov	w0, #0x4                   	// #4
  406124:	bl	40eb78 <__fxstatat@plt+0xba88>
  406128:	mov	x2, x19
  40612c:	mov	x3, x0
  406130:	mov	w1, w20
  406134:	mov	w0, #0x0                   	// #0
  406138:	bl	402950 <error@plt>
  40613c:	ldrb	w0, [x25, #36]
  406140:	cbz	w0, 405b4c <__fxstatat@plt+0x2a5c>
  406144:	b	405b48 <__fxstatat@plt+0x2a58>
  406148:	and	w27, w28, #0xf000
  40614c:	cmp	w27, #0x4, lsl #12
  406150:	b.eq	40638c <__fxstatat@plt+0x329c>  // b.none
  406154:	mov	x4, x25
  406158:	mov	w3, w26
  40615c:	mov	w2, w28
  406160:	mov	x1, x19
  406164:	mov	x0, x21
  406168:	bl	405678 <__fxstatat@plt+0x2588>
  40616c:	str	wzr, [x29, #312]
  406170:	tst	w0, #0xff
  406174:	b.ne	405ecc <__fxstatat@plt+0x2ddc>  // b.any
  406178:	b	405b48 <__fxstatat@plt+0x2a58>
  40617c:	bl	402f40 <__lxstat@plt>
  406180:	cmp	w0, #0x0
  406184:	cset	w0, ne  // ne = any
  406188:	cbz	w0, 4059b8 <__fxstatat@plt+0x28c8>
  40618c:	bl	403040 <__errno_location@plt>
  406190:	mov	x3, x0
  406194:	mov	w2, #0x5                   	// #5
  406198:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40619c:	mov	x0, #0x0                   	// #0
  4061a0:	add	x1, x1, #0x628
  4061a4:	ldr	w20, [x3]
  4061a8:	bl	402f90 <dcgettext@plt>
  4061ac:	mov	x1, x24
  4061b0:	mov	x19, x0
  4061b4:	mov	w0, #0x4                   	// #4
  4061b8:	bl	40eb78 <__fxstatat@plt+0xba88>
  4061bc:	mov	w26, #0x0                   	// #0
  4061c0:	mov	x3, x0
  4061c4:	mov	x2, x19
  4061c8:	mov	w1, w20
  4061cc:	mov	w0, #0x0                   	// #0
  4061d0:	bl	402950 <error@plt>
  4061d4:	b	405b4c <__fxstatat@plt+0x2a5c>
  4061d8:	ldrb	w0, [x25, #42]
  4061dc:	cbnz	w0, 4059c8 <__fxstatat@plt+0x28d8>
  4061e0:	ldrb	w0, [x25, #25]
  4061e4:	cbnz	w0, 4070c0 <__fxstatat@plt+0x3fd0>
  4061e8:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4061ec:	mov	w2, #0x5                   	// #5
  4061f0:	add	x1, x1, #0x638
  4061f4:	mov	x0, #0x0                   	// #0
  4061f8:	bl	402f90 <dcgettext@plt>
  4061fc:	mov	x19, x0
  406200:	mov	x1, x21
  406204:	mov	w0, #0x4                   	// #4
  406208:	bl	40eb78 <__fxstatat@plt+0xba88>
  40620c:	mov	w26, #0x0                   	// #0
  406210:	mov	x3, x0
  406214:	mov	x2, x19
  406218:	mov	w1, #0x0                   	// #0
  40621c:	mov	w0, #0x0                   	// #0
  406220:	bl	402950 <error@plt>
  406224:	b	405b4c <__fxstatat@plt+0x2a5c>
  406228:	ldrb	w0, [x25, #46]
  40622c:	cbz	w0, 406a08 <__fxstatat@plt+0x3918>
  406230:	and	w0, w28, #0xf000
  406234:	cmp	w0, #0x4, lsl #12
  406238:	b.eq	405cd4 <__fxstatat@plt+0x2be4>  // b.none
  40623c:	ldr	x2, [x29, #328]
  406240:	mov	x1, x19
  406244:	mov	x0, x21
  406248:	bl	404fe0 <__fxstatat@plt+0x1ef0>
  40624c:	b	405cd4 <__fxstatat@plt+0x2be4>
  406250:	mov	x2, x27
  406254:	mov	x1, x21
  406258:	bl	40b000 <__fxstatat@plt+0x7f10>
  40625c:	ands	w24, w0, #0xff
  406260:	b.ne	40756c <__fxstatat@plt+0x447c>  // b.any
  406264:	ldr	x0, [x25, #72]
  406268:	b	4059f0 <__fxstatat@plt+0x2900>
  40626c:	ldrb	w27, [x25, #24]
  406270:	mov	w4, #0x100                 	// #256
  406274:	cbnz	w27, 405a58 <__fxstatat@plt+0x2968>
  406278:	ldrb	w27, [x25, #44]
  40627c:	cbnz	w27, 405a58 <__fxstatat@plt+0x2968>
  406280:	ldrb	w27, [x25, #23]
  406284:	cbnz	w27, 405a58 <__fxstatat@plt+0x2968>
  406288:	ldr	w0, [x25]
  40628c:	mov	w27, #0x1                   	// #1
  406290:	cbnz	w0, 405a58 <__fxstatat@plt+0x2968>
  406294:	ldrb	w27, [x25, #21]
  406298:	cmp	w27, #0x0
  40629c:	cset	w4, ne  // ne = any
  4062a0:	lsl	w4, w4, #8
  4062a4:	b	405a58 <__fxstatat@plt+0x2968>
  4062a8:	ldr	w0, [x25, #8]
  4062ac:	cmp	w0, #0x2
  4062b0:	b.ne	405a24 <__fxstatat@plt+0x2934>  // b.any
  4062b4:	mov	w7, #0x0                   	// #0
  4062b8:	mov	w27, #0x0                   	// #0
  4062bc:	mov	w4, #0x0                   	// #0
  4062c0:	b	405aa0 <__fxstatat@plt+0x29b0>
  4062c4:	ldrb	w0, [x25, #24]
  4062c8:	cbnz	w0, 4067b8 <__fxstatat@plt+0x36c8>
  4062cc:	and	w0, w28, #0xf000
  4062d0:	cmp	w0, #0x4, lsl #12
  4062d4:	b.eq	4062ec <__fxstatat@plt+0x31fc>  // b.none
  4062d8:	ldr	w0, [x25, #8]
  4062dc:	cmp	w0, #0x2
  4062e0:	b.eq	405e60 <__fxstatat@plt+0x2d70>  // b.none
  4062e4:	cmp	w0, #0x3
  4062e8:	b.eq	406c94 <__fxstatat@plt+0x3ba4>  // b.none
  4062ec:	cbnz	w4, 405e60 <__fxstatat@plt+0x2d70>
  4062f0:	ldr	w0, [x29, #544]
  4062f4:	and	w22, w28, #0xf000
  4062f8:	and	w1, w0, #0xf000
  4062fc:	cmp	w1, #0x4, lsl #12
  406300:	b.eq	406fe8 <__fxstatat@plt+0x3ef8>  // b.none
  406304:	cmp	w22, #0x4, lsl #12
  406308:	b.eq	406a20 <__fxstatat@plt+0x3930>  // b.none
  40630c:	ldr	w3, [x25]
  406310:	cbz	w23, 406358 <__fxstatat@plt+0x3268>
  406314:	cmp	w3, #0x3
  406318:	b.eq	4074bc <__fxstatat@plt+0x43cc>  // b.none
  40631c:	ldr	x0, [x25, #64]
  406320:	add	x2, x29, #0x210
  406324:	mov	x1, x19
  406328:	str	w7, [x29, #328]
  40632c:	bl	40b000 <__fxstatat@plt+0x7f10>
  406330:	tst	w0, #0xff
  406334:	ldr	w7, [x29, #328]
  406338:	b.ne	407d84 <__fxstatat@plt+0x4c94>  // b.any
  40633c:	cmp	w22, #0x4, lsl #12
  406340:	b.eq	406354 <__fxstatat@plt+0x3264>  // b.none
  406344:	ldr	w0, [x29, #544]
  406348:	and	w1, w0, #0xf000
  40634c:	cmp	w1, #0x4, lsl #12
  406350:	b.eq	406ff0 <__fxstatat@plt+0x3f00>  // b.none
  406354:	ldr	w3, [x25]
  406358:	ldrb	w1, [x25, #24]
  40635c:	cbnz	w1, 407500 <__fxstatat@plt+0x4410>
  406360:	cbnz	w3, 4074c4 <__fxstatat@plt+0x43d4>
  406364:	ldr	w0, [x29, #544]
  406368:	and	w0, w0, #0xf000
  40636c:	cmp	w0, #0x4, lsl #12
  406370:	cset	w0, eq  // eq = none
  406374:	orr	w26, w1, w0
  406378:	cbz	w26, 4075d8 <__fxstatat@plt+0x44e8>
  40637c:	mov	w26, w7
  406380:	mov	w22, #0x11                  	// #17
  406384:	str	xzr, [x29, #328]
  406388:	b	405c20 <__fxstatat@plt+0x2b30>
  40638c:	mov	x4, x25
  406390:	mov	w3, w26
  406394:	mov	w2, w28
  406398:	mov	x1, x19
  40639c:	mov	x0, x21
  4063a0:	bl	405678 <__fxstatat@plt+0x2588>
  4063a4:	tst	w0, #0xff
  4063a8:	b.eq	405b48 <__fxstatat@plt+0x2a58>  // b.none
  4063ac:	mov	w0, #0x12                  	// #18
  4063b0:	and	w0, w22, w0
  4063b4:	str	w0, [x29, #312]
  4063b8:	ldr	x0, [x29, #344]
  4063bc:	ldp	x3, x2, [x29, #400]
  4063c0:	cbnz	x0, 4063d0 <__fxstatat@plt+0x32e0>
  4063c4:	b	40653c <__fxstatat@plt+0x344c>
  4063c8:	ldr	x0, [x0]
  4063cc:	cbz	x0, 40653c <__fxstatat@plt+0x344c>
  4063d0:	ldr	x1, [x0, #8]
  4063d4:	cmp	x1, x2
  4063d8:	b.ne	4063c8 <__fxstatat@plt+0x32d8>  // b.any
  4063dc:	ldr	x1, [x0, #16]
  4063e0:	cmp	x1, x3
  4063e4:	b.ne	4063c8 <__fxstatat@plt+0x32d8>  // b.any
  4063e8:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4063ec:	add	x1, x1, #0xc80
  4063f0:	mov	w2, #0x5                   	// #5
  4063f4:	mov	x0, #0x0                   	// #0
  4063f8:	bl	402f90 <dcgettext@plt>
  4063fc:	mov	x20, x0
  406400:	mov	x1, x21
  406404:	mov	w0, #0x4                   	// #4
  406408:	bl	40eb78 <__fxstatat@plt+0xba88>
  40640c:	mov	x3, x0
  406410:	mov	x2, x20
  406414:	mov	w1, #0x0                   	// #0
  406418:	mov	w0, #0x0                   	// #0
  40641c:	bl	402950 <error@plt>
  406420:	b	406460 <__fxstatat@plt+0x3370>
  406424:	ldrb	w0, [x25, #23]
  406428:	cbz	w0, 4068b4 <__fxstatat@plt+0x37c4>
  40642c:	ldrb	w2, [x25, #22]
  406430:	cbnz	w2, 406440 <__fxstatat@plt+0x3350>
  406434:	ldr	w0, [x25, #8]
  406438:	cmp	w0, #0x3
  40643c:	cset	w2, eq  // eq = none
  406440:	mov	w4, w24
  406444:	mov	x1, x19
  406448:	mov	x0, x21
  40644c:	mov	w3, #0x0                   	// #0
  406450:	bl	4050a8 <__fxstatat@plt+0x1fb8>
  406454:	str	wzr, [x29, #344]
  406458:	tst	w0, #0xff
  40645c:	b.ne	405f40 <__fxstatat@plt+0x2e50>  // b.any
  406460:	ldrb	w0, [x25, #37]
  406464:	cbnz	w0, 405da8 <__fxstatat@plt+0x2cb8>
  406468:	ldr	x0, [x29, #320]
  40646c:	cbz	x0, 407098 <__fxstatat@plt+0x3fa8>
  406470:	ldr	x0, [x29, #328]
  406474:	cbz	x0, 405b48 <__fxstatat@plt+0x2a58>
  406478:	mov	x1, x19
  40647c:	bl	402ea0 <rename@plt>
  406480:	cbnz	w0, 407070 <__fxstatat@plt+0x3f80>
  406484:	ldrb	w0, [x25, #46]
  406488:	cbz	w0, 405b48 <__fxstatat@plt+0x2a58>
  40648c:	mov	w2, #0x5                   	// #5
  406490:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  406494:	mov	x0, #0x0                   	// #0
  406498:	add	x1, x1, #0xc68
  40649c:	bl	402f90 <dcgettext@plt>
  4064a0:	mov	x20, x0
  4064a4:	ldr	x2, [x29, #328]
  4064a8:	mov	w1, #0x4                   	// #4
  4064ac:	mov	w0, #0x0                   	// #0
  4064b0:	mov	w26, #0x0                   	// #0
  4064b4:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  4064b8:	mov	x21, x0
  4064bc:	mov	x2, x19
  4064c0:	mov	w1, #0x4                   	// #4
  4064c4:	mov	w0, #0x1                   	// #1
  4064c8:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  4064cc:	mov	x2, x21
  4064d0:	mov	x3, x0
  4064d4:	mov	x1, x20
  4064d8:	mov	w0, #0x1                   	// #1
  4064dc:	bl	402ba0 <__printf_chk@plt>
  4064e0:	b	405b4c <__fxstatat@plt+0x2a5c>
  4064e4:	bl	403040 <__errno_location@plt>
  4064e8:	ldr	w22, [x0]
  4064ec:	b	40596c <__fxstatat@plt+0x287c>
  4064f0:	ldrb	w0, [x25, #22]
  4064f4:	cbz	w0, 406500 <__fxstatat@plt+0x3410>
  4064f8:	mov	w7, #0x0                   	// #0
  4064fc:	b	405c08 <__fxstatat@plt+0x2b18>
  406500:	mov	w2, #0x5                   	// #5
  406504:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  406508:	mov	x0, #0x0                   	// #0
  40650c:	add	x1, x1, #0x628
  406510:	bl	402f90 <dcgettext@plt>
  406514:	mov	x20, x0
  406518:	mov	x1, x19
  40651c:	mov	w0, #0x4                   	// #4
  406520:	bl	40eb78 <__fxstatat@plt+0xba88>
  406524:	mov	x3, x0
  406528:	mov	x2, x20
  40652c:	mov	w1, w27
  406530:	mov	w0, #0x0                   	// #0
  406534:	bl	402950 <error@plt>
  406538:	b	405b4c <__fxstatat@plt+0x2a5c>
  40653c:	sub	sp, sp, #0x20
  406540:	ldr	x1, [x29, #344]
  406544:	add	x0, sp, #0x10
  406548:	stp	x1, x2, [sp, #16]
  40654c:	str	x3, [sp, #32]
  406550:	str	x0, [x29, #304]
  406554:	cbnz	w26, 406568 <__fxstatat@plt+0x3478>
  406558:	ldr	w0, [x29, #544]
  40655c:	and	w0, w0, #0xf000
  406560:	cmp	w0, #0x4, lsl #12
  406564:	b.eq	40762c <__fxstatat@plt+0x453c>  // b.none
  406568:	ldr	w0, [x29, #312]
  40656c:	bic	w1, w22, w0
  406570:	mov	x0, x19
  406574:	bl	4030a0 <mkdir@plt>
  406578:	cbnz	w0, 4074a0 <__fxstatat@plt+0x43b0>
  40657c:	add	x2, x29, #0x210
  406580:	mov	x1, x19
  406584:	bl	402f40 <__lxstat@plt>
  406588:	cbnz	w0, 407924 <__fxstatat@plt+0x4834>
  40658c:	ldr	w22, [x29, #544]
  406590:	and	w0, w22, #0x1c0
  406594:	cmp	w0, #0x1c0
  406598:	b.eq	40764c <__fxstatat@plt+0x455c>  // b.none
  40659c:	orr	w1, w22, #0x1c0
  4065a0:	mov	x0, x19
  4065a4:	bl	402b20 <chmod@plt>
  4065a8:	cbnz	w0, 407e6c <__fxstatat@plt+0x4d7c>
  4065ac:	mov	w0, #0x1                   	// #1
  4065b0:	str	w22, [x29, #152]
  4065b4:	str	wzr, [x29, #280]
  4065b8:	str	w0, [x29, #292]
  4065bc:	ldrb	w0, [x20]
  4065c0:	cbz	w0, 4077bc <__fxstatat@plt+0x46cc>
  4065c4:	ldrb	w0, [x25, #46]
  4065c8:	cbz	w0, 406608 <__fxstatat@plt+0x3518>
  4065cc:	ldrb	w0, [x25, #24]
  4065d0:	cbz	w0, 407940 <__fxstatat@plt+0x4850>
  4065d4:	mov	w2, #0x5                   	// #5
  4065d8:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4065dc:	mov	x0, #0x0                   	// #0
  4065e0:	add	x1, x1, #0x9e0
  4065e4:	bl	402f90 <dcgettext@plt>
  4065e8:	mov	x22, x0
  4065ec:	mov	x1, x19
  4065f0:	mov	w0, #0x4                   	// #4
  4065f4:	bl	40eb78 <__fxstatat@plt+0xba88>
  4065f8:	mov	x2, x0
  4065fc:	mov	x1, x22
  406600:	mov	w0, #0x1                   	// #1
  406604:	bl	402ba0 <__printf_chk@plt>
  406608:	ldr	x2, [x29, #336]
  40660c:	ldrb	w0, [x25, #28]
  406610:	cmp	x2, #0x0
  406614:	cset	w1, ne  // ne = any
  406618:	ands	w0, w1, w0
  40661c:	mov	w27, w0
  406620:	b.ne	407480 <__fxstatat@plt+0x4390>  // b.any
  406624:	add	x8, x29, #0x300
  406628:	mov	x0, x21
  40662c:	ldp	x4, x5, [x25]
  406630:	mov	w1, #0x2                   	// #2
  406634:	ldp	x2, x3, [x25, #16]
  406638:	stp	x4, x5, [x8, #16]
  40663c:	stp	x2, x3, [x8, #32]
  406640:	ldp	x6, x7, [x25, #32]
  406644:	stp	x6, x7, [x8, #48]
  406648:	ldp	x4, x5, [x25, #48]
  40664c:	stp	x4, x5, [x8, #64]
  406650:	ldp	x2, x3, [x25, #64]
  406654:	stp	x2, x3, [x8, #80]
  406658:	bl	410830 <__fxstatat@plt+0xd740>
  40665c:	str	x0, [x29, #320]
  406660:	cbz	x0, 407e20 <__fxstatat@plt+0x4d30>
  406664:	ldr	w0, [x25, #4]
  406668:	cmp	w0, #0x3
  40666c:	b.ne	406678 <__fxstatat@plt+0x3588>  // b.any
  406670:	mov	w0, #0x2                   	// #2
  406674:	str	w0, [x29, #788]
  406678:	ldr	x0, [x29, #320]
  40667c:	ldrb	w0, [x0]
  406680:	cbz	w0, 407f10 <__fxstatat@plt+0x4e20>
  406684:	add	x0, x29, #0x290
  406688:	str	x0, [x29, #328]
  40668c:	add	x0, x29, #0x310
  406690:	str	x0, [x29, #296]
  406694:	add	x0, x29, #0x160
  406698:	mov	w1, #0x0                   	// #0
  40669c:	add	x27, x29, #0x190
  4066a0:	str	w23, [x29, #256]
  4066a4:	str	x25, [x29, #264]
  4066a8:	mov	w25, w1
  4066ac:	str	w28, [x29, #272]
  4066b0:	str	x0, [x29, #336]
  4066b4:	mov	w0, #0x1                   	// #1
  4066b8:	mov	w23, w0
  4066bc:	str	w26, [x29, #344]
  4066c0:	ldr	x22, [x29, #320]
  4066c4:	ldr	x24, [x29, #912]
  4066c8:	b	4066ec <__fxstatat@plt+0x35fc>
  4066cc:	ldrb	w1, [x29, #656]
  4066d0:	mov	x0, x22
  4066d4:	orr	w25, w1, w25
  4066d8:	bl	402920 <strlen@plt>
  4066dc:	add	x0, x0, #0x1
  4066e0:	add	x22, x22, x0
  4066e4:	ldrb	w0, [x22]
  4066e8:	cbz	w0, 406770 <__fxstatat@plt+0x3680>
  4066ec:	mov	x1, x22
  4066f0:	mov	x2, #0x0                   	// #0
  4066f4:	mov	x0, x21
  4066f8:	bl	40b410 <__fxstatat@plt+0x8320>
  4066fc:	mov	x1, x22
  406700:	mov	x26, x0
  406704:	mov	x2, #0x0                   	// #0
  406708:	mov	x0, x19
  40670c:	bl	40b410 <__fxstatat@plt+0x8320>
  406710:	mov	x28, x0
  406714:	ldp	x7, x1, [x29, #328]
  406718:	stp	x1, xzr, [sp]
  40671c:	mov	w6, #0x0                   	// #0
  406720:	ldp	x5, x4, [x29, #296]
  406724:	mov	x3, x27
  406728:	ldrb	w2, [x20]
  40672c:	mov	x1, x28
  406730:	strb	w2, [x29, #656]
  406734:	mov	x0, x26
  406738:	ldrb	w2, [x29, #344]
  40673c:	bl	405918 <__fxstatat@plt+0x2828>
  406740:	mov	w3, w0
  406744:	ldrb	w2, [x29, #352]
  406748:	mov	x0, x28
  40674c:	ldrb	w1, [x24]
  406750:	and	w23, w23, w3
  406754:	orr	w1, w1, w2
  406758:	strb	w1, [x24]
  40675c:	bl	402e00 <free@plt>
  406760:	mov	x0, x26
  406764:	bl	402e00 <free@plt>
  406768:	ldrb	w0, [x29, #352]
  40676c:	cbz	w0, 4066cc <__fxstatat@plt+0x35dc>
  406770:	mov	w27, w23
  406774:	mov	w22, w25
  406778:	ldr	w23, [x29, #256]
  40677c:	ldr	w28, [x29, #272]
  406780:	ldr	w26, [x29, #344]
  406784:	ldr	x25, [x29, #264]
  406788:	ldr	x0, [x29, #320]
  40678c:	bl	402e00 <free@plt>
  406790:	strb	w22, [x20]
  406794:	mov	w24, w26
  406798:	cbnz	w23, 4072c8 <__fxstatat@plt+0x41d8>
  40679c:	ldr	w23, [x29, #280]
  4067a0:	mov	w26, w27
  4067a4:	mov	w20, #0x0                   	// #0
  4067a8:	b	405fc8 <__fxstatat@plt+0x2ed8>
  4067ac:	ldrb	w0, [x25, #24]
  4067b0:	cbz	w0, 4062d8 <__fxstatat@plt+0x31e8>
  4067b4:	nop
  4067b8:	ldr	w0, [x25, #8]
  4067bc:	cmp	w0, #0x2
  4067c0:	b.eq	406850 <__fxstatat@plt+0x3760>  // b.none
  4067c4:	cmp	w0, #0x3
  4067c8:	b.eq	406828 <__fxstatat@plt+0x3738>  // b.none
  4067cc:	cmp	w0, #0x4
  4067d0:	b.ne	4062ec <__fxstatat@plt+0x31fc>  // b.any
  4067d4:	ldrb	w0, [x25, #47]
  4067d8:	cbz	w0, 4062ec <__fxstatat@plt+0x31fc>
  4067dc:	ldr	w0, [x29, #544]
  4067e0:	and	w1, w0, #0xf000
  4067e4:	cmp	w1, #0xa, lsl #12
  4067e8:	b.eq	407e88 <__fxstatat@plt+0x4d98>  // b.none
  4067ec:	str	w7, [x29, #320]
  4067f0:	str	w4, [x29, #328]
  4067f4:	bl	4134f0 <__fxstatat@plt+0x10400>
  4067f8:	ldr	w7, [x29, #320]
  4067fc:	tst	w0, #0xff
  406800:	ldr	w4, [x29, #328]
  406804:	b.ne	4062ec <__fxstatat@plt+0x31fc>  // b.any
  406808:	mov	x0, x19
  40680c:	mov	w1, #0x2                   	// #2
  406810:	str	w7, [x29, #320]
  406814:	str	w4, [x29, #328]
  406818:	bl	402a50 <euidaccess@plt>
  40681c:	ldr	w7, [x29, #320]
  406820:	ldr	w4, [x29, #328]
  406824:	cbz	w0, 4062ec <__fxstatat@plt+0x31fc>
  406828:	add	x2, x29, #0x220
  40682c:	mov	x1, x19
  406830:	mov	x0, x25
  406834:	str	w7, [x29, #320]
  406838:	str	w4, [x29, #328]
  40683c:	bl	405228 <__fxstatat@plt+0x2138>
  406840:	ldr	w7, [x29, #320]
  406844:	tst	w0, #0xff
  406848:	ldr	w4, [x29, #328]
  40684c:	b.ne	4062ec <__fxstatat@plt+0x31fc>  // b.any
  406850:	ldr	x0, [x29, #920]
  406854:	cbz	x0, 405e60 <__fxstatat@plt+0x2d70>
  406858:	ldr	x1, [x29, #920]
  40685c:	mov	w0, #0x1                   	// #1
  406860:	mov	w26, #0x1                   	// #1
  406864:	strb	w0, [x1]
  406868:	b	405b4c <__fxstatat@plt+0x2a5c>
  40686c:	ldrb	w2, [x25, #23]
  406870:	str	xzr, [x29, #320]
  406874:	cbnz	w2, 405dcc <__fxstatat@plt+0x2cdc>
  406878:	cmp	w1, #0x1
  40687c:	b.hi	406cc4 <__fxstatat@plt+0x3bd4>  // b.pmore
  406880:	ldr	w1, [x25, #4]
  406884:	cbz	w23, 406890 <__fxstatat@plt+0x37a0>
  406888:	cmp	w1, #0x3
  40688c:	b.eq	406cc4 <__fxstatat@plt+0x3bd4>  // b.none
  406890:	str	xzr, [x29, #320]
  406894:	cmp	w1, #0x4
  406898:	b.eq	406cc4 <__fxstatat@plt+0x3bd4>  // b.none
  40689c:	cbnz	w0, 405dcc <__fxstatat@plt+0x2cdc>
  4068a0:	b	405e7c <__fxstatat@plt+0x2d8c>
  4068a4:	mov	w26, #0x1                   	// #1
  4068a8:	mov	w23, w26
  4068ac:	str	wzr, [x29, #292]
  4068b0:	b	405fb4 <__fxstatat@plt+0x2ec4>
  4068b4:	cmp	w27, #0x8, lsl #12
  4068b8:	b.eq	4072e0 <__fxstatat@plt+0x41f0>  // b.none
  4068bc:	cmp	w27, #0xa, lsl #12
  4068c0:	ldrb	w1, [x25, #20]
  4068c4:	cset	w0, ne  // ne = any
  4068c8:	ands	w0, w0, w1
  4068cc:	str	w0, [x29, #344]
  4068d0:	b.ne	4072e0 <__fxstatat@plt+0x41f0>  // b.any
  4068d4:	cmp	w27, #0x1, lsl #12
  4068d8:	b.eq	407af0 <__fxstatat@plt+0x4a00>  // b.none
  4068dc:	and	w0, w27, #0xffffbfff
  4068e0:	mov	w1, #0xc000                	// #49152
  4068e4:	cmp	w0, #0x2, lsl #12
  4068e8:	ccmp	w27, w1, #0x4, ne  // ne = any
  4068ec:	b.ne	4077f8 <__fxstatat@plt+0x4708>  // b.any
  4068f0:	ldr	x2, [x29, #432]
  4068f4:	ldr	w0, [x29, #312]
  4068f8:	bic	w1, w28, w0
  4068fc:	mov	x0, x19
  406900:	bl	416408 <__fxstatat@plt+0x13318>
  406904:	cbz	w0, 405f40 <__fxstatat@plt+0x2e50>
  406908:	bl	403040 <__errno_location@plt>
  40690c:	mov	x3, x0
  406910:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  406914:	add	x1, x1, #0xbf0
  406918:	mov	w2, #0x5                   	// #5
  40691c:	mov	x0, #0x0                   	// #0
  406920:	ldr	w21, [x3]
  406924:	bl	402f90 <dcgettext@plt>
  406928:	mov	x1, x19
  40692c:	mov	x20, x0
  406930:	mov	w0, #0x4                   	// #4
  406934:	bl	40eb78 <__fxstatat@plt+0xba88>
  406938:	mov	x2, x20
  40693c:	mov	x3, x0
  406940:	mov	w1, w21
  406944:	mov	w0, #0x0                   	// #0
  406948:	bl	402950 <error@plt>
  40694c:	b	406460 <__fxstatat@plt+0x3370>
  406950:	ldr	w1, [x29, #420]
  406954:	b	406878 <__fxstatat@plt+0x3788>
  406958:	mov	w6, #0x0                   	// #0
  40695c:	mov	w22, #0x0                   	// #0
  406960:	ldr	w3, [x29, #416]
  406964:	and	w3, w3, #0xf000
  406968:	cmp	w3, #0xa, lsl #12
  40696c:	b.eq	40767c <__fxstatat@plt+0x458c>  // b.none
  406970:	add	x22, x29, #0x210
  406974:	add	x2, x29, #0x190
  406978:	ldr	w4, [x25]
  40697c:	cbz	w4, 4070dc <__fxstatat@plt+0x3fec>
  406980:	cbnz	w6, 407ac8 <__fxstatat@plt+0x49d8>
  406984:	ldrb	w0, [x25, #24]
  406988:	cbnz	w0, 405a9c <__fxstatat@plt+0x29ac>
  40698c:	ldr	w0, [x25, #4]
  406990:	cmp	w0, #0x2
  406994:	b.eq	405a9c <__fxstatat@plt+0x29ac>  // b.none
  406998:	cmp	w3, #0xa, lsl #12
  40699c:	b.ne	405a9c <__fxstatat@plt+0x29ac>  // b.any
  4069a0:	ldr	w0, [x22, #16]
  4069a4:	and	w0, w0, #0xf000
  4069a8:	cmp	w0, #0xa, lsl #12
  4069ac:	b.eq	405a9c <__fxstatat@plt+0x29ac>  // b.none
  4069b0:	mov	w2, #0x5                   	// #5
  4069b4:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4069b8:	mov	x0, #0x0                   	// #0
  4069bc:	add	x1, x1, #0x6b0
  4069c0:	bl	402f90 <dcgettext@plt>
  4069c4:	mov	x20, x0
  4069c8:	mov	x2, x21
  4069cc:	mov	w1, #0x4                   	// #4
  4069d0:	mov	w0, #0x0                   	// #0
  4069d4:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  4069d8:	mov	x2, x19
  4069dc:	mov	x21, x0
  4069e0:	mov	w1, #0x4                   	// #4
  4069e4:	mov	w0, #0x1                   	// #1
  4069e8:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  4069ec:	mov	x4, x0
  4069f0:	mov	x3, x21
  4069f4:	mov	x2, x20
  4069f8:	mov	w1, #0x0                   	// #0
  4069fc:	mov	w0, #0x0                   	// #0
  406a00:	bl	402950 <error@plt>
  406a04:	b	405b4c <__fxstatat@plt+0x2a5c>
  406a08:	str	xzr, [x29, #320]
  406a0c:	cbz	w22, 405e7c <__fxstatat@plt+0x2d8c>
  406a10:	b	405cd8 <__fxstatat@plt+0x2be8>
  406a14:	bl	409920 <__fxstatat@plt+0x6830>
  406a18:	str	x0, [x29, #320]
  406a1c:	b	405d08 <__fxstatat@plt+0x2c18>
  406a20:	ldrb	w1, [x25, #24]
  406a24:	cbz	w1, 4076dc <__fxstatat@plt+0x45ec>
  406a28:	ldr	w3, [x25]
  406a2c:	cbz	w3, 4076dc <__fxstatat@plt+0x45ec>
  406a30:	cbnz	w23, 406314 <__fxstatat@plt+0x3224>
  406a34:	ldr	w1, [x29, #416]
  406a38:	and	w1, w1, #0xf000
  406a3c:	cmp	w1, #0x4, lsl #12
  406a40:	b.eq	40751c <__fxstatat@plt+0x442c>  // b.none
  406a44:	mov	x0, x21
  406a48:	str	w3, [x29, #320]
  406a4c:	str	w7, [x29, #328]
  406a50:	bl	40ae00 <__fxstatat@plt+0x7d10>
  406a54:	mov	x22, x0
  406a58:	ldrb	w0, [x0]
  406a5c:	ldr	w3, [x29, #320]
  406a60:	ldr	w7, [x29, #328]
  406a64:	cmp	w0, #0x2e
  406a68:	b.eq	4078fc <__fxstatat@plt+0x480c>  // b.none
  406a6c:	cmp	w3, #0x3
  406a70:	b.eq	406b70 <__fxstatat@plt+0x3a80>  // b.none
  406a74:	mov	x0, x22
  406a78:	str	w3, [x29, #312]
  406a7c:	bl	402920 <strlen@plt>
  406a80:	mov	x4, x0
  406a84:	mov	x0, x19
  406a88:	str	x4, [x29, #320]
  406a8c:	bl	40ae00 <__fxstatat@plt+0x7d10>
  406a90:	str	x0, [x29, #304]
  406a94:	bl	402920 <strlen@plt>
  406a98:	mov	x2, x0
  406a9c:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  406aa0:	str	x2, [x29, #328]
  406aa4:	ldr	x6, [x1, #2344]
  406aa8:	str	x6, [x29, #296]
  406aac:	mov	x0, x6
  406ab0:	bl	402920 <strlen@plt>
  406ab4:	mov	x5, x0
  406ab8:	ldp	x4, x2, [x29, #320]
  406abc:	str	x5, [x29, #328]
  406ac0:	ldr	w3, [x29, #312]
  406ac4:	add	x0, x2, x0
  406ac8:	cmp	x4, x0
  406acc:	b.ne	406b70 <__fxstatat@plt+0x3a80>  // b.any
  406ad0:	ldr	x1, [x29, #304]
  406ad4:	mov	x0, x22
  406ad8:	str	x2, [x29, #312]
  406adc:	str	w3, [x29, #320]
  406ae0:	bl	402d50 <memcmp@plt>
  406ae4:	ldr	w3, [x29, #320]
  406ae8:	cbnz	w0, 406b70 <__fxstatat@plt+0x3a80>
  406aec:	ldr	x6, [x29, #296]
  406af0:	str	w3, [x29, #320]
  406af4:	ldr	x2, [x29, #312]
  406af8:	mov	x1, x6
  406afc:	add	x0, x22, x2
  406b00:	bl	402d90 <strcmp@plt>
  406b04:	ldr	w3, [x29, #320]
  406b08:	cbnz	w0, 406b70 <__fxstatat@plt+0x3a80>
  406b0c:	mov	x0, x19
  406b10:	bl	402920 <strlen@plt>
  406b14:	ldr	x5, [x29, #328]
  406b18:	mov	x22, x0
  406b1c:	add	x5, x5, #0x1
  406b20:	add	x0, x5, x0
  406b24:	bl	4136d8 <__fxstatat@plt+0x105e8>
  406b28:	mov	x2, x22
  406b2c:	mov	x1, x19
  406b30:	mov	x22, x0
  406b34:	bl	402e60 <mempcpy@plt>
  406b38:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  406b3c:	ldr	x1, [x1, #2344]
  406b40:	bl	402f10 <strcpy@plt>
  406b44:	mov	x1, x22
  406b48:	add	x2, x29, #0x310
  406b4c:	mov	w0, #0x0                   	// #0
  406b50:	bl	403060 <__xstat@plt>
  406b54:	mov	w1, w0
  406b58:	mov	x0, x22
  406b5c:	mov	w22, w1
  406b60:	bl	402e00 <free@plt>
  406b64:	cbz	w22, 406d0c <__fxstatat@plt+0x3c1c>
  406b68:	ldr	w3, [x25]
  406b6c:	nop
  406b70:	mov	w2, w3
  406b74:	mov	x1, x19
  406b78:	mov	w0, #0xffffff9c            	// #-100
  406b7c:	bl	40a910 <__fxstatat@plt+0x7820>
  406b80:	str	x0, [x29, #328]
  406b84:	mov	x22, x0
  406b88:	cbz	x0, 40777c <__fxstatat@plt+0x468c>
  406b8c:	bl	402920 <strlen@plt>
  406b90:	add	x3, x0, #0x10
  406b94:	and	x3, x3, #0xfffffffffffffff0
  406b98:	mov	x1, x22
  406b9c:	sub	sp, sp, x3
  406ba0:	add	x2, x0, #0x1
  406ba4:	add	x0, sp, #0x10
  406ba8:	str	x22, [x29, #328]
  406bac:	bl	4028f0 <memcpy@plt>
  406bb0:	mov	x1, x0
  406bb4:	ldr	x0, [x29, #328]
  406bb8:	mov	w26, #0x1                   	// #1
  406bbc:	mov	w22, #0x11                  	// #17
  406bc0:	str	x1, [x29, #328]
  406bc4:	bl	402e00 <free@plt>
  406bc8:	b	405c20 <__fxstatat@plt+0x2b30>
  406bcc:	mov	w2, #0x5                   	// #5
  406bd0:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  406bd4:	mov	x0, #0x0                   	// #0
  406bd8:	add	x1, x1, #0x998
  406bdc:	bl	402f90 <dcgettext@plt>
  406be0:	mov	x1, x0
  406be4:	mov	w0, #0x1                   	// #1
  406be8:	bl	402ba0 <__printf_chk@plt>
  406bec:	ldr	x2, [x29, #328]
  406bf0:	mov	x1, x19
  406bf4:	mov	x0, x21
  406bf8:	bl	404fe0 <__fxstatat@plt+0x1ef0>
  406bfc:	b	405e7c <__fxstatat@plt+0x2d8c>
  406c00:	mov	w2, #0x5                   	// #5
  406c04:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  406c08:	mov	x0, #0x0                   	// #0
  406c0c:	add	x1, x1, #0xa10
  406c10:	bl	402f90 <dcgettext@plt>
  406c14:	mov	x20, x0
  406c18:	mov	x2, x19
  406c1c:	mov	w1, #0x4                   	// #4
  406c20:	mov	w0, #0x0                   	// #0
  406c24:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  406c28:	mov	x2, x21
  406c2c:	mov	x22, x0
  406c30:	mov	w1, #0x4                   	// #4
  406c34:	mov	w0, #0x1                   	// #1
  406c38:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  406c3c:	mov	x4, x0
  406c40:	mov	x3, x22
  406c44:	mov	x2, x20
  406c48:	mov	w1, w24
  406c4c:	mov	w0, #0x0                   	// #0
  406c50:	bl	402950 <error@plt>
  406c54:	b	406460 <__fxstatat@plt+0x3370>
  406c58:	add	x0, x29, #0x310
  406c5c:	mov	x1, x19
  406c60:	mov	x27, x0
  406c64:	mov	x2, x0
  406c68:	mov	w0, #0x0                   	// #0
  406c6c:	bl	402f40 <__lxstat@plt>
  406c70:	cbnz	w0, 405cc4 <__fxstatat@plt+0x2bd4>
  406c74:	mov	x2, x27
  406c78:	b	405c44 <__fxstatat@plt+0x2b54>
  406c7c:	ldr	x0, [x25, #64]
  406c80:	mov	x1, x19
  406c84:	mov	w26, w23
  406c88:	add	x2, x29, #0x190
  406c8c:	bl	40af70 <__fxstatat@plt+0x7e80>
  406c90:	b	405b4c <__fxstatat@plt+0x2a5c>
  406c94:	add	x2, x29, #0x220
  406c98:	mov	x1, x19
  406c9c:	mov	x0, x25
  406ca0:	str	w7, [x29, #320]
  406ca4:	str	w4, [x29, #328]
  406ca8:	bl	405228 <__fxstatat@plt+0x2138>
  406cac:	ldr	w7, [x29, #320]
  406cb0:	tst	w0, #0xff
  406cb4:	ldr	w4, [x29, #328]
  406cb8:	b.ne	4062ec <__fxstatat@plt+0x31fc>  // b.any
  406cbc:	mov	w26, #0x1                   	// #1
  406cc0:	b	405b4c <__fxstatat@plt+0x2a5c>
  406cc4:	ldp	x2, x1, [x29, #400]
  406cc8:	mov	x0, x19
  406ccc:	bl	409958 <__fxstatat@plt+0x6868>
  406cd0:	str	x0, [x29, #320]
  406cd4:	cbz	x0, 406e10 <__fxstatat@plt+0x3d20>
  406cd8:	and	w0, w28, #0xf000
  406cdc:	cmp	w0, #0x4, lsl #12
  406ce0:	b.eq	405d0c <__fxstatat@plt+0x2c1c>  // b.none
  406ce4:	ldrb	w3, [x25, #46]
  406ce8:	mov	w4, w24
  406cec:	ldr	x0, [x29, #320]
  406cf0:	mov	x1, x19
  406cf4:	mov	w2, #0x1                   	// #1
  406cf8:	bl	4050a8 <__fxstatat@plt+0x1fb8>
  406cfc:	tst	w0, #0xff
  406d00:	b.eq	405da0 <__fxstatat@plt+0x2cb0>  // b.none
  406d04:	mov	w26, #0x1                   	// #1
  406d08:	b	405b4c <__fxstatat@plt+0x2a5c>
  406d0c:	ldr	x1, [x29, #408]
  406d10:	ldr	x0, [x29, #792]
  406d14:	cmp	x1, x0
  406d18:	b.ne	406b68 <__fxstatat@plt+0x3a78>  // b.any
  406d1c:	ldr	x1, [x29, #400]
  406d20:	ldr	x0, [x29, #784]
  406d24:	cmp	x1, x0
  406d28:	b.ne	406b68 <__fxstatat@plt+0x3a78>  // b.any
  406d2c:	ldrb	w0, [x25, #24]
  406d30:	cbz	w0, 407d08 <__fxstatat@plt+0x4c18>
  406d34:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  406d38:	mov	w2, #0x5                   	// #5
  406d3c:	add	x1, x1, #0x7a8
  406d40:	mov	x0, #0x0                   	// #0
  406d44:	bl	402f90 <dcgettext@plt>
  406d48:	mov	x20, x0
  406d4c:	mov	x2, x19
  406d50:	mov	w1, #0x4                   	// #4
  406d54:	mov	w0, #0x0                   	// #0
  406d58:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  406d5c:	mov	x2, x21
  406d60:	mov	x19, x0
  406d64:	mov	w1, #0x4                   	// #4
  406d68:	mov	w0, #0x1                   	// #1
  406d6c:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  406d70:	mov	x4, x0
  406d74:	mov	x3, x19
  406d78:	mov	x2, x20
  406d7c:	mov	w1, #0x0                   	// #0
  406d80:	mov	w0, #0x0                   	// #0
  406d84:	bl	402950 <error@plt>
  406d88:	b	405b4c <__fxstatat@plt+0x2a5c>
  406d8c:	mov	x1, x19
  406d90:	mov	x0, x21
  406d94:	bl	402ea0 <rename@plt>
  406d98:	cbz	w0, 405e30 <__fxstatat@plt+0x2d40>
  406d9c:	bl	403040 <__errno_location@plt>
  406da0:	ldr	w22, [x0]
  406da4:	cbnz	w22, 405dd4 <__fxstatat@plt+0x2ce4>
  406da8:	b	405e30 <__fxstatat@plt+0x2d40>
  406dac:	mov	w2, #0x5                   	// #5
  406db0:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  406db4:	mov	x0, #0x0                   	// #0
  406db8:	add	x1, x1, #0x940
  406dbc:	bl	402f90 <dcgettext@plt>
  406dc0:	mov	x20, x0
  406dc4:	mov	x2, x21
  406dc8:	mov	w1, #0x4                   	// #4
  406dcc:	mov	w0, #0x0                   	// #0
  406dd0:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  406dd4:	mov	x2, x19
  406dd8:	mov	x21, x0
  406ddc:	mov	w1, #0x4                   	// #4
  406de0:	mov	w0, #0x1                   	// #1
  406de4:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  406de8:	mov	x4, x0
  406dec:	mov	x3, x21
  406df0:	mov	x2, x20
  406df4:	mov	w1, w22
  406df8:	mov	w0, #0x0                   	// #0
  406dfc:	bl	402950 <error@plt>
  406e00:	ldp	x1, x0, [x29, #400]
  406e04:	mov	w26, #0x0                   	// #0
  406e08:	bl	4098d0 <__fxstatat@plt+0x67e0>
  406e0c:	b	405b4c <__fxstatat@plt+0x2a5c>
  406e10:	ldrb	w0, [x25, #24]
  406e14:	cbnz	w0, 405dcc <__fxstatat@plt+0x2cdc>
  406e18:	b	405e7c <__fxstatat@plt+0x2d8c>
  406e1c:	ldr	x3, [x29, #400]
  406e20:	ldr	x2, [x29, #528]
  406e24:	cmp	x3, x2
  406e28:	b.ne	405a90 <__fxstatat@plt+0x29a0>  // b.any
  406e2c:	ldrb	w4, [x25, #23]
  406e30:	cbnz	w4, 405aa0 <__fxstatat@plt+0x29b0>
  406e34:	ldr	w2, [x25, #4]
  406e38:	cmp	w2, #0x2
  406e3c:	b.eq	4077b0 <__fxstatat@plt+0x46c0>  // b.none
  406e40:	add	x0, x29, #0x290
  406e44:	mov	x1, x19
  406e48:	mov	x2, x0
  406e4c:	str	w7, [x29, #312]
  406e50:	str	w4, [x29, #320]
  406e54:	str	x0, [x29, #328]
  406e58:	mov	w0, #0x0                   	// #0
  406e5c:	bl	402f40 <__lxstat@plt>
  406e60:	ldr	w7, [x29, #312]
  406e64:	ldr	w4, [x29, #320]
  406e68:	cbnz	w0, 405aa0 <__fxstatat@plt+0x29b0>
  406e6c:	add	x1, x29, #0x310
  406e70:	str	w7, [x29, #312]
  406e74:	mov	x2, x1
  406e78:	mov	x1, x21
  406e7c:	str	x2, [x29, #296]
  406e80:	str	w4, [x29, #320]
  406e84:	bl	402f40 <__lxstat@plt>
  406e88:	ldr	w7, [x29, #312]
  406e8c:	ldr	w4, [x29, #320]
  406e90:	cbnz	w0, 405aa0 <__fxstatat@plt+0x29b0>
  406e94:	ldr	x1, [x29, #664]
  406e98:	mov	w6, #0x0                   	// #0
  406e9c:	ldr	x0, [x29, #792]
  406ea0:	cmp	x0, x1
  406ea4:	b.ne	406eb8 <__fxstatat@plt+0x3dc8>  // b.any
  406ea8:	ldr	x2, [x29, #656]
  406eac:	ldr	x3, [x29, #784]
  406eb0:	cmp	x3, x2
  406eb4:	cset	w6, eq  // eq = none
  406eb8:	ldr	w3, [x29, #800]
  406ebc:	ldr	x2, [x29, #296]
  406ec0:	and	w3, w3, #0xf000
  406ec4:	cmp	w3, #0xa, lsl #12
  406ec8:	ldr	x22, [x29, #328]
  406ecc:	b.ne	406978 <__fxstatat@plt+0x3888>  // b.any
  406ed0:	ldr	w5, [x29, #672]
  406ed4:	and	w5, w5, #0xf000
  406ed8:	cmp	w5, #0xa, lsl #12
  406edc:	b.ne	406978 <__fxstatat@plt+0x3888>  // b.any
  406ee0:	ldrb	w5, [x25, #21]
  406ee4:	cbz	w5, 406978 <__fxstatat@plt+0x3888>
  406ee8:	b	405aa0 <__fxstatat@plt+0x29b0>
  406eec:	ldrb	w0, [x25, #24]
  406ef0:	cbz	w0, 4062ec <__fxstatat@plt+0x31fc>
  406ef4:	b	4067b8 <__fxstatat@plt+0x36c8>
  406ef8:	mov	w2, #0x5                   	// #5
  406efc:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  406f00:	mov	x0, #0x0                   	// #0
  406f04:	add	x1, x1, #0x900
  406f08:	bl	402f90 <dcgettext@plt>
  406f0c:	mov	x1, x0
  406f10:	mov	w0, #0x1                   	// #1
  406f14:	bl	402ba0 <__printf_chk@plt>
  406f18:	ldr	x2, [x29, #328]
  406f1c:	mov	x1, x19
  406f20:	mov	x0, x21
  406f24:	bl	404fe0 <__fxstatat@plt+0x1ef0>
  406f28:	b	405e38 <__fxstatat@plt+0x2d48>
  406f2c:	bl	403040 <__errno_location@plt>
  406f30:	ldrb	w1, [x25, #35]
  406f34:	cbnz	w1, 40746c <__fxstatat@plt+0x437c>
  406f38:	mov	w21, #0x5f                  	// #95
  406f3c:	str	w21, [x0]
  406f40:	mov	w2, #0x5                   	// #5
  406f44:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  406f48:	mov	x0, #0x0                   	// #0
  406f4c:	add	x1, x1, #0x5f8
  406f50:	bl	402f90 <dcgettext@plt>
  406f54:	mov	x20, x0
  406f58:	mov	x2, x19
  406f5c:	mov	w1, #0x4                   	// #4
  406f60:	mov	w0, #0x0                   	// #0
  406f64:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  406f68:	mov	x2, x20
  406f6c:	mov	x3, x0
  406f70:	mov	w1, w21
  406f74:	mov	w0, #0x0                   	// #0
  406f78:	bl	402950 <error@plt>
  406f7c:	b	405e40 <__fxstatat@plt+0x2d50>
  406f80:	bl	402dc0 <rmdir@plt>
  406f84:	cbz	w0, 405e20 <__fxstatat@plt+0x2d30>
  406f88:	bl	403040 <__errno_location@plt>
  406f8c:	ldr	w26, [x0]
  406f90:	cmp	w26, #0x2
  406f94:	b.eq	405e20 <__fxstatat@plt+0x2d30>  // b.none
  406f98:	mov	w2, #0x5                   	// #5
  406f9c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  406fa0:	mov	x0, #0x0                   	// #0
  406fa4:	add	x1, x1, #0x958
  406fa8:	bl	402f90 <dcgettext@plt>
  406fac:	mov	x20, x0
  406fb0:	mov	x2, x21
  406fb4:	mov	w1, #0x4                   	// #4
  406fb8:	mov	w0, #0x0                   	// #0
  406fbc:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  406fc0:	mov	x2, x19
  406fc4:	mov	x21, x0
  406fc8:	mov	w1, #0x4                   	// #4
  406fcc:	mov	w0, #0x1                   	// #1
  406fd0:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  406fd4:	mov	x4, x0
  406fd8:	mov	x3, x21
  406fdc:	mov	x2, x20
  406fe0:	mov	w1, w26
  406fe4:	b	406df8 <__fxstatat@plt+0x3d08>
  406fe8:	cmp	w22, #0x4, lsl #12
  406fec:	b.eq	406354 <__fxstatat@plt+0x3264>  // b.none
  406ff0:	ldrb	w1, [x25, #24]
  406ff4:	cbz	w1, 407000 <__fxstatat@plt+0x3f10>
  406ff8:	ldr	w3, [x25]
  406ffc:	cbnz	w3, 406a34 <__fxstatat@plt+0x3944>
  407000:	mov	w2, #0x5                   	// #5
  407004:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407008:	mov	x0, #0x0                   	// #0
  40700c:	add	x1, x1, #0x738
  407010:	bl	402f90 <dcgettext@plt>
  407014:	mov	x20, x0
  407018:	mov	x1, x19
  40701c:	mov	w0, #0x4                   	// #4
  407020:	bl	40eb78 <__fxstatat@plt+0xba88>
  407024:	mov	x3, x0
  407028:	mov	x2, x20
  40702c:	mov	w1, #0x0                   	// #0
  407030:	mov	w0, #0x0                   	// #0
  407034:	bl	402950 <error@plt>
  407038:	b	405b4c <__fxstatat@plt+0x2a5c>
  40703c:	ldrb	w0, [x25, #39]
  407040:	cbz	w0, 405b4c <__fxstatat@plt+0x2a5c>
  407044:	mov	w3, #0xffffffff            	// #-1
  407048:	mov	x2, x19
  40704c:	mov	x0, x21
  407050:	mov	x4, x25
  407054:	mov	w1, w3
  407058:	bl	404d80 <__fxstatat@plt+0x1c90>
  40705c:	tst	w0, #0xff
  407060:	b.ne	405b4c <__fxstatat@plt+0x2a5c>  // b.any
  407064:	ldrb	w0, [x25, #40]
  407068:	cbnz	w0, 405b48 <__fxstatat@plt+0x2a58>
  40706c:	b	405b4c <__fxstatat@plt+0x2a5c>
  407070:	bl	403040 <__errno_location@plt>
  407074:	mov	x3, x0
  407078:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40707c:	add	x1, x1, #0xc50
  407080:	mov	w2, #0x5                   	// #5
  407084:	mov	x0, #0x0                   	// #0
  407088:	ldr	w20, [x3]
  40708c:	bl	402f90 <dcgettext@plt>
  407090:	mov	x1, x19
  407094:	b	4061b0 <__fxstatat@plt+0x30c0>
  407098:	ldp	x1, x0, [x29, #400]
  40709c:	bl	4098d0 <__fxstatat@plt+0x67e0>
  4070a0:	b	406470 <__fxstatat@plt+0x3380>
  4070a4:	ldp	x1, x0, [x29, #400]
  4070a8:	bl	409920 <__fxstatat@plt+0x6830>
  4070ac:	str	x0, [x29, #320]
  4070b0:	b	406cd4 <__fxstatat@plt+0x3be4>
  4070b4:	ldrb	w0, [x22, #1]
  4070b8:	cbz	w0, 405f10 <__fxstatat@plt+0x2e20>
  4070bc:	b	405ef8 <__fxstatat@plt+0x2e08>
  4070c0:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4070c4:	mov	w2, #0x5                   	// #5
  4070c8:	add	x1, x1, #0x660
  4070cc:	mov	x0, #0x0                   	// #0
  4070d0:	bl	402f90 <dcgettext@plt>
  4070d4:	mov	x19, x0
  4070d8:	b	406200 <__fxstatat@plt+0x3110>
  4070dc:	ldrb	w5, [x25, #24]
  4070e0:	cbnz	w5, 4075ac <__fxstatat@plt+0x44bc>
  4070e4:	ldrb	w4, [x25, #21]
  4070e8:	cbnz	w4, 4075ac <__fxstatat@plt+0x44bc>
  4070ec:	cmp	w3, #0xa, lsl #12
  4070f0:	b.eq	40711c <__fxstatat@plt+0x402c>  // b.none
  4070f4:	ldr	w0, [x22, #16]
  4070f8:	and	w0, w0, #0xf000
  4070fc:	cmp	w0, #0xa, lsl #12
  407100:	b.ne	407228 <__fxstatat@plt+0x4138>  // b.any
  407104:	ldrb	w5, [x25, #24]
  407108:	cbz	w5, 40711c <__fxstatat@plt+0x402c>
  40710c:	ldr	w0, [x29, #416]
  407110:	and	w0, w0, #0xf000
  407114:	cmp	w0, #0xa, lsl #12
  407118:	b.eq	407e98 <__fxstatat@plt+0x4da8>  // b.none
  40711c:	ldrb	w0, [x25, #44]
  407120:	cbz	w0, 407134 <__fxstatat@plt+0x4044>
  407124:	ldr	w0, [x22, #16]
  407128:	and	w0, w0, #0xf000
  40712c:	cmp	w0, #0xa, lsl #12
  407130:	b.eq	405a9c <__fxstatat@plt+0x29ac>  // b.none
  407134:	ldr	w0, [x25, #4]
  407138:	cmp	w0, #0x2
  40713c:	b.ne	4069b0 <__fxstatat@plt+0x38c0>  // b.any
  407140:	ldr	w0, [x2, #16]
  407144:	and	w0, w0, #0xf000
  407148:	cmp	w0, #0xa, lsl #12
  40714c:	b.eq	4082d0 <__fxstatat@plt+0x51e0>  // b.none
  407150:	add	x3, x29, #0x300
  407154:	ldp	x0, x1, [x2]
  407158:	stp	x0, x1, [x3, #16]
  40715c:	ldp	x0, x1, [x2, #16]
  407160:	stp	x0, x1, [x3, #32]
  407164:	ldp	x0, x1, [x2, #32]
  407168:	stp	x0, x1, [x3, #48]
  40716c:	ldp	x0, x1, [x2, #48]
  407170:	stp	x0, x1, [x3, #64]
  407174:	ldp	x0, x1, [x2, #64]
  407178:	stp	x0, x1, [x3, #80]
  40717c:	ldp	x0, x1, [x2, #80]
  407180:	stp	x0, x1, [x3, #96]
  407184:	ldp	x0, x1, [x2, #96]
  407188:	stp	x0, x1, [x3, #112]
  40718c:	ldp	x0, x1, [x2, #112]
  407190:	stp	x0, x1, [x3, #128]
  407194:	ldr	w0, [x22, #16]
  407198:	and	w0, w0, #0xf000
  40719c:	cmp	w0, #0xa, lsl #12
  4071a0:	b.eq	4082b0 <__fxstatat@plt+0x51c0>  // b.none
  4071a4:	add	x2, x29, #0x200
  4071a8:	ldp	x0, x1, [x22]
  4071ac:	stp	x0, x1, [x2, #144]
  4071b0:	ldp	x0, x1, [x22, #16]
  4071b4:	stp	x0, x1, [x2, #160]
  4071b8:	ldp	x0, x1, [x22, #32]
  4071bc:	stp	x0, x1, [x2, #176]
  4071c0:	ldp	x0, x1, [x22, #48]
  4071c4:	stp	x0, x1, [x2, #192]
  4071c8:	ldp	x0, x1, [x22, #64]
  4071cc:	stp	x0, x1, [x2, #208]
  4071d0:	ldp	x0, x1, [x22, #80]
  4071d4:	stp	x0, x1, [x2, #224]
  4071d8:	ldp	x0, x1, [x22, #96]
  4071dc:	stp	x0, x1, [x2, #240]
  4071e0:	add	x2, x29, #0x300
  4071e4:	ldp	x0, x1, [x22, #112]
  4071e8:	stp	x0, x1, [x2]
  4071ec:	ldr	x0, [x29, #664]
  4071f0:	ldr	x1, [x29, #792]
  4071f4:	cmp	x1, x0
  4071f8:	b.ne	405a9c <__fxstatat@plt+0x29ac>  // b.any
  4071fc:	ldr	x0, [x29, #656]
  407200:	ldr	x1, [x29, #784]
  407204:	cmp	x1, x0
  407208:	b.ne	405a9c <__fxstatat@plt+0x29ac>  // b.any
  40720c:	ldrb	w0, [x25, #23]
  407210:	cbz	w0, 4069b0 <__fxstatat@plt+0x38c0>
  407214:	ldr	w0, [x22, #16]
  407218:	and	w0, w0, #0xf000
  40721c:	cmp	w0, #0xa, lsl #12
  407220:	cset	w4, ne  // ne = any
  407224:	b	405aa0 <__fxstatat@plt+0x29b0>
  407228:	ldr	x0, [x2, #8]
  40722c:	ldr	x1, [x22, #8]
  407230:	cmp	x0, x1
  407234:	b.ne	405a9c <__fxstatat@plt+0x29ac>  // b.any
  407238:	ldr	x1, [x2]
  40723c:	ldr	x0, [x22]
  407240:	cmp	x1, x0
  407244:	b.ne	405a9c <__fxstatat@plt+0x29ac>  // b.any
  407248:	ldrb	w4, [x25, #23]
  40724c:	cbnz	w4, 405aa0 <__fxstatat@plt+0x29b0>
  407250:	ldrb	w5, [x25, #24]
  407254:	b	407108 <__fxstatat@plt+0x4018>
  407258:	mov	w2, #0x5                   	// #5
  40725c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407260:	mov	x0, #0x0                   	// #0
  407264:	add	x1, x1, #0x910
  407268:	bl	402f90 <dcgettext@plt>
  40726c:	mov	x19, x0
  407270:	adrp	x2, 42f000 <__fxstatat@plt+0x2bf10>
  407274:	add	x20, x2, #0x500
  407278:	mov	w1, #0x4                   	// #4
  40727c:	mov	w0, #0x0                   	// #0
  407280:	ldr	x2, [x2, #1280]
  407284:	mov	w26, #0x1                   	// #1
  407288:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  40728c:	ldr	x2, [x20, #8]
  407290:	mov	w1, #0x4                   	// #4
  407294:	mov	x20, x0
  407298:	mov	w0, w26
  40729c:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  4072a0:	mov	x4, x0
  4072a4:	mov	w1, #0x0                   	// #0
  4072a8:	mov	w0, #0x0                   	// #0
  4072ac:	mov	x3, x20
  4072b0:	mov	x2, x19
  4072b4:	bl	402950 <error@plt>
  4072b8:	ldr	x1, [x29, #912]
  4072bc:	mov	w0, #0x1                   	// #1
  4072c0:	strb	w0, [x1]
  4072c4:	b	405b4c <__fxstatat@plt+0x2a5c>
  4072c8:	ldr	w23, [x29, #280]
  4072cc:	mov	w26, w27
  4072d0:	mov	w22, #0x0                   	// #0
  4072d4:	mov	w20, #0x0                   	// #0
  4072d8:	str	wzr, [x29, #344]
  4072dc:	b	405f98 <__fxstatat@plt+0x2ea8>
  4072e0:	ldr	w1, [x25, #4]
  4072e4:	mov	x0, x21
  4072e8:	ldrb	w24, [x25, #35]
  4072ec:	cmp	w1, #0x2
  4072f0:	ldr	w1, [x29, #416]
  4072f4:	str	w1, [x29, #288]
  4072f8:	cset	w1, eq  // eq = none
  4072fc:	lsl	w1, w1, #15
  407300:	bl	40af20 <__fxstatat@plt+0x7e30>
  407304:	str	w0, [x29, #292]
  407308:	tbnz	w0, #31, 407a80 <__fxstatat@plt+0x4990>
  40730c:	ldr	w1, [x29, #292]
  407310:	add	x2, x29, #0x290
  407314:	mov	w0, #0x0                   	// #0
  407318:	bl	402f80 <__fxstat@plt>
  40731c:	cbnz	w0, 407d94 <__fxstatat@plt+0x4ca4>
  407320:	ldr	x1, [x29, #408]
  407324:	ldr	x0, [x29, #664]
  407328:	cmp	x1, x0
  40732c:	b.ne	40788c <__fxstatat@plt+0x479c>  // b.any
  407330:	ldr	x1, [x29, #400]
  407334:	ldr	x0, [x29, #656]
  407338:	cmp	x1, x0
  40733c:	b.ne	40788c <__fxstatat@plt+0x479c>  // b.any
  407340:	and	w0, w22, #0x1ff
  407344:	str	w0, [x29, #128]
  407348:	cbnz	w26, 4073a8 <__fxstatat@plt+0x42b8>
  40734c:	ldrb	w2, [x25, #35]
  407350:	mov	w1, #0x201                 	// #513
  407354:	mov	x0, x19
  407358:	cmp	w2, #0x0
  40735c:	csinc	w1, w1, wzr, ne  // ne = any
  407360:	bl	40af20 <__fxstatat@plt+0x7e30>
  407364:	mov	w20, w0
  407368:	str	w0, [x29, #304]
  40736c:	bl	403040 <__errno_location@plt>
  407370:	ldr	x1, [x25, #32]
  407374:	str	x0, [x29, #264]
  407378:	tst	x1, #0xff000000ff00
  40737c:	b.eq	407f80 <__fxstatat@plt+0x4e90>  // b.none
  407380:	tbz	w20, #31, 408618 <__fxstatat@plt+0x5528>
  407384:	ldrb	w0, [x25, #22]
  407388:	cbz	w0, 40869c <__fxstatat@plt+0x55ac>
  40738c:	mov	x0, x19
  407390:	bl	403080 <unlink@plt>
  407394:	cbnz	w0, 409628 <__fxstatat@plt+0x6538>
  407398:	ldrb	w0, [x25, #46]
  40739c:	cbnz	w0, 409224 <__fxstatat@plt+0x6134>
  4073a0:	ldrb	w0, [x25, #33]
  4073a4:	cbnz	w0, 409204 <__fxstatat@plt+0x6114>
  4073a8:	ldr	w0, [x29, #312]
  4073ac:	str	w0, [x29, #148]
  4073b0:	ldr	w1, [x29, #128]
  4073b4:	ldr	w0, [x29, #148]
  4073b8:	bic	w0, w1, w0
  4073bc:	mov	w1, #0xc1                  	// #193
  4073c0:	mov	w2, w0
  4073c4:	str	w0, [x29, #108]
  4073c8:	mov	x0, x19
  4073cc:	bl	40af20 <__fxstatat@plt+0x7e30>
  4073d0:	lsr	w22, w0, #31
  4073d4:	str	w0, [x29, #304]
  4073d8:	bl	403040 <__errno_location@plt>
  4073dc:	ldr	w4, [x0]
  4073e0:	str	x0, [x29, #264]
  4073e4:	cmp	w4, #0x11
  4073e8:	csel	w20, w22, wzr, eq  // eq = none
  4073ec:	cbz	w20, 40827c <__fxstatat@plt+0x518c>
  4073f0:	ldrb	w26, [x25, #24]
  4073f4:	cbz	w26, 40822c <__fxstatat@plt+0x513c>
  4073f8:	mov	w4, #0x11                  	// #17
  4073fc:	mov	w2, #0x5                   	// #5
  407400:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407404:	mov	x0, #0x0                   	// #0
  407408:	add	x1, x1, #0xac8
  40740c:	str	w4, [x29, #344]
  407410:	bl	402f90 <dcgettext@plt>
  407414:	mov	x1, x19
  407418:	mov	x20, x0
  40741c:	mov	w0, #0x4                   	// #4
  407420:	bl	40eb78 <__fxstatat@plt+0xba88>
  407424:	ldr	w4, [x29, #344]
  407428:	mov	x3, x0
  40742c:	mov	x2, x20
  407430:	mov	w0, #0x0                   	// #0
  407434:	mov	w1, w4
  407438:	str	wzr, [x29, #344]
  40743c:	bl	402950 <error@plt>
  407440:	str	xzr, [x29, #256]
  407444:	nop
  407448:	ldr	w0, [x29, #292]
  40744c:	bl	402c90 <close@plt>
  407450:	tbnz	w0, #31, 407c7c <__fxstatat@plt+0x4b8c>
  407454:	ldr	x0, [x29, #256]
  407458:	mov	w20, #0x0                   	// #0
  40745c:	bl	402e00 <free@plt>
  407460:	ldr	w0, [x29, #344]
  407464:	cbnz	w0, 405f40 <__fxstatat@plt+0x2e50>
  407468:	b	406460 <__fxstatat@plt+0x3370>
  40746c:	ldrb	w1, [x25, #38]
  407470:	cbnz	w1, 406f38 <__fxstatat@plt+0x3e48>
  407474:	mov	w1, #0x5f                  	// #95
  407478:	str	w1, [x0]
  40747c:	b	405e40 <__fxstatat@plt+0x2d50>
  407480:	ldr	x1, [x2]
  407484:	ldr	x0, [x29, #400]
  407488:	cmp	x1, x0
  40748c:	b.ne	406794 <__fxstatat@plt+0x36a4>  // b.any
  407490:	b	406624 <__fxstatat@plt+0x3534>
  407494:	bl	412440 <__fxstatat@plt+0xf350>
  407498:	cbz	w0, 406054 <__fxstatat@plt+0x2f64>
  40749c:	b	406004 <__fxstatat@plt+0x2f14>
  4074a0:	bl	403040 <__errno_location@plt>
  4074a4:	mov	x3, x0
  4074a8:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4074ac:	mov	w2, #0x5                   	// #5
  4074b0:	add	x1, x1, #0x9a0
  4074b4:	mov	x0, #0x0                   	// #0
  4074b8:	b	406920 <__fxstatat@plt+0x3830>
  4074bc:	ldrb	w1, [x25, #24]
  4074c0:	cbnz	w1, 406a34 <__fxstatat@plt+0x3944>
  4074c4:	mov	x0, x21
  4074c8:	str	w3, [x29, #320]
  4074cc:	str	w7, [x29, #328]
  4074d0:	bl	40ae00 <__fxstatat@plt+0x7d10>
  4074d4:	mov	x22, x0
  4074d8:	ldrb	w0, [x0]
  4074dc:	ldr	w3, [x29, #320]
  4074e0:	ldr	w7, [x29, #328]
  4074e4:	cmp	w0, #0x2e
  4074e8:	b.eq	407a4c <__fxstatat@plt+0x495c>  // b.none
  4074ec:	ldr	w0, [x29, #544]
  4074f0:	and	w0, w0, #0xf000
  4074f4:	cmp	w0, #0x4, lsl #12
  4074f8:	b.ne	406a6c <__fxstatat@plt+0x397c>  // b.any
  4074fc:	b	40637c <__fxstatat@plt+0x328c>
  407500:	ldr	w0, [x29, #416]
  407504:	and	w0, w0, #0xf000
  407508:	cmp	w0, #0x4, lsl #12
  40750c:	b.eq	407518 <__fxstatat@plt+0x4428>  // b.none
  407510:	cbz	w3, 40637c <__fxstatat@plt+0x328c>
  407514:	b	406a44 <__fxstatat@plt+0x3954>
  407518:	ldr	w0, [x29, #544]
  40751c:	and	w0, w0, #0xf000
  407520:	cmp	w0, #0x4, lsl #12
  407524:	b.eq	407510 <__fxstatat@plt+0x4420>  // b.none
  407528:	cbnz	w3, 406a44 <__fxstatat@plt+0x3954>
  40752c:	mov	w2, #0x5                   	// #5
  407530:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407534:	mov	x0, #0x0                   	// #0
  407538:	add	x1, x1, #0x770
  40753c:	bl	402f90 <dcgettext@plt>
  407540:	mov	x20, x0
  407544:	mov	x2, x21
  407548:	mov	w1, #0x3                   	// #3
  40754c:	mov	w0, #0x0                   	// #0
  407550:	bl	40f4f8 <__fxstatat@plt+0xc408>
  407554:	mov	x2, x19
  407558:	mov	x21, x0
  40755c:	mov	w1, #0x3                   	// #3
  407560:	mov	w0, #0x0                   	// #0
  407564:	bl	40f4f8 <__fxstatat@plt+0xc408>
  407568:	b	4069ec <__fxstatat@plt+0x38fc>
  40756c:	mov	w2, #0x5                   	// #5
  407570:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407574:	mov	x0, #0x0                   	// #0
  407578:	add	x1, x1, #0x678
  40757c:	bl	402f90 <dcgettext@plt>
  407580:	mov	x19, x0
  407584:	mov	x1, x21
  407588:	mov	w0, #0x4                   	// #4
  40758c:	bl	40eb78 <__fxstatat@plt+0xba88>
  407590:	mov	w26, w24
  407594:	mov	x3, x0
  407598:	mov	x2, x19
  40759c:	mov	w1, #0x0                   	// #0
  4075a0:	mov	w0, #0x0                   	// #0
  4075a4:	bl	402950 <error@plt>
  4075a8:	b	405b4c <__fxstatat@plt+0x2a5c>
  4075ac:	ldr	w4, [x22, #16]
  4075b0:	and	w4, w4, #0xf000
  4075b4:	cmp	w4, #0xa, lsl #12
  4075b8:	b.eq	405a9c <__fxstatat@plt+0x29ac>  // b.none
  4075bc:	cbz	w6, 4075cc <__fxstatat@plt+0x44dc>
  4075c0:	ldr	w4, [x22, #20]
  4075c4:	cmp	w4, #0x1
  4075c8:	b.hi	407de4 <__fxstatat@plt+0x4cf4>  // b.pmore
  4075cc:	cmp	w3, #0xa, lsl #12
  4075d0:	b.ne	407230 <__fxstatat@plt+0x4140>  // b.any
  4075d4:	b	407108 <__fxstatat@plt+0x4018>
  4075d8:	ldrb	w0, [x25, #21]
  4075dc:	cbnz	w0, 4075f4 <__fxstatat@plt+0x4504>
  4075e0:	ldrb	w0, [x25, #34]
  4075e4:	cbz	w0, 4077d8 <__fxstatat@plt+0x46e8>
  4075e8:	ldr	w0, [x29, #548]
  4075ec:	cmp	w0, #0x1
  4075f0:	b.ls	4077d8 <__fxstatat@plt+0x46e8>  // b.plast
  4075f4:	mov	x0, x19
  4075f8:	bl	403080 <unlink@plt>
  4075fc:	cbz	w0, 407610 <__fxstatat@plt+0x4520>
  407600:	bl	403040 <__errno_location@plt>
  407604:	ldr	w22, [x0]
  407608:	cmp	w22, #0x2
  40760c:	b.ne	407efc <__fxstatat@plt+0x4e0c>  // b.any
  407610:	ldrb	w26, [x25, #46]
  407614:	cbnz	w26, 407d44 <__fxstatat@plt+0x4c54>
  407618:	cbnz	w23, 407d24 <__fxstatat@plt+0x4c34>
  40761c:	mov	w22, #0x11                  	// #17
  407620:	mov	w26, #0x1                   	// #1
  407624:	str	xzr, [x29, #328]
  407628:	b	405cd8 <__fxstatat@plt+0x2be8>
  40762c:	ldr	x0, [x25, #32]
  407630:	tst	x0, #0xff000000ff00
  407634:	b.ne	407a54 <__fxstatat@plt+0x4964>  // b.any
  407638:	mov	w0, #0x1                   	// #1
  40763c:	str	w0, [x29, #280]
  407640:	str	wzr, [x29, #292]
  407644:	str	wzr, [x29, #312]
  407648:	b	406608 <__fxstatat@plt+0x3518>
  40764c:	mov	w0, #0x1                   	// #1
  407650:	str	w0, [x29, #280]
  407654:	str	wzr, [x29, #292]
  407658:	b	4065bc <__fxstatat@plt+0x34cc>
  40765c:	mov	w3, #0xffffffff            	// #-1
  407660:	mov	w4, w28
  407664:	mov	x2, x19
  407668:	mov	x0, x21
  40766c:	mov	w1, w3
  407670:	bl	40a040 <__fxstatat@plt+0x6f50>
  407674:	cbz	w0, 405b4c <__fxstatat@plt+0x2a5c>
  407678:	b	40613c <__fxstatat@plt+0x304c>
  40767c:	ldr	w2, [x29, #544]
  407680:	and	w2, w2, #0xf000
  407684:	cmp	w2, #0xa, lsl #12
  407688:	b.ne	406970 <__fxstatat@plt+0x3880>  // b.any
  40768c:	mov	x1, x19
  407690:	mov	x0, x21
  407694:	str	w7, [x29, #328]
  407698:	bl	410230 <__fxstatat@plt+0xd140>
  40769c:	ands	w4, w0, #0xff
  4076a0:	b.ne	4069b0 <__fxstatat@plt+0x38c0>  // b.any
  4076a4:	ldr	w0, [x25]
  4076a8:	ldr	w7, [x29, #328]
  4076ac:	cbnz	w0, 405aa0 <__fxstatat@plt+0x29b0>
  4076b0:	cbz	w22, 405aa0 <__fxstatat@plt+0x29b0>
  4076b4:	ldrb	w22, [x25, #24]
  4076b8:	mov	w4, #0x1                   	// #1
  4076bc:	eor	w22, w22, w4
  4076c0:	cbz	w22, 4069b0 <__fxstatat@plt+0x38c0>
  4076c4:	b	405aa0 <__fxstatat@plt+0x29b0>
  4076c8:	ldr	x0, [x25, #64]
  4076cc:	add	x2, x29, #0x310
  4076d0:	mov	x1, x19
  4076d4:	bl	40af70 <__fxstatat@plt+0x7e80>
  4076d8:	b	405fb4 <__fxstatat@plt+0x2ec4>
  4076dc:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4076e0:	add	x1, x1, #0x6d0
  4076e4:	mov	w2, #0x5                   	// #5
  4076e8:	mov	x0, #0x0                   	// #0
  4076ec:	bl	402f90 <dcgettext@plt>
  4076f0:	mov	x2, x19
  4076f4:	mov	x20, x0
  4076f8:	mov	w1, #0x4                   	// #4
  4076fc:	mov	w0, #0x0                   	// #0
  407700:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  407704:	mov	x19, x0
  407708:	mov	x2, x21
  40770c:	b	406d64 <__fxstatat@plt+0x3c74>
  407710:	mov	w2, #0x5                   	// #5
  407714:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407718:	mov	x0, #0x0                   	// #0
  40771c:	add	x1, x1, #0x868
  407720:	bl	402f90 <dcgettext@plt>
  407724:	mov	x20, x0
  407728:	adrp	x2, 42f000 <__fxstatat@plt+0x2bf10>
  40772c:	add	x22, x2, #0x500
  407730:	mov	w1, #0x4                   	// #4
  407734:	mov	w0, #0x0                   	// #0
  407738:	ldr	x2, [x2, #1280]
  40773c:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  407740:	ldr	x2, [x22, #8]
  407744:	mov	w1, #0x4                   	// #4
  407748:	mov	x22, x0
  40774c:	mov	w0, #0x1                   	// #1
  407750:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  407754:	mov	x4, x0
  407758:	mov	w1, #0x0                   	// #0
  40775c:	mov	w0, #0x0                   	// #0
  407760:	mov	x3, x22
  407764:	mov	x2, x20
  407768:	bl	402950 <error@plt>
  40776c:	ldr	x1, [x29, #912]
  407770:	mov	w0, #0x1                   	// #1
  407774:	strb	w0, [x1]
  407778:	b	405da0 <__fxstatat@plt+0x2cb0>
  40777c:	bl	403040 <__errno_location@plt>
  407780:	ldr	w22, [x0]
  407784:	cmp	w22, #0x2
  407788:	b.ne	407ccc <__fxstatat@plt+0x4bdc>  // b.any
  40778c:	mov	w26, #0x1                   	// #1
  407790:	mov	w22, #0x11                  	// #17
  407794:	b	405c20 <__fxstatat@plt+0x2b30>
  407798:	ldr	w2, [x25, #16]
  40779c:	mov	x0, x19
  4077a0:	mov	w1, #0xffffffff            	// #-1
  4077a4:	bl	40a108 <__fxstatat@plt+0x7018>
  4077a8:	cbz	w0, 405b4c <__fxstatat@plt+0x2a5c>
  4077ac:	b	405b48 <__fxstatat@plt+0x2a58>
  4077b0:	mov	w6, #0x1                   	// #1
  4077b4:	mov	w22, w6
  4077b8:	b	406960 <__fxstatat@plt+0x3870>
  4077bc:	ldr	x2, [x29, #528]
  4077c0:	mov	x0, x19
  4077c4:	ldr	x1, [x29, #536]
  4077c8:	bl	409958 <__fxstatat@plt+0x6868>
  4077cc:	mov	w0, #0x1                   	// #1
  4077d0:	strb	w0, [x20]
  4077d4:	b	4065c4 <__fxstatat@plt+0x34d4>
  4077d8:	ldr	w0, [x25, #4]
  4077dc:	cmp	w0, #0x2
  4077e0:	b.ne	40637c <__fxstatat@plt+0x328c>  // b.any
  4077e4:	ldr	w0, [x29, #416]
  4077e8:	and	w0, w0, #0xf000
  4077ec:	cmp	w0, #0x8, lsl #12
  4077f0:	b.ne	4075f4 <__fxstatat@plt+0x4504>  // b.any
  4077f4:	b	40637c <__fxstatat@plt+0x328c>
  4077f8:	cmp	w27, #0xa, lsl #12
  4077fc:	b.ne	407c68 <__fxstatat@plt+0x4b78>  // b.any
  407800:	ldr	x1, [x29, #448]
  407804:	mov	x0, x21
  407808:	bl	40a190 <__fxstatat@plt+0x70a0>
  40780c:	mov	x24, x0
  407810:	cbz	x0, 408484 <__fxstatat@plt+0x5394>
  407814:	ldrb	w3, [x25, #22]
  407818:	mov	x2, x19
  40781c:	mov	w4, #0xffffffff            	// #-1
  407820:	mov	w1, #0xffffff9c            	// #-100
  407824:	bl	409ed8 <__fxstatat@plt+0x6de8>
  407828:	mov	w20, w0
  40782c:	cmp	w0, #0x0
  407830:	b.le	407f20 <__fxstatat@plt+0x4e30>
  407834:	ldrb	w0, [x25, #45]
  407838:	eor	w0, w0, #0x1
  40783c:	orr	w0, w26, w0
  407840:	tst	w0, #0xff
  407844:	b.eq	4084b8 <__fxstatat@plt+0x53c8>  // b.none
  407848:	mov	x0, x24
  40784c:	bl	402e00 <free@plt>
  407850:	mov	w2, #0x5                   	// #5
  407854:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407858:	mov	x0, #0x0                   	// #0
  40785c:	add	x1, x1, #0xd00
  407860:	bl	402f90 <dcgettext@plt>
  407864:	mov	x21, x0
  407868:	mov	x1, x19
  40786c:	mov	w0, #0x4                   	// #4
  407870:	bl	40eb78 <__fxstatat@plt+0xba88>
  407874:	mov	x3, x0
  407878:	mov	x2, x21
  40787c:	mov	w1, w20
  407880:	mov	w0, #0x0                   	// #0
  407884:	bl	402950 <error@plt>
  407888:	b	406460 <__fxstatat@plt+0x3370>
  40788c:	mov	w2, #0x5                   	// #5
  407890:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407894:	mov	x0, #0x0                   	// #0
  407898:	add	x1, x1, #0xa68
  40789c:	bl	402f90 <dcgettext@plt>
  4078a0:	mov	x20, x0
  4078a4:	mov	x1, x21
  4078a8:	mov	w0, #0x4                   	// #4
  4078ac:	bl	40eb78 <__fxstatat@plt+0xba88>
  4078b0:	mov	x3, x0
  4078b4:	mov	x2, x20
  4078b8:	mov	w1, #0x0                   	// #0
  4078bc:	mov	w0, #0x0                   	// #0
  4078c0:	str	wzr, [x29, #344]
  4078c4:	bl	402950 <error@plt>
  4078c8:	str	xzr, [x29, #256]
  4078cc:	b	407448 <__fxstatat@plt+0x4358>
  4078d0:	mov	w3, #0xffffffff            	// #-1
  4078d4:	mov	x4, x25
  4078d8:	mov	w1, w3
  4078dc:	mov	x2, x19
  4078e0:	mov	x0, x21
  4078e4:	bl	404d80 <__fxstatat@plt+0x1c90>
  4078e8:	tst	w0, #0xff
  4078ec:	b.ne	4060a8 <__fxstatat@plt+0x2fb8>  // b.any
  4078f0:	ldrb	w0, [x25, #40]
  4078f4:	cbz	w0, 4060a8 <__fxstatat@plt+0x2fb8>
  4078f8:	b	405b48 <__fxstatat@plt+0x2a58>
  4078fc:	mov	w1, #0x1                   	// #1
  407900:	ldrb	w0, [x22, #1]
  407904:	cmp	w0, #0x2e
  407908:	cinc	x0, x22, eq  // eq = none
  40790c:	ldrb	w0, [x0, #1]
  407910:	cmp	w0, #0x2f
  407914:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  407918:	b.eq	406364 <__fxstatat@plt+0x3274>  // b.none
  40791c:	cbz	w1, 4074ec <__fxstatat@plt+0x43fc>
  407920:	b	406a6c <__fxstatat@plt+0x397c>
  407924:	bl	403040 <__errno_location@plt>
  407928:	mov	x3, x0
  40792c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407930:	mov	w2, #0x5                   	// #5
  407934:	add	x1, x1, #0x628
  407938:	mov	x0, #0x0                   	// #0
  40793c:	b	406920 <__fxstatat@plt+0x3830>
  407940:	mov	x2, x21
  407944:	mov	w1, #0x4                   	// #4
  407948:	mov	w0, #0x0                   	// #0
  40794c:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  407950:	mov	x2, x19
  407954:	mov	x22, x0
  407958:	mov	w1, #0x4                   	// #4
  40795c:	mov	w0, #0x1                   	// #1
  407960:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  407964:	mov	x3, x0
  407968:	mov	x2, x22
  40796c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407970:	mov	w0, #0x1                   	// #1
  407974:	add	x1, x1, #0x480
  407978:	bl	402ba0 <__printf_chk@plt>
  40797c:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  407980:	ldr	x0, [x0, #1216]
  407984:	ldp	x1, x2, [x0, #40]
  407988:	cmp	x1, x2
  40798c:	b.cs	4084a0 <__fxstatat@plt+0x53b0>  // b.hs, b.nlast
  407990:	add	x2, x1, #0x1
  407994:	str	x2, [x0, #40]
  407998:	mov	w0, #0xa                   	// #10
  40799c:	strb	w0, [x1]
  4079a0:	b	406608 <__fxstatat@plt+0x3518>
  4079a4:	add	x2, x29, #0x310
  4079a8:	mov	x1, x22
  4079ac:	bl	403060 <__xstat@plt>
  4079b0:	cbnz	w0, 405f10 <__fxstatat@plt+0x2e20>
  4079b4:	ldr	x1, [x29, #664]
  4079b8:	ldr	x0, [x29, #792]
  4079bc:	cmp	x1, x0
  4079c0:	b.eq	407f6c <__fxstatat@plt+0x4e7c>  // b.none
  4079c4:	mov	x0, x22
  4079c8:	bl	402e00 <free@plt>
  4079cc:	mov	w2, #0x5                   	// #5
  4079d0:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4079d4:	mov	x0, #0x0                   	// #0
  4079d8:	add	x1, x1, #0xca8
  4079dc:	bl	402f90 <dcgettext@plt>
  4079e0:	mov	x20, x0
  4079e4:	mov	x2, x19
  4079e8:	mov	w1, #0x3                   	// #3
  4079ec:	mov	w0, #0x0                   	// #0
  4079f0:	bl	40f4f8 <__fxstatat@plt+0xc408>
  4079f4:	b	40640c <__fxstatat@plt+0x331c>
  4079f8:	mov	w24, #0x5f                  	// #95
  4079fc:	str	w24, [x0]
  407a00:	mov	w2, #0x5                   	// #5
  407a04:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407a08:	mov	x0, #0x0                   	// #0
  407a0c:	add	x1, x1, #0x5f8
  407a10:	bl	402f90 <dcgettext@plt>
  407a14:	mov	x22, x0
  407a18:	mov	x2, x19
  407a1c:	mov	w1, #0x4                   	// #4
  407a20:	mov	w0, #0x0                   	// #0
  407a24:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  407a28:	mov	x2, x22
  407a2c:	mov	x3, x0
  407a30:	mov	w1, w24
  407a34:	mov	w0, #0x0                   	// #0
  407a38:	bl	402950 <error@plt>
  407a3c:	ldrb	w26, [x25, #38]
  407a40:	mov	w22, w27
  407a44:	cbz	w26, 405f88 <__fxstatat@plt+0x2e98>
  407a48:	b	406460 <__fxstatat@plt+0x3370>
  407a4c:	mov	w1, #0x0                   	// #0
  407a50:	b	407900 <__fxstatat@plt+0x4810>
  407a54:	ldrb	w22, [x25, #35]
  407a58:	str	w22, [x29, #280]
  407a5c:	bl	403040 <__errno_location@plt>
  407a60:	cbz	w22, 407c18 <__fxstatat@plt+0x4b28>
  407a64:	ldrb	w1, [x25, #38]
  407a68:	str	w1, [x29, #292]
  407a6c:	cbnz	w1, 407c18 <__fxstatat@plt+0x4b28>
  407a70:	mov	w1, #0x5f                  	// #95
  407a74:	str	w1, [x0]
  407a78:	str	wzr, [x29, #312]
  407a7c:	b	406608 <__fxstatat@plt+0x3518>
  407a80:	bl	403040 <__errno_location@plt>
  407a84:	mov	x3, x0
  407a88:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407a8c:	add	x1, x1, #0xa38
  407a90:	mov	w2, #0x5                   	// #5
  407a94:	mov	x0, #0x0                   	// #0
  407a98:	ldr	w22, [x3]
  407a9c:	bl	402f90 <dcgettext@plt>
  407aa0:	mov	x1, x21
  407aa4:	mov	x20, x0
  407aa8:	mov	w0, #0x4                   	// #4
  407aac:	bl	40eb78 <__fxstatat@plt+0xba88>
  407ab0:	mov	x2, x20
  407ab4:	mov	x3, x0
  407ab8:	mov	w1, w22
  407abc:	mov	w0, #0x0                   	// #0
  407ac0:	bl	402950 <error@plt>
  407ac4:	b	406460 <__fxstatat@plt+0x3370>
  407ac8:	mov	x1, x19
  407acc:	mov	x0, x21
  407ad0:	str	w7, [x29, #328]
  407ad4:	bl	410230 <__fxstatat@plt+0xd140>
  407ad8:	and	w22, w0, #0xff
  407adc:	ldr	w7, [x29, #328]
  407ae0:	eor	w22, w22, #0x1
  407ae4:	mov	w4, #0x0                   	// #0
  407ae8:	cbz	w22, 4069b0 <__fxstatat@plt+0x38c0>
  407aec:	b	405aa0 <__fxstatat@plt+0x29b0>
  407af0:	ldr	w0, [x29, #312]
  407af4:	mov	x2, #0x0                   	// #0
  407af8:	bic	w22, w28, w0
  407afc:	mov	x0, x19
  407b00:	mov	w1, w22
  407b04:	bl	416408 <__fxstatat@plt+0x13318>
  407b08:	cbz	w0, 405f40 <__fxstatat@plt+0x2e50>
  407b0c:	and	w1, w22, #0xffffefff
  407b10:	mov	x0, x19
  407b14:	bl	402a70 <mkfifo@plt>
  407b18:	cbz	w0, 405f40 <__fxstatat@plt+0x2e50>
  407b1c:	bl	403040 <__errno_location@plt>
  407b20:	mov	x3, x0
  407b24:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407b28:	mov	w2, #0x5                   	// #5
  407b2c:	add	x1, x1, #0xbd8
  407b30:	mov	x0, #0x0                   	// #0
  407b34:	b	406920 <__fxstatat@plt+0x3830>
  407b38:	adrp	x21, 42f000 <__fxstatat@plt+0x2bf10>
  407b3c:	add	x21, x21, #0x420
  407b40:	and	w0, w28, #0x7000
  407b44:	mov	w22, #0x1ff                 	// #511
  407b48:	cmp	w0, #0x4, lsl #12
  407b4c:	mov	w0, #0x1b6                 	// #438
  407b50:	ldr	w20, [x21, #8]
  407b54:	csel	w22, w22, w0, eq  // eq = none
  407b58:	cmn	w20, #0x1
  407b5c:	b.eq	408204 <__fxstatat@plt+0x5114>  // b.none
  407b60:	bic	w2, w22, w20
  407b64:	mov	x0, x19
  407b68:	mov	w1, #0xffffffff            	// #-1
  407b6c:	bl	40a108 <__fxstatat@plt+0x7018>
  407b70:	cbz	w0, 405b4c <__fxstatat@plt+0x2a5c>
  407b74:	b	405b48 <__fxstatat@plt+0x2a58>
  407b78:	adrp	x22, 42f000 <__fxstatat@plt+0x2bf10>
  407b7c:	add	x22, x22, #0x420
  407b80:	ldr	w20, [x22, #8]
  407b84:	cmn	w20, #0x1
  407b88:	b.eq	4081ec <__fxstatat@plt+0x50fc>  // b.none
  407b8c:	ldr	w0, [x29, #312]
  407b90:	bics	w0, w0, w20
  407b94:	str	w0, [x29, #312]
  407b98:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  407b9c:	b.eq	4060d8 <__fxstatat@plt+0x2fe8>  // b.none
  407ba0:	cbnz	w24, 4082f0 <__fxstatat@plt+0x5200>
  407ba4:	ldr	w0, [x29, #544]
  407ba8:	ldr	w1, [x29, #312]
  407bac:	str	w0, [x29, #152]
  407bb0:	bics	wzr, w1, w0
  407bb4:	b.ne	4060e0 <__fxstatat@plt+0x2ff0>  // b.any
  407bb8:	b	405b4c <__fxstatat@plt+0x2a5c>
  407bbc:	mov	w2, #0x5                   	// #5
  407bc0:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407bc4:	mov	x0, #0x0                   	// #0
  407bc8:	add	x1, x1, #0x898
  407bcc:	bl	402f90 <dcgettext@plt>
  407bd0:	mov	x19, x0
  407bd4:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  407bd8:	mov	w0, #0x4                   	// #4
  407bdc:	ldr	x1, [x1, #1280]
  407be0:	bl	40eb78 <__fxstatat@plt+0xba88>
  407be4:	mov	x3, x0
  407be8:	mov	w1, #0x0                   	// #0
  407bec:	mov	w0, #0x0                   	// #0
  407bf0:	mov	x2, x19
  407bf4:	bl	402950 <error@plt>
  407bf8:	ldr	x1, [x29, #920]
  407bfc:	ldrb	w0, [x25, #24]
  407c00:	cmp	x1, #0x0
  407c04:	cset	w1, ne  // ne = any
  407c08:	tst	w1, w0
  407c0c:	b.ne	406858 <__fxstatat@plt+0x3768>  // b.any
  407c10:	mov	w26, #0x1                   	// #1
  407c14:	b	405b4c <__fxstatat@plt+0x2a5c>
  407c18:	mov	w24, #0x5f                  	// #95
  407c1c:	str	w24, [x0]
  407c20:	mov	w2, #0x5                   	// #5
  407c24:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407c28:	mov	x0, #0x0                   	// #0
  407c2c:	add	x1, x1, #0x5f8
  407c30:	bl	402f90 <dcgettext@plt>
  407c34:	mov	x22, x0
  407c38:	mov	x2, x19
  407c3c:	mov	w1, #0x4                   	// #4
  407c40:	mov	w0, #0x0                   	// #0
  407c44:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  407c48:	mov	x2, x22
  407c4c:	mov	x3, x0
  407c50:	mov	w1, w24
  407c54:	mov	w0, #0x0                   	// #0
  407c58:	bl	402950 <error@plt>
  407c5c:	ldrb	w0, [x25, #38]
  407c60:	cbz	w0, 407638 <__fxstatat@plt+0x4548>
  407c64:	b	406460 <__fxstatat@plt+0x3370>
  407c68:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407c6c:	mov	w2, #0x5                   	// #5
  407c70:	add	x1, x1, #0xc30
  407c74:	mov	x0, #0x0                   	// #0
  407c78:	b	4063f8 <__fxstatat@plt+0x3308>
  407c7c:	bl	403040 <__errno_location@plt>
  407c80:	mov	x3, x0
  407c84:	mov	w2, #0x5                   	// #5
  407c88:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407c8c:	mov	x0, #0x0                   	// #0
  407c90:	add	x1, x1, #0xbc0
  407c94:	ldr	w22, [x3]
  407c98:	bl	402f90 <dcgettext@plt>
  407c9c:	mov	x1, x21
  407ca0:	mov	x20, x0
  407ca4:	mov	w0, #0x4                   	// #4
  407ca8:	bl	40eb78 <__fxstatat@plt+0xba88>
  407cac:	mov	x2, x20
  407cb0:	mov	x3, x0
  407cb4:	mov	w1, w22
  407cb8:	mov	w0, #0x0                   	// #0
  407cbc:	bl	402950 <error@plt>
  407cc0:	ldr	x0, [x29, #256]
  407cc4:	bl	402e00 <free@plt>
  407cc8:	b	406460 <__fxstatat@plt+0x3370>
  407ccc:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407cd0:	add	x1, x1, #0x818
  407cd4:	mov	w2, #0x5                   	// #5
  407cd8:	mov	x0, #0x0                   	// #0
  407cdc:	bl	402f90 <dcgettext@plt>
  407ce0:	mov	x20, x0
  407ce4:	mov	x1, x19
  407ce8:	mov	w0, #0x4                   	// #4
  407cec:	bl	40eb78 <__fxstatat@plt+0xba88>
  407cf0:	mov	x3, x0
  407cf4:	mov	x2, x20
  407cf8:	mov	w1, w22
  407cfc:	mov	w0, #0x0                   	// #0
  407d00:	bl	402950 <error@plt>
  407d04:	b	405b4c <__fxstatat@plt+0x2a5c>
  407d08:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407d0c:	mov	w2, #0x5                   	// #5
  407d10:	add	x1, x1, #0x7e0
  407d14:	mov	x0, #0x0                   	// #0
  407d18:	bl	402f90 <dcgettext@plt>
  407d1c:	mov	x20, x0
  407d20:	b	406d4c <__fxstatat@plt+0x3c5c>
  407d24:	ldr	x0, [x25, #64]
  407d28:	str	x0, [x29, #328]
  407d2c:	mov	w26, w23
  407d30:	mov	w22, #0x11                  	// #17
  407d34:	cbz	x0, 405cd8 <__fxstatat@plt+0x2be8>
  407d38:	mov	w22, #0x11                  	// #17
  407d3c:	str	xzr, [x29, #328]
  407d40:	b	405c2c <__fxstatat@plt+0x2b3c>
  407d44:	mov	w2, #0x5                   	// #5
  407d48:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407d4c:	mov	x0, #0x0                   	// #0
  407d50:	add	x1, x1, #0xa8
  407d54:	bl	402f90 <dcgettext@plt>
  407d58:	mov	x22, x0
  407d5c:	mov	x1, x19
  407d60:	mov	w0, #0x4                   	// #4
  407d64:	bl	40eb78 <__fxstatat@plt+0xba88>
  407d68:	mov	x2, x0
  407d6c:	mov	x1, x22
  407d70:	mov	w0, #0x1                   	// #1
  407d74:	mov	w22, #0x11                  	// #17
  407d78:	bl	402ba0 <__printf_chk@plt>
  407d7c:	str	xzr, [x29, #328]
  407d80:	b	405c20 <__fxstatat@plt+0x2b30>
  407d84:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407d88:	mov	w2, #0x5                   	// #5
  407d8c:	add	x1, x1, #0x708
  407d90:	b	4076e8 <__fxstatat@plt+0x45f8>
  407d94:	bl	403040 <__errno_location@plt>
  407d98:	mov	x3, x0
  407d9c:	mov	w2, #0x5                   	// #5
  407da0:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407da4:	mov	x0, #0x0                   	// #0
  407da8:	add	x1, x1, #0xa58
  407dac:	ldr	w22, [x3]
  407db0:	bl	402f90 <dcgettext@plt>
  407db4:	mov	x1, x21
  407db8:	mov	x20, x0
  407dbc:	mov	w0, #0x4                   	// #4
  407dc0:	str	xzr, [x29, #256]
  407dc4:	str	wzr, [x29, #344]
  407dc8:	bl	40eb78 <__fxstatat@plt+0xba88>
  407dcc:	mov	x2, x20
  407dd0:	mov	x3, x0
  407dd4:	mov	w1, w22
  407dd8:	mov	w0, #0x0                   	// #0
  407ddc:	bl	402950 <error@plt>
  407de0:	b	407448 <__fxstatat@plt+0x4358>
  407de4:	mov	x1, x19
  407de8:	mov	x0, x21
  407dec:	str	w7, [x29, #320]
  407df0:	str	x2, [x29, #328]
  407df4:	bl	410230 <__fxstatat@plt+0xd140>
  407df8:	ldr	w7, [x29, #320]
  407dfc:	ands	w4, w0, #0xff
  407e00:	ldr	x2, [x29, #328]
  407e04:	b.eq	40821c <__fxstatat@plt+0x512c>  // b.none
  407e08:	ldr	w0, [x2, #16]
  407e0c:	and	w0, w0, #0xf000
  407e10:	cmp	w0, #0xa, lsl #12
  407e14:	b.ne	4070f4 <__fxstatat@plt+0x4004>  // b.any
  407e18:	ldrb	w5, [x25, #24]
  407e1c:	b	407108 <__fxstatat@plt+0x4018>
  407e20:	bl	403040 <__errno_location@plt>
  407e24:	mov	x3, x0
  407e28:	mov	w2, #0x5                   	// #5
  407e2c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407e30:	mov	x0, #0x0                   	// #0
  407e34:	add	x1, x1, #0x9f8
  407e38:	ldr	w22, [x3]
  407e3c:	bl	402f90 <dcgettext@plt>
  407e40:	mov	x1, x21
  407e44:	mov	x20, x0
  407e48:	mov	w0, #0x4                   	// #4
  407e4c:	bl	40eb78 <__fxstatat@plt+0xba88>
  407e50:	mov	x2, x20
  407e54:	mov	x3, x0
  407e58:	mov	w1, w22
  407e5c:	mov	w27, #0x0                   	// #0
  407e60:	mov	w0, #0x0                   	// #0
  407e64:	bl	402950 <error@plt>
  407e68:	b	406794 <__fxstatat@plt+0x36a4>
  407e6c:	bl	403040 <__errno_location@plt>
  407e70:	mov	x3, x0
  407e74:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407e78:	mov	w2, #0x5                   	// #5
  407e7c:	add	x1, x1, #0x9c0
  407e80:	mov	x0, #0x0                   	// #0
  407e84:	b	406920 <__fxstatat@plt+0x3830>
  407e88:	and	w22, w28, #0xf000
  407e8c:	cbz	w4, 406304 <__fxstatat@plt+0x3214>
  407e90:	mov	w26, #0x1                   	// #1
  407e94:	b	405b4c <__fxstatat@plt+0x2a5c>
  407e98:	ldr	w0, [x22, #20]
  407e9c:	cmp	w0, #0x1
  407ea0:	b.ls	40711c <__fxstatat@plt+0x402c>  // b.plast
  407ea4:	mov	x0, x21
  407ea8:	str	w7, [x29, #320]
  407eac:	str	x2, [x29, #328]
  407eb0:	bl	402d40 <canonicalize_file_name@plt>
  407eb4:	ldr	w7, [x29, #320]
  407eb8:	ldr	x2, [x29, #328]
  407ebc:	cbz	x0, 40711c <__fxstatat@plt+0x402c>
  407ec0:	mov	x1, x19
  407ec4:	str	w7, [x29, #312]
  407ec8:	str	x0, [x29, #320]
  407ecc:	bl	410230 <__fxstatat@plt+0xd140>
  407ed0:	ldr	x3, [x29, #320]
  407ed4:	mov	w4, #0x0                   	// #0
  407ed8:	and	w22, w0, #0xff
  407edc:	str	w4, [x29, #328]
  407ee0:	mov	x0, x3
  407ee4:	eor	w22, w22, #0x1
  407ee8:	bl	402e00 <free@plt>
  407eec:	ldr	w7, [x29, #312]
  407ef0:	ldr	w4, [x29, #328]
  407ef4:	cbz	w22, 4069b0 <__fxstatat@plt+0x38c0>
  407ef8:	b	405aa0 <__fxstatat@plt+0x29b0>
  407efc:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  407f00:	mov	w2, #0x5                   	// #5
  407f04:	add	x1, x1, #0xb8
  407f08:	mov	x0, #0x0                   	// #0
  407f0c:	b	407cdc <__fxstatat@plt+0x4bec>
  407f10:	mov	w0, #0x1                   	// #1
  407f14:	mov	w22, #0x0                   	// #0
  407f18:	mov	w27, w0
  407f1c:	b	406788 <__fxstatat@plt+0x3698>
  407f20:	mov	x0, x24
  407f24:	bl	402e00 <free@plt>
  407f28:	ldrb	w0, [x25, #37]
  407f2c:	cbnz	w0, 405da8 <__fxstatat@plt+0x2cb8>
  407f30:	ldrb	w0, [x25, #29]
  407f34:	mov	w20, #0x1                   	// #1
  407f38:	str	w0, [x29, #344]
  407f3c:	cbz	w0, 405f40 <__fxstatat@plt+0x2e50>
  407f40:	ldr	w1, [x29, #424]
  407f44:	mov	x0, x19
  407f48:	ldr	w2, [x29, #428]
  407f4c:	bl	402dd0 <lchown@plt>
  407f50:	cbz	w0, 40854c <__fxstatat@plt+0x545c>
  407f54:	mov	x0, x25
  407f58:	bl	4058d8 <__fxstatat@plt+0x27e8>
  407f5c:	ands	w20, w0, #0xff
  407f60:	b.eq	408510 <__fxstatat@plt+0x5420>  // b.none
  407f64:	str	wzr, [x29, #344]
  407f68:	b	405f40 <__fxstatat@plt+0x2e50>
  407f6c:	ldr	x1, [x29, #656]
  407f70:	ldr	x0, [x29, #784]
  407f74:	cmp	x1, x0
  407f78:	b.ne	4079c4 <__fxstatat@plt+0x48d4>  // b.any
  407f7c:	b	405f10 <__fxstatat@plt+0x2e20>
  407f80:	ldr	w0, [x29, #304]
  407f84:	tbnz	w0, #31, 407384 <__fxstatat@plt+0x4294>
  407f88:	ldr	w0, [x29, #128]
  407f8c:	str	w0, [x29, #108]
  407f90:	str	wzr, [x29, #148]
  407f94:	ldr	w1, [x29, #304]
  407f98:	add	x0, x29, #0x310
  407f9c:	mov	x2, x0
  407fa0:	str	x0, [x29, #296]
  407fa4:	mov	w0, #0x0                   	// #0
  407fa8:	bl	402f80 <__fxstat@plt>
  407fac:	cbnz	w0, 4085cc <__fxstatat@plt+0x54dc>
  407fb0:	cbz	w24, 408320 <__fxstatat@plt+0x5230>
  407fb4:	ldr	w0, [x25, #56]
  407fb8:	cbnz	w0, 40878c <__fxstatat@plt+0x569c>
  407fbc:	bl	402c50 <getpagesize@plt>
  407fc0:	sxtw	x20, w0
  407fc4:	ldr	w4, [x29, #840]
  407fc8:	mov	w5, #0x20000               	// #131072
  407fcc:	mov	w1, #0x200                 	// #512
  407fd0:	mov	w3, #0x2                   	// #2
  407fd4:	cmp	w4, w5
  407fd8:	mov	x2, #0x0                   	// #0
  407fdc:	csel	w0, w4, w5, ge  // ge = tcont
  407fe0:	cmp	w4, #0x0
  407fe4:	csel	w4, w4, w1, gt
  407fe8:	mov	x1, #0x0                   	// #0
  407fec:	sxtw	x0, w0
  407ff0:	str	x0, [x29, #272]
  407ff4:	sxtw	x0, w4
  407ff8:	str	x0, [x29, #136]
  407ffc:	ldr	w0, [x29, #292]
  408000:	bl	40aee0 <__fxstatat@plt+0x7df0>
  408004:	ldr	w0, [x29, #672]
  408008:	sub	x1, x20, #0x1
  40800c:	str	x1, [x29, #344]
  408010:	mov	w5, #0x20000               	// #131072
  408014:	and	w3, w0, #0xf000
  408018:	cmp	w3, #0x8, lsl #12
  40801c:	b.eq	408718 <__fxstatat@plt+0x5628>  // b.none
  408020:	ldr	w0, [x29, #800]
  408024:	and	w0, w0, #0xf000
  408028:	cmp	w0, #0x8, lsl #12
  40802c:	b.eq	409160 <__fxstatat@plt+0x6070>  // b.none
  408030:	ldr	w0, [x29, #712]
  408034:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  408038:	sub	x4, x1, x20
  40803c:	str	x4, [x29, #336]
  408040:	ldr	x1, [x29, #272]
  408044:	cmp	w0, #0x20, lsl #12
  408048:	csel	w0, w0, w5, ge  // ge = tcont
  40804c:	mov	x2, x4
  408050:	str	wzr, [x29, #344]
  408054:	sxtw	x0, w0
  408058:	bl	40aa58 <__fxstatat@plt+0x7968>
  40805c:	ldr	x4, [x29, #336]
  408060:	ldr	x1, [x29, #272]
  408064:	add	x1, x1, x0
  408068:	sub	x1, x1, #0x1
  40806c:	udiv	x2, x1, x0
  408070:	msub	x2, x2, x0, x1
  408074:	subs	x1, x1, x2
  408078:	ccmp	x1, x4, #0x2, ne  // ne = any
  40807c:	csel	x0, x1, x0, ls  // ls = plast
  408080:	str	x0, [x29, #272]
  408084:	add	x0, x20, x0
  408088:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40808c:	str	x0, [x29, #256]
  408090:	sub	x1, x20, #0x1
  408094:	add	x1, x0, x1
  408098:	udiv	x0, x1, x20
  40809c:	msub	x20, x0, x20, x1
  4080a0:	sub	x0, x1, x20
  4080a4:	str	x0, [x29, #224]
  4080a8:	ldr	w0, [x29, #344]
  4080ac:	cbnz	w0, 408acc <__fxstatat@plt+0x59dc>
  4080b0:	str	xzr, [x29, #136]
  4080b4:	ldr	w0, [x25, #12]
  4080b8:	mov	w2, #0x0                   	// #0
  4080bc:	ldr	x1, [x29, #272]
  4080c0:	cmp	w0, #0x3
  4080c4:	cset	w0, eq  // eq = none
  4080c8:	str	w0, [x29, #200]
  4080cc:	ldr	x0, [x29, #136]
  4080d0:	mov	x24, #0x0                   	// #0
  4080d4:	str	w23, [x29, #216]
  4080d8:	mov	w23, w2
  4080dc:	cmp	x0, #0x0
  4080e0:	str	x19, [x29, #336]
  4080e4:	mov	x19, x24
  4080e8:	csel	x0, x1, x0, eq  // eq = none
  4080ec:	mov	x20, #0xffffffffffffffff    	// #-1
  4080f0:	str	x0, [x29, #192]
  4080f4:	str	xzr, [x29, #208]
  4080f8:	str	x25, [x29, #232]
  4080fc:	str	w26, [x29, #240]
  408100:	str	x21, [x29, #248]
  408104:	str	w28, [x29, #280]
  408108:	str	w27, [x29, #344]
  40810c:	ldr	x0, [x29, #272]
  408110:	ldr	x1, [x29, #224]
  408114:	cmp	x0, x20
  408118:	csel	x2, x0, x20, ls  // ls = plast
  40811c:	ldr	w0, [x29, #292]
  408120:	bl	402f50 <read@plt>
  408124:	mov	x27, x0
  408128:	cmp	x0, #0x0
  40812c:	b.ge	408820 <__fxstatat@plt+0x5730>  // b.tcont
  408130:	ldr	x0, [x29, #264]
  408134:	ldr	w22, [x0]
  408138:	cmp	w22, #0x4
  40813c:	b.eq	40810c <__fxstatat@plt+0x501c>  // b.none
  408140:	ldr	x21, [x29, #248]
  408144:	mov	w2, #0x5                   	// #5
  408148:	ldr	w23, [x29, #216]
  40814c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  408150:	ldr	w26, [x29, #240]
  408154:	add	x1, x1, #0xb28
  408158:	ldr	w28, [x29, #280]
  40815c:	mov	x0, #0x0                   	// #0
  408160:	ldr	w27, [x29, #344]
  408164:	ldr	x25, [x29, #232]
  408168:	ldr	x19, [x29, #336]
  40816c:	bl	402f90 <dcgettext@plt>
  408170:	mov	x1, x21
  408174:	mov	x20, x0
  408178:	mov	w0, #0x4                   	// #4
  40817c:	bl	40eb78 <__fxstatat@plt+0xba88>
  408180:	mov	x2, x20
  408184:	mov	x3, x0
  408188:	mov	w1, w22
  40818c:	mov	w0, #0x0                   	// #0
  408190:	str	wzr, [x29, #344]
  408194:	bl	402950 <error@plt>
  408198:	ldr	w0, [x29, #304]
  40819c:	bl	402c90 <close@plt>
  4081a0:	tbz	w0, #31, 407448 <__fxstatat@plt+0x4358>
  4081a4:	ldr	x0, [x29, #264]
  4081a8:	mov	w2, #0x5                   	// #5
  4081ac:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4081b0:	add	x1, x1, #0xbc0
  4081b4:	ldr	w22, [x0]
  4081b8:	mov	x0, #0x0                   	// #0
  4081bc:	bl	402f90 <dcgettext@plt>
  4081c0:	mov	x20, x0
  4081c4:	mov	x1, x19
  4081c8:	mov	w0, #0x4                   	// #4
  4081cc:	bl	40eb78 <__fxstatat@plt+0xba88>
  4081d0:	mov	x3, x0
  4081d4:	mov	x2, x20
  4081d8:	mov	w1, w22
  4081dc:	mov	w0, #0x0                   	// #0
  4081e0:	str	wzr, [x29, #344]
  4081e4:	bl	402950 <error@plt>
  4081e8:	b	407448 <__fxstatat@plt+0x4358>
  4081ec:	mov	w0, #0x0                   	// #0
  4081f0:	bl	403000 <umask@plt>
  4081f4:	mov	w20, w0
  4081f8:	str	w0, [x22, #8]
  4081fc:	bl	403000 <umask@plt>
  408200:	b	407b8c <__fxstatat@plt+0x4a9c>
  408204:	mov	w0, #0x0                   	// #0
  408208:	bl	403000 <umask@plt>
  40820c:	mov	w20, w0
  408210:	str	w0, [x21, #8]
  408214:	bl	403000 <umask@plt>
  408218:	b	407b60 <__fxstatat@plt+0x4a70>
  40821c:	ldrb	w22, [x25, #24]
  408220:	eor	w22, w22, #0x1
  408224:	cbz	w22, 4069b0 <__fxstatat@plt+0x38c0>
  408228:	b	405aa0 <__fxstatat@plt+0x29b0>
  40822c:	add	x2, x29, #0x310
  408230:	mov	x1, x19
  408234:	mov	w0, #0x0                   	// #0
  408238:	bl	402f40 <__lxstat@plt>
  40823c:	cbnz	w0, 408818 <__fxstatat@plt+0x5728>
  408240:	ldr	w0, [x29, #800]
  408244:	and	w0, w0, #0xf000
  408248:	cmp	w0, #0xa, lsl #12
  40824c:	b.ne	408818 <__fxstatat@plt+0x5728>  // b.any
  408250:	ldrb	w0, [x25, #48]
  408254:	str	w0, [x29, #344]
  408258:	cbz	w0, 409674 <__fxstatat@plt+0x6584>
  40825c:	ldr	w2, [x29, #108]
  408260:	mov	w1, #0x41                  	// #65
  408264:	mov	x0, x19
  408268:	bl	40af20 <__fxstatat@plt+0x7e30>
  40826c:	lsr	w22, w0, #31
  408270:	ldr	x1, [x29, #264]
  408274:	str	w0, [x29, #304]
  408278:	ldr	w4, [x1]
  40827c:	cmp	w4, #0x15
  408280:	csel	w26, w22, wzr, eq  // eq = none
  408284:	cbz	w26, 4086c4 <__fxstatat@plt+0x55d4>
  408288:	ldrb	w0, [x19]
  40828c:	cbz	w0, 408638 <__fxstatat@plt+0x5548>
  408290:	mov	x0, x19
  408294:	bl	402920 <strlen@plt>
  408298:	add	x0, x19, x0
  40829c:	ldurb	w0, [x0, #-1]
  4082a0:	cmp	w0, #0x2f
  4082a4:	cset	w0, ne  // ne = any
  4082a8:	add	w4, w0, #0x14
  4082ac:	b	4073fc <__fxstatat@plt+0x430c>
  4082b0:	add	x2, x29, #0x290
  4082b4:	mov	x1, x19
  4082b8:	mov	w0, #0x0                   	// #0
  4082bc:	str	w7, [x29, #328]
  4082c0:	bl	403060 <__xstat@plt>
  4082c4:	ldr	w7, [x29, #328]
  4082c8:	cbz	w0, 4071ec <__fxstatat@plt+0x40fc>
  4082cc:	b	405a9c <__fxstatat@plt+0x29ac>
  4082d0:	add	x2, x29, #0x310
  4082d4:	mov	x1, x21
  4082d8:	mov	w0, #0x0                   	// #0
  4082dc:	str	w7, [x29, #328]
  4082e0:	bl	403060 <__xstat@plt>
  4082e4:	ldr	w7, [x29, #328]
  4082e8:	cbz	w0, 407194 <__fxstatat@plt+0x40a4>
  4082ec:	b	405a9c <__fxstatat@plt+0x29ac>
  4082f0:	add	x2, x29, #0x210
  4082f4:	mov	x1, x19
  4082f8:	mov	w0, #0x0                   	// #0
  4082fc:	bl	402f40 <__lxstat@plt>
  408300:	cbz	w0, 407ba4 <__fxstatat@plt+0x4ab4>
  408304:	bl	403040 <__errno_location@plt>
  408308:	mov	x3, x0
  40830c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  408310:	mov	w2, #0x5                   	// #5
  408314:	add	x1, x1, #0x628
  408318:	mov	x0, #0x0                   	// #0
  40831c:	b	407088 <__fxstatat@plt+0x3f98>
  408320:	str	xzr, [x29, #256]
  408324:	ldrb	w0, [x25, #31]
  408328:	cbnz	w0, 408558 <__fxstatat@plt+0x5468>
  40832c:	ldrb	w0, [x25, #29]
  408330:	cbz	w0, 40837c <__fxstatat@plt+0x528c>
  408334:	ldr	x1, [x29, #424]
  408338:	ldr	x0, [x29, #808]
  40833c:	cmp	x1, x0
  408340:	b.eq	40837c <__fxstatat@plt+0x528c>  // b.none
  408344:	ldr	w2, [x29, #304]
  408348:	mov	w4, w26
  40834c:	ldr	x0, [x29, #296]
  408350:	add	x3, x29, #0x190
  408354:	mov	x1, x19
  408358:	add	x5, x0, #0x10
  40835c:	mov	x0, x25
  408360:	bl	405498 <__fxstatat@plt+0x23a8>
  408364:	cmn	w0, #0x1
  408368:	b.eq	4085c4 <__fxstatat@plt+0x54d4>  // b.none
  40836c:	cbnz	w0, 40837c <__fxstatat@plt+0x528c>
  408370:	ldr	w0, [x29, #288]
  408374:	and	w0, w0, #0xfffff1ff
  408378:	str	w0, [x29, #288]
  40837c:	ldrb	w0, [x25, #39]
  408380:	cbz	w0, 4084ac <__fxstatat@plt+0x53bc>
  408384:	ldr	w0, [x29, #800]
  408388:	tbz	w0, #7, 4092dc <__fxstatat@plt+0x61ec>
  40838c:	ldr	w1, [x29, #292]
  408390:	mov	x4, x25
  408394:	ldr	w3, [x29, #304]
  408398:	mov	x2, x19
  40839c:	mov	x0, x21
  4083a0:	bl	404d80 <__fxstatat@plt+0x1c90>
  4083a4:	ands	w20, w0, #0xff
  4083a8:	b.ne	4084ac <__fxstatat@plt+0x53bc>  // b.any
  4083ac:	ldrb	w0, [x25, #40]
  4083b0:	eor	w0, w0, #0x1
  4083b4:	str	w0, [x29, #344]
  4083b8:	cbz	w20, 4083c8 <__fxstatat@plt+0x52d8>
  4083bc:	ldr	w1, [x29, #108]
  4083c0:	ldr	w0, [x29, #304]
  4083c4:	bl	402c00 <fchmod@plt>
  4083c8:	ldr	x0, [x25, #24]
  4083cc:	and	x0, x0, #0xffffffffffffff
  4083d0:	and	x0, x0, #0xffff0000000000ff
  4083d4:	cbnz	x0, 4086f8 <__fxstatat@plt+0x5608>
  4083d8:	ldrb	w0, [x25, #43]
  4083dc:	cbnz	w0, 4086d4 <__fxstatat@plt+0x55e4>
  4083e0:	ldrb	w20, [x25, #32]
  4083e4:	and	w20, w26, w20
  4083e8:	ands	w20, w20, #0xff
  4083ec:	b.ne	409298 <__fxstatat@plt+0x61a8>  // b.any
  4083f0:	ldr	w0, [x29, #148]
  4083f4:	cbz	w0, 408198 <__fxstatat@plt+0x50a8>
  4083f8:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  4083fc:	add	x22, x0, #0x420
  408400:	ldr	w0, [x22, #8]
  408404:	cmn	w0, #0x1
  408408:	b.eq	409344 <__fxstatat@plt+0x6254>  // b.none
  40840c:	ldr	w0, [x22, #8]
  408410:	ldr	w1, [x29, #148]
  408414:	bics	wzr, w1, w0
  408418:	b.eq	408198 <__fxstatat@plt+0x50a8>  // b.none
  40841c:	ldr	w1, [x29, #128]
  408420:	ldr	w0, [x29, #304]
  408424:	bl	402c00 <fchmod@plt>
  408428:	cbz	w0, 408198 <__fxstatat@plt+0x50a8>
  40842c:	ldr	x0, [x29, #264]
  408430:	mov	w2, #0x5                   	// #5
  408434:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  408438:	add	x1, x1, #0xba0
  40843c:	ldr	w22, [x0]
  408440:	mov	x0, #0x0                   	// #0
  408444:	bl	402f90 <dcgettext@plt>
  408448:	mov	x20, x0
  40844c:	mov	x1, x19
  408450:	mov	w0, #0x4                   	// #4
  408454:	bl	40eb78 <__fxstatat@plt+0xba88>
  408458:	mov	x3, x0
  40845c:	mov	x2, x20
  408460:	mov	w1, w22
  408464:	mov	w0, #0x0                   	// #0
  408468:	bl	402950 <error@plt>
  40846c:	ldrb	w0, [x25, #36]
  408470:	cmp	w0, #0x0
  408474:	ldr	w0, [x29, #344]
  408478:	csel	w0, w0, wzr, eq  // eq = none
  40847c:	str	w0, [x29, #344]
  408480:	b	408198 <__fxstatat@plt+0x50a8>
  408484:	bl	403040 <__errno_location@plt>
  408488:	mov	x3, x0
  40848c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  408490:	mov	w2, #0x5                   	// #5
  408494:	add	x1, x1, #0xc10
  408498:	mov	x0, #0x0                   	// #0
  40849c:	b	407a98 <__fxstatat@plt+0x49a8>
  4084a0:	mov	w1, #0xa                   	// #10
  4084a4:	bl	402d10 <__overflow@plt>
  4084a8:	b	406608 <__fxstatat@plt+0x3518>
  4084ac:	mov	w0, #0x1                   	// #1
  4084b0:	str	w0, [x29, #344]
  4084b4:	b	4083c8 <__fxstatat@plt+0x52d8>
  4084b8:	ldr	w0, [x29, #544]
  4084bc:	and	w0, w0, #0xf000
  4084c0:	cmp	w0, #0xa, lsl #12
  4084c4:	b.ne	407848 <__fxstatat@plt+0x4758>  // b.any
  4084c8:	mov	x0, x24
  4084cc:	bl	402920 <strlen@plt>
  4084d0:	ldr	x22, [x29, #576]
  4084d4:	cmp	x22, x0
  4084d8:	b.ne	407848 <__fxstatat@plt+0x4758>  // b.any
  4084dc:	mov	x1, x22
  4084e0:	mov	x0, x19
  4084e4:	bl	40a190 <__fxstatat@plt+0x70a0>
  4084e8:	mov	x22, x0
  4084ec:	cbz	x0, 407848 <__fxstatat@plt+0x4758>
  4084f0:	mov	x1, x24
  4084f4:	bl	402d90 <strcmp@plt>
  4084f8:	cbnz	w0, 409338 <__fxstatat@plt+0x6248>
  4084fc:	mov	x0, x22
  408500:	bl	402e00 <free@plt>
  408504:	mov	x0, x24
  408508:	bl	402e00 <free@plt>
  40850c:	b	407f28 <__fxstatat@plt+0x4e38>
  408510:	bl	403040 <__errno_location@plt>
  408514:	mov	x3, x0
  408518:	mov	w2, #0x5                   	// #5
  40851c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  408520:	mov	x0, #0x0                   	// #0
  408524:	add	x1, x1, #0x5a8
  408528:	ldr	w20, [x3]
  40852c:	bl	402f90 <dcgettext@plt>
  408530:	mov	x3, x19
  408534:	mov	x2, x0
  408538:	mov	w1, w20
  40853c:	mov	w0, #0x0                   	// #0
  408540:	bl	402950 <error@plt>
  408544:	ldrb	w0, [x25, #36]
  408548:	cbnz	w0, 406460 <__fxstatat@plt+0x3370>
  40854c:	ldr	w20, [x29, #344]
  408550:	str	wzr, [x29, #344]
  408554:	b	405f40 <__fxstatat@plt+0x2e50>
  408558:	add	x0, x29, #0x200
  40855c:	add	x2, x29, #0x160
  408560:	mov	x1, x19
  408564:	ldur	q1, [x0, #-40]
  408568:	ldur	q0, [x0, #-24]
  40856c:	ldr	w0, [x29, #304]
  408570:	stp	q1, q0, [x29, #352]
  408574:	bl	411f60 <__fxstatat@plt+0xee70>
  408578:	cbz	w0, 40832c <__fxstatat@plt+0x523c>
  40857c:	ldr	x0, [x29, #264]
  408580:	mov	w2, #0x5                   	// #5
  408584:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  408588:	add	x1, x1, #0xb88
  40858c:	ldr	w22, [x0]
  408590:	mov	x0, #0x0                   	// #0
  408594:	bl	402f90 <dcgettext@plt>
  408598:	mov	x20, x0
  40859c:	mov	x1, x19
  4085a0:	mov	w0, #0x4                   	// #4
  4085a4:	bl	40eb78 <__fxstatat@plt+0xba88>
  4085a8:	mov	x3, x0
  4085ac:	mov	x2, x20
  4085b0:	mov	w0, #0x0                   	// #0
  4085b4:	mov	w1, w22
  4085b8:	bl	402950 <error@plt>
  4085bc:	ldrb	w0, [x25, #36]
  4085c0:	cbz	w0, 40832c <__fxstatat@plt+0x523c>
  4085c4:	str	wzr, [x29, #344]
  4085c8:	b	408198 <__fxstatat@plt+0x50a8>
  4085cc:	ldr	x0, [x29, #264]
  4085d0:	mov	w2, #0x5                   	// #5
  4085d4:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4085d8:	add	x1, x1, #0xa58
  4085dc:	ldr	w22, [x0]
  4085e0:	mov	x0, #0x0                   	// #0
  4085e4:	bl	402f90 <dcgettext@plt>
  4085e8:	mov	x20, x0
  4085ec:	mov	x1, x19
  4085f0:	mov	w0, #0x4                   	// #4
  4085f4:	bl	40eb78 <__fxstatat@plt+0xba88>
  4085f8:	mov	x3, x0
  4085fc:	mov	x2, x20
  408600:	mov	w1, w22
  408604:	mov	w0, #0x0                   	// #0
  408608:	str	wzr, [x29, #344]
  40860c:	bl	402950 <error@plt>
  408610:	str	xzr, [x29, #256]
  408614:	b	408198 <__fxstatat@plt+0x50a8>
  408618:	ldrb	w0, [x25, #35]
  40861c:	cbz	w0, 408640 <__fxstatat@plt+0x5550>
  408620:	ldrb	w0, [x25, #38]
  408624:	cbnz	w0, 408640 <__fxstatat@plt+0x5550>
  408628:	ldr	x1, [x29, #264]
  40862c:	mov	w0, #0x5f                  	// #95
  408630:	str	w0, [x1]
  408634:	b	407f88 <__fxstatat@plt+0x4e98>
  408638:	mov	w4, #0x15                  	// #21
  40863c:	b	4073fc <__fxstatat@plt+0x430c>
  408640:	ldr	x0, [x29, #264]
  408644:	mov	w22, #0x5f                  	// #95
  408648:	mov	w2, #0x5                   	// #5
  40864c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  408650:	add	x1, x1, #0x5f8
  408654:	str	w22, [x0]
  408658:	mov	x0, #0x0                   	// #0
  40865c:	bl	402f90 <dcgettext@plt>
  408660:	mov	x20, x0
  408664:	mov	x2, x19
  408668:	mov	w1, #0x4                   	// #4
  40866c:	mov	w0, #0x0                   	// #0
  408670:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  408674:	mov	x2, x20
  408678:	mov	x3, x0
  40867c:	mov	w1, w22
  408680:	mov	w0, #0x0                   	// #0
  408684:	bl	402950 <error@plt>
  408688:	ldrb	w0, [x25, #38]
  40868c:	cbz	w0, 407f88 <__fxstatat@plt+0x4e98>
  408690:	str	xzr, [x29, #256]
  408694:	str	wzr, [x29, #344]
  408698:	b	408198 <__fxstatat@plt+0x50a8>
  40869c:	ldr	x0, [x29, #264]
  4086a0:	ldr	w4, [x0]
  4086a4:	cmp	w4, #0x2
  4086a8:	b.ne	4086bc <__fxstatat@plt+0x55cc>  // b.any
  4086ac:	ldrb	w0, [x25, #24]
  4086b0:	cbnz	w0, 4086bc <__fxstatat@plt+0x55cc>
  4086b4:	str	wzr, [x29, #148]
  4086b8:	b	4073b0 <__fxstatat@plt+0x42c0>
  4086bc:	mov	w26, #0x0                   	// #0
  4086c0:	b	4073fc <__fxstatat@plt+0x430c>
  4086c4:	ldr	w0, [x29, #304]
  4086c8:	mov	w26, #0x1                   	// #1
  4086cc:	tbnz	w0, #31, 4073fc <__fxstatat@plt+0x430c>
  4086d0:	b	407f94 <__fxstatat@plt+0x4ea4>
  4086d4:	ldr	w2, [x25, #16]
  4086d8:	mov	x0, x19
  4086dc:	ldr	w1, [x29, #304]
  4086e0:	bl	40a108 <__fxstatat@plt+0x7018>
  4086e4:	cmp	w0, #0x0
  4086e8:	ldr	w0, [x29, #344]
  4086ec:	csel	w0, w0, wzr, eq  // eq = none
  4086f0:	str	w0, [x29, #344]
  4086f4:	b	408198 <__fxstatat@plt+0x50a8>
  4086f8:	ldr	w4, [x29, #288]
  4086fc:	mov	x2, x19
  408700:	ldr	w1, [x29, #292]
  408704:	mov	x0, x21
  408708:	ldr	w3, [x29, #304]
  40870c:	bl	40a040 <__fxstatat@plt+0x6f50>
  408710:	cbz	w0, 408198 <__fxstatat@plt+0x50a8>
  408714:	b	40846c <__fxstatat@plt+0x537c>
  408718:	ldr	x22, [x29, #704]
  40871c:	mov	x1, #0x200                 	// #512
  408720:	ldr	x2, [x29, #720]
  408724:	sdiv	x1, x22, x1
  408728:	ldr	w0, [x29, #800]
  40872c:	and	w0, w0, #0xf000
  408730:	cmp	x2, x1
  408734:	b.ge	40925c <__fxstatat@plt+0x616c>  // b.tcont
  408738:	cmp	w0, #0x8, lsl #12
  40873c:	b.eq	4094e0 <__fxstatat@plt+0x63f0>  // b.none
  408740:	ldr	w0, [x29, #712]
  408744:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  408748:	sub	x4, x1, x20
  40874c:	mov	w3, #0x1                   	// #1
  408750:	ldr	x1, [x29, #272]
  408754:	cmp	w0, #0x20, lsl #12
  408758:	csel	w0, w0, w5, ge  // ge = tcont
  40875c:	mov	x2, x4
  408760:	str	x4, [x29, #336]
  408764:	sxtw	x0, w0
  408768:	str	w3, [x29, #344]
  40876c:	bl	40aa58 <__fxstatat@plt+0x7968>
  408770:	ldr	x4, [x29, #336]
  408774:	ldr	x1, [x29, #272]
  408778:	cmp	x1, x22
  40877c:	b.ls	408060 <__fxstatat@plt+0x4f70>  // b.plast
  408780:	add	x1, x22, #0x1
  408784:	str	x1, [x29, #272]
  408788:	b	408060 <__fxstatat@plt+0x4f70>
  40878c:	ldr	w2, [x29, #292]
  408790:	mov	x1, #0x9409                	// #37897
  408794:	ldr	w0, [x29, #304]
  408798:	movk	x1, #0x4004, lsl #16
  40879c:	bl	4030c0 <ioctl@plt>
  4087a0:	cbz	w0, 408320 <__fxstatat@plt+0x5230>
  4087a4:	ldr	w0, [x25, #56]
  4087a8:	cmp	w0, #0x2
  4087ac:	b.ne	407fbc <__fxstatat@plt+0x4ecc>  // b.any
  4087b0:	ldr	x0, [x29, #264]
  4087b4:	mov	w2, #0x5                   	// #5
  4087b8:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4087bc:	add	x1, x1, #0xae8
  4087c0:	ldr	w22, [x0]
  4087c4:	mov	x0, #0x0                   	// #0
  4087c8:	bl	402f90 <dcgettext@plt>
  4087cc:	mov	x20, x0
  4087d0:	mov	x2, x19
  4087d4:	mov	w1, #0x4                   	// #4
  4087d8:	mov	w0, #0x0                   	// #0
  4087dc:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  4087e0:	mov	x2, x21
  4087e4:	mov	x24, x0
  4087e8:	mov	w1, #0x4                   	// #4
  4087ec:	mov	w0, #0x1                   	// #1
  4087f0:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  4087f4:	mov	x4, x0
  4087f8:	mov	x3, x24
  4087fc:	mov	x2, x20
  408800:	mov	w1, w22
  408804:	mov	w0, #0x0                   	// #0
  408808:	str	wzr, [x29, #344]
  40880c:	bl	402950 <error@plt>
  408810:	str	xzr, [x29, #256]
  408814:	b	408198 <__fxstatat@plt+0x50a8>
  408818:	mov	w4, #0x11                  	// #17
  40881c:	b	40827c <__fxstatat@plt+0x518c>
  408820:	b.eq	408908 <__fxstatat@plt+0x5818>  // b.none
  408824:	sub	x20, x20, x0
  408828:	ldr	x0, [x29, #136]
  40882c:	ldr	x26, [x29, #224]
  408830:	cmp	x0, #0x0
  408834:	ldr	x0, [x29, #208]
  408838:	cset	w22, ne  // ne = any
  40883c:	ldr	x25, [x29, #192]
  408840:	mov	x10, x26
  408844:	add	x0, x0, x27
  408848:	str	x0, [x29, #208]
  40884c:	cmp	x25, x27
  408850:	csel	x25, x25, x27, ls  // ls = plast
  408854:	cmp	x25, #0x0
  408858:	csel	w24, w22, wzr, ne  // ne = any
  40885c:	cbz	w24, 4089bc <__fxstatat@plt+0x58cc>
  408860:	mov	x1, x26
  408864:	mov	x2, x25
  408868:	ldrb	w0, [x1]
  40886c:	cbnz	w0, 408ac4 <__fxstatat@plt+0x59d4>
  408870:	add	x1, x1, #0x1
  408874:	subs	x2, x2, #0x1
  408878:	b.eq	40898c <__fxstatat@plt+0x589c>  // b.none
  40887c:	tst	x2, #0xf
  408880:	b.ne	408868 <__fxstatat@plt+0x5778>  // b.any
  408884:	mov	x0, x26
  408888:	str	x10, [x29, #184]
  40888c:	bl	402d50 <memcmp@plt>
  408890:	cmp	w0, #0x0
  408894:	ldr	x10, [x29, #184]
  408898:	cset	w24, eq  // eq = none
  40889c:	cmp	x19, #0x0
  4088a0:	eor	w1, w24, w23
  4088a4:	cset	w21, ne  // ne = any
  4088a8:	cmp	x27, x25
  4088ac:	cset	w2, eq  // eq = none
  4088b0:	eor	w0, w24, #0x1
  4088b4:	and	w21, w21, w1
  4088b8:	tst	w2, w0
  4088bc:	b.eq	40899c <__fxstatat@plt+0x58ac>  // b.none
  4088c0:	mov	w24, #0x0                   	// #0
  4088c4:	mov	w28, #0x1                   	// #1
  4088c8:	cbz	w21, 4089d8 <__fxstatat@plt+0x58e8>
  4088cc:	cbnz	w23, 4089e8 <__fxstatat@plt+0x58f8>
  4088d0:	ldr	w0, [x29, #304]
  4088d4:	mov	x1, x10
  4088d8:	mov	x2, x19
  4088dc:	bl	40b538 <__fxstatat@plt+0x8448>
  4088e0:	cmp	x19, x0
  4088e4:	b.ne	4095d0 <__fxstatat@plt+0x64e0>  // b.any
  4088e8:	cbnz	w28, 408a28 <__fxstatat@plt+0x5938>
  4088ec:	mov	w23, w24
  4088f0:	mov	x10, x26
  4088f4:	mov	x19, x25
  4088f8:	add	x26, x26, x25
  4088fc:	subs	x27, x27, x25
  408900:	b.ne	40884c <__fxstatat@plt+0x575c>  // b.any
  408904:	cbnz	x20, 40810c <__fxstatat@plt+0x501c>
  408908:	mov	x24, x19
  40890c:	mov	w0, w23
  408910:	ldr	w26, [x29, #240]
  408914:	ldr	w23, [x29, #216]
  408918:	ldr	w28, [x29, #280]
  40891c:	ldr	w27, [x29, #344]
  408920:	ldr	x25, [x29, #232]
  408924:	ldr	x21, [x29, #248]
  408928:	ldr	x19, [x29, #336]
  40892c:	cbz	w0, 408324 <__fxstatat@plt+0x5234>
  408930:	ldrb	w2, [x29, #200]
  408934:	mov	x3, x24
  408938:	ldr	w20, [x29, #304]
  40893c:	mov	x1, x19
  408940:	mov	w0, w20
  408944:	bl	405380 <__fxstatat@plt+0x2290>
  408948:	ands	w0, w0, #0xff
  40894c:	str	w0, [x29, #344]
  408950:	b.eq	408198 <__fxstatat@plt+0x50a8>  // b.none
  408954:	ldr	x1, [x29, #208]
  408958:	mov	w0, w20
  40895c:	bl	402fc0 <ftruncate@plt>
  408960:	tbz	w0, #31, 408324 <__fxstatat@plt+0x5234>
  408964:	ldr	x0, [x29, #264]
  408968:	mov	w2, #0x5                   	// #5
  40896c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  408970:	add	x1, x1, #0xb70
  408974:	ldr	w22, [x0]
  408978:	mov	x0, #0x0                   	// #0
  40897c:	bl	402f90 <dcgettext@plt>
  408980:	mov	x20, x0
  408984:	mov	x1, x19
  408988:	b	408178 <__fxstatat@plt+0x5088>
  40898c:	cmp	x19, #0x0
  408990:	eor	w0, w23, #0x1
  408994:	cset	w21, ne  // ne = any
  408998:	and	w21, w21, w0
  40899c:	cbnz	w21, 409620 <__fxstatat@plt+0x6530>
  4089a0:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4089a4:	sub	x0, x0, x25
  4089a8:	cmp	x0, x19
  4089ac:	b.cc	408a5c <__fxstatat@plt+0x596c>  // b.lo, b.ul, b.last
  4089b0:	add	x19, x25, x19
  4089b4:	mov	w23, w24
  4089b8:	b	4088f8 <__fxstatat@plt+0x5808>
  4089bc:	cmp	x27, x25
  4089c0:	eor	w0, w23, #0x1
  4089c4:	cset	w1, eq  // eq = none
  4089c8:	tst	w1, w0
  4089cc:	b.ne	4089d8 <__fxstatat@plt+0x58e8>  // b.any
  4089d0:	mov	w24, w23
  4089d4:	cbnz	x25, 4089a0 <__fxstatat@plt+0x58b0>
  4089d8:	add	x19, x19, x25
  4089dc:	mov	w21, #0x0                   	// #0
  4089e0:	mov	w28, #0x1                   	// #1
  4089e4:	b	4088cc <__fxstatat@plt+0x57dc>
  4089e8:	ldrb	w2, [x29, #200]
  4089ec:	mov	x3, x19
  4089f0:	ldr	w0, [x29, #304]
  4089f4:	ldr	x1, [x29, #336]
  4089f8:	bl	405380 <__fxstatat@plt+0x2290>
  4089fc:	ands	w23, w0, #0xff
  408a00:	b.ne	4088e8 <__fxstatat@plt+0x57f8>  // b.any
  408a04:	ldr	w27, [x29, #344]
  408a08:	ldr	w26, [x29, #240]
  408a0c:	ldr	w28, [x29, #280]
  408a10:	str	w23, [x29, #344]
  408a14:	ldr	w23, [x29, #216]
  408a18:	ldr	x25, [x29, #232]
  408a1c:	ldr	x21, [x29, #248]
  408a20:	ldr	x19, [x29, #336]
  408a24:	b	408198 <__fxstatat@plt+0x50a8>
  408a28:	cbz	x25, 408a44 <__fxstatat@plt+0x5954>
  408a2c:	cbz	w21, 408a4c <__fxstatat@plt+0x595c>
  408a30:	mov	x19, x25
  408a34:	mov	w23, w24
  408a38:	mov	x10, x26
  408a3c:	mov	x25, #0x0                   	// #0
  408a40:	b	40884c <__fxstatat@plt+0x575c>
  408a44:	cbnz	w21, 408ab8 <__fxstatat@plt+0x59c8>
  408a48:	mov	x27, #0x0                   	// #0
  408a4c:	mov	w23, w24
  408a50:	mov	x10, x26
  408a54:	mov	x19, #0x0                   	// #0
  408a58:	b	4088f8 <__fxstatat@plt+0x5808>
  408a5c:	ldr	x21, [x29, #248]
  408a60:	mov	w2, #0x5                   	// #5
  408a64:	ldr	w23, [x29, #216]
  408a68:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  408a6c:	ldr	w26, [x29, #240]
  408a70:	add	x1, x1, #0xb58
  408a74:	ldr	w28, [x29, #280]
  408a78:	mov	x0, #0x0                   	// #0
  408a7c:	ldr	w27, [x29, #344]
  408a80:	ldr	x25, [x29, #232]
  408a84:	ldr	x19, [x29, #336]
  408a88:	bl	402f90 <dcgettext@plt>
  408a8c:	mov	x1, x21
  408a90:	mov	x20, x0
  408a94:	mov	w0, #0x4                   	// #4
  408a98:	bl	40eb78 <__fxstatat@plt+0xba88>
  408a9c:	mov	x2, x20
  408aa0:	mov	x3, x0
  408aa4:	mov	w1, #0x0                   	// #0
  408aa8:	mov	w0, #0x0                   	// #0
  408aac:	str	wzr, [x29, #344]
  408ab0:	bl	402950 <error@plt>
  408ab4:	b	408198 <__fxstatat@plt+0x50a8>
  408ab8:	mov	w23, w24
  408abc:	mov	x19, #0x0                   	// #0
  408ac0:	b	408904 <__fxstatat@plt+0x5814>
  408ac4:	mov	w24, #0x0                   	// #0
  408ac8:	b	40889c <__fxstatat@plt+0x57ac>
  408acc:	mov	w0, #0x1                   	// #1
  408ad0:	str	w0, [x29, #144]
  408ad4:	ldr	x0, [x29, #704]
  408ad8:	str	wzr, [x29, #104]
  408adc:	str	x0, [x29, #208]
  408ae0:	add	x0, x29, #0x160
  408ae4:	mov	x20, #0x0                   	// #0
  408ae8:	mov	x1, x0
  408aec:	ldr	w0, [x29, #292]
  408af0:	str	x1, [x29, #336]
  408af4:	bl	409a38 <__fxstatat@plt+0x6948>
  408af8:	stp	w23, w26, [x29, #168]
  408afc:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  408b00:	mov	w26, w24
  408b04:	add	x0, x0, #0x500
  408b08:	str	x0, [x29, #112]
  408b0c:	add	x0, x0, #0x20
  408b10:	str	x0, [x29, #96]
  408b14:	str	x25, [x29, #160]
  408b18:	str	x21, [x29, #176]
  408b1c:	str	w28, [x29, #184]
  408b20:	str	w27, [x29, #192]
  408b24:	str	xzr, [x29, #232]
  408b28:	str	xzr, [x29, #248]
  408b2c:	str	x19, [x29, #280]
  408b30:	ldr	x0, [x29, #336]
  408b34:	bl	409a58 <__fxstatat@plt+0x6968>
  408b38:	tst	w0, #0xff
  408b3c:	b.eq	409534 <__fxstatat@plt+0x6444>  // b.none
  408b40:	ldr	x0, [x29, #376]
  408b44:	cbz	x0, 409038 <__fxstatat@plt+0x5f48>
  408b48:	ldr	x20, [x29, #248]
  408b4c:	mov	x0, #0x0                   	// #0
  408b50:	ldr	x1, [x29, #232]
  408b54:	mov	x19, x20
  408b58:	str	wzr, [x29, #156]
  408b5c:	ldr	x2, [x29, #392]
  408b60:	add	x0, x0, x0, lsl #1
  408b64:	add	x3, x2, x0, lsl #3
  408b68:	ldr	x2, [x2, x0, lsl #3]
  408b6c:	str	x2, [x29, #248]
  408b70:	ldr	x0, [x3, #8]
  408b74:	str	x0, [x29, #232]
  408b78:	ldr	x3, [x29, #208]
  408b7c:	add	x0, x2, x0
  408b80:	cmp	x0, x3
  408b84:	b.le	408b9c <__fxstatat@plt+0x5aac>
  408b88:	cmp	x2, x3
  408b8c:	csel	x2, x2, x3, le
  408b90:	str	x2, [x29, #248]
  408b94:	sub	x0, x3, x2
  408b98:	str	x0, [x29, #232]
  408b9c:	ldr	x0, [x29, #248]
  408ba0:	str	wzr, [x29, #132]
  408ba4:	sub	x19, x0, x19
  408ba8:	subs	x19, x19, x1
  408bac:	b.ne	408f34 <__fxstatat@plt+0x5e44>  // b.any
  408bb0:	ldr	w0, [x29, #144]
  408bb4:	cmp	w0, #0x3
  408bb8:	ldr	x0, [x29, #136]
  408bbc:	csel	x0, x0, xzr, eq  // eq = none
  408bc0:	str	x0, [x29, #200]
  408bc4:	ldr	x0, [x29, #232]
  408bc8:	str	x0, [x29, #240]
  408bcc:	cbz	x0, 4091c0 <__fxstatat@plt+0x60d0>
  408bd0:	ldr	x0, [x29, #200]
  408bd4:	mov	x26, #0x0                   	// #0
  408bd8:	ldr	x1, [x29, #272]
  408bdc:	cmp	x0, #0x0
  408be0:	mov	x28, x26
  408be4:	mov	w27, #0x0                   	// #0
  408be8:	csel	x0, x0, x1, ne  // ne = any
  408bec:	str	x0, [x29, #120]
  408bf0:	str	xzr, [x29, #216]
  408bf4:	mov	w26, w27
  408bf8:	ldr	x0, [x29, #240]
  408bfc:	ldr	x2, [x29, #272]
  408c00:	ldr	x1, [x29, #224]
  408c04:	cmp	x0, x2
  408c08:	csel	x2, x0, x2, ls  // ls = plast
  408c0c:	ldr	w0, [x29, #292]
  408c10:	bl	402f50 <read@plt>
  408c14:	mov	x20, x0
  408c18:	cmp	x0, #0x0
  408c1c:	b.ge	408c90 <__fxstatat@plt+0x5ba0>  // b.tcont
  408c20:	ldr	x0, [x29, #264]
  408c24:	ldr	w20, [x0]
  408c28:	cmp	w20, #0x4
  408c2c:	b.eq	408bf8 <__fxstatat@plt+0x5b08>  // b.none
  408c30:	ldr	x21, [x29, #176]
  408c34:	mov	w2, #0x5                   	// #5
  408c38:	ldp	w23, w26, [x29, #168]
  408c3c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  408c40:	ldr	w28, [x29, #184]
  408c44:	add	x1, x1, #0xb28
  408c48:	ldr	w27, [x29, #192]
  408c4c:	mov	x0, #0x0                   	// #0
  408c50:	ldr	x25, [x29, #160]
  408c54:	ldr	x19, [x29, #280]
  408c58:	bl	402f90 <dcgettext@plt>
  408c5c:	mov	x1, x21
  408c60:	mov	x22, x0
  408c64:	mov	w0, #0x4                   	// #4
  408c68:	bl	40eb78 <__fxstatat@plt+0xba88>
  408c6c:	mov	x2, x22
  408c70:	mov	x3, x0
  408c74:	mov	w1, w20
  408c78:	mov	w0, #0x0                   	// #0
  408c7c:	bl	402950 <error@plt>
  408c80:	ldr	x0, [x29, #392]
  408c84:	str	wzr, [x29, #344]
  408c88:	bl	402e00 <free@plt>
  408c8c:	b	408198 <__fxstatat@plt+0x50a8>
  408c90:	b.eq	4091b4 <__fxstatat@plt+0x60c4>  // b.none
  408c94:	ldr	x0, [x29, #200]
  408c98:	ldr	x25, [x29, #224]
  408c9c:	cmp	x0, #0x0
  408ca0:	ldr	x0, [x29, #240]
  408ca4:	cset	w22, ne  // ne = any
  408ca8:	ldr	x19, [x29, #120]
  408cac:	sub	x0, x0, x20
  408cb0:	str	x0, [x29, #240]
  408cb4:	mov	x3, x25
  408cb8:	ldr	x0, [x29, #216]
  408cbc:	add	x0, x0, x20
  408cc0:	str	x0, [x29, #216]
  408cc4:	nop
  408cc8:	cmp	x19, x20
  408ccc:	mov	x23, x20
  408cd0:	csel	x19, x19, x20, ls  // ls = plast
  408cd4:	cmp	x19, #0x0
  408cd8:	csel	w27, w22, wzr, ne  // ne = any
  408cdc:	cbz	w27, 408e64 <__fxstatat@plt+0x5d74>
  408ce0:	mov	x1, x25
  408ce4:	mov	x2, x19
  408ce8:	ldrb	w0, [x1]
  408cec:	cbnz	w0, 408fd0 <__fxstatat@plt+0x5ee0>
  408cf0:	add	x1, x1, #0x1
  408cf4:	subs	x2, x2, #0x1
  408cf8:	b.eq	408de4 <__fxstatat@plt+0x5cf4>  // b.none
  408cfc:	tst	x2, #0xf
  408d00:	b.ne	408ce8 <__fxstatat@plt+0x5bf8>  // b.any
  408d04:	mov	x0, x25
  408d08:	str	x3, [x29, #344]
  408d0c:	bl	402d50 <memcmp@plt>
  408d10:	cmp	w0, #0x0
  408d14:	cset	w27, eq  // eq = none
  408d18:	cset	w1, ne  // ne = any
  408d1c:	eor	w21, w27, w26
  408d20:	ldr	x3, [x29, #344]
  408d24:	and	w21, w21, #0xff
  408d28:	cmp	x28, #0x0
  408d2c:	cset	w0, ne  // ne = any
  408d30:	cmp	w1, #0x0
  408d34:	and	w21, w21, w0
  408d38:	ccmp	x20, x19, #0x0, ne  // ne = any
  408d3c:	b.ne	408df4 <__fxstatat@plt+0x5d04>  // b.any
  408d40:	mov	w27, #0x0                   	// #0
  408d44:	mov	w24, #0x1                   	// #1
  408d48:	cbz	w21, 408e80 <__fxstatat@plt+0x5d90>
  408d4c:	cbnz	w26, 408e90 <__fxstatat@plt+0x5da0>
  408d50:	ldr	w0, [x29, #304]
  408d54:	mov	x1, x3
  408d58:	mov	x2, x28
  408d5c:	bl	40b538 <__fxstatat@plt+0x8448>
  408d60:	cmp	x28, x0
  408d64:	b.ne	408d88 <__fxstatat@plt+0x5c98>  // b.any
  408d68:	cbz	w24, 408eb0 <__fxstatat@plt+0x5dc0>
  408d6c:	cbz	x19, 408ec8 <__fxstatat@plt+0x5dd8>
  408d70:	cbz	w21, 408ed0 <__fxstatat@plt+0x5de0>
  408d74:	mov	x28, x19
  408d78:	mov	w26, w27
  408d7c:	mov	x3, x25
  408d80:	mov	x19, #0x0                   	// #0
  408d84:	b	408cc8 <__fxstatat@plt+0x5bd8>
  408d88:	ldr	x0, [x29, #264]
  408d8c:	mov	w2, #0x5                   	// #5
  408d90:	ldr	x19, [x29, #280]
  408d94:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  408d98:	ldr	w22, [x0]
  408d9c:	add	x1, x1, #0xb40
  408da0:	ldp	w23, w26, [x29, #168]
  408da4:	mov	x0, #0x0                   	// #0
  408da8:	ldr	w28, [x29, #184]
  408dac:	ldr	w27, [x29, #192]
  408db0:	ldr	x25, [x29, #160]
  408db4:	ldr	x21, [x29, #176]
  408db8:	bl	402f90 <dcgettext@plt>
  408dbc:	mov	x1, x19
  408dc0:	mov	x20, x0
  408dc4:	mov	w0, #0x4                   	// #4
  408dc8:	bl	40eb78 <__fxstatat@plt+0xba88>
  408dcc:	mov	x3, x0
  408dd0:	mov	x2, x20
  408dd4:	mov	w1, w22
  408dd8:	mov	w0, #0x0                   	// #0
  408ddc:	bl	402950 <error@plt>
  408de0:	b	408c80 <__fxstatat@plt+0x5b90>
  408de4:	cmp	x28, #0x0
  408de8:	eor	w21, w26, #0x1
  408dec:	cset	w0, ne  // ne = any
  408df0:	and	w21, w0, w21
  408df4:	cbnz	w21, 40943c <__fxstatat@plt+0x634c>
  408df8:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408dfc:	sub	x0, x0, x19
  408e00:	cmp	x0, x28
  408e04:	b.cc	408f7c <__fxstatat@plt+0x5e8c>  // b.lo, b.ul, b.last
  408e08:	add	x28, x19, x28
  408e0c:	sub	x20, x20, x19
  408e10:	add	x25, x25, x19
  408e14:	mov	w26, w27
  408e18:	cbnz	x20, 408cc8 <__fxstatat@plt+0x5bd8>
  408e1c:	ldr	x0, [x29, #240]
  408e20:	cbnz	x0, 408bf4 <__fxstatat@plt+0x5b04>
  408e24:	mov	x26, x28
  408e28:	cbz	w27, 408ee8 <__fxstatat@plt+0x5df8>
  408e2c:	ldr	w0, [x29, #304]
  408e30:	mov	x3, x26
  408e34:	ldr	x1, [x29, #280]
  408e38:	mov	w2, #0x1                   	// #1
  408e3c:	bl	405380 <__fxstatat@plt+0x2290>
  408e40:	ands	w27, w0, #0xff
  408e44:	b.ne	408ee8 <__fxstatat@plt+0x5df8>  // b.any
  408e48:	ldp	w23, w26, [x29, #168]
  408e4c:	ldr	w28, [x29, #184]
  408e50:	ldr	w27, [x29, #192]
  408e54:	ldr	x25, [x29, #160]
  408e58:	ldr	x21, [x29, #176]
  408e5c:	ldr	x19, [x29, #280]
  408e60:	b	408c80 <__fxstatat@plt+0x5b90>
  408e64:	cmp	x20, x19
  408e68:	eor	w0, w26, #0x1
  408e6c:	cset	w1, eq  // eq = none
  408e70:	tst	w1, w0
  408e74:	b.ne	408e80 <__fxstatat@plt+0x5d90>  // b.any
  408e78:	mov	w27, w26
  408e7c:	cbnz	x19, 408df8 <__fxstatat@plt+0x5d08>
  408e80:	add	x28, x28, x19
  408e84:	mov	w21, #0x0                   	// #0
  408e88:	mov	w24, #0x1                   	// #1
  408e8c:	b	408d4c <__fxstatat@plt+0x5c5c>
  408e90:	ldr	w0, [x29, #304]
  408e94:	mov	x3, x28
  408e98:	ldr	x1, [x29, #280]
  408e9c:	mov	w2, #0x1                   	// #1
  408ea0:	bl	405380 <__fxstatat@plt+0x2290>
  408ea4:	tst	w0, #0xff
  408ea8:	b.ne	408d68 <__fxstatat@plt+0x5c78>  // b.any
  408eac:	b	408e48 <__fxstatat@plt+0x5d58>
  408eb0:	mov	x3, x25
  408eb4:	sub	x20, x20, x19
  408eb8:	mov	w26, w27
  408ebc:	add	x25, x25, x19
  408ec0:	mov	x28, x19
  408ec4:	b	408e18 <__fxstatat@plt+0x5d28>
  408ec8:	cbnz	w21, 408f2c <__fxstatat@plt+0x5e3c>
  408ecc:	mov	x23, #0x0                   	// #0
  408ed0:	mov	x3, x25
  408ed4:	sub	x20, x23, x19
  408ed8:	mov	w26, w27
  408edc:	add	x25, x25, x19
  408ee0:	mov	x28, #0x0                   	// #0
  408ee4:	b	408e18 <__fxstatat@plt+0x5d28>
  408ee8:	ldr	x0, [x29, #216]
  408eec:	ldr	x1, [x29, #248]
  408ef0:	add	x20, x0, x1
  408ef4:	cbnz	x0, 408efc <__fxstatat@plt+0x5e0c>
  408ef8:	ldr	w27, [x29, #132]
  408efc:	ldr	x0, [x29, #208]
  408f00:	cmp	x20, x0
  408f04:	b.eq	4091c8 <__fxstatat@plt+0x60d8>  // b.none
  408f08:	ldr	w0, [x29, #156]
  408f0c:	ldr	x1, [x29, #376]
  408f10:	add	w0, w0, #0x1
  408f14:	str	w0, [x29, #156]
  408f18:	cmp	x1, w0, uxtw
  408f1c:	b.ls	409034 <__fxstatat@plt+0x5f44>  // b.plast
  408f20:	ldr	x1, [x29, #232]
  408f24:	ldr	x19, [x29, #248]
  408f28:	b	408b5c <__fxstatat@plt+0x5a6c>
  408f2c:	mov	x28, #0x0                   	// #0
  408f30:	b	408e1c <__fxstatat@plt+0x5d2c>
  408f34:	mov	x1, x0
  408f38:	ldr	w0, [x29, #292]
  408f3c:	mov	w2, #0x0                   	// #0
  408f40:	bl	402a60 <lseek@plt>
  408f44:	tbnz	x0, #63, 409358 <__fxstatat@plt+0x6268>
  408f48:	ldr	w0, [x29, #144]
  408f4c:	cmp	w0, #0x1
  408f50:	b.eq	408fe0 <__fxstatat@plt+0x5ef0>  // b.none
  408f54:	cmp	w0, #0x3
  408f58:	ldr	w0, [x29, #304]
  408f5c:	ldr	x1, [x29, #280]
  408f60:	cset	w2, eq  // eq = none
  408f64:	mov	x3, x19
  408f68:	bl	405380 <__fxstatat@plt+0x2290>
  408f6c:	ands	w0, w0, #0xff
  408f70:	str	w0, [x29, #132]
  408f74:	b.ne	408bb0 <__fxstatat@plt+0x5ac0>  // b.any
  408f78:	b	408e48 <__fxstatat@plt+0x5d58>
  408f7c:	ldr	x21, [x29, #176]
  408f80:	mov	w2, #0x5                   	// #5
  408f84:	ldp	w23, w26, [x29, #168]
  408f88:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  408f8c:	ldr	w28, [x29, #184]
  408f90:	add	x1, x1, #0xb58
  408f94:	ldr	w27, [x29, #192]
  408f98:	mov	x0, #0x0                   	// #0
  408f9c:	ldr	x25, [x29, #160]
  408fa0:	ldr	x19, [x29, #280]
  408fa4:	bl	402f90 <dcgettext@plt>
  408fa8:	mov	x1, x21
  408fac:	mov	x20, x0
  408fb0:	mov	w0, #0x4                   	// #4
  408fb4:	bl	40eb78 <__fxstatat@plt+0xba88>
  408fb8:	mov	x2, x20
  408fbc:	mov	x3, x0
  408fc0:	mov	w1, #0x0                   	// #0
  408fc4:	mov	w0, #0x0                   	// #0
  408fc8:	bl	402950 <error@plt>
  408fcc:	b	408c80 <__fxstatat@plt+0x5b90>
  408fd0:	mov	w1, w27
  408fd4:	mov	w21, w26
  408fd8:	mov	w27, #0x0                   	// #0
  408fdc:	b	408d28 <__fxstatat@plt+0x5c38>
  408fe0:	ldr	x0, [x29, #112]
  408fe4:	adrp	x20, 42f000 <__fxstatat@plt+0x2bf10>
  408fe8:	ldr	x0, [x0, #16]
  408fec:	cbz	x0, 409124 <__fxstatat@plt+0x6034>
  408ff0:	ldr	w21, [x29, #304]
  408ff4:	add	x23, x20, #0x420
  408ff8:	ldr	x1, [x29, #112]
  408ffc:	mov	w0, w21
  409000:	ldr	x20, [x23]
  409004:	ldr	x1, [x1, #16]
  409008:	cmp	x20, x19
  40900c:	csel	x20, x20, x19, ls  // ls = plast
  409010:	mov	x2, x20
  409014:	bl	40b538 <__fxstatat@plt+0x8448>
  409018:	cmp	x20, x0
  40901c:	b.ne	4093f0 <__fxstatat@plt+0x6300>  // b.any
  409020:	subs	x19, x19, x20
  409024:	b.ne	408ff8 <__fxstatat@plt+0x5f08>  // b.any
  409028:	str	wzr, [x29, #132]
  40902c:	str	xzr, [x29, #200]
  409030:	b	408bc4 <__fxstatat@plt+0x5ad4>
  409034:	mov	w26, w27
  409038:	ldr	x0, [x29, #392]
  40903c:	bl	402e00 <free@plt>
  409040:	str	xzr, [x29, #376]
  409044:	ldrb	w0, [x29, #385]
  409048:	str	xzr, [x29, #392]
  40904c:	cbz	w0, 408b30 <__fxstatat@plt+0x5a40>
  409050:	mov	w24, w26
  409054:	ldr	w28, [x29, #184]
  409058:	ldp	w23, w26, [x29, #168]
  40905c:	ldr	w27, [x29, #192]
  409060:	ldr	x25, [x29, #160]
  409064:	ldr	x21, [x29, #176]
  409068:	ldr	x19, [x29, #280]
  40906c:	ldr	x1, [x29, #208]
  409070:	cmp	x20, x1
  409074:	cset	w22, lt  // lt = tstop
  409078:	cmp	w22, #0x0
  40907c:	ccmp	w24, #0x0, #0x0, eq  // eq = none
  409080:	b.eq	408324 <__fxstatat@plt+0x5234>  // b.none
  409084:	ldr	w0, [x29, #144]
  409088:	cmp	w0, #0x1
  40908c:	b.eq	4093a0 <__fxstatat@plt+0x62b0>  // b.none
  409090:	ldr	w0, [x29, #304]
  409094:	bl	402fc0 <ftruncate@plt>
  409098:	cbnz	w0, 408964 <__fxstatat@plt+0x5874>
  40909c:	ldr	w0, [x29, #144]
  4090a0:	cmp	w22, #0x0
  4090a4:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  4090a8:	b.ne	408324 <__fxstatat@plt+0x5234>  // b.any
  4090ac:	ldr	x0, [x29, #208]
  4090b0:	mov	x2, x20
  4090b4:	mov	w1, #0x3                   	// #3
  4090b8:	sub	x3, x0, x20
  4090bc:	ldr	w0, [x29, #304]
  4090c0:	bl	402fe0 <fallocate@plt>
  4090c4:	tbz	w0, #31, 408324 <__fxstatat@plt+0x5234>
  4090c8:	ldr	x0, [x29, #264]
  4090cc:	ldr	w20, [x0]
  4090d0:	cmp	w20, #0x26
  4090d4:	cset	w0, eq  // eq = none
  4090d8:	cmp	w20, #0x5f
  4090dc:	csinc	w0, w0, wzr, ne  // ne = any
  4090e0:	str	w0, [x29, #344]
  4090e4:	cbnz	w0, 408324 <__fxstatat@plt+0x5234>
  4090e8:	mov	w2, #0x5                   	// #5
  4090ec:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4090f0:	mov	x0, #0x0                   	// #0
  4090f4:	add	x1, x1, #0x570
  4090f8:	bl	402f90 <dcgettext@plt>
  4090fc:	mov	x22, x0
  409100:	mov	x1, x19
  409104:	mov	w0, #0x4                   	// #4
  409108:	bl	40eb78 <__fxstatat@plt+0xba88>
  40910c:	mov	x3, x0
  409110:	mov	x2, x22
  409114:	mov	w1, w20
  409118:	mov	w0, #0x0                   	// #0
  40911c:	bl	402950 <error@plt>
  409120:	b	408198 <__fxstatat@plt+0x50a8>
  409124:	ldr	x0, [x20, #1056]
  409128:	mov	x1, #0x1                   	// #1
  40912c:	add	x23, x20, #0x420
  409130:	bl	402c10 <calloc@plt>
  409134:	ldr	w21, [x29, #304]
  409138:	ldr	x1, [x29, #112]
  40913c:	str	x0, [x1, #16]
  409140:	cbnz	x0, 408ff8 <__fxstatat@plt+0x5f08>
  409144:	mov	x0, #0x400                 	// #1024
  409148:	str	x0, [x20, #1056]
  40914c:	mov	x0, x1
  409150:	ldr	w21, [x29, #304]
  409154:	ldr	x1, [x29, #96]
  409158:	str	x1, [x0, #16]
  40915c:	b	408ff8 <__fxstatat@plt+0x5f08>
  409160:	ldr	w0, [x25, #12]
  409164:	cmp	w0, #0x3
  409168:	b.eq	4091d8 <__fxstatat@plt+0x60e8>  // b.none
  40916c:	ldr	w0, [x29, #712]
  409170:	mov	w1, #0x20000               	// #131072
  409174:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  409178:	sub	x4, x2, x20
  40917c:	cmp	w0, w1
  409180:	mov	x2, x4
  409184:	csel	w0, w0, w1, ge  // ge = tcont
  409188:	str	w3, [x29, #336]
  40918c:	ldr	x1, [x29, #272]
  409190:	sxtw	x0, w0
  409194:	str	x4, [x29, #344]
  409198:	bl	40aa58 <__fxstatat@plt+0x7968>
  40919c:	ldr	w3, [x29, #336]
  4091a0:	ldr	x4, [x29, #344]
  4091a4:	cmp	w3, #0x8, lsl #12
  4091a8:	b.eq	40957c <__fxstatat@plt+0x648c>  // b.none
  4091ac:	str	wzr, [x29, #344]
  4091b0:	b	408060 <__fxstatat@plt+0x4f70>
  4091b4:	mov	w27, w26
  4091b8:	mov	x26, x28
  4091bc:	b	408e28 <__fxstatat@plt+0x5d38>
  4091c0:	ldr	x20, [x29, #248]
  4091c4:	b	408ef8 <__fxstatat@plt+0x5e08>
  4091c8:	mov	w0, #0x1                   	// #1
  4091cc:	mov	w26, w27
  4091d0:	strb	w0, [x29, #385]
  4091d4:	b	409038 <__fxstatat@plt+0x5f48>
  4091d8:	ldr	x0, [x29, #272]
  4091dc:	add	x0, x20, x0
  4091e0:	bl	4136d8 <__fxstatat@plt+0x105e8>
  4091e4:	sub	x1, x20, #0x1
  4091e8:	str	x0, [x29, #256]
  4091ec:	add	x1, x0, x1
  4091f0:	udiv	x0, x1, x20
  4091f4:	msub	x20, x0, x20, x1
  4091f8:	sub	x0, x1, x20
  4091fc:	str	x0, [x29, #224]
  409200:	b	4080b4 <__fxstatat@plt+0x4fc4>
  409204:	ldrb	w0, [x25, #37]
  409208:	cbnz	w0, 409474 <__fxstatat@plt+0x6384>
  40920c:	ldr	w1, [x29, #312]
  409210:	mov	w0, #0x5f                  	// #95
  409214:	str	w1, [x29, #148]
  409218:	ldr	x1, [x29, #264]
  40921c:	str	w0, [x1]
  409220:	b	4073b0 <__fxstatat@plt+0x42c0>
  409224:	mov	w2, #0x5                   	// #5
  409228:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40922c:	mov	x0, #0x0                   	// #0
  409230:	add	x1, x1, #0xa8
  409234:	bl	402f90 <dcgettext@plt>
  409238:	mov	x20, x0
  40923c:	mov	x1, x19
  409240:	mov	w0, #0x4                   	// #4
  409244:	bl	40eb78 <__fxstatat@plt+0xba88>
  409248:	mov	x2, x0
  40924c:	mov	x1, x20
  409250:	mov	w0, #0x1                   	// #1
  409254:	bl	402ba0 <__printf_chk@plt>
  409258:	b	4073a0 <__fxstatat@plt+0x42b0>
  40925c:	cmp	w0, #0x8, lsl #12
  409260:	b.eq	409160 <__fxstatat@plt+0x6070>  // b.none
  409264:	ldr	w0, [x29, #712]
  409268:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  40926c:	sub	x4, x1, x20
  409270:	str	x4, [x29, #336]
  409274:	ldr	x1, [x29, #272]
  409278:	cmp	w0, #0x20, lsl #12
  40927c:	csel	w0, w0, w5, ge  // ge = tcont
  409280:	mov	x2, x4
  409284:	str	wzr, [x29, #344]
  409288:	sxtw	x0, w0
  40928c:	bl	40aa58 <__fxstatat@plt+0x7968>
  409290:	ldr	x4, [x29, #336]
  409294:	b	408774 <__fxstatat@plt+0x5684>
  409298:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40929c:	add	x22, x0, #0x420
  4092a0:	ldr	w0, [x22, #8]
  4092a4:	cmn	w0, #0x1
  4092a8:	b.eq	409324 <__fxstatat@plt+0x6234>  // b.none
  4092ac:	ldr	w3, [x22, #8]
  4092b0:	mov	x0, x19
  4092b4:	ldr	w1, [x29, #304]
  4092b8:	mov	w2, #0x1b6                 	// #438
  4092bc:	bic	w2, w2, w3
  4092c0:	mov	w26, w20
  4092c4:	bl	40a108 <__fxstatat@plt+0x7018>
  4092c8:	cmp	w0, #0x0
  4092cc:	ldr	w0, [x29, #344]
  4092d0:	csel	w0, w0, wzr, eq  // eq = none
  4092d4:	str	w0, [x29, #344]
  4092d8:	b	408198 <__fxstatat@plt+0x50a8>
  4092dc:	bl	402990 <geteuid@plt>
  4092e0:	cbz	w0, 40838c <__fxstatat@plt+0x529c>
  4092e4:	ldr	w22, [x29, #304]
  4092e8:	mov	w1, #0x180                 	// #384
  4092ec:	mov	w0, w22
  4092f0:	bl	402c00 <fchmod@plt>
  4092f4:	ldr	w1, [x29, #292]
  4092f8:	cmp	w0, #0x0
  4092fc:	cset	w20, eq  // eq = none
  409300:	mov	x4, x25
  409304:	mov	w3, w22
  409308:	mov	x2, x19
  40930c:	mov	x0, x21
  409310:	bl	404d80 <__fxstatat@plt+0x1c90>
  409314:	ands	w0, w0, #0xff
  409318:	str	w0, [x29, #344]
  40931c:	b.ne	4083b8 <__fxstatat@plt+0x52c8>  // b.any
  409320:	b	4083ac <__fxstatat@plt+0x52bc>
  409324:	mov	w0, #0x0                   	// #0
  409328:	bl	403000 <umask@plt>
  40932c:	str	w0, [x22, #8]
  409330:	bl	403000 <umask@plt>
  409334:	b	4092ac <__fxstatat@plt+0x61bc>
  409338:	mov	x0, x22
  40933c:	bl	402e00 <free@plt>
  409340:	b	407848 <__fxstatat@plt+0x4758>
  409344:	mov	w0, #0x0                   	// #0
  409348:	bl	403000 <umask@plt>
  40934c:	str	w0, [x22, #8]
  409350:	bl	403000 <umask@plt>
  409354:	b	40840c <__fxstatat@plt+0x531c>
  409358:	ldr	x0, [x29, #264]
  40935c:	mov	w2, #0x5                   	// #5
  409360:	ldr	x21, [x29, #176]
  409364:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  409368:	ldr	w22, [x0]
  40936c:	add	x1, x1, #0x560
  409370:	ldp	w23, w26, [x29, #168]
  409374:	mov	x0, #0x0                   	// #0
  409378:	ldr	w28, [x29, #184]
  40937c:	ldr	w27, [x29, #192]
  409380:	ldr	x25, [x29, #160]
  409384:	ldr	x19, [x29, #280]
  409388:	bl	402f90 <dcgettext@plt>
  40938c:	mov	x1, x21
  409390:	mov	x20, x0
  409394:	mov	w0, #0x4                   	// #4
  409398:	bl	40eb78 <__fxstatat@plt+0xba88>
  40939c:	b	408dcc <__fxstatat@plt+0x5cdc>
  4093a0:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  4093a4:	add	x24, x0, #0x500
  4093a8:	ldr	x0, [x29, #208]
  4093ac:	sub	x20, x0, x20
  4093b0:	ldr	x0, [x24, #16]
  4093b4:	cbz	x0, 409444 <__fxstatat@plt+0x6354>
  4093b8:	adrp	x3, 42f000 <__fxstatat@plt+0x2bf10>
  4093bc:	cbz	x20, 408324 <__fxstatat@plt+0x5234>
  4093c0:	ldr	x22, [x3, #1056]
  4093c4:	ldr	w0, [x29, #304]
  4093c8:	ldr	x1, [x24, #16]
  4093cc:	cmp	x22, x20
  4093d0:	csel	x22, x22, x20, ls  // ls = plast
  4093d4:	mov	x2, x22
  4093d8:	bl	40b538 <__fxstatat@plt+0x8448>
  4093dc:	cmp	x22, x0
  4093e0:	b.ne	408964 <__fxstatat@plt+0x5874>  // b.any
  4093e4:	sub	x20, x20, x22
  4093e8:	adrp	x3, 42f000 <__fxstatat@plt+0x2bf10>
  4093ec:	b	4093bc <__fxstatat@plt+0x62cc>
  4093f0:	ldr	x0, [x29, #264]
  4093f4:	mov	w2, #0x5                   	// #5
  4093f8:	ldr	x19, [x29, #280]
  4093fc:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  409400:	ldr	w22, [x0]
  409404:	add	x1, x1, #0xce8
  409408:	ldp	w23, w26, [x29, #168]
  40940c:	mov	x0, #0x0                   	// #0
  409410:	ldr	w28, [x29, #184]
  409414:	ldr	w27, [x29, #192]
  409418:	ldr	x25, [x29, #160]
  40941c:	ldr	x21, [x29, #176]
  409420:	bl	402f90 <dcgettext@plt>
  409424:	mov	x2, x19
  409428:	mov	x20, x0
  40942c:	mov	w1, #0x3                   	// #3
  409430:	mov	w0, #0x0                   	// #0
  409434:	bl	40f4f8 <__fxstatat@plt+0xc408>
  409438:	b	408dcc <__fxstatat@plt+0x5cdc>
  40943c:	mov	w24, #0x0                   	// #0
  409440:	b	408d4c <__fxstatat@plt+0x5c5c>
  409444:	adrp	x22, 42f000 <__fxstatat@plt+0x2bf10>
  409448:	mov	x1, #0x1                   	// #1
  40944c:	ldr	x0, [x22, #1056]
  409450:	bl	402c10 <calloc@plt>
  409454:	str	x0, [x24, #16]
  409458:	cbnz	x0, 4093b8 <__fxstatat@plt+0x62c8>
  40945c:	add	x0, x24, #0x20
  409460:	adrp	x3, 42f000 <__fxstatat@plt+0x2bf10>
  409464:	str	x0, [x24, #16]
  409468:	mov	x0, #0x400                 	// #1024
  40946c:	str	x0, [x22, #1056]
  409470:	b	4093bc <__fxstatat@plt+0x62cc>
  409474:	ldrb	w0, [x25, #35]
  409478:	cbz	w0, 409484 <__fxstatat@plt+0x6394>
  40947c:	ldrb	w0, [x25, #38]
  409480:	cbz	w0, 40920c <__fxstatat@plt+0x611c>
  409484:	ldr	x0, [x29, #264]
  409488:	mov	w22, #0x5f                  	// #95
  40948c:	mov	w2, #0x5                   	// #5
  409490:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  409494:	add	x1, x1, #0x5d0
  409498:	str	w22, [x0]
  40949c:	mov	x0, #0x0                   	// #0
  4094a0:	bl	402f90 <dcgettext@plt>
  4094a4:	mov	x20, x0
  4094a8:	mov	x1, x21
  4094ac:	mov	w0, #0x4                   	// #4
  4094b0:	bl	40eb78 <__fxstatat@plt+0xba88>
  4094b4:	mov	x3, x0
  4094b8:	mov	x2, x20
  4094bc:	mov	w0, #0x0                   	// #0
  4094c0:	mov	w1, w22
  4094c4:	bl	402950 <error@plt>
  4094c8:	ldrb	w0, [x25, #38]
  4094cc:	cbz	w0, 4073a8 <__fxstatat@plt+0x42b8>
  4094d0:	mov	w26, w0
  4094d4:	str	xzr, [x29, #256]
  4094d8:	str	wzr, [x29, #344]
  4094dc:	b	407448 <__fxstatat@plt+0x4358>
  4094e0:	ldr	w0, [x25, #12]
  4094e4:	cmp	w0, #0x3
  4094e8:	b.eq	4094f4 <__fxstatat@plt+0x6404>  // b.none
  4094ec:	cmp	w0, #0x2
  4094f0:	b.ne	408740 <__fxstatat@plt+0x5650>  // b.any
  4094f4:	ldr	x0, [x29, #272]
  4094f8:	add	x0, x20, x0
  4094fc:	bl	4136d8 <__fxstatat@plt+0x105e8>
  409500:	sub	x1, x20, #0x1
  409504:	str	x0, [x29, #256]
  409508:	add	x1, x0, x1
  40950c:	str	w24, [x29, #104]
  409510:	ldr	x0, [x29, #704]
  409514:	str	x0, [x29, #208]
  409518:	udiv	x0, x1, x20
  40951c:	msub	x20, x0, x20, x1
  409520:	sub	x0, x1, x20
  409524:	str	x0, [x29, #224]
  409528:	ldr	w0, [x25, #12]
  40952c:	str	w0, [x29, #144]
  409530:	b	408ae0 <__fxstatat@plt+0x59f0>
  409534:	ldrb	w0, [x29, #385]
  409538:	mov	w24, w26
  40953c:	ldr	w28, [x29, #184]
  409540:	ldp	w23, w26, [x29, #168]
  409544:	ldr	w27, [x29, #192]
  409548:	ldr	x25, [x29, #160]
  40954c:	ldr	x21, [x29, #176]
  409550:	ldr	x19, [x29, #280]
  409554:	cbnz	w0, 40906c <__fxstatat@plt+0x5f7c>
  409558:	ldrb	w0, [x29, #384]
  40955c:	str	w0, [x29, #344]
  409560:	cbz	w0, 409588 <__fxstatat@plt+0x6498>
  409564:	ldr	w0, [x29, #104]
  409568:	cmp	w0, #0x0
  40956c:	ldr	x0, [x29, #136]
  409570:	csel	x0, x0, xzr, ne  // ne = any
  409574:	str	x0, [x29, #136]
  409578:	b	4080b4 <__fxstatat@plt+0x4fc4>
  40957c:	str	wzr, [x29, #344]
  409580:	ldr	x22, [x29, #704]
  409584:	b	408774 <__fxstatat@plt+0x5684>
  409588:	ldr	x0, [x29, #264]
  40958c:	mov	w2, #0x5                   	// #5
  409590:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  409594:	add	x1, x1, #0xb08
  409598:	ldr	w22, [x0]
  40959c:	mov	x0, #0x0                   	// #0
  4095a0:	bl	402f90 <dcgettext@plt>
  4095a4:	mov	x20, x0
  4095a8:	mov	x2, x21
  4095ac:	mov	w1, #0x3                   	// #3
  4095b0:	mov	w0, #0x0                   	// #0
  4095b4:	bl	40f4f8 <__fxstatat@plt+0xc408>
  4095b8:	mov	x3, x0
  4095bc:	mov	x2, x20
  4095c0:	mov	w1, w22
  4095c4:	mov	w0, #0x0                   	// #0
  4095c8:	bl	402950 <error@plt>
  4095cc:	b	408198 <__fxstatat@plt+0x50a8>
  4095d0:	ldr	x0, [x29, #264]
  4095d4:	mov	w2, #0x5                   	// #5
  4095d8:	ldr	x19, [x29, #336]
  4095dc:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4095e0:	ldr	w27, [x29, #344]
  4095e4:	add	x1, x1, #0xb40
  4095e8:	ldr	w22, [x0]
  4095ec:	mov	x0, #0x0                   	// #0
  4095f0:	ldr	w26, [x29, #240]
  4095f4:	ldr	w28, [x29, #280]
  4095f8:	str	w23, [x29, #344]
  4095fc:	ldr	w23, [x29, #216]
  409600:	ldr	x25, [x29, #232]
  409604:	ldr	x21, [x29, #248]
  409608:	bl	402f90 <dcgettext@plt>
  40960c:	mov	x1, x19
  409610:	mov	x20, x0
  409614:	mov	w0, #0x4                   	// #4
  409618:	bl	40eb78 <__fxstatat@plt+0xba88>
  40961c:	b	4095b8 <__fxstatat@plt+0x64c8>
  409620:	mov	w28, #0x0                   	// #0
  409624:	b	4088cc <__fxstatat@plt+0x57dc>
  409628:	ldr	x0, [x29, #264]
  40962c:	mov	w2, #0x5                   	// #5
  409630:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  409634:	add	x1, x1, #0xb8
  409638:	ldr	w22, [x0]
  40963c:	mov	x0, #0x0                   	// #0
  409640:	bl	402f90 <dcgettext@plt>
  409644:	mov	x20, x0
  409648:	mov	x1, x19
  40964c:	mov	w0, #0x4                   	// #4
  409650:	bl	40eb78 <__fxstatat@plt+0xba88>
  409654:	mov	x3, x0
  409658:	mov	x2, x20
  40965c:	mov	w1, w22
  409660:	mov	w0, #0x0                   	// #0
  409664:	str	wzr, [x29, #344]
  409668:	bl	402950 <error@plt>
  40966c:	str	xzr, [x29, #256]
  409670:	b	407448 <__fxstatat@plt+0x4358>
  409674:	mov	w2, #0x5                   	// #5
  409678:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40967c:	mov	x0, #0x0                   	// #0
  409680:	add	x1, x1, #0xaa0
  409684:	bl	402f90 <dcgettext@plt>
  409688:	mov	x22, x0
  40968c:	mov	x1, x19
  409690:	mov	w0, #0x4                   	// #4
  409694:	bl	40eb78 <__fxstatat@plt+0xba88>
  409698:	mov	w26, w20
  40969c:	mov	x3, x0
  4096a0:	mov	x2, x22
  4096a4:	mov	w1, #0x0                   	// #0
  4096a8:	mov	w0, #0x0                   	// #0
  4096ac:	str	xzr, [x29, #256]
  4096b0:	bl	402950 <error@plt>
  4096b4:	b	407448 <__fxstatat@plt+0x4358>
  4096b8:	sub	sp, sp, #0x30
  4096bc:	stp	x29, x30, [sp, #16]
  4096c0:	add	x29, sp, #0x10
  4096c4:	cbz	x3, 4097d0 <__fxstatat@plt+0x66e0>
  4096c8:	mov	x6, x5
  4096cc:	ldr	w5, [x3]
  4096d0:	cmp	w5, #0x3
  4096d4:	b.hi	4097b0 <__fxstatat@plt+0x66c0>  // b.pmore
  4096d8:	ldr	w5, [x3, #12]
  4096dc:	sub	w7, w5, #0x1
  4096e0:	cmp	w7, #0x2
  4096e4:	b.hi	409790 <__fxstatat@plt+0x66a0>  // b.pmore
  4096e8:	ldr	w7, [x3, #56]
  4096ec:	cmp	w7, #0x2
  4096f0:	b.hi	409770 <__fxstatat@plt+0x6680>  // b.pmore
  4096f4:	ldrb	w8, [x3, #23]
  4096f8:	and	w2, w2, #0xff
  4096fc:	cbnz	w8, 409748 <__fxstatat@plt+0x6658>
  409700:	cmp	w5, #0x2
  409704:	ccmp	w7, #0x2, #0x0, ne  // ne = any
  409708:	b.eq	4097f0 <__fxstatat@plt+0x6700>  // b.none
  40970c:	adrp	x7, 42f000 <__fxstatat@plt+0x2bf10>
  409710:	add	x8, x7, #0x500
  409714:	stp	x4, x6, [sp]
  409718:	mov	x5, x3
  40971c:	mov	w6, #0x1                   	// #1
  409720:	str	x1, [x8, #8]
  409724:	mov	x3, #0x0                   	// #0
  409728:	str	x0, [x7, #1280]
  40972c:	mov	x4, #0x0                   	// #0
  409730:	add	x7, sp, #0x2f
  409734:	strb	wzr, [sp, #47]
  409738:	bl	405918 <__fxstatat@plt+0x2828>
  40973c:	ldp	x29, x30, [sp, #16]
  409740:	add	sp, sp, #0x30
  409744:	ret
  409748:	ldrb	w8, [x3, #44]
  40974c:	cbz	w8, 409700 <__fxstatat@plt+0x6610>
  409750:	adrp	x3, 419000 <__fxstatat@plt+0x15f10>
  409754:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  409758:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  40975c:	add	x3, x3, #0xe30
  409760:	add	x1, x1, #0xd20
  409764:	add	x0, x0, #0xdb8
  409768:	mov	w2, #0xb8a                 	// #2954
  40976c:	bl	403030 <__assert_fail@plt>
  409770:	adrp	x3, 419000 <__fxstatat@plt+0x15f10>
  409774:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  409778:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  40977c:	add	x3, x3, #0xe30
  409780:	add	x1, x1, #0xd20
  409784:	add	x0, x0, #0xd90
  409788:	mov	w2, #0xb89                 	// #2953
  40978c:	bl	403030 <__assert_fail@plt>
  409790:	adrp	x3, 419000 <__fxstatat@plt+0x15f10>
  409794:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  409798:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  40979c:	add	x3, x3, #0xe30
  4097a0:	add	x1, x1, #0xd20
  4097a4:	add	x0, x0, #0xd68
  4097a8:	mov	w2, #0xb88                 	// #2952
  4097ac:	bl	403030 <__assert_fail@plt>
  4097b0:	adrp	x3, 419000 <__fxstatat@plt+0x15f10>
  4097b4:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4097b8:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  4097bc:	add	x3, x3, #0xe30
  4097c0:	add	x1, x1, #0xd20
  4097c4:	add	x0, x0, #0xd40
  4097c8:	mov	w2, #0xb87                 	// #2951
  4097cc:	bl	403030 <__assert_fail@plt>
  4097d0:	adrp	x3, 419000 <__fxstatat@plt+0x15f10>
  4097d4:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4097d8:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  4097dc:	add	x3, x3, #0xe30
  4097e0:	add	x1, x1, #0xd20
  4097e4:	add	x0, x0, #0xd30
  4097e8:	mov	w2, #0xb86                 	// #2950
  4097ec:	bl	403030 <__assert_fail@plt>
  4097f0:	adrp	x3, 419000 <__fxstatat@plt+0x15f10>
  4097f4:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4097f8:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  4097fc:	add	x3, x3, #0xe30
  409800:	add	x1, x1, #0xd20
  409804:	add	x0, x0, #0xde0
  409808:	mov	w2, #0xb8b                 	// #2955
  40980c:	bl	403030 <__assert_fail@plt>
  409810:	stp	x29, x30, [sp, #-32]!
  409814:	mov	x29, sp
  409818:	stp	x19, x20, [sp, #16]
  40981c:	adrp	x19, 42f000 <__fxstatat@plt+0x2bf10>
  409820:	add	x19, x19, #0x420
  409824:	ldr	w20, [x19, #8]
  409828:	cmn	w20, #0x1
  40982c:	b.eq	409840 <__fxstatat@plt+0x6750>  // b.none
  409830:	mov	w0, w20
  409834:	ldp	x19, x20, [sp, #16]
  409838:	ldp	x29, x30, [sp], #32
  40983c:	ret
  409840:	mov	w0, #0x0                   	// #0
  409844:	bl	403000 <umask@plt>
  409848:	mov	w20, w0
  40984c:	str	w0, [x19, #8]
  409850:	bl	403000 <umask@plt>
  409854:	mov	w0, w20
  409858:	ldp	x19, x20, [sp, #16]
  40985c:	ldp	x29, x30, [sp], #32
  409860:	ret
  409864:	nop
  409868:	ldr	x0, [x0]
  40986c:	udiv	x2, x0, x1
  409870:	msub	x0, x2, x1, x0
  409874:	ret
  409878:	ldr	x3, [x0]
  40987c:	ldr	x2, [x1]
  409880:	cmp	x3, x2
  409884:	b.eq	409890 <__fxstatat@plt+0x67a0>  // b.none
  409888:	mov	w0, #0x0                   	// #0
  40988c:	ret
  409890:	ldr	x2, [x0, #8]
  409894:	ldr	x0, [x1, #8]
  409898:	cmp	x2, x0
  40989c:	cset	w0, eq  // eq = none
  4098a0:	ret
  4098a4:	nop
  4098a8:	stp	x29, x30, [sp, #-32]!
  4098ac:	mov	x29, sp
  4098b0:	str	x19, [sp, #16]
  4098b4:	mov	x19, x0
  4098b8:	ldr	x0, [x0, #16]
  4098bc:	bl	402e00 <free@plt>
  4098c0:	mov	x0, x19
  4098c4:	ldr	x19, [sp, #16]
  4098c8:	ldp	x29, x30, [sp], #32
  4098cc:	b	402e00 <free@plt>
  4098d0:	stp	x29, x30, [sp, #-64]!
  4098d4:	adrp	x4, 42f000 <__fxstatat@plt+0x2bf10>
  4098d8:	mov	x3, x0
  4098dc:	mov	x29, sp
  4098e0:	ldr	x0, [x4, #2336]
  4098e4:	mov	x2, x1
  4098e8:	add	x1, sp, #0x28
  4098ec:	stp	x3, x2, [sp, #40]
  4098f0:	str	xzr, [sp, #56]
  4098f4:	bl	40c788 <__fxstatat@plt+0x9698>
  4098f8:	cbz	x0, 409918 <__fxstatat@plt+0x6828>
  4098fc:	str	x19, [sp, #16]
  409900:	mov	x19, x0
  409904:	ldr	x0, [x0, #16]
  409908:	bl	402e00 <free@plt>
  40990c:	mov	x0, x19
  409910:	bl	402e00 <free@plt>
  409914:	ldr	x19, [sp, #16]
  409918:	ldp	x29, x30, [sp], #64
  40991c:	ret
  409920:	stp	x29, x30, [sp, #-48]!
  409924:	adrp	x4, 42f000 <__fxstatat@plt+0x2bf10>
  409928:	mov	x3, x0
  40992c:	mov	x29, sp
  409930:	ldr	x0, [x4, #2336]
  409934:	mov	x2, x1
  409938:	add	x1, sp, #0x18
  40993c:	stp	x3, x2, [sp, #24]
  409940:	bl	40bab8 <__fxstatat@plt+0x89c8>
  409944:	cbz	x0, 40994c <__fxstatat@plt+0x685c>
  409948:	ldr	x0, [x0, #16]
  40994c:	ldp	x29, x30, [sp], #48
  409950:	ret
  409954:	nop
  409958:	stp	x29, x30, [sp, #-48]!
  40995c:	mov	x29, sp
  409960:	stp	x19, x20, [sp, #16]
  409964:	mov	x20, x2
  409968:	stp	x21, x22, [sp, #32]
  40996c:	mov	x21, x1
  409970:	mov	x22, x0
  409974:	mov	x0, #0x18                  	// #24
  409978:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40997c:	mov	x19, x0
  409980:	mov	x0, x22
  409984:	bl	413860 <__fxstatat@plt+0x10770>
  409988:	mov	x2, x0
  40998c:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  409990:	mov	x1, x19
  409994:	stp	x21, x20, [x19]
  409998:	ldr	x0, [x0, #2336]
  40999c:	str	x2, [x19, #16]
  4099a0:	bl	40c570 <__fxstatat@plt+0x9480>
  4099a4:	cbz	x0, 4099dc <__fxstatat@plt+0x68ec>
  4099a8:	mov	x20, x0
  4099ac:	cmp	x19, x0
  4099b0:	mov	x0, #0x0                   	// #0
  4099b4:	b.eq	4099cc <__fxstatat@plt+0x68dc>  // b.none
  4099b8:	ldr	x0, [x19, #16]
  4099bc:	bl	402e00 <free@plt>
  4099c0:	mov	x0, x19
  4099c4:	bl	402e00 <free@plt>
  4099c8:	ldr	x0, [x20, #16]
  4099cc:	ldp	x19, x20, [sp, #16]
  4099d0:	ldp	x21, x22, [sp, #32]
  4099d4:	ldp	x29, x30, [sp], #48
  4099d8:	ret
  4099dc:	bl	4138a0 <__fxstatat@plt+0x107b0>
  4099e0:	stp	x29, x30, [sp, #-16]!
  4099e4:	mov	x1, #0x0                   	// #0
  4099e8:	adrp	x4, 409000 <__fxstatat@plt+0x5f10>
  4099ec:	mov	x29, sp
  4099f0:	add	x4, x4, #0x8a8
  4099f4:	adrp	x3, 409000 <__fxstatat@plt+0x5f10>
  4099f8:	adrp	x2, 409000 <__fxstatat@plt+0x5f10>
  4099fc:	add	x3, x3, #0x878
  409a00:	add	x2, x2, #0x868
  409a04:	mov	x0, #0x67                  	// #103
  409a08:	bl	40bd98 <__fxstatat@plt+0x8ca8>
  409a0c:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  409a10:	str	x0, [x1, #2336]
  409a14:	cbz	x0, 409a20 <__fxstatat@plt+0x6930>
  409a18:	ldp	x29, x30, [sp], #16
  409a1c:	ret
  409a20:	bl	4138a0 <__fxstatat@plt+0x107b0>
  409a24:	nop
  409a28:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  409a2c:	ldr	x0, [x0, #2336]
  409a30:	b	40c090 <__fxstatat@plt+0x8fa0>
  409a34:	nop
  409a38:	mov	w2, #0x1                   	// #1
  409a3c:	str	w0, [x1]
  409a40:	str	xzr, [x1, #8]
  409a44:	str	w2, [x1, #16]
  409a48:	str	xzr, [x1, #24]
  409a4c:	strh	wzr, [x1, #32]
  409a50:	str	xzr, [x1, #40]
  409a54:	ret
  409a58:	mov	x12, #0x1040                	// #4160
  409a5c:	sub	sp, sp, x12
  409a60:	stp	x29, x30, [sp]
  409a64:	mov	x29, sp
  409a68:	stp	x19, x20, [sp, #16]
  409a6c:	mov	w20, #0x18                  	// #24
  409a70:	ldr	x19, [x0, #40]
  409a74:	stp	x21, x22, [sp, #32]
  409a78:	mov	x21, #0x660b                	// #26123
  409a7c:	stp	x23, x24, [sp, #48]
  409a80:	mov	x23, x0
  409a84:	mov	x24, #0x0                   	// #0
  409a88:	mov	w22, #0x48                  	// #72
  409a8c:	movk	x21, #0xc020, lsl #16
  409a90:	mov	x2, #0x1000                	// #4096
  409a94:	mov	w1, #0x0                   	// #0
  409a98:	add	x0, sp, #0x40
  409a9c:	bl	402bd0 <memset@plt>
  409aa0:	ldr	x3, [x23, #8]
  409aa4:	str	x3, [sp, #64]
  409aa8:	ldr	w4, [x23, #16]
  409aac:	add	x2, sp, #0x40
  409ab0:	ldr	w0, [x23]
  409ab4:	mvn	x3, x3
  409ab8:	mov	x1, x21
  409abc:	str	x3, [sp, #72]
  409ac0:	str	w4, [sp, #80]
  409ac4:	str	w22, [sp, #88]
  409ac8:	bl	4030c0 <ioctl@plt>
  409acc:	tbnz	w0, #31, 409c24 <__fxstatat@plt+0x6b34>
  409ad0:	ldr	w0, [sp, #84]
  409ad4:	cbz	w0, 409cc8 <__fxstatat@plt+0x6bd8>
  409ad8:	ldr	x1, [x23, #24]
  409adc:	mov	w0, w0
  409ae0:	mvn	x2, x0
  409ae4:	cmp	x1, x2
  409ae8:	b.hi	409d04 <__fxstatat@plt+0x6c14>  // b.pmore
  409aec:	add	x1, x1, x0
  409af0:	mov	x2, #0x18                  	// #24
  409af4:	ldr	x0, [x23, #40]
  409af8:	str	x1, [x23, #24]
  409afc:	umulh	x3, x1, x2
  409b00:	mul	x2, x1, x2
  409b04:	sub	x19, x19, x0
  409b08:	cmp	x3, #0x0
  409b0c:	cset	x3, ne  // ne = any
  409b10:	tbnz	x2, #63, 409d00 <__fxstatat@plt+0x6c10>
  409b14:	cbnz	x3, 409d00 <__fxstatat@plt+0x6c10>
  409b18:	add	x1, x1, x1, lsl #1
  409b1c:	lsl	x1, x1, #3
  409b20:	bl	413708 <__fxstatat@plt+0x10618>
  409b24:	ldr	w9, [sp, #84]
  409b28:	add	x19, x0, x19
  409b2c:	str	x0, [x23, #40]
  409b30:	cbz	w9, 409bac <__fxstatat@plt+0x6abc>
  409b34:	add	x7, sp, #0x60
  409b38:	mov	w3, #0x0                   	// #0
  409b3c:	mov	w11, #0x38                  	// #56
  409b40:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  409b44:	umull	x4, w3, w11
  409b48:	add	x6, x7, x4
  409b4c:	ldr	x1, [x7, x4]
  409b50:	ldr	x5, [x6, #16]
  409b54:	sub	x2, x10, x5
  409b58:	cmp	x1, x2
  409b5c:	b.hi	409ce0 <__fxstatat@plt+0x6bf0>  // b.pmore
  409b60:	cbz	w24, 409bf4 <__fxstatat@plt+0x6b04>
  409b64:	ldp	x2, x12, [x19]
  409b68:	ldr	w8, [x6, #40]
  409b6c:	ldr	w14, [x19, #16]
  409b70:	and	w13, w8, #0xfffffffe
  409b74:	cmp	w14, w13
  409b78:	add	x2, x12, x2
  409b7c:	b.eq	409c4c <__fxstatat@plt+0x6b5c>  // b.none
  409b80:	cmp	x1, x2
  409b84:	b.cs	409c04 <__fxstatat@plt+0x6b14>  // b.hs, b.nlast
  409b88:	sub	x8, x2, x1
  409b8c:	cmp	x5, x8
  409b90:	b.hi	409c24 <__fxstatat@plt+0x6b34>  // b.pmore
  409b94:	add	x1, x1, x5
  409b98:	str	x2, [x7, x4]
  409b9c:	sub	x1, x1, x2
  409ba0:	str	x1, [x6, #16]
  409ba4:	cmp	w3, w9
  409ba8:	b.cc	409b44 <__fxstatat@plt+0x6a54>  // b.lo, b.ul, b.last
  409bac:	ldr	w1, [x19, #16]
  409bb0:	tbnz	w1, #0, 409cb4 <__fxstatat@plt+0x6bc4>
  409bb4:	ldrb	w1, [x23, #33]
  409bb8:	cmp	w24, #0x48
  409bbc:	b.ls	409c90 <__fxstatat@plt+0x6ba0>  // b.plast
  409bc0:	cbnz	w1, 409cbc <__fxstatat@plt+0x6bcc>
  409bc4:	sub	w4, w24, #0x1
  409bc8:	mov	x2, #0xffffffffffffffe8    	// #-24
  409bcc:	mov	w3, #0x18                  	// #24
  409bd0:	umaddl	x1, w4, w3, x2
  409bd4:	add	x2, x0, x1
  409bd8:	ldr	x0, [x0, x1]
  409bdc:	ldr	x1, [x2, #8]
  409be0:	str	x4, [x23, #24]
  409be4:	add	x0, x0, x1
  409be8:	str	x0, [x23, #8]
  409bec:	mov	w0, #0x1                   	// #1
  409bf0:	b	409c30 <__fxstatat@plt+0x6b40>
  409bf4:	ldr	x2, [x23, #8]
  409bf8:	cmp	x1, x2
  409bfc:	b.cc	409b88 <__fxstatat@plt+0x6a98>  // b.lo, b.ul, b.last
  409c00:	ldr	w8, [x6, #40]
  409c04:	umull	x2, w24, w20
  409c08:	add	w3, w3, #0x1
  409c0c:	add	w24, w24, #0x1
  409c10:	add	x19, x0, x2
  409c14:	str	x1, [x0, x2]
  409c18:	str	x5, [x19, #8]
  409c1c:	str	w8, [x19, #16]
  409c20:	b	409ba4 <__fxstatat@plt+0x6ab4>
  409c24:	ldr	x0, [x23, #8]
  409c28:	cbz	x0, 409c68 <__fxstatat@plt+0x6b78>
  409c2c:	mov	w0, #0x0                   	// #0
  409c30:	mov	x12, #0x1040                	// #4160
  409c34:	ldp	x29, x30, [sp]
  409c38:	ldp	x19, x20, [sp, #16]
  409c3c:	ldp	x21, x22, [sp, #32]
  409c40:	ldp	x23, x24, [sp, #48]
  409c44:	add	sp, sp, x12
  409c48:	ret
  409c4c:	cmp	x1, x2
  409c50:	b.ne	409b80 <__fxstatat@plt+0x6a90>  // b.any
  409c54:	add	x1, x12, x5
  409c58:	add	w3, w3, #0x1
  409c5c:	str	x1, [x19, #8]
  409c60:	str	w8, [x19, #16]
  409c64:	b	409ba4 <__fxstatat@plt+0x6ab4>
  409c68:	mov	w1, #0x1                   	// #1
  409c6c:	strb	w1, [x23, #32]
  409c70:	mov	w0, #0x0                   	// #0
  409c74:	mov	x12, #0x1040                	// #4160
  409c78:	ldp	x29, x30, [sp]
  409c7c:	ldp	x19, x20, [sp, #16]
  409c80:	ldp	x21, x22, [sp, #32]
  409c84:	ldp	x23, x24, [sp, #48]
  409c88:	add	sp, sp, x12
  409c8c:	ret
  409c90:	mov	w0, w24
  409c94:	str	x0, [x23, #24]
  409c98:	cbnz	w1, 409bec <__fxstatat@plt+0x6afc>
  409c9c:	ldp	x0, x1, [x19]
  409ca0:	add	x0, x0, x1
  409ca4:	str	x0, [x23, #8]
  409ca8:	b.ne	409a90 <__fxstatat@plt+0x69a0>  // b.any
  409cac:	mov	w0, #0x1                   	// #1
  409cb0:	b	409c30 <__fxstatat@plt+0x6b40>
  409cb4:	mov	w0, #0x1                   	// #1
  409cb8:	strb	w0, [x23, #33]
  409cbc:	mov	w0, #0x1                   	// #1
  409cc0:	str	x24, [x23, #24]
  409cc4:	b	409c30 <__fxstatat@plt+0x6b40>
  409cc8:	ldr	x0, [x23, #8]
  409ccc:	mov	w1, #0x1                   	// #1
  409cd0:	strb	w1, [x23, #33]
  409cd4:	cmp	x0, #0x0
  409cd8:	cset	w0, ne  // ne = any
  409cdc:	b	409c30 <__fxstatat@plt+0x6b40>
  409ce0:	adrp	x3, 419000 <__fxstatat@plt+0x15f10>
  409ce4:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  409ce8:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  409cec:	add	x3, x3, #0xed0
  409cf0:	add	x1, x1, #0xe40
  409cf4:	add	x0, x0, #0xe90
  409cf8:	mov	w2, #0x8c                  	// #140
  409cfc:	bl	403030 <__assert_fail@plt>
  409d00:	bl	4138a0 <__fxstatat@plt+0x107b0>
  409d04:	adrp	x3, 419000 <__fxstatat@plt+0x15f10>
  409d08:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  409d0c:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  409d10:	add	x3, x3, #0xed0
  409d14:	add	x1, x1, #0xe40
  409d18:	add	x0, x0, #0xe58
  409d1c:	mov	w2, #0x7e                  	// #126
  409d20:	bl	403030 <__assert_fail@plt>
  409d24:	nop
  409d28:	mov	x4, x1
  409d2c:	ldr	w2, [x1, #16]
  409d30:	mov	x3, x0
  409d34:	ldr	w0, [x1]
  409d38:	ldr	x1, [x1, #8]
  409d3c:	ldr	w4, [x4, #20]
  409d40:	b	4029b0 <linkat@plt>
  409d44:	nop
  409d48:	mov	x2, x0
  409d4c:	ldr	x0, [x1]
  409d50:	ldr	w1, [x1, #8]
  409d54:	b	402fd0 <symlinkat@plt>
  409d58:	stp	x29, x30, [sp, #-368]!
  409d5c:	mov	x29, sp
  409d60:	stp	x19, x20, [sp, #16]
  409d64:	mov	x20, x3
  409d68:	stp	x21, x22, [sp, #32]
  409d6c:	and	w22, w5, #0xff
  409d70:	mov	w21, w2
  409d74:	stp	x23, x24, [sp, #48]
  409d78:	mov	x24, x1
  409d7c:	mov	w23, w4
  409d80:	stp	x25, x26, [sp, #64]
  409d84:	mov	w25, w0
  409d88:	tbnz	w6, #31, 409e54 <__fxstatat@plt+0x6d64>
  409d8c:	cmp	w6, #0x11
  409d90:	eor	w22, w22, #0x1
  409d94:	cset	w5, ne  // ne = any
  409d98:	mov	w19, w6
  409d9c:	orr	w22, w5, w22
  409da0:	cbnz	w22, 409e38 <__fxstatat@plt+0x6d48>
  409da4:	mov	x0, x20
  409da8:	bl	40ae00 <__fxstatat@plt+0x7d10>
  409dac:	sub	x19, x0, x20
  409db0:	add	x0, x19, #0x9
  409db4:	cmp	x0, #0x100
  409db8:	b.ls	409e6c <__fxstatat@plt+0x6d7c>  // b.plast
  409dbc:	bl	402b00 <malloc@plt>
  409dc0:	mov	x22, x0
  409dc4:	cbz	x0, 409e78 <__fxstatat@plt+0x6d88>
  409dc8:	add	x26, sp, #0x70
  409dcc:	mov	x2, x19
  409dd0:	mov	x1, x20
  409dd4:	mov	x0, x22
  409dd8:	bl	402e60 <mempcpy@plt>
  409ddc:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  409de0:	add	x1, x1, #0xee8
  409de4:	adrp	x3, 409000 <__fxstatat@plt+0x5f10>
  409de8:	add	x2, sp, #0x58
  409dec:	add	x3, x3, #0xd28
  409df0:	mov	x4, #0x6                   	// #6
  409df4:	ldr	x5, [x1]
  409df8:	str	x5, [x0]
  409dfc:	ldrb	w5, [x1, #8]
  409e00:	mov	w1, #0x0                   	// #0
  409e04:	strb	w5, [x0, #8]
  409e08:	mov	x0, x22
  409e0c:	str	w25, [sp, #88]
  409e10:	str	x24, [sp, #96]
  409e14:	stp	w21, w23, [sp, #104]
  409e18:	bl	410af8 <__fxstatat@plt+0xda08>
  409e1c:	cbz	w0, 409e9c <__fxstatat@plt+0x6dac>
  409e20:	bl	403040 <__errno_location@plt>
  409e24:	ldr	w19, [x0]
  409e28:	cmp	x22, x26
  409e2c:	b.eq	409e38 <__fxstatat@plt+0x6d48>  // b.none
  409e30:	mov	x0, x22
  409e34:	bl	402e00 <free@plt>
  409e38:	mov	w0, w19
  409e3c:	ldp	x19, x20, [sp, #16]
  409e40:	ldp	x21, x22, [sp, #32]
  409e44:	ldp	x23, x24, [sp, #48]
  409e48:	ldp	x25, x26, [sp, #64]
  409e4c:	ldp	x29, x30, [sp], #368
  409e50:	ret
  409e54:	bl	4029b0 <linkat@plt>
  409e58:	mov	w19, w0
  409e5c:	cbz	w0, 409e38 <__fxstatat@plt+0x6d48>
  409e60:	bl	403040 <__errno_location@plt>
  409e64:	ldr	w6, [x0]
  409e68:	b	409d8c <__fxstatat@plt+0x6c9c>
  409e6c:	add	x26, sp, #0x70
  409e70:	mov	x22, x26
  409e74:	b	409dcc <__fxstatat@plt+0x6cdc>
  409e78:	bl	403040 <__errno_location@plt>
  409e7c:	ldr	w19, [x0]
  409e80:	ldp	x21, x22, [sp, #32]
  409e84:	mov	w0, w19
  409e88:	ldp	x19, x20, [sp, #16]
  409e8c:	ldp	x23, x24, [sp, #48]
  409e90:	ldp	x25, x26, [sp, #64]
  409e94:	ldp	x29, x30, [sp], #368
  409e98:	ret
  409e9c:	mov	x3, x20
  409ea0:	mov	w2, w21
  409ea4:	mov	x1, x22
  409ea8:	mov	w0, w21
  409eac:	mov	w19, #0xffffffff            	// #-1
  409eb0:	bl	402e50 <renameat@plt>
  409eb4:	cbz	w0, 409ec0 <__fxstatat@plt+0x6dd0>
  409eb8:	bl	403040 <__errno_location@plt>
  409ebc:	ldr	w19, [x0]
  409ec0:	mov	w0, w21
  409ec4:	mov	x1, x22
  409ec8:	mov	w2, #0x0                   	// #0
  409ecc:	bl	402a00 <unlinkat@plt>
  409ed0:	b	409e28 <__fxstatat@plt+0x6d38>
  409ed4:	nop
  409ed8:	stp	x29, x30, [sp, #-336]!
  409edc:	mov	x29, sp
  409ee0:	stp	x19, x20, [sp, #16]
  409ee4:	mov	x20, x2
  409ee8:	stp	x21, x22, [sp, #32]
  409eec:	and	w21, w3, #0xff
  409ef0:	mov	w22, w1
  409ef4:	stp	x23, x24, [sp, #48]
  409ef8:	mov	x23, x0
  409efc:	tbnz	w4, #31, 409fc0 <__fxstatat@plt+0x6ed0>
  409f00:	cmp	w4, #0x11
  409f04:	eor	w21, w21, #0x1
  409f08:	cset	w3, ne  // ne = any
  409f0c:	mov	w19, w4
  409f10:	orr	w21, w3, w21
  409f14:	cbnz	w21, 409fa8 <__fxstatat@plt+0x6eb8>
  409f18:	mov	x0, x20
  409f1c:	bl	40ae00 <__fxstatat@plt+0x7d10>
  409f20:	sub	x19, x0, x20
  409f24:	add	x0, x19, #0x9
  409f28:	cmp	x0, #0x100
  409f2c:	b.ls	409fd8 <__fxstatat@plt+0x6ee8>  // b.plast
  409f30:	bl	402b00 <malloc@plt>
  409f34:	mov	x21, x0
  409f38:	cbz	x0, 409fe4 <__fxstatat@plt+0x6ef4>
  409f3c:	add	x24, sp, #0x50
  409f40:	mov	x2, x19
  409f44:	mov	x1, x20
  409f48:	mov	x0, x21
  409f4c:	bl	402e60 <mempcpy@plt>
  409f50:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  409f54:	add	x1, x1, #0xee8
  409f58:	adrp	x3, 409000 <__fxstatat@plt+0x5f10>
  409f5c:	add	x2, sp, #0x40
  409f60:	add	x3, x3, #0xd48
  409f64:	mov	x4, #0x6                   	// #6
  409f68:	ldr	x5, [x1]
  409f6c:	str	x5, [x0]
  409f70:	ldrb	w5, [x1, #8]
  409f74:	mov	w1, #0x0                   	// #0
  409f78:	strb	w5, [x0, #8]
  409f7c:	mov	x0, x21
  409f80:	str	x23, [sp, #64]
  409f84:	str	w22, [sp, #72]
  409f88:	bl	410af8 <__fxstatat@plt+0xda08>
  409f8c:	cbz	w0, 40a004 <__fxstatat@plt+0x6f14>
  409f90:	bl	403040 <__errno_location@plt>
  409f94:	ldr	w19, [x0]
  409f98:	cmp	x21, x24
  409f9c:	b.eq	409fa8 <__fxstatat@plt+0x6eb8>  // b.none
  409fa0:	mov	x0, x21
  409fa4:	bl	402e00 <free@plt>
  409fa8:	mov	w0, w19
  409fac:	ldp	x19, x20, [sp, #16]
  409fb0:	ldp	x21, x22, [sp, #32]
  409fb4:	ldp	x23, x24, [sp, #48]
  409fb8:	ldp	x29, x30, [sp], #336
  409fbc:	ret
  409fc0:	bl	402fd0 <symlinkat@plt>
  409fc4:	mov	w19, w0
  409fc8:	cbz	w0, 409fa8 <__fxstatat@plt+0x6eb8>
  409fcc:	bl	403040 <__errno_location@plt>
  409fd0:	ldr	w4, [x0]
  409fd4:	b	409f00 <__fxstatat@plt+0x6e10>
  409fd8:	add	x24, sp, #0x50
  409fdc:	mov	x21, x24
  409fe0:	b	409f40 <__fxstatat@plt+0x6e50>
  409fe4:	bl	403040 <__errno_location@plt>
  409fe8:	ldr	w19, [x0]
  409fec:	ldp	x21, x22, [sp, #32]
  409ff0:	mov	w0, w19
  409ff4:	ldp	x19, x20, [sp, #16]
  409ff8:	ldp	x23, x24, [sp, #48]
  409ffc:	ldp	x29, x30, [sp], #336
  40a000:	ret
  40a004:	mov	x3, x20
  40a008:	mov	w2, w22
  40a00c:	mov	x1, x21
  40a010:	mov	w0, w22
  40a014:	mov	w19, #0xffffffff            	// #-1
  40a018:	bl	402e50 <renameat@plt>
  40a01c:	cbz	w0, 409f98 <__fxstatat@plt+0x6ea8>
  40a020:	bl	403040 <__errno_location@plt>
  40a024:	mov	x3, x0
  40a028:	mov	x1, x21
  40a02c:	mov	w0, w22
  40a030:	mov	w2, #0x0                   	// #0
  40a034:	ldr	w19, [x3]
  40a038:	bl	402a00 <unlinkat@plt>
  40a03c:	b	409f98 <__fxstatat@plt+0x6ea8>
  40a040:	stp	x29, x30, [sp, #-48]!
  40a044:	mov	x29, sp
  40a048:	stp	x19, x20, [sp, #16]
  40a04c:	mov	x20, x2
  40a050:	str	x21, [sp, #32]
  40a054:	mov	x21, x0
  40a058:	bl	40cb78 <__fxstatat@plt+0x9a88>
  40a05c:	mov	w19, w0
  40a060:	cmn	w0, #0x2
  40a064:	b.eq	40a0c8 <__fxstatat@plt+0x6fd8>  // b.none
  40a068:	cmn	w0, #0x1
  40a06c:	b.ne	40a0b4 <__fxstatat@plt+0x6fc4>  // b.any
  40a070:	bl	403040 <__errno_location@plt>
  40a074:	mov	x3, x0
  40a078:	mov	w2, #0x5                   	// #5
  40a07c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40a080:	mov	x0, #0x0                   	// #0
  40a084:	add	x1, x1, #0xba0
  40a088:	ldr	w21, [x3]
  40a08c:	bl	402f90 <dcgettext@plt>
  40a090:	mov	x2, x0
  40a094:	mov	x0, x20
  40a098:	mov	x20, x2
  40a09c:	bl	40fe00 <__fxstatat@plt+0xcd10>
  40a0a0:	mov	x3, x0
  40a0a4:	mov	x2, x20
  40a0a8:	mov	w1, w21
  40a0ac:	mov	w0, #0x0                   	// #0
  40a0b0:	bl	402950 <error@plt>
  40a0b4:	mov	w0, w19
  40a0b8:	ldp	x19, x20, [sp, #16]
  40a0bc:	ldr	x21, [sp, #32]
  40a0c0:	ldp	x29, x30, [sp], #48
  40a0c4:	ret
  40a0c8:	bl	403040 <__errno_location@plt>
  40a0cc:	mov	x1, x0
  40a0d0:	mov	x0, x21
  40a0d4:	ldr	w20, [x1]
  40a0d8:	bl	40fe00 <__fxstatat@plt+0xcd10>
  40a0dc:	adrp	x2, 419000 <__fxstatat@plt+0x15f10>
  40a0e0:	mov	x3, x0
  40a0e4:	mov	w1, w20
  40a0e8:	add	x2, x2, #0x7a0
  40a0ec:	mov	w0, #0x0                   	// #0
  40a0f0:	bl	402950 <error@plt>
  40a0f4:	mov	w0, w19
  40a0f8:	ldp	x19, x20, [sp, #16]
  40a0fc:	ldr	x21, [sp, #32]
  40a100:	ldp	x29, x30, [sp], #48
  40a104:	ret
  40a108:	stp	x29, x30, [sp, #-48]!
  40a10c:	mov	x29, sp
  40a110:	stp	x19, x20, [sp, #16]
  40a114:	mov	x20, x0
  40a118:	bl	40cbd0 <__fxstatat@plt+0x9ae0>
  40a11c:	mov	w19, w0
  40a120:	cbnz	w0, 40a134 <__fxstatat@plt+0x7044>
  40a124:	mov	w0, w19
  40a128:	ldp	x19, x20, [sp, #16]
  40a12c:	ldp	x29, x30, [sp], #48
  40a130:	ret
  40a134:	str	x21, [sp, #32]
  40a138:	bl	403040 <__errno_location@plt>
  40a13c:	mov	x3, x0
  40a140:	mov	w2, #0x5                   	// #5
  40a144:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40a148:	mov	x0, #0x0                   	// #0
  40a14c:	add	x1, x1, #0x9c0
  40a150:	ldr	w21, [x3]
  40a154:	bl	402f90 <dcgettext@plt>
  40a158:	mov	x2, x0
  40a15c:	mov	x0, x20
  40a160:	mov	x20, x2
  40a164:	bl	40fe00 <__fxstatat@plt+0xcd10>
  40a168:	mov	x3, x0
  40a16c:	mov	x2, x20
  40a170:	mov	w1, w21
  40a174:	mov	w0, #0x0                   	// #0
  40a178:	bl	402950 <error@plt>
  40a17c:	mov	w0, w19
  40a180:	ldp	x19, x20, [sp, #16]
  40a184:	ldr	x21, [sp, #32]
  40a188:	ldp	x29, x30, [sp], #48
  40a18c:	ret
  40a190:	stp	x29, x30, [sp, #-64]!
  40a194:	cmp	x1, #0x401
  40a198:	mov	x29, sp
  40a19c:	stp	x19, x20, [sp, #16]
  40a1a0:	mov	x19, #0x401                 	// #1025
  40a1a4:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  40a1a8:	stp	x21, x22, [sp, #32]
  40a1ac:	mov	x22, x0
  40a1b0:	stp	x23, x24, [sp, #48]
  40a1b4:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  40a1b8:	mov	x24, #0x7ffffffffffffffe    	// #9223372036854775806
  40a1bc:	nop
  40a1c0:	mov	x0, x19
  40a1c4:	bl	402b00 <malloc@plt>
  40a1c8:	mov	x20, x0
  40a1cc:	mov	x2, x19
  40a1d0:	mov	x0, x22
  40a1d4:	mov	x1, x20
  40a1d8:	cbz	x20, 40a220 <__fxstatat@plt+0x7130>
  40a1dc:	bl	4029c0 <readlink@plt>
  40a1e0:	mov	x21, x0
  40a1e4:	tbnz	x0, #63, 40a26c <__fxstatat@plt+0x717c>
  40a1e8:	mov	x0, x20
  40a1ec:	cmp	x19, x21
  40a1f0:	b.hi	40a2a0 <__fxstatat@plt+0x71b0>  // b.pmore
  40a1f4:	bl	402e00 <free@plt>
  40a1f8:	cmp	x19, x23
  40a1fc:	b.hi	40a238 <__fxstatat@plt+0x7148>  // b.pmore
  40a200:	lsl	x19, x19, #1
  40a204:	mov	x0, x19
  40a208:	bl	402b00 <malloc@plt>
  40a20c:	mov	x20, x0
  40a210:	mov	x2, x19
  40a214:	mov	x0, x22
  40a218:	mov	x1, x20
  40a21c:	cbnz	x20, 40a1dc <__fxstatat@plt+0x70ec>
  40a220:	mov	x0, x20
  40a224:	ldp	x19, x20, [sp, #16]
  40a228:	ldp	x21, x22, [sp, #32]
  40a22c:	ldp	x23, x24, [sp, #48]
  40a230:	ldp	x29, x30, [sp], #64
  40a234:	ret
  40a238:	cmp	x19, x24
  40a23c:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  40a240:	b.ls	40a1c0 <__fxstatat@plt+0x70d0>  // b.plast
  40a244:	bl	403040 <__errno_location@plt>
  40a248:	mov	x20, #0x0                   	// #0
  40a24c:	mov	w1, #0xc                   	// #12
  40a250:	str	w1, [x0]
  40a254:	mov	x0, x20
  40a258:	ldp	x19, x20, [sp, #16]
  40a25c:	ldp	x21, x22, [sp, #32]
  40a260:	ldp	x23, x24, [sp, #48]
  40a264:	ldp	x29, x30, [sp], #64
  40a268:	ret
  40a26c:	bl	403040 <__errno_location@plt>
  40a270:	ldr	w0, [x0]
  40a274:	cmp	w0, #0x22
  40a278:	b.eq	40a1e8 <__fxstatat@plt+0x70f8>  // b.none
  40a27c:	mov	x0, x20
  40a280:	mov	x20, #0x0                   	// #0
  40a284:	bl	402e00 <free@plt>
  40a288:	mov	x0, x20
  40a28c:	ldp	x19, x20, [sp, #16]
  40a290:	ldp	x21, x22, [sp, #32]
  40a294:	ldp	x23, x24, [sp, #48]
  40a298:	ldp	x29, x30, [sp], #64
  40a29c:	ret
  40a2a0:	strb	wzr, [x20, x21]
  40a2a4:	mov	x0, x20
  40a2a8:	ldp	x19, x20, [sp, #16]
  40a2ac:	ldp	x21, x22, [sp, #32]
  40a2b0:	ldp	x23, x24, [sp, #48]
  40a2b4:	ldp	x29, x30, [sp], #64
  40a2b8:	ret
  40a2bc:	nop
  40a2c0:	stp	x29, x30, [sp, #-32]!
  40a2c4:	mov	x29, sp
  40a2c8:	str	x19, [sp, #16]
  40a2cc:	mov	x19, x0
  40a2d0:	cbz	x0, 40a31c <__fxstatat@plt+0x722c>
  40a2d4:	ldrb	w0, [x19]
  40a2d8:	cbnz	w0, 40a2f8 <__fxstatat@plt+0x7208>
  40a2dc:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40a2e0:	adrp	x19, 419000 <__fxstatat@plt+0x15f10>
  40a2e4:	add	x19, x19, #0xf00
  40a2e8:	str	x19, [x0, #2344]
  40a2ec:	ldr	x19, [sp, #16]
  40a2f0:	ldp	x29, x30, [sp], #32
  40a2f4:	ret
  40a2f8:	mov	x0, x19
  40a2fc:	bl	40ae00 <__fxstatat@plt+0x7d10>
  40a300:	cmp	x19, x0
  40a304:	b.ne	40a2dc <__fxstatat@plt+0x71ec>  // b.any
  40a308:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40a30c:	str	x19, [x0, #2344]
  40a310:	ldr	x19, [sp, #16]
  40a314:	ldp	x29, x30, [sp], #32
  40a318:	ret
  40a31c:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  40a320:	add	x0, x0, #0xf08
  40a324:	bl	403050 <getenv@plt>
  40a328:	mov	x19, x0
  40a32c:	cbz	x0, 40a2dc <__fxstatat@plt+0x71ec>
  40a330:	b	40a2d4 <__fxstatat@plt+0x71e4>
  40a334:	nop
  40a338:	stp	x29, x30, [sp, #-208]!
  40a33c:	mov	x29, sp
  40a340:	stp	x23, x24, [sp, #48]
  40a344:	mov	x23, x1
  40a348:	str	w0, [sp, #188]
  40a34c:	and	w0, w3, #0xff
  40a350:	stp	x19, x20, [sp, #16]
  40a354:	stp	x21, x22, [sp, #32]
  40a358:	stp	x25, x26, [sp, #64]
  40a35c:	mov	w25, w2
  40a360:	str	w0, [sp, #184]
  40a364:	mov	x0, x1
  40a368:	bl	40ae00 <__fxstatat@plt+0x7d10>
  40a36c:	sub	x21, x0, x23
  40a370:	bl	402920 <strlen@plt>
  40a374:	add	x24, x21, x0
  40a378:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  40a37c:	ldr	x1, [x1, #2344]
  40a380:	cbz	x1, 40a880 <__fxstatat@plt+0x7790>
  40a384:	mov	x0, x1
  40a388:	bl	402920 <strlen@plt>
  40a38c:	add	x0, x0, #0x1
  40a390:	mov	x1, #0x9                   	// #9
  40a394:	cmp	x0, x1
  40a398:	add	x2, x24, #0x1
  40a39c:	csel	x1, x0, x1, cs  // cs = hs, nlast
  40a3a0:	str	x2, [sp, #120]
  40a3a4:	str	x0, [sp, #176]
  40a3a8:	add	x0, x1, x2
  40a3ac:	str	x0, [sp, #152]
  40a3b0:	bl	402b00 <malloc@plt>
  40a3b4:	mov	x19, x0
  40a3b8:	cbz	x0, 40a664 <__fxstatat@plt+0x7574>
  40a3bc:	add	x0, x24, #0x4
  40a3c0:	mov	x22, #0x0                   	// #0
  40a3c4:	stp	x27, x28, [sp, #80]
  40a3c8:	str	xzr, [sp, #144]
  40a3cc:	str	x0, [sp, #160]
  40a3d0:	mov	w0, #0xffffffff            	// #-1
  40a3d4:	str	w0, [sp, #204]
  40a3d8:	ldr	x2, [sp, #120]
  40a3dc:	mov	x1, x23
  40a3e0:	mov	x0, x19
  40a3e4:	bl	4028f0 <memcpy@plt>
  40a3e8:	cmp	w25, #0x1
  40a3ec:	b.eq	40a680 <__fxstatat@plt+0x7590>  // b.none
  40a3f0:	add	x27, x19, x21
  40a3f4:	mov	x0, x27
  40a3f8:	bl	40ae58 <__fxstatat@plt+0x7d68>
  40a3fc:	mov	x20, x0
  40a400:	cbz	x22, 40a750 <__fxstatat@plt+0x7660>
  40a404:	mov	x0, x22
  40a408:	bl	402db0 <rewinddir@plt>
  40a40c:	ldr	x0, [sp, #152]
  40a410:	str	x0, [sp, #104]
  40a414:	add	x0, x20, #0x4
  40a418:	add	x20, x20, #0x2
  40a41c:	mov	x27, #0x1                   	// #1
  40a420:	mov	w26, #0x2                   	// #2
  40a424:	str	x0, [sp, #112]
  40a428:	mov	x0, x22
  40a42c:	bl	402c20 <readdir@plt>
  40a430:	cbz	x0, 40a5e0 <__fxstatat@plt+0x74f0>
  40a434:	add	x28, x0, #0x13
  40a438:	mov	x0, x28
  40a43c:	bl	402920 <strlen@plt>
  40a440:	ldr	x1, [sp, #112]
  40a444:	cmp	x0, x1
  40a448:	b.cc	40a428 <__fxstatat@plt+0x7338>  // b.lo, b.ul, b.last
  40a44c:	mov	x2, x20
  40a450:	mov	x1, x28
  40a454:	add	x0, x19, x21
  40a458:	bl	402d50 <memcmp@plt>
  40a45c:	cbnz	w0, 40a428 <__fxstatat@plt+0x7338>
  40a460:	ldrb	w2, [x28, x20]
  40a464:	add	x3, x28, x20
  40a468:	sub	w0, w2, #0x31
  40a46c:	and	w0, w0, #0xff
  40a470:	cmp	w0, #0x8
  40a474:	b.hi	40a428 <__fxstatat@plt+0x7338>  // b.pmore
  40a478:	ldrb	w0, [x3, #1]
  40a47c:	cmp	w2, #0x39
  40a480:	cset	w5, eq  // eq = none
  40a484:	mov	x4, #0x1                   	// #1
  40a488:	sub	w1, w0, #0x30
  40a48c:	cmp	w1, #0x9
  40a490:	b.hi	40a4b4 <__fxstatat@plt+0x73c4>  // b.pmore
  40a494:	nop
  40a498:	add	x4, x4, #0x1
  40a49c:	cmp	w0, #0x39
  40a4a0:	csel	w5, w5, wzr, eq  // eq = none
  40a4a4:	ldrb	w0, [x3, x4]
  40a4a8:	sub	w1, w0, #0x30
  40a4ac:	cmp	w1, #0x9
  40a4b0:	b.ls	40a498 <__fxstatat@plt+0x73a8>  // b.plast
  40a4b4:	cmp	w0, #0x7e
  40a4b8:	b.ne	40a428 <__fxstatat@plt+0x7338>  // b.any
  40a4bc:	add	x0, x3, x4
  40a4c0:	ldrb	w0, [x0, #1]
  40a4c4:	cbnz	w0, 40a428 <__fxstatat@plt+0x7338>
  40a4c8:	cmp	x27, x4
  40a4cc:	b.cc	40a508 <__fxstatat@plt+0x7418>  // b.lo, b.ul, b.last
  40a4d0:	str	x4, [sp, #128]
  40a4d4:	str	w5, [sp, #136]
  40a4d8:	b.ne	40a428 <__fxstatat@plt+0x7338>  // b.any
  40a4dc:	add	x0, x24, #0x2
  40a4e0:	mov	x1, x3
  40a4e4:	mov	x2, x27
  40a4e8:	add	x0, x19, x0
  40a4ec:	str	x3, [sp, #168]
  40a4f0:	bl	402d50 <memcmp@plt>
  40a4f4:	ldr	w5, [sp, #136]
  40a4f8:	cmp	w0, #0x0
  40a4fc:	ldr	x4, [sp, #128]
  40a500:	ldr	x3, [sp, #168]
  40a504:	b.gt	40a428 <__fxstatat@plt+0x7338>
  40a508:	ldr	x0, [sp, #160]
  40a50c:	and	x6, x5, #0xff
  40a510:	ldr	x1, [sp, #104]
  40a514:	add	x27, x6, x4
  40a518:	add	x0, x0, x27
  40a51c:	mov	w26, w5
  40a520:	cmp	x0, x1
  40a524:	b.ls	40a824 <__fxstatat@plt+0x7734>  // b.plast
  40a528:	cmp	x0, #0x0
  40a52c:	lsl	x2, x0, #1
  40a530:	cset	x1, lt  // lt = tstop
  40a534:	tbnz	x0, #62, 40a818 <__fxstatat@plt+0x7728>
  40a538:	cbnz	x1, 40a818 <__fxstatat@plt+0x7728>
  40a53c:	mov	x1, x2
  40a540:	str	x2, [sp, #104]
  40a544:	mov	x0, x19
  40a548:	stp	x4, x3, [sp, #128]
  40a54c:	str	x6, [sp, #168]
  40a550:	bl	402c30 <realloc@plt>
  40a554:	mov	x5, x0
  40a558:	ldp	x4, x3, [sp, #128]
  40a55c:	ldr	x6, [sp, #168]
  40a560:	cbz	x0, 40a7e0 <__fxstatat@plt+0x76f0>
  40a564:	add	x0, x5, x24
  40a568:	mov	w1, #0x7e2e                	// #32302
  40a56c:	add	x2, x0, #0x2
  40a570:	strh	w1, [x5, x24]
  40a574:	add	x6, x2, x6
  40a578:	mov	x1, x3
  40a57c:	mov	w3, #0x30                  	// #48
  40a580:	strb	w3, [x0, #2]
  40a584:	add	x2, x4, #0x2
  40a588:	mov	x0, x6
  40a58c:	stp	x4, x5, [sp, #128]
  40a590:	bl	4028f0 <memcpy@plt>
  40a594:	ldp	x4, x5, [sp, #128]
  40a598:	add	x4, x0, x4
  40a59c:	sub	x2, x4, #0x1
  40a5a0:	ldurb	w1, [x4, #-1]
  40a5a4:	cmp	w1, #0x39
  40a5a8:	b.ne	40a5c4 <__fxstatat@plt+0x74d4>  // b.any
  40a5ac:	nop
  40a5b0:	mov	w0, #0x30                  	// #48
  40a5b4:	strb	w0, [x2]
  40a5b8:	ldrb	w1, [x2, #-1]!
  40a5bc:	cmp	w1, #0x39
  40a5c0:	b.eq	40a5b0 <__fxstatat@plt+0x74c0>  // b.none
  40a5c4:	add	w1, w1, #0x1
  40a5c8:	strb	w1, [x2]
  40a5cc:	mov	x19, x5
  40a5d0:	mov	x0, x22
  40a5d4:	bl	402c20 <readdir@plt>
  40a5d8:	cbnz	x0, 40a434 <__fxstatat@plt+0x7344>
  40a5dc:	nop
  40a5e0:	cmp	w26, #0x2
  40a5e4:	b.eq	40a698 <__fxstatat@plt+0x75a8>  // b.none
  40a5e8:	cmp	w26, #0x1
  40a5ec:	b.eq	40a6b8 <__fxstatat@plt+0x75c8>  // b.none
  40a5f0:	ldr	w0, [sp, #184]
  40a5f4:	cbz	w0, 40a854 <__fxstatat@plt+0x7764>
  40a5f8:	ldr	w2, [sp, #204]
  40a5fc:	add	x3, x19, x21
  40a600:	tbz	w2, #31, 40a618 <__fxstatat@plt+0x7528>
  40a604:	mov	w0, #0xffffff9c            	// #-100
  40a608:	mov	x3, x19
  40a60c:	mov	w2, w0
  40a610:	mov	x21, #0x0                   	// #0
  40a614:	str	w0, [sp, #204]
  40a618:	cmp	w25, #0x1
  40a61c:	mov	x1, x23
  40a620:	cset	w4, ne  // ne = any
  40a624:	mov	w0, #0xffffff9c            	// #-100
  40a628:	bl	40ff58 <__fxstatat@plt+0xce68>
  40a62c:	cbz	w0, 40a854 <__fxstatat@plt+0x7764>
  40a630:	bl	403040 <__errno_location@plt>
  40a634:	ldr	w26, [x0]
  40a638:	mov	x20, x0
  40a63c:	cmp	w26, #0x11
  40a640:	b.eq	40a3d8 <__fxstatat@plt+0x72e8>  // b.none
  40a644:	cbz	x22, 40a650 <__fxstatat@plt+0x7560>
  40a648:	mov	x0, x22
  40a64c:	bl	402c80 <closedir@plt>
  40a650:	mov	x0, x19
  40a654:	mov	x19, #0x0                   	// #0
  40a658:	bl	402e00 <free@plt>
  40a65c:	ldp	x27, x28, [sp, #80]
  40a660:	str	w26, [x20]
  40a664:	mov	x0, x19
  40a668:	ldp	x19, x20, [sp, #16]
  40a66c:	ldp	x21, x22, [sp, #32]
  40a670:	ldp	x23, x24, [sp, #48]
  40a674:	ldp	x25, x26, [sp, #64]
  40a678:	ldp	x29, x30, [sp], #208
  40a67c:	ret
  40a680:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40a684:	ldr	x2, [sp, #176]
  40a688:	ldr	x1, [x0, #2344]
  40a68c:	add	x0, x19, x24
  40a690:	bl	4028f0 <memcpy@plt>
  40a694:	b	40a5f0 <__fxstatat@plt+0x7500>
  40a698:	cmp	w25, #0x2
  40a69c:	b.ne	40a6b8 <__fxstatat@plt+0x75c8>  // b.any
  40a6a0:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40a6a4:	mov	w25, #0x1                   	// #1
  40a6a8:	ldr	x2, [sp, #176]
  40a6ac:	ldr	x1, [x0, #2344]
  40a6b0:	add	x0, x19, x24
  40a6b4:	bl	4028f0 <memcpy@plt>
  40a6b8:	mov	x0, x19
  40a6bc:	bl	40ae00 <__fxstatat@plt+0x7d10>
  40a6c0:	mov	x20, x0
  40a6c4:	bl	40ae58 <__fxstatat@plt+0x7d68>
  40a6c8:	mov	x26, x0
  40a6cc:	cmp	x0, #0xe
  40a6d0:	b.ls	40a5f0 <__fxstatat@plt+0x7500>  // b.plast
  40a6d4:	ldr	x0, [sp, #144]
  40a6d8:	cbnz	x0, 40a71c <__fxstatat@plt+0x762c>
  40a6dc:	ldr	w1, [sp, #204]
  40a6e0:	str	w1, [sp, #104]
  40a6e4:	bl	403040 <__errno_location@plt>
  40a6e8:	mov	x27, x0
  40a6ec:	ldr	w1, [sp, #104]
  40a6f0:	tbnz	w1, #31, 40a8c0 <__fxstatat@plt+0x77d0>
  40a6f4:	str	wzr, [x27]
  40a6f8:	mov	w0, w1
  40a6fc:	mov	w1, #0x3                   	// #3
  40a700:	bl	402d20 <fpathconf@plt>
  40a704:	ldr	w1, [x27]
  40a708:	cmp	w1, #0x0
  40a70c:	cset	x1, eq  // eq = none
  40a710:	sub	x0, x0, x1
  40a714:	str	x0, [sp, #144]
  40a718:	tbnz	x0, #63, 40a83c <__fxstatat@plt+0x774c>
  40a71c:	ldr	x0, [sp, #144]
  40a720:	cmp	x26, x0
  40a724:	b.ls	40a5f0 <__fxstatat@plt+0x7500>  // b.plast
  40a728:	ldr	x2, [sp, #144]
  40a72c:	add	x0, x19, x24
  40a730:	sub	x1, x0, x20
  40a734:	cmp	x1, x2
  40a738:	b.cs	40a82c <__fxstatat@plt+0x773c>  // b.hs, b.nlast
  40a73c:	add	x1, x1, #0x1
  40a740:	mov	w2, #0x7e                  	// #126
  40a744:	strb	w2, [x0]
  40a748:	strb	wzr, [x20, x1]
  40a74c:	b	40a5f0 <__fxstatat@plt+0x7500>
  40a750:	mov	w0, #0x2e                  	// #46
  40a754:	ldrh	w26, [x19, x21]
  40a758:	strh	w0, [x19, x21]
  40a75c:	mov	x1, x19
  40a760:	ldr	w0, [sp, #188]
  40a764:	add	x3, sp, #0xcc
  40a768:	mov	w2, #0x0                   	// #0
  40a76c:	bl	40ca00 <__fxstatat@plt+0x9910>
  40a770:	mov	x22, x0
  40a774:	add	x1, x27, x20
  40a778:	cbz	x0, 40a79c <__fxstatat@plt+0x76ac>
  40a77c:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  40a780:	add	x0, x0, #0xf20
  40a784:	strh	w26, [x27]
  40a788:	ldr	w2, [x0]
  40a78c:	ldrb	w0, [x0, #4]
  40a790:	str	w2, [x27, x20]
  40a794:	strb	w0, [x1, #4]
  40a798:	b	40a40c <__fxstatat@plt+0x731c>
  40a79c:	str	x1, [sp, #104]
  40a7a0:	bl	403040 <__errno_location@plt>
  40a7a4:	adrp	x2, 419000 <__fxstatat@plt+0x15f10>
  40a7a8:	add	x2, x2, #0xf20
  40a7ac:	ldr	x1, [sp, #104]
  40a7b0:	strh	w26, [x27]
  40a7b4:	ldr	w0, [x0]
  40a7b8:	ldr	w3, [x2]
  40a7bc:	ldrb	w2, [x2, #4]
  40a7c0:	cmp	w0, #0xc
  40a7c4:	str	w3, [x27, x20]
  40a7c8:	cset	w0, eq  // eq = none
  40a7cc:	strb	w2, [x1, #4]
  40a7d0:	add	w26, w0, #0x2
  40a7d4:	cbz	w0, 40a698 <__fxstatat@plt+0x75a8>
  40a7d8:	cmp	w26, #0x3
  40a7dc:	b.ne	40a5e8 <__fxstatat@plt+0x74f8>  // b.any
  40a7e0:	mov	x0, x19
  40a7e4:	bl	402e00 <free@plt>
  40a7e8:	mov	x19, #0x0                   	// #0
  40a7ec:	bl	403040 <__errno_location@plt>
  40a7f0:	mov	w1, #0xc                   	// #12
  40a7f4:	ldp	x27, x28, [sp, #80]
  40a7f8:	str	w1, [x0]
  40a7fc:	mov	x0, x19
  40a800:	ldp	x19, x20, [sp, #16]
  40a804:	ldp	x21, x22, [sp, #32]
  40a808:	ldp	x23, x24, [sp, #48]
  40a80c:	ldp	x25, x26, [sp, #64]
  40a810:	ldp	x29, x30, [sp], #208
  40a814:	ret
  40a818:	mov	x1, x0
  40a81c:	str	x0, [sp, #104]
  40a820:	b	40a544 <__fxstatat@plt+0x7454>
  40a824:	mov	x5, x19
  40a828:	b	40a564 <__fxstatat@plt+0x7474>
  40a82c:	sub	x0, x2, #0x1
  40a830:	mov	x1, x2
  40a834:	add	x0, x20, x0
  40a838:	b	40a740 <__fxstatat@plt+0x7650>
  40a83c:	mov	x1, #0xe                   	// #14
  40a840:	str	x1, [sp, #144]
  40a844:	cmn	x0, #0x1
  40a848:	b.ne	40a728 <__fxstatat@plt+0x7638>  // b.any
  40a84c:	str	x0, [sp, #144]
  40a850:	b	40a5f0 <__fxstatat@plt+0x7500>
  40a854:	cbz	x22, 40a908 <__fxstatat@plt+0x7818>
  40a858:	mov	x0, x22
  40a85c:	bl	402c80 <closedir@plt>
  40a860:	mov	x0, x19
  40a864:	ldp	x19, x20, [sp, #16]
  40a868:	ldp	x21, x22, [sp, #32]
  40a86c:	ldp	x23, x24, [sp, #48]
  40a870:	ldp	x25, x26, [sp, #64]
  40a874:	ldp	x27, x28, [sp, #80]
  40a878:	ldp	x29, x30, [sp], #208
  40a87c:	ret
  40a880:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  40a884:	add	x0, x0, #0xf08
  40a888:	bl	403050 <getenv@plt>
  40a88c:	mov	x19, x0
  40a890:	cbz	x0, 40a8fc <__fxstatat@plt+0x780c>
  40a894:	ldrb	w1, [x0]
  40a898:	cbz	w1, 40a8fc <__fxstatat@plt+0x780c>
  40a89c:	bl	40ae00 <__fxstatat@plt+0x7d10>
  40a8a0:	mov	x1, x0
  40a8a4:	cmp	x19, x1
  40a8a8:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  40a8ac:	add	x0, x0, #0xf00
  40a8b0:	csel	x1, x0, x1, ne  // ne = any
  40a8b4:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40a8b8:	str	x1, [x0, #2344]
  40a8bc:	b	40a384 <__fxstatat@plt+0x7294>
  40a8c0:	ldrh	w2, [x20]
  40a8c4:	mov	w0, #0x2e                  	// #46
  40a8c8:	strh	w0, [x20]
  40a8cc:	mov	w1, #0x3                   	// #3
  40a8d0:	str	wzr, [x27]
  40a8d4:	mov	x0, x19
  40a8d8:	str	w2, [sp, #104]
  40a8dc:	bl	402a40 <pathconf@plt>
  40a8e0:	ldr	w1, [x27]
  40a8e4:	ldr	w2, [sp, #104]
  40a8e8:	cmp	w1, #0x0
  40a8ec:	strh	w2, [x20]
  40a8f0:	cset	x1, eq  // eq = none
  40a8f4:	sub	x0, x0, x1
  40a8f8:	b	40a714 <__fxstatat@plt+0x7624>
  40a8fc:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  40a900:	add	x1, x1, #0xf00
  40a904:	b	40a8b4 <__fxstatat@plt+0x77c4>
  40a908:	ldp	x27, x28, [sp, #80]
  40a90c:	b	40a664 <__fxstatat@plt+0x7574>
  40a910:	mov	w3, #0x1                   	// #1
  40a914:	b	40a338 <__fxstatat@plt+0x7248>
  40a918:	stp	x29, x30, [sp, #-16]!
  40a91c:	mov	w3, #0x0                   	// #0
  40a920:	mov	x29, sp
  40a924:	bl	40a338 <__fxstatat@plt+0x7248>
  40a928:	cbz	x0, 40a934 <__fxstatat@plt+0x7844>
  40a92c:	ldp	x29, x30, [sp], #16
  40a930:	ret
  40a934:	bl	4138a0 <__fxstatat@plt+0x107b0>
  40a938:	cbz	x1, 40a990 <__fxstatat@plt+0x78a0>
  40a93c:	ldrb	w3, [x1]
  40a940:	mov	w2, #0x2                   	// #2
  40a944:	cbnz	w3, 40a950 <__fxstatat@plt+0x7860>
  40a948:	mov	w0, w2
  40a94c:	ret
  40a950:	stp	x29, x30, [sp, #-32]!
  40a954:	adrp	x2, 42f000 <__fxstatat@plt+0x2bf10>
  40a958:	mov	x4, #0x4                   	// #4
  40a95c:	mov	x29, sp
  40a960:	ldr	x5, [x2, #1176]
  40a964:	str	x19, [sp, #16]
  40a968:	adrp	x19, 419000 <__fxstatat@plt+0x15f10>
  40a96c:	add	x19, x19, #0xfa0
  40a970:	add	x2, x19, #0x20
  40a974:	mov	x3, x19
  40a978:	bl	416c28 <__fxstatat@plt+0x13b38>
  40a97c:	ldr	w2, [x19, x0, lsl #2]
  40a980:	ldr	x19, [sp, #16]
  40a984:	mov	w0, w2
  40a988:	ldp	x29, x30, [sp], #32
  40a98c:	ret
  40a990:	mov	w2, #0x2                   	// #2
  40a994:	mov	w0, w2
  40a998:	ret
  40a99c:	nop
  40a9a0:	stp	x29, x30, [sp, #-32]!
  40a9a4:	mov	x29, sp
  40a9a8:	cbz	x1, 40a9b4 <__fxstatat@plt+0x78c4>
  40a9ac:	ldrb	w2, [x1]
  40a9b0:	cbnz	w2, 40aa18 <__fxstatat@plt+0x7928>
  40a9b4:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  40a9b8:	add	x0, x0, #0xf28
  40a9bc:	bl	403050 <getenv@plt>
  40a9c0:	mov	x1, x0
  40a9c4:	cbz	x0, 40aa4c <__fxstatat@plt+0x795c>
  40a9c8:	ldrb	w2, [x0]
  40a9cc:	mov	w0, #0x2                   	// #2
  40a9d0:	cbnz	w2, 40a9dc <__fxstatat@plt+0x78ec>
  40a9d4:	ldp	x29, x30, [sp], #32
  40a9d8:	ret
  40a9dc:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40a9e0:	str	x19, [sp, #16]
  40a9e4:	adrp	x19, 419000 <__fxstatat@plt+0x15f10>
  40a9e8:	add	x19, x19, #0xfa0
  40a9ec:	ldr	x5, [x0, #1176]
  40a9f0:	mov	x3, x19
  40a9f4:	add	x2, x19, #0x20
  40a9f8:	mov	x4, #0x4                   	// #4
  40a9fc:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  40aa00:	add	x0, x0, #0xf38
  40aa04:	bl	416c28 <__fxstatat@plt+0x13b38>
  40aa08:	ldr	w0, [x19, x0, lsl #2]
  40aa0c:	ldr	x19, [sp, #16]
  40aa10:	ldp	x29, x30, [sp], #32
  40aa14:	ret
  40aa18:	adrp	x2, 42f000 <__fxstatat@plt+0x2bf10>
  40aa1c:	str	x19, [sp, #16]
  40aa20:	adrp	x19, 419000 <__fxstatat@plt+0x15f10>
  40aa24:	add	x19, x19, #0xfa0
  40aa28:	ldr	x5, [x2, #1176]
  40aa2c:	mov	x3, x19
  40aa30:	add	x2, x19, #0x20
  40aa34:	mov	x4, #0x4                   	// #4
  40aa38:	bl	416c28 <__fxstatat@plt+0x13b38>
  40aa3c:	ldr	w0, [x19, x0, lsl #2]
  40aa40:	ldr	x19, [sp, #16]
  40aa44:	ldp	x29, x30, [sp], #32
  40aa48:	ret
  40aa4c:	mov	w0, #0x2                   	// #2
  40aa50:	b	40a9d4 <__fxstatat@plt+0x78e4>
  40aa54:	nop
  40aa58:	mov	x3, x0
  40aa5c:	cbnz	x0, 40aa78 <__fxstatat@plt+0x7988>
  40aa60:	cmp	x1, #0x0
  40aa64:	mov	x3, #0x2000                	// #8192
  40aa68:	csel	x3, x1, x3, ne  // ne = any
  40aa6c:	cmp	x3, x2
  40aa70:	csel	x0, x3, x2, ls  // ls = plast
  40aa74:	ret
  40aa78:	cbz	x1, 40aa6c <__fxstatat@plt+0x797c>
  40aa7c:	mov	x0, x1
  40aa80:	mov	x5, x3
  40aa84:	udiv	x4, x5, x0
  40aa88:	msub	x4, x4, x0, x5
  40aa8c:	cbnz	x4, 40aab0 <__fxstatat@plt+0x79c0>
  40aa90:	udiv	x4, x3, x0
  40aa94:	mul	x0, x1, x4
  40aa98:	cmp	x0, x2
  40aa9c:	b.hi	40aa6c <__fxstatat@plt+0x797c>  // b.pmore
  40aaa0:	udiv	x1, x0, x1
  40aaa4:	cmp	x1, x4
  40aaa8:	b.ne	40aa6c <__fxstatat@plt+0x797c>  // b.any
  40aaac:	ret
  40aab0:	mov	x5, x0
  40aab4:	mov	x0, x4
  40aab8:	b	40aa84 <__fxstatat@plt+0x7994>
  40aabc:	nop
  40aac0:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  40aac4:	str	x0, [x1, #2352]
  40aac8:	ret
  40aacc:	nop
  40aad0:	stp	x29, x30, [sp, #-48]!
  40aad4:	mov	x29, sp
  40aad8:	stp	x19, x20, [sp, #16]
  40aadc:	adrp	x20, 42f000 <__fxstatat@plt+0x2bf10>
  40aae0:	ldr	x19, [x20, #1224]
  40aae4:	mov	x0, x19
  40aae8:	bl	413cc0 <__fxstatat@plt+0x10bd0>
  40aaec:	cbnz	x0, 40ab84 <__fxstatat@plt+0x7a94>
  40aaf0:	mov	x0, x19
  40aaf4:	bl	416d80 <__fxstatat@plt+0x13c90>
  40aaf8:	cbnz	w0, 40ab20 <__fxstatat@plt+0x7a30>
  40aafc:	ldp	x19, x20, [sp, #16]
  40ab00:	ldp	x29, x30, [sp], #48
  40ab04:	b	40abf0 <__fxstatat@plt+0x7b00>
  40ab08:	ldr	x0, [x20, #1224]
  40ab0c:	bl	413c68 <__fxstatat@plt+0x10b78>
  40ab10:	cbz	w0, 40ab98 <__fxstatat@plt+0x7aa8>
  40ab14:	ldr	x0, [x20, #1224]
  40ab18:	bl	416d80 <__fxstatat@plt+0x13c90>
  40ab1c:	nop
  40ab20:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40ab24:	mov	w2, #0x5                   	// #5
  40ab28:	add	x1, x1, #0x8
  40ab2c:	mov	x0, #0x0                   	// #0
  40ab30:	str	x21, [sp, #32]
  40ab34:	bl	402f90 <dcgettext@plt>
  40ab38:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  40ab3c:	mov	x19, x0
  40ab40:	ldr	x20, [x1, #2352]
  40ab44:	bl	403040 <__errno_location@plt>
  40ab48:	cbz	x20, 40abb0 <__fxstatat@plt+0x7ac0>
  40ab4c:	ldr	w21, [x0]
  40ab50:	mov	x0, x20
  40ab54:	bl	40f1d8 <__fxstatat@plt+0xc0e8>
  40ab58:	mov	x3, x0
  40ab5c:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  40ab60:	mov	w1, w21
  40ab64:	mov	x4, x19
  40ab68:	add	x2, x2, #0x20
  40ab6c:	mov	w0, #0x0                   	// #0
  40ab70:	bl	402950 <error@plt>
  40ab74:	bl	40abf0 <__fxstatat@plt+0x7b00>
  40ab78:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40ab7c:	ldr	w0, [x0, #1080]
  40ab80:	bl	402910 <_exit@plt>
  40ab84:	mov	x0, x19
  40ab88:	mov	w2, #0x1                   	// #1
  40ab8c:	mov	x1, #0x0                   	// #0
  40ab90:	bl	413d00 <__fxstatat@plt+0x10c10>
  40ab94:	cbz	w0, 40ab08 <__fxstatat@plt+0x7a18>
  40ab98:	ldr	x0, [x20, #1224]
  40ab9c:	bl	416d80 <__fxstatat@plt+0x13c90>
  40aba0:	cbnz	w0, 40ab20 <__fxstatat@plt+0x7a30>
  40aba4:	ldp	x19, x20, [sp, #16]
  40aba8:	ldp	x29, x30, [sp], #48
  40abac:	b	40abf0 <__fxstatat@plt+0x7b00>
  40abb0:	ldr	w1, [x0]
  40abb4:	mov	x3, x19
  40abb8:	adrp	x2, 419000 <__fxstatat@plt+0x15f10>
  40abbc:	mov	w0, #0x0                   	// #0
  40abc0:	add	x2, x2, #0x7a0
  40abc4:	bl	402950 <error@plt>
  40abc8:	b	40ab74 <__fxstatat@plt+0x7a84>
  40abcc:	nop
  40abd0:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  40abd4:	str	x0, [x1, #2360]
  40abd8:	ret
  40abdc:	nop
  40abe0:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  40abe4:	strb	w0, [x1, #2368]
  40abe8:	ret
  40abec:	nop
  40abf0:	stp	x29, x30, [sp, #-48]!
  40abf4:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40abf8:	mov	x29, sp
  40abfc:	ldr	x0, [x0, #1216]
  40ac00:	bl	416d80 <__fxstatat@plt+0x13c90>
  40ac04:	cbz	w0, 40ac3c <__fxstatat@plt+0x7b4c>
  40ac08:	stp	x19, x20, [sp, #16]
  40ac0c:	adrp	x20, 42f000 <__fxstatat@plt+0x2bf10>
  40ac10:	add	x0, x20, #0x938
  40ac14:	str	x21, [sp, #32]
  40ac18:	ldrb	w21, [x0, #8]
  40ac1c:	bl	403040 <__errno_location@plt>
  40ac20:	mov	x19, x0
  40ac24:	cbz	w21, 40ac54 <__fxstatat@plt+0x7b64>
  40ac28:	ldr	w0, [x0]
  40ac2c:	cmp	w0, #0x20
  40ac30:	b.ne	40ac54 <__fxstatat@plt+0x7b64>  // b.any
  40ac34:	ldp	x19, x20, [sp, #16]
  40ac38:	ldr	x21, [sp, #32]
  40ac3c:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40ac40:	ldr	x0, [x0, #1192]
  40ac44:	bl	416d80 <__fxstatat@plt+0x13c90>
  40ac48:	cbnz	w0, 40aca8 <__fxstatat@plt+0x7bb8>
  40ac4c:	ldp	x29, x30, [sp], #48
  40ac50:	ret
  40ac54:	mov	w2, #0x5                   	// #5
  40ac58:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40ac5c:	mov	x0, #0x0                   	// #0
  40ac60:	add	x1, x1, #0x28
  40ac64:	bl	402f90 <dcgettext@plt>
  40ac68:	ldr	x2, [x20, #2360]
  40ac6c:	mov	x20, x0
  40ac70:	cbz	x2, 40acb4 <__fxstatat@plt+0x7bc4>
  40ac74:	ldr	w19, [x19]
  40ac78:	mov	x0, x2
  40ac7c:	bl	40f1d8 <__fxstatat@plt+0xc0e8>
  40ac80:	mov	x3, x0
  40ac84:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  40ac88:	mov	w1, w19
  40ac8c:	mov	x4, x20
  40ac90:	add	x2, x2, #0x20
  40ac94:	mov	w0, #0x0                   	// #0
  40ac98:	bl	402950 <error@plt>
  40ac9c:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40aca0:	ldr	w0, [x0, #1080]
  40aca4:	bl	402910 <_exit@plt>
  40aca8:	stp	x19, x20, [sp, #16]
  40acac:	str	x21, [sp, #32]
  40acb0:	b	40ac9c <__fxstatat@plt+0x7bac>
  40acb4:	ldr	w1, [x19]
  40acb8:	mov	x3, x0
  40acbc:	adrp	x2, 419000 <__fxstatat@plt+0x15f10>
  40acc0:	mov	w0, #0x0                   	// #0
  40acc4:	add	x2, x2, #0x7a0
  40acc8:	bl	402950 <error@plt>
  40accc:	b	40ac9c <__fxstatat@plt+0x7bac>
  40acd0:	stp	x29, x30, [sp, #-16]!
  40acd4:	mov	x29, sp
  40acd8:	bl	40ad40 <__fxstatat@plt+0x7c50>
  40acdc:	cbz	x0, 40ace8 <__fxstatat@plt+0x7bf8>
  40ace0:	ldp	x29, x30, [sp], #16
  40ace4:	ret
  40ace8:	bl	4138a0 <__fxstatat@plt+0x107b0>
  40acec:	nop
  40acf0:	stp	x29, x30, [sp, #-32]!
  40acf4:	mov	x29, sp
  40acf8:	stp	x19, x20, [sp, #16]
  40acfc:	mov	x19, x0
  40ad00:	ldrb	w1, [x0]
  40ad04:	cmp	w1, #0x2f
  40ad08:	cset	x20, eq  // eq = none
  40ad0c:	bl	40ae00 <__fxstatat@plt+0x7d10>
  40ad10:	sub	x0, x0, x19
  40ad14:	b	40ad28 <__fxstatat@plt+0x7c38>
  40ad18:	ldrb	w2, [x19, x1]
  40ad1c:	cmp	w2, #0x2f
  40ad20:	b.ne	40ad34 <__fxstatat@plt+0x7c44>  // b.any
  40ad24:	mov	x0, x1
  40ad28:	sub	x1, x0, #0x1
  40ad2c:	cmp	x0, x20
  40ad30:	b.hi	40ad18 <__fxstatat@plt+0x7c28>  // b.pmore
  40ad34:	ldp	x19, x20, [sp, #16]
  40ad38:	ldp	x29, x30, [sp], #32
  40ad3c:	ret
  40ad40:	stp	x29, x30, [sp, #-48]!
  40ad44:	mov	x29, sp
  40ad48:	stp	x19, x20, [sp, #16]
  40ad4c:	mov	x20, x0
  40ad50:	stp	x21, x22, [sp, #32]
  40ad54:	ldrb	w1, [x0]
  40ad58:	cmp	w1, #0x2f
  40ad5c:	cset	x21, eq  // eq = none
  40ad60:	bl	40ae00 <__fxstatat@plt+0x7d10>
  40ad64:	sub	x19, x0, x20
  40ad68:	b	40ad7c <__fxstatat@plt+0x7c8c>
  40ad6c:	ldrb	w1, [x20, x0]
  40ad70:	cmp	w1, #0x2f
  40ad74:	b.ne	40add8 <__fxstatat@plt+0x7ce8>  // b.any
  40ad78:	mov	x19, x0
  40ad7c:	sub	x0, x19, #0x1
  40ad80:	cmp	x21, x19
  40ad84:	b.cc	40ad6c <__fxstatat@plt+0x7c7c>  // b.lo, b.ul, b.last
  40ad88:	eor	x1, x19, #0x1
  40ad8c:	add	x0, x19, #0x1
  40ad90:	and	w22, w1, #0x1
  40ad94:	add	x0, x0, x1
  40ad98:	bl	402b00 <malloc@plt>
  40ad9c:	mov	x21, x0
  40ada0:	cbz	x0, 40adf8 <__fxstatat@plt+0x7d08>
  40ada4:	mov	x1, x20
  40ada8:	mov	x2, x19
  40adac:	bl	4028f0 <memcpy@plt>
  40adb0:	cbz	w22, 40adc0 <__fxstatat@plt+0x7cd0>
  40adb4:	mov	w0, #0x2e                  	// #46
  40adb8:	mov	x19, #0x1                   	// #1
  40adbc:	strb	w0, [x21]
  40adc0:	strb	wzr, [x21, x19]
  40adc4:	mov	x0, x21
  40adc8:	ldp	x19, x20, [sp, #16]
  40adcc:	ldp	x21, x22, [sp, #32]
  40add0:	ldp	x29, x30, [sp], #48
  40add4:	ret
  40add8:	add	x0, x19, #0x1
  40addc:	bl	402b00 <malloc@plt>
  40ade0:	mov	x21, x0
  40ade4:	cbz	x0, 40adf8 <__fxstatat@plt+0x7d08>
  40ade8:	mov	x1, x20
  40adec:	mov	x2, x19
  40adf0:	bl	4028f0 <memcpy@plt>
  40adf4:	b	40adc0 <__fxstatat@plt+0x7cd0>
  40adf8:	mov	x21, #0x0                   	// #0
  40adfc:	b	40adc4 <__fxstatat@plt+0x7cd4>
  40ae00:	ldrb	w1, [x0]
  40ae04:	cmp	w1, #0x2f
  40ae08:	b.ne	40ae1c <__fxstatat@plt+0x7d2c>  // b.any
  40ae0c:	nop
  40ae10:	ldrb	w1, [x0, #1]!
  40ae14:	cmp	w1, #0x2f
  40ae18:	b.eq	40ae10 <__fxstatat@plt+0x7d20>  // b.none
  40ae1c:	cbz	w1, 40ae54 <__fxstatat@plt+0x7d64>
  40ae20:	mov	x2, x0
  40ae24:	mov	w3, #0x0                   	// #0
  40ae28:	b	40ae40 <__fxstatat@plt+0x7d50>
  40ae2c:	cbz	w3, 40ae38 <__fxstatat@plt+0x7d48>
  40ae30:	mov	x0, x2
  40ae34:	mov	w3, #0x0                   	// #0
  40ae38:	ldrb	w1, [x2, #1]!
  40ae3c:	cbz	w1, 40ae54 <__fxstatat@plt+0x7d64>
  40ae40:	cmp	w1, #0x2f
  40ae44:	b.ne	40ae2c <__fxstatat@plt+0x7d3c>  // b.any
  40ae48:	ldrb	w1, [x2, #1]!
  40ae4c:	mov	w3, #0x1                   	// #1
  40ae50:	cbnz	w1, 40ae40 <__fxstatat@plt+0x7d50>
  40ae54:	ret
  40ae58:	stp	x29, x30, [sp, #-32]!
  40ae5c:	mov	x29, sp
  40ae60:	str	x19, [sp, #16]
  40ae64:	mov	x19, x0
  40ae68:	bl	402920 <strlen@plt>
  40ae6c:	subs	x1, x0, #0x1
  40ae70:	b.ls	40ae80 <__fxstatat@plt+0x7d90>  // b.plast
  40ae74:	ldrb	w2, [x19, x1]
  40ae78:	cmp	w2, #0x2f
  40ae7c:	b.eq	40ae8c <__fxstatat@plt+0x7d9c>  // b.none
  40ae80:	ldr	x19, [sp, #16]
  40ae84:	ldp	x29, x30, [sp], #32
  40ae88:	ret
  40ae8c:	mov	x0, x1
  40ae90:	b	40ae6c <__fxstatat@plt+0x7d7c>
  40ae94:	nop
  40ae98:	stp	x29, x30, [sp, #-32]!
  40ae9c:	mov	x29, sp
  40aea0:	str	x19, [sp, #16]
  40aea4:	mov	x19, x0
  40aea8:	bl	40ae00 <__fxstatat@plt+0x7d10>
  40aeac:	ldrb	w1, [x0]
  40aeb0:	cmp	w1, #0x0
  40aeb4:	csel	x19, x19, x0, eq  // eq = none
  40aeb8:	mov	x0, x19
  40aebc:	bl	40ae58 <__fxstatat@plt+0x7d68>
  40aec0:	ldrb	w1, [x19, x0]
  40aec4:	strb	wzr, [x19, x0]
  40aec8:	cmp	w1, #0x0
  40aecc:	cset	w0, ne  // ne = any
  40aed0:	ldr	x19, [sp, #16]
  40aed4:	ldp	x29, x30, [sp], #32
  40aed8:	ret
  40aedc:	nop
  40aee0:	b	402cf0 <posix_fadvise@plt>
  40aee4:	nop
  40aee8:	cbz	x0, 40af18 <__fxstatat@plt+0x7e28>
  40aeec:	stp	x29, x30, [sp, #-32]!
  40aef0:	mov	x29, sp
  40aef4:	str	x19, [sp, #16]
  40aef8:	mov	w19, w1
  40aefc:	bl	402aa0 <fileno@plt>
  40af00:	mov	w3, w19
  40af04:	mov	x2, #0x0                   	// #0
  40af08:	ldr	x19, [sp, #16]
  40af0c:	mov	x1, #0x0                   	// #0
  40af10:	ldp	x29, x30, [sp], #32
  40af14:	b	402cf0 <posix_fadvise@plt>
  40af18:	ret
  40af1c:	nop
  40af20:	stp	x29, x30, [sp, #-64]!
  40af24:	mov	x29, sp
  40af28:	str	x2, [sp, #56]
  40af2c:	mov	w2, #0x0                   	// #0
  40af30:	tbnz	w1, #6, 40af44 <__fxstatat@plt+0x7e54>
  40af34:	bl	402b30 <open@plt>
  40af38:	bl	410d20 <__fxstatat@plt+0xdc30>
  40af3c:	ldp	x29, x30, [sp], #64
  40af40:	ret
  40af44:	mov	w2, #0xfffffff8            	// #-8
  40af48:	stp	w2, wzr, [sp, #40]
  40af4c:	ldr	w2, [sp, #56]
  40af50:	add	x3, sp, #0x30
  40af54:	add	x4, sp, #0x40
  40af58:	stp	x4, x4, [sp, #16]
  40af5c:	str	x3, [sp, #32]
  40af60:	bl	402b30 <open@plt>
  40af64:	bl	410d20 <__fxstatat@plt+0xdc30>
  40af68:	ldp	x29, x30, [sp], #64
  40af6c:	ret
  40af70:	cbz	x0, 40aff4 <__fxstatat@plt+0x7f04>
  40af74:	stp	x29, x30, [sp, #-48]!
  40af78:	mov	x29, sp
  40af7c:	stp	x21, x22, [sp, #32]
  40af80:	mov	x21, x2
  40af84:	mov	x22, x1
  40af88:	stp	x19, x20, [sp, #16]
  40af8c:	mov	x20, x0
  40af90:	mov	x0, #0x18                  	// #24
  40af94:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40af98:	mov	x19, x0
  40af9c:	mov	x0, x22
  40afa0:	bl	413860 <__fxstatat@plt+0x10770>
  40afa4:	ldr	q0, [x21]
  40afa8:	mov	x2, x0
  40afac:	str	x2, [x19]
  40afb0:	mov	x1, x19
  40afb4:	mov	x0, x20
  40afb8:	ext	v0.16b, v0.16b, v0.16b, #8
  40afbc:	stur	q0, [x19, #8]
  40afc0:	bl	40c570 <__fxstatat@plt+0x9480>
  40afc4:	cbz	x0, 40aff8 <__fxstatat@plt+0x7f08>
  40afc8:	cmp	x19, x0
  40afcc:	b.eq	40afe4 <__fxstatat@plt+0x7ef4>  // b.none
  40afd0:	mov	x0, x19
  40afd4:	ldp	x19, x20, [sp, #16]
  40afd8:	ldp	x21, x22, [sp, #32]
  40afdc:	ldp	x29, x30, [sp], #48
  40afe0:	b	40c9d8 <__fxstatat@plt+0x98e8>
  40afe4:	ldp	x19, x20, [sp, #16]
  40afe8:	ldp	x21, x22, [sp, #32]
  40afec:	ldp	x29, x30, [sp], #48
  40aff0:	ret
  40aff4:	ret
  40aff8:	bl	4138a0 <__fxstatat@plt+0x107b0>
  40affc:	nop
  40b000:	cbz	x0, 40b038 <__fxstatat@plt+0x7f48>
  40b004:	stp	x29, x30, [sp, #-48]!
  40b008:	mov	x3, x1
  40b00c:	mov	x29, sp
  40b010:	ldr	q0, [x2]
  40b014:	add	x1, sp, #0x10
  40b018:	str	x3, [sp, #16]
  40b01c:	ext	v0.16b, v0.16b, v0.16b, #8
  40b020:	stur	q0, [sp, #24]
  40b024:	bl	40bab8 <__fxstatat@plt+0x89c8>
  40b028:	cmp	x0, #0x0
  40b02c:	cset	w0, ne  // ne = any
  40b030:	ldp	x29, x30, [sp], #48
  40b034:	ret
  40b038:	mov	w0, #0x0                   	// #0
  40b03c:	ret
  40b040:	ldr	w1, [x0, #16]
  40b044:	and	w1, w1, #0xf000
  40b048:	cmp	w1, #0x8, lsl #12
  40b04c:	b.eq	40b094 <__fxstatat@plt+0x7fa4>  // b.none
  40b050:	cmp	w1, #0x4, lsl #12
  40b054:	b.eq	40b0d4 <__fxstatat@plt+0x7fe4>  // b.none
  40b058:	cmp	w1, #0xa, lsl #12
  40b05c:	b.eq	40b0fc <__fxstatat@plt+0x800c>  // b.none
  40b060:	cmp	w1, #0x6, lsl #12
  40b064:	b.eq	40b110 <__fxstatat@plt+0x8020>  // b.none
  40b068:	cmp	w1, #0x2, lsl #12
  40b06c:	b.eq	40b0c0 <__fxstatat@plt+0x7fd0>  // b.none
  40b070:	cmp	w1, #0x1, lsl #12
  40b074:	b.eq	40b124 <__fxstatat@plt+0x8034>  // b.none
  40b078:	cmp	w1, #0xc, lsl #12
  40b07c:	b.eq	40b0e8 <__fxstatat@plt+0x7ff8>  // b.none
  40b080:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40b084:	mov	w2, #0x5                   	// #5
  40b088:	add	x1, x1, #0xc0
  40b08c:	mov	x0, #0x0                   	// #0
  40b090:	b	402f90 <dcgettext@plt>
  40b094:	ldr	x0, [x0, #48]
  40b098:	cbnz	x0, 40b0ac <__fxstatat@plt+0x7fbc>
  40b09c:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40b0a0:	mov	w2, #0x5                   	// #5
  40b0a4:	add	x1, x1, #0x38
  40b0a8:	b	402f90 <dcgettext@plt>
  40b0ac:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40b0b0:	mov	w2, #0x5                   	// #5
  40b0b4:	add	x1, x1, #0x50
  40b0b8:	mov	x0, #0x0                   	// #0
  40b0bc:	b	402f90 <dcgettext@plt>
  40b0c0:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40b0c4:	mov	w2, #0x5                   	// #5
  40b0c8:	add	x1, x1, #0x98
  40b0cc:	mov	x0, #0x0                   	// #0
  40b0d0:	b	402f90 <dcgettext@plt>
  40b0d4:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40b0d8:	mov	w2, #0x5                   	// #5
  40b0dc:	add	x1, x1, #0x60
  40b0e0:	mov	x0, #0x0                   	// #0
  40b0e4:	b	402f90 <dcgettext@plt>
  40b0e8:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40b0ec:	mov	w2, #0x5                   	// #5
  40b0f0:	add	x1, x1, #0xb8
  40b0f4:	mov	x0, #0x0                   	// #0
  40b0f8:	b	402f90 <dcgettext@plt>
  40b0fc:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40b100:	mov	w2, #0x5                   	// #5
  40b104:	add	x1, x1, #0x70
  40b108:	mov	x0, #0x0                   	// #0
  40b10c:	b	402f90 <dcgettext@plt>
  40b110:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40b114:	mov	w2, #0x5                   	// #5
  40b118:	add	x1, x1, #0x80
  40b11c:	mov	x0, #0x0                   	// #0
  40b120:	b	402f90 <dcgettext@plt>
  40b124:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40b128:	mov	w2, #0x5                   	// #5
  40b12c:	add	x1, x1, #0xb0
  40b130:	mov	x0, #0x0                   	// #0
  40b134:	b	402f90 <dcgettext@plt>
  40b138:	and	w3, w0, #0xf000
  40b13c:	mov	w2, #0x2d                  	// #45
  40b140:	cmp	w3, #0x8, lsl #12
  40b144:	b.eq	40b194 <__fxstatat@plt+0x80a4>  // b.none
  40b148:	cmp	w3, #0x4, lsl #12
  40b14c:	mov	w2, #0x64                  	// #100
  40b150:	b.eq	40b194 <__fxstatat@plt+0x80a4>  // b.none
  40b154:	cmp	w3, #0x6, lsl #12
  40b158:	mov	w2, #0x62                  	// #98
  40b15c:	b.eq	40b194 <__fxstatat@plt+0x80a4>  // b.none
  40b160:	cmp	w3, #0x2, lsl #12
  40b164:	mov	w2, #0x63                  	// #99
  40b168:	b.eq	40b194 <__fxstatat@plt+0x80a4>  // b.none
  40b16c:	cmp	w3, #0xa, lsl #12
  40b170:	mov	w2, #0x6c                  	// #108
  40b174:	b.eq	40b194 <__fxstatat@plt+0x80a4>  // b.none
  40b178:	cmp	w3, #0x1, lsl #12
  40b17c:	mov	w2, #0x70                  	// #112
  40b180:	b.eq	40b194 <__fxstatat@plt+0x80a4>  // b.none
  40b184:	cmp	w3, #0xc, lsl #12
  40b188:	mov	w2, #0x73                  	// #115
  40b18c:	mov	w3, #0x3f                  	// #63
  40b190:	csel	w2, w2, w3, eq  // eq = none
  40b194:	tst	x0, #0x100
  40b198:	mov	w6, #0x2d                  	// #45
  40b19c:	mov	w4, #0x72                  	// #114
  40b1a0:	csel	w4, w4, w6, ne  // ne = any
  40b1a4:	tst	x0, #0x80
  40b1a8:	mov	w3, #0x77                  	// #119
  40b1ac:	csel	w3, w3, w6, ne  // ne = any
  40b1b0:	strb	w2, [x1]
  40b1b4:	strb	w4, [x1, #1]
  40b1b8:	and	w2, w0, #0x40
  40b1bc:	strb	w3, [x1, #2]
  40b1c0:	tbz	w0, #11, 40b264 <__fxstatat@plt+0x8174>
  40b1c4:	cmp	w2, #0x0
  40b1c8:	mov	w5, #0x73                  	// #115
  40b1cc:	mov	w2, #0x53                  	// #83
  40b1d0:	csel	w5, w5, w2, ne  // ne = any
  40b1d4:	tst	x0, #0x20
  40b1d8:	mov	w6, #0x2d                  	// #45
  40b1dc:	mov	w3, #0x72                  	// #114
  40b1e0:	csel	w3, w3, w6, ne  // ne = any
  40b1e4:	tst	x0, #0x10
  40b1e8:	mov	w2, #0x77                  	// #119
  40b1ec:	csel	w2, w2, w6, ne  // ne = any
  40b1f0:	strb	w5, [x1, #3]
  40b1f4:	strb	w3, [x1, #4]
  40b1f8:	and	w3, w0, #0x8
  40b1fc:	strb	w2, [x1, #5]
  40b200:	tbz	w0, #10, 40b274 <__fxstatat@plt+0x8184>
  40b204:	cmp	w3, #0x0
  40b208:	mov	w4, #0x73                  	// #115
  40b20c:	mov	w2, #0x53                  	// #83
  40b210:	csel	w4, w4, w2, ne  // ne = any
  40b214:	tst	x0, #0x4
  40b218:	mov	w5, #0x2d                  	// #45
  40b21c:	mov	w3, #0x72                  	// #114
  40b220:	csel	w3, w3, w5, ne  // ne = any
  40b224:	tst	x0, #0x2
  40b228:	mov	w2, #0x77                  	// #119
  40b22c:	csel	w2, w2, w5, ne  // ne = any
  40b230:	strb	w4, [x1, #6]
  40b234:	strb	w3, [x1, #7]
  40b238:	and	w3, w0, #0x1
  40b23c:	strb	w2, [x1, #8]
  40b240:	tbz	w0, #9, 40b284 <__fxstatat@plt+0x8194>
  40b244:	cmp	w3, #0x0
  40b248:	mov	w2, #0x54                  	// #84
  40b24c:	mov	w0, #0x74                  	// #116
  40b250:	csel	w0, w0, w2, ne  // ne = any
  40b254:	mov	w2, #0x20                  	// #32
  40b258:	strb	w0, [x1, #9]
  40b25c:	strh	w2, [x1, #10]
  40b260:	ret
  40b264:	cmp	w2, #0x0
  40b268:	mov	w5, #0x78                  	// #120
  40b26c:	csel	w5, w5, w6, ne  // ne = any
  40b270:	b	40b1d4 <__fxstatat@plt+0x80e4>
  40b274:	cmp	w3, #0x0
  40b278:	mov	w4, #0x78                  	// #120
  40b27c:	csel	w4, w4, w6, ne  // ne = any
  40b280:	b	40b214 <__fxstatat@plt+0x8124>
  40b284:	cmp	w3, #0x0
  40b288:	mov	w2, #0x20                  	// #32
  40b28c:	mov	w0, #0x78                  	// #120
  40b290:	csel	w0, w0, w5, ne  // ne = any
  40b294:	strb	w0, [x1, #9]
  40b298:	strh	w2, [x1, #10]
  40b29c:	ret
  40b2a0:	ldr	w0, [x0, #16]
  40b2a4:	mov	w2, #0x2d                  	// #45
  40b2a8:	and	w3, w0, #0xf000
  40b2ac:	cmp	w3, #0x8, lsl #12
  40b2b0:	b.eq	40b300 <__fxstatat@plt+0x8210>  // b.none
  40b2b4:	cmp	w3, #0x4, lsl #12
  40b2b8:	mov	w2, #0x64                  	// #100
  40b2bc:	b.eq	40b300 <__fxstatat@plt+0x8210>  // b.none
  40b2c0:	cmp	w3, #0x6, lsl #12
  40b2c4:	mov	w2, #0x62                  	// #98
  40b2c8:	b.eq	40b300 <__fxstatat@plt+0x8210>  // b.none
  40b2cc:	cmp	w3, #0x2, lsl #12
  40b2d0:	mov	w2, #0x63                  	// #99
  40b2d4:	b.eq	40b300 <__fxstatat@plt+0x8210>  // b.none
  40b2d8:	cmp	w3, #0xa, lsl #12
  40b2dc:	mov	w2, #0x6c                  	// #108
  40b2e0:	b.eq	40b300 <__fxstatat@plt+0x8210>  // b.none
  40b2e4:	cmp	w3, #0x1, lsl #12
  40b2e8:	mov	w2, #0x70                  	// #112
  40b2ec:	b.eq	40b300 <__fxstatat@plt+0x8210>  // b.none
  40b2f0:	cmp	w3, #0xc, lsl #12
  40b2f4:	mov	w2, #0x73                  	// #115
  40b2f8:	mov	w3, #0x3f                  	// #63
  40b2fc:	csel	w2, w2, w3, eq  // eq = none
  40b300:	tst	x0, #0x100
  40b304:	mov	w6, #0x2d                  	// #45
  40b308:	mov	w4, #0x72                  	// #114
  40b30c:	csel	w4, w4, w6, ne  // ne = any
  40b310:	tst	x0, #0x80
  40b314:	mov	w3, #0x77                  	// #119
  40b318:	csel	w3, w3, w6, ne  // ne = any
  40b31c:	strb	w2, [x1]
  40b320:	strb	w4, [x1, #1]
  40b324:	and	w2, w0, #0x40
  40b328:	strb	w3, [x1, #2]
  40b32c:	tbz	w0, #11, 40b3d0 <__fxstatat@plt+0x82e0>
  40b330:	cmp	w2, #0x0
  40b334:	mov	w5, #0x73                  	// #115
  40b338:	mov	w2, #0x53                  	// #83
  40b33c:	csel	w5, w5, w2, ne  // ne = any
  40b340:	tst	x0, #0x20
  40b344:	mov	w6, #0x2d                  	// #45
  40b348:	mov	w3, #0x72                  	// #114
  40b34c:	csel	w3, w3, w6, ne  // ne = any
  40b350:	tst	x0, #0x10
  40b354:	mov	w2, #0x77                  	// #119
  40b358:	csel	w2, w2, w6, ne  // ne = any
  40b35c:	strb	w5, [x1, #3]
  40b360:	strb	w3, [x1, #4]
  40b364:	and	w3, w0, #0x8
  40b368:	strb	w2, [x1, #5]
  40b36c:	tbz	w0, #10, 40b3e0 <__fxstatat@plt+0x82f0>
  40b370:	cmp	w3, #0x0
  40b374:	mov	w4, #0x73                  	// #115
  40b378:	mov	w2, #0x53                  	// #83
  40b37c:	csel	w4, w4, w2, ne  // ne = any
  40b380:	tst	x0, #0x4
  40b384:	mov	w5, #0x2d                  	// #45
  40b388:	mov	w3, #0x72                  	// #114
  40b38c:	csel	w3, w3, w5, ne  // ne = any
  40b390:	tst	x0, #0x2
  40b394:	mov	w2, #0x77                  	// #119
  40b398:	csel	w2, w2, w5, ne  // ne = any
  40b39c:	strb	w4, [x1, #6]
  40b3a0:	strb	w3, [x1, #7]
  40b3a4:	and	w3, w0, #0x1
  40b3a8:	strb	w2, [x1, #8]
  40b3ac:	tbz	w0, #9, 40b3f0 <__fxstatat@plt+0x8300>
  40b3b0:	cmp	w3, #0x0
  40b3b4:	mov	w2, #0x54                  	// #84
  40b3b8:	mov	w0, #0x74                  	// #116
  40b3bc:	csel	w0, w0, w2, ne  // ne = any
  40b3c0:	mov	w2, #0x20                  	// #32
  40b3c4:	strb	w0, [x1, #9]
  40b3c8:	strh	w2, [x1, #10]
  40b3cc:	ret
  40b3d0:	cmp	w2, #0x0
  40b3d4:	mov	w5, #0x78                  	// #120
  40b3d8:	csel	w5, w5, w6, ne  // ne = any
  40b3dc:	b	40b340 <__fxstatat@plt+0x8250>
  40b3e0:	cmp	w3, #0x0
  40b3e4:	mov	w4, #0x78                  	// #120
  40b3e8:	csel	w4, w4, w6, ne  // ne = any
  40b3ec:	b	40b380 <__fxstatat@plt+0x8290>
  40b3f0:	cmp	w3, #0x0
  40b3f4:	mov	w2, #0x20                  	// #32
  40b3f8:	mov	w0, #0x78                  	// #120
  40b3fc:	csel	w0, w0, w5, ne  // ne = any
  40b400:	strb	w0, [x1, #9]
  40b404:	strh	w2, [x1, #10]
  40b408:	ret
  40b40c:	nop
  40b410:	stp	x29, x30, [sp, #-16]!
  40b414:	mov	x29, sp
  40b418:	bl	40b430 <__fxstatat@plt+0x8340>
  40b41c:	cbz	x0, 40b428 <__fxstatat@plt+0x8338>
  40b420:	ldp	x29, x30, [sp], #16
  40b424:	ret
  40b428:	bl	4138a0 <__fxstatat@plt+0x107b0>
  40b42c:	nop
  40b430:	stp	x29, x30, [sp, #-80]!
  40b434:	mov	x29, sp
  40b438:	stp	x19, x20, [sp, #16]
  40b43c:	stp	x21, x22, [sp, #32]
  40b440:	mov	x21, x1
  40b444:	mov	x22, x0
  40b448:	stp	x23, x24, [sp, #48]
  40b44c:	mov	x23, x2
  40b450:	stp	x25, x26, [sp, #64]
  40b454:	bl	40ae00 <__fxstatat@plt+0x7d10>
  40b458:	mov	x20, x0
  40b45c:	bl	40ae58 <__fxstatat@plt+0x7d68>
  40b460:	mov	x19, x0
  40b464:	mov	x0, x21
  40b468:	bl	402920 <strlen@plt>
  40b46c:	sub	x3, x20, x22
  40b470:	mov	x24, x0
  40b474:	add	x26, x3, x19
  40b478:	add	x1, x0, #0x1
  40b47c:	cbz	x19, 40b504 <__fxstatat@plt+0x8414>
  40b480:	add	x0, x22, x26
  40b484:	ldurb	w0, [x0, #-1]
  40b488:	cmp	w0, #0x2f
  40b48c:	b.eq	40b528 <__fxstatat@plt+0x8438>  // b.none
  40b490:	ldrb	w0, [x21]
  40b494:	cmp	w0, #0x2f
  40b498:	b.eq	40b528 <__fxstatat@plt+0x8438>  // b.none
  40b49c:	add	x0, x26, #0x1
  40b4a0:	mov	x19, #0x1                   	// #1
  40b4a4:	mov	w25, #0x2f                  	// #47
  40b4a8:	add	x0, x1, x0
  40b4ac:	bl	402b00 <malloc@plt>
  40b4b0:	mov	x20, x0
  40b4b4:	cbz	x0, 40b4e8 <__fxstatat@plt+0x83f8>
  40b4b8:	mov	x1, x22
  40b4bc:	mov	x2, x26
  40b4c0:	bl	402e60 <mempcpy@plt>
  40b4c4:	mov	x1, x0
  40b4c8:	add	x0, x0, x19
  40b4cc:	strb	w25, [x1]
  40b4d0:	cbz	x23, 40b4d8 <__fxstatat@plt+0x83e8>
  40b4d4:	str	x0, [x23]
  40b4d8:	mov	x2, x24
  40b4dc:	mov	x1, x21
  40b4e0:	bl	402e60 <mempcpy@plt>
  40b4e4:	strb	wzr, [x0]
  40b4e8:	mov	x0, x20
  40b4ec:	ldp	x19, x20, [sp, #16]
  40b4f0:	ldp	x21, x22, [sp, #32]
  40b4f4:	ldp	x23, x24, [sp, #48]
  40b4f8:	ldp	x25, x26, [sp, #64]
  40b4fc:	ldp	x29, x30, [sp], #80
  40b500:	ret
  40b504:	ldrb	w2, [x21]
  40b508:	mov	x0, x26
  40b50c:	mov	w25, #0x0                   	// #0
  40b510:	cmp	w2, #0x2f
  40b514:	b.ne	40b4a8 <__fxstatat@plt+0x83b8>  // b.any
  40b518:	add	x0, x3, #0x1
  40b51c:	mov	x19, #0x1                   	// #1
  40b520:	mov	w25, #0x2e                  	// #46
  40b524:	b	40b4a8 <__fxstatat@plt+0x83b8>
  40b528:	mov	x0, x26
  40b52c:	mov	x19, #0x0                   	// #0
  40b530:	mov	w25, #0x0                   	// #0
  40b534:	b	40b4a8 <__fxstatat@plt+0x83b8>
  40b538:	stp	x29, x30, [sp, #-48]!
  40b53c:	mov	x29, sp
  40b540:	stp	x21, x22, [sp, #32]
  40b544:	cbz	x2, 40b5c0 <__fxstatat@plt+0x84d0>
  40b548:	mov	w22, w0
  40b54c:	mov	x21, #0x0                   	// #0
  40b550:	stp	x19, x20, [sp, #16]
  40b554:	mov	x20, x1
  40b558:	mov	x19, x2
  40b55c:	b	40b574 <__fxstatat@plt+0x8484>
  40b560:	cbz	x0, 40b5a0 <__fxstatat@plt+0x84b0>
  40b564:	add	x21, x21, x0
  40b568:	add	x20, x20, x0
  40b56c:	subs	x19, x19, x0
  40b570:	b.eq	40b58c <__fxstatat@plt+0x849c>  // b.none
  40b574:	mov	x2, x19
  40b578:	mov	x1, x20
  40b57c:	mov	w0, w22
  40b580:	bl	4101b8 <__fxstatat@plt+0xd0c8>
  40b584:	cmn	x0, #0x1
  40b588:	b.ne	40b560 <__fxstatat@plt+0x8470>  // b.any
  40b58c:	ldp	x19, x20, [sp, #16]
  40b590:	mov	x0, x21
  40b594:	ldp	x21, x22, [sp, #32]
  40b598:	ldp	x29, x30, [sp], #48
  40b59c:	ret
  40b5a0:	bl	403040 <__errno_location@plt>
  40b5a4:	mov	w1, #0x1c                  	// #28
  40b5a8:	ldp	x19, x20, [sp, #16]
  40b5ac:	str	w1, [x0]
  40b5b0:	mov	x0, x21
  40b5b4:	ldp	x21, x22, [sp, #32]
  40b5b8:	ldp	x29, x30, [sp], #48
  40b5bc:	ret
  40b5c0:	mov	x21, #0x0                   	// #0
  40b5c4:	b	40b590 <__fxstatat@plt+0x84a0>
  40b5c8:	ror	x2, x0, #3
  40b5cc:	udiv	x0, x2, x1
  40b5d0:	msub	x0, x0, x1, x2
  40b5d4:	ret
  40b5d8:	cmp	x1, x0
  40b5dc:	cset	w0, eq  // eq = none
  40b5e0:	ret
  40b5e4:	nop
  40b5e8:	stp	x29, x30, [sp, #-80]!
  40b5ec:	mov	x29, sp
  40b5f0:	stp	x21, x22, [sp, #32]
  40b5f4:	mov	x21, x0
  40b5f8:	mov	x0, x1
  40b5fc:	stp	x19, x20, [sp, #16]
  40b600:	mov	x20, x1
  40b604:	stp	x23, x24, [sp, #48]
  40b608:	mov	x24, x2
  40b60c:	and	w23, w3, #0xff
  40b610:	ldr	x1, [x21, #16]
  40b614:	ldr	x2, [x21, #48]
  40b618:	str	x25, [sp, #64]
  40b61c:	blr	x2
  40b620:	ldr	x1, [x21, #16]
  40b624:	cmp	x0, x1
  40b628:	b.cs	40b734 <__fxstatat@plt+0x8644>  // b.hs, b.nlast
  40b62c:	ldr	x25, [x21]
  40b630:	lsl	x22, x0, #4
  40b634:	add	x19, x25, x22
  40b638:	str	x19, [x24]
  40b63c:	ldr	x1, [x25, x22]
  40b640:	cbz	x1, 40b6cc <__fxstatat@plt+0x85dc>
  40b644:	cmp	x1, x20
  40b648:	b.eq	40b72c <__fxstatat@plt+0x863c>  // b.none
  40b64c:	ldr	x2, [x21, #56]
  40b650:	mov	x0, x20
  40b654:	blr	x2
  40b658:	tst	w0, #0xff
  40b65c:	b.eq	40b6c4 <__fxstatat@plt+0x85d4>  // b.none
  40b660:	ldr	x0, [x25, x22]
  40b664:	cbz	w23, 40b6d0 <__fxstatat@plt+0x85e0>
  40b668:	ldr	x1, [x19, #8]
  40b66c:	cbz	x1, 40b724 <__fxstatat@plt+0x8634>
  40b670:	ldp	x2, x3, [x1]
  40b674:	stp	x2, x3, [x19]
  40b678:	str	xzr, [x1]
  40b67c:	ldp	x19, x20, [sp, #16]
  40b680:	ldr	x2, [x21, #72]
  40b684:	str	x2, [x1, #8]
  40b688:	str	x1, [x21, #72]
  40b68c:	ldp	x21, x22, [sp, #32]
  40b690:	ldp	x23, x24, [sp, #48]
  40b694:	ldr	x25, [sp, #64]
  40b698:	ldp	x29, x30, [sp], #80
  40b69c:	ret
  40b6a0:	ldr	x1, [x2]
  40b6a4:	cmp	x1, x20
  40b6a8:	b.eq	40b6ec <__fxstatat@plt+0x85fc>  // b.none
  40b6ac:	ldr	x2, [x21, #56]
  40b6b0:	mov	x0, x20
  40b6b4:	blr	x2
  40b6b8:	tst	w0, #0xff
  40b6bc:	b.ne	40b6e8 <__fxstatat@plt+0x85f8>  // b.any
  40b6c0:	ldr	x19, [x19, #8]
  40b6c4:	ldr	x2, [x19, #8]
  40b6c8:	cbnz	x2, 40b6a0 <__fxstatat@plt+0x85b0>
  40b6cc:	mov	x0, #0x0                   	// #0
  40b6d0:	ldp	x19, x20, [sp, #16]
  40b6d4:	ldp	x21, x22, [sp, #32]
  40b6d8:	ldp	x23, x24, [sp, #48]
  40b6dc:	ldr	x25, [sp, #64]
  40b6e0:	ldp	x29, x30, [sp], #80
  40b6e4:	ret
  40b6e8:	ldr	x2, [x19, #8]
  40b6ec:	ldr	x0, [x2]
  40b6f0:	cbz	w23, 40b6d0 <__fxstatat@plt+0x85e0>
  40b6f4:	ldr	x1, [x2, #8]
  40b6f8:	str	x1, [x19, #8]
  40b6fc:	str	xzr, [x2]
  40b700:	ldp	x19, x20, [sp, #16]
  40b704:	ldr	x1, [x21, #72]
  40b708:	str	x1, [x2, #8]
  40b70c:	str	x2, [x21, #72]
  40b710:	ldp	x21, x22, [sp, #32]
  40b714:	ldp	x23, x24, [sp, #48]
  40b718:	ldr	x25, [sp, #64]
  40b71c:	ldp	x29, x30, [sp], #80
  40b720:	ret
  40b724:	str	xzr, [x25, x22]
  40b728:	b	40b6d0 <__fxstatat@plt+0x85e0>
  40b72c:	mov	x0, x1
  40b730:	b	40b664 <__fxstatat@plt+0x8574>
  40b734:	bl	402ce0 <abort@plt>
  40b738:	stp	x29, x30, [sp, #-64]!
  40b73c:	mov	x29, sp
  40b740:	stp	x19, x20, [sp, #16]
  40b744:	mov	x20, x0
  40b748:	stp	x21, x22, [sp, #32]
  40b74c:	mov	x22, x1
  40b750:	ldp	x21, x0, [x1]
  40b754:	stp	x23, x24, [sp, #48]
  40b758:	and	w23, w2, #0xff
  40b75c:	cmp	x21, x0
  40b760:	b.cc	40b774 <__fxstatat@plt+0x8684>  // b.lo, b.ul, b.last
  40b764:	b	40b814 <__fxstatat@plt+0x8724>
  40b768:	add	x21, x21, #0x10
  40b76c:	cmp	x21, x0
  40b770:	b.cs	40b814 <__fxstatat@plt+0x8724>  // b.hs, b.nlast
  40b774:	ldr	x24, [x21]
  40b778:	cbz	x24, 40b768 <__fxstatat@plt+0x8678>
  40b77c:	ldr	x19, [x21, #8]
  40b780:	cbz	x19, 40b7fc <__fxstatat@plt+0x870c>
  40b784:	ldr	x1, [x20, #16]
  40b788:	ldr	x2, [x20, #48]
  40b78c:	ldr	x24, [x19]
  40b790:	mov	x0, x24
  40b794:	blr	x2
  40b798:	ldr	x1, [x20, #16]
  40b79c:	cmp	x0, x1
  40b7a0:	b.cs	40b8cc <__fxstatat@plt+0x87dc>  // b.hs, b.nlast
  40b7a4:	ldr	x2, [x20]
  40b7a8:	lsl	x0, x0, #4
  40b7ac:	ldr	x3, [x19, #8]
  40b7b0:	add	x4, x2, x0
  40b7b4:	ldr	x5, [x2, x0]
  40b7b8:	cbz	x5, 40b7d4 <__fxstatat@plt+0x86e4>
  40b7bc:	ldr	x0, [x4, #8]
  40b7c0:	str	x0, [x19, #8]
  40b7c4:	str	x19, [x4, #8]
  40b7c8:	cbz	x3, 40b7f8 <__fxstatat@plt+0x8708>
  40b7cc:	mov	x19, x3
  40b7d0:	b	40b788 <__fxstatat@plt+0x8698>
  40b7d4:	ldr	x4, [x20, #24]
  40b7d8:	str	x24, [x2, x0]
  40b7dc:	add	x0, x4, #0x1
  40b7e0:	str	x0, [x20, #24]
  40b7e4:	str	xzr, [x19]
  40b7e8:	ldr	x0, [x20, #72]
  40b7ec:	str	x0, [x19, #8]
  40b7f0:	str	x19, [x20, #72]
  40b7f4:	cbnz	x3, 40b7cc <__fxstatat@plt+0x86dc>
  40b7f8:	ldr	x24, [x21]
  40b7fc:	str	xzr, [x21, #8]
  40b800:	cbz	w23, 40b830 <__fxstatat@plt+0x8740>
  40b804:	ldr	x0, [x22, #8]
  40b808:	add	x21, x21, #0x10
  40b80c:	cmp	x21, x0
  40b810:	b.cc	40b774 <__fxstatat@plt+0x8684>  // b.lo, b.ul, b.last
  40b814:	mov	w23, #0x1                   	// #1
  40b818:	mov	w0, w23
  40b81c:	ldp	x19, x20, [sp, #16]
  40b820:	ldp	x21, x22, [sp, #32]
  40b824:	ldp	x23, x24, [sp, #48]
  40b828:	ldp	x29, x30, [sp], #64
  40b82c:	ret
  40b830:	ldr	x1, [x20, #16]
  40b834:	mov	x0, x24
  40b838:	ldr	x2, [x20, #48]
  40b83c:	blr	x2
  40b840:	ldr	x1, [x20, #16]
  40b844:	cmp	x0, x1
  40b848:	b.cs	40b8cc <__fxstatat@plt+0x87dc>  // b.hs, b.nlast
  40b84c:	ldr	x1, [x20]
  40b850:	lsl	x0, x0, #4
  40b854:	add	x19, x1, x0
  40b858:	ldr	x2, [x1, x0]
  40b85c:	cbz	x2, 40b894 <__fxstatat@plt+0x87a4>
  40b860:	ldr	x0, [x20, #72]
  40b864:	cbz	x0, 40b8a8 <__fxstatat@plt+0x87b8>
  40b868:	ldr	x1, [x0, #8]
  40b86c:	str	x1, [x20, #72]
  40b870:	ldr	x1, [x19, #8]
  40b874:	stp	x24, x1, [x0]
  40b878:	str	x0, [x19, #8]
  40b87c:	ldr	x1, [x22, #24]
  40b880:	str	xzr, [x21]
  40b884:	sub	x1, x1, #0x1
  40b888:	str	x1, [x22, #24]
  40b88c:	ldr	x0, [x22, #8]
  40b890:	b	40b768 <__fxstatat@plt+0x8678>
  40b894:	ldr	x2, [x20, #24]
  40b898:	str	x24, [x1, x0]
  40b89c:	add	x0, x2, #0x1
  40b8a0:	str	x0, [x20, #24]
  40b8a4:	b	40b87c <__fxstatat@plt+0x878c>
  40b8a8:	mov	x0, #0x10                  	// #16
  40b8ac:	bl	402b00 <malloc@plt>
  40b8b0:	cbnz	x0, 40b870 <__fxstatat@plt+0x8780>
  40b8b4:	mov	w0, w23
  40b8b8:	ldp	x19, x20, [sp, #16]
  40b8bc:	ldp	x21, x22, [sp, #32]
  40b8c0:	ldp	x23, x24, [sp, #48]
  40b8c4:	ldp	x29, x30, [sp], #64
  40b8c8:	ret
  40b8cc:	bl	402ce0 <abort@plt>
  40b8d0:	ldr	x0, [x0, #16]
  40b8d4:	ret
  40b8d8:	ldr	x0, [x0, #24]
  40b8dc:	ret
  40b8e0:	ldr	x0, [x0, #32]
  40b8e4:	ret
  40b8e8:	ldp	x3, x4, [x0]
  40b8ec:	mov	x0, #0x0                   	// #0
  40b8f0:	cmp	x3, x4
  40b8f4:	b.cc	40b908 <__fxstatat@plt+0x8818>  // b.lo, b.ul, b.last
  40b8f8:	b	40b940 <__fxstatat@plt+0x8850>
  40b8fc:	add	x3, x3, #0x10
  40b900:	cmp	x3, x4
  40b904:	b.cs	40b940 <__fxstatat@plt+0x8850>  // b.hs, b.nlast
  40b908:	ldr	x1, [x3]
  40b90c:	cbz	x1, 40b8fc <__fxstatat@plt+0x880c>
  40b910:	ldr	x1, [x3, #8]
  40b914:	mov	x2, #0x1                   	// #1
  40b918:	cbz	x1, 40b92c <__fxstatat@plt+0x883c>
  40b91c:	nop
  40b920:	ldr	x1, [x1, #8]
  40b924:	add	x2, x2, #0x1
  40b928:	cbnz	x1, 40b920 <__fxstatat@plt+0x8830>
  40b92c:	cmp	x0, x2
  40b930:	add	x3, x3, #0x10
  40b934:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40b938:	cmp	x3, x4
  40b93c:	b.cc	40b908 <__fxstatat@plt+0x8818>  // b.lo, b.ul, b.last
  40b940:	ret
  40b944:	nop
  40b948:	ldp	x3, x4, [x0]
  40b94c:	mov	x6, x0
  40b950:	mov	x2, #0x0                   	// #0
  40b954:	mov	x5, #0x0                   	// #0
  40b958:	cmp	x3, x4
  40b95c:	b.cc	40b970 <__fxstatat@plt+0x8880>  // b.lo, b.ul, b.last
  40b960:	b	40b9a0 <__fxstatat@plt+0x88b0>
  40b964:	add	x3, x3, #0x10
  40b968:	cmp	x3, x4
  40b96c:	b.cs	40b9a0 <__fxstatat@plt+0x88b0>  // b.hs, b.nlast
  40b970:	ldr	x1, [x3]
  40b974:	cbz	x1, 40b964 <__fxstatat@plt+0x8874>
  40b978:	ldr	x1, [x3, #8]
  40b97c:	add	x5, x5, #0x1
  40b980:	add	x2, x2, #0x1
  40b984:	cbz	x1, 40b964 <__fxstatat@plt+0x8874>
  40b988:	ldr	x1, [x1, #8]
  40b98c:	add	x2, x2, #0x1
  40b990:	cbnz	x1, 40b988 <__fxstatat@plt+0x8898>
  40b994:	add	x3, x3, #0x10
  40b998:	cmp	x3, x4
  40b99c:	b.cc	40b970 <__fxstatat@plt+0x8880>  // b.lo, b.ul, b.last
  40b9a0:	ldr	x1, [x6, #24]
  40b9a4:	mov	w0, #0x0                   	// #0
  40b9a8:	cmp	x1, x5
  40b9ac:	b.eq	40b9b4 <__fxstatat@plt+0x88c4>  // b.none
  40b9b0:	ret
  40b9b4:	ldr	x0, [x6, #32]
  40b9b8:	cmp	x0, x2
  40b9bc:	cset	w0, eq  // eq = none
  40b9c0:	ret
  40b9c4:	nop
  40b9c8:	stp	x29, x30, [sp, #-48]!
  40b9cc:	mov	x29, sp
  40b9d0:	ldp	x4, x5, [x0]
  40b9d4:	stp	x19, x20, [sp, #16]
  40b9d8:	mov	x20, x1
  40b9dc:	stp	x21, x22, [sp, #32]
  40b9e0:	mov	x19, #0x0                   	// #0
  40b9e4:	ldp	x21, x22, [x0, #16]
  40b9e8:	cmp	x4, x5
  40b9ec:	ldr	x3, [x0, #32]
  40b9f0:	b.cc	40ba04 <__fxstatat@plt+0x8914>  // b.lo, b.ul, b.last
  40b9f4:	b	40ba38 <__fxstatat@plt+0x8948>
  40b9f8:	add	x4, x4, #0x10
  40b9fc:	cmp	x4, x5
  40ba00:	b.cs	40ba38 <__fxstatat@plt+0x8948>  // b.hs, b.nlast
  40ba04:	ldr	x0, [x4]
  40ba08:	cbz	x0, 40b9f8 <__fxstatat@plt+0x8908>
  40ba0c:	ldr	x0, [x4, #8]
  40ba10:	mov	x2, #0x1                   	// #1
  40ba14:	cbz	x0, 40ba24 <__fxstatat@plt+0x8934>
  40ba18:	ldr	x0, [x0, #8]
  40ba1c:	add	x2, x2, #0x1
  40ba20:	cbnz	x0, 40ba18 <__fxstatat@plt+0x8928>
  40ba24:	cmp	x19, x2
  40ba28:	add	x4, x4, #0x10
  40ba2c:	csel	x19, x19, x2, cs  // cs = hs, nlast
  40ba30:	cmp	x4, x5
  40ba34:	b.cc	40ba04 <__fxstatat@plt+0x8914>  // b.lo, b.ul, b.last
  40ba38:	mov	x0, x20
  40ba3c:	mov	w1, #0x1                   	// #1
  40ba40:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  40ba44:	add	x2, x2, #0xd0
  40ba48:	bl	402d80 <__fprintf_chk@plt>
  40ba4c:	mov	x3, x21
  40ba50:	mov	x0, x20
  40ba54:	mov	w1, #0x1                   	// #1
  40ba58:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  40ba5c:	add	x2, x2, #0xe8
  40ba60:	bl	402d80 <__fprintf_chk@plt>
  40ba64:	ucvtf	d1, x22
  40ba68:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40ba6c:	fmov	d2, x0
  40ba70:	ucvtf	d0, x21
  40ba74:	mov	x3, x22
  40ba78:	mov	x0, x20
  40ba7c:	mov	w1, #0x1                   	// #1
  40ba80:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  40ba84:	fmul	d1, d1, d2
  40ba88:	add	x2, x2, #0x100
  40ba8c:	fdiv	d0, d1, d0
  40ba90:	bl	402d80 <__fprintf_chk@plt>
  40ba94:	mov	x3, x19
  40ba98:	mov	x0, x20
  40ba9c:	ldp	x19, x20, [sp, #16]
  40baa0:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  40baa4:	ldp	x21, x22, [sp, #32]
  40baa8:	add	x2, x2, #0x128
  40baac:	ldp	x29, x30, [sp], #48
  40bab0:	mov	w1, #0x1                   	// #1
  40bab4:	b	402d80 <__fprintf_chk@plt>
  40bab8:	stp	x29, x30, [sp, #-48]!
  40babc:	mov	x29, sp
  40bac0:	str	x21, [sp, #32]
  40bac4:	mov	x21, x0
  40bac8:	mov	x0, x1
  40bacc:	stp	x19, x20, [sp, #16]
  40bad0:	mov	x20, x1
  40bad4:	ldr	x1, [x21, #16]
  40bad8:	ldr	x2, [x21, #48]
  40badc:	blr	x2
  40bae0:	ldr	x1, [x21, #16]
  40bae4:	cmp	x0, x1
  40bae8:	b.cs	40bb58 <__fxstatat@plt+0x8a68>  // b.hs, b.nlast
  40baec:	ldr	x1, [x21]
  40baf0:	lsl	x0, x0, #4
  40baf4:	add	x19, x1, x0
  40baf8:	ldr	x1, [x1, x0]
  40bafc:	cbnz	x1, 40bb08 <__fxstatat@plt+0x8a18>
  40bb00:	b	40bb2c <__fxstatat@plt+0x8a3c>
  40bb04:	ldr	x1, [x19]
  40bb08:	cmp	x1, x20
  40bb0c:	b.eq	40bb44 <__fxstatat@plt+0x8a54>  // b.none
  40bb10:	ldr	x2, [x21, #56]
  40bb14:	mov	x0, x20
  40bb18:	blr	x2
  40bb1c:	tst	w0, #0xff
  40bb20:	b.ne	40bb40 <__fxstatat@plt+0x8a50>  // b.any
  40bb24:	ldr	x19, [x19, #8]
  40bb28:	cbnz	x19, 40bb04 <__fxstatat@plt+0x8a14>
  40bb2c:	mov	x0, #0x0                   	// #0
  40bb30:	ldp	x19, x20, [sp, #16]
  40bb34:	ldr	x21, [sp, #32]
  40bb38:	ldp	x29, x30, [sp], #48
  40bb3c:	ret
  40bb40:	ldr	x20, [x19]
  40bb44:	mov	x0, x20
  40bb48:	ldp	x19, x20, [sp, #16]
  40bb4c:	ldr	x21, [sp, #32]
  40bb50:	ldp	x29, x30, [sp], #48
  40bb54:	ret
  40bb58:	bl	402ce0 <abort@plt>
  40bb5c:	nop
  40bb60:	ldr	x1, [x0, #32]
  40bb64:	cbz	x1, 40bb90 <__fxstatat@plt+0x8aa0>
  40bb68:	ldp	x1, x2, [x0]
  40bb6c:	cmp	x1, x2
  40bb70:	b.cc	40bb84 <__fxstatat@plt+0x8a94>  // b.lo, b.ul, b.last
  40bb74:	b	40bb98 <__fxstatat@plt+0x8aa8>
  40bb78:	add	x1, x1, #0x10
  40bb7c:	cmp	x1, x2
  40bb80:	b.cs	40bb98 <__fxstatat@plt+0x8aa8>  // b.hs, b.nlast
  40bb84:	ldr	x0, [x1]
  40bb88:	cbz	x0, 40bb78 <__fxstatat@plt+0x8a88>
  40bb8c:	ret
  40bb90:	mov	x0, #0x0                   	// #0
  40bb94:	ret
  40bb98:	stp	x29, x30, [sp, #-16]!
  40bb9c:	mov	x29, sp
  40bba0:	bl	402ce0 <abort@plt>
  40bba4:	nop
  40bba8:	stp	x29, x30, [sp, #-32]!
  40bbac:	mov	x29, sp
  40bbb0:	stp	x19, x20, [sp, #16]
  40bbb4:	mov	x20, x0
  40bbb8:	mov	x19, x1
  40bbbc:	mov	x0, x1
  40bbc0:	ldr	x1, [x20, #16]
  40bbc4:	ldr	x2, [x20, #48]
  40bbc8:	blr	x2
  40bbcc:	ldr	x1, [x20, #16]
  40bbd0:	cmp	x0, x1
  40bbd4:	b.cs	40bc38 <__fxstatat@plt+0x8b48>  // b.hs, b.nlast
  40bbd8:	ldr	x3, [x20]
  40bbdc:	add	x3, x3, x0, lsl #4
  40bbe0:	mov	x2, x3
  40bbe4:	b	40bbec <__fxstatat@plt+0x8afc>
  40bbe8:	cbz	x2, 40bbfc <__fxstatat@plt+0x8b0c>
  40bbec:	ldp	x4, x2, [x2]
  40bbf0:	cmp	x4, x19
  40bbf4:	b.ne	40bbe8 <__fxstatat@plt+0x8af8>  // b.any
  40bbf8:	cbnz	x2, 40bc28 <__fxstatat@plt+0x8b38>
  40bbfc:	ldr	x1, [x20, #8]
  40bc00:	b	40bc0c <__fxstatat@plt+0x8b1c>
  40bc04:	ldr	x0, [x3]
  40bc08:	cbnz	x0, 40bc1c <__fxstatat@plt+0x8b2c>
  40bc0c:	add	x3, x3, #0x10
  40bc10:	cmp	x1, x3
  40bc14:	b.hi	40bc04 <__fxstatat@plt+0x8b14>  // b.pmore
  40bc18:	mov	x0, #0x0                   	// #0
  40bc1c:	ldp	x19, x20, [sp, #16]
  40bc20:	ldp	x29, x30, [sp], #32
  40bc24:	ret
  40bc28:	ldr	x0, [x2]
  40bc2c:	ldp	x19, x20, [sp, #16]
  40bc30:	ldp	x29, x30, [sp], #32
  40bc34:	ret
  40bc38:	bl	402ce0 <abort@plt>
  40bc3c:	nop
  40bc40:	ldp	x5, x3, [x0]
  40bc44:	mov	x6, x0
  40bc48:	cmp	x3, x5
  40bc4c:	b.ls	40bc9c <__fxstatat@plt+0x8bac>  // b.plast
  40bc50:	sub	x4, x1, #0x8
  40bc54:	mov	x0, #0x0                   	// #0
  40bc58:	ldr	x1, [x5]
  40bc5c:	cbnz	x1, 40bc70 <__fxstatat@plt+0x8b80>
  40bc60:	add	x5, x5, #0x10
  40bc64:	cmp	x5, x3
  40bc68:	b.cc	40bc58 <__fxstatat@plt+0x8b68>  // b.lo, b.ul, b.last
  40bc6c:	ret
  40bc70:	mov	x1, x5
  40bc74:	nop
  40bc78:	cmp	x2, x0
  40bc7c:	b.ls	40bc6c <__fxstatat@plt+0x8b7c>  // b.plast
  40bc80:	add	x0, x0, #0x1
  40bc84:	ldr	x3, [x1]
  40bc88:	str	x3, [x4, x0, lsl #3]
  40bc8c:	ldr	x1, [x1, #8]
  40bc90:	cbnz	x1, 40bc78 <__fxstatat@plt+0x8b88>
  40bc94:	ldr	x3, [x6, #8]
  40bc98:	b	40bc60 <__fxstatat@plt+0x8b70>
  40bc9c:	mov	x0, #0x0                   	// #0
  40bca0:	ret
  40bca4:	nop
  40bca8:	stp	x29, x30, [sp, #-64]!
  40bcac:	mov	x29, sp
  40bcb0:	stp	x21, x22, [sp, #32]
  40bcb4:	mov	x21, x1
  40bcb8:	stp	x23, x24, [sp, #48]
  40bcbc:	ldp	x23, x1, [x0]
  40bcc0:	stp	x19, x20, [sp, #16]
  40bcc4:	cmp	x1, x23
  40bcc8:	b.ls	40bd34 <__fxstatat@plt+0x8c44>  // b.plast
  40bccc:	mov	x24, x0
  40bcd0:	mov	x22, x2
  40bcd4:	mov	x20, #0x0                   	// #0
  40bcd8:	ldr	x0, [x23]
  40bcdc:	cbnz	x0, 40bd04 <__fxstatat@plt+0x8c14>
  40bce0:	add	x23, x23, #0x10
  40bce4:	cmp	x23, x1
  40bce8:	b.cc	40bcd8 <__fxstatat@plt+0x8be8>  // b.lo, b.ul, b.last
  40bcec:	mov	x0, x20
  40bcf0:	ldp	x19, x20, [sp, #16]
  40bcf4:	ldp	x21, x22, [sp, #32]
  40bcf8:	ldp	x23, x24, [sp, #48]
  40bcfc:	ldp	x29, x30, [sp], #64
  40bd00:	ret
  40bd04:	mov	x19, x23
  40bd08:	b	40bd10 <__fxstatat@plt+0x8c20>
  40bd0c:	ldr	x0, [x19]
  40bd10:	mov	x1, x22
  40bd14:	blr	x21
  40bd18:	tst	w0, #0xff
  40bd1c:	b.eq	40bcec <__fxstatat@plt+0x8bfc>  // b.none
  40bd20:	ldr	x19, [x19, #8]
  40bd24:	add	x20, x20, #0x1
  40bd28:	cbnz	x19, 40bd0c <__fxstatat@plt+0x8c1c>
  40bd2c:	ldr	x1, [x24, #8]
  40bd30:	b	40bce0 <__fxstatat@plt+0x8bf0>
  40bd34:	mov	x20, #0x0                   	// #0
  40bd38:	b	40bcec <__fxstatat@plt+0x8bfc>
  40bd3c:	nop
  40bd40:	ldrb	w4, [x0]
  40bd44:	mov	x2, #0x0                   	// #0
  40bd48:	cbz	w4, 40bd6c <__fxstatat@plt+0x8c7c>
  40bd4c:	nop
  40bd50:	lsl	x3, x2, #5
  40bd54:	sub	x2, x3, x2
  40bd58:	add	x2, x2, w4, uxtb
  40bd5c:	ldrb	w4, [x0, #1]!
  40bd60:	udiv	x3, x2, x1
  40bd64:	msub	x2, x3, x1, x2
  40bd68:	cbnz	w4, 40bd50 <__fxstatat@plt+0x8c60>
  40bd6c:	mov	x0, x2
  40bd70:	ret
  40bd74:	nop
  40bd78:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40bd7c:	add	x1, x1, #0x160
  40bd80:	ldp	x2, x3, [x1]
  40bd84:	stp	x2, x3, [x0]
  40bd88:	ldr	w1, [x1, #16]
  40bd8c:	str	w1, [x0, #16]
  40bd90:	ret
  40bd94:	nop
  40bd98:	stp	x29, x30, [sp, #-64]!
  40bd9c:	cmp	x2, #0x0
  40bda0:	mov	x29, sp
  40bda4:	stp	x23, x24, [sp, #48]
  40bda8:	mov	x23, x2
  40bdac:	adrp	x2, 40b000 <__fxstatat@plt+0x7f10>
  40bdb0:	add	x2, x2, #0x5c8
  40bdb4:	stp	x19, x20, [sp, #16]
  40bdb8:	csel	x23, x2, x23, eq  // eq = none
  40bdbc:	cmp	x3, #0x0
  40bdc0:	adrp	x2, 40b000 <__fxstatat@plt+0x7f10>
  40bdc4:	add	x2, x2, #0x5d8
  40bdc8:	mov	x19, x0
  40bdcc:	mov	x20, x4
  40bdd0:	csel	x24, x2, x3, eq  // eq = none
  40bdd4:	mov	x0, #0x50                  	// #80
  40bdd8:	stp	x21, x22, [sp, #32]
  40bddc:	mov	x22, x1
  40bde0:	bl	402b00 <malloc@plt>
  40bde4:	mov	x21, x0
  40bde8:	cbz	x0, 40bea4 <__fxstatat@plt+0x8db4>
  40bdec:	cbz	x22, 40bebc <__fxstatat@plt+0x8dcc>
  40bdf0:	str	x22, [x21, #40]
  40bdf4:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40bdf8:	add	x0, x0, #0x160
  40bdfc:	cmp	x22, x0
  40be00:	b.eq	40bec8 <__fxstatat@plt+0x8dd8>  // b.none
  40be04:	mov	w0, #0xcccd                	// #52429
  40be08:	ldr	s2, [x22, #8]
  40be0c:	movk	w0, #0x3dcc, lsl #16
  40be10:	fmov	s1, w0
  40be14:	fcmpe	s2, s1
  40be18:	b.le	40be98 <__fxstatat@plt+0x8da8>
  40be1c:	mov	w0, #0x6666                	// #26214
  40be20:	movk	w0, #0x3f66, lsl #16
  40be24:	fmov	s0, w0
  40be28:	fcmpe	s2, s0
  40be2c:	b.pl	40be98 <__fxstatat@plt+0x8da8>  // b.nfrst
  40be30:	mov	w0, #0xcccd                	// #52429
  40be34:	ldr	s3, [x22, #12]
  40be38:	movk	w0, #0x3f8c, lsl #16
  40be3c:	fmov	s0, w0
  40be40:	fcmpe	s3, s0
  40be44:	b.le	40be98 <__fxstatat@plt+0x8da8>
  40be48:	ldr	s0, [x22]
  40be4c:	fcmpe	s0, #0.0
  40be50:	b.lt	40be98 <__fxstatat@plt+0x8da8>  // b.tstop
  40be54:	fadd	s1, s0, s1
  40be58:	ldr	s0, [x22, #4]
  40be5c:	fcmpe	s1, s0
  40be60:	b.pl	40be98 <__fxstatat@plt+0x8da8>  // b.nfrst
  40be64:	fmov	s3, #1.000000000000000000e+00
  40be68:	fcmpe	s0, s3
  40be6c:	b.hi	40be98 <__fxstatat@plt+0x8da8>  // b.pmore
  40be70:	fcmpe	s2, s1
  40be74:	b.le	40be98 <__fxstatat@plt+0x8da8>
  40be78:	ldrb	w0, [x22, #16]
  40be7c:	cbnz	w0, 40bef0 <__fxstatat@plt+0x8e00>
  40be80:	ucvtf	s0, x19
  40be84:	mov	w0, #0x5f800000            	// #1602224128
  40be88:	fmov	s1, w0
  40be8c:	fdiv	s0, s0, s2
  40be90:	fcmpe	s0, s1
  40be94:	b.lt	40beec <__fxstatat@plt+0x8dfc>  // b.tstop
  40be98:	mov	x0, x21
  40be9c:	mov	x21, #0x0                   	// #0
  40bea0:	bl	402e00 <free@plt>
  40bea4:	mov	x0, x21
  40bea8:	ldp	x19, x20, [sp, #16]
  40beac:	ldp	x21, x22, [sp, #32]
  40beb0:	ldp	x23, x24, [sp, #48]
  40beb4:	ldp	x29, x30, [sp], #64
  40beb8:	ret
  40bebc:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40bec0:	add	x0, x0, #0x160
  40bec4:	str	x0, [x21, #40]
  40bec8:	ucvtf	s0, x19
  40becc:	mov	w0, #0xcccd                	// #52429
  40bed0:	movk	w0, #0x3f4c, lsl #16
  40bed4:	fmov	s2, w0
  40bed8:	mov	w0, #0x5f800000            	// #1602224128
  40bedc:	fmov	s1, w0
  40bee0:	fdiv	s0, s0, s2
  40bee4:	fcmpe	s0, s1
  40bee8:	b.ge	40be98 <__fxstatat@plt+0x8da8>  // b.tcont
  40beec:	fcvtzu	x19, s0
  40bef0:	cmp	x19, #0xa
  40bef4:	mov	x0, #0xa                   	// #10
  40bef8:	csel	x19, x19, x0, cs  // cs = hs, nlast
  40befc:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40bf00:	orr	x19, x19, #0x1
  40bf04:	movk	x4, #0xaaab
  40bf08:	cmn	x19, #0x1
  40bf0c:	b.eq	40be98 <__fxstatat@plt+0x8da8>  // b.none
  40bf10:	umulh	x1, x19, x4
  40bf14:	cmp	x19, #0x9
  40bf18:	and	x0, x1, #0xfffffffffffffffe
  40bf1c:	add	x1, x0, x1, lsr #1
  40bf20:	sub	x1, x19, x1
  40bf24:	b.ls	40bf5c <__fxstatat@plt+0x8e6c>  // b.plast
  40bf28:	cbz	x1, 40bf60 <__fxstatat@plt+0x8e70>
  40bf2c:	mov	x3, #0x10                  	// #16
  40bf30:	mov	x2, #0x9                   	// #9
  40bf34:	mov	x0, #0x3                   	// #3
  40bf38:	b	40bf40 <__fxstatat@plt+0x8e50>
  40bf3c:	cbz	x1, 40bf60 <__fxstatat@plt+0x8e70>
  40bf40:	add	x0, x0, #0x2
  40bf44:	add	x2, x2, x3
  40bf48:	cmp	x2, x19
  40bf4c:	add	x3, x3, #0x8
  40bf50:	udiv	x1, x19, x0
  40bf54:	msub	x1, x1, x0, x19
  40bf58:	b.cc	40bf3c <__fxstatat@plt+0x8e4c>  // b.lo, b.ul, b.last
  40bf5c:	cbnz	x1, 40bf70 <__fxstatat@plt+0x8e80>
  40bf60:	add	x19, x19, #0x2
  40bf64:	cmn	x19, #0x1
  40bf68:	b.ne	40bf10 <__fxstatat@plt+0x8e20>  // b.any
  40bf6c:	b	40be98 <__fxstatat@plt+0x8da8>
  40bf70:	cmp	xzr, x19, lsr #61
  40bf74:	cset	x0, ne  // ne = any
  40bf78:	tbnz	x19, #60, 40be98 <__fxstatat@plt+0x8da8>
  40bf7c:	cbnz	x0, 40be98 <__fxstatat@plt+0x8da8>
  40bf80:	str	x19, [x21, #16]
  40bf84:	mov	x0, x19
  40bf88:	mov	x1, #0x10                  	// #16
  40bf8c:	bl	402c10 <calloc@plt>
  40bf90:	str	x0, [x21]
  40bf94:	cbz	x0, 40be98 <__fxstatat@plt+0x8da8>
  40bf98:	add	x19, x0, x19, lsl #4
  40bf9c:	str	x19, [x21, #8]
  40bfa0:	stp	xzr, xzr, [x21, #24]
  40bfa4:	mov	x0, x21
  40bfa8:	stp	x23, x24, [x21, #48]
  40bfac:	stp	x20, xzr, [x21, #64]
  40bfb0:	ldp	x19, x20, [sp, #16]
  40bfb4:	ldp	x21, x22, [sp, #32]
  40bfb8:	ldp	x23, x24, [sp, #48]
  40bfbc:	ldp	x29, x30, [sp], #64
  40bfc0:	ret
  40bfc4:	nop
  40bfc8:	stp	x29, x30, [sp, #-48]!
  40bfcc:	mov	x29, sp
  40bfd0:	ldr	x1, [x0, #8]
  40bfd4:	str	x21, [sp, #32]
  40bfd8:	ldr	x21, [x0]
  40bfdc:	stp	x19, x20, [sp, #16]
  40bfe0:	mov	x20, x0
  40bfe4:	cmp	x21, x1
  40bfe8:	b.cc	40bffc <__fxstatat@plt+0x8f0c>  // b.lo, b.ul, b.last
  40bfec:	b	40c054 <__fxstatat@plt+0x8f64>
  40bff0:	add	x21, x21, #0x10
  40bff4:	cmp	x1, x21
  40bff8:	b.ls	40c054 <__fxstatat@plt+0x8f64>  // b.plast
  40bffc:	ldr	x0, [x21]
  40c000:	cbz	x0, 40bff0 <__fxstatat@plt+0x8f00>
  40c004:	ldr	x19, [x21, #8]
  40c008:	ldr	x1, [x20, #64]
  40c00c:	cbz	x19, 40c034 <__fxstatat@plt+0x8f44>
  40c010:	cbz	x1, 40c068 <__fxstatat@plt+0x8f78>
  40c014:	ldr	x0, [x19]
  40c018:	blr	x1
  40c01c:	ldr	x2, [x19, #8]
  40c020:	ldp	x1, x0, [x20, #64]
  40c024:	stp	xzr, x0, [x19]
  40c028:	str	x19, [x20, #72]
  40c02c:	mov	x19, x2
  40c030:	cbnz	x2, 40c010 <__fxstatat@plt+0x8f20>
  40c034:	cbz	x1, 40c040 <__fxstatat@plt+0x8f50>
  40c038:	ldr	x0, [x21]
  40c03c:	blr	x1
  40c040:	stp	xzr, xzr, [x21]
  40c044:	add	x21, x21, #0x10
  40c048:	ldr	x1, [x20, #8]
  40c04c:	cmp	x1, x21
  40c050:	b.hi	40bffc <__fxstatat@plt+0x8f0c>  // b.pmore
  40c054:	stp	xzr, xzr, [x20, #24]
  40c058:	ldp	x19, x20, [sp, #16]
  40c05c:	ldr	x21, [sp, #32]
  40c060:	ldp	x29, x30, [sp], #48
  40c064:	ret
  40c068:	ldr	x0, [x20, #72]
  40c06c:	mov	x1, x19
  40c070:	str	xzr, [x19]
  40c074:	ldr	x19, [x19, #8]
  40c078:	str	x0, [x1, #8]
  40c07c:	str	x1, [x20, #72]
  40c080:	mov	x0, x1
  40c084:	cbnz	x19, 40c06c <__fxstatat@plt+0x8f7c>
  40c088:	b	40c040 <__fxstatat@plt+0x8f50>
  40c08c:	nop
  40c090:	stp	x29, x30, [sp, #-48]!
  40c094:	mov	x29, sp
  40c098:	str	x21, [sp, #32]
  40c09c:	mov	x21, x0
  40c0a0:	ldr	x0, [x0, #64]
  40c0a4:	stp	x19, x20, [sp, #16]
  40c0a8:	ldp	x20, x1, [x21]
  40c0ac:	cbz	x0, 40c108 <__fxstatat@plt+0x9018>
  40c0b0:	ldr	x0, [x21, #32]
  40c0b4:	cbz	x0, 40c108 <__fxstatat@plt+0x9018>
  40c0b8:	cmp	x20, x1
  40c0bc:	b.cc	40c0d0 <__fxstatat@plt+0x8fe0>  // b.lo, b.ul, b.last
  40c0c0:	b	40c138 <__fxstatat@plt+0x9048>
  40c0c4:	add	x20, x20, #0x10
  40c0c8:	cmp	x20, x1
  40c0cc:	b.cs	40c104 <__fxstatat@plt+0x9014>  // b.hs, b.nlast
  40c0d0:	ldr	x0, [x20]
  40c0d4:	cbz	x0, 40c0c4 <__fxstatat@plt+0x8fd4>
  40c0d8:	mov	x19, x20
  40c0dc:	b	40c0e4 <__fxstatat@plt+0x8ff4>
  40c0e0:	ldr	x0, [x19]
  40c0e4:	ldr	x1, [x21, #64]
  40c0e8:	blr	x1
  40c0ec:	ldr	x19, [x19, #8]
  40c0f0:	cbnz	x19, 40c0e0 <__fxstatat@plt+0x8ff0>
  40c0f4:	ldr	x1, [x21, #8]
  40c0f8:	add	x20, x20, #0x10
  40c0fc:	cmp	x20, x1
  40c100:	b.cc	40c0d0 <__fxstatat@plt+0x8fe0>  // b.lo, b.ul, b.last
  40c104:	ldr	x20, [x21]
  40c108:	cmp	x1, x20
  40c10c:	b.ls	40c138 <__fxstatat@plt+0x9048>  // b.plast
  40c110:	ldr	x19, [x20, #8]
  40c114:	cbz	x19, 40c12c <__fxstatat@plt+0x903c>
  40c118:	mov	x0, x19
  40c11c:	ldr	x19, [x19, #8]
  40c120:	bl	402e00 <free@plt>
  40c124:	cbnz	x19, 40c118 <__fxstatat@plt+0x9028>
  40c128:	ldr	x1, [x21, #8]
  40c12c:	add	x20, x20, #0x10
  40c130:	cmp	x20, x1
  40c134:	b.cc	40c110 <__fxstatat@plt+0x9020>  // b.lo, b.ul, b.last
  40c138:	ldr	x19, [x21, #72]
  40c13c:	cbz	x19, 40c150 <__fxstatat@plt+0x9060>
  40c140:	mov	x0, x19
  40c144:	ldr	x19, [x19, #8]
  40c148:	bl	402e00 <free@plt>
  40c14c:	cbnz	x19, 40c140 <__fxstatat@plt+0x9050>
  40c150:	ldr	x0, [x21]
  40c154:	bl	402e00 <free@plt>
  40c158:	mov	x0, x21
  40c15c:	ldp	x19, x20, [sp, #16]
  40c160:	ldr	x21, [sp, #32]
  40c164:	ldp	x29, x30, [sp], #48
  40c168:	b	402e00 <free@plt>
  40c16c:	nop
  40c170:	stp	x29, x30, [sp, #-128]!
  40c174:	mov	x29, sp
  40c178:	str	x21, [sp, #32]
  40c17c:	ldr	x21, [x0, #40]
  40c180:	stp	x19, x20, [sp, #16]
  40c184:	mov	x20, x0
  40c188:	ldrb	w0, [x21, #16]
  40c18c:	cbnz	w0, 40c1b0 <__fxstatat@plt+0x90c0>
  40c190:	ucvtf	s0, x1
  40c194:	ldr	s2, [x21, #8]
  40c198:	mov	w0, #0x5f800000            	// #1602224128
  40c19c:	fmov	s1, w0
  40c1a0:	fdiv	s0, s0, s2
  40c1a4:	fcmpe	s0, s1
  40c1a8:	fcvtzu	x1, s0
  40c1ac:	b.ge	40c22c <__fxstatat@plt+0x913c>  // b.tcont
  40c1b0:	cmp	x1, #0xa
  40c1b4:	mov	x19, #0xa                   	// #10
  40c1b8:	csel	x1, x1, x19, cs  // cs = hs, nlast
  40c1bc:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40c1c0:	orr	x19, x1, #0x1
  40c1c4:	movk	x4, #0xaaab
  40c1c8:	cmn	x19, #0x1
  40c1cc:	b.eq	40c22c <__fxstatat@plt+0x913c>  // b.none
  40c1d0:	umulh	x1, x19, x4
  40c1d4:	cmp	x19, #0x9
  40c1d8:	and	x0, x1, #0xfffffffffffffffe
  40c1dc:	add	x1, x0, x1, lsr #1
  40c1e0:	sub	x1, x19, x1
  40c1e4:	b.ls	40c21c <__fxstatat@plt+0x912c>  // b.plast
  40c1e8:	cbz	x1, 40c220 <__fxstatat@plt+0x9130>
  40c1ec:	mov	x3, #0x10                  	// #16
  40c1f0:	mov	x2, #0x9                   	// #9
  40c1f4:	mov	x0, #0x3                   	// #3
  40c1f8:	b	40c204 <__fxstatat@plt+0x9114>
  40c1fc:	add	x3, x3, #0x8
  40c200:	cbz	x1, 40c220 <__fxstatat@plt+0x9130>
  40c204:	add	x0, x0, #0x2
  40c208:	add	x2, x2, x3
  40c20c:	cmp	x2, x19
  40c210:	udiv	x1, x19, x0
  40c214:	msub	x1, x1, x0, x19
  40c218:	b.cc	40c1fc <__fxstatat@plt+0x910c>  // b.lo, b.ul, b.last
  40c21c:	cbnz	x1, 40c244 <__fxstatat@plt+0x9154>
  40c220:	add	x19, x19, #0x2
  40c224:	cmn	x19, #0x1
  40c228:	b.ne	40c1d0 <__fxstatat@plt+0x90e0>  // b.any
  40c22c:	mov	w19, #0x0                   	// #0
  40c230:	mov	w0, w19
  40c234:	ldp	x19, x20, [sp, #16]
  40c238:	ldr	x21, [sp, #32]
  40c23c:	ldp	x29, x30, [sp], #128
  40c240:	ret
  40c244:	cmp	xzr, x19, lsr #61
  40c248:	cset	x0, ne  // ne = any
  40c24c:	tbnz	x19, #60, 40c22c <__fxstatat@plt+0x913c>
  40c250:	cbnz	x0, 40c22c <__fxstatat@plt+0x913c>
  40c254:	ldr	x0, [x20, #16]
  40c258:	cmp	x0, x19
  40c25c:	b.eq	40c300 <__fxstatat@plt+0x9210>  // b.none
  40c260:	mov	x0, x19
  40c264:	mov	x1, #0x10                  	// #16
  40c268:	bl	402c10 <calloc@plt>
  40c26c:	str	x0, [sp, #48]
  40c270:	cbz	x0, 40c22c <__fxstatat@plt+0x913c>
  40c274:	ldp	x5, x4, [x20, #64]
  40c278:	add	x3, x0, x19, lsl #4
  40c27c:	ldr	q0, [x20, #48]
  40c280:	add	x0, sp, #0x30
  40c284:	mov	x1, x20
  40c288:	mov	w2, #0x0                   	// #0
  40c28c:	stp	x3, x19, [sp, #56]
  40c290:	stp	xzr, xzr, [sp, #72]
  40c294:	str	x21, [sp, #88]
  40c298:	str	q0, [sp, #96]
  40c29c:	stp	x5, x4, [sp, #112]
  40c2a0:	bl	40b738 <__fxstatat@plt+0x8648>
  40c2a4:	ands	w19, w0, #0xff
  40c2a8:	b.ne	40c318 <__fxstatat@plt+0x9228>  // b.any
  40c2ac:	ldr	x0, [sp, #120]
  40c2b0:	str	x0, [x20, #72]
  40c2b4:	add	x1, sp, #0x30
  40c2b8:	mov	x0, x20
  40c2bc:	mov	w2, #0x1                   	// #1
  40c2c0:	bl	40b738 <__fxstatat@plt+0x8648>
  40c2c4:	tst	w0, #0xff
  40c2c8:	b.eq	40c344 <__fxstatat@plt+0x9254>  // b.none
  40c2cc:	add	x1, sp, #0x30
  40c2d0:	mov	x0, x20
  40c2d4:	mov	w2, #0x0                   	// #0
  40c2d8:	bl	40b738 <__fxstatat@plt+0x8648>
  40c2dc:	tst	w0, #0xff
  40c2e0:	b.eq	40c344 <__fxstatat@plt+0x9254>  // b.none
  40c2e4:	ldr	x0, [sp, #48]
  40c2e8:	bl	402e00 <free@plt>
  40c2ec:	mov	w0, w19
  40c2f0:	ldp	x19, x20, [sp, #16]
  40c2f4:	ldr	x21, [sp, #32]
  40c2f8:	ldp	x29, x30, [sp], #128
  40c2fc:	ret
  40c300:	mov	w19, #0x1                   	// #1
  40c304:	mov	w0, w19
  40c308:	ldp	x19, x20, [sp, #16]
  40c30c:	ldr	x21, [sp, #32]
  40c310:	ldp	x29, x30, [sp], #128
  40c314:	ret
  40c318:	ldr	x0, [x20]
  40c31c:	bl	402e00 <free@plt>
  40c320:	ldp	q1, q0, [sp, #48]
  40c324:	ldr	x0, [sp, #120]
  40c328:	str	x0, [x20, #72]
  40c32c:	stp	q1, q0, [x20]
  40c330:	mov	w0, w19
  40c334:	ldp	x19, x20, [sp, #16]
  40c338:	ldr	x21, [sp, #32]
  40c33c:	ldp	x29, x30, [sp], #128
  40c340:	ret
  40c344:	bl	402ce0 <abort@plt>
  40c348:	stp	x29, x30, [sp, #-64]!
  40c34c:	mov	x29, sp
  40c350:	stp	x19, x20, [sp, #16]
  40c354:	str	x21, [sp, #32]
  40c358:	cbz	x1, 40c4c8 <__fxstatat@plt+0x93d8>
  40c35c:	mov	w3, #0x0                   	// #0
  40c360:	mov	x21, x2
  40c364:	mov	x19, x0
  40c368:	mov	x20, x1
  40c36c:	add	x2, sp, #0x38
  40c370:	bl	40b5e8 <__fxstatat@plt+0x84f8>
  40c374:	mov	x3, x0
  40c378:	cbz	x0, 40c398 <__fxstatat@plt+0x92a8>
  40c37c:	mov	w0, #0x0                   	// #0
  40c380:	cbz	x21, 40c388 <__fxstatat@plt+0x9298>
  40c384:	str	x3, [x21]
  40c388:	ldp	x19, x20, [sp, #16]
  40c38c:	ldr	x21, [sp, #32]
  40c390:	ldp	x29, x30, [sp], #64
  40c394:	ret
  40c398:	ldr	x0, [x19, #16]
  40c39c:	ldr	x1, [x19, #40]
  40c3a0:	ucvtf	s0, x0
  40c3a4:	ldr	x0, [x19, #24]
  40c3a8:	ldr	s2, [x1, #8]
  40c3ac:	ucvtf	s1, x0
  40c3b0:	fmul	s3, s2, s0
  40c3b4:	fcmpe	s1, s3
  40c3b8:	b.gt	40c404 <__fxstatat@plt+0x9314>
  40c3bc:	ldr	x21, [sp, #56]
  40c3c0:	ldr	x0, [x21]
  40c3c4:	cbz	x0, 40c500 <__fxstatat@plt+0x9410>
  40c3c8:	ldr	x0, [x19, #72]
  40c3cc:	cbz	x0, 40c52c <__fxstatat@plt+0x943c>
  40c3d0:	ldr	x1, [x0, #8]
  40c3d4:	str	x1, [x19, #72]
  40c3d8:	ldr	x2, [x21, #8]
  40c3dc:	ldr	x1, [x19, #32]
  40c3e0:	stp	x20, x2, [x0]
  40c3e4:	str	x0, [x21, #8]
  40c3e8:	add	x1, x1, #0x1
  40c3ec:	str	x1, [x19, #32]
  40c3f0:	mov	w0, #0x1                   	// #1
  40c3f4:	ldp	x19, x20, [sp, #16]
  40c3f8:	ldr	x21, [sp, #32]
  40c3fc:	ldp	x29, x30, [sp], #64
  40c400:	ret
  40c404:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  40c408:	add	x2, x2, #0x160
  40c40c:	cmp	x1, x2
  40c410:	b.eq	40c54c <__fxstatat@plt+0x945c>  // b.none
  40c414:	mov	w0, #0xcccd                	// #52429
  40c418:	movk	w0, #0x3dcc, lsl #16
  40c41c:	fmov	s3, w0
  40c420:	fcmpe	s2, s3
  40c424:	b.le	40c4cc <__fxstatat@plt+0x93dc>
  40c428:	mov	w0, #0x6666                	// #26214
  40c42c:	movk	w0, #0x3f66, lsl #16
  40c430:	fmov	s4, w0
  40c434:	fcmpe	s2, s4
  40c438:	b.pl	40c4cc <__fxstatat@plt+0x93dc>  // b.nfrst
  40c43c:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40c440:	ldr	s5, [x1, #12]
  40c444:	ldr	s4, [x0, #320]
  40c448:	fcmpe	s5, s4
  40c44c:	b.le	40c4cc <__fxstatat@plt+0x93dc>
  40c450:	ldr	s4, [x1]
  40c454:	fcmpe	s4, #0.0
  40c458:	b.lt	40c4cc <__fxstatat@plt+0x93dc>  // b.tstop
  40c45c:	fadd	s3, s4, s3
  40c460:	ldr	s4, [x1, #4]
  40c464:	fcmpe	s3, s4
  40c468:	b.pl	40c4cc <__fxstatat@plt+0x93dc>  // b.nfrst
  40c46c:	fmov	s6, #1.000000000000000000e+00
  40c470:	fcmpe	s4, s6
  40c474:	b.hi	40c4cc <__fxstatat@plt+0x93dc>  // b.pmore
  40c478:	fcmpe	s2, s3
  40c47c:	b.le	40c4cc <__fxstatat@plt+0x93dc>
  40c480:	ldrb	w0, [x1, #16]
  40c484:	fmul	s0, s0, s5
  40c488:	cbz	w0, 40c4f8 <__fxstatat@plt+0x9408>
  40c48c:	mov	w0, #0x5f800000            	// #1602224128
  40c490:	fmov	s1, w0
  40c494:	fcmpe	s0, s1
  40c498:	b.ge	40c538 <__fxstatat@plt+0x9448>  // b.tcont
  40c49c:	fcvtzu	x1, s0
  40c4a0:	mov	x0, x19
  40c4a4:	bl	40c170 <__fxstatat@plt+0x9080>
  40c4a8:	tst	w0, #0xff
  40c4ac:	b.eq	40c538 <__fxstatat@plt+0x9448>  // b.none
  40c4b0:	add	x2, sp, #0x38
  40c4b4:	mov	x1, x20
  40c4b8:	mov	x0, x19
  40c4bc:	mov	w3, #0x0                   	// #0
  40c4c0:	bl	40b5e8 <__fxstatat@plt+0x84f8>
  40c4c4:	cbz	x0, 40c3bc <__fxstatat@plt+0x92cc>
  40c4c8:	bl	402ce0 <abort@plt>
  40c4cc:	mov	w0, #0xcccd                	// #52429
  40c4d0:	str	x2, [x19, #40]
  40c4d4:	movk	w0, #0x3f4c, lsl #16
  40c4d8:	fmov	s2, w0
  40c4dc:	fmul	s3, s0, s2
  40c4e0:	fcmpe	s1, s3
  40c4e4:	b.le	40c3bc <__fxstatat@plt+0x92cc>
  40c4e8:	mov	w0, #0xfdf4                	// #65012
  40c4ec:	movk	w0, #0x3fb4, lsl #16
  40c4f0:	fmov	s1, w0
  40c4f4:	fmul	s0, s0, s1
  40c4f8:	fmul	s0, s0, s2
  40c4fc:	b	40c48c <__fxstatat@plt+0x939c>
  40c500:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40c504:	ldur	q0, [x19, #24]
  40c508:	str	x20, [x21]
  40c50c:	ldr	q1, [x0, #336]
  40c510:	mov	w0, #0x1                   	// #1
  40c514:	ldr	x21, [sp, #32]
  40c518:	add	v0.2d, v0.2d, v1.2d
  40c51c:	stur	q0, [x19, #24]
  40c520:	ldp	x19, x20, [sp, #16]
  40c524:	ldp	x29, x30, [sp], #64
  40c528:	ret
  40c52c:	mov	x0, #0x10                  	// #16
  40c530:	bl	402b00 <malloc@plt>
  40c534:	cbnz	x0, 40c3d8 <__fxstatat@plt+0x92e8>
  40c538:	mov	w0, #0xffffffff            	// #-1
  40c53c:	ldp	x19, x20, [sp, #16]
  40c540:	ldr	x21, [sp, #32]
  40c544:	ldp	x29, x30, [sp], #64
  40c548:	ret
  40c54c:	mov	w0, #0xfdf4                	// #65012
  40c550:	movk	w0, #0x3fb4, lsl #16
  40c554:	fmov	s1, w0
  40c558:	mov	w0, #0xcccd                	// #52429
  40c55c:	fmul	s0, s0, s1
  40c560:	movk	w0, #0x3f4c, lsl #16
  40c564:	fmov	s2, w0
  40c568:	fmul	s0, s0, s2
  40c56c:	b	40c48c <__fxstatat@plt+0x939c>
  40c570:	stp	x29, x30, [sp, #-64]!
  40c574:	mov	x29, sp
  40c578:	stp	x19, x20, [sp, #16]
  40c57c:	stp	x21, x22, [sp, #32]
  40c580:	cbz	x1, 40c6ec <__fxstatat@plt+0x95fc>
  40c584:	mov	x19, x0
  40c588:	mov	x21, x1
  40c58c:	add	x2, sp, #0x38
  40c590:	mov	w3, #0x0                   	// #0
  40c594:	bl	40b5e8 <__fxstatat@plt+0x84f8>
  40c598:	mov	x20, x0
  40c59c:	cbz	x0, 40c5b4 <__fxstatat@plt+0x94c4>
  40c5a0:	mov	x0, x20
  40c5a4:	ldp	x19, x20, [sp, #16]
  40c5a8:	ldp	x21, x22, [sp, #32]
  40c5ac:	ldp	x29, x30, [sp], #64
  40c5b0:	ret
  40c5b4:	ldr	x0, [x19, #16]
  40c5b8:	ldr	x1, [x19, #40]
  40c5bc:	ucvtf	s0, x0
  40c5c0:	ldr	x0, [x19, #24]
  40c5c4:	ldr	s2, [x1, #8]
  40c5c8:	ucvtf	s1, x0
  40c5cc:	fmul	s3, s2, s0
  40c5d0:	fcmpe	s1, s3
  40c5d4:	b.gt	40c624 <__fxstatat@plt+0x9534>
  40c5d8:	ldr	x22, [sp, #56]
  40c5dc:	ldr	x0, [x22]
  40c5e0:	cbz	x0, 40c724 <__fxstatat@plt+0x9634>
  40c5e4:	ldr	x0, [x19, #72]
  40c5e8:	cbz	x0, 40c754 <__fxstatat@plt+0x9664>
  40c5ec:	ldr	x1, [x0, #8]
  40c5f0:	str	x1, [x19, #72]
  40c5f4:	ldr	x2, [x22, #8]
  40c5f8:	mov	x20, x21
  40c5fc:	ldr	x1, [x19, #32]
  40c600:	stp	x21, x2, [x0]
  40c604:	str	x0, [x22, #8]
  40c608:	add	x0, x1, #0x1
  40c60c:	str	x0, [x19, #32]
  40c610:	mov	x0, x20
  40c614:	ldp	x19, x20, [sp, #16]
  40c618:	ldp	x21, x22, [sp, #32]
  40c61c:	ldp	x29, x30, [sp], #64
  40c620:	ret
  40c624:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  40c628:	add	x2, x2, #0x160
  40c62c:	cmp	x1, x2
  40c630:	b.eq	40c764 <__fxstatat@plt+0x9674>  // b.none
  40c634:	mov	w0, #0xcccd                	// #52429
  40c638:	movk	w0, #0x3dcc, lsl #16
  40c63c:	fmov	s3, w0
  40c640:	fcmpe	s2, s3
  40c644:	b.le	40c6f0 <__fxstatat@plt+0x9600>
  40c648:	mov	w0, #0x6666                	// #26214
  40c64c:	movk	w0, #0x3f66, lsl #16
  40c650:	fmov	s4, w0
  40c654:	fcmpe	s2, s4
  40c658:	b.pl	40c6f0 <__fxstatat@plt+0x9600>  // b.nfrst
  40c65c:	mov	w0, #0xcccd                	// #52429
  40c660:	ldr	s5, [x1, #12]
  40c664:	movk	w0, #0x3f8c, lsl #16
  40c668:	fmov	s4, w0
  40c66c:	fcmpe	s5, s4
  40c670:	b.le	40c6f0 <__fxstatat@plt+0x9600>
  40c674:	ldr	s4, [x1]
  40c678:	fcmpe	s4, #0.0
  40c67c:	b.lt	40c6f0 <__fxstatat@plt+0x9600>  // b.tstop
  40c680:	fadd	s3, s4, s3
  40c684:	ldr	s4, [x1, #4]
  40c688:	fcmpe	s3, s4
  40c68c:	b.pl	40c6f0 <__fxstatat@plt+0x9600>  // b.nfrst
  40c690:	fmov	s6, #1.000000000000000000e+00
  40c694:	fcmpe	s4, s6
  40c698:	b.hi	40c6f0 <__fxstatat@plt+0x9600>  // b.pmore
  40c69c:	fcmpe	s2, s3
  40c6a0:	b.le	40c6f0 <__fxstatat@plt+0x9600>
  40c6a4:	ldrb	w0, [x1, #16]
  40c6a8:	fmul	s0, s0, s5
  40c6ac:	cbz	w0, 40c71c <__fxstatat@plt+0x962c>
  40c6b0:	mov	w0, #0x5f800000            	// #1602224128
  40c6b4:	fmov	s1, w0
  40c6b8:	fcmpe	s0, s1
  40c6bc:	b.ge	40c5a0 <__fxstatat@plt+0x94b0>  // b.tcont
  40c6c0:	fcvtzu	x1, s0
  40c6c4:	mov	x0, x19
  40c6c8:	bl	40c170 <__fxstatat@plt+0x9080>
  40c6cc:	tst	w0, #0xff
  40c6d0:	b.eq	40c5a0 <__fxstatat@plt+0x94b0>  // b.none
  40c6d4:	add	x2, sp, #0x38
  40c6d8:	mov	x1, x21
  40c6dc:	mov	x0, x19
  40c6e0:	mov	w3, #0x0                   	// #0
  40c6e4:	bl	40b5e8 <__fxstatat@plt+0x84f8>
  40c6e8:	cbz	x0, 40c5d8 <__fxstatat@plt+0x94e8>
  40c6ec:	bl	402ce0 <abort@plt>
  40c6f0:	mov	w0, #0xcccd                	// #52429
  40c6f4:	str	x2, [x19, #40]
  40c6f8:	movk	w0, #0x3f4c, lsl #16
  40c6fc:	fmov	s2, w0
  40c700:	fmul	s3, s0, s2
  40c704:	fcmpe	s1, s3
  40c708:	b.le	40c5d8 <__fxstatat@plt+0x94e8>
  40c70c:	mov	w0, #0xfdf4                	// #65012
  40c710:	movk	w0, #0x3fb4, lsl #16
  40c714:	fmov	s1, w0
  40c718:	fmul	s0, s0, s1
  40c71c:	fmul	s0, s0, s2
  40c720:	b	40c6b0 <__fxstatat@plt+0x95c0>
  40c724:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40c728:	mov	x20, x21
  40c72c:	ldur	q0, [x19, #24]
  40c730:	str	x21, [x22]
  40c734:	ldr	q1, [x0, #336]
  40c738:	mov	x0, x20
  40c73c:	ldp	x21, x22, [sp, #32]
  40c740:	add	v0.2d, v0.2d, v1.2d
  40c744:	stur	q0, [x19, #24]
  40c748:	ldp	x19, x20, [sp, #16]
  40c74c:	ldp	x29, x30, [sp], #64
  40c750:	ret
  40c754:	mov	x0, #0x10                  	// #16
  40c758:	bl	402b00 <malloc@plt>
  40c75c:	cbz	x0, 40c5a0 <__fxstatat@plt+0x94b0>
  40c760:	b	40c5f4 <__fxstatat@plt+0x9504>
  40c764:	mov	w0, #0xfdf4                	// #65012
  40c768:	movk	w0, #0x3fb4, lsl #16
  40c76c:	fmov	s1, w0
  40c770:	mov	w0, #0xcccd                	// #52429
  40c774:	fmul	s0, s0, s1
  40c778:	movk	w0, #0x3f4c, lsl #16
  40c77c:	fmov	s2, w0
  40c780:	fmul	s0, s0, s2
  40c784:	b	40c6b0 <__fxstatat@plt+0x95c0>
  40c788:	stp	x29, x30, [sp, #-64]!
  40c78c:	mov	w3, #0x1                   	// #1
  40c790:	mov	x29, sp
  40c794:	add	x2, sp, #0x38
  40c798:	stp	x19, x20, [sp, #16]
  40c79c:	mov	x19, x0
  40c7a0:	bl	40b5e8 <__fxstatat@plt+0x84f8>
  40c7a4:	mov	x20, x0
  40c7a8:	cbz	x0, 40c7c4 <__fxstatat@plt+0x96d4>
  40c7ac:	ldr	x1, [sp, #56]
  40c7b0:	ldr	x0, [x19, #32]
  40c7b4:	ldr	x1, [x1]
  40c7b8:	sub	x0, x0, #0x1
  40c7bc:	str	x0, [x19, #32]
  40c7c0:	cbz	x1, 40c7d4 <__fxstatat@plt+0x96e4>
  40c7c4:	mov	x0, x20
  40c7c8:	ldp	x19, x20, [sp, #16]
  40c7cc:	ldp	x29, x30, [sp], #64
  40c7d0:	ret
  40c7d4:	ldr	x0, [x19, #16]
  40c7d8:	ldr	x1, [x19, #40]
  40c7dc:	ucvtf	s1, x0
  40c7e0:	ldr	x0, [x19, #24]
  40c7e4:	ldr	s2, [x1]
  40c7e8:	sub	x0, x0, #0x1
  40c7ec:	str	x0, [x19, #24]
  40c7f0:	fmul	s3, s2, s1
  40c7f4:	ucvtf	s0, x0
  40c7f8:	fcmpe	s0, s3
  40c7fc:	b.pl	40c7c4 <__fxstatat@plt+0x96d4>  // b.nfrst
  40c800:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40c804:	add	x0, x0, #0x160
  40c808:	cmp	x1, x0
  40c80c:	b.eq	40c8e8 <__fxstatat@plt+0x97f8>  // b.none
  40c810:	mov	w2, #0xcccd                	// #52429
  40c814:	ldr	s3, [x1, #8]
  40c818:	movk	w2, #0x3dcc, lsl #16
  40c81c:	fmov	s4, w2
  40c820:	fcmpe	s3, s4
  40c824:	b.le	40c8d4 <__fxstatat@plt+0x97e4>
  40c828:	mov	w2, #0x6666                	// #26214
  40c82c:	movk	w2, #0x3f66, lsl #16
  40c830:	fmov	s5, w2
  40c834:	fcmpe	s3, s5
  40c838:	b.pl	40c8d4 <__fxstatat@plt+0x97e4>  // b.nfrst
  40c83c:	mov	w2, #0xcccd                	// #52429
  40c840:	ldr	s6, [x1, #12]
  40c844:	movk	w2, #0x3f8c, lsl #16
  40c848:	fmov	s5, w2
  40c84c:	fcmpe	s6, s5
  40c850:	b.le	40c8d4 <__fxstatat@plt+0x97e4>
  40c854:	fcmpe	s2, #0.0
  40c858:	b.lt	40c8d4 <__fxstatat@plt+0x97e4>  // b.tstop
  40c85c:	fadd	s2, s2, s4
  40c860:	ldr	s4, [x1, #4]
  40c864:	fcmpe	s2, s4
  40c868:	b.pl	40c8d4 <__fxstatat@plt+0x97e4>  // b.nfrst
  40c86c:	fmov	s5, #1.000000000000000000e+00
  40c870:	fcmpe	s4, s5
  40c874:	b.hi	40c8d4 <__fxstatat@plt+0x97e4>  // b.pmore
  40c878:	fcmpe	s3, s2
  40c87c:	b.le	40c8d4 <__fxstatat@plt+0x97e4>
  40c880:	ldrb	w0, [x1, #16]
  40c884:	fmul	s1, s1, s4
  40c888:	cbnz	w0, 40c894 <__fxstatat@plt+0x97a4>
  40c88c:	nop
  40c890:	fmul	s1, s1, s3
  40c894:	fcvtzu	x1, s1
  40c898:	mov	x0, x19
  40c89c:	bl	40c170 <__fxstatat@plt+0x9080>
  40c8a0:	tst	w0, #0xff
  40c8a4:	b.ne	40c7c4 <__fxstatat@plt+0x96d4>  // b.any
  40c8a8:	str	x21, [sp, #32]
  40c8ac:	ldr	x21, [x19, #72]
  40c8b0:	cbz	x21, 40c8c8 <__fxstatat@plt+0x97d8>
  40c8b4:	nop
  40c8b8:	mov	x0, x21
  40c8bc:	ldr	x21, [x21, #8]
  40c8c0:	bl	402e00 <free@plt>
  40c8c4:	cbnz	x21, 40c8b8 <__fxstatat@plt+0x97c8>
  40c8c8:	ldr	x21, [sp, #32]
  40c8cc:	str	xzr, [x19, #72]
  40c8d0:	b	40c7c4 <__fxstatat@plt+0x96d4>
  40c8d4:	movi	v2.2s, #0x0
  40c8d8:	str	x0, [x19, #40]
  40c8dc:	fmul	s2, s1, s2
  40c8e0:	fcmpe	s0, s2
  40c8e4:	b.pl	40c7c4 <__fxstatat@plt+0x96d4>  // b.nfrst
  40c8e8:	mov	w0, #0xcccd                	// #52429
  40c8ec:	movk	w0, #0x3f4c, lsl #16
  40c8f0:	fmov	s3, w0
  40c8f4:	b	40c890 <__fxstatat@plt+0x97a0>
  40c8f8:	stp	x29, x30, [sp, #-32]!
  40c8fc:	mov	x29, sp
  40c900:	stp	x19, x20, [sp, #16]
  40c904:	mov	x20, x0
  40c908:	mov	x19, x1
  40c90c:	ldr	x0, [x0]
  40c910:	bl	416ff0 <__fxstatat@plt+0x13f00>
  40c914:	ldr	x1, [x20, #8]
  40c918:	eor	x0, x0, x1
  40c91c:	udiv	x1, x0, x19
  40c920:	msub	x0, x1, x19, x0
  40c924:	ldp	x19, x20, [sp, #16]
  40c928:	ldp	x29, x30, [sp], #32
  40c92c:	ret
  40c930:	ldr	x0, [x0, #8]
  40c934:	udiv	x2, x0, x1
  40c938:	msub	x0, x2, x1, x0
  40c93c:	ret
  40c940:	mov	x2, x0
  40c944:	ldr	x0, [x1, #8]
  40c948:	ldr	x3, [x2, #8]
  40c94c:	cmp	x3, x0
  40c950:	b.eq	40c95c <__fxstatat@plt+0x986c>  // b.none
  40c954:	mov	w0, #0x0                   	// #0
  40c958:	ret
  40c95c:	ldr	x3, [x1, #16]
  40c960:	mov	w0, #0x0                   	// #0
  40c964:	ldr	x4, [x2, #16]
  40c968:	cmp	x4, x3
  40c96c:	b.ne	40c958 <__fxstatat@plt+0x9868>  // b.any
  40c970:	ldr	x1, [x1]
  40c974:	ldr	x0, [x2]
  40c978:	b	410230 <__fxstatat@plt+0xd140>
  40c97c:	nop
  40c980:	mov	x2, x0
  40c984:	ldr	x3, [x0, #8]
  40c988:	ldr	x0, [x1, #8]
  40c98c:	cmp	x3, x0
  40c990:	b.eq	40c99c <__fxstatat@plt+0x98ac>  // b.none
  40c994:	mov	w0, #0x0                   	// #0
  40c998:	ret
  40c99c:	ldr	x3, [x1, #16]
  40c9a0:	mov	w0, #0x0                   	// #0
  40c9a4:	ldr	x4, [x2, #16]
  40c9a8:	cmp	x4, x3
  40c9ac:	b.eq	40c9b4 <__fxstatat@plt+0x98c4>  // b.none
  40c9b0:	ret
  40c9b4:	stp	x29, x30, [sp, #-16]!
  40c9b8:	mov	x29, sp
  40c9bc:	ldr	x1, [x1]
  40c9c0:	ldr	x0, [x2]
  40c9c4:	bl	402d90 <strcmp@plt>
  40c9c8:	cmp	w0, #0x0
  40c9cc:	cset	w0, eq  // eq = none
  40c9d0:	ldp	x29, x30, [sp], #16
  40c9d4:	ret
  40c9d8:	stp	x29, x30, [sp, #-32]!
  40c9dc:	mov	x29, sp
  40c9e0:	str	x19, [sp, #16]
  40c9e4:	mov	x19, x0
  40c9e8:	ldr	x0, [x0]
  40c9ec:	bl	402e00 <free@plt>
  40c9f0:	mov	x0, x19
  40c9f4:	ldr	x19, [sp, #16]
  40c9f8:	ldp	x29, x30, [sp], #32
  40c9fc:	b	402e00 <free@plt>
  40ca00:	stp	x29, x30, [sp, #-48]!
  40ca04:	mov	x29, sp
  40ca08:	str	x21, [sp, #32]
  40ca0c:	mov	x21, x3
  40ca10:	mov	w3, #0x4900                	// #18688
  40ca14:	stp	x19, x20, [sp, #16]
  40ca18:	movk	w3, #0x8, lsl #16
  40ca1c:	mov	x20, #0x0                   	// #0
  40ca20:	orr	w2, w2, w3
  40ca24:	bl	417128 <__fxstatat@plt+0x14038>
  40ca28:	tbnz	w0, #31, 40ca40 <__fxstatat@plt+0x9950>
  40ca2c:	mov	w19, w0
  40ca30:	bl	402cc0 <fdopendir@plt>
  40ca34:	mov	x20, x0
  40ca38:	cbz	x0, 40ca54 <__fxstatat@plt+0x9964>
  40ca3c:	str	w19, [x21]
  40ca40:	mov	x0, x20
  40ca44:	ldp	x19, x20, [sp, #16]
  40ca48:	ldr	x21, [sp, #32]
  40ca4c:	ldp	x29, x30, [sp], #48
  40ca50:	ret
  40ca54:	bl	403040 <__errno_location@plt>
  40ca58:	mov	x21, x0
  40ca5c:	mov	w0, w19
  40ca60:	ldr	w19, [x21]
  40ca64:	bl	402c90 <close@plt>
  40ca68:	b	40ca3c <__fxstatat@plt+0x994c>
  40ca6c:	nop
  40ca70:	stp	x29, x30, [sp, #-48]!
  40ca74:	mov	x29, sp
  40ca78:	stp	x19, x20, [sp, #16]
  40ca7c:	cbz	x0, 40cb54 <__fxstatat@plt+0x9a64>
  40ca80:	mov	x19, x0
  40ca84:	mov	w1, #0x2f                  	// #47
  40ca88:	bl	402ca0 <strrchr@plt>
  40ca8c:	mov	x20, x0
  40ca90:	cbz	x0, 40caf4 <__fxstatat@plt+0x9a04>
  40ca94:	str	x21, [sp, #32]
  40ca98:	add	x21, x0, #0x1
  40ca9c:	sub	x0, x21, x19
  40caa0:	cmp	x0, #0x6
  40caa4:	b.le	40cb10 <__fxstatat@plt+0x9a20>
  40caa8:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40caac:	sub	x0, x20, #0x6
  40cab0:	add	x1, x1, #0x1b0
  40cab4:	mov	x2, #0x7                   	// #7
  40cab8:	bl	402b70 <strncmp@plt>
  40cabc:	cbnz	w0, 40cb10 <__fxstatat@plt+0x9a20>
  40cac0:	ldrb	w0, [x20, #1]
  40cac4:	cmp	w0, #0x6c
  40cac8:	b.ne	40cb30 <__fxstatat@plt+0x9a40>  // b.any
  40cacc:	ldrb	w0, [x21, #1]
  40cad0:	cmp	w0, #0x74
  40cad4:	b.ne	40cb30 <__fxstatat@plt+0x9a40>  // b.any
  40cad8:	ldrb	w0, [x21, #2]
  40cadc:	cmp	w0, #0x2d
  40cae0:	b.ne	40cb30 <__fxstatat@plt+0x9a40>  // b.any
  40cae4:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40cae8:	add	x19, x20, #0x4
  40caec:	ldr	x21, [sp, #32]
  40caf0:	str	x19, [x0, #1232]
  40caf4:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  40caf8:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40cafc:	str	x19, [x1, #2376]
  40cb00:	str	x19, [x0, #1184]
  40cb04:	ldp	x19, x20, [sp, #16]
  40cb08:	ldp	x29, x30, [sp], #48
  40cb0c:	ret
  40cb10:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  40cb14:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40cb18:	ldr	x21, [sp, #32]
  40cb1c:	str	x19, [x1, #2376]
  40cb20:	str	x19, [x0, #1184]
  40cb24:	ldp	x19, x20, [sp, #16]
  40cb28:	ldp	x29, x30, [sp], #48
  40cb2c:	ret
  40cb30:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  40cb34:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40cb38:	mov	x19, x21
  40cb3c:	str	x19, [x1, #2376]
  40cb40:	str	x19, [x0, #1184]
  40cb44:	ldp	x19, x20, [sp, #16]
  40cb48:	ldr	x21, [sp, #32]
  40cb4c:	ldp	x29, x30, [sp], #48
  40cb50:	ret
  40cb54:	adrp	x3, 42f000 <__fxstatat@plt+0x2bf10>
  40cb58:	mov	x2, #0x37                  	// #55
  40cb5c:	mov	x1, #0x1                   	// #1
  40cb60:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40cb64:	ldr	x3, [x3, #1192]
  40cb68:	add	x0, x0, #0x178
  40cb6c:	str	x21, [sp, #32]
  40cb70:	bl	402eb0 <fwrite@plt>
  40cb74:	bl	402ce0 <abort@plt>
  40cb78:	stp	x29, x30, [sp, #-64]!
  40cb7c:	mov	x29, sp
  40cb80:	stp	x19, x20, [sp, #16]
  40cb84:	mov	x19, x2
  40cb88:	mov	w20, w3
  40cb8c:	mov	w2, w4
  40cb90:	add	x3, sp, #0x20
  40cb94:	bl	416548 <__fxstatat@plt+0x13458>
  40cb98:	cbnz	w0, 40cbc8 <__fxstatat@plt+0x9ad8>
  40cb9c:	mov	x1, x19
  40cba0:	mov	w2, w20
  40cba4:	add	x0, sp, #0x20
  40cba8:	bl	416620 <__fxstatat@plt+0x13530>
  40cbac:	mov	w19, w0
  40cbb0:	add	x0, sp, #0x20
  40cbb4:	bl	416508 <__fxstatat@plt+0x13418>
  40cbb8:	mov	w0, w19
  40cbbc:	ldp	x19, x20, [sp, #16]
  40cbc0:	ldp	x29, x30, [sp], #64
  40cbc4:	ret
  40cbc8:	mov	w19, #0xfffffffe            	// #-2
  40cbcc:	b	40cbb8 <__fxstatat@plt+0x9ac8>
  40cbd0:	stp	x29, x30, [sp, #-64]!
  40cbd4:	mov	w4, w1
  40cbd8:	mov	w3, w2
  40cbdc:	mov	x29, sp
  40cbe0:	mov	x1, x0
  40cbe4:	mov	w2, w4
  40cbe8:	stp	xzr, xzr, [sp, #32]
  40cbec:	add	x0, sp, #0x20
  40cbf0:	str	x19, [sp, #16]
  40cbf4:	str	w3, [sp, #32]
  40cbf8:	stp	xzr, xzr, [sp, #48]
  40cbfc:	bl	416620 <__fxstatat@plt+0x13530>
  40cc00:	mov	w19, w0
  40cc04:	add	x0, sp, #0x20
  40cc08:	bl	416508 <__fxstatat@plt+0x13418>
  40cc0c:	mov	w0, w19
  40cc10:	ldr	x19, [sp, #16]
  40cc14:	ldp	x29, x30, [sp], #64
  40cc18:	ret
  40cc1c:	nop
  40cc20:	stp	x29, x30, [sp, #-48]!
  40cc24:	mov	w2, #0x5                   	// #5
  40cc28:	mov	x29, sp
  40cc2c:	stp	x19, x20, [sp, #16]
  40cc30:	mov	x20, x0
  40cc34:	str	x21, [sp, #32]
  40cc38:	mov	w21, w1
  40cc3c:	mov	x1, x0
  40cc40:	mov	x0, #0x0                   	// #0
  40cc44:	bl	402f90 <dcgettext@plt>
  40cc48:	mov	x19, x0
  40cc4c:	cmp	x20, x0
  40cc50:	b.eq	40cc68 <__fxstatat@plt+0x9b78>  // b.none
  40cc54:	mov	x0, x19
  40cc58:	ldp	x19, x20, [sp, #16]
  40cc5c:	ldr	x21, [sp, #32]
  40cc60:	ldp	x29, x30, [sp], #48
  40cc64:	ret
  40cc68:	bl	4170e8 <__fxstatat@plt+0x13ff8>
  40cc6c:	ldrb	w1, [x0]
  40cc70:	and	w1, w1, #0xffffffdf
  40cc74:	cmp	w1, #0x55
  40cc78:	b.ne	40ccdc <__fxstatat@plt+0x9bec>  // b.any
  40cc7c:	ldrb	w1, [x0, #1]
  40cc80:	and	w1, w1, #0xffffffdf
  40cc84:	cmp	w1, #0x54
  40cc88:	b.ne	40cd58 <__fxstatat@plt+0x9c68>  // b.any
  40cc8c:	ldrb	w1, [x0, #2]
  40cc90:	and	w1, w1, #0xffffffdf
  40cc94:	cmp	w1, #0x46
  40cc98:	b.ne	40cd58 <__fxstatat@plt+0x9c68>  // b.any
  40cc9c:	ldrb	w1, [x0, #3]
  40cca0:	cmp	w1, #0x2d
  40cca4:	b.ne	40cd58 <__fxstatat@plt+0x9c68>  // b.any
  40cca8:	ldrb	w1, [x0, #4]
  40ccac:	cmp	w1, #0x38
  40ccb0:	b.ne	40cd58 <__fxstatat@plt+0x9c68>  // b.any
  40ccb4:	ldrb	w0, [x0, #5]
  40ccb8:	cbnz	w0, 40cd58 <__fxstatat@plt+0x9c68>
  40ccbc:	ldrb	w1, [x19]
  40ccc0:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40ccc4:	adrp	x19, 41a000 <__fxstatat@plt+0x16f10>
  40ccc8:	add	x0, x0, #0x1c0
  40cccc:	cmp	w1, #0x60
  40ccd0:	add	x19, x19, #0x1d8
  40ccd4:	csel	x19, x19, x0, eq  // eq = none
  40ccd8:	b	40cc54 <__fxstatat@plt+0x9b64>
  40ccdc:	cmp	w1, #0x47
  40cce0:	b.ne	40cd58 <__fxstatat@plt+0x9c68>  // b.any
  40cce4:	ldrb	w1, [x0, #1]
  40cce8:	and	w1, w1, #0xffffffdf
  40ccec:	cmp	w1, #0x42
  40ccf0:	b.ne	40cd58 <__fxstatat@plt+0x9c68>  // b.any
  40ccf4:	ldrb	w1, [x0, #2]
  40ccf8:	cmp	w1, #0x31
  40ccfc:	b.ne	40cd58 <__fxstatat@plt+0x9c68>  // b.any
  40cd00:	ldrb	w1, [x0, #3]
  40cd04:	cmp	w1, #0x38
  40cd08:	b.ne	40cd58 <__fxstatat@plt+0x9c68>  // b.any
  40cd0c:	ldrb	w1, [x0, #4]
  40cd10:	cmp	w1, #0x30
  40cd14:	b.ne	40cd58 <__fxstatat@plt+0x9c68>  // b.any
  40cd18:	ldrb	w1, [x0, #5]
  40cd1c:	cmp	w1, #0x33
  40cd20:	b.ne	40cd58 <__fxstatat@plt+0x9c68>  // b.any
  40cd24:	ldrb	w1, [x0, #6]
  40cd28:	cmp	w1, #0x30
  40cd2c:	b.ne	40cd58 <__fxstatat@plt+0x9c68>  // b.any
  40cd30:	ldrb	w0, [x0, #7]
  40cd34:	cbnz	w0, 40cd58 <__fxstatat@plt+0x9c68>
  40cd38:	ldrb	w1, [x19]
  40cd3c:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40cd40:	adrp	x19, 41a000 <__fxstatat@plt+0x16f10>
  40cd44:	add	x0, x0, #0x1c8
  40cd48:	cmp	w1, #0x60
  40cd4c:	add	x19, x19, #0x1d0
  40cd50:	csel	x19, x19, x0, eq  // eq = none
  40cd54:	b	40cc54 <__fxstatat@plt+0x9b64>
  40cd58:	cmp	w21, #0x9
  40cd5c:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40cd60:	adrp	x19, 41a000 <__fxstatat@plt+0x16f10>
  40cd64:	add	x0, x0, #0x1e0
  40cd68:	add	x19, x19, #0x1b8
  40cd6c:	csel	x19, x19, x0, eq  // eq = none
  40cd70:	mov	x0, x19
  40cd74:	ldp	x19, x20, [sp, #16]
  40cd78:	ldr	x21, [sp, #32]
  40cd7c:	ldp	x29, x30, [sp], #48
  40cd80:	ret
  40cd84:	nop
  40cd88:	sub	sp, sp, #0x100
  40cd8c:	stp	x29, x30, [sp, #16]
  40cd90:	add	x29, sp, #0x10
  40cd94:	stp	x19, x20, [sp, #32]
  40cd98:	mov	w19, w5
  40cd9c:	and	w20, w5, #0x2
  40cda0:	stp	x21, x22, [sp, #48]
  40cda4:	mov	w21, w4
  40cda8:	stp	x23, x24, [sp, #64]
  40cdac:	mov	x23, x1
  40cdb0:	mov	x24, x3
  40cdb4:	stp	x25, x26, [sp, #80]
  40cdb8:	mov	x26, x6
  40cdbc:	stp	x27, x28, [sp, #96]
  40cdc0:	mov	x28, x0
  40cdc4:	mov	x27, x2
  40cdc8:	str	w4, [sp, #116]
  40cdcc:	str	w5, [sp, #184]
  40cdd0:	str	x7, [sp, #200]
  40cdd4:	bl	402e20 <__ctype_get_mb_cur_max@plt>
  40cdd8:	mov	x1, x19
  40cddc:	str	x0, [sp, #176]
  40cde0:	cmp	w21, #0x4
  40cde4:	ubfx	x10, x1, #1, #1
  40cde8:	b.eq	40da78 <__fxstatat@plt+0xa988>  // b.none
  40cdec:	ldr	w0, [sp, #116]
  40cdf0:	b.ls	40d180 <__fxstatat@plt+0xa090>  // b.plast
  40cdf4:	cmp	w0, #0x7
  40cdf8:	b.eq	40dae4 <__fxstatat@plt+0xa9f4>  // b.none
  40cdfc:	b.ls	40d78c <__fxstatat@plt+0xa69c>  // b.plast
  40ce00:	ldr	w0, [sp, #116]
  40ce04:	sub	w0, w0, #0x8
  40ce08:	cmp	w0, #0x2
  40ce0c:	b.hi	40df24 <__fxstatat@plt+0xae34>  // b.pmore
  40ce10:	ldr	w19, [sp, #116]
  40ce14:	cmp	w19, #0xa
  40ce18:	b.ne	40d970 <__fxstatat@plt+0xa880>  // b.any
  40ce1c:	mov	x19, #0x0                   	// #0
  40ce20:	cbz	w20, 40dd64 <__fxstatat@plt+0xac74>
  40ce24:	ldr	x0, [sp, #256]
  40ce28:	str	w10, [sp, #124]
  40ce2c:	mov	w25, #0x0                   	// #0
  40ce30:	bl	402920 <strlen@plt>
  40ce34:	cmp	x0, #0x0
  40ce38:	ldr	w10, [sp, #124]
  40ce3c:	mov	x12, x0
  40ce40:	mov	w11, #0x1                   	// #1
  40ce44:	mov	w5, w11
  40ce48:	csel	w0, w10, wzr, ne  // ne = any
  40ce4c:	str	w0, [sp, #208]
  40ce50:	ldr	w0, [sp, #184]
  40ce54:	mov	w7, #0x0                   	// #0
  40ce58:	stp	w11, wzr, [sp, #120]
  40ce5c:	and	w1, w0, w11
  40ce60:	and	w0, w0, #0x4
  40ce64:	stp	w1, w0, [sp, #212]
  40ce68:	ldr	x0, [sp, #256]
  40ce6c:	str	wzr, [sp, #144]
  40ce70:	str	x0, [sp, #168]
  40ce74:	str	wzr, [sp, #188]
  40ce78:	str	xzr, [sp, #192]
  40ce7c:	nop
  40ce80:	mov	x4, x26
  40ce84:	mov	w26, w5
  40ce88:	mov	x20, #0x0                   	// #0
  40ce8c:	nop
  40ce90:	cmp	x24, x20
  40ce94:	cset	w21, ne  // ne = any
  40ce98:	cmn	x24, #0x1
  40ce9c:	b.eq	40d1f0 <__fxstatat@plt+0xa100>  // b.none
  40cea0:	cbz	w21, 40d200 <__fxstatat@plt+0xa110>
  40cea4:	add	x3, x27, x20
  40cea8:	cbz	w11, 40d4b4 <__fxstatat@plt+0xa3c4>
  40ceac:	cbz	x12, 40d660 <__fxstatat@plt+0xa570>
  40ceb0:	cmp	x12, #0x1
  40ceb4:	add	x22, x20, x12
  40ceb8:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  40cebc:	b.ne	40ceec <__fxstatat@plt+0x9dfc>  // b.any
  40cec0:	mov	x0, x27
  40cec4:	stp	x3, x12, [sp, #128]
  40cec8:	stp	w10, w7, [sp, #148]
  40cecc:	str	w11, [sp, #156]
  40ced0:	str	x4, [sp, #160]
  40ced4:	bl	402920 <strlen@plt>
  40ced8:	ldp	x3, x12, [sp, #128]
  40cedc:	mov	x24, x0
  40cee0:	ldp	w10, w7, [sp, #148]
  40cee4:	ldr	w11, [sp, #156]
  40cee8:	ldr	x4, [sp, #160]
  40ceec:	cmp	x22, x24
  40cef0:	b.hi	40d660 <__fxstatat@plt+0xa570>  // b.pmore
  40cef4:	ldr	x1, [sp, #168]
  40cef8:	mov	x2, x12
  40cefc:	mov	x0, x3
  40cf00:	stp	x3, x12, [sp, #128]
  40cf04:	stp	w10, w7, [sp, #148]
  40cf08:	str	w11, [sp, #156]
  40cf0c:	str	x4, [sp, #160]
  40cf10:	bl	402d50 <memcmp@plt>
  40cf14:	ldp	w10, w7, [sp, #148]
  40cf18:	ldr	w11, [sp, #156]
  40cf1c:	ldp	x3, x12, [sp, #128]
  40cf20:	ldr	x4, [sp, #160]
  40cf24:	cbnz	w0, 40d660 <__fxstatat@plt+0xa570>
  40cf28:	cbnz	w10, 40d444 <__fxstatat@plt+0xa354>
  40cf2c:	ldrb	w22, [x3]
  40cf30:	cmp	w22, #0x7e
  40cf34:	b.ls	40d29c <__fxstatat@plt+0xa1ac>  // b.plast
  40cf38:	ldr	x0, [sp, #176]
  40cf3c:	mov	w5, w11
  40cf40:	cmp	x0, #0x1
  40cf44:	b.eq	40d4d0 <__fxstatat@plt+0xa3e0>  // b.none
  40cf48:	str	xzr, [sp, #248]
  40cf4c:	cmn	x24, #0x1
  40cf50:	b.ne	40cf88 <__fxstatat@plt+0x9e98>  // b.any
  40cf54:	mov	x0, x27
  40cf58:	str	w5, [sp, #128]
  40cf5c:	str	x12, [sp, #136]
  40cf60:	stp	w10, w7, [sp, #148]
  40cf64:	str	w11, [sp, #156]
  40cf68:	str	x4, [sp, #160]
  40cf6c:	bl	402920 <strlen@plt>
  40cf70:	ldr	w5, [sp, #128]
  40cf74:	mov	x24, x0
  40cf78:	ldp	w10, w7, [sp, #148]
  40cf7c:	ldr	w11, [sp, #156]
  40cf80:	ldr	x12, [sp, #136]
  40cf84:	ldr	x4, [sp, #160]
  40cf88:	str	w22, [sp, #220]
  40cf8c:	ldr	w22, [sp, #144]
  40cf90:	mov	x8, #0x0                   	// #0
  40cf94:	stp	x19, x4, [sp, #224]
  40cf98:	mov	w19, w21
  40cf9c:	mov	x21, x8
  40cfa0:	str	x12, [sp, #128]
  40cfa4:	str	w10, [sp, #136]
  40cfa8:	stp	w25, w5, [sp, #148]
  40cfac:	stp	w7, w11, [sp, #156]
  40cfb0:	add	x25, x20, x21
  40cfb4:	add	x3, sp, #0xf8
  40cfb8:	sub	x2, x24, x25
  40cfbc:	add	x1, x27, x25
  40cfc0:	add	x0, sp, #0xf4
  40cfc4:	bl	416388 <__fxstatat@plt+0x13298>
  40cfc8:	mov	x13, #0x2b                  	// #43
  40cfcc:	mov	x3, x0
  40cfd0:	movk	x13, #0x2, lsl #32
  40cfd4:	cbz	x0, 40d010 <__fxstatat@plt+0x9f20>
  40cfd8:	cmn	x0, #0x1
  40cfdc:	b.eq	40dda8 <__fxstatat@plt+0xacb8>  // b.none
  40cfe0:	cmn	x0, #0x2
  40cfe4:	mov	x6, #0x1                   	// #1
  40cfe8:	b.eq	40dde0 <__fxstatat@plt+0xacf0>  // b.none
  40cfec:	cbnz	w22, 40d8dc <__fxstatat@plt+0xa7ec>
  40cff0:	ldr	w0, [sp, #244]
  40cff4:	add	x21, x21, x3
  40cff8:	bl	402ff0 <iswprint@plt>
  40cffc:	cmp	w0, #0x0
  40d000:	csel	w19, w19, wzr, ne  // ne = any
  40d004:	add	x0, sp, #0xf8
  40d008:	bl	402d00 <mbsinit@plt>
  40d00c:	cbz	w0, 40cfb0 <__fxstatat@plt+0x9ec0>
  40d010:	eor	w1, w19, #0x1
  40d014:	ldr	w0, [sp, #120]
  40d018:	mov	x8, x21
  40d01c:	mov	w21, w19
  40d020:	ldp	x19, x4, [sp, #224]
  40d024:	and	w1, w0, w1
  40d028:	ldr	w10, [sp, #136]
  40d02c:	and	w1, w1, #0xff
  40d030:	ldp	w25, w5, [sp, #148]
  40d034:	ldp	w7, w11, [sp, #156]
  40d038:	ldr	w22, [sp, #220]
  40d03c:	ldr	x12, [sp, #128]
  40d040:	cmp	x8, #0x1
  40d044:	b.hi	40d058 <__fxstatat@plt+0x9f68>  // b.pmore
  40d048:	cbz	w1, 40d544 <__fxstatat@plt+0xa454>
  40d04c:	nop
  40d050:	ldr	w1, [sp, #120]
  40d054:	mov	w21, #0x0                   	// #0
  40d058:	add	x8, x8, x20
  40d05c:	mov	w9, #0x0                   	// #0
  40d060:	mov	w2, #0x27                  	// #39
  40d064:	mov	w3, #0x5c                  	// #92
  40d068:	mov	w6, #0x24                  	// #36
  40d06c:	cbz	w1, 40d124 <__fxstatat@plt+0xa034>
  40d070:	cbnz	w10, 40d95c <__fxstatat@plt+0xa86c>
  40d074:	eor	w0, w25, #0x1
  40d078:	ands	w0, w7, w0
  40d07c:	b.eq	40d0b4 <__fxstatat@plt+0x9fc4>  // b.none
  40d080:	cmp	x23, x19
  40d084:	b.ls	40d08c <__fxstatat@plt+0x9f9c>  // b.plast
  40d088:	strb	w2, [x28, x19]
  40d08c:	add	x9, x19, #0x1
  40d090:	cmp	x23, x9
  40d094:	b.ls	40d09c <__fxstatat@plt+0x9fac>  // b.plast
  40d098:	strb	w6, [x28, x9]
  40d09c:	add	x9, x19, #0x2
  40d0a0:	cmp	x23, x9
  40d0a4:	b.ls	40d0ac <__fxstatat@plt+0x9fbc>  // b.plast
  40d0a8:	strb	w2, [x28, x9]
  40d0ac:	add	x19, x19, #0x3
  40d0b0:	mov	w25, w0
  40d0b4:	cmp	x23, x19
  40d0b8:	b.ls	40d0c0 <__fxstatat@plt+0x9fd0>  // b.plast
  40d0bc:	strb	w3, [x28, x19]
  40d0c0:	add	x0, x19, #0x1
  40d0c4:	cmp	x23, x0
  40d0c8:	b.ls	40d0d8 <__fxstatat@plt+0x9fe8>  // b.plast
  40d0cc:	lsr	w9, w22, #6
  40d0d0:	add	w9, w9, #0x30
  40d0d4:	strb	w9, [x28, x0]
  40d0d8:	add	x0, x19, #0x2
  40d0dc:	cmp	x23, x0
  40d0e0:	b.ls	40d0f0 <__fxstatat@plt+0xa000>  // b.plast
  40d0e4:	ubfx	x9, x22, #3, #3
  40d0e8:	add	w9, w9, #0x30
  40d0ec:	strb	w9, [x28, x0]
  40d0f0:	and	w22, w22, #0x7
  40d0f4:	add	x20, x20, #0x1
  40d0f8:	add	w22, w22, #0x30
  40d0fc:	cmp	x8, x20
  40d100:	add	x19, x19, #0x3
  40d104:	b.ls	40d344 <__fxstatat@plt+0xa254>  // b.plast
  40d108:	mov	w9, w1
  40d10c:	cmp	x23, x19
  40d110:	b.ls	40d118 <__fxstatat@plt+0xa028>  // b.plast
  40d114:	strb	w22, [x28, x19]
  40d118:	ldrb	w22, [x27, x20]
  40d11c:	add	x19, x19, #0x1
  40d120:	cbnz	w1, 40d070 <__fxstatat@plt+0x9f80>
  40d124:	eor	w0, w9, #0x1
  40d128:	and	w0, w25, w0
  40d12c:	and	w0, w0, #0xff
  40d130:	cbz	w5, 40d144 <__fxstatat@plt+0xa054>
  40d134:	cmp	x23, x19
  40d138:	b.ls	40d140 <__fxstatat@plt+0xa050>  // b.plast
  40d13c:	strb	w3, [x28, x19]
  40d140:	add	x19, x19, #0x1
  40d144:	add	x20, x20, #0x1
  40d148:	cmp	x20, x8
  40d14c:	b.cs	40d3e0 <__fxstatat@plt+0xa2f0>  // b.hs, b.nlast
  40d150:	cbz	w0, 40db2c <__fxstatat@plt+0xaa3c>
  40d154:	cmp	x23, x19
  40d158:	b.ls	40d160 <__fxstatat@plt+0xa070>  // b.plast
  40d15c:	strb	w2, [x28, x19]
  40d160:	add	x0, x19, #0x1
  40d164:	cmp	x23, x0
  40d168:	b.ls	40d170 <__fxstatat@plt+0xa080>  // b.plast
  40d16c:	strb	w2, [x28, x0]
  40d170:	add	x19, x19, #0x2
  40d174:	mov	w5, #0x0                   	// #0
  40d178:	mov	w25, #0x0                   	// #0
  40d17c:	b	40d10c <__fxstatat@plt+0xa01c>
  40d180:	cmp	w21, #0x1
  40d184:	b.eq	40db80 <__fxstatat@plt+0xaa90>  // b.none
  40d188:	b.ls	40d740 <__fxstatat@plt+0xa650>  // b.plast
  40d18c:	cmp	w0, #0x2
  40d190:	b.eq	40dbf8 <__fxstatat@plt+0xab08>  // b.none
  40d194:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40d198:	add	x0, x0, #0x1e0
  40d19c:	str	x0, [sp, #168]
  40d1a0:	mov	w1, #0x1                   	// #1
  40d1a4:	ldr	w0, [sp, #184]
  40d1a8:	mov	w7, w1
  40d1ac:	mov	w5, w1
  40d1b0:	mov	w10, w1
  40d1b4:	stp	w1, w1, [sp, #120]
  40d1b8:	mov	w11, #0x0                   	// #0
  40d1bc:	str	w1, [sp, #144]
  40d1c0:	mov	w25, #0x0                   	// #0
  40d1c4:	str	w1, [sp, #208]
  40d1c8:	and	w1, w0, w1
  40d1cc:	and	w0, w0, #0x4
  40d1d0:	mov	x12, #0x1                   	// #1
  40d1d4:	mov	x19, #0x0                   	// #0
  40d1d8:	str	wzr, [sp, #188]
  40d1dc:	str	xzr, [sp, #192]
  40d1e0:	stp	w1, w0, [sp, #212]
  40d1e4:	mov	w0, #0x2                   	// #2
  40d1e8:	str	w0, [sp, #116]
  40d1ec:	b	40ce80 <__fxstatat@plt+0x9d90>
  40d1f0:	ldrb	w0, [x27, x20]
  40d1f4:	cmp	w0, #0x0
  40d1f8:	cset	w21, ne  // ne = any
  40d1fc:	cbnz	w21, 40cea4 <__fxstatat@plt+0x9db4>
  40d200:	ldr	w0, [sp, #144]
  40d204:	cmp	x19, #0x0
  40d208:	mov	w5, w26
  40d20c:	mov	x26, x4
  40d210:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40d214:	b.ne	40d574 <__fxstatat@plt+0xa484>  // b.any
  40d218:	eor	w10, w10, #0x1
  40d21c:	ands	w7, w10, w7
  40d220:	b.eq	40de30 <__fxstatat@plt+0xad40>  // b.none
  40d224:	ldr	w0, [sp, #188]
  40d228:	cbz	w0, 40de34 <__fxstatat@plt+0xad44>
  40d22c:	cbnz	w5, 40de90 <__fxstatat@plt+0xada0>
  40d230:	ldr	x2, [sp, #192]
  40d234:	cmp	x23, #0x0
  40d238:	cset	w0, eq  // eq = none
  40d23c:	cmp	x2, #0x0
  40d240:	mov	x1, x2
  40d244:	csel	w0, w0, wzr, ne  // ne = any
  40d248:	cbz	w0, 40de88 <__fxstatat@plt+0xad98>
  40d24c:	str	w0, [sp, #188]
  40d250:	mov	w0, #0x27                  	// #39
  40d254:	ldr	x23, [sp, #192]
  40d258:	str	x1, [sp, #192]
  40d25c:	mov	w1, #0x1                   	// #1
  40d260:	mov	x12, #0x1                   	// #1
  40d264:	mov	w7, w1
  40d268:	mov	x19, x12
  40d26c:	mov	w11, #0x0                   	// #0
  40d270:	mov	w10, #0x0                   	// #0
  40d274:	strb	w0, [x28]
  40d278:	mov	w0, #0x2                   	// #2
  40d27c:	str	w0, [sp, #116]
  40d280:	str	w1, [sp, #124]
  40d284:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40d288:	add	x1, x1, #0x1e0
  40d28c:	str	wzr, [sp, #144]
  40d290:	str	x1, [sp, #168]
  40d294:	str	wzr, [sp, #208]
  40d298:	b	40ce80 <__fxstatat@plt+0x9d90>
  40d29c:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40d2a0:	add	x0, x0, #0x260
  40d2a4:	ldrh	w0, [x0, w22, uxtw #1]
  40d2a8:	adr	x1, 40d2b4 <__fxstatat@plt+0xa1c4>
  40d2ac:	add	x0, x1, w0, sxth #2
  40d2b0:	br	x0
  40d2b4:	ldr	w0, [sp, #124]
  40d2b8:	cbnz	w0, 40ddd0 <__fxstatat@plt+0xace0>
  40d2bc:	mov	w0, w25
  40d2c0:	mov	w21, w11
  40d2c4:	mov	w5, w11
  40d2c8:	cbz	x4, 40d3d8 <__fxstatat@plt+0xa2e8>
  40d2cc:	ubfx	x1, x22, #5, #8
  40d2d0:	ldr	w1, [x4, x1, lsl #2]
  40d2d4:	lsr	w1, w1, w22
  40d2d8:	tbz	w1, #0, 40d3d8 <__fxstatat@plt+0xa2e8>
  40d2dc:	cbnz	w10, 40d424 <__fxstatat@plt+0xa334>
  40d2e0:	eor	w1, w25, #0x1
  40d2e4:	ands	w1, w7, w1
  40d2e8:	b.eq	40d32c <__fxstatat@plt+0xa23c>  // b.none
  40d2ec:	cmp	x23, x19
  40d2f0:	b.ls	40d2fc <__fxstatat@plt+0xa20c>  // b.plast
  40d2f4:	mov	w0, #0x27                  	// #39
  40d2f8:	strb	w0, [x28, x19]
  40d2fc:	add	x0, x19, #0x1
  40d300:	cmp	x23, x0
  40d304:	b.ls	40d310 <__fxstatat@plt+0xa220>  // b.plast
  40d308:	mov	w2, #0x24                  	// #36
  40d30c:	strb	w2, [x28, x0]
  40d310:	add	x0, x19, #0x2
  40d314:	cmp	x23, x0
  40d318:	b.ls	40d324 <__fxstatat@plt+0xa234>  // b.plast
  40d31c:	mov	w2, #0x27                  	// #39
  40d320:	strb	w2, [x28, x0]
  40d324:	add	x19, x19, #0x3
  40d328:	mov	w25, w1
  40d32c:	cmp	x23, x19
  40d330:	b.ls	40d33c <__fxstatat@plt+0xa24c>  // b.plast
  40d334:	mov	w0, #0x5c                  	// #92
  40d338:	strb	w0, [x28, x19]
  40d33c:	add	x19, x19, #0x1
  40d340:	add	x20, x20, #0x1
  40d344:	cmp	x19, x23
  40d348:	b.cs	40d350 <__fxstatat@plt+0xa260>  // b.hs, b.nlast
  40d34c:	strb	w22, [x28, x19]
  40d350:	cmp	w21, #0x0
  40d354:	add	x19, x19, #0x1
  40d358:	csel	w26, w26, wzr, ne  // ne = any
  40d35c:	b	40ce90 <__fxstatat@plt+0x9da0>
  40d360:	cbnz	w10, 40d57c <__fxstatat@plt+0xa48c>
  40d364:	mov	w5, #0x0                   	// #0
  40d368:	ldr	x1, [sp, #192]
  40d36c:	cmp	x23, #0x0
  40d370:	mov	x0, #0x0                   	// #0
  40d374:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  40d378:	b.eq	40d3bc <__fxstatat@plt+0xa2cc>  // b.none
  40d37c:	cmp	x23, x19
  40d380:	b.ls	40d38c <__fxstatat@plt+0xa29c>  // b.plast
  40d384:	mov	w0, #0x27                  	// #39
  40d388:	strb	w0, [x28, x19]
  40d38c:	add	x0, x19, #0x1
  40d390:	cmp	x23, x0
  40d394:	b.ls	40d3a0 <__fxstatat@plt+0xa2b0>  // b.plast
  40d398:	mov	w1, #0x5c                  	// #92
  40d39c:	strb	w1, [x28, x0]
  40d3a0:	add	x1, x19, #0x2
  40d3a4:	mov	x0, x23
  40d3a8:	cmp	x23, x1
  40d3ac:	b.ls	40dec0 <__fxstatat@plt+0xadd0>  // b.plast
  40d3b0:	ldr	x23, [sp, #192]
  40d3b4:	mov	w2, #0x27                  	// #39
  40d3b8:	strb	w2, [x28, x1]
  40d3bc:	add	x19, x19, #0x3
  40d3c0:	mov	w22, #0x27                  	// #39
  40d3c4:	mov	w25, #0x0                   	// #0
  40d3c8:	str	w21, [sp, #188]
  40d3cc:	str	x23, [sp, #192]
  40d3d0:	mov	x23, x0
  40d3d4:	mov	w0, #0x0                   	// #0
  40d3d8:	cbnz	w5, 40d2dc <__fxstatat@plt+0xa1ec>
  40d3dc:	add	x20, x20, #0x1
  40d3e0:	cbz	w0, 40d344 <__fxstatat@plt+0xa254>
  40d3e4:	cmp	x23, x19
  40d3e8:	b.ls	40d3f4 <__fxstatat@plt+0xa304>  // b.plast
  40d3ec:	mov	w0, #0x27                  	// #39
  40d3f0:	strb	w0, [x28, x19]
  40d3f4:	add	x0, x19, #0x1
  40d3f8:	cmp	x23, x0
  40d3fc:	b.ls	40d408 <__fxstatat@plt+0xa318>  // b.plast
  40d400:	mov	w1, #0x27                  	// #39
  40d404:	strb	w1, [x28, x0]
  40d408:	add	x19, x19, #0x2
  40d40c:	mov	w25, #0x0                   	// #0
  40d410:	b	40d344 <__fxstatat@plt+0xa254>
  40d414:	mov	w22, #0x66                  	// #102
  40d418:	mov	w21, #0x0                   	// #0
  40d41c:	nop
  40d420:	cbz	w10, 40d2e0 <__fxstatat@plt+0xa1f0>
  40d424:	ldr	w0, [sp, #120]
  40d428:	and	w0, w0, w7
  40d42c:	str	w0, [sp, #120]
  40d430:	ldp	w1, w0, [sp, #116]
  40d434:	cmp	w0, #0x0
  40d438:	mov	w0, #0x4                   	// #4
  40d43c:	csel	w0, w1, w0, eq  // eq = none
  40d440:	str	w0, [sp, #116]
  40d444:	ldr	w4, [sp, #116]
  40d448:	mov	x3, x24
  40d44c:	ldr	x7, [sp, #200]
  40d450:	mov	x2, x27
  40d454:	ldr	x0, [sp, #256]
  40d458:	str	x0, [sp]
  40d45c:	ldr	w0, [sp, #184]
  40d460:	mov	x1, x23
  40d464:	mov	x6, #0x0                   	// #0
  40d468:	and	w5, w0, #0xfffffffd
  40d46c:	mov	x0, x28
  40d470:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40d474:	mov	x19, x0
  40d478:	mov	x0, x19
  40d47c:	ldp	x29, x30, [sp, #16]
  40d480:	ldp	x19, x20, [sp, #32]
  40d484:	ldp	x21, x22, [sp, #48]
  40d488:	ldp	x23, x24, [sp, #64]
  40d48c:	ldp	x25, x26, [sp, #80]
  40d490:	ldp	x27, x28, [sp, #96]
  40d494:	add	sp, sp, #0x100
  40d498:	ret
  40d49c:	mov	w22, #0x62                  	// #98
  40d4a0:	mov	w21, #0x0                   	// #0
  40d4a4:	b	40d420 <__fxstatat@plt+0xa330>
  40d4a8:	mov	w22, #0x61                  	// #97
  40d4ac:	mov	w21, #0x0                   	// #0
  40d4b0:	b	40d420 <__fxstatat@plt+0xa330>
  40d4b4:	ldrb	w22, [x27, x20]
  40d4b8:	cmp	w22, #0x7e
  40d4bc:	b.ls	40d524 <__fxstatat@plt+0xa434>  // b.plast
  40d4c0:	ldr	x0, [sp, #176]
  40d4c4:	mov	w5, #0x0                   	// #0
  40d4c8:	cmp	x0, #0x1
  40d4cc:	b.ne	40cf48 <__fxstatat@plt+0x9e58>  // b.any
  40d4d0:	str	w5, [sp, #128]
  40d4d4:	str	x12, [sp, #136]
  40d4d8:	stp	w10, w7, [sp, #148]
  40d4dc:	str	w11, [sp, #156]
  40d4e0:	str	x4, [sp, #160]
  40d4e4:	bl	402da0 <__ctype_b_loc@plt>
  40d4e8:	ldr	x0, [x0]
  40d4ec:	ldr	w5, [sp, #128]
  40d4f0:	ldp	w10, w7, [sp, #148]
  40d4f4:	ldrh	w21, [x0, w22, uxtw #1]
  40d4f8:	ldr	w11, [sp, #156]
  40d4fc:	ands	w0, w21, #0x4000
  40d500:	ldr	w0, [sp, #120]
  40d504:	cset	w1, eq  // eq = none
  40d508:	ubfx	x21, x21, #14, #1
  40d50c:	and	w1, w0, w1
  40d510:	ldr	x12, [sp, #136]
  40d514:	ldr	x4, [sp, #160]
  40d518:	ldr	x8, [sp, #176]
  40d51c:	cbz	w1, 40d544 <__fxstatat@plt+0xa454>
  40d520:	b	40d050 <__fxstatat@plt+0x9f60>
  40d524:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40d528:	add	x0, x0, #0x360
  40d52c:	ldrh	w0, [x0, w22, uxtw #1]
  40d530:	adr	x1, 40d53c <__fxstatat@plt+0xa44c>
  40d534:	add	x0, x1, w0, sxth #2
  40d538:	br	x0
  40d53c:	mov	w21, w11
  40d540:	mov	w5, #0x0                   	// #0
  40d544:	ldr	w1, [sp, #124]
  40d548:	mov	w0, w25
  40d54c:	cbz	w1, 40d2c8 <__fxstatat@plt+0xa1d8>
  40d550:	mov	w0, w25
  40d554:	cbnz	w10, 40d2c8 <__fxstatat@plt+0xa1d8>
  40d558:	mov	w0, w25
  40d55c:	cbnz	w5, 40d2dc <__fxstatat@plt+0xa1ec>
  40d560:	b	40d3dc <__fxstatat@plt+0xa2ec>
  40d564:	mov	w5, #0x0                   	// #0
  40d568:	mov	w21, #0x0                   	// #0
  40d56c:	ldr	w0, [sp, #144]
  40d570:	cbz	w0, 40d544 <__fxstatat@plt+0xa454>
  40d574:	mov	w0, #0x2                   	// #2
  40d578:	str	w0, [sp, #116]
  40d57c:	ldp	w1, w0, [sp, #116]
  40d580:	cmp	w0, #0x0
  40d584:	mov	w0, #0x4                   	// #4
  40d588:	csel	w0, w1, w0, eq  // eq = none
  40d58c:	str	w0, [sp, #116]
  40d590:	b	40d444 <__fxstatat@plt+0xa354>
  40d594:	ldr	w0, [sp, #116]
  40d598:	cmp	w0, #0x2
  40d59c:	b.eq	40d8c0 <__fxstatat@plt+0xa7d0>  // b.none
  40d5a0:	mov	w5, #0x0                   	// #0
  40d5a4:	ldr	w0, [sp, #116]
  40d5a8:	cmp	w0, #0x5
  40d5ac:	b.ne	40d5d0 <__fxstatat@plt+0xa4e0>  // b.any
  40d5b0:	ldr	w0, [sp, #216]
  40d5b4:	cbz	w0, 40d5d0 <__fxstatat@plt+0xa4e0>
  40d5b8:	add	x6, x20, #0x2
  40d5bc:	cmp	x6, x24
  40d5c0:	b.cs	40d5d0 <__fxstatat@plt+0xa4e0>  // b.hs, b.nlast
  40d5c4:	ldrb	w22, [x3, #1]
  40d5c8:	cmp	w22, #0x3f
  40d5cc:	b.eq	40dc14 <__fxstatat@plt+0xab24>  // b.none
  40d5d0:	mov	w21, #0x0                   	// #0
  40d5d4:	mov	w22, #0x3f                  	// #63
  40d5d8:	b	40d544 <__fxstatat@plt+0xa454>
  40d5dc:	ldr	w0, [sp, #116]
  40d5e0:	cmp	w0, #0x2
  40d5e4:	b.eq	40d360 <__fxstatat@plt+0xa270>  // b.none
  40d5e8:	mov	w5, #0x0                   	// #0
  40d5ec:	mov	w22, #0x27                  	// #39
  40d5f0:	str	w21, [sp, #188]
  40d5f4:	b	40d544 <__fxstatat@plt+0xa454>
  40d5f8:	mov	w5, #0x0                   	// #0
  40d5fc:	mov	w0, #0x74                  	// #116
  40d600:	ldr	w1, [sp, #144]
  40d604:	cbnz	w1, 40d574 <__fxstatat@plt+0xa484>
  40d608:	ldr	w1, [sp, #120]
  40d60c:	cbnz	w1, 40d620 <__fxstatat@plt+0xa530>
  40d610:	mov	w0, w25
  40d614:	mov	w21, #0x0                   	// #0
  40d618:	cbnz	w10, 40d2c8 <__fxstatat@plt+0xa1d8>
  40d61c:	b	40d558 <__fxstatat@plt+0xa468>
  40d620:	mov	w22, w0
  40d624:	mov	w21, #0x0                   	// #0
  40d628:	b	40d420 <__fxstatat@plt+0xa330>
  40d62c:	mov	w5, #0x0                   	// #0
  40d630:	mov	w0, #0x66                  	// #102
  40d634:	b	40d608 <__fxstatat@plt+0xa518>
  40d638:	mov	w5, #0x0                   	// #0
  40d63c:	mov	w0, #0x62                  	// #98
  40d640:	b	40d608 <__fxstatat@plt+0xa518>
  40d644:	ldr	w0, [sp, #120]
  40d648:	cbnz	w0, 40d690 <__fxstatat@plt+0xa5a0>
  40d64c:	ldr	w0, [sp, #212]
  40d650:	mov	w5, #0x0                   	// #0
  40d654:	cbz	w0, 40d610 <__fxstatat@plt+0xa520>
  40d658:	add	x20, x20, #0x1
  40d65c:	b	40ce90 <__fxstatat@plt+0x9da0>
  40d660:	ldrb	w22, [x3]
  40d664:	cmp	w22, #0x7e
  40d668:	b.hi	40d4c0 <__fxstatat@plt+0xa3d0>  // b.pmore
  40d66c:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40d670:	add	x0, x0, #0x460
  40d674:	ldrh	w0, [x0, w22, uxtw #1]
  40d678:	adr	x1, 40d684 <__fxstatat@plt+0xa594>
  40d67c:	add	x0, x1, w0, sxth #2
  40d680:	br	x0
  40d684:	mov	w5, #0x0                   	// #0
  40d688:	mov	w21, #0x0                   	// #0
  40d68c:	b	40d544 <__fxstatat@plt+0xa454>
  40d690:	cbnz	w10, 40d95c <__fxstatat@plt+0xa86c>
  40d694:	mov	w5, #0x0                   	// #0
  40d698:	eor	w0, w25, #0x1
  40d69c:	ands	w0, w7, w0
  40d6a0:	b.eq	40d85c <__fxstatat@plt+0xa76c>  // b.none
  40d6a4:	cmp	x23, x19
  40d6a8:	b.ls	40d6b4 <__fxstatat@plt+0xa5c4>  // b.plast
  40d6ac:	mov	w1, #0x27                  	// #39
  40d6b0:	strb	w1, [x28, x19]
  40d6b4:	add	x1, x19, #0x1
  40d6b8:	cmp	x23, x1
  40d6bc:	b.ls	40d6c8 <__fxstatat@plt+0xa5d8>  // b.plast
  40d6c0:	mov	w2, #0x24                  	// #36
  40d6c4:	strb	w2, [x28, x1]
  40d6c8:	add	x1, x19, #0x2
  40d6cc:	cmp	x23, x1
  40d6d0:	b.ls	40d6dc <__fxstatat@plt+0xa5ec>  // b.plast
  40d6d4:	mov	w2, #0x27                  	// #39
  40d6d8:	strb	w2, [x28, x1]
  40d6dc:	add	x1, x19, #0x3
  40d6e0:	cmp	x23, x1
  40d6e4:	b.ls	40d928 <__fxstatat@plt+0xa838>  // b.plast
  40d6e8:	mov	w25, w0
  40d6ec:	mov	w0, #0x5c                  	// #92
  40d6f0:	strb	w0, [x28, x1]
  40d6f4:	ldr	w0, [sp, #116]
  40d6f8:	add	x19, x1, #0x1
  40d6fc:	cmp	w0, #0x2
  40d700:	b.eq	40d930 <__fxstatat@plt+0xa840>  // b.none
  40d704:	add	x0, x20, #0x1
  40d708:	cmp	x0, x24
  40d70c:	b.cs	40d944 <__fxstatat@plt+0xa854>  // b.hs, b.nlast
  40d710:	ldrb	w2, [x27, x0]
  40d714:	mov	w22, #0x30                  	// #48
  40d718:	mov	w0, #0x0                   	// #0
  40d71c:	sub	w2, w2, #0x30
  40d720:	and	w2, w2, #0xff
  40d724:	cmp	w2, #0x9
  40d728:	b.ls	40d9a4 <__fxstatat@plt+0xa8b4>  // b.plast
  40d72c:	ldr	w1, [sp, #124]
  40d730:	mov	w21, #0x0                   	// #0
  40d734:	cbz	w1, 40d2c8 <__fxstatat@plt+0xa1d8>
  40d738:	cbnz	w5, 40d2dc <__fxstatat@plt+0xa1ec>
  40d73c:	b	40d3dc <__fxstatat@plt+0xa2ec>
  40d740:	cbnz	w0, 40df24 <__fxstatat@plt+0xae34>
  40d744:	ldr	w0, [sp, #184]
  40d748:	mov	w5, #0x1                   	// #1
  40d74c:	mov	w7, #0x0                   	// #0
  40d750:	mov	w11, #0x0                   	// #0
  40d754:	and	w1, w0, w5
  40d758:	mov	w25, #0x0                   	// #0
  40d75c:	and	w0, w0, #0x4
  40d760:	mov	w10, #0x0                   	// #0
  40d764:	mov	x12, #0x0                   	// #0
  40d768:	mov	x19, #0x0                   	// #0
  40d76c:	stp	wzr, w5, [sp, #120]
  40d770:	str	wzr, [sp, #144]
  40d774:	str	xzr, [sp, #168]
  40d778:	str	wzr, [sp, #188]
  40d77c:	str	xzr, [sp, #192]
  40d780:	stp	wzr, w1, [sp, #208]
  40d784:	str	w0, [sp, #216]
  40d788:	b	40ce80 <__fxstatat@plt+0x9d90>
  40d78c:	cmp	w0, #0x5
  40d790:	b.ne	40d7f4 <__fxstatat@plt+0xa704>  // b.any
  40d794:	ldr	w0, [sp, #184]
  40d798:	and	w1, w0, #0x1
  40d79c:	and	w0, w0, #0x4
  40d7a0:	stp	w1, w0, [sp, #212]
  40d7a4:	cbnz	w20, 40dc9c <__fxstatat@plt+0xabac>
  40d7a8:	cbz	x23, 40dbb8 <__fxstatat@plt+0xaac8>
  40d7ac:	mov	w11, #0x1                   	// #1
  40d7b0:	mov	w0, #0x22                  	// #34
  40d7b4:	mov	x12, #0x1                   	// #1
  40d7b8:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40d7bc:	mov	w5, w11
  40d7c0:	add	x1, x1, #0x1b8
  40d7c4:	mov	x19, x12
  40d7c8:	mov	w7, #0x0                   	// #0
  40d7cc:	mov	w25, #0x0                   	// #0
  40d7d0:	mov	w10, #0x0                   	// #0
  40d7d4:	strb	w0, [x28]
  40d7d8:	stp	w11, wzr, [sp, #120]
  40d7dc:	str	wzr, [sp, #144]
  40d7e0:	str	x1, [sp, #168]
  40d7e4:	str	wzr, [sp, #188]
  40d7e8:	str	xzr, [sp, #192]
  40d7ec:	str	wzr, [sp, #208]
  40d7f0:	b	40ce80 <__fxstatat@plt+0x9d90>
  40d7f4:	cmp	w0, #0x6
  40d7f8:	b.ne	40df24 <__fxstatat@plt+0xae34>  // b.any
  40d7fc:	mov	w0, #0x1                   	// #1
  40d800:	mov	w1, w0
  40d804:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40d808:	add	x0, x0, #0x1b8
  40d80c:	str	x0, [sp, #168]
  40d810:	mov	w11, w1
  40d814:	ldr	w0, [sp, #184]
  40d818:	mov	w5, w1
  40d81c:	mov	w10, w1
  40d820:	stp	w1, wzr, [sp, #120]
  40d824:	str	w1, [sp, #208]
  40d828:	and	w1, w0, w1
  40d82c:	and	w0, w0, #0x4
  40d830:	mov	w7, #0x0                   	// #0
  40d834:	mov	w25, #0x0                   	// #0
  40d838:	mov	x12, #0x1                   	// #1
  40d83c:	mov	x19, #0x0                   	// #0
  40d840:	str	wzr, [sp, #144]
  40d844:	str	wzr, [sp, #188]
  40d848:	str	xzr, [sp, #192]
  40d84c:	stp	w1, w0, [sp, #212]
  40d850:	mov	w0, #0x5                   	// #5
  40d854:	str	w0, [sp, #116]
  40d858:	b	40ce80 <__fxstatat@plt+0x9d90>
  40d85c:	mov	x1, x19
  40d860:	cmp	x23, x19
  40d864:	b.ls	40d6f4 <__fxstatat@plt+0xa604>  // b.plast
  40d868:	mov	w0, w25
  40d86c:	mov	w25, w0
  40d870:	mov	w0, #0x5c                  	// #92
  40d874:	strb	w0, [x28, x1]
  40d878:	b	40d6f4 <__fxstatat@plt+0xa604>
  40d87c:	mov	w5, #0x0                   	// #0
  40d880:	cmp	x24, #0x1
  40d884:	cset	w0, ne  // ne = any
  40d888:	cmn	x24, #0x1
  40d88c:	b.eq	40d8a0 <__fxstatat@plt+0xa7b0>  // b.none
  40d890:	cbnz	w0, 40d688 <__fxstatat@plt+0xa598>
  40d894:	cbz	x20, 40d56c <__fxstatat@plt+0xa47c>
  40d898:	mov	w21, #0x0                   	// #0
  40d89c:	b	40d544 <__fxstatat@plt+0xa454>
  40d8a0:	ldrb	w0, [x27, #1]
  40d8a4:	cmp	w0, #0x0
  40d8a8:	cset	w0, ne  // ne = any
  40d8ac:	cbnz	w0, 40d688 <__fxstatat@plt+0xa598>
  40d8b0:	b	40d894 <__fxstatat@plt+0xa7a4>
  40d8b4:	mov	w5, #0x0                   	// #0
  40d8b8:	cbnz	x20, 40d898 <__fxstatat@plt+0xa7a8>
  40d8bc:	b	40d56c <__fxstatat@plt+0xa47c>
  40d8c0:	cbnz	w10, 40d57c <__fxstatat@plt+0xa48c>
  40d8c4:	mov	w5, #0x0                   	// #0
  40d8c8:	mov	w0, w25
  40d8cc:	mov	w21, #0x0                   	// #0
  40d8d0:	mov	w22, #0x3f                  	// #63
  40d8d4:	cbnz	w5, 40d2dc <__fxstatat@plt+0xa1ec>
  40d8d8:	b	40d3dc <__fxstatat@plt+0xa2ec>
  40d8dc:	cmp	x0, #0x1
  40d8e0:	b.eq	40cff0 <__fxstatat@plt+0x9f00>  // b.none
  40d8e4:	add	x2, x25, #0x1
  40d8e8:	add	x0, x27, x0
  40d8ec:	add	x2, x27, x2
  40d8f0:	add	x9, x0, x25
  40d8f4:	b	40d904 <__fxstatat@plt+0xa814>
  40d8f8:	add	x2, x2, #0x1
  40d8fc:	cmp	x9, x2
  40d900:	b.eq	40cff0 <__fxstatat@plt+0x9f00>  // b.none
  40d904:	ldrb	w0, [x2]
  40d908:	sub	w0, w0, #0x5b
  40d90c:	and	w0, w0, #0xff
  40d910:	cmp	w0, #0x21
  40d914:	b.hi	40d8f8 <__fxstatat@plt+0xa808>  // b.pmore
  40d918:	lsl	x0, x6, x0
  40d91c:	tst	x0, x13
  40d920:	b.eq	40d8f8 <__fxstatat@plt+0xa808>  // b.none
  40d924:	b	40d574 <__fxstatat@plt+0xa484>
  40d928:	add	x19, x19, #0x4
  40d92c:	mov	w25, w0
  40d930:	mov	w0, #0x0                   	// #0
  40d934:	mov	w21, #0x0                   	// #0
  40d938:	mov	w22, #0x30                  	// #48
  40d93c:	cbnz	w5, 40d2dc <__fxstatat@plt+0xa1ec>
  40d940:	b	40d3dc <__fxstatat@plt+0xa2ec>
  40d944:	ldr	w1, [sp, #124]
  40d948:	mov	w0, #0x0                   	// #0
  40d94c:	mov	w22, #0x30                  	// #48
  40d950:	mov	w21, #0x0                   	// #0
  40d954:	cbz	w1, 40d2c8 <__fxstatat@plt+0xa1d8>
  40d958:	b	40d738 <__fxstatat@plt+0xa648>
  40d95c:	str	w7, [sp, #120]
  40d960:	b	40d57c <__fxstatat@plt+0xa48c>
  40d964:	mov	w5, w11
  40d968:	mov	w21, #0x0                   	// #0
  40d96c:	b	40d544 <__fxstatat@plt+0xa454>
  40d970:	mov	w1, w19
  40d974:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40d978:	add	x0, x0, #0x1e8
  40d97c:	str	w10, [sp, #120]
  40d980:	bl	40cc20 <__fxstatat@plt+0x9b30>
  40d984:	str	x0, [sp, #200]
  40d988:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  40d98c:	add	x0, x1, #0x1e0
  40d990:	mov	w1, w19
  40d994:	bl	40cc20 <__fxstatat@plt+0x9b30>
  40d998:	ldr	w10, [sp, #120]
  40d99c:	str	x0, [sp, #256]
  40d9a0:	b	40ce1c <__fxstatat@plt+0x9d2c>
  40d9a4:	cmp	x23, x19
  40d9a8:	b.ls	40d9b0 <__fxstatat@plt+0xa8c0>  // b.plast
  40d9ac:	strb	w22, [x28, x19]
  40d9b0:	add	x0, x1, #0x2
  40d9b4:	cmp	x23, x0
  40d9b8:	b.ls	40d9c4 <__fxstatat@plt+0xa8d4>  // b.plast
  40d9bc:	mov	w2, #0x30                  	// #48
  40d9c0:	strb	w2, [x28, x0]
  40d9c4:	add	x19, x1, #0x3
  40d9c8:	mov	w0, #0x0                   	// #0
  40d9cc:	mov	w22, #0x30                  	// #48
  40d9d0:	b	40d72c <__fxstatat@plt+0xa63c>
  40d9d4:	mov	w5, #0x0                   	// #0
  40d9d8:	ldr	w0, [sp, #116]
  40d9dc:	cmp	w0, #0x2
  40d9e0:	b.eq	40da60 <__fxstatat@plt+0xa970>  // b.none
  40d9e4:	ldr	w1, [sp, #208]
  40d9e8:	mov	w22, #0x5c                  	// #92
  40d9ec:	mov	w0, w22
  40d9f0:	cbz	w1, 40d608 <__fxstatat@plt+0xa518>
  40d9f4:	add	x20, x20, #0x1
  40d9f8:	mov	w0, w25
  40d9fc:	mov	w21, #0x0                   	// #0
  40da00:	b	40d3e0 <__fxstatat@plt+0xa2f0>
  40da04:	mov	w5, #0x0                   	// #0
  40da08:	mov	w0, #0x76                  	// #118
  40da0c:	b	40d608 <__fxstatat@plt+0xa518>
  40da10:	mov	w21, w11
  40da14:	mov	w5, #0x0                   	// #0
  40da18:	b	40d56c <__fxstatat@plt+0xa47c>
  40da1c:	mov	w5, #0x0                   	// #0
  40da20:	mov	w0, #0x72                  	// #114
  40da24:	b	40d600 <__fxstatat@plt+0xa510>
  40da28:	mov	w5, #0x0                   	// #0
  40da2c:	mov	w0, #0x6e                  	// #110
  40da30:	b	40d600 <__fxstatat@plt+0xa510>
  40da34:	mov	w5, #0x0                   	// #0
  40da38:	mov	w0, #0x61                  	// #97
  40da3c:	b	40d608 <__fxstatat@plt+0xa518>
  40da40:	mov	w5, #0x0                   	// #0
  40da44:	mov	w22, #0xa                   	// #10
  40da48:	mov	w0, #0x6e                  	// #110
  40da4c:	b	40d608 <__fxstatat@plt+0xa518>
  40da50:	mov	w5, #0x0                   	// #0
  40da54:	mov	w22, #0xd                   	// #13
  40da58:	mov	w0, #0x72                  	// #114
  40da5c:	b	40d608 <__fxstatat@plt+0xa518>
  40da60:	cbnz	w10, 40d57c <__fxstatat@plt+0xa48c>
  40da64:	add	x20, x20, #0x1
  40da68:	mov	w0, w25
  40da6c:	mov	w21, #0x0                   	// #0
  40da70:	mov	w22, #0x5c                  	// #92
  40da74:	b	40d3e0 <__fxstatat@plt+0xa2f0>
  40da78:	ldr	w0, [sp, #184]
  40da7c:	and	w1, w0, #0x1
  40da80:	and	w0, w0, #0x4
  40da84:	stp	w1, w0, [sp, #212]
  40da88:	cbnz	w20, 40db34 <__fxstatat@plt+0xaa44>
  40da8c:	mov	w0, #0x1                   	// #1
  40da90:	str	w0, [sp, #120]
  40da94:	cbnz	x23, 40df0c <__fxstatat@plt+0xae1c>
  40da98:	mov	w0, #0x1                   	// #1
  40da9c:	mov	w5, w0
  40daa0:	mov	w7, w0
  40daa4:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40daa8:	add	x0, x0, #0x1e0
  40daac:	mov	x12, #0x1                   	// #1
  40dab0:	mov	w11, #0x0                   	// #0
  40dab4:	mov	x19, x12
  40dab8:	mov	w25, #0x0                   	// #0
  40dabc:	mov	w10, #0x0                   	// #0
  40dac0:	str	w5, [sp, #124]
  40dac4:	str	wzr, [sp, #144]
  40dac8:	str	x0, [sp, #168]
  40dacc:	mov	w0, #0x2                   	// #2
  40dad0:	str	w0, [sp, #116]
  40dad4:	str	wzr, [sp, #188]
  40dad8:	str	xzr, [sp, #192]
  40dadc:	str	wzr, [sp, #208]
  40dae0:	b	40ce80 <__fxstatat@plt+0x9d90>
  40dae4:	ldr	w0, [sp, #184]
  40dae8:	mov	w11, #0x1                   	// #1
  40daec:	mov	w7, #0x0                   	// #0
  40daf0:	mov	w5, w11
  40daf4:	and	w1, w0, w11
  40daf8:	mov	w25, #0x0                   	// #0
  40dafc:	and	w0, w0, #0x4
  40db00:	mov	w10, #0x0                   	// #0
  40db04:	mov	x12, #0x0                   	// #0
  40db08:	mov	x19, #0x0                   	// #0
  40db0c:	stp	w11, wzr, [sp, #120]
  40db10:	str	wzr, [sp, #144]
  40db14:	str	xzr, [sp, #168]
  40db18:	str	wzr, [sp, #188]
  40db1c:	str	xzr, [sp, #192]
  40db20:	stp	wzr, w1, [sp, #208]
  40db24:	str	w0, [sp, #216]
  40db28:	b	40ce80 <__fxstatat@plt+0x9d90>
  40db2c:	mov	w5, #0x0                   	// #0
  40db30:	b	40d10c <__fxstatat@plt+0xa01c>
  40db34:	mov	w1, #0x1                   	// #1
  40db38:	mov	w10, w1
  40db3c:	mov	w7, w1
  40db40:	mov	w5, w1
  40db44:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40db48:	add	x0, x0, #0x1e0
  40db4c:	str	w1, [sp, #124]
  40db50:	str	w1, [sp, #144]
  40db54:	str	x0, [sp, #168]
  40db58:	mov	w0, #0x2                   	// #2
  40db5c:	mov	w11, #0x0                   	// #0
  40db60:	mov	w25, #0x0                   	// #0
  40db64:	mov	x12, #0x1                   	// #1
  40db68:	mov	x19, #0x0                   	// #0
  40db6c:	stp	w0, wzr, [sp, #116]
  40db70:	str	wzr, [sp, #188]
  40db74:	str	xzr, [sp, #192]
  40db78:	str	wzr, [sp, #208]
  40db7c:	b	40ce80 <__fxstatat@plt+0x9d90>
  40db80:	ldr	w1, [sp, #184]
  40db84:	mov	w10, w0
  40db88:	mov	w7, w0
  40db8c:	mov	w5, w0
  40db90:	str	w0, [sp, #124]
  40db94:	and	w2, w1, #0x1
  40db98:	str	w0, [sp, #144]
  40db9c:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40dba0:	add	x0, x0, #0x1e0
  40dba4:	str	x0, [sp, #168]
  40dba8:	and	w0, w1, #0x4
  40dbac:	str	w2, [sp, #212]
  40dbb0:	str	w0, [sp, #216]
  40dbb4:	b	40db58 <__fxstatat@plt+0xaa68>
  40dbb8:	mov	w11, #0x1                   	// #1
  40dbbc:	mov	x12, #0x1                   	// #1
  40dbc0:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40dbc4:	mov	w5, w11
  40dbc8:	add	x0, x0, #0x1b8
  40dbcc:	mov	x19, x12
  40dbd0:	mov	w7, #0x0                   	// #0
  40dbd4:	mov	w25, #0x0                   	// #0
  40dbd8:	mov	w10, #0x0                   	// #0
  40dbdc:	stp	w11, wzr, [sp, #120]
  40dbe0:	str	wzr, [sp, #144]
  40dbe4:	str	x0, [sp, #168]
  40dbe8:	str	wzr, [sp, #188]
  40dbec:	str	xzr, [sp, #192]
  40dbf0:	str	wzr, [sp, #208]
  40dbf4:	b	40ce80 <__fxstatat@plt+0x9d90>
  40dbf8:	ldr	w0, [sp, #184]
  40dbfc:	and	w1, w0, #0x1
  40dc00:	and	w0, w0, #0x4
  40dc04:	stp	w1, w0, [sp, #212]
  40dc08:	cbnz	w20, 40dec8 <__fxstatat@plt+0xadd8>
  40dc0c:	str	wzr, [sp, #120]
  40dc10:	b	40da94 <__fxstatat@plt+0xa9a4>
  40dc14:	ldrb	w2, [x27, x6]
  40dc18:	cmp	w2, #0x3e
  40dc1c:	b.hi	40d688 <__fxstatat@plt+0xa598>  // b.pmore
  40dc20:	mov	x1, #0x1                   	// #1
  40dc24:	mov	x0, #0xa38200000000        	// #179778741075968
  40dc28:	movk	x0, #0x7000, lsl #48
  40dc2c:	lsl	x1, x1, x2
  40dc30:	mov	w21, #0x0                   	// #0
  40dc34:	tst	x1, x0
  40dc38:	b.eq	40d544 <__fxstatat@plt+0xa454>  // b.none
  40dc3c:	cbnz	w10, 40d444 <__fxstatat@plt+0xa354>
  40dc40:	cmp	x23, x19
  40dc44:	b.ls	40dc4c <__fxstatat@plt+0xab5c>  // b.plast
  40dc48:	strb	w22, [x28, x19]
  40dc4c:	add	x0, x19, #0x1
  40dc50:	cmp	x23, x0
  40dc54:	b.ls	40dc60 <__fxstatat@plt+0xab70>  // b.plast
  40dc58:	mov	w1, #0x22                  	// #34
  40dc5c:	strb	w1, [x28, x0]
  40dc60:	add	x0, x19, #0x2
  40dc64:	cmp	x23, x0
  40dc68:	b.ls	40dc74 <__fxstatat@plt+0xab84>  // b.plast
  40dc6c:	mov	w1, #0x22                  	// #34
  40dc70:	strb	w1, [x28, x0]
  40dc74:	add	x0, x19, #0x3
  40dc78:	cmp	x23, x0
  40dc7c:	b.ls	40dc88 <__fxstatat@plt+0xab98>  // b.plast
  40dc80:	mov	w1, #0x3f                  	// #63
  40dc84:	strb	w1, [x28, x0]
  40dc88:	add	x19, x19, #0x4
  40dc8c:	mov	w22, w2
  40dc90:	mov	x20, x6
  40dc94:	mov	w0, w25
  40dc98:	b	40d72c <__fxstatat@plt+0xa63c>
  40dc9c:	mov	w0, #0x1                   	// #1
  40dca0:	mov	w1, w0
  40dca4:	mov	w11, w1
  40dca8:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40dcac:	mov	w5, w1
  40dcb0:	add	x0, x0, #0x1b8
  40dcb4:	mov	w10, w1
  40dcb8:	mov	w7, #0x0                   	// #0
  40dcbc:	mov	w25, #0x0                   	// #0
  40dcc0:	mov	x12, #0x1                   	// #1
  40dcc4:	mov	x19, #0x0                   	// #0
  40dcc8:	stp	w1, wzr, [sp, #120]
  40dccc:	str	wzr, [sp, #144]
  40dcd0:	str	x0, [sp, #168]
  40dcd4:	str	wzr, [sp, #188]
  40dcd8:	str	xzr, [sp, #192]
  40dcdc:	str	w1, [sp, #208]
  40dce0:	b	40ce80 <__fxstatat@plt+0x9d90>
  40dce4:	mov	w5, w11
  40dce8:	cbnz	x20, 40d898 <__fxstatat@plt+0xa7a8>
  40dcec:	b	40d56c <__fxstatat@plt+0xa47c>
  40dcf0:	mov	w5, w11
  40dcf4:	b	40d880 <__fxstatat@plt+0xa790>
  40dcf8:	mov	w5, w11
  40dcfc:	b	40da54 <__fxstatat@plt+0xa964>
  40dd00:	mov	w5, w11
  40dd04:	mov	w0, #0x76                  	// #118
  40dd08:	b	40d608 <__fxstatat@plt+0xa518>
  40dd0c:	mov	w5, w11
  40dd10:	b	40d9d8 <__fxstatat@plt+0xa8e8>
  40dd14:	ldr	w0, [sp, #116]
  40dd18:	mov	w5, w11
  40dd1c:	cmp	w0, #0x2
  40dd20:	b.ne	40d5a4 <__fxstatat@plt+0xa4b4>  // b.any
  40dd24:	b	40d8c8 <__fxstatat@plt+0xa7d8>
  40dd28:	mov	w5, w11
  40dd2c:	mov	w21, w11
  40dd30:	b	40d56c <__fxstatat@plt+0xa47c>
  40dd34:	mov	w5, w11
  40dd38:	b	40da44 <__fxstatat@plt+0xa954>
  40dd3c:	mov	w5, w11
  40dd40:	mov	w0, #0x74                  	// #116
  40dd44:	b	40d600 <__fxstatat@plt+0xa510>
  40dd48:	mov	w5, w11
  40dd4c:	b	40d698 <__fxstatat@plt+0xa5a8>
  40dd50:	ldr	w0, [sp, #116]
  40dd54:	mov	w5, w11
  40dd58:	cmp	w0, #0x2
  40dd5c:	b.ne	40d5ec <__fxstatat@plt+0xa4fc>  // b.any
  40dd60:	b	40d368 <__fxstatat@plt+0xa278>
  40dd64:	ldr	x0, [sp, #200]
  40dd68:	ldrb	w0, [x0]
  40dd6c:	cbz	w0, 40ce24 <__fxstatat@plt+0x9d34>
  40dd70:	cmp	x23, x19
  40dd74:	b.ls	40dd94 <__fxstatat@plt+0xaca4>  // b.plast
  40dd78:	strb	w0, [x28, x19]
  40dd7c:	add	x19, x19, #0x1
  40dd80:	ldr	x0, [sp, #200]
  40dd84:	ldrb	w0, [x0, x19]
  40dd88:	cbz	w0, 40ce24 <__fxstatat@plt+0x9d34>
  40dd8c:	cmp	x23, x19
  40dd90:	b.hi	40dd78 <__fxstatat@plt+0xac88>  // b.pmore
  40dd94:	ldr	x0, [sp, #200]
  40dd98:	add	x19, x19, #0x1
  40dd9c:	ldrb	w0, [x0, x19]
  40dda0:	cbnz	w0, 40dd70 <__fxstatat@plt+0xac80>
  40dda4:	b	40ce24 <__fxstatat@plt+0x9d34>
  40dda8:	mov	x8, x21
  40ddac:	ldr	w1, [sp, #120]
  40ddb0:	ldr	w10, [sp, #136]
  40ddb4:	mov	w21, #0x0                   	// #0
  40ddb8:	ldp	w25, w5, [sp, #148]
  40ddbc:	ldp	w7, w11, [sp, #156]
  40ddc0:	ldr	w22, [sp, #220]
  40ddc4:	ldr	x12, [sp, #128]
  40ddc8:	ldp	x19, x4, [sp, #224]
  40ddcc:	b	40d040 <__fxstatat@plt+0x9f50>
  40ddd0:	ldr	w5, [sp, #124]
  40ddd4:	mov	w0, w25
  40ddd8:	mov	w21, w5
  40dddc:	b	40d55c <__fxstatat@plt+0xa46c>
  40dde0:	mov	x9, x25
  40dde4:	cmp	x25, x24
  40dde8:	ldr	w10, [sp, #136]
  40ddec:	mov	x8, x21
  40ddf0:	ldp	w25, w5, [sp, #148]
  40ddf4:	ldp	w7, w11, [sp, #156]
  40ddf8:	ldr	w22, [sp, #220]
  40ddfc:	ldr	x12, [sp, #128]
  40de00:	ldp	x19, x4, [sp, #224]
  40de04:	b.cc	40de1c <__fxstatat@plt+0xad2c>  // b.lo, b.ul, b.last
  40de08:	b	40de24 <__fxstatat@plt+0xad34>
  40de0c:	add	x8, x8, #0x1
  40de10:	add	x9, x20, x8
  40de14:	cmp	x24, x9
  40de18:	b.ls	40de24 <__fxstatat@plt+0xad34>  // b.plast
  40de1c:	ldrb	w0, [x27, x9]
  40de20:	cbnz	w0, 40de0c <__fxstatat@plt+0xad1c>
  40de24:	ldr	w1, [sp, #120]
  40de28:	mov	w21, #0x0                   	// #0
  40de2c:	b	40d040 <__fxstatat@plt+0x9f50>
  40de30:	mov	w7, w10
  40de34:	ldr	x0, [sp, #168]
  40de38:	cmp	x0, #0x0
  40de3c:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  40de40:	b.eq	40de68 <__fxstatat@plt+0xad78>  // b.none
  40de44:	ldrb	w1, [x0]
  40de48:	cbz	w1, 40de68 <__fxstatat@plt+0xad78>
  40de4c:	sub	x0, x0, x19
  40de50:	cmp	x23, x19
  40de54:	b.ls	40de78 <__fxstatat@plt+0xad88>  // b.plast
  40de58:	strb	w1, [x28, x19]
  40de5c:	add	x19, x19, #0x1
  40de60:	ldrb	w1, [x0, x19]
  40de64:	cbnz	w1, 40de50 <__fxstatat@plt+0xad60>
  40de68:	cmp	x23, x19
  40de6c:	b.ls	40d478 <__fxstatat@plt+0xa388>  // b.plast
  40de70:	strb	wzr, [x28, x19]
  40de74:	b	40d478 <__fxstatat@plt+0xa388>
  40de78:	add	x19, x19, #0x1
  40de7c:	ldrb	w1, [x0, x19]
  40de80:	cbnz	w1, 40de50 <__fxstatat@plt+0xad60>
  40de84:	b	40de68 <__fxstatat@plt+0xad78>
  40de88:	ldr	w7, [sp, #188]
  40de8c:	b	40de34 <__fxstatat@plt+0xad44>
  40de90:	ldp	x1, x7, [sp, #192]
  40de94:	mov	x6, x4
  40de98:	ldr	w5, [sp, #184]
  40de9c:	mov	x3, x24
  40dea0:	ldr	x0, [sp, #256]
  40dea4:	str	x0, [sp]
  40dea8:	mov	x2, x27
  40deac:	mov	x0, x28
  40deb0:	mov	w4, #0x5                   	// #5
  40deb4:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40deb8:	mov	x19, x0
  40debc:	b	40d478 <__fxstatat@plt+0xa388>
  40dec0:	ldr	x23, [sp, #192]
  40dec4:	b	40d3bc <__fxstatat@plt+0xa2cc>
  40dec8:	mov	w1, #0x1                   	// #1
  40decc:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  40ded0:	mov	w10, w1
  40ded4:	add	x0, x0, #0x1e0
  40ded8:	mov	w7, w1
  40dedc:	mov	w5, w1
  40dee0:	mov	w11, #0x0                   	// #0
  40dee4:	mov	w25, #0x0                   	// #0
  40dee8:	mov	x12, #0x1                   	// #1
  40deec:	mov	x19, #0x0                   	// #0
  40def0:	stp	wzr, w1, [sp, #120]
  40def4:	str	w1, [sp, #144]
  40def8:	str	x0, [sp, #168]
  40defc:	str	wzr, [sp, #188]
  40df00:	str	xzr, [sp, #192]
  40df04:	str	wzr, [sp, #208]
  40df08:	b	40ce80 <__fxstatat@plt+0x9d90>
  40df0c:	mov	w25, #0x0                   	// #0
  40df10:	mov	w0, #0x0                   	// #0
  40df14:	mov	w5, #0x1                   	// #1
  40df18:	mov	x1, #0x0                   	// #0
  40df1c:	str	x23, [sp, #192]
  40df20:	b	40d24c <__fxstatat@plt+0xa15c>
  40df24:	bl	402ce0 <abort@plt>
  40df28:	sub	sp, sp, #0x80
  40df2c:	stp	x29, x30, [sp, #16]
  40df30:	add	x29, sp, #0x10
  40df34:	stp	x19, x20, [sp, #32]
  40df38:	mov	w19, w0
  40df3c:	mov	x20, x3
  40df40:	stp	x21, x22, [sp, #48]
  40df44:	stp	x23, x24, [sp, #64]
  40df48:	mov	x23, x1
  40df4c:	mov	x24, x2
  40df50:	stp	x25, x26, [sp, #80]
  40df54:	stp	x27, x28, [sp, #96]
  40df58:	bl	403040 <__errno_location@plt>
  40df5c:	mov	x22, x0
  40df60:	ldr	w0, [x0]
  40df64:	adrp	x27, 42f000 <__fxstatat@plt+0x2bf10>
  40df68:	str	w0, [sp, #116]
  40df6c:	ldr	x21, [x27, #1088]
  40df70:	tbnz	w19, #31, 40e0c8 <__fxstatat@plt+0xafd8>
  40df74:	add	x26, x27, #0x440
  40df78:	ldr	w0, [x26, #8]
  40df7c:	cmp	w0, w19
  40df80:	b.gt	40dfd0 <__fxstatat@plt+0xaee0>
  40df84:	mov	w0, #0x7fffffff            	// #2147483647
  40df88:	cmp	w19, w0
  40df8c:	b.eq	40e0c4 <__fxstatat@plt+0xafd4>  // b.none
  40df90:	add	w28, w19, #0x1
  40df94:	add	x0, x26, #0x10
  40df98:	cmp	x21, x0
  40df9c:	sbfiz	x1, x28, #4, #32
  40dfa0:	b.eq	40e0a8 <__fxstatat@plt+0xafb8>  // b.none
  40dfa4:	mov	x0, x21
  40dfa8:	bl	413708 <__fxstatat@plt+0x10618>
  40dfac:	mov	x21, x0
  40dfb0:	str	x0, [x27, #1088]
  40dfb4:	ldr	w0, [x26, #8]
  40dfb8:	mov	w1, #0x0                   	// #0
  40dfbc:	sub	w2, w28, w0
  40dfc0:	add	x0, x21, w0, sxtw #4
  40dfc4:	sbfiz	x2, x2, #4, #32
  40dfc8:	bl	402bd0 <memset@plt>
  40dfcc:	str	w28, [x26, #8]
  40dfd0:	sbfiz	x19, x19, #4, #32
  40dfd4:	add	x26, x20, #0x8
  40dfd8:	add	x0, x21, x19
  40dfdc:	str	x0, [sp, #120]
  40dfe0:	ldp	w4, w5, [x20]
  40dfe4:	mov	x6, x26
  40dfe8:	ldr	x7, [x20, #40]
  40dfec:	orr	w25, w5, #0x1
  40dff0:	ldr	x27, [x21, x19]
  40dff4:	mov	x3, x24
  40dff8:	ldr	x28, [x0, #8]
  40dffc:	mov	x1, x27
  40e000:	ldr	x0, [x20, #48]
  40e004:	str	x0, [sp]
  40e008:	mov	x2, x23
  40e00c:	mov	w5, w25
  40e010:	mov	x0, x28
  40e014:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40e018:	cmp	x27, x0
  40e01c:	b.hi	40e07c <__fxstatat@plt+0xaf8c>  // b.pmore
  40e020:	add	x27, x0, #0x1
  40e024:	str	x27, [x21, x19]
  40e028:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40e02c:	add	x0, x0, #0x950
  40e030:	cmp	x28, x0
  40e034:	b.eq	40e040 <__fxstatat@plt+0xaf50>  // b.none
  40e038:	mov	x0, x28
  40e03c:	bl	402e00 <free@plt>
  40e040:	mov	x0, x27
  40e044:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40e048:	ldr	x1, [sp, #120]
  40e04c:	mov	x28, x0
  40e050:	ldr	w4, [x20]
  40e054:	mov	x6, x26
  40e058:	ldr	x7, [x20, #40]
  40e05c:	str	x0, [x1, #8]
  40e060:	ldr	x1, [x20, #48]
  40e064:	str	x1, [sp]
  40e068:	mov	w5, w25
  40e06c:	mov	x3, x24
  40e070:	mov	x2, x23
  40e074:	mov	x1, x27
  40e078:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40e07c:	ldr	w0, [sp, #116]
  40e080:	ldp	x29, x30, [sp, #16]
  40e084:	ldp	x19, x20, [sp, #32]
  40e088:	ldp	x23, x24, [sp, #64]
  40e08c:	ldp	x25, x26, [sp, #80]
  40e090:	str	w0, [x22]
  40e094:	mov	x0, x28
  40e098:	ldp	x21, x22, [sp, #48]
  40e09c:	ldp	x27, x28, [sp, #96]
  40e0a0:	add	sp, sp, #0x80
  40e0a4:	ret
  40e0a8:	mov	x0, #0x0                   	// #0
  40e0ac:	bl	413708 <__fxstatat@plt+0x10618>
  40e0b0:	mov	x21, x0
  40e0b4:	str	x0, [x27, #1088]
  40e0b8:	ldp	x0, x1, [x26, #16]
  40e0bc:	stp	x0, x1, [x21]
  40e0c0:	b	40dfb4 <__fxstatat@plt+0xaec4>
  40e0c4:	bl	4138a0 <__fxstatat@plt+0x107b0>
  40e0c8:	bl	402ce0 <abort@plt>
  40e0cc:	nop
  40e0d0:	stp	x29, x30, [sp, #-48]!
  40e0d4:	mov	x29, sp
  40e0d8:	stp	x19, x20, [sp, #16]
  40e0dc:	mov	x20, x0
  40e0e0:	str	x21, [sp, #32]
  40e0e4:	bl	403040 <__errno_location@plt>
  40e0e8:	adrp	x2, 42f000 <__fxstatat@plt+0x2bf10>
  40e0ec:	mov	x19, x0
  40e0f0:	add	x2, x2, #0x950
  40e0f4:	cmp	x20, #0x0
  40e0f8:	add	x2, x2, #0x100
  40e0fc:	mov	x1, #0x38                  	// #56
  40e100:	ldr	w21, [x19]
  40e104:	csel	x0, x2, x20, eq  // eq = none
  40e108:	bl	413820 <__fxstatat@plt+0x10730>
  40e10c:	str	w21, [x19]
  40e110:	ldp	x19, x20, [sp, #16]
  40e114:	ldr	x21, [sp, #32]
  40e118:	ldp	x29, x30, [sp], #48
  40e11c:	ret
  40e120:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  40e124:	add	x1, x1, #0x950
  40e128:	cmp	x0, #0x0
  40e12c:	add	x1, x1, #0x100
  40e130:	csel	x0, x1, x0, eq  // eq = none
  40e134:	ldr	w0, [x0]
  40e138:	ret
  40e13c:	nop
  40e140:	adrp	x2, 42f000 <__fxstatat@plt+0x2bf10>
  40e144:	add	x2, x2, #0x950
  40e148:	cmp	x0, #0x0
  40e14c:	add	x2, x2, #0x100
  40e150:	csel	x0, x2, x0, eq  // eq = none
  40e154:	str	w1, [x0]
  40e158:	ret
  40e15c:	nop
  40e160:	adrp	x3, 42f000 <__fxstatat@plt+0x2bf10>
  40e164:	add	x3, x3, #0x950
  40e168:	cmp	x0, #0x0
  40e16c:	add	x3, x3, #0x100
  40e170:	csel	x0, x3, x0, eq  // eq = none
  40e174:	ubfx	x4, x1, #5, #3
  40e178:	add	x3, x0, #0x8
  40e17c:	and	w1, w1, #0x1f
  40e180:	ldr	w5, [x3, x4, lsl #2]
  40e184:	lsr	w0, w5, w1
  40e188:	eor	w2, w0, w2
  40e18c:	and	w2, w2, #0x1
  40e190:	and	w0, w0, #0x1
  40e194:	lsl	w2, w2, w1
  40e198:	eor	w2, w2, w5
  40e19c:	str	w2, [x3, x4, lsl #2]
  40e1a0:	ret
  40e1a4:	nop
  40e1a8:	adrp	x3, 42f000 <__fxstatat@plt+0x2bf10>
  40e1ac:	add	x3, x3, #0x950
  40e1b0:	cmp	x0, #0x0
  40e1b4:	add	x3, x3, #0x100
  40e1b8:	csel	x2, x3, x0, eq  // eq = none
  40e1bc:	ldr	w0, [x2, #4]
  40e1c0:	str	w1, [x2, #4]
  40e1c4:	ret
  40e1c8:	adrp	x3, 42f000 <__fxstatat@plt+0x2bf10>
  40e1cc:	add	x3, x3, #0x950
  40e1d0:	cmp	x0, #0x0
  40e1d4:	add	x3, x3, #0x100
  40e1d8:	csel	x0, x3, x0, eq  // eq = none
  40e1dc:	mov	w3, #0xa                   	// #10
  40e1e0:	cmp	x1, #0x0
  40e1e4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40e1e8:	str	w3, [x0]
  40e1ec:	b.eq	40e1f8 <__fxstatat@plt+0xb108>  // b.none
  40e1f0:	stp	x1, x2, [x0, #40]
  40e1f4:	ret
  40e1f8:	stp	x29, x30, [sp, #-16]!
  40e1fc:	mov	x29, sp
  40e200:	bl	402ce0 <abort@plt>
  40e204:	nop
  40e208:	sub	sp, sp, #0x50
  40e20c:	adrp	x5, 42f000 <__fxstatat@plt+0x2bf10>
  40e210:	stp	x29, x30, [sp, #16]
  40e214:	add	x29, sp, #0x10
  40e218:	stp	x19, x20, [sp, #32]
  40e21c:	mov	x19, x4
  40e220:	add	x4, x5, #0x950
  40e224:	cmp	x19, #0x0
  40e228:	add	x4, x4, #0x100
  40e22c:	csel	x19, x4, x19, eq  // eq = none
  40e230:	mov	x20, x3
  40e234:	stp	x21, x22, [sp, #48]
  40e238:	mov	x21, x0
  40e23c:	mov	x22, x1
  40e240:	str	x23, [sp, #64]
  40e244:	mov	x23, x2
  40e248:	bl	403040 <__errno_location@plt>
  40e24c:	ldp	x7, x8, [x19, #40]
  40e250:	mov	x3, x20
  40e254:	mov	x20, x0
  40e258:	mov	x0, x21
  40e25c:	ldp	w4, w5, [x19]
  40e260:	mov	x2, x23
  40e264:	ldr	w21, [x20]
  40e268:	mov	x1, x22
  40e26c:	str	x8, [sp]
  40e270:	add	x6, x19, #0x8
  40e274:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40e278:	ldp	x29, x30, [sp, #16]
  40e27c:	ldr	x23, [sp, #64]
  40e280:	str	w21, [x20]
  40e284:	ldp	x19, x20, [sp, #32]
  40e288:	ldp	x21, x22, [sp, #48]
  40e28c:	add	sp, sp, #0x50
  40e290:	ret
  40e294:	nop
  40e298:	sub	sp, sp, #0x60
  40e29c:	adrp	x4, 42f000 <__fxstatat@plt+0x2bf10>
  40e2a0:	add	x4, x4, #0x950
  40e2a4:	cmp	x2, #0x0
  40e2a8:	add	x4, x4, #0x100
  40e2ac:	stp	x29, x30, [sp, #16]
  40e2b0:	add	x29, sp, #0x10
  40e2b4:	stp	x19, x20, [sp, #32]
  40e2b8:	csel	x19, x4, x2, eq  // eq = none
  40e2bc:	stp	x21, x22, [sp, #48]
  40e2c0:	mov	x22, x0
  40e2c4:	stp	x23, x24, [sp, #64]
  40e2c8:	mov	x23, x1
  40e2cc:	stp	x25, x26, [sp, #80]
  40e2d0:	bl	403040 <__errno_location@plt>
  40e2d4:	ldr	w26, [x0]
  40e2d8:	ldp	w4, w24, [x19]
  40e2dc:	mov	x20, x0
  40e2e0:	ldp	x7, x0, [x19, #40]
  40e2e4:	add	x25, x19, #0x8
  40e2e8:	orr	w24, w24, #0x1
  40e2ec:	mov	x6, x25
  40e2f0:	mov	x3, x23
  40e2f4:	mov	x2, x22
  40e2f8:	mov	w5, w24
  40e2fc:	str	x0, [sp]
  40e300:	mov	x1, #0x0                   	// #0
  40e304:	mov	x0, #0x0                   	// #0
  40e308:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40e30c:	add	x21, x0, #0x1
  40e310:	mov	x0, x21
  40e314:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40e318:	ldp	x7, x1, [x19, #40]
  40e31c:	mov	w5, w24
  40e320:	ldr	w4, [x19]
  40e324:	mov	x6, x25
  40e328:	str	x1, [sp]
  40e32c:	mov	x3, x23
  40e330:	mov	x2, x22
  40e334:	mov	x19, x0
  40e338:	mov	x1, x21
  40e33c:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40e340:	mov	x0, x19
  40e344:	ldp	x29, x30, [sp, #16]
  40e348:	ldp	x21, x22, [sp, #48]
  40e34c:	ldp	x23, x24, [sp, #64]
  40e350:	str	w26, [x20]
  40e354:	ldp	x19, x20, [sp, #32]
  40e358:	ldp	x25, x26, [sp, #80]
  40e35c:	add	sp, sp, #0x60
  40e360:	ret
  40e364:	nop
  40e368:	sub	sp, sp, #0x70
  40e36c:	adrp	x4, 42f000 <__fxstatat@plt+0x2bf10>
  40e370:	add	x4, x4, #0x950
  40e374:	cmp	x3, #0x0
  40e378:	add	x4, x4, #0x100
  40e37c:	stp	x29, x30, [sp, #16]
  40e380:	add	x29, sp, #0x10
  40e384:	stp	x19, x20, [sp, #32]
  40e388:	csel	x19, x4, x3, eq  // eq = none
  40e38c:	mov	x20, x2
  40e390:	stp	x21, x22, [sp, #48]
  40e394:	mov	x22, x0
  40e398:	stp	x23, x24, [sp, #64]
  40e39c:	mov	x23, x1
  40e3a0:	stp	x25, x26, [sp, #80]
  40e3a4:	stp	x27, x28, [sp, #96]
  40e3a8:	bl	403040 <__errno_location@plt>
  40e3ac:	ldr	w28, [x0]
  40e3b0:	ldp	w4, w5, [x19]
  40e3b4:	mov	x21, x0
  40e3b8:	ldp	x7, x0, [x19, #40]
  40e3bc:	cmp	x20, #0x0
  40e3c0:	cset	w24, eq  // eq = none
  40e3c4:	add	x27, x19, #0x8
  40e3c8:	orr	w24, w24, w5
  40e3cc:	mov	x6, x27
  40e3d0:	mov	x3, x23
  40e3d4:	mov	x2, x22
  40e3d8:	mov	w5, w24
  40e3dc:	str	x0, [sp]
  40e3e0:	mov	x1, #0x0                   	// #0
  40e3e4:	mov	x0, #0x0                   	// #0
  40e3e8:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40e3ec:	add	x26, x0, #0x1
  40e3f0:	mov	x25, x0
  40e3f4:	mov	x0, x26
  40e3f8:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40e3fc:	ldp	x7, x1, [x19, #40]
  40e400:	mov	w5, w24
  40e404:	ldr	w4, [x19]
  40e408:	mov	x6, x27
  40e40c:	str	x1, [sp]
  40e410:	mov	x3, x23
  40e414:	mov	x2, x22
  40e418:	mov	x19, x0
  40e41c:	mov	x1, x26
  40e420:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40e424:	str	w28, [x21]
  40e428:	cbz	x20, 40e430 <__fxstatat@plt+0xb340>
  40e42c:	str	x25, [x20]
  40e430:	mov	x0, x19
  40e434:	ldp	x29, x30, [sp, #16]
  40e438:	ldp	x19, x20, [sp, #32]
  40e43c:	ldp	x21, x22, [sp, #48]
  40e440:	ldp	x23, x24, [sp, #64]
  40e444:	ldp	x25, x26, [sp, #80]
  40e448:	ldp	x27, x28, [sp, #96]
  40e44c:	add	sp, sp, #0x70
  40e450:	ret
  40e454:	nop
  40e458:	stp	x29, x30, [sp, #-64]!
  40e45c:	mov	x29, sp
  40e460:	stp	x21, x22, [sp, #32]
  40e464:	str	x23, [sp, #48]
  40e468:	adrp	x23, 42f000 <__fxstatat@plt+0x2bf10>
  40e46c:	add	x22, x23, #0x440
  40e470:	stp	x19, x20, [sp, #16]
  40e474:	ldr	x21, [x23, #1088]
  40e478:	ldr	w20, [x22, #8]
  40e47c:	cmp	w20, #0x1
  40e480:	b.le	40e4a8 <__fxstatat@plt+0xb3b8>
  40e484:	sub	w0, w20, #0x2
  40e488:	add	x20, x21, #0x28
  40e48c:	add	x19, x21, #0x18
  40e490:	add	x20, x20, w0, uxtw #4
  40e494:	nop
  40e498:	ldr	x0, [x19], #16
  40e49c:	bl	402e00 <free@plt>
  40e4a0:	cmp	x19, x20
  40e4a4:	b.ne	40e498 <__fxstatat@plt+0xb3a8>  // b.any
  40e4a8:	ldr	x0, [x21, #8]
  40e4ac:	adrp	x19, 42f000 <__fxstatat@plt+0x2bf10>
  40e4b0:	add	x19, x19, #0x950
  40e4b4:	cmp	x0, x19
  40e4b8:	b.eq	40e4c8 <__fxstatat@plt+0xb3d8>  // b.none
  40e4bc:	bl	402e00 <free@plt>
  40e4c0:	mov	x0, #0x100                 	// #256
  40e4c4:	stp	x0, x19, [x22, #16]
  40e4c8:	add	x19, x22, #0x10
  40e4cc:	cmp	x21, x19
  40e4d0:	b.eq	40e4e0 <__fxstatat@plt+0xb3f0>  // b.none
  40e4d4:	mov	x0, x21
  40e4d8:	bl	402e00 <free@plt>
  40e4dc:	str	x19, [x23, #1088]
  40e4e0:	mov	w0, #0x1                   	// #1
  40e4e4:	str	w0, [x22, #8]
  40e4e8:	ldp	x19, x20, [sp, #16]
  40e4ec:	ldp	x21, x22, [sp, #32]
  40e4f0:	ldr	x23, [sp, #48]
  40e4f4:	ldp	x29, x30, [sp], #64
  40e4f8:	ret
  40e4fc:	nop
  40e500:	sub	sp, sp, #0x70
  40e504:	stp	x29, x30, [sp, #16]
  40e508:	add	x29, sp, #0x10
  40e50c:	stp	x21, x22, [sp, #48]
  40e510:	adrp	x22, 42f000 <__fxstatat@plt+0x2bf10>
  40e514:	stp	x19, x20, [sp, #32]
  40e518:	mov	w19, w0
  40e51c:	stp	x23, x24, [sp, #64]
  40e520:	mov	x24, x1
  40e524:	stp	x25, x26, [sp, #80]
  40e528:	stp	x27, x28, [sp, #96]
  40e52c:	bl	403040 <__errno_location@plt>
  40e530:	ldr	w25, [x0]
  40e534:	ldr	x20, [x22, #1088]
  40e538:	tbnz	w19, #31, 40e680 <__fxstatat@plt+0xb590>
  40e53c:	add	x21, x22, #0x440
  40e540:	mov	x23, x0
  40e544:	ldr	w0, [x21, #8]
  40e548:	cmp	w19, w0
  40e54c:	b.lt	40e59c <__fxstatat@plt+0xb4ac>  // b.tstop
  40e550:	mov	w0, #0x7fffffff            	// #2147483647
  40e554:	cmp	w19, w0
  40e558:	b.eq	40e67c <__fxstatat@plt+0xb58c>  // b.none
  40e55c:	add	w26, w19, #0x1
  40e560:	add	x0, x21, #0x10
  40e564:	cmp	x20, x0
  40e568:	sbfiz	x1, x26, #4, #32
  40e56c:	b.eq	40e660 <__fxstatat@plt+0xb570>  // b.none
  40e570:	mov	x0, x20
  40e574:	bl	413708 <__fxstatat@plt+0x10618>
  40e578:	mov	x20, x0
  40e57c:	str	x0, [x22, #1088]
  40e580:	ldr	w0, [x21, #8]
  40e584:	mov	w1, #0x0                   	// #0
  40e588:	sub	w2, w26, w0
  40e58c:	add	x0, x20, w0, sxtw #4
  40e590:	sbfiz	x2, x2, #4, #32
  40e594:	bl	402bd0 <memset@plt>
  40e598:	str	w26, [x21, #8]
  40e59c:	adrp	x21, 42f000 <__fxstatat@plt+0x2bf10>
  40e5a0:	add	x21, x21, #0x950
  40e5a4:	sbfiz	x19, x19, #4, #32
  40e5a8:	add	x6, x21, #0x108
  40e5ac:	add	x26, x20, x19
  40e5b0:	mov	x2, x24
  40e5b4:	ldp	x7, x0, [x21, #296]
  40e5b8:	mov	x3, #0xffffffffffffffff    	// #-1
  40e5bc:	ldr	w4, [x21, #256]
  40e5c0:	ldr	w28, [x21, #260]
  40e5c4:	ldr	x22, [x20, x19]
  40e5c8:	orr	w28, w28, #0x1
  40e5cc:	ldr	x27, [x26, #8]
  40e5d0:	str	x0, [sp]
  40e5d4:	mov	x1, x22
  40e5d8:	mov	w5, w28
  40e5dc:	mov	x0, x27
  40e5e0:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40e5e4:	cmp	x22, x0
  40e5e8:	b.hi	40e638 <__fxstatat@plt+0xb548>  // b.pmore
  40e5ec:	add	x22, x0, #0x1
  40e5f0:	str	x22, [x20, x19]
  40e5f4:	cmp	x27, x21
  40e5f8:	b.eq	40e604 <__fxstatat@plt+0xb514>  // b.none
  40e5fc:	mov	x0, x27
  40e600:	bl	402e00 <free@plt>
  40e604:	mov	x0, x22
  40e608:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40e60c:	ldp	x7, x1, [x21, #296]
  40e610:	str	x0, [x26, #8]
  40e614:	ldr	w4, [x21, #256]
  40e618:	mov	x27, x0
  40e61c:	str	x1, [sp]
  40e620:	mov	w5, w28
  40e624:	mov	x2, x24
  40e628:	add	x6, x21, #0x108
  40e62c:	mov	x1, x22
  40e630:	mov	x3, #0xffffffffffffffff    	// #-1
  40e634:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40e638:	mov	x0, x27
  40e63c:	ldp	x29, x30, [sp, #16]
  40e640:	ldp	x19, x20, [sp, #32]
  40e644:	ldp	x21, x22, [sp, #48]
  40e648:	ldp	x27, x28, [sp, #96]
  40e64c:	str	w25, [x23]
  40e650:	ldp	x23, x24, [sp, #64]
  40e654:	ldp	x25, x26, [sp, #80]
  40e658:	add	sp, sp, #0x70
  40e65c:	ret
  40e660:	mov	x0, #0x0                   	// #0
  40e664:	bl	413708 <__fxstatat@plt+0x10618>
  40e668:	mov	x20, x0
  40e66c:	str	x0, [x22, #1088]
  40e670:	ldp	x0, x1, [x21, #16]
  40e674:	stp	x0, x1, [x20]
  40e678:	b	40e580 <__fxstatat@plt+0xb490>
  40e67c:	bl	4138a0 <__fxstatat@plt+0x107b0>
  40e680:	bl	402ce0 <abort@plt>
  40e684:	nop
  40e688:	sub	sp, sp, #0x80
  40e68c:	stp	x29, x30, [sp, #16]
  40e690:	add	x29, sp, #0x10
  40e694:	stp	x19, x20, [sp, #32]
  40e698:	mov	w19, w0
  40e69c:	stp	x21, x22, [sp, #48]
  40e6a0:	stp	x23, x24, [sp, #64]
  40e6a4:	mov	x23, x1
  40e6a8:	mov	x24, x2
  40e6ac:	stp	x25, x26, [sp, #80]
  40e6b0:	adrp	x26, 42f000 <__fxstatat@plt+0x2bf10>
  40e6b4:	stp	x27, x28, [sp, #96]
  40e6b8:	bl	403040 <__errno_location@plt>
  40e6bc:	mov	x22, x0
  40e6c0:	ldr	w0, [x0]
  40e6c4:	str	w0, [sp, #124]
  40e6c8:	ldr	x20, [x26, #1088]
  40e6cc:	tbnz	w19, #31, 40e814 <__fxstatat@plt+0xb724>
  40e6d0:	add	x21, x26, #0x440
  40e6d4:	ldr	w0, [x21, #8]
  40e6d8:	cmp	w19, w0
  40e6dc:	b.lt	40e72c <__fxstatat@plt+0xb63c>  // b.tstop
  40e6e0:	mov	w0, #0x7fffffff            	// #2147483647
  40e6e4:	cmp	w19, w0
  40e6e8:	b.eq	40e810 <__fxstatat@plt+0xb720>  // b.none
  40e6ec:	add	w27, w19, #0x1
  40e6f0:	add	x0, x21, #0x10
  40e6f4:	cmp	x20, x0
  40e6f8:	sbfiz	x1, x27, #4, #32
  40e6fc:	b.eq	40e7f4 <__fxstatat@plt+0xb704>  // b.none
  40e700:	mov	x0, x20
  40e704:	bl	413708 <__fxstatat@plt+0x10618>
  40e708:	mov	x20, x0
  40e70c:	str	x0, [x26, #1088]
  40e710:	ldr	w0, [x21, #8]
  40e714:	mov	w1, #0x0                   	// #0
  40e718:	sub	w2, w27, w0
  40e71c:	add	x0, x20, w0, sxtw #4
  40e720:	sbfiz	x2, x2, #4, #32
  40e724:	bl	402bd0 <memset@plt>
  40e728:	str	w27, [x21, #8]
  40e72c:	adrp	x21, 42f000 <__fxstatat@plt+0x2bf10>
  40e730:	add	x21, x21, #0x950
  40e734:	sbfiz	x19, x19, #4, #32
  40e738:	add	x6, x21, #0x108
  40e73c:	add	x26, x20, x19
  40e740:	mov	x3, x24
  40e744:	ldp	x7, x0, [x21, #296]
  40e748:	mov	x2, x23
  40e74c:	ldr	w4, [x21, #256]
  40e750:	ldr	w5, [x21, #260]
  40e754:	ldr	x27, [x20, x19]
  40e758:	orr	w25, w5, #0x1
  40e75c:	ldr	x28, [x26, #8]
  40e760:	str	x0, [sp]
  40e764:	mov	x1, x27
  40e768:	mov	w5, w25
  40e76c:	mov	x0, x28
  40e770:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40e774:	cmp	x27, x0
  40e778:	b.hi	40e7c8 <__fxstatat@plt+0xb6d8>  // b.pmore
  40e77c:	add	x27, x0, #0x1
  40e780:	str	x27, [x20, x19]
  40e784:	cmp	x28, x21
  40e788:	b.eq	40e794 <__fxstatat@plt+0xb6a4>  // b.none
  40e78c:	mov	x0, x28
  40e790:	bl	402e00 <free@plt>
  40e794:	mov	x0, x27
  40e798:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40e79c:	ldp	x7, x1, [x21, #296]
  40e7a0:	str	x0, [x26, #8]
  40e7a4:	ldr	w4, [x21, #256]
  40e7a8:	mov	x28, x0
  40e7ac:	str	x1, [sp]
  40e7b0:	mov	w5, w25
  40e7b4:	mov	x3, x24
  40e7b8:	mov	x2, x23
  40e7bc:	add	x6, x21, #0x108
  40e7c0:	mov	x1, x27
  40e7c4:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40e7c8:	ldr	w0, [sp, #124]
  40e7cc:	ldp	x29, x30, [sp, #16]
  40e7d0:	ldp	x19, x20, [sp, #32]
  40e7d4:	ldp	x23, x24, [sp, #64]
  40e7d8:	ldp	x25, x26, [sp, #80]
  40e7dc:	str	w0, [x22]
  40e7e0:	mov	x0, x28
  40e7e4:	ldp	x21, x22, [sp, #48]
  40e7e8:	ldp	x27, x28, [sp, #96]
  40e7ec:	add	sp, sp, #0x80
  40e7f0:	ret
  40e7f4:	mov	x0, #0x0                   	// #0
  40e7f8:	bl	413708 <__fxstatat@plt+0x10618>
  40e7fc:	mov	x20, x0
  40e800:	str	x0, [x26, #1088]
  40e804:	ldp	x0, x1, [x21, #16]
  40e808:	stp	x0, x1, [x20]
  40e80c:	b	40e710 <__fxstatat@plt+0xb620>
  40e810:	bl	4138a0 <__fxstatat@plt+0x107b0>
  40e814:	bl	402ce0 <abort@plt>
  40e818:	sub	sp, sp, #0x60
  40e81c:	stp	x29, x30, [sp, #16]
  40e820:	add	x29, sp, #0x10
  40e824:	stp	x19, x20, [sp, #32]
  40e828:	stp	x21, x22, [sp, #48]
  40e82c:	adrp	x21, 42f000 <__fxstatat@plt+0x2bf10>
  40e830:	add	x20, x21, #0x440
  40e834:	stp	x23, x24, [sp, #64]
  40e838:	mov	x24, x0
  40e83c:	stp	x25, x26, [sp, #80]
  40e840:	bl	403040 <__errno_location@plt>
  40e844:	mov	x23, x0
  40e848:	ldr	w0, [x20, #8]
  40e84c:	ldr	x19, [x21, #1088]
  40e850:	cmp	w0, #0x0
  40e854:	ldr	w25, [x23]
  40e858:	b.gt	40e89c <__fxstatat@plt+0xb7ac>
  40e85c:	add	x0, x20, #0x10
  40e860:	cmp	x19, x0
  40e864:	b.eq	40e950 <__fxstatat@plt+0xb860>  // b.none
  40e868:	mov	x0, x19
  40e86c:	mov	x1, #0x10                  	// #16
  40e870:	bl	413708 <__fxstatat@plt+0x10618>
  40e874:	mov	x19, x0
  40e878:	str	x0, [x21, #1088]
  40e87c:	ldr	w0, [x20, #8]
  40e880:	mov	w21, #0x1                   	// #1
  40e884:	mov	w1, #0x0                   	// #0
  40e888:	sub	w2, w21, w0
  40e88c:	add	x0, x19, w0, sxtw #4
  40e890:	sbfiz	x2, x2, #4, #32
  40e894:	bl	402bd0 <memset@plt>
  40e898:	str	w21, [x20, #8]
  40e89c:	adrp	x20, 42f000 <__fxstatat@plt+0x2bf10>
  40e8a0:	add	x20, x20, #0x950
  40e8a4:	ldp	x21, x22, [x19]
  40e8a8:	add	x6, x20, #0x108
  40e8ac:	ldp	x7, x0, [x20, #296]
  40e8b0:	mov	x2, x24
  40e8b4:	ldr	w4, [x20, #256]
  40e8b8:	mov	x3, #0xffffffffffffffff    	// #-1
  40e8bc:	ldr	w26, [x20, #260]
  40e8c0:	str	x0, [sp]
  40e8c4:	mov	x1, x21
  40e8c8:	orr	w26, w26, #0x1
  40e8cc:	mov	x0, x22
  40e8d0:	mov	w5, w26
  40e8d4:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40e8d8:	cmp	x21, x0
  40e8dc:	b.hi	40e92c <__fxstatat@plt+0xb83c>  // b.pmore
  40e8e0:	add	x21, x0, #0x1
  40e8e4:	str	x21, [x19]
  40e8e8:	cmp	x22, x20
  40e8ec:	b.eq	40e8f8 <__fxstatat@plt+0xb808>  // b.none
  40e8f0:	mov	x0, x22
  40e8f4:	bl	402e00 <free@plt>
  40e8f8:	mov	x0, x21
  40e8fc:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40e900:	ldp	x7, x1, [x20, #296]
  40e904:	str	x0, [x19, #8]
  40e908:	ldr	w4, [x20, #256]
  40e90c:	mov	x22, x0
  40e910:	str	x1, [sp]
  40e914:	mov	w5, w26
  40e918:	mov	x2, x24
  40e91c:	add	x6, x20, #0x108
  40e920:	mov	x1, x21
  40e924:	mov	x3, #0xffffffffffffffff    	// #-1
  40e928:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40e92c:	mov	x0, x22
  40e930:	ldp	x29, x30, [sp, #16]
  40e934:	ldp	x19, x20, [sp, #32]
  40e938:	ldp	x21, x22, [sp, #48]
  40e93c:	str	w25, [x23]
  40e940:	ldp	x23, x24, [sp, #64]
  40e944:	ldp	x25, x26, [sp, #80]
  40e948:	add	sp, sp, #0x60
  40e94c:	ret
  40e950:	mov	x1, #0x10                  	// #16
  40e954:	mov	x0, #0x0                   	// #0
  40e958:	bl	413708 <__fxstatat@plt+0x10618>
  40e95c:	mov	x19, x0
  40e960:	str	x0, [x21, #1088]
  40e964:	ldp	x0, x1, [x20, #16]
  40e968:	stp	x0, x1, [x19]
  40e96c:	b	40e87c <__fxstatat@plt+0xb78c>
  40e970:	sub	sp, sp, #0x70
  40e974:	stp	x29, x30, [sp, #16]
  40e978:	add	x29, sp, #0x10
  40e97c:	stp	x19, x20, [sp, #32]
  40e980:	stp	x21, x22, [sp, #48]
  40e984:	adrp	x21, 42f000 <__fxstatat@plt+0x2bf10>
  40e988:	add	x20, x21, #0x440
  40e98c:	stp	x23, x24, [sp, #64]
  40e990:	mov	x23, x0
  40e994:	mov	x24, x1
  40e998:	stp	x25, x26, [sp, #80]
  40e99c:	str	x27, [sp, #96]
  40e9a0:	bl	403040 <__errno_location@plt>
  40e9a4:	mov	x22, x0
  40e9a8:	ldr	w0, [x20, #8]
  40e9ac:	ldr	x19, [x21, #1088]
  40e9b0:	cmp	w0, #0x0
  40e9b4:	ldr	w25, [x22]
  40e9b8:	b.gt	40e9fc <__fxstatat@plt+0xb90c>
  40e9bc:	add	x0, x20, #0x10
  40e9c0:	cmp	x19, x0
  40e9c4:	b.eq	40eab4 <__fxstatat@plt+0xb9c4>  // b.none
  40e9c8:	mov	x0, x19
  40e9cc:	mov	x1, #0x10                  	// #16
  40e9d0:	bl	413708 <__fxstatat@plt+0x10618>
  40e9d4:	mov	x19, x0
  40e9d8:	str	x0, [x21, #1088]
  40e9dc:	ldr	w0, [x20, #8]
  40e9e0:	mov	w21, #0x1                   	// #1
  40e9e4:	mov	w1, #0x0                   	// #0
  40e9e8:	sub	w2, w21, w0
  40e9ec:	add	x0, x19, w0, sxtw #4
  40e9f0:	sbfiz	x2, x2, #4, #32
  40e9f4:	bl	402bd0 <memset@plt>
  40e9f8:	str	w21, [x20, #8]
  40e9fc:	adrp	x20, 42f000 <__fxstatat@plt+0x2bf10>
  40ea00:	add	x20, x20, #0x950
  40ea04:	ldp	x21, x26, [x19]
  40ea08:	add	x6, x20, #0x108
  40ea0c:	ldp	x7, x0, [x20, #296]
  40ea10:	mov	x3, x24
  40ea14:	ldr	w4, [x20, #256]
  40ea18:	mov	x2, x23
  40ea1c:	ldr	w27, [x20, #260]
  40ea20:	str	x0, [sp]
  40ea24:	mov	x1, x21
  40ea28:	orr	w27, w27, #0x1
  40ea2c:	mov	x0, x26
  40ea30:	mov	w5, w27
  40ea34:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40ea38:	cmp	x21, x0
  40ea3c:	b.hi	40ea8c <__fxstatat@plt+0xb99c>  // b.pmore
  40ea40:	add	x21, x0, #0x1
  40ea44:	str	x21, [x19]
  40ea48:	cmp	x26, x20
  40ea4c:	b.eq	40ea58 <__fxstatat@plt+0xb968>  // b.none
  40ea50:	mov	x0, x26
  40ea54:	bl	402e00 <free@plt>
  40ea58:	mov	x0, x21
  40ea5c:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40ea60:	ldp	x7, x1, [x20, #296]
  40ea64:	str	x0, [x19, #8]
  40ea68:	ldr	w4, [x20, #256]
  40ea6c:	mov	x26, x0
  40ea70:	str	x1, [sp]
  40ea74:	mov	w5, w27
  40ea78:	mov	x3, x24
  40ea7c:	mov	x2, x23
  40ea80:	add	x6, x20, #0x108
  40ea84:	mov	x1, x21
  40ea88:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40ea8c:	mov	x0, x26
  40ea90:	ldp	x29, x30, [sp, #16]
  40ea94:	ldp	x19, x20, [sp, #32]
  40ea98:	ldp	x23, x24, [sp, #64]
  40ea9c:	ldr	x27, [sp, #96]
  40eaa0:	str	w25, [x22]
  40eaa4:	ldp	x21, x22, [sp, #48]
  40eaa8:	ldp	x25, x26, [sp, #80]
  40eaac:	add	sp, sp, #0x70
  40eab0:	ret
  40eab4:	mov	x1, #0x10                  	// #16
  40eab8:	mov	x0, #0x0                   	// #0
  40eabc:	bl	413708 <__fxstatat@plt+0x10618>
  40eac0:	mov	x19, x0
  40eac4:	str	x0, [x21, #1088]
  40eac8:	ldp	x0, x1, [x20, #16]
  40eacc:	stp	x0, x1, [x19]
  40ead0:	b	40e9dc <__fxstatat@plt+0xb8ec>
  40ead4:	nop
  40ead8:	stp	x29, x30, [sp, #-128]!
  40eadc:	cmp	w1, #0xa
  40eae0:	mov	x29, sp
  40eae4:	stp	xzr, xzr, [sp, #72]
  40eae8:	b.eq	40eb20 <__fxstatat@plt+0xba30>  // b.none
  40eaec:	mov	w3, w1
  40eaf0:	str	w3, [sp, #72]
  40eaf4:	mov	x1, x2
  40eaf8:	add	x3, sp, #0x10
  40eafc:	ldp	x4, x5, [sp, #72]
  40eb00:	mov	x2, #0xffffffffffffffff    	// #-1
  40eb04:	stp	x4, x5, [sp, #16]
  40eb08:	stp	xzr, xzr, [sp, #32]
  40eb0c:	stp	xzr, xzr, [sp, #48]
  40eb10:	str	xzr, [sp, #64]
  40eb14:	bl	40df28 <__fxstatat@plt+0xae38>
  40eb18:	ldp	x29, x30, [sp], #128
  40eb1c:	ret
  40eb20:	bl	402ce0 <abort@plt>
  40eb24:	nop
  40eb28:	stp	x29, x30, [sp, #-128]!
  40eb2c:	cmp	w1, #0xa
  40eb30:	mov	x29, sp
  40eb34:	stp	xzr, xzr, [sp, #72]
  40eb38:	b.eq	40eb70 <__fxstatat@plt+0xba80>  // b.none
  40eb3c:	mov	w4, w1
  40eb40:	str	w4, [sp, #72]
  40eb44:	mov	x1, x2
  40eb48:	mov	x2, x3
  40eb4c:	ldp	x4, x5, [sp, #72]
  40eb50:	add	x3, sp, #0x10
  40eb54:	stp	x4, x5, [sp, #16]
  40eb58:	stp	xzr, xzr, [sp, #32]
  40eb5c:	stp	xzr, xzr, [sp, #48]
  40eb60:	str	xzr, [sp, #64]
  40eb64:	bl	40df28 <__fxstatat@plt+0xae38>
  40eb68:	ldp	x29, x30, [sp], #128
  40eb6c:	ret
  40eb70:	bl	402ce0 <abort@plt>
  40eb74:	nop
  40eb78:	sub	sp, sp, #0xd0
  40eb7c:	cmp	w0, #0xa
  40eb80:	stp	x29, x30, [sp, #16]
  40eb84:	add	x29, sp, #0x10
  40eb88:	stp	x19, x20, [sp, #32]
  40eb8c:	stp	x21, x22, [sp, #48]
  40eb90:	stp	x23, x24, [sp, #64]
  40eb94:	str	x25, [sp, #80]
  40eb98:	stp	xzr, xzr, [sp, #152]
  40eb9c:	stp	xzr, xzr, [sp, #168]
  40eba0:	stp	xzr, xzr, [sp, #184]
  40eba4:	str	xzr, [sp, #200]
  40eba8:	b.eq	40ecfc <__fxstatat@plt+0xbc0c>  // b.none
  40ebac:	str	w0, [sp, #152]
  40ebb0:	mov	x23, x1
  40ebb4:	adrp	x21, 42f000 <__fxstatat@plt+0x2bf10>
  40ebb8:	add	x20, x21, #0x440
  40ebbc:	ldp	x0, x1, [sp, #152]
  40ebc0:	stp	x0, x1, [sp, #96]
  40ebc4:	stp	xzr, xzr, [sp, #112]
  40ebc8:	stp	xzr, xzr, [sp, #128]
  40ebcc:	str	xzr, [sp, #144]
  40ebd0:	bl	403040 <__errno_location@plt>
  40ebd4:	ldr	w1, [x20, #8]
  40ebd8:	mov	x22, x0
  40ebdc:	ldr	x19, [x21, #1088]
  40ebe0:	cmp	w1, #0x0
  40ebe4:	ldr	w25, [x0]
  40ebe8:	b.gt	40ec2c <__fxstatat@plt+0xbb3c>
  40ebec:	add	x0, x20, #0x10
  40ebf0:	cmp	x19, x0
  40ebf4:	b.eq	40ecdc <__fxstatat@plt+0xbbec>  // b.none
  40ebf8:	mov	x0, x19
  40ebfc:	mov	x1, #0x10                  	// #16
  40ec00:	bl	413708 <__fxstatat@plt+0x10618>
  40ec04:	mov	x19, x0
  40ec08:	str	x0, [x21, #1088]
  40ec0c:	ldr	w0, [x20, #8]
  40ec10:	mov	w21, #0x1                   	// #1
  40ec14:	mov	w1, #0x0                   	// #0
  40ec18:	sub	w2, w21, w0
  40ec1c:	add	x0, x19, w0, sxtw #4
  40ec20:	sbfiz	x2, x2, #4, #32
  40ec24:	bl	402bd0 <memset@plt>
  40ec28:	str	w21, [x20, #8]
  40ec2c:	ldp	x20, x21, [x19]
  40ec30:	add	x6, sp, #0x68
  40ec34:	ldp	x7, x0, [sp, #136]
  40ec38:	str	x0, [sp]
  40ec3c:	ldp	w4, w24, [sp, #96]
  40ec40:	mov	x2, x23
  40ec44:	mov	x1, x20
  40ec48:	mov	x0, x21
  40ec4c:	orr	w24, w24, #0x1
  40ec50:	mov	x3, #0xffffffffffffffff    	// #-1
  40ec54:	mov	w5, w24
  40ec58:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40ec5c:	cmp	x20, x0
  40ec60:	b.hi	40ecb8 <__fxstatat@plt+0xbbc8>  // b.pmore
  40ec64:	add	x20, x0, #0x1
  40ec68:	str	x20, [x19]
  40ec6c:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40ec70:	add	x0, x0, #0x950
  40ec74:	cmp	x21, x0
  40ec78:	b.eq	40ec84 <__fxstatat@plt+0xbb94>  // b.none
  40ec7c:	mov	x0, x21
  40ec80:	bl	402e00 <free@plt>
  40ec84:	mov	x0, x20
  40ec88:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40ec8c:	ldp	x7, x1, [sp, #136]
  40ec90:	str	x0, [x19, #8]
  40ec94:	ldr	w4, [sp, #96]
  40ec98:	mov	x21, x0
  40ec9c:	str	x1, [sp]
  40eca0:	add	x6, sp, #0x68
  40eca4:	mov	w5, w24
  40eca8:	mov	x2, x23
  40ecac:	mov	x1, x20
  40ecb0:	mov	x3, #0xffffffffffffffff    	// #-1
  40ecb4:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40ecb8:	ldp	x29, x30, [sp, #16]
  40ecbc:	mov	x0, x21
  40ecc0:	ldp	x19, x20, [sp, #32]
  40ecc4:	ldp	x23, x24, [sp, #64]
  40ecc8:	str	w25, [x22]
  40eccc:	ldp	x21, x22, [sp, #48]
  40ecd0:	ldr	x25, [sp, #80]
  40ecd4:	add	sp, sp, #0xd0
  40ecd8:	ret
  40ecdc:	mov	x1, #0x10                  	// #16
  40ece0:	mov	x0, #0x0                   	// #0
  40ece4:	bl	413708 <__fxstatat@plt+0x10618>
  40ece8:	mov	x19, x0
  40ecec:	str	x0, [x21, #1088]
  40ecf0:	ldp	x0, x1, [x20, #16]
  40ecf4:	stp	x0, x1, [x19]
  40ecf8:	b	40ec0c <__fxstatat@plt+0xbb1c>
  40ecfc:	bl	402ce0 <abort@plt>
  40ed00:	sub	sp, sp, #0xd0
  40ed04:	cmp	w0, #0xa
  40ed08:	stp	x29, x30, [sp, #16]
  40ed0c:	add	x29, sp, #0x10
  40ed10:	stp	x19, x20, [sp, #32]
  40ed14:	stp	x21, x22, [sp, #48]
  40ed18:	stp	x23, x24, [sp, #64]
  40ed1c:	stp	x25, x26, [sp, #80]
  40ed20:	stp	xzr, xzr, [sp, #152]
  40ed24:	stp	xzr, xzr, [sp, #168]
  40ed28:	stp	xzr, xzr, [sp, #184]
  40ed2c:	str	xzr, [sp, #200]
  40ed30:	b.eq	40ee88 <__fxstatat@plt+0xbd98>  // b.none
  40ed34:	str	w0, [sp, #152]
  40ed38:	mov	x23, x1
  40ed3c:	adrp	x21, 42f000 <__fxstatat@plt+0x2bf10>
  40ed40:	add	x20, x21, #0x440
  40ed44:	ldp	x0, x1, [sp, #152]
  40ed48:	mov	x24, x2
  40ed4c:	stp	x0, x1, [sp, #96]
  40ed50:	stp	xzr, xzr, [sp, #112]
  40ed54:	stp	xzr, xzr, [sp, #128]
  40ed58:	str	xzr, [sp, #144]
  40ed5c:	bl	403040 <__errno_location@plt>
  40ed60:	ldr	w1, [x20, #8]
  40ed64:	mov	x22, x0
  40ed68:	ldr	x19, [x21, #1088]
  40ed6c:	cmp	w1, #0x0
  40ed70:	ldr	w25, [x0]
  40ed74:	b.gt	40edb8 <__fxstatat@plt+0xbcc8>
  40ed78:	add	x0, x20, #0x10
  40ed7c:	cmp	x19, x0
  40ed80:	b.eq	40ee68 <__fxstatat@plt+0xbd78>  // b.none
  40ed84:	mov	x0, x19
  40ed88:	mov	x1, #0x10                  	// #16
  40ed8c:	bl	413708 <__fxstatat@plt+0x10618>
  40ed90:	mov	x19, x0
  40ed94:	str	x0, [x21, #1088]
  40ed98:	ldr	w0, [x20, #8]
  40ed9c:	mov	w21, #0x1                   	// #1
  40eda0:	mov	w1, #0x0                   	// #0
  40eda4:	sub	w2, w21, w0
  40eda8:	add	x0, x19, w0, sxtw #4
  40edac:	sbfiz	x2, x2, #4, #32
  40edb0:	bl	402bd0 <memset@plt>
  40edb4:	str	w21, [x20, #8]
  40edb8:	ldp	x20, x21, [x19]
  40edbc:	add	x6, sp, #0x68
  40edc0:	ldp	x7, x0, [sp, #136]
  40edc4:	str	x0, [sp]
  40edc8:	ldp	w4, w26, [sp, #96]
  40edcc:	mov	x3, x24
  40edd0:	mov	x2, x23
  40edd4:	mov	x1, x20
  40edd8:	orr	w26, w26, #0x1
  40eddc:	mov	x0, x21
  40ede0:	mov	w5, w26
  40ede4:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40ede8:	cmp	x20, x0
  40edec:	b.hi	40ee44 <__fxstatat@plt+0xbd54>  // b.pmore
  40edf0:	add	x20, x0, #0x1
  40edf4:	str	x20, [x19]
  40edf8:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40edfc:	add	x0, x0, #0x950
  40ee00:	cmp	x21, x0
  40ee04:	b.eq	40ee10 <__fxstatat@plt+0xbd20>  // b.none
  40ee08:	mov	x0, x21
  40ee0c:	bl	402e00 <free@plt>
  40ee10:	mov	x0, x20
  40ee14:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40ee18:	ldp	x7, x1, [sp, #136]
  40ee1c:	str	x0, [x19, #8]
  40ee20:	ldr	w4, [sp, #96]
  40ee24:	mov	x21, x0
  40ee28:	str	x1, [sp]
  40ee2c:	add	x6, sp, #0x68
  40ee30:	mov	w5, w26
  40ee34:	mov	x3, x24
  40ee38:	mov	x2, x23
  40ee3c:	mov	x1, x20
  40ee40:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40ee44:	ldp	x29, x30, [sp, #16]
  40ee48:	mov	x0, x21
  40ee4c:	ldp	x19, x20, [sp, #32]
  40ee50:	ldp	x23, x24, [sp, #64]
  40ee54:	str	w25, [x22]
  40ee58:	ldp	x21, x22, [sp, #48]
  40ee5c:	ldp	x25, x26, [sp, #80]
  40ee60:	add	sp, sp, #0xd0
  40ee64:	ret
  40ee68:	mov	x1, #0x10                  	// #16
  40ee6c:	mov	x0, #0x0                   	// #0
  40ee70:	bl	413708 <__fxstatat@plt+0x10618>
  40ee74:	mov	x19, x0
  40ee78:	str	x0, [x21, #1088]
  40ee7c:	ldp	x0, x1, [x20, #16]
  40ee80:	stp	x0, x1, [x19]
  40ee84:	b	40ed98 <__fxstatat@plt+0xbca8>
  40ee88:	bl	402ce0 <abort@plt>
  40ee8c:	nop
  40ee90:	sub	sp, sp, #0xb0
  40ee94:	ubfx	x6, x2, #5, #3
  40ee98:	add	x5, sp, #0x80
  40ee9c:	and	w2, w2, #0x1f
  40eea0:	stp	x29, x30, [sp, #16]
  40eea4:	add	x29, sp, #0x10
  40eea8:	stp	x19, x20, [sp, #32]
  40eeac:	adrp	x20, 42f000 <__fxstatat@plt+0x2bf10>
  40eeb0:	add	x20, x20, #0x950
  40eeb4:	stp	x21, x22, [sp, #48]
  40eeb8:	mov	x22, x1
  40eebc:	mov	x21, x0
  40eec0:	ldp	x8, x9, [x20, #256]
  40eec4:	stp	x8, x9, [sp, #120]
  40eec8:	ldp	x8, x9, [x20, #272]
  40eecc:	stp	x8, x9, [sp, #136]
  40eed0:	ldp	x8, x9, [x20, #288]
  40eed4:	stp	x8, x9, [sp, #152]
  40eed8:	ldr	x3, [x20, #304]
  40eedc:	str	x3, [sp, #168]
  40eee0:	stp	x23, x24, [sp, #64]
  40eee4:	adrp	x24, 42f000 <__fxstatat@plt+0x2bf10>
  40eee8:	ldr	w4, [x5, x6, lsl #2]
  40eeec:	stp	x25, x26, [sp, #80]
  40eef0:	add	x23, x24, #0x440
  40eef4:	lsr	w3, w4, w2
  40eef8:	mvn	w3, w3
  40eefc:	and	w3, w3, #0x1
  40ef00:	str	x27, [sp, #96]
  40ef04:	lsl	w3, w3, w2
  40ef08:	eor	w3, w3, w4
  40ef0c:	str	w3, [x5, x6, lsl #2]
  40ef10:	bl	403040 <__errno_location@plt>
  40ef14:	ldr	w26, [x0]
  40ef18:	ldr	w1, [x23, #8]
  40ef1c:	mov	x25, x0
  40ef20:	ldr	x19, [x24, #1088]
  40ef24:	cmp	w1, #0x0
  40ef28:	b.gt	40ef6c <__fxstatat@plt+0xbe7c>
  40ef2c:	add	x0, x23, #0x10
  40ef30:	cmp	x19, x0
  40ef34:	b.eq	40f018 <__fxstatat@plt+0xbf28>  // b.none
  40ef38:	mov	x0, x19
  40ef3c:	mov	x1, #0x10                  	// #16
  40ef40:	bl	413708 <__fxstatat@plt+0x10618>
  40ef44:	mov	x19, x0
  40ef48:	str	x0, [x24, #1088]
  40ef4c:	ldr	w0, [x23, #8]
  40ef50:	mov	w24, #0x1                   	// #1
  40ef54:	mov	w1, #0x0                   	// #0
  40ef58:	sub	w2, w24, w0
  40ef5c:	add	x0, x19, w0, sxtw #4
  40ef60:	sbfiz	x2, x2, #4, #32
  40ef64:	bl	402bd0 <memset@plt>
  40ef68:	str	w24, [x23, #8]
  40ef6c:	ldp	x23, x24, [x19]
  40ef70:	add	x6, sp, #0x80
  40ef74:	ldp	x7, x0, [sp, #160]
  40ef78:	str	x0, [sp]
  40ef7c:	ldp	w4, w27, [sp, #120]
  40ef80:	mov	x3, x22
  40ef84:	mov	x2, x21
  40ef88:	mov	x1, x23
  40ef8c:	orr	w27, w27, #0x1
  40ef90:	mov	x0, x24
  40ef94:	mov	w5, w27
  40ef98:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40ef9c:	cmp	x23, x0
  40efa0:	b.hi	40eff0 <__fxstatat@plt+0xbf00>  // b.pmore
  40efa4:	add	x23, x0, #0x1
  40efa8:	str	x23, [x19]
  40efac:	cmp	x24, x20
  40efb0:	b.eq	40efbc <__fxstatat@plt+0xbecc>  // b.none
  40efb4:	mov	x0, x24
  40efb8:	bl	402e00 <free@plt>
  40efbc:	mov	x0, x23
  40efc0:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40efc4:	ldp	x7, x1, [sp, #160]
  40efc8:	str	x0, [x19, #8]
  40efcc:	ldr	w4, [sp, #120]
  40efd0:	mov	x24, x0
  40efd4:	str	x1, [sp]
  40efd8:	add	x6, sp, #0x80
  40efdc:	mov	w5, w27
  40efe0:	mov	x3, x22
  40efe4:	mov	x2, x21
  40efe8:	mov	x1, x23
  40efec:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40eff0:	mov	x0, x24
  40eff4:	ldp	x29, x30, [sp, #16]
  40eff8:	ldp	x19, x20, [sp, #32]
  40effc:	ldp	x21, x22, [sp, #48]
  40f000:	ldp	x23, x24, [sp, #64]
  40f004:	ldr	x27, [sp, #96]
  40f008:	str	w26, [x25]
  40f00c:	ldp	x25, x26, [sp, #80]
  40f010:	add	sp, sp, #0xb0
  40f014:	ret
  40f018:	mov	x1, #0x10                  	// #16
  40f01c:	mov	x0, #0x0                   	// #0
  40f020:	bl	413708 <__fxstatat@plt+0x10618>
  40f024:	mov	x19, x0
  40f028:	str	x0, [x24, #1088]
  40f02c:	ldp	x0, x1, [x23, #16]
  40f030:	stp	x0, x1, [x19]
  40f034:	b	40ef4c <__fxstatat@plt+0xbe5c>
  40f038:	sub	sp, sp, #0xa0
  40f03c:	ubfx	x5, x1, #5, #3
  40f040:	add	x4, sp, #0x70
  40f044:	and	w1, w1, #0x1f
  40f048:	stp	x29, x30, [sp, #16]
  40f04c:	add	x29, sp, #0x10
  40f050:	stp	x21, x22, [sp, #48]
  40f054:	adrp	x21, 42f000 <__fxstatat@plt+0x2bf10>
  40f058:	add	x21, x21, #0x950
  40f05c:	mov	x22, x0
  40f060:	stp	x19, x20, [sp, #32]
  40f064:	ldp	x6, x7, [x21, #256]
  40f068:	stp	x6, x7, [sp, #104]
  40f06c:	ldp	x6, x7, [x21, #272]
  40f070:	stp	x6, x7, [sp, #120]
  40f074:	ldp	x6, x7, [x21, #288]
  40f078:	stp	x6, x7, [sp, #136]
  40f07c:	ldr	x2, [x21, #304]
  40f080:	str	x2, [sp, #152]
  40f084:	stp	x23, x24, [sp, #64]
  40f088:	adrp	x23, 42f000 <__fxstatat@plt+0x2bf10>
  40f08c:	ldr	w0, [x4, x5, lsl #2]
  40f090:	stp	x25, x26, [sp, #80]
  40f094:	add	x20, x23, #0x440
  40f098:	lsr	w2, w0, w1
  40f09c:	mvn	w2, w2
  40f0a0:	and	w2, w2, #0x1
  40f0a4:	lsl	w2, w2, w1
  40f0a8:	eor	w2, w2, w0
  40f0ac:	str	w2, [x4, x5, lsl #2]
  40f0b0:	bl	403040 <__errno_location@plt>
  40f0b4:	ldr	w25, [x0]
  40f0b8:	ldr	w1, [x20, #8]
  40f0bc:	mov	x24, x0
  40f0c0:	ldr	x19, [x23, #1088]
  40f0c4:	cmp	w1, #0x0
  40f0c8:	b.gt	40f10c <__fxstatat@plt+0xc01c>
  40f0cc:	add	x0, x20, #0x10
  40f0d0:	cmp	x19, x0
  40f0d4:	b.eq	40f1b4 <__fxstatat@plt+0xc0c4>  // b.none
  40f0d8:	mov	x0, x19
  40f0dc:	mov	x1, #0x10                  	// #16
  40f0e0:	bl	413708 <__fxstatat@plt+0x10618>
  40f0e4:	mov	x19, x0
  40f0e8:	str	x0, [x23, #1088]
  40f0ec:	ldr	w0, [x20, #8]
  40f0f0:	mov	w23, #0x1                   	// #1
  40f0f4:	mov	w1, #0x0                   	// #0
  40f0f8:	sub	w2, w23, w0
  40f0fc:	add	x0, x19, w0, sxtw #4
  40f100:	sbfiz	x2, x2, #4, #32
  40f104:	bl	402bd0 <memset@plt>
  40f108:	str	w23, [x20, #8]
  40f10c:	ldp	x20, x23, [x19]
  40f110:	add	x6, sp, #0x70
  40f114:	ldp	x7, x0, [sp, #144]
  40f118:	str	x0, [sp]
  40f11c:	ldp	w4, w26, [sp, #104]
  40f120:	mov	x2, x22
  40f124:	mov	x1, x20
  40f128:	mov	x0, x23
  40f12c:	orr	w26, w26, #0x1
  40f130:	mov	x3, #0xffffffffffffffff    	// #-1
  40f134:	mov	w5, w26
  40f138:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40f13c:	cmp	x20, x0
  40f140:	b.hi	40f190 <__fxstatat@plt+0xc0a0>  // b.pmore
  40f144:	add	x20, x0, #0x1
  40f148:	str	x20, [x19]
  40f14c:	cmp	x23, x21
  40f150:	b.eq	40f15c <__fxstatat@plt+0xc06c>  // b.none
  40f154:	mov	x0, x23
  40f158:	bl	402e00 <free@plt>
  40f15c:	mov	x0, x20
  40f160:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40f164:	ldp	x7, x1, [sp, #144]
  40f168:	str	x0, [x19, #8]
  40f16c:	ldr	w4, [sp, #104]
  40f170:	mov	x23, x0
  40f174:	str	x1, [sp]
  40f178:	add	x6, sp, #0x70
  40f17c:	mov	w5, w26
  40f180:	mov	x2, x22
  40f184:	mov	x1, x20
  40f188:	mov	x3, #0xffffffffffffffff    	// #-1
  40f18c:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40f190:	ldp	x29, x30, [sp, #16]
  40f194:	mov	x0, x23
  40f198:	ldp	x19, x20, [sp, #32]
  40f19c:	ldp	x21, x22, [sp, #48]
  40f1a0:	str	w25, [x24]
  40f1a4:	ldp	x23, x24, [sp, #64]
  40f1a8:	ldp	x25, x26, [sp, #80]
  40f1ac:	add	sp, sp, #0xa0
  40f1b0:	ret
  40f1b4:	mov	x1, #0x10                  	// #16
  40f1b8:	mov	x0, #0x0                   	// #0
  40f1bc:	bl	413708 <__fxstatat@plt+0x10618>
  40f1c0:	mov	x19, x0
  40f1c4:	str	x0, [x23, #1088]
  40f1c8:	ldp	x0, x1, [x20, #16]
  40f1cc:	stp	x0, x1, [x19]
  40f1d0:	b	40f0ec <__fxstatat@plt+0xbffc>
  40f1d4:	nop
  40f1d8:	sub	sp, sp, #0xa0
  40f1dc:	stp	x29, x30, [sp, #16]
  40f1e0:	add	x29, sp, #0x10
  40f1e4:	stp	x23, x24, [sp, #64]
  40f1e8:	adrp	x23, 42f000 <__fxstatat@plt+0x2bf10>
  40f1ec:	add	x23, x23, #0x950
  40f1f0:	stp	x21, x22, [sp, #48]
  40f1f4:	mov	x22, x0
  40f1f8:	adrp	x21, 42f000 <__fxstatat@plt+0x2bf10>
  40f1fc:	ldp	x4, x5, [x23, #256]
  40f200:	stp	x4, x5, [sp, #104]
  40f204:	ldr	w0, [sp, #116]
  40f208:	ldp	x4, x5, [x23, #272]
  40f20c:	stp	x4, x5, [sp, #120]
  40f210:	mvn	w1, w0, lsr #26
  40f214:	ldp	x4, x5, [x23, #288]
  40f218:	ubfiz	w1, w1, #26, #1
  40f21c:	ldr	x2, [x23, #304]
  40f220:	eor	w1, w1, w0
  40f224:	stp	x19, x20, [sp, #32]
  40f228:	add	x20, x21, #0x440
  40f22c:	stp	x25, x26, [sp, #80]
  40f230:	str	w1, [sp, #116]
  40f234:	stp	x4, x5, [sp, #136]
  40f238:	str	x2, [sp, #152]
  40f23c:	bl	403040 <__errno_location@plt>
  40f240:	ldr	w1, [x20, #8]
  40f244:	mov	x24, x0
  40f248:	ldr	x19, [x21, #1088]
  40f24c:	cmp	w1, #0x0
  40f250:	ldr	w25, [x0]
  40f254:	b.gt	40f298 <__fxstatat@plt+0xc1a8>
  40f258:	add	x0, x20, #0x10
  40f25c:	cmp	x19, x0
  40f260:	b.eq	40f340 <__fxstatat@plt+0xc250>  // b.none
  40f264:	mov	x0, x19
  40f268:	mov	x1, #0x10                  	// #16
  40f26c:	bl	413708 <__fxstatat@plt+0x10618>
  40f270:	mov	x19, x0
  40f274:	str	x0, [x21, #1088]
  40f278:	ldr	w0, [x20, #8]
  40f27c:	mov	w21, #0x1                   	// #1
  40f280:	mov	w1, #0x0                   	// #0
  40f284:	sub	w2, w21, w0
  40f288:	add	x0, x19, w0, sxtw #4
  40f28c:	sbfiz	x2, x2, #4, #32
  40f290:	bl	402bd0 <memset@plt>
  40f294:	str	w21, [x20, #8]
  40f298:	ldp	x20, x21, [x19]
  40f29c:	add	x6, sp, #0x70
  40f2a0:	ldp	x7, x0, [sp, #144]
  40f2a4:	str	x0, [sp]
  40f2a8:	ldp	w4, w26, [sp, #104]
  40f2ac:	mov	x2, x22
  40f2b0:	mov	x1, x20
  40f2b4:	mov	x0, x21
  40f2b8:	orr	w26, w26, #0x1
  40f2bc:	mov	x3, #0xffffffffffffffff    	// #-1
  40f2c0:	mov	w5, w26
  40f2c4:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40f2c8:	cmp	x20, x0
  40f2cc:	b.hi	40f31c <__fxstatat@plt+0xc22c>  // b.pmore
  40f2d0:	add	x20, x0, #0x1
  40f2d4:	str	x20, [x19]
  40f2d8:	cmp	x21, x23
  40f2dc:	b.eq	40f2e8 <__fxstatat@plt+0xc1f8>  // b.none
  40f2e0:	mov	x0, x21
  40f2e4:	bl	402e00 <free@plt>
  40f2e8:	mov	x0, x20
  40f2ec:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40f2f0:	ldp	x7, x1, [sp, #144]
  40f2f4:	str	x0, [x19, #8]
  40f2f8:	ldr	w4, [sp, #104]
  40f2fc:	mov	x21, x0
  40f300:	str	x1, [sp]
  40f304:	add	x6, sp, #0x70
  40f308:	mov	w5, w26
  40f30c:	mov	x2, x22
  40f310:	mov	x1, x20
  40f314:	mov	x3, #0xffffffffffffffff    	// #-1
  40f318:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40f31c:	mov	x0, x21
  40f320:	ldp	x29, x30, [sp, #16]
  40f324:	ldp	x19, x20, [sp, #32]
  40f328:	ldp	x21, x22, [sp, #48]
  40f32c:	str	w25, [x24]
  40f330:	ldp	x23, x24, [sp, #64]
  40f334:	ldp	x25, x26, [sp, #80]
  40f338:	add	sp, sp, #0xa0
  40f33c:	ret
  40f340:	mov	x1, #0x10                  	// #16
  40f344:	mov	x0, #0x0                   	// #0
  40f348:	bl	413708 <__fxstatat@plt+0x10618>
  40f34c:	mov	x19, x0
  40f350:	str	x0, [x21, #1088]
  40f354:	ldp	x0, x1, [x20, #16]
  40f358:	stp	x0, x1, [x19]
  40f35c:	b	40f278 <__fxstatat@plt+0xc188>
  40f360:	sub	sp, sp, #0xb0
  40f364:	stp	x29, x30, [sp, #16]
  40f368:	add	x29, sp, #0x10
  40f36c:	stp	x21, x22, [sp, #48]
  40f370:	adrp	x21, 42f000 <__fxstatat@plt+0x2bf10>
  40f374:	add	x21, x21, #0x950
  40f378:	mov	x22, x0
  40f37c:	stp	x19, x20, [sp, #32]
  40f380:	ldp	x4, x5, [x21, #256]
  40f384:	stp	x4, x5, [sp, #120]
  40f388:	ldr	w4, [sp, #132]
  40f38c:	ldp	x6, x7, [x21, #272]
  40f390:	stp	x6, x7, [sp, #136]
  40f394:	mvn	w2, w4, lsr #26
  40f398:	ldp	x6, x7, [x21, #288]
  40f39c:	ubfiz	w2, w2, #26, #1
  40f3a0:	ldr	x0, [x21, #304]
  40f3a4:	eor	w2, w2, w4
  40f3a8:	stp	x23, x24, [sp, #64]
  40f3ac:	adrp	x24, 42f000 <__fxstatat@plt+0x2bf10>
  40f3b0:	add	x20, x24, #0x440
  40f3b4:	mov	x23, x1
  40f3b8:	stp	x25, x26, [sp, #80]
  40f3bc:	str	x27, [sp, #96]
  40f3c0:	str	w2, [sp, #132]
  40f3c4:	stp	x6, x7, [sp, #152]
  40f3c8:	str	x0, [sp, #168]
  40f3cc:	bl	403040 <__errno_location@plt>
  40f3d0:	ldr	w1, [x20, #8]
  40f3d4:	mov	x25, x0
  40f3d8:	ldr	x19, [x24, #1088]
  40f3dc:	cmp	w1, #0x0
  40f3e0:	ldr	w26, [x0]
  40f3e4:	b.gt	40f428 <__fxstatat@plt+0xc338>
  40f3e8:	add	x0, x20, #0x10
  40f3ec:	cmp	x19, x0
  40f3f0:	b.eq	40f4d4 <__fxstatat@plt+0xc3e4>  // b.none
  40f3f4:	mov	x0, x19
  40f3f8:	mov	x1, #0x10                  	// #16
  40f3fc:	bl	413708 <__fxstatat@plt+0x10618>
  40f400:	mov	x19, x0
  40f404:	str	x0, [x24, #1088]
  40f408:	ldr	w0, [x20, #8]
  40f40c:	mov	w24, #0x1                   	// #1
  40f410:	mov	w1, #0x0                   	// #0
  40f414:	sub	w2, w24, w0
  40f418:	add	x0, x19, w0, sxtw #4
  40f41c:	sbfiz	x2, x2, #4, #32
  40f420:	bl	402bd0 <memset@plt>
  40f424:	str	w24, [x20, #8]
  40f428:	ldp	x20, x24, [x19]
  40f42c:	add	x6, sp, #0x80
  40f430:	ldp	x7, x0, [sp, #160]
  40f434:	str	x0, [sp]
  40f438:	ldp	w4, w27, [sp, #120]
  40f43c:	mov	x3, x23
  40f440:	mov	x2, x22
  40f444:	mov	x1, x20
  40f448:	orr	w27, w27, #0x1
  40f44c:	mov	x0, x24
  40f450:	mov	w5, w27
  40f454:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40f458:	cmp	x20, x0
  40f45c:	b.hi	40f4ac <__fxstatat@plt+0xc3bc>  // b.pmore
  40f460:	add	x20, x0, #0x1
  40f464:	str	x20, [x19]
  40f468:	cmp	x24, x21
  40f46c:	b.eq	40f478 <__fxstatat@plt+0xc388>  // b.none
  40f470:	mov	x0, x24
  40f474:	bl	402e00 <free@plt>
  40f478:	mov	x0, x20
  40f47c:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40f480:	ldp	x7, x1, [sp, #160]
  40f484:	str	x0, [x19, #8]
  40f488:	ldr	w4, [sp, #120]
  40f48c:	mov	x24, x0
  40f490:	str	x1, [sp]
  40f494:	add	x6, sp, #0x80
  40f498:	mov	w5, w27
  40f49c:	mov	x3, x23
  40f4a0:	mov	x2, x22
  40f4a4:	mov	x1, x20
  40f4a8:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40f4ac:	mov	x0, x24
  40f4b0:	ldp	x29, x30, [sp, #16]
  40f4b4:	ldp	x19, x20, [sp, #32]
  40f4b8:	ldp	x21, x22, [sp, #48]
  40f4bc:	ldp	x23, x24, [sp, #64]
  40f4c0:	ldr	x27, [sp, #96]
  40f4c4:	str	w26, [x25]
  40f4c8:	ldp	x25, x26, [sp, #80]
  40f4cc:	add	sp, sp, #0xb0
  40f4d0:	ret
  40f4d4:	mov	x1, #0x10                  	// #16
  40f4d8:	mov	x0, #0x0                   	// #0
  40f4dc:	bl	413708 <__fxstatat@plt+0x10618>
  40f4e0:	mov	x19, x0
  40f4e4:	str	x0, [x24, #1088]
  40f4e8:	ldp	x0, x1, [x20, #16]
  40f4ec:	stp	x0, x1, [x19]
  40f4f0:	b	40f408 <__fxstatat@plt+0xc318>
  40f4f4:	nop
  40f4f8:	stp	x29, x30, [sp, #-128]!
  40f4fc:	cmp	w1, #0xa
  40f500:	mov	x29, sp
  40f504:	stp	xzr, xzr, [sp, #16]
  40f508:	stp	xzr, xzr, [sp, #32]
  40f50c:	stp	xzr, xzr, [sp, #48]
  40f510:	str	xzr, [sp, #64]
  40f514:	b.eq	40f540 <__fxstatat@plt+0xc450>  // b.none
  40f518:	mov	w4, w1
  40f51c:	mov	w5, #0x4000000             	// #67108864
  40f520:	mov	x1, x2
  40f524:	add	x3, sp, #0x10
  40f528:	mov	x2, #0xffffffffffffffff    	// #-1
  40f52c:	str	w4, [sp, #16]
  40f530:	str	w5, [sp, #28]
  40f534:	bl	40df28 <__fxstatat@plt+0xae38>
  40f538:	ldp	x29, x30, [sp], #128
  40f53c:	ret
  40f540:	bl	402ce0 <abort@plt>
  40f544:	nop
  40f548:	adrp	x4, 42f000 <__fxstatat@plt+0x2bf10>
  40f54c:	add	x4, x4, #0x950
  40f550:	stp	x29, x30, [sp, #-80]!
  40f554:	mov	x5, x1
  40f558:	mov	w1, #0xa                   	// #10
  40f55c:	mov	x29, sp
  40f560:	ldp	x8, x9, [x4, #256]
  40f564:	stp	x8, x9, [sp, #24]
  40f568:	cmp	x5, #0x0
  40f56c:	str	w1, [sp, #24]
  40f570:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40f574:	ldp	x10, x11, [x4, #272]
  40f578:	stp	x10, x11, [sp, #40]
  40f57c:	ldp	x8, x9, [x4, #288]
  40f580:	stp	x8, x9, [sp, #56]
  40f584:	ldr	x1, [x4, #304]
  40f588:	str	x1, [sp, #72]
  40f58c:	b.eq	40f5b0 <__fxstatat@plt+0xc4c0>  // b.none
  40f590:	mov	x4, x2
  40f594:	mov	x1, x3
  40f598:	mov	x2, #0xffffffffffffffff    	// #-1
  40f59c:	add	x3, sp, #0x18
  40f5a0:	stp	x5, x4, [sp, #64]
  40f5a4:	bl	40df28 <__fxstatat@plt+0xae38>
  40f5a8:	ldp	x29, x30, [sp], #80
  40f5ac:	ret
  40f5b0:	bl	402ce0 <abort@plt>
  40f5b4:	nop
  40f5b8:	adrp	x5, 42f000 <__fxstatat@plt+0x2bf10>
  40f5bc:	add	x5, x5, #0x950
  40f5c0:	stp	x29, x30, [sp, #-80]!
  40f5c4:	mov	x6, x1
  40f5c8:	mov	w1, #0xa                   	// #10
  40f5cc:	mov	x29, sp
  40f5d0:	ldp	x8, x9, [x5, #256]
  40f5d4:	stp	x8, x9, [sp, #24]
  40f5d8:	cmp	x6, #0x0
  40f5dc:	str	w1, [sp, #24]
  40f5e0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40f5e4:	ldp	x10, x11, [x5, #272]
  40f5e8:	stp	x10, x11, [sp, #40]
  40f5ec:	ldp	x8, x9, [x5, #288]
  40f5f0:	stp	x8, x9, [sp, #56]
  40f5f4:	ldr	x1, [x5, #304]
  40f5f8:	str	x1, [sp, #72]
  40f5fc:	b.eq	40f620 <__fxstatat@plt+0xc530>  // b.none
  40f600:	mov	x5, x2
  40f604:	mov	x1, x3
  40f608:	mov	x2, x4
  40f60c:	add	x3, sp, #0x18
  40f610:	stp	x6, x5, [sp, #64]
  40f614:	bl	40df28 <__fxstatat@plt+0xae38>
  40f618:	ldp	x29, x30, [sp], #80
  40f61c:	ret
  40f620:	bl	402ce0 <abort@plt>
  40f624:	nop
  40f628:	sub	sp, sp, #0xb0
  40f62c:	cmp	x0, #0x0
  40f630:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40f634:	stp	x29, x30, [sp, #16]
  40f638:	add	x29, sp, #0x10
  40f63c:	stp	x21, x22, [sp, #48]
  40f640:	adrp	x22, 42f000 <__fxstatat@plt+0x2bf10>
  40f644:	add	x22, x22, #0x950
  40f648:	mov	x21, x0
  40f64c:	stp	x19, x20, [sp, #32]
  40f650:	mov	w19, #0xa                   	// #10
  40f654:	ldp	x4, x5, [x22, #256]
  40f658:	stp	x4, x5, [sp, #120]
  40f65c:	ldp	x4, x5, [x22, #272]
  40f660:	stp	x23, x24, [sp, #64]
  40f664:	ldp	x6, x7, [x22, #288]
  40f668:	stp	x25, x26, [sp, #80]
  40f66c:	ldr	x0, [x22, #304]
  40f670:	str	x27, [sp, #96]
  40f674:	str	w19, [sp, #120]
  40f678:	stp	x4, x5, [sp, #136]
  40f67c:	stp	x6, x7, [sp, #152]
  40f680:	str	x0, [sp, #168]
  40f684:	b.eq	40f7d4 <__fxstatat@plt+0xc6e4>  // b.none
  40f688:	adrp	x27, 42f000 <__fxstatat@plt+0x2bf10>
  40f68c:	add	x26, x27, #0x440
  40f690:	mov	x20, x1
  40f694:	mov	x24, x2
  40f698:	stp	x21, x1, [sp, #160]
  40f69c:	bl	403040 <__errno_location@plt>
  40f6a0:	ldr	w1, [x26, #8]
  40f6a4:	mov	w4, w19
  40f6a8:	ldr	w25, [x0]
  40f6ac:	ldr	x19, [x27, #1088]
  40f6b0:	mov	x23, x0
  40f6b4:	cmp	w1, #0x0
  40f6b8:	b.gt	40f708 <__fxstatat@plt+0xc618>
  40f6bc:	add	x0, x26, #0x10
  40f6c0:	cmp	x19, x0
  40f6c4:	b.eq	40f7b4 <__fxstatat@plt+0xc6c4>  // b.none
  40f6c8:	mov	x0, x19
  40f6cc:	mov	x1, #0x10                  	// #16
  40f6d0:	bl	413708 <__fxstatat@plt+0x10618>
  40f6d4:	mov	x19, x0
  40f6d8:	str	x0, [x27, #1088]
  40f6dc:	ldr	w0, [x26, #8]
  40f6e0:	mov	w20, #0x1                   	// #1
  40f6e4:	mov	w1, #0x0                   	// #0
  40f6e8:	sub	w2, w20, w0
  40f6ec:	add	x0, x19, w0, sxtw #4
  40f6f0:	sbfiz	x2, x2, #4, #32
  40f6f4:	bl	402bd0 <memset@plt>
  40f6f8:	ldr	w4, [sp, #120]
  40f6fc:	str	w20, [x26, #8]
  40f700:	ldr	x21, [sp, #160]
  40f704:	ldr	x20, [sp, #168]
  40f708:	mov	x7, x21
  40f70c:	ldp	x27, x21, [x19]
  40f710:	str	x20, [sp]
  40f714:	ldr	w26, [sp, #124]
  40f718:	add	x6, sp, #0x80
  40f71c:	mov	x2, x24
  40f720:	mov	x3, #0xffffffffffffffff    	// #-1
  40f724:	orr	w26, w26, #0x1
  40f728:	mov	w5, w26
  40f72c:	mov	x1, x27
  40f730:	mov	x0, x21
  40f734:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40f738:	cmp	x27, x0
  40f73c:	b.hi	40f78c <__fxstatat@plt+0xc69c>  // b.pmore
  40f740:	add	x20, x0, #0x1
  40f744:	str	x20, [x19]
  40f748:	cmp	x21, x22
  40f74c:	b.eq	40f758 <__fxstatat@plt+0xc668>  // b.none
  40f750:	mov	x0, x21
  40f754:	bl	402e00 <free@plt>
  40f758:	mov	x0, x20
  40f75c:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40f760:	ldp	x7, x1, [sp, #160]
  40f764:	str	x0, [x19, #8]
  40f768:	ldr	w4, [sp, #120]
  40f76c:	mov	x21, x0
  40f770:	str	x1, [sp]
  40f774:	add	x6, sp, #0x80
  40f778:	mov	w5, w26
  40f77c:	mov	x2, x24
  40f780:	mov	x1, x20
  40f784:	mov	x3, #0xffffffffffffffff    	// #-1
  40f788:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40f78c:	mov	x0, x21
  40f790:	ldp	x29, x30, [sp, #16]
  40f794:	ldp	x19, x20, [sp, #32]
  40f798:	ldp	x21, x22, [sp, #48]
  40f79c:	ldr	x27, [sp, #96]
  40f7a0:	str	w25, [x23]
  40f7a4:	ldp	x23, x24, [sp, #64]
  40f7a8:	ldp	x25, x26, [sp, #80]
  40f7ac:	add	sp, sp, #0xb0
  40f7b0:	ret
  40f7b4:	mov	x1, #0x10                  	// #16
  40f7b8:	mov	x0, #0x0                   	// #0
  40f7bc:	bl	413708 <__fxstatat@plt+0x10618>
  40f7c0:	mov	x19, x0
  40f7c4:	str	x0, [x27, #1088]
  40f7c8:	ldp	x0, x1, [x26, #16]
  40f7cc:	stp	x0, x1, [x19]
  40f7d0:	b	40f6dc <__fxstatat@plt+0xc5ec>
  40f7d4:	bl	402ce0 <abort@plt>
  40f7d8:	sub	sp, sp, #0xb0
  40f7dc:	cmp	x0, #0x0
  40f7e0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40f7e4:	stp	x29, x30, [sp, #16]
  40f7e8:	add	x29, sp, #0x10
  40f7ec:	stp	x21, x22, [sp, #48]
  40f7f0:	adrp	x22, 42f000 <__fxstatat@plt+0x2bf10>
  40f7f4:	add	x22, x22, #0x950
  40f7f8:	mov	x21, x0
  40f7fc:	stp	x19, x20, [sp, #32]
  40f800:	mov	w19, #0xa                   	// #10
  40f804:	ldp	x6, x7, [x22, #256]
  40f808:	stp	x6, x7, [sp, #120]
  40f80c:	add	x4, x22, #0x100
  40f810:	ldp	x6, x7, [x4, #16]
  40f814:	stp	x23, x24, [sp, #64]
  40f818:	ldp	x8, x9, [x4, #32]
  40f81c:	stp	x25, x26, [sp, #80]
  40f820:	ldr	x0, [x4, #48]
  40f824:	stp	x27, x28, [sp, #96]
  40f828:	str	w19, [sp, #120]
  40f82c:	stp	x6, x7, [sp, #136]
  40f830:	stp	x8, x9, [sp, #152]
  40f834:	str	x0, [sp, #168]
  40f838:	b.eq	40f98c <__fxstatat@plt+0xc89c>  // b.none
  40f83c:	adrp	x28, 42f000 <__fxstatat@plt+0x2bf10>
  40f840:	add	x27, x28, #0x440
  40f844:	mov	x20, x1
  40f848:	mov	x24, x2
  40f84c:	mov	x25, x3
  40f850:	stp	x21, x1, [sp, #160]
  40f854:	bl	403040 <__errno_location@plt>
  40f858:	ldr	w1, [x27, #8]
  40f85c:	mov	w4, w19
  40f860:	ldr	w26, [x0]
  40f864:	mov	x23, x0
  40f868:	ldr	x19, [x28, #1088]
  40f86c:	cmp	w1, #0x0
  40f870:	b.gt	40f8c0 <__fxstatat@plt+0xc7d0>
  40f874:	add	x0, x27, #0x10
  40f878:	cmp	x19, x0
  40f87c:	b.eq	40f96c <__fxstatat@plt+0xc87c>  // b.none
  40f880:	mov	x0, x19
  40f884:	mov	x1, #0x10                  	// #16
  40f888:	bl	413708 <__fxstatat@plt+0x10618>
  40f88c:	mov	x19, x0
  40f890:	str	x0, [x28, #1088]
  40f894:	ldr	w0, [x27, #8]
  40f898:	mov	w20, #0x1                   	// #1
  40f89c:	mov	w1, #0x0                   	// #0
  40f8a0:	sub	w2, w20, w0
  40f8a4:	add	x0, x19, w0, sxtw #4
  40f8a8:	sbfiz	x2, x2, #4, #32
  40f8ac:	bl	402bd0 <memset@plt>
  40f8b0:	ldr	w4, [sp, #120]
  40f8b4:	str	w20, [x27, #8]
  40f8b8:	ldr	x21, [sp, #160]
  40f8bc:	ldr	x20, [sp, #168]
  40f8c0:	mov	x7, x21
  40f8c4:	ldp	x28, x21, [x19]
  40f8c8:	str	x20, [sp]
  40f8cc:	ldr	w27, [sp, #124]
  40f8d0:	add	x6, sp, #0x80
  40f8d4:	mov	x3, x25
  40f8d8:	mov	x2, x24
  40f8dc:	orr	w27, w27, #0x1
  40f8e0:	mov	w5, w27
  40f8e4:	mov	x1, x28
  40f8e8:	mov	x0, x21
  40f8ec:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40f8f0:	cmp	x28, x0
  40f8f4:	b.hi	40f944 <__fxstatat@plt+0xc854>  // b.pmore
  40f8f8:	add	x20, x0, #0x1
  40f8fc:	str	x20, [x19]
  40f900:	cmp	x21, x22
  40f904:	b.eq	40f910 <__fxstatat@plt+0xc820>  // b.none
  40f908:	mov	x0, x21
  40f90c:	bl	402e00 <free@plt>
  40f910:	mov	x0, x20
  40f914:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40f918:	ldp	x7, x1, [sp, #160]
  40f91c:	str	x0, [x19, #8]
  40f920:	ldr	w4, [sp, #120]
  40f924:	mov	x21, x0
  40f928:	str	x1, [sp]
  40f92c:	add	x6, sp, #0x80
  40f930:	mov	w5, w27
  40f934:	mov	x3, x25
  40f938:	mov	x2, x24
  40f93c:	mov	x1, x20
  40f940:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40f944:	mov	x0, x21
  40f948:	ldp	x29, x30, [sp, #16]
  40f94c:	ldp	x19, x20, [sp, #32]
  40f950:	ldp	x21, x22, [sp, #48]
  40f954:	ldp	x27, x28, [sp, #96]
  40f958:	str	w26, [x23]
  40f95c:	ldp	x23, x24, [sp, #64]
  40f960:	ldp	x25, x26, [sp, #80]
  40f964:	add	sp, sp, #0xb0
  40f968:	ret
  40f96c:	mov	x1, #0x10                  	// #16
  40f970:	mov	x0, #0x0                   	// #0
  40f974:	bl	413708 <__fxstatat@plt+0x10618>
  40f978:	mov	x19, x0
  40f97c:	str	x0, [x28, #1088]
  40f980:	ldp	x0, x1, [x27, #16]
  40f984:	stp	x0, x1, [x19]
  40f988:	b	40f894 <__fxstatat@plt+0xc7a4>
  40f98c:	bl	402ce0 <abort@plt>
  40f990:	sub	sp, sp, #0x80
  40f994:	stp	x29, x30, [sp, #16]
  40f998:	add	x29, sp, #0x10
  40f99c:	stp	x19, x20, [sp, #32]
  40f9a0:	mov	w19, w0
  40f9a4:	stp	x21, x22, [sp, #48]
  40f9a8:	stp	x23, x24, [sp, #64]
  40f9ac:	mov	x23, x1
  40f9b0:	mov	x24, x2
  40f9b4:	stp	x25, x26, [sp, #80]
  40f9b8:	adrp	x26, 42f000 <__fxstatat@plt+0x2bf10>
  40f9bc:	stp	x27, x28, [sp, #96]
  40f9c0:	bl	403040 <__errno_location@plt>
  40f9c4:	mov	x22, x0
  40f9c8:	ldr	w0, [x0]
  40f9cc:	str	w0, [sp, #124]
  40f9d0:	ldr	x21, [x26, #1088]
  40f9d4:	tbnz	w19, #31, 40fb18 <__fxstatat@plt+0xca28>
  40f9d8:	add	x20, x26, #0x440
  40f9dc:	ldr	w0, [x20, #8]
  40f9e0:	cmp	w19, w0
  40f9e4:	b.lt	40fa34 <__fxstatat@plt+0xc944>  // b.tstop
  40f9e8:	mov	w0, #0x7fffffff            	// #2147483647
  40f9ec:	cmp	w19, w0
  40f9f0:	b.eq	40fb14 <__fxstatat@plt+0xca24>  // b.none
  40f9f4:	add	w27, w19, #0x1
  40f9f8:	add	x0, x20, #0x10
  40f9fc:	cmp	x21, x0
  40fa00:	sbfiz	x1, x27, #4, #32
  40fa04:	b.eq	40faf8 <__fxstatat@plt+0xca08>  // b.none
  40fa08:	mov	x0, x21
  40fa0c:	bl	413708 <__fxstatat@plt+0x10618>
  40fa10:	mov	x21, x0
  40fa14:	str	x0, [x26, #1088]
  40fa18:	ldr	w0, [x20, #8]
  40fa1c:	mov	w1, #0x0                   	// #0
  40fa20:	sub	w2, w27, w0
  40fa24:	add	x0, x21, w0, sxtw #4
  40fa28:	sbfiz	x2, x2, #4, #32
  40fa2c:	bl	402bd0 <memset@plt>
  40fa30:	str	w27, [x20, #8]
  40fa34:	sbfiz	x19, x19, #4, #32
  40fa38:	add	x6, x20, #0x28
  40fa3c:	add	x26, x21, x19
  40fa40:	mov	x3, x24
  40fa44:	ldp	x7, x0, [x20, #72]
  40fa48:	mov	x2, x23
  40fa4c:	ldp	w4, w5, [x20, #32]
  40fa50:	ldr	x27, [x21, x19]
  40fa54:	orr	w25, w5, #0x1
  40fa58:	ldr	x28, [x26, #8]
  40fa5c:	str	x0, [sp]
  40fa60:	mov	x1, x27
  40fa64:	mov	w5, w25
  40fa68:	mov	x0, x28
  40fa6c:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40fa70:	cmp	x27, x0
  40fa74:	b.hi	40facc <__fxstatat@plt+0xc9dc>  // b.pmore
  40fa78:	add	x27, x0, #0x1
  40fa7c:	str	x27, [x21, x19]
  40fa80:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40fa84:	add	x0, x0, #0x950
  40fa88:	cmp	x28, x0
  40fa8c:	b.eq	40fa98 <__fxstatat@plt+0xc9a8>  // b.none
  40fa90:	mov	x0, x28
  40fa94:	bl	402e00 <free@plt>
  40fa98:	mov	x0, x27
  40fa9c:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40faa0:	ldp	x7, x1, [x20, #72]
  40faa4:	str	x0, [x26, #8]
  40faa8:	ldr	w4, [x20, #32]
  40faac:	mov	x28, x0
  40fab0:	str	x1, [sp]
  40fab4:	mov	w5, w25
  40fab8:	mov	x3, x24
  40fabc:	mov	x2, x23
  40fac0:	add	x6, x20, #0x28
  40fac4:	mov	x1, x27
  40fac8:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40facc:	ldr	w0, [sp, #124]
  40fad0:	ldp	x29, x30, [sp, #16]
  40fad4:	ldp	x19, x20, [sp, #32]
  40fad8:	ldp	x23, x24, [sp, #64]
  40fadc:	ldp	x25, x26, [sp, #80]
  40fae0:	str	w0, [x22]
  40fae4:	mov	x0, x28
  40fae8:	ldp	x21, x22, [sp, #48]
  40faec:	ldp	x27, x28, [sp, #96]
  40faf0:	add	sp, sp, #0x80
  40faf4:	ret
  40faf8:	mov	x0, #0x0                   	// #0
  40fafc:	bl	413708 <__fxstatat@plt+0x10618>
  40fb00:	mov	x21, x0
  40fb04:	str	x0, [x26, #1088]
  40fb08:	ldp	x0, x1, [x20, #16]
  40fb0c:	stp	x0, x1, [x21]
  40fb10:	b	40fa18 <__fxstatat@plt+0xc928>
  40fb14:	bl	4138a0 <__fxstatat@plt+0x107b0>
  40fb18:	bl	402ce0 <abort@plt>
  40fb1c:	nop
  40fb20:	sub	sp, sp, #0x70
  40fb24:	stp	x29, x30, [sp, #16]
  40fb28:	add	x29, sp, #0x10
  40fb2c:	stp	x19, x20, [sp, #32]
  40fb30:	stp	x21, x22, [sp, #48]
  40fb34:	adrp	x21, 42f000 <__fxstatat@plt+0x2bf10>
  40fb38:	add	x19, x21, #0x440
  40fb3c:	stp	x23, x24, [sp, #64]
  40fb40:	mov	x24, x0
  40fb44:	stp	x25, x26, [sp, #80]
  40fb48:	mov	x25, x1
  40fb4c:	str	x27, [sp, #96]
  40fb50:	bl	403040 <__errno_location@plt>
  40fb54:	mov	x23, x0
  40fb58:	ldr	w0, [x19, #8]
  40fb5c:	ldr	x20, [x21, #1088]
  40fb60:	cmp	w0, #0x0
  40fb64:	ldr	w26, [x23]
  40fb68:	b.gt	40fbac <__fxstatat@plt+0xcabc>
  40fb6c:	add	x0, x19, #0x10
  40fb70:	cmp	x20, x0
  40fb74:	b.eq	40fc60 <__fxstatat@plt+0xcb70>  // b.none
  40fb78:	mov	x0, x20
  40fb7c:	mov	x1, #0x10                  	// #16
  40fb80:	bl	413708 <__fxstatat@plt+0x10618>
  40fb84:	mov	x20, x0
  40fb88:	str	x0, [x21, #1088]
  40fb8c:	ldr	w0, [x19, #8]
  40fb90:	mov	w21, #0x1                   	// #1
  40fb94:	mov	w1, #0x0                   	// #0
  40fb98:	sub	w2, w21, w0
  40fb9c:	add	x0, x20, w0, sxtw #4
  40fba0:	sbfiz	x2, x2, #4, #32
  40fba4:	bl	402bd0 <memset@plt>
  40fba8:	str	w21, [x19, #8]
  40fbac:	ldp	x21, x22, [x20]
  40fbb0:	add	x6, x19, #0x28
  40fbb4:	ldp	x7, x0, [x19, #72]
  40fbb8:	str	x0, [sp]
  40fbbc:	ldp	w4, w27, [x19, #32]
  40fbc0:	mov	x3, x25
  40fbc4:	mov	x2, x24
  40fbc8:	mov	x1, x21
  40fbcc:	orr	w27, w27, #0x1
  40fbd0:	mov	x0, x22
  40fbd4:	mov	w5, w27
  40fbd8:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40fbdc:	cmp	x21, x0
  40fbe0:	b.hi	40fc38 <__fxstatat@plt+0xcb48>  // b.pmore
  40fbe4:	add	x21, x0, #0x1
  40fbe8:	str	x21, [x20]
  40fbec:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40fbf0:	add	x0, x0, #0x950
  40fbf4:	cmp	x22, x0
  40fbf8:	b.eq	40fc04 <__fxstatat@plt+0xcb14>  // b.none
  40fbfc:	mov	x0, x22
  40fc00:	bl	402e00 <free@plt>
  40fc04:	mov	x0, x21
  40fc08:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40fc0c:	ldp	x7, x1, [x19, #72]
  40fc10:	str	x0, [x20, #8]
  40fc14:	ldr	w4, [x19, #32]
  40fc18:	mov	x22, x0
  40fc1c:	str	x1, [sp]
  40fc20:	mov	w5, w27
  40fc24:	mov	x3, x25
  40fc28:	mov	x2, x24
  40fc2c:	add	x6, x19, #0x28
  40fc30:	mov	x1, x21
  40fc34:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40fc38:	mov	x0, x22
  40fc3c:	ldp	x29, x30, [sp, #16]
  40fc40:	ldp	x19, x20, [sp, #32]
  40fc44:	ldp	x21, x22, [sp, #48]
  40fc48:	ldr	x27, [sp, #96]
  40fc4c:	str	w26, [x23]
  40fc50:	ldp	x23, x24, [sp, #64]
  40fc54:	ldp	x25, x26, [sp, #80]
  40fc58:	add	sp, sp, #0x70
  40fc5c:	ret
  40fc60:	mov	x1, #0x10                  	// #16
  40fc64:	mov	x0, #0x0                   	// #0
  40fc68:	bl	413708 <__fxstatat@plt+0x10618>
  40fc6c:	mov	x20, x0
  40fc70:	str	x0, [x21, #1088]
  40fc74:	ldp	x0, x1, [x19, #16]
  40fc78:	stp	x0, x1, [x20]
  40fc7c:	b	40fb8c <__fxstatat@plt+0xca9c>
  40fc80:	sub	sp, sp, #0x70
  40fc84:	stp	x29, x30, [sp, #16]
  40fc88:	add	x29, sp, #0x10
  40fc8c:	stp	x21, x22, [sp, #48]
  40fc90:	adrp	x22, 42f000 <__fxstatat@plt+0x2bf10>
  40fc94:	stp	x19, x20, [sp, #32]
  40fc98:	mov	w19, w0
  40fc9c:	stp	x23, x24, [sp, #64]
  40fca0:	mov	x24, x1
  40fca4:	stp	x25, x26, [sp, #80]
  40fca8:	stp	x27, x28, [sp, #96]
  40fcac:	bl	403040 <__errno_location@plt>
  40fcb0:	ldr	w25, [x0]
  40fcb4:	ldr	x21, [x22, #1088]
  40fcb8:	tbnz	w19, #31, 40fdfc <__fxstatat@plt+0xcd0c>
  40fcbc:	add	x20, x22, #0x440
  40fcc0:	mov	x23, x0
  40fcc4:	ldr	w0, [x20, #8]
  40fcc8:	cmp	w19, w0
  40fccc:	b.lt	40fd1c <__fxstatat@plt+0xcc2c>  // b.tstop
  40fcd0:	mov	w0, #0x7fffffff            	// #2147483647
  40fcd4:	cmp	w19, w0
  40fcd8:	b.eq	40fdf8 <__fxstatat@plt+0xcd08>  // b.none
  40fcdc:	add	w26, w19, #0x1
  40fce0:	add	x0, x20, #0x10
  40fce4:	cmp	x21, x0
  40fce8:	sbfiz	x1, x26, #4, #32
  40fcec:	b.eq	40fddc <__fxstatat@plt+0xccec>  // b.none
  40fcf0:	mov	x0, x21
  40fcf4:	bl	413708 <__fxstatat@plt+0x10618>
  40fcf8:	mov	x21, x0
  40fcfc:	str	x0, [x22, #1088]
  40fd00:	ldr	w0, [x20, #8]
  40fd04:	mov	w1, #0x0                   	// #0
  40fd08:	sub	w2, w26, w0
  40fd0c:	add	x0, x21, w0, sxtw #4
  40fd10:	sbfiz	x2, x2, #4, #32
  40fd14:	bl	402bd0 <memset@plt>
  40fd18:	str	w26, [x20, #8]
  40fd1c:	sbfiz	x19, x19, #4, #32
  40fd20:	add	x6, x20, #0x28
  40fd24:	add	x26, x21, x19
  40fd28:	mov	x2, x24
  40fd2c:	ldp	x7, x0, [x20, #72]
  40fd30:	mov	x3, #0xffffffffffffffff    	// #-1
  40fd34:	ldp	w4, w28, [x20, #32]
  40fd38:	ldr	x22, [x21, x19]
  40fd3c:	orr	w28, w28, #0x1
  40fd40:	ldr	x27, [x26, #8]
  40fd44:	str	x0, [sp]
  40fd48:	mov	x1, x22
  40fd4c:	mov	w5, w28
  40fd50:	mov	x0, x27
  40fd54:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40fd58:	cmp	x22, x0
  40fd5c:	b.hi	40fdb4 <__fxstatat@plt+0xccc4>  // b.pmore
  40fd60:	add	x22, x0, #0x1
  40fd64:	str	x22, [x21, x19]
  40fd68:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40fd6c:	add	x0, x0, #0x950
  40fd70:	cmp	x27, x0
  40fd74:	b.eq	40fd80 <__fxstatat@plt+0xcc90>  // b.none
  40fd78:	mov	x0, x27
  40fd7c:	bl	402e00 <free@plt>
  40fd80:	mov	x0, x22
  40fd84:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40fd88:	ldp	x7, x1, [x20, #72]
  40fd8c:	str	x0, [x26, #8]
  40fd90:	ldr	w4, [x20, #32]
  40fd94:	mov	x27, x0
  40fd98:	str	x1, [sp]
  40fd9c:	mov	w5, w28
  40fda0:	mov	x2, x24
  40fda4:	add	x6, x20, #0x28
  40fda8:	mov	x1, x22
  40fdac:	mov	x3, #0xffffffffffffffff    	// #-1
  40fdb0:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40fdb4:	mov	x0, x27
  40fdb8:	ldp	x29, x30, [sp, #16]
  40fdbc:	ldp	x19, x20, [sp, #32]
  40fdc0:	ldp	x21, x22, [sp, #48]
  40fdc4:	ldp	x27, x28, [sp, #96]
  40fdc8:	str	w25, [x23]
  40fdcc:	ldp	x23, x24, [sp, #64]
  40fdd0:	ldp	x25, x26, [sp, #80]
  40fdd4:	add	sp, sp, #0x70
  40fdd8:	ret
  40fddc:	mov	x0, #0x0                   	// #0
  40fde0:	bl	413708 <__fxstatat@plt+0x10618>
  40fde4:	mov	x21, x0
  40fde8:	str	x0, [x22, #1088]
  40fdec:	ldp	x0, x1, [x20, #16]
  40fdf0:	stp	x0, x1, [x21]
  40fdf4:	b	40fd00 <__fxstatat@plt+0xcc10>
  40fdf8:	bl	4138a0 <__fxstatat@plt+0x107b0>
  40fdfc:	bl	402ce0 <abort@plt>
  40fe00:	sub	sp, sp, #0x60
  40fe04:	stp	x29, x30, [sp, #16]
  40fe08:	add	x29, sp, #0x10
  40fe0c:	stp	x19, x20, [sp, #32]
  40fe10:	stp	x21, x22, [sp, #48]
  40fe14:	adrp	x21, 42f000 <__fxstatat@plt+0x2bf10>
  40fe18:	add	x19, x21, #0x440
  40fe1c:	stp	x23, x24, [sp, #64]
  40fe20:	mov	x24, x0
  40fe24:	stp	x25, x26, [sp, #80]
  40fe28:	bl	403040 <__errno_location@plt>
  40fe2c:	mov	x23, x0
  40fe30:	ldr	w0, [x19, #8]
  40fe34:	ldr	x20, [x21, #1088]
  40fe38:	cmp	w0, #0x0
  40fe3c:	ldr	w25, [x23]
  40fe40:	b.gt	40fe84 <__fxstatat@plt+0xcd94>
  40fe44:	add	x0, x19, #0x10
  40fe48:	cmp	x20, x0
  40fe4c:	b.eq	40ff34 <__fxstatat@plt+0xce44>  // b.none
  40fe50:	mov	x0, x20
  40fe54:	mov	x1, #0x10                  	// #16
  40fe58:	bl	413708 <__fxstatat@plt+0x10618>
  40fe5c:	mov	x20, x0
  40fe60:	str	x0, [x21, #1088]
  40fe64:	ldr	w0, [x19, #8]
  40fe68:	mov	w21, #0x1                   	// #1
  40fe6c:	mov	w1, #0x0                   	// #0
  40fe70:	sub	w2, w21, w0
  40fe74:	add	x0, x20, w0, sxtw #4
  40fe78:	sbfiz	x2, x2, #4, #32
  40fe7c:	bl	402bd0 <memset@plt>
  40fe80:	str	w21, [x19, #8]
  40fe84:	ldp	x21, x22, [x20]
  40fe88:	add	x6, x19, #0x28
  40fe8c:	ldp	x7, x0, [x19, #72]
  40fe90:	str	x0, [sp]
  40fe94:	ldp	w4, w26, [x19, #32]
  40fe98:	mov	x2, x24
  40fe9c:	mov	x1, x21
  40fea0:	mov	x0, x22
  40fea4:	orr	w26, w26, #0x1
  40fea8:	mov	x3, #0xffffffffffffffff    	// #-1
  40feac:	mov	w5, w26
  40feb0:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40feb4:	cmp	x21, x0
  40feb8:	b.hi	40ff10 <__fxstatat@plt+0xce20>  // b.pmore
  40febc:	add	x21, x0, #0x1
  40fec0:	str	x21, [x20]
  40fec4:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  40fec8:	add	x0, x0, #0x950
  40fecc:	cmp	x22, x0
  40fed0:	b.eq	40fedc <__fxstatat@plt+0xcdec>  // b.none
  40fed4:	mov	x0, x22
  40fed8:	bl	402e00 <free@plt>
  40fedc:	mov	x0, x21
  40fee0:	bl	4136d8 <__fxstatat@plt+0x105e8>
  40fee4:	ldp	x7, x1, [x19, #72]
  40fee8:	str	x0, [x20, #8]
  40feec:	ldr	w4, [x19, #32]
  40fef0:	mov	x22, x0
  40fef4:	str	x1, [sp]
  40fef8:	mov	w5, w26
  40fefc:	mov	x2, x24
  40ff00:	add	x6, x19, #0x28
  40ff04:	mov	x1, x21
  40ff08:	mov	x3, #0xffffffffffffffff    	// #-1
  40ff0c:	bl	40cd88 <__fxstatat@plt+0x9c98>
  40ff10:	mov	x0, x22
  40ff14:	ldp	x29, x30, [sp, #16]
  40ff18:	ldp	x19, x20, [sp, #32]
  40ff1c:	ldp	x21, x22, [sp, #48]
  40ff20:	str	w25, [x23]
  40ff24:	ldp	x23, x24, [sp, #64]
  40ff28:	ldp	x25, x26, [sp, #80]
  40ff2c:	add	sp, sp, #0x60
  40ff30:	ret
  40ff34:	mov	x1, #0x10                  	// #16
  40ff38:	mov	x0, #0x0                   	// #0
  40ff3c:	bl	413708 <__fxstatat@plt+0x10618>
  40ff40:	mov	x20, x0
  40ff44:	str	x0, [x21, #1088]
  40ff48:	ldp	x0, x1, [x19, #16]
  40ff4c:	stp	x0, x1, [x20]
  40ff50:	b	40fe64 <__fxstatat@plt+0xcd74>
  40ff54:	nop
  40ff58:	stp	x29, x30, [sp, #-336]!
  40ff5c:	mov	x29, sp
  40ff60:	stp	x19, x20, [sp, #16]
  40ff64:	mov	x20, x3
  40ff68:	stp	x21, x22, [sp, #32]
  40ff6c:	mov	x21, x1
  40ff70:	stp	x23, x24, [sp, #48]
  40ff74:	mov	w24, w2
  40ff78:	stp	x25, x26, [sp, #64]
  40ff7c:	mov	w25, w0
  40ff80:	mov	w26, w4
  40ff84:	bl	402e10 <renameat2@plt>
  40ff88:	mov	w19, w0
  40ff8c:	tbz	w0, #31, 40ffcc <__fxstatat@plt+0xcedc>
  40ff90:	bl	403040 <__errno_location@plt>
  40ff94:	mov	x22, x0
  40ff98:	ldr	w0, [x0]
  40ff9c:	sub	w1, w0, #0x16
  40ffa0:	tst	w1, #0xffffffef
  40ffa4:	cset	w23, ne  // ne = any
  40ffa8:	cmp	w0, #0x5f
  40ffac:	csel	w23, w23, wzr, ne  // ne = any
  40ffb0:	cbnz	w23, 40ffcc <__fxstatat@plt+0xcedc>
  40ffb4:	cbz	w26, 410020 <__fxstatat@plt+0xcf30>
  40ffb8:	tst	w26, #0xfffffffe
  40ffbc:	b.eq	40ffe8 <__fxstatat@plt+0xcef8>  // b.none
  40ffc0:	mov	w0, #0x5f                  	// #95
  40ffc4:	mov	w19, #0xffffffff            	// #-1
  40ffc8:	str	w0, [x22]
  40ffcc:	mov	w0, w19
  40ffd0:	ldp	x19, x20, [sp, #16]
  40ffd4:	ldp	x21, x22, [sp, #32]
  40ffd8:	ldp	x23, x24, [sp, #48]
  40ffdc:	ldp	x25, x26, [sp, #64]
  40ffe0:	ldp	x29, x30, [sp], #336
  40ffe4:	ret
  40ffe8:	add	x3, sp, #0xd0
  40ffec:	mov	x2, x20
  40fff0:	mov	w1, w24
  40fff4:	mov	w4, #0x100                 	// #256
  40fff8:	mov	w0, #0x0                   	// #0
  40fffc:	bl	4030f0 <__fxstatat@plt>
  410000:	cbz	w0, 410110 <__fxstatat@plt+0xd020>
  410004:	ldr	w0, [x22]
  410008:	cmp	w0, #0x4b
  41000c:	b.eq	410110 <__fxstatat@plt+0xd020>  // b.none
  410010:	cmp	w0, #0x2
  410014:	b.ne	410108 <__fxstatat@plt+0xd018>  // b.any
  410018:	mov	w23, #0x1                   	// #1
  41001c:	nop
  410020:	mov	x0, x21
  410024:	bl	402920 <strlen@plt>
  410028:	mov	x19, x0
  41002c:	mov	x0, x20
  410030:	bl	402920 <strlen@plt>
  410034:	cmp	x19, #0x0
  410038:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  41003c:	b.eq	4100d4 <__fxstatat@plt+0xcfe4>  // b.none
  410040:	add	x19, x21, x19
  410044:	add	x0, x20, x0
  410048:	mov	w1, #0x2f                  	// #47
  41004c:	ldurb	w2, [x19, #-1]
  410050:	ldurb	w0, [x0, #-1]
  410054:	cmp	w2, w1
  410058:	ccmp	w0, w1, #0x4, ne  // ne = any
  41005c:	b.ne	4100d4 <__fxstatat@plt+0xcfe4>  // b.any
  410060:	add	x3, sp, #0x50
  410064:	mov	x2, x21
  410068:	mov	w1, w25
  41006c:	mov	w4, #0x100                 	// #256
  410070:	mov	w0, #0x0                   	// #0
  410074:	bl	4030f0 <__fxstatat@plt>
  410078:	cbnz	w0, 410108 <__fxstatat@plt+0xd018>
  41007c:	cbz	w23, 4100a0 <__fxstatat@plt+0xcfb0>
  410080:	ldr	w0, [sp, #96]
  410084:	and	w0, w0, #0xf000
  410088:	cmp	w0, #0x4, lsl #12
  41008c:	b.eq	4100d4 <__fxstatat@plt+0xcfe4>  // b.none
  410090:	mov	w0, #0x2                   	// #2
  410094:	mov	w19, #0xffffffff            	// #-1
  410098:	str	w0, [x22]
  41009c:	b	40ffcc <__fxstatat@plt+0xcedc>
  4100a0:	add	x3, sp, #0xd0
  4100a4:	mov	x2, x20
  4100a8:	mov	w1, w24
  4100ac:	mov	w4, #0x100                 	// #256
  4100b0:	bl	4030f0 <__fxstatat@plt>
  4100b4:	cbz	w0, 410120 <__fxstatat@plt+0xd030>
  4100b8:	ldr	w0, [x22]
  4100bc:	cmp	w0, #0x2
  4100c0:	b.ne	410108 <__fxstatat@plt+0xd018>  // b.any
  4100c4:	ldr	w0, [sp, #96]
  4100c8:	and	w0, w0, #0xf000
  4100cc:	cmp	w0, #0x4, lsl #12
  4100d0:	b.ne	410108 <__fxstatat@plt+0xd018>  // b.any
  4100d4:	mov	x3, x20
  4100d8:	mov	w2, w24
  4100dc:	mov	x1, x21
  4100e0:	mov	w0, w25
  4100e4:	bl	402e50 <renameat@plt>
  4100e8:	mov	w19, w0
  4100ec:	mov	w0, w19
  4100f0:	ldp	x19, x20, [sp, #16]
  4100f4:	ldp	x21, x22, [sp, #32]
  4100f8:	ldp	x23, x24, [sp, #48]
  4100fc:	ldp	x25, x26, [sp, #64]
  410100:	ldp	x29, x30, [sp], #336
  410104:	ret
  410108:	mov	w19, #0xffffffff            	// #-1
  41010c:	b	40ffcc <__fxstatat@plt+0xcedc>
  410110:	mov	w0, #0x11                  	// #17
  410114:	mov	w19, #0xffffffff            	// #-1
  410118:	str	w0, [x22]
  41011c:	b	40ffcc <__fxstatat@plt+0xcedc>
  410120:	ldr	w0, [sp, #224]
  410124:	and	w0, w0, #0xf000
  410128:	cmp	w0, #0x4, lsl #12
  41012c:	b.eq	410140 <__fxstatat@plt+0xd050>  // b.none
  410130:	mov	w0, #0x14                  	// #20
  410134:	mov	w19, #0xffffffff            	// #-1
  410138:	str	w0, [x22]
  41013c:	b	40ffcc <__fxstatat@plt+0xcedc>
  410140:	ldr	w0, [sp, #96]
  410144:	and	w0, w0, #0xf000
  410148:	cmp	w0, #0x4, lsl #12
  41014c:	b.eq	4100d4 <__fxstatat@plt+0xcfe4>  // b.none
  410150:	mov	w0, #0x15                  	// #21
  410154:	mov	w19, #0xffffffff            	// #-1
  410158:	str	w0, [x22]
  41015c:	b	40ffcc <__fxstatat@plt+0xcedc>
  410160:	stp	x29, x30, [sp, #-160]!
  410164:	adrp	x1, 418000 <__fxstatat@plt+0x14f10>
  410168:	add	x1, x1, #0x2b8
  41016c:	mov	x29, sp
  410170:	add	x2, sp, #0x20
  410174:	str	x19, [sp, #16]
  410178:	mov	x19, x0
  41017c:	mov	w0, #0x0                   	// #0
  410180:	bl	402f40 <__lxstat@plt>
  410184:	cbnz	w0, 4101a4 <__fxstatat@plt+0xd0b4>
  410188:	ldr	q0, [sp, #32]
  41018c:	mov	x0, x19
  410190:	ext	v0.16b, v0.16b, v0.16b, #8
  410194:	str	q0, [x19]
  410198:	ldr	x19, [sp, #16]
  41019c:	ldp	x29, x30, [sp], #160
  4101a0:	ret
  4101a4:	mov	x0, #0x0                   	// #0
  4101a8:	ldr	x19, [sp, #16]
  4101ac:	ldp	x29, x30, [sp], #160
  4101b0:	ret
  4101b4:	nop
  4101b8:	stp	x29, x30, [sp, #-64]!
  4101bc:	mov	x29, sp
  4101c0:	stp	x19, x20, [sp, #16]
  4101c4:	mov	x20, x2
  4101c8:	stp	x21, x22, [sp, #32]
  4101cc:	mov	w22, w0
  4101d0:	mov	x21, x1
  4101d4:	str	x23, [sp, #48]
  4101d8:	mov	x23, #0x7ff00000            	// #2146435072
  4101dc:	nop
  4101e0:	mov	x2, x20
  4101e4:	mov	x1, x21
  4101e8:	mov	w0, w22
  4101ec:	bl	402cd0 <write@plt>
  4101f0:	mov	x19, x0
  4101f4:	tbz	x0, #63, 410218 <__fxstatat@plt+0xd128>
  4101f8:	bl	403040 <__errno_location@plt>
  4101fc:	ldr	w2, [x0]
  410200:	cmp	w2, #0x4
  410204:	b.eq	4101e0 <__fxstatat@plt+0xd0f0>  // b.none
  410208:	cmp	w2, #0x16
  41020c:	ccmp	x20, x23, #0x0, eq  // eq = none
  410210:	mov	x20, #0x7ff00000            	// #2146435072
  410214:	b.hi	4101e0 <__fxstatat@plt+0xd0f0>  // b.pmore
  410218:	mov	x0, x19
  41021c:	ldp	x19, x20, [sp, #16]
  410220:	ldp	x21, x22, [sp, #32]
  410224:	ldr	x23, [sp, #48]
  410228:	ldp	x29, x30, [sp], #64
  41022c:	ret
  410230:	stp	x29, x30, [sp, #-320]!
  410234:	mov	x29, sp
  410238:	stp	x19, x20, [sp, #16]
  41023c:	stp	x21, x22, [sp, #32]
  410240:	mov	x22, x1
  410244:	str	x23, [sp, #48]
  410248:	mov	x23, x0
  41024c:	bl	40ae00 <__fxstatat@plt+0x7d10>
  410250:	mov	x19, x0
  410254:	mov	x0, x22
  410258:	bl	40ae00 <__fxstatat@plt+0x7d10>
  41025c:	mov	x20, x0
  410260:	mov	x0, x19
  410264:	bl	40ae58 <__fxstatat@plt+0x7d68>
  410268:	mov	x21, x0
  41026c:	mov	x0, x20
  410270:	bl	40ae58 <__fxstatat@plt+0x7d68>
  410274:	cmp	x21, x0
  410278:	b.eq	410298 <__fxstatat@plt+0xd1a8>  // b.none
  41027c:	mov	w19, #0x0                   	// #0
  410280:	mov	w0, w19
  410284:	ldp	x19, x20, [sp, #16]
  410288:	ldp	x21, x22, [sp, #32]
  41028c:	ldr	x23, [sp, #48]
  410290:	ldp	x29, x30, [sp], #320
  410294:	ret
  410298:	mov	x2, x21
  41029c:	mov	x1, x20
  4102a0:	mov	x0, x19
  4102a4:	bl	402d50 <memcmp@plt>
  4102a8:	cbnz	w0, 41027c <__fxstatat@plt+0xd18c>
  4102ac:	mov	x0, x23
  4102b0:	bl	40acd0 <__fxstatat@plt+0x7be0>
  4102b4:	add	x3, sp, #0x40
  4102b8:	mov	x19, x0
  4102bc:	mov	x2, x0
  4102c0:	mov	w4, #0x100                 	// #256
  4102c4:	mov	w1, #0xffffff9c            	// #-100
  4102c8:	mov	w0, #0x0                   	// #0
  4102cc:	bl	4030f0 <__fxstatat@plt>
  4102d0:	cbnz	w0, 41036c <__fxstatat@plt+0xd27c>
  4102d4:	mov	x0, x19
  4102d8:	bl	402e00 <free@plt>
  4102dc:	mov	x0, x22
  4102e0:	bl	40acd0 <__fxstatat@plt+0x7be0>
  4102e4:	add	x3, sp, #0xc0
  4102e8:	mov	x20, x0
  4102ec:	mov	x2, x0
  4102f0:	mov	w4, #0x100                 	// #256
  4102f4:	mov	w1, #0xffffff9c            	// #-100
  4102f8:	mov	w0, #0x0                   	// #0
  4102fc:	bl	4030f0 <__fxstatat@plt>
  410300:	cbnz	w0, 410348 <__fxstatat@plt+0xd258>
  410304:	ldr	x1, [sp, #72]
  410308:	mov	w19, #0x0                   	// #0
  41030c:	ldr	x0, [sp, #200]
  410310:	cmp	x1, x0
  410314:	b.ne	410328 <__fxstatat@plt+0xd238>  // b.any
  410318:	ldr	x1, [sp, #64]
  41031c:	ldr	x0, [sp, #192]
  410320:	cmp	x1, x0
  410324:	cset	w19, eq  // eq = none
  410328:	mov	x0, x20
  41032c:	bl	402e00 <free@plt>
  410330:	mov	w0, w19
  410334:	ldp	x19, x20, [sp, #16]
  410338:	ldp	x21, x22, [sp, #32]
  41033c:	ldr	x23, [sp, #48]
  410340:	ldp	x29, x30, [sp], #320
  410344:	ret
  410348:	bl	403040 <__errno_location@plt>
  41034c:	mov	x1, x0
  410350:	mov	x3, x20
  410354:	adrp	x2, 419000 <__fxstatat@plt+0x15f10>
  410358:	mov	w0, #0x1                   	// #1
  41035c:	add	x2, x2, #0x7a0
  410360:	ldr	w1, [x1]
  410364:	bl	402950 <error@plt>
  410368:	b	410304 <__fxstatat@plt+0xd214>
  41036c:	bl	403040 <__errno_location@plt>
  410370:	mov	x1, x0
  410374:	mov	x3, x19
  410378:	adrp	x2, 419000 <__fxstatat@plt+0x15f10>
  41037c:	mov	w0, #0x1                   	// #1
  410380:	add	x2, x2, #0x7a0
  410384:	ldr	w1, [x1]
  410388:	bl	402950 <error@plt>
  41038c:	b	4102d4 <__fxstatat@plt+0xd1e4>
  410390:	stp	x29, x30, [sp, #-336]!
  410394:	mov	x29, sp
  410398:	stp	x19, x20, [sp, #16]
  41039c:	stp	x21, x22, [sp, #32]
  4103a0:	mov	x22, x3
  4103a4:	stp	x23, x24, [sp, #48]
  4103a8:	mov	x23, x1
  4103ac:	mov	w24, w2
  4103b0:	str	x25, [sp, #64]
  4103b4:	mov	w25, w0
  4103b8:	mov	x0, x1
  4103bc:	bl	40ae00 <__fxstatat@plt+0x7d10>
  4103c0:	mov	x19, x0
  4103c4:	mov	x0, x22
  4103c8:	bl	40ae00 <__fxstatat@plt+0x7d10>
  4103cc:	mov	x20, x0
  4103d0:	mov	x0, x19
  4103d4:	bl	40ae58 <__fxstatat@plt+0x7d68>
  4103d8:	mov	x21, x0
  4103dc:	mov	x0, x20
  4103e0:	bl	40ae58 <__fxstatat@plt+0x7d68>
  4103e4:	cmp	x21, x0
  4103e8:	b.eq	41040c <__fxstatat@plt+0xd31c>  // b.none
  4103ec:	mov	w19, #0x0                   	// #0
  4103f0:	mov	w0, w19
  4103f4:	ldp	x19, x20, [sp, #16]
  4103f8:	ldp	x21, x22, [sp, #32]
  4103fc:	ldp	x23, x24, [sp, #48]
  410400:	ldr	x25, [sp, #64]
  410404:	ldp	x29, x30, [sp], #336
  410408:	ret
  41040c:	mov	x2, x21
  410410:	mov	x1, x20
  410414:	mov	x0, x19
  410418:	bl	402d50 <memcmp@plt>
  41041c:	cbnz	w0, 4103ec <__fxstatat@plt+0xd2fc>
  410420:	mov	x0, x23
  410424:	bl	40acd0 <__fxstatat@plt+0x7be0>
  410428:	mov	w1, w25
  41042c:	mov	x19, x0
  410430:	mov	x2, x0
  410434:	add	x3, sp, #0x50
  410438:	mov	w4, #0x100                 	// #256
  41043c:	mov	w0, #0x0                   	// #0
  410440:	bl	4030f0 <__fxstatat@plt>
  410444:	cbnz	w0, 4104e4 <__fxstatat@plt+0xd3f4>
  410448:	mov	x0, x19
  41044c:	bl	402e00 <free@plt>
  410450:	mov	x0, x22
  410454:	bl	40acd0 <__fxstatat@plt+0x7be0>
  410458:	mov	w1, w24
  41045c:	mov	x20, x0
  410460:	mov	x2, x0
  410464:	add	x3, sp, #0xd0
  410468:	mov	w4, #0x100                 	// #256
  41046c:	mov	w0, #0x0                   	// #0
  410470:	bl	4030f0 <__fxstatat@plt>
  410474:	cbnz	w0, 4104c0 <__fxstatat@plt+0xd3d0>
  410478:	ldr	x1, [sp, #88]
  41047c:	mov	w19, #0x0                   	// #0
  410480:	ldr	x0, [sp, #216]
  410484:	cmp	x1, x0
  410488:	b.ne	41049c <__fxstatat@plt+0xd3ac>  // b.any
  41048c:	ldr	x1, [sp, #80]
  410490:	ldr	x0, [sp, #208]
  410494:	cmp	x1, x0
  410498:	cset	w19, eq  // eq = none
  41049c:	mov	x0, x20
  4104a0:	bl	402e00 <free@plt>
  4104a4:	mov	w0, w19
  4104a8:	ldp	x19, x20, [sp, #16]
  4104ac:	ldp	x21, x22, [sp, #32]
  4104b0:	ldp	x23, x24, [sp, #48]
  4104b4:	ldr	x25, [sp, #64]
  4104b8:	ldp	x29, x30, [sp], #336
  4104bc:	ret
  4104c0:	bl	403040 <__errno_location@plt>
  4104c4:	mov	x1, x0
  4104c8:	mov	x3, x20
  4104cc:	adrp	x2, 419000 <__fxstatat@plt+0x15f10>
  4104d0:	mov	w0, #0x1                   	// #1
  4104d4:	add	x2, x2, #0x7a0
  4104d8:	ldr	w1, [x1]
  4104dc:	bl	402950 <error@plt>
  4104e0:	b	410478 <__fxstatat@plt+0xd388>
  4104e4:	bl	403040 <__errno_location@plt>
  4104e8:	mov	x1, x0
  4104ec:	mov	x3, x19
  4104f0:	adrp	x2, 419000 <__fxstatat@plt+0x15f10>
  4104f4:	mov	w0, #0x1                   	// #1
  4104f8:	add	x2, x2, #0x7a0
  4104fc:	ldr	w1, [x1]
  410500:	bl	402950 <error@plt>
  410504:	b	410448 <__fxstatat@plt+0xd358>
  410508:	ldr	x2, [x0, #8]
  41050c:	mov	w3, #0xffffffff            	// #-1
  410510:	ldr	x1, [x1, #8]
  410514:	cmp	x2, x1
  410518:	cset	w0, hi  // hi = pmore
  41051c:	csel	w0, w0, w3, cs  // cs = hs, nlast
  410520:	ret
  410524:	nop
  410528:	ldr	x0, [x0]
  41052c:	ldr	x1, [x1]
  410530:	b	402d90 <strcmp@plt>
  410534:	nop
  410538:	stp	x29, x30, [sp, #-128]!
  41053c:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  410540:	add	x2, x2, #0x5f0
  410544:	mov	x29, sp
  410548:	stp	x23, x24, [sp, #48]
  41054c:	stp	x25, x26, [sp, #64]
  410550:	ldr	x26, [x2, w1, uxtw #3]
  410554:	cbz	x0, 4107d0 <__fxstatat@plt+0xd6e0>
  410558:	stp	x19, x20, [sp, #16]
  41055c:	mov	x19, x0
  410560:	mov	x24, #0x0                   	// #0
  410564:	stp	x21, x22, [sp, #32]
  410568:	mov	x25, #0x0                   	// #0
  41056c:	mov	x22, #0x0                   	// #0
  410570:	stp	x27, x28, [sp, #80]
  410574:	bl	403040 <__errno_location@plt>
  410578:	mov	x20, x0
  41057c:	mov	x21, #0x0                   	// #0
  410580:	mov	x23, #0x0                   	// #0
  410584:	str	xzr, [sp, #96]
  410588:	str	wzr, [x20]
  41058c:	mov	x0, x19
  410590:	bl	402c20 <readdir@plt>
  410594:	mov	x27, x0
  410598:	cbz	x0, 410618 <__fxstatat@plt+0xd528>
  41059c:	ldrb	w0, [x0, #19]
  4105a0:	add	x28, x27, #0x13
  4105a4:	cmp	w0, #0x2e
  4105a8:	b.eq	410640 <__fxstatat@plt+0xd550>  // b.none
  4105ac:	cbz	w0, 410588 <__fxstatat@plt+0xd498>
  4105b0:	mov	x0, x28
  4105b4:	bl	402920 <strlen@plt>
  4105b8:	add	x2, x0, #0x1
  4105bc:	cbz	x26, 4106e8 <__fxstatat@plt+0xd5f8>
  4105c0:	ldr	x0, [sp, #96]
  4105c4:	lsl	x5, x22, #4
  4105c8:	cmp	x22, x0
  4105cc:	add	x22, x22, #0x1
  4105d0:	b.eq	410758 <__fxstatat@plt+0xd668>  // b.none
  4105d4:	add	x1, x25, x5
  4105d8:	mov	x0, x28
  4105dc:	stp	x1, x5, [sp, #104]
  4105e0:	str	x2, [sp, #120]
  4105e4:	bl	413860 <__fxstatat@plt+0x10770>
  4105e8:	ldp	x1, x5, [sp, #104]
  4105ec:	ldr	x2, [sp, #120]
  4105f0:	add	x24, x24, x2
  4105f4:	str	x0, [x25, x5]
  4105f8:	ldr	x0, [x27]
  4105fc:	str	x0, [x1, #8]
  410600:	str	wzr, [x20]
  410604:	mov	x0, x19
  410608:	bl	402c20 <readdir@plt>
  41060c:	mov	x27, x0
  410610:	cbnz	x0, 41059c <__fxstatat@plt+0xd4ac>
  410614:	nop
  410618:	ldr	w19, [x20]
  41061c:	cbnz	w19, 4107a8 <__fxstatat@plt+0xd6b8>
  410620:	cbz	x26, 410748 <__fxstatat@plt+0xd658>
  410624:	add	x24, x24, #0x1
  410628:	cbnz	x22, 410658 <__fxstatat@plt+0xd568>
  41062c:	mov	x0, x24
  410630:	bl	4136d8 <__fxstatat@plt+0x105e8>
  410634:	mov	x23, x0
  410638:	mov	x20, x0
  41063c:	b	4106bc <__fxstatat@plt+0xd5cc>
  410640:	ldrb	w0, [x27, #20]
  410644:	cmp	w0, #0x2e
  410648:	b.ne	4105ac <__fxstatat@plt+0xd4bc>  // b.any
  41064c:	ldrb	w0, [x27, #21]
  410650:	cbz	w0, 410588 <__fxstatat@plt+0xd498>
  410654:	b	4105b0 <__fxstatat@plt+0xd4c0>
  410658:	mov	x1, x22
  41065c:	mov	x3, x26
  410660:	mov	x2, #0x10                  	// #16
  410664:	mov	x0, x25
  410668:	bl	402a20 <qsort@plt>
  41066c:	add	x22, x25, x22, lsl #4
  410670:	mov	x0, x24
  410674:	mov	x19, x25
  410678:	bl	4136d8 <__fxstatat@plt+0x105e8>
  41067c:	mov	x23, x0
  410680:	mov	x20, #0x0                   	// #0
  410684:	nop
  410688:	ldr	x1, [x19]
  41068c:	add	x21, x23, x20
  410690:	mov	x0, x21
  410694:	bl	402a90 <stpcpy@plt>
  410698:	mov	x1, x0
  41069c:	sub	x1, x1, x21
  4106a0:	ldr	x0, [x19], #16
  4106a4:	add	x1, x1, #0x1
  4106a8:	add	x20, x20, x1
  4106ac:	bl	402e00 <free@plt>
  4106b0:	cmp	x19, x22
  4106b4:	b.ne	410688 <__fxstatat@plt+0xd598>  // b.any
  4106b8:	add	x20, x23, x20
  4106bc:	mov	x0, x25
  4106c0:	bl	402e00 <free@plt>
  4106c4:	strb	wzr, [x20]
  4106c8:	ldp	x19, x20, [sp, #16]
  4106cc:	ldp	x21, x22, [sp, #32]
  4106d0:	ldp	x27, x28, [sp, #80]
  4106d4:	mov	x0, x23
  4106d8:	ldp	x23, x24, [sp, #48]
  4106dc:	ldp	x25, x26, [sp, #64]
  4106e0:	ldp	x29, x30, [sp], #128
  4106e4:	ret
  4106e8:	adds	x3, x24, x2
  4106ec:	sub	x0, x21, x24
  4106f0:	cset	x1, cs  // cs = hs, nlast
  4106f4:	cmp	x0, x2
  4106f8:	b.hi	410734 <__fxstatat@plt+0xd644>  // b.pmore
  4106fc:	cbnz	x1, 410828 <__fxstatat@plt+0xd738>
  410700:	cbz	x23, 4107d8 <__fxstatat@plt+0xd6e8>
  410704:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  410708:	movk	x0, #0x5553
  41070c:	cmp	x3, x0
  410710:	b.hi	410828 <__fxstatat@plt+0xd738>  // b.pmore
  410714:	add	x21, x3, #0x1
  410718:	add	x21, x21, x3, lsr #1
  41071c:	mov	x0, x23
  410720:	mov	x1, x21
  410724:	stp	x2, x3, [sp, #104]
  410728:	bl	413708 <__fxstatat@plt+0x10618>
  41072c:	mov	x23, x0
  410730:	ldp	x2, x3, [sp, #104]
  410734:	add	x0, x23, x24
  410738:	mov	x1, x28
  41073c:	mov	x24, x3
  410740:	bl	4028f0 <memcpy@plt>
  410744:	b	410588 <__fxstatat@plt+0xd498>
  410748:	cmp	x21, x24
  41074c:	b.eq	410790 <__fxstatat@plt+0xd6a0>  // b.none
  410750:	add	x20, x23, x24
  410754:	b	4106c4 <__fxstatat@plt+0xd5d4>
  410758:	cbz	x25, 4107f4 <__fxstatat@plt+0xd704>
  41075c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  410760:	movk	x1, #0x555, lsl #48
  410764:	cmp	x0, x1
  410768:	b.cs	410828 <__fxstatat@plt+0xd738>  // b.hs, b.nlast
  41076c:	add	x0, x22, x0, lsr #1
  410770:	str	x0, [sp, #96]
  410774:	lsl	x1, x0, #4
  410778:	mov	x0, x25
  41077c:	stp	x2, x5, [sp, #104]
  410780:	bl	413708 <__fxstatat@plt+0x10618>
  410784:	mov	x25, x0
  410788:	ldp	x2, x5, [sp, #104]
  41078c:	b	4105d4 <__fxstatat@plt+0xd4e4>
  410790:	mov	x0, x23
  410794:	add	x1, x21, #0x1
  410798:	bl	413708 <__fxstatat@plt+0x10618>
  41079c:	mov	x23, x0
  4107a0:	add	x20, x0, x21
  4107a4:	b	4106c4 <__fxstatat@plt+0xd5d4>
  4107a8:	mov	x0, x25
  4107ac:	bl	402e00 <free@plt>
  4107b0:	mov	x0, x23
  4107b4:	mov	x23, #0x0                   	// #0
  4107b8:	bl	402e00 <free@plt>
  4107bc:	ldp	x21, x22, [sp, #32]
  4107c0:	ldp	x27, x28, [sp, #80]
  4107c4:	str	w19, [x20]
  4107c8:	ldp	x19, x20, [sp, #16]
  4107cc:	b	4106d4 <__fxstatat@plt+0xd5e4>
  4107d0:	mov	x23, #0x0                   	// #0
  4107d4:	b	4106d4 <__fxstatat@plt+0xd5e4>
  4107d8:	cmp	x3, #0x0
  4107dc:	cbz	x3, 4107ec <__fxstatat@plt+0xd6fc>
  4107e0:	b.lt	410828 <__fxstatat@plt+0xd738>  // b.tstop
  4107e4:	mov	x21, x3
  4107e8:	b	41071c <__fxstatat@plt+0xd62c>
  4107ec:	mov	x21, #0x80                  	// #128
  4107f0:	b	41071c <__fxstatat@plt+0xd62c>
  4107f4:	cbz	x0, 410810 <__fxstatat@plt+0xd720>
  4107f8:	cmp	xzr, x0, lsr #60
  4107fc:	cset	x0, ne  // ne = any
  410800:	tbnz	x5, #63, 410828 <__fxstatat@plt+0xd738>
  410804:	cbnz	x0, 410828 <__fxstatat@plt+0xd738>
  410808:	mov	x1, x5
  41080c:	b	410778 <__fxstatat@plt+0xd688>
  410810:	mov	x0, #0x8                   	// #8
  410814:	mov	x1, #0x80                  	// #128
  410818:	mov	x5, #0x0                   	// #0
  41081c:	mov	x22, #0x1                   	// #1
  410820:	str	x0, [sp, #96]
  410824:	b	410778 <__fxstatat@plt+0xd688>
  410828:	bl	4138a0 <__fxstatat@plt+0x107b0>
  41082c:	nop
  410830:	stp	x29, x30, [sp, #-48]!
  410834:	mov	x29, sp
  410838:	stp	x19, x20, [sp, #16]
  41083c:	mov	w20, w1
  410840:	bl	416eb8 <__fxstatat@plt+0x13dc8>
  410844:	cbz	x0, 410878 <__fxstatat@plt+0xd788>
  410848:	mov	w1, w20
  41084c:	mov	x19, x0
  410850:	bl	410538 <__fxstatat@plt+0xd448>
  410854:	mov	x1, x0
  410858:	mov	x0, x19
  41085c:	mov	x19, x1
  410860:	bl	402c80 <closedir@plt>
  410864:	cbnz	w0, 41088c <__fxstatat@plt+0xd79c>
  410868:	mov	x0, x19
  41086c:	ldp	x19, x20, [sp, #16]
  410870:	ldp	x29, x30, [sp], #48
  410874:	ret
  410878:	mov	x19, #0x0                   	// #0
  41087c:	mov	x0, x19
  410880:	ldp	x19, x20, [sp, #16]
  410884:	ldp	x29, x30, [sp], #48
  410888:	ret
  41088c:	str	x21, [sp, #32]
  410890:	bl	403040 <__errno_location@plt>
  410894:	mov	x20, x0
  410898:	mov	x0, x19
  41089c:	mov	x19, #0x0                   	// #0
  4108a0:	ldr	w21, [x20]
  4108a4:	bl	402e00 <free@plt>
  4108a8:	str	w21, [x20]
  4108ac:	mov	x0, x19
  4108b0:	ldp	x19, x20, [sp, #16]
  4108b4:	ldr	x21, [sp, #32]
  4108b8:	ldp	x29, x30, [sp], #48
  4108bc:	ret
  4108c0:	stp	x29, x30, [sp, #-160]!
  4108c4:	mov	x1, x0
  4108c8:	mov	w0, #0x0                   	// #0
  4108cc:	add	x2, sp, #0x20
  4108d0:	mov	x29, sp
  4108d4:	str	x19, [sp, #16]
  4108d8:	bl	402f40 <__lxstat@plt>
  4108dc:	mov	w19, w0
  4108e0:	bl	403040 <__errno_location@plt>
  4108e4:	mov	x1, x0
  4108e8:	cbz	w19, 41090c <__fxstatat@plt+0xd81c>
  4108ec:	ldr	w0, [x0]
  4108f0:	cmp	w0, #0x4b
  4108f4:	b.eq	41090c <__fxstatat@plt+0xd81c>  // b.none
  4108f8:	cmp	w0, #0x2
  4108fc:	csetm	w0, ne  // ne = any
  410900:	ldr	x19, [sp, #16]
  410904:	ldp	x29, x30, [sp], #160
  410908:	ret
  41090c:	mov	w2, #0x11                  	// #17
  410910:	str	w2, [x1]
  410914:	mov	w0, #0xffffffff            	// #-1
  410918:	ldr	x19, [sp, #16]
  41091c:	ldp	x29, x30, [sp], #160
  410920:	ret
  410924:	nop
  410928:	mov	w1, #0x1c0                 	// #448
  41092c:	b	4030a0 <mkdir@plt>
  410930:	ldr	w3, [x1]
  410934:	mov	w5, #0xffffff3c            	// #-196
  410938:	mov	w4, #0xc2                  	// #194
  41093c:	mov	w2, #0x180                 	// #384
  410940:	and	w1, w3, w5
  410944:	orr	w1, w1, w4
  410948:	b	402b30 <open@plt>
  41094c:	nop
  410950:	stp	x29, x30, [sp, #-16]!
  410954:	adrp	x3, 41a000 <__fxstatat@plt+0x16f10>
  410958:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  41095c:	mov	x29, sp
  410960:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  410964:	add	x3, x3, #0x650
  410968:	add	x1, x1, #0x608
  41096c:	add	x0, x0, #0x618
  410970:	mov	w2, #0x147                 	// #327
  410974:	bl	403030 <__assert_fail@plt>
  410978:	stp	x29, x30, [sp, #-112]!
  41097c:	mov	x29, sp
  410980:	stp	x19, x20, [sp, #16]
  410984:	sxtw	x20, w1
  410988:	stp	x23, x24, [sp, #48]
  41098c:	stp	x25, x26, [sp, #64]
  410990:	mov	x25, x0
  410994:	mov	x26, x2
  410998:	stp	x27, x28, [sp, #80]
  41099c:	mov	x27, x3
  4109a0:	bl	403040 <__errno_location@plt>
  4109a4:	mov	x24, x0
  4109a8:	mov	x0, x25
  4109ac:	bl	402920 <strlen@plt>
  4109b0:	add	x1, x20, #0x6
  4109b4:	ldr	w28, [x24]
  4109b8:	cmp	x0, x1
  4109bc:	b.cc	410adc <__fxstatat@plt+0xd9ec>  // b.lo, b.ul, b.last
  4109c0:	sub	x20, x0, x20
  4109c4:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  4109c8:	sub	x20, x20, #0x6
  4109cc:	add	x1, x1, #0x640
  4109d0:	add	x20, x25, x20
  4109d4:	mov	x0, x20
  4109d8:	bl	402e80 <strspn@plt>
  4109dc:	cmp	x0, #0x5
  4109e0:	b.ls	410adc <__fxstatat@plt+0xd9ec>  // b.plast
  4109e4:	mov	x1, #0x6                   	// #6
  4109e8:	mov	x0, #0x0                   	// #0
  4109ec:	stp	x21, x22, [sp, #32]
  4109f0:	bl	4171a8 <__fxstatat@plt+0x140b8>
  4109f4:	mov	x22, x0
  4109f8:	cbz	x0, 410aec <__fxstatat@plt+0xd9fc>
  4109fc:	adrp	x21, 41a000 <__fxstatat@plt+0x16f10>
  410a00:	add	x21, x21, #0x650
  410a04:	mov	w23, #0xa2f8                	// #41720
  410a08:	add	x21, x21, #0x20
  410a0c:	movk	w23, #0x3, lsl #16
  410a10:	mov	x19, #0x0                   	// #0
  410a14:	nop
  410a18:	mov	x0, x22
  410a1c:	mov	x1, #0x3d                  	// #61
  410a20:	bl	4171f0 <__fxstatat@plt+0x14100>
  410a24:	ldrb	w0, [x21, x0]
  410a28:	strb	w0, [x20, x19]
  410a2c:	add	x19, x19, #0x1
  410a30:	cmp	x19, #0x6
  410a34:	b.ne	410a18 <__fxstatat@plt+0xd928>  // b.any
  410a38:	mov	x1, x26
  410a3c:	mov	x0, x25
  410a40:	blr	x27
  410a44:	mov	w19, w0
  410a48:	tbz	w0, #31, 410a98 <__fxstatat@plt+0xd9a8>
  410a4c:	ldr	w1, [x24]
  410a50:	cmp	w1, #0x11
  410a54:	b.ne	410ad4 <__fxstatat@plt+0xd9e4>  // b.any
  410a58:	subs	w23, w23, #0x1
  410a5c:	b.ne	410a10 <__fxstatat@plt+0xd920>  // b.any
  410a60:	mov	x0, x22
  410a64:	str	w1, [sp, #108]
  410a68:	bl	4173b0 <__fxstatat@plt+0x142c0>
  410a6c:	mov	w19, #0xffffffff            	// #-1
  410a70:	ldr	w1, [sp, #108]
  410a74:	mov	w0, w19
  410a78:	ldp	x21, x22, [sp, #32]
  410a7c:	str	w1, [x24]
  410a80:	ldp	x19, x20, [sp, #16]
  410a84:	ldp	x23, x24, [sp, #48]
  410a88:	ldp	x25, x26, [sp, #64]
  410a8c:	ldp	x27, x28, [sp, #80]
  410a90:	ldp	x29, x30, [sp], #112
  410a94:	ret
  410a98:	mov	w1, w28
  410a9c:	str	w28, [x24]
  410aa0:	mov	x0, x22
  410aa4:	str	w1, [sp, #108]
  410aa8:	bl	4173b0 <__fxstatat@plt+0x142c0>
  410aac:	ldr	w1, [sp, #108]
  410ab0:	ldp	x21, x22, [sp, #32]
  410ab4:	str	w1, [x24]
  410ab8:	mov	w0, w19
  410abc:	ldp	x19, x20, [sp, #16]
  410ac0:	ldp	x23, x24, [sp, #48]
  410ac4:	ldp	x25, x26, [sp, #64]
  410ac8:	ldp	x27, x28, [sp, #80]
  410acc:	ldp	x29, x30, [sp], #112
  410ad0:	ret
  410ad4:	mov	w19, #0xffffffff            	// #-1
  410ad8:	b	410aa0 <__fxstatat@plt+0xd9b0>
  410adc:	mov	w0, #0x16                  	// #22
  410ae0:	mov	w19, #0xffffffff            	// #-1
  410ae4:	str	w0, [x24]
  410ae8:	b	410ab8 <__fxstatat@plt+0xd9c8>
  410aec:	mov	w19, #0xffffffff            	// #-1
  410af0:	ldp	x21, x22, [sp, #32]
  410af4:	b	410ab8 <__fxstatat@plt+0xd9c8>
  410af8:	stp	x29, x30, [sp, #-112]!
  410afc:	mov	x29, sp
  410b00:	stp	x19, x20, [sp, #16]
  410b04:	mov	w19, w1
  410b08:	stp	x23, x24, [sp, #48]
  410b0c:	mov	x23, x4
  410b10:	mov	x24, x0
  410b14:	stp	x25, x26, [sp, #64]
  410b18:	mov	x26, x2
  410b1c:	str	x3, [sp, #96]
  410b20:	bl	403040 <__errno_location@plt>
  410b24:	mov	x25, x0
  410b28:	mov	x0, x24
  410b2c:	bl	402920 <strlen@plt>
  410b30:	add	x1, x23, w19, sxtw
  410b34:	ldr	w2, [x25]
  410b38:	cmp	x1, x0
  410b3c:	str	w2, [sp, #108]
  410b40:	b.hi	410c88 <__fxstatat@plt+0xdb98>  // b.pmore
  410b44:	stp	x21, x22, [sp, #32]
  410b48:	sub	x22, x0, x1
  410b4c:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  410b50:	stp	x27, x28, [sp, #80]
  410b54:	add	x28, x24, x22
  410b58:	add	x1, x1, #0x640
  410b5c:	mov	x0, x28
  410b60:	bl	402e80 <strspn@plt>
  410b64:	cmp	x23, x0
  410b68:	b.hi	410c80 <__fxstatat@plt+0xdb90>  // b.pmore
  410b6c:	mov	x1, x23
  410b70:	mov	x0, #0x0                   	// #0
  410b74:	bl	4171a8 <__fxstatat@plt+0x140b8>
  410b78:	mov	x21, x0
  410b7c:	cbz	x0, 410c98 <__fxstatat@plt+0xdba8>
  410b80:	add	x20, x24, x23
  410b84:	adrp	x19, 41a000 <__fxstatat@plt+0x16f10>
  410b88:	add	x19, x19, #0x650
  410b8c:	add	x20, x20, x22
  410b90:	add	x19, x19, #0x20
  410b94:	mov	w22, #0xa2f8                	// #41720
  410b98:	movk	w22, #0x3, lsl #16
  410b9c:	nop
  410ba0:	mov	x27, x28
  410ba4:	cbz	x23, 410bc4 <__fxstatat@plt+0xdad4>
  410ba8:	mov	x0, x21
  410bac:	mov	x1, #0x3d                  	// #61
  410bb0:	bl	4171f0 <__fxstatat@plt+0x14100>
  410bb4:	ldrb	w0, [x19, x0]
  410bb8:	strb	w0, [x27], #1
  410bbc:	cmp	x27, x20
  410bc0:	b.ne	410ba8 <__fxstatat@plt+0xdab8>  // b.any
  410bc4:	ldr	x2, [sp, #96]
  410bc8:	mov	x1, x26
  410bcc:	mov	x0, x24
  410bd0:	blr	x2
  410bd4:	mov	w1, w0
  410bd8:	tbz	w0, #31, 410c30 <__fxstatat@plt+0xdb40>
  410bdc:	ldr	w2, [x25]
  410be0:	cmp	w2, #0x11
  410be4:	b.ne	410c78 <__fxstatat@plt+0xdb88>  // b.any
  410be8:	subs	w22, w22, #0x1
  410bec:	b.ne	410ba0 <__fxstatat@plt+0xdab0>  // b.any
  410bf0:	mov	w1, #0xffffffff            	// #-1
  410bf4:	mov	x0, x21
  410bf8:	str	w1, [sp, #96]
  410bfc:	str	w2, [sp, #108]
  410c00:	bl	4173b0 <__fxstatat@plt+0x142c0>
  410c04:	ldr	w2, [sp, #108]
  410c08:	ldr	w1, [sp, #96]
  410c0c:	ldp	x21, x22, [sp, #32]
  410c10:	mov	w0, w1
  410c14:	ldp	x27, x28, [sp, #80]
  410c18:	str	w2, [x25]
  410c1c:	ldp	x19, x20, [sp, #16]
  410c20:	ldp	x23, x24, [sp, #48]
  410c24:	ldp	x25, x26, [sp, #64]
  410c28:	ldp	x29, x30, [sp], #112
  410c2c:	ret
  410c30:	ldr	w0, [sp, #108]
  410c34:	str	w0, [x25]
  410c38:	mov	w2, w0
  410c3c:	mov	x0, x21
  410c40:	str	w2, [sp, #96]
  410c44:	str	w1, [sp, #108]
  410c48:	bl	4173b0 <__fxstatat@plt+0x142c0>
  410c4c:	ldr	w1, [sp, #108]
  410c50:	ldr	w2, [sp, #96]
  410c54:	ldp	x21, x22, [sp, #32]
  410c58:	ldp	x27, x28, [sp, #80]
  410c5c:	str	w2, [x25]
  410c60:	mov	w0, w1
  410c64:	ldp	x19, x20, [sp, #16]
  410c68:	ldp	x23, x24, [sp, #48]
  410c6c:	ldp	x25, x26, [sp, #64]
  410c70:	ldp	x29, x30, [sp], #112
  410c74:	ret
  410c78:	mov	w1, #0xffffffff            	// #-1
  410c7c:	b	410c3c <__fxstatat@plt+0xdb4c>
  410c80:	ldp	x21, x22, [sp, #32]
  410c84:	ldp	x27, x28, [sp, #80]
  410c88:	mov	w0, #0x16                  	// #22
  410c8c:	mov	w1, #0xffffffff            	// #-1
  410c90:	str	w0, [x25]
  410c94:	b	410c60 <__fxstatat@plt+0xdb70>
  410c98:	mov	w1, #0xffffffff            	// #-1
  410c9c:	ldp	x21, x22, [sp, #32]
  410ca0:	ldp	x27, x28, [sp, #80]
  410ca4:	b	410c60 <__fxstatat@plt+0xdb70>
  410ca8:	stp	x29, x30, [sp, #-32]!
  410cac:	cmp	w3, #0x2
  410cb0:	mov	x29, sp
  410cb4:	str	w2, [sp, #28]
  410cb8:	b.hi	410cdc <__fxstatat@plt+0xdbec>  // b.pmore
  410cbc:	adrp	x5, 41a000 <__fxstatat@plt+0x16f10>
  410cc0:	add	x5, x5, #0x650
  410cc4:	add	x5, x5, #0x60
  410cc8:	add	x2, sp, #0x1c
  410ccc:	ldr	x3, [x5, w3, uxtw #3]
  410cd0:	bl	410af8 <__fxstatat@plt+0xda08>
  410cd4:	ldp	x29, x30, [sp], #32
  410cd8:	ret
  410cdc:	bl	410950 <__fxstatat@plt+0xd860>
  410ce0:	stp	x29, x30, [sp, #-32]!
  410ce4:	cmp	w3, #0x2
  410ce8:	mov	x29, sp
  410cec:	str	w2, [sp, #28]
  410cf0:	b.hi	410d14 <__fxstatat@plt+0xdc24>  // b.pmore
  410cf4:	adrp	x4, 41a000 <__fxstatat@plt+0x16f10>
  410cf8:	add	x4, x4, #0x650
  410cfc:	add	x4, x4, #0x60
  410d00:	add	x2, sp, #0x1c
  410d04:	ldr	x3, [x4, w3, uxtw #3]
  410d08:	bl	410978 <__fxstatat@plt+0xd888>
  410d0c:	ldp	x29, x30, [sp], #32
  410d10:	ret
  410d14:	bl	410950 <__fxstatat@plt+0xd860>
  410d18:	b	410978 <__fxstatat@plt+0xd888>
  410d1c:	nop
  410d20:	stp	x29, x30, [sp, #-48]!
  410d24:	cmp	w0, #0x2
  410d28:	mov	x29, sp
  410d2c:	stp	x19, x20, [sp, #16]
  410d30:	mov	w19, w0
  410d34:	b.ls	410d48 <__fxstatat@plt+0xdc58>  // b.plast
  410d38:	mov	w0, w19
  410d3c:	ldp	x19, x20, [sp, #16]
  410d40:	ldp	x29, x30, [sp], #48
  410d44:	ret
  410d48:	str	x21, [sp, #32]
  410d4c:	bl	417d48 <__fxstatat@plt+0x14c58>
  410d50:	mov	w21, w0
  410d54:	bl	403040 <__errno_location@plt>
  410d58:	mov	x20, x0
  410d5c:	mov	w0, w19
  410d60:	mov	w19, w21
  410d64:	ldr	w21, [x20]
  410d68:	bl	402c90 <close@plt>
  410d6c:	str	w21, [x20]
  410d70:	mov	w0, w19
  410d74:	ldp	x19, x20, [sp, #16]
  410d78:	ldr	x21, [sp, #32]
  410d7c:	ldp	x29, x30, [sp], #48
  410d80:	ret
  410d84:	nop
  410d88:	ldr	x0, [x0]
  410d8c:	udiv	x2, x0, x1
  410d90:	msub	x0, x2, x1, x0
  410d94:	ret
  410d98:	ldr	x2, [x0]
  410d9c:	ldr	x0, [x1]
  410da0:	cmp	x2, x0
  410da4:	cset	w0, eq  // eq = none
  410da8:	ret
  410dac:	nop
  410db0:	stp	x29, x30, [sp, #-288]!
  410db4:	mov	x29, sp
  410db8:	stp	x21, x22, [sp, #32]
  410dbc:	ldp	x21, x22, [x2, #88]
  410dc0:	stp	x19, x20, [sp, #16]
  410dc4:	stp	x23, x24, [sp, #48]
  410dc8:	stp	x25, x26, [sp, #64]
  410dcc:	mov	w26, w22
  410dd0:	ldp	x23, x24, [x1, #88]
  410dd4:	tbz	w3, #0, 410e98 <__fxstatat@plt+0xdda8>
  410dd8:	cmp	x23, x21
  410ddc:	stp	x27, x28, [sp, #80]
  410de0:	cset	w5, eq  // eq = none
  410de4:	cmp	w24, w22
  410de8:	csel	w27, w5, wzr, eq  // eq = none
  410dec:	cbnz	w27, 410ed0 <__fxstatat@plt+0xdde0>
  410df0:	mov	x25, x0
  410df4:	sub	x0, x21, #0x1
  410df8:	cmp	x23, x0
  410dfc:	b.lt	410efc <__fxstatat@plt+0xde0c>  // b.tstop
  410e00:	sub	x0, x23, #0x1
  410e04:	and	w20, w3, #0x1
  410e08:	cmp	x21, x0
  410e0c:	b.lt	410ef4 <__fxstatat@plt+0xde04>  // b.tstop
  410e10:	adrp	x6, 42f000 <__fxstatat@plt+0x2bf10>
  410e14:	mov	x19, x1
  410e18:	ldr	x28, [x6, #2696]
  410e1c:	cbz	x28, 410f20 <__fxstatat@plt+0xde30>
  410e20:	add	x2, x6, #0xa88
  410e24:	ldr	x1, [x2, #8]
  410e28:	cbz	x1, 41157c <__fxstatat@plt+0xe48c>
  410e2c:	ldr	x0, [x19]
  410e30:	str	x0, [x1]
  410e34:	mov	x0, x28
  410e38:	str	w5, [sp, #96]
  410e3c:	bl	40c570 <__fxstatat@plt+0x9480>
  410e40:	mov	x28, x0
  410e44:	ldr	w5, [sp, #96]
  410e48:	adrp	x6, 42f000 <__fxstatat@plt+0x2bf10>
  410e4c:	cbz	x0, 411544 <__fxstatat@plt+0xe454>
  410e50:	add	x2, x6, #0xa88
  410e54:	ldr	x0, [x2, #8]
  410e58:	cmp	x28, x0
  410e5c:	b.eq	4115b4 <__fxstatat@plt+0xe4c4>  // b.none
  410e60:	ldrb	w0, [x28, #12]
  410e64:	ldr	w1, [x28, #8]
  410e68:	cbz	w0, 410f78 <__fxstatat@plt+0xde88>
  410e6c:	sdiv	w26, w22, w1
  410e70:	mov	w0, #0x9400                	// #37888
  410e74:	movk	w0, #0x7735, lsl #16
  410e78:	cmp	w1, w0
  410e7c:	cset	w0, eq  // eq = none
  410e80:	mvn	w0, w0
  410e84:	ldp	x27, x28, [sp, #80]
  410e88:	msub	w26, w26, w1, w22
  410e8c:	sxtw	x0, w0
  410e90:	and	x21, x21, x0
  410e94:	sub	w26, w22, w26
  410e98:	cmp	x23, x21
  410e9c:	b.lt	4115bc <__fxstatat@plt+0xe4cc>  // b.tstop
  410ea0:	mov	w20, #0x1                   	// #1
  410ea4:	b.ne	410eb4 <__fxstatat@plt+0xddc4>  // b.any
  410ea8:	cmp	w24, w26
  410eac:	b.lt	4115bc <__fxstatat@plt+0xe4cc>  // b.tstop
  410eb0:	cset	w20, gt
  410eb4:	mov	w0, w20
  410eb8:	ldp	x19, x20, [sp, #16]
  410ebc:	ldp	x21, x22, [sp, #32]
  410ec0:	ldp	x23, x24, [sp, #48]
  410ec4:	ldp	x25, x26, [sp, #64]
  410ec8:	ldp	x29, x30, [sp], #288
  410ecc:	ret
  410ed0:	mov	w20, #0x0                   	// #0
  410ed4:	mov	w0, w20
  410ed8:	ldp	x19, x20, [sp, #16]
  410edc:	ldp	x21, x22, [sp, #32]
  410ee0:	ldp	x23, x24, [sp, #48]
  410ee4:	ldp	x25, x26, [sp, #64]
  410ee8:	ldp	x27, x28, [sp, #80]
  410eec:	ldp	x29, x30, [sp], #288
  410ef0:	ret
  410ef4:	ldp	x27, x28, [sp, #80]
  410ef8:	b	410eb4 <__fxstatat@plt+0xddc4>
  410efc:	mov	w20, #0xffffffff            	// #-1
  410f00:	mov	w0, w20
  410f04:	ldp	x19, x20, [sp, #16]
  410f08:	ldp	x21, x22, [sp, #32]
  410f0c:	ldp	x23, x24, [sp, #48]
  410f10:	ldp	x25, x26, [sp, #64]
  410f14:	ldp	x27, x28, [sp, #80]
  410f18:	ldp	x29, x30, [sp], #288
  410f1c:	ret
  410f20:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  410f24:	adrp	x3, 410000 <__fxstatat@plt+0xcf10>
  410f28:	add	x4, x4, #0xe00
  410f2c:	add	x3, x3, #0xd98
  410f30:	adrp	x2, 410000 <__fxstatat@plt+0xcf10>
  410f34:	mov	x1, #0x0                   	// #0
  410f38:	add	x2, x2, #0xd88
  410f3c:	mov	x0, #0x10                  	// #16
  410f40:	str	w5, [sp, #96]
  410f44:	bl	40bd98 <__fxstatat@plt+0x8ca8>
  410f48:	adrp	x6, 42f000 <__fxstatat@plt+0x2bf10>
  410f4c:	ldr	w5, [sp, #96]
  410f50:	mov	x28, x0
  410f54:	str	x0, [x6, #2696]
  410f58:	cbnz	x0, 410e20 <__fxstatat@plt+0xdd30>
  410f5c:	add	x1, sp, #0x70
  410f60:	mov	w0, #0x9400                	// #37888
  410f64:	mov	x28, x1
  410f68:	movk	w0, #0x7735, lsl #16
  410f6c:	mov	w1, w0
  410f70:	str	w0, [sp, #120]
  410f74:	strb	wzr, [sp, #124]
  410f78:	ldr	x8, [x19, #80]
  410f7c:	mov	w0, #0x6667                	// #26215
  410f80:	ldr	x10, [x19, #112]
  410f84:	movk	w0, #0x6666, lsl #16
  410f88:	smull	x3, w8, w0
  410f8c:	smull	x4, w10, w0
  410f90:	smull	x2, w24, w0
  410f94:	asr	x3, x3, #34
  410f98:	asr	x4, x4, #34
  410f9c:	sub	w3, w3, w8, asr #31
  410fa0:	asr	x2, x2, #34
  410fa4:	sub	w4, w4, w10, asr #31
  410fa8:	sub	w2, w2, w24, asr #31
  410fac:	add	w6, w3, w3, lsl #2
  410fb0:	add	w9, w4, w4, lsl #2
  410fb4:	add	w7, w2, w2, lsl #2
  410fb8:	sub	w6, w8, w6, lsl #1
  410fbc:	sub	w9, w10, w9, lsl #1
  410fc0:	sub	w7, w24, w7, lsl #1
  410fc4:	orr	w6, w6, w9
  410fc8:	orr	w6, w6, w7
  410fcc:	cbnz	w6, 411530 <__fxstatat@plt+0xe440>
  410fd0:	cmp	w1, #0xa
  410fd4:	ldr	x9, [x19, #72]
  410fd8:	b.le	4115fc <__fxstatat@plt+0xe50c>
  410fdc:	smull	x10, w4, w0
  410fe0:	smull	x7, w3, w0
  410fe4:	smull	x6, w2, w0
  410fe8:	asr	x10, x10, #34
  410fec:	sub	w10, w10, w4, asr #31
  410ff0:	asr	x7, x7, #34
  410ff4:	sub	w7, w7, w3, asr #31
  410ff8:	asr	x6, x6, #34
  410ffc:	sub	w6, w6, w2, asr #31
  411000:	add	w11, w10, w10, lsl #2
  411004:	add	w12, w7, w7, lsl #2
  411008:	sub	w4, w4, w11, lsl #1
  41100c:	add	w11, w6, w6, lsl #2
  411010:	sub	w3, w3, w12, lsl #1
  411014:	orr	w3, w4, w3
  411018:	sub	w2, w2, w11, lsl #1
  41101c:	orr	w2, w3, w2
  411020:	cbnz	w2, 4115fc <__fxstatat@plt+0xe50c>
  411024:	cmp	w1, #0x64
  411028:	b.le	411604 <__fxstatat@plt+0xe514>
  41102c:	smull	x4, w10, w0
  411030:	smull	x3, w7, w0
  411034:	smull	x2, w6, w0
  411038:	asr	x4, x4, #34
  41103c:	sub	w4, w4, w10, asr #31
  411040:	asr	x3, x3, #34
  411044:	sub	w3, w3, w7, asr #31
  411048:	asr	x2, x2, #34
  41104c:	sub	w2, w2, w6, asr #31
  411050:	add	w11, w4, w4, lsl #2
  411054:	add	w12, w3, w3, lsl #2
  411058:	sub	w10, w10, w11, lsl #1
  41105c:	add	w11, w2, w2, lsl #2
  411060:	sub	w7, w7, w12, lsl #1
  411064:	orr	w7, w10, w7
  411068:	sub	w6, w6, w11, lsl #1
  41106c:	orr	w6, w7, w6
  411070:	cbnz	w6, 411604 <__fxstatat@plt+0xe514>
  411074:	cmp	w1, #0x3e8
  411078:	b.le	41160c <__fxstatat@plt+0xe51c>
  41107c:	smull	x10, w4, w0
  411080:	smull	x7, w3, w0
  411084:	smull	x6, w2, w0
  411088:	asr	x10, x10, #34
  41108c:	sub	w10, w10, w4, asr #31
  411090:	asr	x7, x7, #34
  411094:	sub	w7, w7, w3, asr #31
  411098:	asr	x6, x6, #34
  41109c:	sub	w6, w6, w2, asr #31
  4110a0:	add	w11, w10, w10, lsl #2
  4110a4:	add	w12, w7, w7, lsl #2
  4110a8:	sub	w4, w4, w11, lsl #1
  4110ac:	add	w11, w6, w6, lsl #2
  4110b0:	sub	w3, w3, w12, lsl #1
  4110b4:	orr	w3, w4, w3
  4110b8:	sub	w2, w2, w11, lsl #1
  4110bc:	orr	w2, w3, w2
  4110c0:	cbnz	w2, 41160c <__fxstatat@plt+0xe51c>
  4110c4:	mov	w3, #0x2710                	// #10000
  4110c8:	cmp	w1, w3
  4110cc:	b.le	4115e0 <__fxstatat@plt+0xe4f0>
  4110d0:	smull	x11, w10, w0
  4110d4:	smull	x4, w7, w0
  4110d8:	smull	x0, w6, w0
  4110dc:	asr	x11, x11, #34
  4110e0:	sub	w11, w11, w10, asr #31
  4110e4:	asr	x4, x4, #34
  4110e8:	sub	w4, w4, w7, asr #31
  4110ec:	asr	x0, x0, #34
  4110f0:	sub	w0, w0, w6, asr #31
  4110f4:	add	w2, w11, w11, lsl #2
  4110f8:	add	w12, w4, w4, lsl #2
  4110fc:	sub	w2, w10, w2, lsl #1
  411100:	add	w10, w0, w0, lsl #2
  411104:	sub	w7, w7, w12, lsl #1
  411108:	orr	w2, w2, w7
  41110c:	sub	w6, w6, w10, lsl #1
  411110:	orr	w2, w2, w6
  411114:	cbnz	w2, 4115e0 <__fxstatat@plt+0xe4f0>
  411118:	mov	w2, #0x86a0                	// #34464
  41111c:	movk	w2, #0x1, lsl #16
  411120:	cmp	w1, w2
  411124:	b.le	411614 <__fxstatat@plt+0xe524>
  411128:	mov	w2, #0x6667                	// #26215
  41112c:	movk	w2, #0x6666, lsl #16
  411130:	smull	x10, w11, w2
  411134:	smull	x7, w4, w2
  411138:	smull	x6, w0, w2
  41113c:	asr	x10, x10, #34
  411140:	sub	w10, w10, w11, asr #31
  411144:	asr	x7, x7, #34
  411148:	sub	w7, w7, w4, asr #31
  41114c:	asr	x6, x6, #34
  411150:	sub	w6, w6, w0, asr #31
  411154:	add	w3, w10, w10, lsl #2
  411158:	add	w12, w7, w7, lsl #2
  41115c:	sub	w3, w11, w3, lsl #1
  411160:	add	w11, w6, w6, lsl #2
  411164:	sub	w4, w4, w12, lsl #1
  411168:	orr	w3, w3, w4
  41116c:	sub	w0, w0, w11, lsl #1
  411170:	orr	w0, w3, w0
  411174:	cbnz	w0, 411614 <__fxstatat@plt+0xe524>
  411178:	mov	w3, #0x4240                	// #16960
  41117c:	movk	w3, #0xf, lsl #16
  411180:	cmp	w1, w3
  411184:	b.le	4115e0 <__fxstatat@plt+0xe4f0>
  411188:	smull	x12, w10, w2
  41118c:	smull	x0, w7, w2
  411190:	smull	x4, w6, w2
  411194:	asr	x12, x12, #34
  411198:	asr	x0, x0, #34
  41119c:	sub	w12, w12, w10, asr #31
  4111a0:	sub	w13, w0, w7, asr #31
  4111a4:	asr	x4, x4, #34
  4111a8:	sub	w4, w4, w6, asr #31
  4111ac:	add	w0, w12, w12, lsl #2
  4111b0:	add	w11, w13, w13, lsl #2
  4111b4:	sub	w0, w10, w0, lsl #1
  4111b8:	add	w10, w4, w4, lsl #2
  4111bc:	sub	w7, w7, w11, lsl #1
  4111c0:	orr	w0, w0, w7
  4111c4:	sub	w6, w6, w10, lsl #1
  4111c8:	orr	w0, w0, w6
  4111cc:	cbnz	w0, 4115e0 <__fxstatat@plt+0xe4f0>
  4111d0:	mov	w3, #0x9680                	// #38528
  4111d4:	movk	w3, #0x98, lsl #16
  4111d8:	cmp	w1, w3
  4111dc:	b.le	4115e0 <__fxstatat@plt+0xe4f0>
  4111e0:	smull	x11, w12, w2
  4111e4:	smull	x10, w13, w2
  4111e8:	smull	x7, w4, w2
  4111ec:	asr	x11, x11, #34
  4111f0:	asr	x10, x10, #34
  4111f4:	sub	w11, w11, w12, asr #31
  4111f8:	sub	w10, w10, w13, asr #31
  4111fc:	asr	x7, x7, #34
  411200:	sub	w7, w7, w4, asr #31
  411204:	add	w14, w11, w11, lsl #2
  411208:	add	w0, w10, w10, lsl #2
  41120c:	add	w6, w7, w7, lsl #2
  411210:	sub	w12, w12, w14, lsl #1
  411214:	sub	w0, w13, w0, lsl #1
  411218:	orr	w0, w0, w12
  41121c:	sub	w4, w4, w6, lsl #1
  411220:	orr	w0, w0, w4
  411224:	cbnz	w0, 4115e0 <__fxstatat@plt+0xe4f0>
  411228:	mov	w6, #0xe100                	// #57600
  41122c:	movk	w6, #0x5f5, lsl #16
  411230:	cmp	w1, w6
  411234:	b.le	411620 <__fxstatat@plt+0xe530>
  411238:	smull	x4, w11, w2
  41123c:	smull	x3, w10, w2
  411240:	smull	x0, w7, w2
  411244:	asr	x4, x4, #34
  411248:	asr	x2, x3, #34
  41124c:	sub	w4, w4, w11, asr #31
  411250:	sub	w2, w2, w10, asr #31
  411254:	asr	x0, x0, #34
  411258:	sub	w0, w0, w7, asr #31
  41125c:	add	w3, w4, w4, lsl #2
  411260:	add	w12, w2, w2, lsl #2
  411264:	sub	w3, w11, w3, lsl #1
  411268:	add	w11, w0, w0, lsl #2
  41126c:	sub	w10, w10, w12, lsl #1
  411270:	orr	w3, w3, w10
  411274:	sub	w7, w7, w11, lsl #1
  411278:	orr	w3, w3, w7
  41127c:	cbnz	w3, 411620 <__fxstatat@plt+0xe530>
  411280:	mov	w3, #0xca00                	// #51712
  411284:	movk	w3, #0x3b9a, lsl #16
  411288:	cmp	w1, w3
  41128c:	b.le	4115e0 <__fxstatat@plt+0xe4f0>
  411290:	orr	w2, w2, w4
  411294:	orr	w0, w2, w0
  411298:	cbnz	w0, 4115e0 <__fxstatat@plt+0xe4f0>
  41129c:	ldr	x1, [x19, #104]
  4112a0:	orr	x0, x23, x9
  4112a4:	orr	x0, x0, x1
  4112a8:	tbz	w0, #0, 4115c4 <__fxstatat@plt+0xe4d4>
  4112ac:	mov	w1, #0xca00                	// #51712
  4112b0:	mov	x0, x21
  4112b4:	movk	w1, #0x3b9a, lsl #16
  4112b8:	mov	w19, w1
  4112bc:	str	w1, [x28, #8]
  4112c0:	cmp	x23, x21
  4112c4:	b.gt	410ef4 <__fxstatat@plt+0xde04>
  4112c8:	cmp	w5, #0x0
  4112cc:	ccmp	w24, w22, #0x1, ne  // ne = any
  4112d0:	b.ge	410ef4 <__fxstatat@plt+0xde04>  // b.tcont
  4112d4:	cmp	x23, x0
  4112d8:	b.lt	410efc <__fxstatat@plt+0xde0c>  // b.tstop
  4112dc:	b.ne	4112f4 <__fxstatat@plt+0xe204>  // b.any
  4112e0:	sdiv	w0, w22, w19
  4112e4:	msub	w0, w0, w19, w22
  4112e8:	sub	w0, w22, w0
  4112ec:	cmp	w24, w0
  4112f0:	b.lt	410efc <__fxstatat@plt+0xde0c>  // b.tstop
  4112f4:	mov	w4, #0x8e39                	// #36409
  4112f8:	and	x5, x27, #0xff
  4112fc:	movk	w4, #0x38e3, lsl #16
  411300:	orr	x5, x5, x23
  411304:	sxtw	x8, w8
  411308:	add	x2, sp, #0x80
  41130c:	umull	x4, w19, w4
  411310:	mov	x1, x25
  411314:	mov	w3, #0x100                 	// #256
  411318:	mov	w0, #0xffffff9c            	// #-100
  41131c:	stp	x9, x8, [sp, #128]
  411320:	lsr	x4, x4, #33
  411324:	add	w4, w4, w24
  411328:	sxtw	x4, w4
  41132c:	stp	x5, x4, [sp, #144]
  411330:	bl	402e90 <utimensat@plt>
  411334:	cbnz	w0, 4115f0 <__fxstatat@plt+0xe500>
  411338:	add	x3, sp, #0xa0
  41133c:	mov	x2, x25
  411340:	mov	w4, #0x100                 	// #256
  411344:	mov	w1, #0xffffff9c            	// #-100
  411348:	bl	4030f0 <__fxstatat@plt>
  41134c:	sxtw	x2, w0
  411350:	ldp	x1, x3, [sp, #248]
  411354:	sxtw	x4, w24
  411358:	mov	x26, x2
  41135c:	eor	x0, x23, x1
  411360:	eor	x5, x3, x4
  411364:	orr	x0, x0, x5
  411368:	orr	x0, x0, x2
  41136c:	cbnz	x0, 411628 <__fxstatat@plt+0xe538>
  411370:	and	w0, w1, #0x1
  411374:	mov	w4, #0xca00                	// #51712
  411378:	movk	w4, #0x3b9a, lsl #16
  41137c:	mov	w2, #0xcccd                	// #52429
  411380:	mov	w1, #0x9998                	// #39320
  411384:	movk	w2, #0xcccc, lsl #16
  411388:	madd	w0, w0, w4, w3
  41138c:	movk	w1, #0x1999, lsl #16
  411390:	madd	w3, w0, w2, w1
  411394:	ror	w3, w3, #1
  411398:	cmp	w3, w1
  41139c:	b.hi	41164c <__fxstatat@plt+0xe55c>  // b.pmore
  4113a0:	cmp	w19, #0xa
  4113a4:	b.eq	411500 <__fxstatat@plt+0xe410>  // b.none
  4113a8:	mov	w3, #0x6667                	// #26215
  4113ac:	movk	w3, #0x6666, lsl #16
  4113b0:	smull	x4, w0, w3
  4113b4:	asr	x4, x4, #34
  4113b8:	sub	w0, w4, w0, asr #31
  4113bc:	madd	w4, w0, w2, w1
  4113c0:	ror	w4, w4, #1
  4113c4:	cmp	w4, w1
  4113c8:	b.hi	411680 <__fxstatat@plt+0xe590>  // b.pmore
  4113cc:	cmp	w19, #0x64
  4113d0:	b.eq	411500 <__fxstatat@plt+0xe410>  // b.none
  4113d4:	smull	x4, w0, w3
  4113d8:	asr	x4, x4, #34
  4113dc:	sub	w0, w4, w0, asr #31
  4113e0:	madd	w4, w0, w2, w1
  4113e4:	ror	w4, w4, #1
  4113e8:	cmp	w4, w1
  4113ec:	b.hi	411678 <__fxstatat@plt+0xe588>  // b.pmore
  4113f0:	cmp	w19, #0x3e8
  4113f4:	b.eq	411500 <__fxstatat@plt+0xe410>  // b.none
  4113f8:	smull	x4, w0, w3
  4113fc:	asr	x4, x4, #34
  411400:	sub	w0, w4, w0, asr #31
  411404:	madd	w4, w0, w2, w1
  411408:	ror	w4, w4, #1
  41140c:	cmp	w4, w1
  411410:	b.hi	411670 <__fxstatat@plt+0xe580>  // b.pmore
  411414:	mov	w4, #0x2710                	// #10000
  411418:	cmp	w19, w4
  41141c:	b.eq	411500 <__fxstatat@plt+0xe410>  // b.none
  411420:	smull	x3, w0, w3
  411424:	asr	x3, x3, #34
  411428:	sub	w0, w3, w0, asr #31
  41142c:	madd	w2, w0, w2, w1
  411430:	ror	w2, w2, #1
  411434:	cmp	w2, w1
  411438:	b.hi	411668 <__fxstatat@plt+0xe578>  // b.pmore
  41143c:	mov	w1, #0x86a0                	// #34464
  411440:	movk	w1, #0x1, lsl #16
  411444:	cmp	w19, w1
  411448:	b.eq	411500 <__fxstatat@plt+0xe410>  // b.none
  41144c:	mov	w2, #0x6667                	// #26215
  411450:	mov	w1, #0xcccd                	// #52429
  411454:	movk	w2, #0x6666, lsl #16
  411458:	mov	w3, #0x9998                	// #39320
  41145c:	movk	w3, #0x1999, lsl #16
  411460:	movk	w1, #0xcccc, lsl #16
  411464:	smull	x2, w0, w2
  411468:	asr	x2, x2, #34
  41146c:	sub	w0, w2, w0, asr #31
  411470:	madd	w1, w0, w1, w3
  411474:	ror	w1, w1, #1
  411478:	cmp	w1, w3
  41147c:	b.hi	41165c <__fxstatat@plt+0xe56c>  // b.pmore
  411480:	mov	w3, #0x4240                	// #16960
  411484:	movk	w3, #0xf, lsl #16
  411488:	cmp	w19, w3
  41148c:	b.eq	411500 <__fxstatat@plt+0xe410>  // b.none
  411490:	mov	w1, #0xa                   	// #10
  411494:	sdiv	w0, w0, w1
  411498:	sdiv	w2, w0, w1
  41149c:	msub	w0, w2, w1, w0
  4114a0:	cbnz	w0, 411654 <__fxstatat@plt+0xe564>
  4114a4:	mov	w3, #0x9680                	// #38528
  4114a8:	movk	w3, #0x98, lsl #16
  4114ac:	cmp	w19, w3
  4114b0:	b.eq	411500 <__fxstatat@plt+0xe410>  // b.none
  4114b4:	sdiv	w0, w2, w1
  4114b8:	msub	w2, w0, w1, w2
  4114bc:	cbnz	w2, 411654 <__fxstatat@plt+0xe564>
  4114c0:	mov	w3, #0xe100                	// #57600
  4114c4:	movk	w3, #0x5f5, lsl #16
  4114c8:	cmp	w19, w3
  4114cc:	b.eq	411500 <__fxstatat@plt+0xe410>  // b.none
  4114d0:	sdiv	w2, w0, w1
  4114d4:	msub	w1, w2, w1, w0
  4114d8:	cbnz	w1, 411654 <__fxstatat@plt+0xe564>
  4114dc:	mov	w1, #0xca00                	// #51712
  4114e0:	movk	w1, #0x3b9a, lsl #16
  4114e4:	cmp	w19, w1
  4114e8:	b.eq	411500 <__fxstatat@plt+0xe410>  // b.none
  4114ec:	add	w0, w0, #0x9
  4114f0:	mov	w19, #0x9400                	// #37888
  4114f4:	cmp	w0, #0x13
  4114f8:	movk	w19, #0x7735, lsl #16
  4114fc:	csel	w19, w19, w1, cc  // cc = lo, ul, last
  411500:	sdiv	w26, w22, w19
  411504:	mov	w0, #0x9400                	// #37888
  411508:	movk	w0, #0x7735, lsl #16
  41150c:	cmp	w19, w0
  411510:	cset	w0, eq  // eq = none
  411514:	mov	w20, w19
  411518:	mvn	w0, w0
  41151c:	msub	w19, w26, w19, w22
  411520:	sxtw	x0, w0
  411524:	and	x21, x21, x0
  411528:	sub	w26, w22, w19
  41152c:	nop
  411530:	mov	w0, #0x1                   	// #1
  411534:	str	w20, [x28, #8]
  411538:	strb	w0, [x28, #12]
  41153c:	ldp	x27, x28, [sp, #80]
  411540:	b	410e98 <__fxstatat@plt+0xdda8>
  411544:	ldr	x28, [x6, #2696]
  411548:	cbz	x28, 410f5c <__fxstatat@plt+0xde6c>
  41154c:	ldr	x2, [x19]
  411550:	add	x1, sp, #0x70
  411554:	mov	x0, x28
  411558:	str	x1, [sp, #96]
  41155c:	str	w5, [sp, #108]
  411560:	str	x2, [sp, #112]
  411564:	bl	40bab8 <__fxstatat@plt+0x89c8>
  411568:	ldr	w5, [sp, #108]
  41156c:	mov	x28, x0
  411570:	ldr	x1, [sp, #96]
  411574:	cbnz	x0, 410e60 <__fxstatat@plt+0xdd70>
  411578:	b	410f60 <__fxstatat@plt+0xde70>
  41157c:	mov	x0, #0x10                  	// #16
  411580:	str	w5, [sp, #96]
  411584:	bl	402b00 <malloc@plt>
  411588:	mov	x1, x0
  41158c:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  411590:	add	x2, x0, #0xa88
  411594:	ldr	w5, [sp, #96]
  411598:	str	x1, [x2, #8]
  41159c:	cbz	x1, 41154c <__fxstatat@plt+0xe45c>
  4115a0:	mov	w0, #0x9400                	// #37888
  4115a4:	strb	wzr, [x1, #12]
  4115a8:	movk	w0, #0x7735, lsl #16
  4115ac:	str	w0, [x1, #8]
  4115b0:	b	410e2c <__fxstatat@plt+0xdd3c>
  4115b4:	str	xzr, [x2, #8]
  4115b8:	b	410e60 <__fxstatat@plt+0xdd70>
  4115bc:	mov	w20, #0xffffffff            	// #-1
  4115c0:	b	410eb4 <__fxstatat@plt+0xddc4>
  4115c4:	mov	w1, #0x9400                	// #37888
  4115c8:	and	x0, x21, #0xfffffffffffffffe
  4115cc:	movk	w1, #0x7735, lsl #16
  4115d0:	mov	w27, #0x1                   	// #1
  4115d4:	mov	w19, w1
  4115d8:	str	w1, [x28, #8]
  4115dc:	b	4112c0 <__fxstatat@plt+0xe1d0>
  4115e0:	mov	w19, w3
  4115e4:	mov	x0, x21
  4115e8:	str	w19, [x28, #8]
  4115ec:	b	4112c0 <__fxstatat@plt+0xe1d0>
  4115f0:	mov	w20, #0xfffffffe            	// #-2
  4115f4:	ldp	x27, x28, [sp, #80]
  4115f8:	b	410eb4 <__fxstatat@plt+0xddc4>
  4115fc:	mov	w19, #0xa                   	// #10
  411600:	b	4115e4 <__fxstatat@plt+0xe4f4>
  411604:	mov	w19, #0x64                  	// #100
  411608:	b	4115e4 <__fxstatat@plt+0xe4f4>
  41160c:	mov	w19, #0x3e8                 	// #1000
  411610:	b	4115e4 <__fxstatat@plt+0xe4f4>
  411614:	mov	w19, #0x86a0                	// #34464
  411618:	movk	w19, #0x1, lsl #16
  41161c:	b	4115e4 <__fxstatat@plt+0xe4f4>
  411620:	mov	w19, w6
  411624:	b	4115e4 <__fxstatat@plt+0xe4f4>
  411628:	add	x2, sp, #0x80
  41162c:	mov	x1, x25
  411630:	mov	w3, #0x100                 	// #256
  411634:	mov	w0, #0xffffff9c            	// #-100
  411638:	stp	x23, x4, [sp, #144]
  41163c:	bl	402e90 <utimensat@plt>
  411640:	cbnz	w26, 4115f0 <__fxstatat@plt+0xe500>
  411644:	ldp	x1, x3, [sp, #248]
  411648:	b	411370 <__fxstatat@plt+0xe280>
  41164c:	mov	w19, w20
  411650:	b	411500 <__fxstatat@plt+0xe410>
  411654:	mov	w19, w3
  411658:	b	411500 <__fxstatat@plt+0xe410>
  41165c:	mov	w19, #0x86a0                	// #34464
  411660:	movk	w19, #0x1, lsl #16
  411664:	b	411500 <__fxstatat@plt+0xe410>
  411668:	mov	w19, w4
  41166c:	b	411500 <__fxstatat@plt+0xe410>
  411670:	mov	w19, #0x3e8                 	// #1000
  411674:	b	411500 <__fxstatat@plt+0xe410>
  411678:	mov	w19, #0x64                  	// #100
  41167c:	b	411500 <__fxstatat@plt+0xe410>
  411680:	mov	w19, #0xa                   	// #10
  411684:	b	411500 <__fxstatat@plt+0xe410>
  411688:	stp	x29, x30, [sp, #-288]!
  41168c:	mov	x29, sp
  411690:	stp	x21, x22, [sp, #32]
  411694:	stp	x25, x26, [sp, #64]
  411698:	ldp	x21, x26, [x3, #88]
  41169c:	stp	x19, x20, [sp, #16]
  4116a0:	stp	x23, x24, [sp, #48]
  4116a4:	stp	x27, x28, [sp, #80]
  4116a8:	mov	w27, w26
  4116ac:	ldp	x22, x23, [x2, #88]
  4116b0:	tbz	w4, #0, 411780 <__fxstatat@plt+0xe690>
  4116b4:	cmp	x22, x21
  4116b8:	mov	w20, #0x0                   	// #0
  4116bc:	cset	w6, eq  // eq = none
  4116c0:	cmp	w23, w26
  4116c4:	csel	w5, w6, wzr, eq  // eq = none
  4116c8:	cbnz	w5, 41179c <__fxstatat@plt+0xe6ac>
  4116cc:	mov	w25, w0
  4116d0:	sub	x0, x21, #0x1
  4116d4:	cmp	x0, x22
  4116d8:	b.gt	4117bc <__fxstatat@plt+0xe6cc>
  4116dc:	sub	x0, x22, #0x1
  4116e0:	and	w20, w4, #0x1
  4116e4:	cmp	x0, x21
  4116e8:	b.gt	41179c <__fxstatat@plt+0xe6ac>
  4116ec:	adrp	x7, 42f000 <__fxstatat@plt+0x2bf10>
  4116f0:	mov	x19, x2
  4116f4:	mov	x24, x1
  4116f8:	ldr	x28, [x7, #2696]
  4116fc:	cbz	x28, 4117e0 <__fxstatat@plt+0xe6f0>
  411700:	add	x2, x7, #0xa88
  411704:	ldr	x1, [x2, #8]
  411708:	cbz	x1, 411e40 <__fxstatat@plt+0xed50>
  41170c:	ldr	x0, [x19]
  411710:	str	x0, [x1]
  411714:	mov	x0, x28
  411718:	str	w6, [sp, #96]
  41171c:	str	w5, [sp, #104]
  411720:	bl	40c570 <__fxstatat@plt+0x9480>
  411724:	ldr	w6, [sp, #96]
  411728:	mov	x28, x0
  41172c:	ldr	w5, [sp, #104]
  411730:	adrp	x7, 42f000 <__fxstatat@plt+0x2bf10>
  411734:	cbz	x0, 411e08 <__fxstatat@plt+0xed18>
  411738:	add	x2, x7, #0xa88
  41173c:	ldr	x0, [x2, #8]
  411740:	cmp	x0, x28
  411744:	b.eq	411e80 <__fxstatat@plt+0xed90>  // b.none
  411748:	ldrb	w0, [x28, #12]
  41174c:	ldr	w1, [x28, #8]
  411750:	cbz	w0, 411840 <__fxstatat@plt+0xe750>
  411754:	sdiv	w27, w26, w1
  411758:	mov	w0, #0x9400                	// #37888
  41175c:	movk	w0, #0x7735, lsl #16
  411760:	cmp	w1, w0
  411764:	cset	w0, eq  // eq = none
  411768:	mvn	w0, w0
  41176c:	msub	w27, w27, w1, w26
  411770:	sxtw	x0, w0
  411774:	and	x21, x21, x0
  411778:	sub	w27, w26, w27
  41177c:	nop
  411780:	cmp	x21, x22
  411784:	b.gt	4117bc <__fxstatat@plt+0xe6cc>
  411788:	mov	w20, #0x1                   	// #1
  41178c:	b.ne	41179c <__fxstatat@plt+0xe6ac>  // b.any
  411790:	cmp	w27, w23
  411794:	b.gt	4117bc <__fxstatat@plt+0xe6cc>
  411798:	cset	w20, lt  // lt = tstop
  41179c:	mov	w0, w20
  4117a0:	ldp	x19, x20, [sp, #16]
  4117a4:	ldp	x21, x22, [sp, #32]
  4117a8:	ldp	x23, x24, [sp, #48]
  4117ac:	ldp	x25, x26, [sp, #64]
  4117b0:	ldp	x27, x28, [sp, #80]
  4117b4:	ldp	x29, x30, [sp], #288
  4117b8:	ret
  4117bc:	mov	w20, #0xffffffff            	// #-1
  4117c0:	mov	w0, w20
  4117c4:	ldp	x19, x20, [sp, #16]
  4117c8:	ldp	x21, x22, [sp, #32]
  4117cc:	ldp	x23, x24, [sp, #48]
  4117d0:	ldp	x25, x26, [sp, #64]
  4117d4:	ldp	x27, x28, [sp, #80]
  4117d8:	ldp	x29, x30, [sp], #288
  4117dc:	ret
  4117e0:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  4117e4:	adrp	x3, 410000 <__fxstatat@plt+0xcf10>
  4117e8:	add	x4, x4, #0xe00
  4117ec:	add	x3, x3, #0xd98
  4117f0:	adrp	x2, 410000 <__fxstatat@plt+0xcf10>
  4117f4:	mov	x1, #0x0                   	// #0
  4117f8:	add	x2, x2, #0xd88
  4117fc:	mov	x0, #0x10                  	// #16
  411800:	str	w6, [sp, #96]
  411804:	str	w5, [sp, #104]
  411808:	bl	40bd98 <__fxstatat@plt+0x8ca8>
  41180c:	adrp	x7, 42f000 <__fxstatat@plt+0x2bf10>
  411810:	ldr	w6, [sp, #96]
  411814:	ldr	w5, [sp, #104]
  411818:	mov	x28, x0
  41181c:	str	x0, [x7, #2696]
  411820:	cbnz	x0, 411700 <__fxstatat@plt+0xe610>
  411824:	add	x1, sp, #0x70
  411828:	mov	w0, #0x9400                	// #37888
  41182c:	mov	x28, x1
  411830:	movk	w0, #0x7735, lsl #16
  411834:	mov	w1, w0
  411838:	str	w0, [sp, #120]
  41183c:	strb	wzr, [sp, #124]
  411840:	ldr	x8, [x19, #80]
  411844:	mov	w0, #0x6667                	// #26215
  411848:	ldr	x11, [x19, #112]
  41184c:	movk	w0, #0x6666, lsl #16
  411850:	smull	x4, w8, w0
  411854:	smull	x3, w11, w0
  411858:	smull	x2, w23, w0
  41185c:	asr	x4, x4, #34
  411860:	asr	x3, x3, #34
  411864:	sub	w4, w4, w8, asr #31
  411868:	asr	x2, x2, #34
  41186c:	sub	w3, w3, w11, asr #31
  411870:	sub	w2, w2, w23, asr #31
  411874:	add	w7, w4, w4, lsl #2
  411878:	add	w10, w3, w3, lsl #2
  41187c:	add	w9, w2, w2, lsl #2
  411880:	sub	w7, w8, w7, lsl #1
  411884:	sub	w10, w11, w10, lsl #1
  411888:	sub	w9, w23, w9, lsl #1
  41188c:	orr	w7, w7, w10
  411890:	orr	w7, w7, w9
  411894:	cbnz	w7, 411df8 <__fxstatat@plt+0xed08>
  411898:	cmp	w1, #0xa
  41189c:	ldr	x7, [x19, #72]
  4118a0:	b.le	411ebc <__fxstatat@plt+0xedcc>
  4118a4:	smull	x10, w4, w0
  4118a8:	smull	x11, w3, w0
  4118ac:	smull	x9, w2, w0
  4118b0:	asr	x10, x10, #34
  4118b4:	sub	w10, w10, w4, asr #31
  4118b8:	asr	x11, x11, #34
  4118bc:	sub	w11, w11, w3, asr #31
  4118c0:	asr	x9, x9, #34
  4118c4:	sub	w9, w9, w2, asr #31
  4118c8:	add	w12, w10, w10, lsl #2
  4118cc:	add	w13, w11, w11, lsl #2
  4118d0:	sub	w4, w4, w12, lsl #1
  4118d4:	add	w12, w9, w9, lsl #2
  4118d8:	sub	w3, w3, w13, lsl #1
  4118dc:	orr	w3, w4, w3
  4118e0:	sub	w2, w2, w12, lsl #1
  4118e4:	orr	w2, w3, w2
  4118e8:	cbnz	w2, 411ebc <__fxstatat@plt+0xedcc>
  4118ec:	cmp	w1, #0x64
  4118f0:	b.le	411ed0 <__fxstatat@plt+0xede0>
  4118f4:	smull	x4, w11, w0
  4118f8:	smull	x3, w10, w0
  4118fc:	smull	x2, w9, w0
  411900:	asr	x4, x4, #34
  411904:	sub	w4, w4, w11, asr #31
  411908:	asr	x3, x3, #34
  41190c:	sub	w3, w3, w10, asr #31
  411910:	asr	x2, x2, #34
  411914:	sub	w2, w2, w9, asr #31
  411918:	add	w12, w4, w4, lsl #2
  41191c:	add	w13, w3, w3, lsl #2
  411920:	sub	w11, w11, w12, lsl #1
  411924:	add	w12, w2, w2, lsl #2
  411928:	sub	w10, w10, w13, lsl #1
  41192c:	orr	w10, w11, w10
  411930:	sub	w9, w9, w12, lsl #1
  411934:	orr	w9, w10, w9
  411938:	cbnz	w9, 411ed0 <__fxstatat@plt+0xede0>
  41193c:	cmp	w1, #0x3e8
  411940:	b.le	411ed8 <__fxstatat@plt+0xede8>
  411944:	smull	x12, w4, w0
  411948:	smull	x11, w3, w0
  41194c:	smull	x10, w2, w0
  411950:	asr	x12, x12, #34
  411954:	sub	w12, w12, w4, asr #31
  411958:	asr	x11, x11, #34
  41195c:	sub	w11, w11, w3, asr #31
  411960:	asr	x10, x10, #34
  411964:	sub	w10, w10, w2, asr #31
  411968:	add	w9, w12, w12, lsl #2
  41196c:	add	w13, w11, w11, lsl #2
  411970:	sub	w4, w4, w9, lsl #1
  411974:	add	w9, w10, w10, lsl #2
  411978:	sub	w3, w3, w13, lsl #1
  41197c:	orr	w3, w4, w3
  411980:	sub	w2, w2, w9, lsl #1
  411984:	orr	w2, w3, w2
  411988:	cbnz	w2, 411ed8 <__fxstatat@plt+0xede8>
  41198c:	mov	w3, #0x2710                	// #10000
  411990:	cmp	w1, w3
  411994:	b.le	411ea4 <__fxstatat@plt+0xedb4>
  411998:	smull	x9, w12, w0
  41199c:	smull	x4, w11, w0
  4119a0:	smull	x0, w10, w0
  4119a4:	asr	x9, x9, #34
  4119a8:	sub	w9, w9, w12, asr #31
  4119ac:	asr	x4, x4, #34
  4119b0:	sub	w4, w4, w11, asr #31
  4119b4:	asr	x0, x0, #34
  4119b8:	sub	w0, w0, w10, asr #31
  4119bc:	add	w2, w9, w9, lsl #2
  4119c0:	add	w13, w4, w4, lsl #2
  4119c4:	sub	w2, w12, w2, lsl #1
  4119c8:	add	w12, w0, w0, lsl #2
  4119cc:	sub	w11, w11, w13, lsl #1
  4119d0:	orr	w2, w2, w11
  4119d4:	sub	w10, w10, w12, lsl #1
  4119d8:	orr	w2, w2, w10
  4119dc:	cbnz	w2, 411ea4 <__fxstatat@plt+0xedb4>
  4119e0:	mov	w2, #0x86a0                	// #34464
  4119e4:	movk	w2, #0x1, lsl #16
  4119e8:	cmp	w1, w2
  4119ec:	b.le	411ee0 <__fxstatat@plt+0xedf0>
  4119f0:	mov	w2, #0x6667                	// #26215
  4119f4:	movk	w2, #0x6666, lsl #16
  4119f8:	smull	x12, w9, w2
  4119fc:	smull	x11, w4, w2
  411a00:	smull	x10, w0, w2
  411a04:	asr	x12, x12, #34
  411a08:	sub	w12, w12, w9, asr #31
  411a0c:	asr	x11, x11, #34
  411a10:	sub	w11, w11, w4, asr #31
  411a14:	asr	x10, x10, #34
  411a18:	sub	w10, w10, w0, asr #31
  411a1c:	add	w3, w12, w12, lsl #2
  411a20:	add	w13, w11, w11, lsl #2
  411a24:	sub	w3, w9, w3, lsl #1
  411a28:	add	w9, w10, w10, lsl #2
  411a2c:	sub	w4, w4, w13, lsl #1
  411a30:	orr	w3, w3, w4
  411a34:	sub	w0, w0, w9, lsl #1
  411a38:	orr	w0, w3, w0
  411a3c:	cbnz	w0, 411ee0 <__fxstatat@plt+0xedf0>
  411a40:	mov	w3, #0x4240                	// #16960
  411a44:	movk	w3, #0xf, lsl #16
  411a48:	cmp	w1, w3
  411a4c:	b.le	411ea4 <__fxstatat@plt+0xedb4>
  411a50:	smull	x9, w12, w2
  411a54:	smull	x0, w11, w2
  411a58:	smull	x4, w10, w2
  411a5c:	asr	x9, x9, #34
  411a60:	asr	x0, x0, #34
  411a64:	sub	w9, w9, w12, asr #31
  411a68:	sub	w13, w0, w11, asr #31
  411a6c:	asr	x4, x4, #34
  411a70:	sub	w4, w4, w10, asr #31
  411a74:	add	w0, w9, w9, lsl #2
  411a78:	add	w14, w13, w13, lsl #2
  411a7c:	sub	w0, w12, w0, lsl #1
  411a80:	add	w12, w4, w4, lsl #2
  411a84:	sub	w11, w11, w14, lsl #1
  411a88:	orr	w0, w0, w11
  411a8c:	sub	w10, w10, w12, lsl #1
  411a90:	orr	w0, w0, w10
  411a94:	cbnz	w0, 411ea4 <__fxstatat@plt+0xedb4>
  411a98:	mov	w3, #0x9680                	// #38528
  411a9c:	movk	w3, #0x98, lsl #16
  411aa0:	cmp	w1, w3
  411aa4:	b.le	411ea4 <__fxstatat@plt+0xedb4>
  411aa8:	smull	x12, w13, w2
  411aac:	smull	x11, w9, w2
  411ab0:	smull	x10, w4, w2
  411ab4:	asr	x12, x12, #34
  411ab8:	sub	w12, w12, w13, asr #31
  411abc:	asr	x11, x11, #34
  411ac0:	sub	w11, w11, w9, asr #31
  411ac4:	asr	x10, x10, #34
  411ac8:	sub	w10, w10, w4, asr #31
  411acc:	add	w0, w12, w12, lsl #2
  411ad0:	add	w14, w11, w11, lsl #2
  411ad4:	sub	w0, w13, w0, lsl #1
  411ad8:	add	w13, w10, w10, lsl #2
  411adc:	sub	w9, w9, w14, lsl #1
  411ae0:	orr	w0, w0, w9
  411ae4:	sub	w4, w4, w13, lsl #1
  411ae8:	orr	w0, w0, w4
  411aec:	cbnz	w0, 411ea4 <__fxstatat@plt+0xedb4>
  411af0:	mov	w9, #0xe100                	// #57600
  411af4:	movk	w9, #0x5f5, lsl #16
  411af8:	cmp	w1, w9
  411afc:	b.le	411eec <__fxstatat@plt+0xedfc>
  411b00:	smull	x3, w12, w2
  411b04:	smull	x4, w11, w2
  411b08:	smull	x0, w10, w2
  411b0c:	asr	x2, x3, #34
  411b10:	sub	w2, w2, w12, asr #31
  411b14:	asr	x4, x4, #34
  411b18:	sub	w4, w4, w11, asr #31
  411b1c:	asr	x0, x0, #34
  411b20:	sub	w0, w0, w10, asr #31
  411b24:	add	w3, w2, w2, lsl #2
  411b28:	add	w13, w4, w4, lsl #2
  411b2c:	sub	w3, w12, w3, lsl #1
  411b30:	add	w12, w0, w0, lsl #2
  411b34:	sub	w11, w11, w13, lsl #1
  411b38:	orr	w3, w3, w11
  411b3c:	sub	w10, w10, w12, lsl #1
  411b40:	orr	w3, w3, w10
  411b44:	cbnz	w3, 411eec <__fxstatat@plt+0xedfc>
  411b48:	mov	w3, #0xca00                	// #51712
  411b4c:	movk	w3, #0x3b9a, lsl #16
  411b50:	cmp	w1, w3
  411b54:	b.le	411ea4 <__fxstatat@plt+0xedb4>
  411b58:	orr	w2, w2, w4
  411b5c:	orr	w0, w2, w0
  411b60:	cbnz	w0, 411ea4 <__fxstatat@plt+0xedb4>
  411b64:	ldr	x1, [x19, #104]
  411b68:	orr	x0, x22, x7
  411b6c:	orr	x0, x0, x1
  411b70:	tbz	w0, #0, 411e88 <__fxstatat@plt+0xed98>
  411b74:	mov	w1, #0xca00                	// #51712
  411b78:	mov	x0, x21
  411b7c:	movk	w1, #0x3b9a, lsl #16
  411b80:	mov	w19, w1
  411b84:	str	w1, [x28, #8]
  411b88:	cmp	x22, x21
  411b8c:	b.gt	41179c <__fxstatat@plt+0xe6ac>
  411b90:	cmp	w6, #0x0
  411b94:	ccmp	w23, w26, #0x1, ne  // ne = any
  411b98:	b.ge	41179c <__fxstatat@plt+0xe6ac>  // b.tcont
  411b9c:	cmp	x22, x0
  411ba0:	b.lt	4117bc <__fxstatat@plt+0xe6cc>  // b.tstop
  411ba4:	b.ne	411bbc <__fxstatat@plt+0xeacc>  // b.any
  411ba8:	sdiv	w0, w26, w19
  411bac:	msub	w0, w0, w19, w26
  411bb0:	sub	w0, w26, w0
  411bb4:	cmp	w0, w23
  411bb8:	b.gt	4117bc <__fxstatat@plt+0xe6cc>
  411bbc:	mov	w0, #0x8e39                	// #36409
  411bc0:	and	x4, x5, #0xff
  411bc4:	movk	w0, #0x38e3, lsl #16
  411bc8:	orr	x4, x4, x22
  411bcc:	sxtw	x8, w8
  411bd0:	str	x4, [sp, #144]
  411bd4:	umull	x5, w19, w0
  411bd8:	add	x2, sp, #0x80
  411bdc:	mov	x1, x24
  411be0:	mov	w0, w25
  411be4:	mov	w3, #0x100                 	// #256
  411be8:	stp	x7, x8, [sp, #128]
  411bec:	lsr	x5, x5, #33
  411bf0:	add	w5, w5, w23
  411bf4:	sxtw	x4, w5
  411bf8:	str	x4, [sp, #152]
  411bfc:	bl	402e90 <utimensat@plt>
  411c00:	cbnz	w0, 411eb4 <__fxstatat@plt+0xedc4>
  411c04:	add	x3, sp, #0xa0
  411c08:	mov	x2, x24
  411c0c:	mov	w1, w25
  411c10:	mov	w4, #0x100                 	// #256
  411c14:	bl	4030f0 <__fxstatat@plt>
  411c18:	sxtw	x2, w0
  411c1c:	ldp	x1, x3, [sp, #248]
  411c20:	sxtw	x4, w23
  411c24:	mov	x27, x2
  411c28:	eor	x0, x1, x22
  411c2c:	eor	x5, x4, x3
  411c30:	orr	x0, x0, x5
  411c34:	orr	x0, x0, x2
  411c38:	cbnz	x0, 411ef4 <__fxstatat@plt+0xee04>
  411c3c:	and	w0, w1, #0x1
  411c40:	mov	w4, #0xca00                	// #51712
  411c44:	movk	w4, #0x3b9a, lsl #16
  411c48:	mov	w2, #0xcccd                	// #52429
  411c4c:	mov	w1, #0x9998                	// #39320
  411c50:	movk	w2, #0xcccc, lsl #16
  411c54:	madd	w0, w0, w4, w3
  411c58:	movk	w1, #0x1999, lsl #16
  411c5c:	madd	w3, w0, w2, w1
  411c60:	ror	w3, w3, #1
  411c64:	cmp	w3, w1
  411c68:	b.hi	411f18 <__fxstatat@plt+0xee28>  // b.pmore
  411c6c:	cmp	w19, #0xa
  411c70:	b.eq	411dcc <__fxstatat@plt+0xecdc>  // b.none
  411c74:	mov	w3, #0x6667                	// #26215
  411c78:	movk	w3, #0x6666, lsl #16
  411c7c:	smull	x4, w0, w3
  411c80:	asr	x4, x4, #34
  411c84:	sub	w0, w4, w0, asr #31
  411c88:	madd	w4, w0, w2, w1
  411c8c:	ror	w4, w4, #1
  411c90:	cmp	w4, w1
  411c94:	b.hi	411f4c <__fxstatat@plt+0xee5c>  // b.pmore
  411c98:	cmp	w19, #0x64
  411c9c:	b.eq	411dcc <__fxstatat@plt+0xecdc>  // b.none
  411ca0:	smull	x4, w0, w3
  411ca4:	asr	x4, x4, #34
  411ca8:	sub	w0, w4, w0, asr #31
  411cac:	madd	w4, w0, w2, w1
  411cb0:	ror	w4, w4, #1
  411cb4:	cmp	w4, w1
  411cb8:	b.hi	411f44 <__fxstatat@plt+0xee54>  // b.pmore
  411cbc:	cmp	w19, #0x3e8
  411cc0:	b.eq	411dcc <__fxstatat@plt+0xecdc>  // b.none
  411cc4:	smull	x4, w0, w3
  411cc8:	asr	x4, x4, #34
  411ccc:	sub	w0, w4, w0, asr #31
  411cd0:	madd	w4, w0, w2, w1
  411cd4:	ror	w4, w4, #1
  411cd8:	cmp	w4, w1
  411cdc:	b.hi	411f3c <__fxstatat@plt+0xee4c>  // b.pmore
  411ce0:	mov	w4, #0x2710                	// #10000
  411ce4:	cmp	w19, w4
  411ce8:	b.eq	411dcc <__fxstatat@plt+0xecdc>  // b.none
  411cec:	smull	x3, w0, w3
  411cf0:	asr	x3, x3, #34
  411cf4:	sub	w0, w3, w0, asr #31
  411cf8:	madd	w2, w0, w2, w1
  411cfc:	ror	w2, w2, #1
  411d00:	cmp	w2, w1
  411d04:	b.hi	411f34 <__fxstatat@plt+0xee44>  // b.pmore
  411d08:	mov	w1, #0x86a0                	// #34464
  411d0c:	movk	w1, #0x1, lsl #16
  411d10:	cmp	w19, w1
  411d14:	b.eq	411dcc <__fxstatat@plt+0xecdc>  // b.none
  411d18:	mov	w2, #0x6667                	// #26215
  411d1c:	mov	w1, #0xcccd                	// #52429
  411d20:	movk	w2, #0x6666, lsl #16
  411d24:	mov	w3, #0x9998                	// #39320
  411d28:	movk	w3, #0x1999, lsl #16
  411d2c:	movk	w1, #0xcccc, lsl #16
  411d30:	smull	x2, w0, w2
  411d34:	asr	x2, x2, #34
  411d38:	sub	w0, w2, w0, asr #31
  411d3c:	madd	w1, w0, w1, w3
  411d40:	ror	w1, w1, #1
  411d44:	cmp	w1, w3
  411d48:	b.hi	411f28 <__fxstatat@plt+0xee38>  // b.pmore
  411d4c:	mov	w3, #0x4240                	// #16960
  411d50:	movk	w3, #0xf, lsl #16
  411d54:	cmp	w19, w3
  411d58:	b.eq	411dcc <__fxstatat@plt+0xecdc>  // b.none
  411d5c:	mov	w1, #0xa                   	// #10
  411d60:	sdiv	w0, w0, w1
  411d64:	sdiv	w2, w0, w1
  411d68:	msub	w0, w2, w1, w0
  411d6c:	cbnz	w0, 411f20 <__fxstatat@plt+0xee30>
  411d70:	mov	w3, #0x9680                	// #38528
  411d74:	movk	w3, #0x98, lsl #16
  411d78:	cmp	w19, w3
  411d7c:	b.eq	411dcc <__fxstatat@plt+0xecdc>  // b.none
  411d80:	sdiv	w0, w2, w1
  411d84:	msub	w2, w0, w1, w2
  411d88:	cbnz	w2, 411f20 <__fxstatat@plt+0xee30>
  411d8c:	mov	w3, #0xe100                	// #57600
  411d90:	movk	w3, #0x5f5, lsl #16
  411d94:	cmp	w19, w3
  411d98:	b.eq	411dcc <__fxstatat@plt+0xecdc>  // b.none
  411d9c:	sdiv	w2, w0, w1
  411da0:	msub	w1, w2, w1, w0
  411da4:	cbnz	w1, 411f20 <__fxstatat@plt+0xee30>
  411da8:	mov	w1, #0xca00                	// #51712
  411dac:	movk	w1, #0x3b9a, lsl #16
  411db0:	cmp	w19, w1
  411db4:	b.eq	411dcc <__fxstatat@plt+0xecdc>  // b.none
  411db8:	add	w0, w0, #0x9
  411dbc:	mov	w19, #0x9400                	// #37888
  411dc0:	cmp	w0, #0x13
  411dc4:	movk	w19, #0x7735, lsl #16
  411dc8:	csel	w19, w19, w1, cc  // cc = lo, ul, last
  411dcc:	sdiv	w27, w26, w19
  411dd0:	mov	w0, #0x9400                	// #37888
  411dd4:	movk	w0, #0x7735, lsl #16
  411dd8:	cmp	w19, w0
  411ddc:	cset	w0, eq  // eq = none
  411de0:	mov	w20, w19
  411de4:	mvn	w0, w0
  411de8:	msub	w19, w27, w19, w26
  411dec:	sxtw	x0, w0
  411df0:	and	x21, x21, x0
  411df4:	sub	w27, w26, w19
  411df8:	mov	w0, #0x1                   	// #1
  411dfc:	str	w20, [x28, #8]
  411e00:	strb	w0, [x28, #12]
  411e04:	b	411780 <__fxstatat@plt+0xe690>
  411e08:	ldr	x28, [x7, #2696]
  411e0c:	cbz	x28, 411824 <__fxstatat@plt+0xe734>
  411e10:	ldr	x2, [x19]
  411e14:	add	x1, sp, #0x70
  411e18:	mov	x0, x28
  411e1c:	str	x1, [sp, #96]
  411e20:	stp	w6, w5, [sp, #104]
  411e24:	str	x2, [sp, #112]
  411e28:	bl	40bab8 <__fxstatat@plt+0x89c8>
  411e2c:	ldp	w6, w5, [sp, #104]
  411e30:	mov	x28, x0
  411e34:	ldr	x1, [sp, #96]
  411e38:	cbnz	x0, 411748 <__fxstatat@plt+0xe658>
  411e3c:	b	411828 <__fxstatat@plt+0xe738>
  411e40:	mov	x0, #0x10                  	// #16
  411e44:	str	w6, [sp, #96]
  411e48:	str	w5, [sp, #104]
  411e4c:	bl	402b00 <malloc@plt>
  411e50:	mov	x1, x0
  411e54:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  411e58:	add	x2, x0, #0xa88
  411e5c:	ldr	w6, [sp, #96]
  411e60:	ldr	w5, [sp, #104]
  411e64:	str	x1, [x2, #8]
  411e68:	cbz	x1, 411e10 <__fxstatat@plt+0xed20>
  411e6c:	mov	w0, #0x9400                	// #37888
  411e70:	strb	wzr, [x1, #12]
  411e74:	movk	w0, #0x7735, lsl #16
  411e78:	str	w0, [x1, #8]
  411e7c:	b	41170c <__fxstatat@plt+0xe61c>
  411e80:	str	xzr, [x2, #8]
  411e84:	b	411748 <__fxstatat@plt+0xe658>
  411e88:	mov	w1, #0x9400                	// #37888
  411e8c:	and	x0, x21, #0xfffffffffffffffe
  411e90:	movk	w1, #0x7735, lsl #16
  411e94:	mov	w5, #0x1                   	// #1
  411e98:	mov	w19, w1
  411e9c:	str	w1, [x28, #8]
  411ea0:	b	411b88 <__fxstatat@plt+0xea98>
  411ea4:	mov	w19, w3
  411ea8:	mov	x0, x21
  411eac:	str	w19, [x28, #8]
  411eb0:	b	411b88 <__fxstatat@plt+0xea98>
  411eb4:	mov	w20, #0xfffffffe            	// #-2
  411eb8:	b	41179c <__fxstatat@plt+0xe6ac>
  411ebc:	mov	w1, #0xa                   	// #10
  411ec0:	mov	x0, x21
  411ec4:	mov	w19, w1
  411ec8:	str	w1, [x28, #8]
  411ecc:	b	411b88 <__fxstatat@plt+0xea98>
  411ed0:	mov	w19, #0x64                  	// #100
  411ed4:	b	411ea8 <__fxstatat@plt+0xedb8>
  411ed8:	mov	w19, #0x3e8                 	// #1000
  411edc:	b	411ea8 <__fxstatat@plt+0xedb8>
  411ee0:	mov	w19, #0x86a0                	// #34464
  411ee4:	movk	w19, #0x1, lsl #16
  411ee8:	b	411ea8 <__fxstatat@plt+0xedb8>
  411eec:	mov	w19, w9
  411ef0:	b	411ea8 <__fxstatat@plt+0xedb8>
  411ef4:	add	x2, sp, #0x80
  411ef8:	mov	x1, x24
  411efc:	mov	w0, w25
  411f00:	mov	w3, #0x100                 	// #256
  411f04:	stp	x22, x4, [sp, #144]
  411f08:	bl	402e90 <utimensat@plt>
  411f0c:	cbnz	w27, 411eb4 <__fxstatat@plt+0xedc4>
  411f10:	ldp	x1, x3, [sp, #248]
  411f14:	b	411c3c <__fxstatat@plt+0xeb4c>
  411f18:	mov	w19, w20
  411f1c:	b	411dcc <__fxstatat@plt+0xecdc>
  411f20:	mov	w19, w3
  411f24:	b	411dcc <__fxstatat@plt+0xecdc>
  411f28:	mov	w19, #0x86a0                	// #34464
  411f2c:	movk	w19, #0x1, lsl #16
  411f30:	b	411dcc <__fxstatat@plt+0xecdc>
  411f34:	mov	w19, w4
  411f38:	b	411dcc <__fxstatat@plt+0xecdc>
  411f3c:	mov	w19, #0x3e8                 	// #1000
  411f40:	b	411dcc <__fxstatat@plt+0xecdc>
  411f44:	mov	w19, #0x64                  	// #100
  411f48:	b	411dcc <__fxstatat@plt+0xecdc>
  411f4c:	mov	w19, #0xa                   	// #10
  411f50:	b	411dcc <__fxstatat@plt+0xecdc>
  411f54:	nop
  411f58:	mov	w3, #0x100                 	// #256
  411f5c:	b	402e90 <utimensat@plt>
  411f60:	stp	x29, x30, [sp, #-304]!
  411f64:	mov	x29, sp
  411f68:	stp	x19, x20, [sp, #16]
  411f6c:	mov	x19, x2
  411f70:	stp	x21, x22, [sp, #32]
  411f74:	mov	w22, w0
  411f78:	stp	x23, x24, [sp, #48]
  411f7c:	mov	x23, x1
  411f80:	cbz	x2, 4121cc <__fxstatat@plt+0xf0dc>
  411f84:	ldp	x0, x1, [x2]
  411f88:	stp	x0, x1, [sp, #80]
  411f8c:	mov	x2, #0xffffffffffff0002    	// #-65534
  411f90:	ldr	x0, [sp, #88]
  411f94:	movk	x2, #0xc000, lsl #16
  411f98:	ldp	x6, x7, [x19, #16]
  411f9c:	add	x4, x0, x2
  411fa0:	stp	x6, x7, [sp, #96]
  411fa4:	cmp	x4, #0x1
  411fa8:	mov	x1, #0xc9ff                	// #51711
  411fac:	movk	x1, #0x3b9a, lsl #16
  411fb0:	ccmp	x0, x1, #0x0, hi  // hi = pmore
  411fb4:	b.hi	412418 <__fxstatat@plt+0xf328>  // b.pmore
  411fb8:	ldr	x3, [sp, #104]
  411fbc:	add	x2, x3, x2
  411fc0:	cmp	x2, #0x1
  411fc4:	cset	w20, hi  // hi = pmore
  411fc8:	cmp	x3, x1
  411fcc:	cset	w1, hi  // hi = pmore
  411fd0:	ands	w20, w20, w1
  411fd4:	b.ne	412418 <__fxstatat@plt+0xf328>  // b.any
  411fd8:	cmp	x4, #0x1
  411fdc:	mov	w1, #0x0                   	// #0
  411fe0:	mov	w4, #0x0                   	// #0
  411fe4:	b.ls	4120d4 <__fxstatat@plt+0xefe4>  // b.plast
  411fe8:	cmp	x2, #0x1
  411fec:	b.ls	4120b8 <__fxstatat@plt+0xefc8>  // b.plast
  411ff0:	add	w20, w20, w1
  411ff4:	add	x19, sp, #0x50
  411ff8:	cmp	w22, #0x0
  411ffc:	ccmp	x23, #0x0, #0x0, lt  // lt = tstop
  412000:	b.eq	41242c <__fxstatat@plt+0xf33c>  // b.none
  412004:	adrp	x24, 42f000 <__fxstatat@plt+0x2bf10>
  412008:	str	x25, [sp, #64]
  41200c:	add	x25, x24, #0xa98
  412010:	ldr	w0, [x24, #2712]
  412014:	tbnz	w0, #31, 4120f8 <__fxstatat@plt+0xf008>
  412018:	cmp	w20, #0x2
  41201c:	b.eq	412258 <__fxstatat@plt+0xf168>  // b.none
  412020:	tbnz	w22, #31, 4122a8 <__fxstatat@plt+0xf1b8>
  412024:	mov	x1, x19
  412028:	mov	w0, w22
  41202c:	bl	402b60 <futimens@plt>
  412030:	mov	w21, w0
  412034:	cmp	w0, #0x0
  412038:	b.le	4122c8 <__fxstatat@plt+0xf1d8>
  41203c:	bl	403040 <__errno_location@plt>
  412040:	mov	w1, #0x26                  	// #38
  412044:	str	w1, [x0]
  412048:	mov	w0, #0xffffffff            	// #-1
  41204c:	str	w0, [x24, #2712]
  412050:	str	w0, [x25, #4]
  412054:	cbz	w20, 412134 <__fxstatat@plt+0xf044>
  412058:	cmp	w20, #0x3
  41205c:	b.ne	412108 <__fxstatat@plt+0xf018>  // b.any
  412060:	cbz	x19, 412220 <__fxstatat@plt+0xf130>
  412064:	ldr	x0, [x19, #8]
  412068:	mov	x1, #0x3ffffffe            	// #1073741822
  41206c:	ldr	x3, [x19, #24]
  412070:	cmp	x0, x1
  412074:	b.eq	41230c <__fxstatat@plt+0xf21c>  // b.none
  412078:	mov	x1, #0x3fffffff            	// #1073741823
  41207c:	cmp	x0, x1
  412080:	b.ne	412098 <__fxstatat@plt+0xefa8>  // b.any
  412084:	cmp	x3, x0
  412088:	b.eq	412220 <__fxstatat@plt+0xf130>  // b.none
  41208c:	mov	x0, x19
  412090:	bl	416f60 <__fxstatat@plt+0x13e70>
  412094:	ldr	x3, [x19, #24]
  412098:	mov	x0, #0x3ffffffe            	// #1073741822
  41209c:	cmp	x3, x0
  4120a0:	b.ne	412320 <__fxstatat@plt+0xf230>  // b.any
  4120a4:	add	x0, sp, #0x200
  4120a8:	ldp	x1, x3, [sp, #264]
  4120ac:	ldur	q0, [x0, #-248]
  4120b0:	str	q0, [x19, #16]
  4120b4:	b	41213c <__fxstatat@plt+0xf04c>
  4120b8:	eor	w4, w4, #0x1
  4120bc:	mov	x0, #0x3ffffffe            	// #1073741822
  4120c0:	cmp	x3, x0
  4120c4:	mov	w1, #0x1                   	// #1
  4120c8:	csel	w20, w4, w20, eq  // eq = none
  4120cc:	str	xzr, [sp, #96]
  4120d0:	b	411ff0 <__fxstatat@plt+0xef00>
  4120d4:	mov	x1, #0x3ffffffe            	// #1073741822
  4120d8:	cmp	x0, x1
  4120dc:	str	xzr, [sp, #80]
  4120e0:	cset	w20, eq  // eq = none
  4120e4:	mov	w4, w20
  4120e8:	cmp	x2, #0x1
  4120ec:	mov	w1, #0x1                   	// #1
  4120f0:	b.hi	411ff0 <__fxstatat@plt+0xef00>  // b.pmore
  4120f4:	b	4120b8 <__fxstatat@plt+0xefc8>
  4120f8:	mov	w0, #0xffffffff            	// #-1
  4120fc:	str	w0, [x24, #2712]
  412100:	str	w0, [x25, #4]
  412104:	cbz	w20, 412134 <__fxstatat@plt+0xf044>
  412108:	add	x2, sp, #0xb0
  41210c:	tbnz	w22, #31, 4122f0 <__fxstatat@plt+0xf200>
  412110:	mov	w1, w22
  412114:	mov	w0, #0x0                   	// #0
  412118:	bl	402f80 <__fxstat@plt>
  41211c:	cmp	w0, #0x0
  412120:	cset	w0, ne  // ne = any
  412124:	cbz	w0, 412060 <__fxstatat@plt+0xef70>
  412128:	mov	w21, #0xffffffff            	// #-1
  41212c:	ldr	x25, [sp, #64]
  412130:	b	4121b4 <__fxstatat@plt+0xf0c4>
  412134:	cbz	x19, 412220 <__fxstatat@plt+0xf130>
  412138:	ldp	x1, x3, [x19, #16]
  41213c:	mov	x2, #0xf7cf                	// #63439
  412140:	movk	x2, #0xe353, lsl #16
  412144:	add	x20, sp, #0x70
  412148:	ldr	x4, [x19, #8]
  41214c:	movk	x2, #0x9ba5, lsl #32
  412150:	movk	x2, #0x20c4, lsl #48
  412154:	smulh	x0, x3, x2
  412158:	smulh	x2, x4, x2
  41215c:	asr	x0, x0, #7
  412160:	asr	x2, x2, #7
  412164:	sub	x3, x0, x3, asr #63
  412168:	sub	x2, x2, x4, asr #63
  41216c:	stp	x2, x1, [sp, #120]
  412170:	mov	x2, x20
  412174:	ldr	x1, [x19]
  412178:	str	x1, [sp, #112]
  41217c:	str	x3, [sp, #136]
  412180:	tbnz	w22, #31, 41222c <__fxstatat@plt+0xf13c>
  412184:	mov	w0, w22
  412188:	mov	x1, #0x0                   	// #0
  41218c:	bl	402b10 <futimesat@plt>
  412190:	mov	w21, w0
  412194:	cbz	w0, 4121d4 <__fxstatat@plt+0xf0e4>
  412198:	mov	w21, #0xffffffff            	// #-1
  41219c:	cbz	x23, 412204 <__fxstatat@plt+0xf114>
  4121a0:	mov	x1, x20
  4121a4:	mov	x0, x23
  4121a8:	bl	402f70 <utimes@plt>
  4121ac:	mov	w21, w0
  4121b0:	ldr	x25, [sp, #64]
  4121b4:	mov	w0, w21
  4121b8:	ldp	x19, x20, [sp, #16]
  4121bc:	ldp	x21, x22, [sp, #32]
  4121c0:	ldp	x23, x24, [sp, #48]
  4121c4:	ldp	x29, x30, [sp], #304
  4121c8:	ret
  4121cc:	mov	w20, #0x0                   	// #0
  4121d0:	b	411ff8 <__fxstatat@plt+0xef08>
  4121d4:	cbz	x20, 412204 <__fxstatat@plt+0xf114>
  4121d8:	ldr	x3, [x20, #8]
  4121dc:	mov	x1, #0xa11f                	// #41247
  4121e0:	ldr	x2, [x20, #24]
  4121e4:	movk	x1, #0x7, lsl #16
  4121e8:	cmp	x3, x1
  4121ec:	cset	w23, gt
  4121f0:	cmp	x2, x1
  4121f4:	cset	w19, gt
  4121f8:	cmp	w23, #0x0
  4121fc:	ccmp	w19, #0x0, #0x0, eq  // eq = none
  412200:	b.ne	412360 <__fxstatat@plt+0xf270>  // b.any
  412204:	mov	w0, w21
  412208:	ldp	x19, x20, [sp, #16]
  41220c:	ldp	x21, x22, [sp, #32]
  412210:	ldp	x23, x24, [sp, #48]
  412214:	ldr	x25, [sp, #64]
  412218:	ldp	x29, x30, [sp], #304
  41221c:	ret
  412220:	mov	x20, #0x0                   	// #0
  412224:	mov	x2, x20
  412228:	tbz	w22, #31, 412184 <__fxstatat@plt+0xf094>
  41222c:	mov	x1, x23
  412230:	mov	w0, #0xffffff9c            	// #-100
  412234:	bl	402b10 <futimesat@plt>
  412238:	mov	w21, w0
  41223c:	mov	w0, w21
  412240:	ldp	x19, x20, [sp, #16]
  412244:	ldp	x21, x22, [sp, #32]
  412248:	ldp	x23, x24, [sp, #48]
  41224c:	ldr	x25, [sp, #64]
  412250:	ldp	x29, x30, [sp], #304
  412254:	ret
  412258:	add	x2, sp, #0xb0
  41225c:	tbnz	w22, #31, 412334 <__fxstatat@plt+0xf244>
  412260:	mov	w1, w22
  412264:	mov	w0, #0x0                   	// #0
  412268:	bl	402f80 <__fxstat@plt>
  41226c:	cmp	w0, #0x0
  412270:	cset	w0, ne  // ne = any
  412274:	cbnz	w0, 412128 <__fxstatat@plt+0xf038>
  412278:	ldr	x1, [x19, #8]
  41227c:	mov	x0, #0x3ffffffe            	// #1073741822
  412280:	cmp	x1, x0
  412284:	b.eq	41234c <__fxstatat@plt+0xf25c>  // b.none
  412288:	ldr	x1, [x19, #24]
  41228c:	mov	w20, #0x3                   	// #3
  412290:	cmp	x1, x0
  412294:	b.ne	412020 <__fxstatat@plt+0xef30>  // b.any
  412298:	add	x0, sp, #0x200
  41229c:	ldur	q0, [x0, #-248]
  4122a0:	str	q0, [x19, #16]
  4122a4:	tbz	w22, #31, 412024 <__fxstatat@plt+0xef34>
  4122a8:	mov	x2, x19
  4122ac:	mov	x1, x23
  4122b0:	mov	w3, #0x0                   	// #0
  4122b4:	mov	w0, #0xffffff9c            	// #-100
  4122b8:	bl	402e90 <utimensat@plt>
  4122bc:	mov	w21, w0
  4122c0:	cmp	w0, #0x0
  4122c4:	b.gt	41203c <__fxstatat@plt+0xef4c>
  4122c8:	b.ne	4123e0 <__fxstatat@plt+0xf2f0>  // b.any
  4122cc:	mov	w0, #0x1                   	// #1
  4122d0:	str	w0, [x24, #2712]
  4122d4:	mov	w0, w21
  4122d8:	ldp	x19, x20, [sp, #16]
  4122dc:	ldp	x21, x22, [sp, #32]
  4122e0:	ldp	x23, x24, [sp, #48]
  4122e4:	ldr	x25, [sp, #64]
  4122e8:	ldp	x29, x30, [sp], #304
  4122ec:	ret
  4122f0:	mov	x1, x23
  4122f4:	mov	w0, #0x0                   	// #0
  4122f8:	bl	403060 <__xstat@plt>
  4122fc:	cmp	w0, #0x0
  412300:	cset	w0, ne  // ne = any
  412304:	cbz	w0, 412060 <__fxstatat@plt+0xef70>
  412308:	b	412128 <__fxstatat@plt+0xf038>
  41230c:	cmp	x3, x0
  412310:	mov	w21, #0x0                   	// #0
  412314:	b.eq	412204 <__fxstatat@plt+0xf114>  // b.none
  412318:	ldur	q0, [sp, #248]
  41231c:	str	q0, [x19]
  412320:	mov	x0, #0x3fffffff            	// #1073741823
  412324:	cmp	x3, x0
  412328:	b.eq	4123f4 <__fxstatat@plt+0xf304>  // b.none
  41232c:	ldr	x1, [x19, #16]
  412330:	b	41213c <__fxstatat@plt+0xf04c>
  412334:	mov	x1, x23
  412338:	mov	w0, #0x0                   	// #0
  41233c:	bl	403060 <__xstat@plt>
  412340:	cmp	w0, #0x0
  412344:	cset	w0, ne  // ne = any
  412348:	b	412274 <__fxstatat@plt+0xf184>
  41234c:	ldur	q0, [sp, #248]
  412350:	mov	w20, #0x3                   	// #3
  412354:	str	q0, [x19]
  412358:	tbz	w22, #31, 412024 <__fxstatat@plt+0xef34>
  41235c:	b	4122a8 <__fxstatat@plt+0xf1b8>
  412360:	add	x2, sp, #0xb0
  412364:	mov	w1, w22
  412368:	bl	402f80 <__fxstat@plt>
  41236c:	cbnz	w0, 412204 <__fxstatat@plt+0xf114>
  412370:	ldr	x2, [x20, #16]
  412374:	ldr	x1, [sp, #264]
  412378:	ldp	x4, x5, [x20]
  41237c:	sub	x1, x1, x2
  412380:	ldr	x2, [x20]
  412384:	stp	x4, x5, [sp, #144]
  412388:	cmp	x1, #0x1
  41238c:	ldr	x0, [sp, #248]
  412390:	csel	w19, w19, wzr, eq  // eq = none
  412394:	ldp	x4, x5, [x20, #16]
  412398:	stp	x4, x5, [sp, #160]
  41239c:	cmp	w23, #0x0
  4123a0:	sub	x0, x0, x2
  4123a4:	ccmp	x0, #0x1, #0x0, ne  // ne = any
  4123a8:	b.ne	412404 <__fxstatat@plt+0xf314>  // b.any
  4123ac:	ldr	x0, [sp, #256]
  4123b0:	cbnz	x0, 412404 <__fxstatat@plt+0xf314>
  4123b4:	str	xzr, [sp, #152]
  4123b8:	cbz	w19, 4123c4 <__fxstatat@plt+0xf2d4>
  4123bc:	ldr	x0, [sp, #272]
  4123c0:	cbz	x0, 412410 <__fxstatat@plt+0xf320>
  4123c4:	mov	w0, w22
  4123c8:	add	x2, sp, #0x90
  4123cc:	mov	x1, #0x0                   	// #0
  4123d0:	bl	402b10 <futimesat@plt>
  4123d4:	mov	w21, #0x0                   	// #0
  4123d8:	ldr	x25, [sp, #64]
  4123dc:	b	4121b4 <__fxstatat@plt+0xf0c4>
  4123e0:	bl	403040 <__errno_location@plt>
  4123e4:	ldr	w0, [x0]
  4123e8:	cmp	w0, #0x26
  4123ec:	b.ne	4122cc <__fxstatat@plt+0xf1dc>  // b.any
  4123f0:	b	412048 <__fxstatat@plt+0xef58>
  4123f4:	add	x0, x19, #0x10
  4123f8:	bl	416f60 <__fxstatat@plt+0x13e70>
  4123fc:	ldp	x1, x3, [x19, #16]
  412400:	b	41213c <__fxstatat@plt+0xf04c>
  412404:	cbz	w19, 4123d4 <__fxstatat@plt+0xf2e4>
  412408:	ldr	x0, [sp, #272]
  41240c:	cbnz	x0, 4123d4 <__fxstatat@plt+0xf2e4>
  412410:	str	xzr, [sp, #168]
  412414:	b	4123c4 <__fxstatat@plt+0xf2d4>
  412418:	bl	403040 <__errno_location@plt>
  41241c:	mov	w21, #0xffffffff            	// #-1
  412420:	mov	w1, #0x16                  	// #22
  412424:	str	w1, [x0]
  412428:	b	4121b4 <__fxstatat@plt+0xf0c4>
  41242c:	bl	403040 <__errno_location@plt>
  412430:	mov	w21, #0xffffffff            	// #-1
  412434:	mov	w1, #0x9                   	// #9
  412438:	str	w1, [x0]
  41243c:	b	4121b4 <__fxstatat@plt+0xf0c4>
  412440:	stp	x29, x30, [sp, #-256]!
  412444:	mov	x29, sp
  412448:	stp	x19, x20, [sp, #16]
  41244c:	mov	x19, x1
  412450:	stp	x21, x22, [sp, #32]
  412454:	stp	x23, x24, [sp, #48]
  412458:	mov	x23, x0
  41245c:	cbz	x1, 412644 <__fxstatat@plt+0xf554>
  412460:	ldp	x0, x1, [x1]
  412464:	stp	x0, x1, [sp, #64]
  412468:	mov	x2, #0xffffffffffff0002    	// #-65534
  41246c:	ldr	x1, [sp, #72]
  412470:	movk	x2, #0xc000, lsl #16
  412474:	ldp	x6, x7, [x19, #16]
  412478:	add	x4, x1, x2
  41247c:	stp	x6, x7, [sp, #80]
  412480:	cmp	x4, #0x1
  412484:	mov	x3, #0xc9ff                	// #51711
  412488:	movk	x3, #0x3b9a, lsl #16
  41248c:	ccmp	x1, x3, #0x0, hi  // hi = pmore
  412490:	b.hi	4127a4 <__fxstatat@plt+0xf6b4>  // b.pmore
  412494:	ldr	x0, [sp, #88]
  412498:	add	x2, x0, x2
  41249c:	cmp	x2, #0x1
  4124a0:	cset	w20, hi  // hi = pmore
  4124a4:	cmp	x0, x3
  4124a8:	cset	w3, hi  // hi = pmore
  4124ac:	ands	w20, w20, w3
  4124b0:	b.ne	4127a4 <__fxstatat@plt+0xf6b4>  // b.any
  4124b4:	cmp	x4, #0x1
  4124b8:	mov	w3, #0x0                   	// #0
  4124bc:	mov	w4, #0x0                   	// #0
  4124c0:	b.ls	412620 <__fxstatat@plt+0xf530>  // b.plast
  4124c4:	cmp	x2, #0x1
  4124c8:	b.ls	412604 <__fxstatat@plt+0xf514>  // b.plast
  4124cc:	add	w20, w20, w3
  4124d0:	cbz	x23, 4127b8 <__fxstatat@plt+0xf6c8>
  4124d4:	adrp	x22, 42f000 <__fxstatat@plt+0x2bf10>
  4124d8:	add	x24, x22, #0xa98
  4124dc:	ldr	w2, [x22, #2712]
  4124e0:	tbnz	w2, #31, 41259c <__fxstatat@plt+0xf4ac>
  4124e4:	cmp	w20, #0x2
  4124e8:	b.ne	412714 <__fxstatat@plt+0xf624>  // b.any
  4124ec:	add	x2, sp, #0x80
  4124f0:	mov	x1, x23
  4124f4:	mov	w0, #0x0                   	// #0
  4124f8:	bl	403060 <__xstat@plt>
  4124fc:	cbnz	w0, 412770 <__fxstatat@plt+0xf680>
  412500:	ldr	x1, [sp, #72]
  412504:	mov	x0, #0x3ffffffe            	// #1073741822
  412508:	cmp	x1, x0
  41250c:	b.eq	41271c <__fxstatat@plt+0xf62c>  // b.none
  412510:	ldr	x1, [sp, #88]
  412514:	add	x19, sp, #0x40
  412518:	mov	w20, #0x3                   	// #3
  41251c:	cmp	x1, x0
  412520:	b.eq	412730 <__fxstatat@plt+0xf640>  // b.none
  412524:	nop
  412528:	mov	x2, x19
  41252c:	mov	x1, x23
  412530:	mov	w3, #0x0                   	// #0
  412534:	mov	w0, #0xffffff9c            	// #-100
  412538:	bl	402e90 <utimensat@plt>
  41253c:	mov	w21, w0
  412540:	cmp	w0, #0x0
  412544:	b.le	41266c <__fxstatat@plt+0xf57c>
  412548:	bl	403040 <__errno_location@plt>
  41254c:	mov	w1, #0x26                  	// #38
  412550:	str	w1, [x0]
  412554:	mov	w0, #0xffffffff            	// #-1
  412558:	str	w0, [x22, #2712]
  41255c:	str	w0, [x24, #4]
  412560:	cbz	w20, 412690 <__fxstatat@plt+0xf5a0>
  412564:	cmp	w20, #0x3
  412568:	b.ne	412758 <__fxstatat@plt+0xf668>  // b.any
  41256c:	cbnz	x19, 4125c4 <__fxstatat@plt+0xf4d4>
  412570:	mov	x2, #0x0                   	// #0
  412574:	mov	x1, x23
  412578:	mov	w0, #0xffffff9c            	// #-100
  41257c:	bl	402b10 <futimesat@plt>
  412580:	mov	w21, w0
  412584:	mov	w0, w21
  412588:	ldp	x19, x20, [sp, #16]
  41258c:	ldp	x21, x22, [sp, #32]
  412590:	ldp	x23, x24, [sp, #48]
  412594:	ldp	x29, x30, [sp], #256
  412598:	ret
  41259c:	mov	w2, #0xffffffff            	// #-1
  4125a0:	str	w2, [x22, #2712]
  4125a4:	str	w2, [x24, #4]
  4125a8:	cbz	w20, 4126a0 <__fxstatat@plt+0xf5b0>
  4125ac:	add	x2, sp, #0x80
  4125b0:	mov	x1, x23
  4125b4:	mov	w0, #0x0                   	// #0
  4125b8:	bl	403060 <__xstat@plt>
  4125bc:	cbnz	w0, 412770 <__fxstatat@plt+0xf680>
  4125c0:	add	x19, sp, #0x40
  4125c4:	ldr	x1, [x19, #8]
  4125c8:	mov	x2, #0x3ffffffe            	// #1073741822
  4125cc:	ldr	x0, [x19, #24]
  4125d0:	cmp	x1, x2
  4125d4:	b.eq	4126ec <__fxstatat@plt+0xf5fc>  // b.none
  4125d8:	mov	x2, #0x3fffffff            	// #1073741823
  4125dc:	cmp	x1, x2
  4125e0:	b.eq	412778 <__fxstatat@plt+0xf688>  // b.none
  4125e4:	mov	x1, #0x3ffffffe            	// #1073741822
  4125e8:	cmp	x0, x1
  4125ec:	b.ne	412700 <__fxstatat@plt+0xf610>  // b.any
  4125f0:	ldur	q0, [sp, #216]
  4125f4:	ldr	x1, [x19, #8]
  4125f8:	str	q0, [x19, #16]
  4125fc:	ldp	x4, x0, [sp, #216]
  412600:	b	4126a8 <__fxstatat@plt+0xf5b8>
  412604:	eor	w4, w4, #0x1
  412608:	mov	x2, #0x3ffffffe            	// #1073741822
  41260c:	cmp	x0, x2
  412610:	mov	w3, #0x1                   	// #1
  412614:	csel	w20, w4, w20, eq  // eq = none
  412618:	str	xzr, [sp, #80]
  41261c:	b	4124cc <__fxstatat@plt+0xf3dc>
  412620:	mov	x3, #0x3ffffffe            	// #1073741822
  412624:	cmp	x1, x3
  412628:	str	xzr, [sp, #64]
  41262c:	cset	w20, eq  // eq = none
  412630:	mov	w4, w20
  412634:	cmp	x2, #0x1
  412638:	mov	w3, #0x1                   	// #1
  41263c:	b.hi	4124cc <__fxstatat@plt+0xf3dc>  // b.pmore
  412640:	b	412604 <__fxstatat@plt+0xf514>
  412644:	cbz	x0, 4127b8 <__fxstatat@plt+0xf6c8>
  412648:	adrp	x22, 42f000 <__fxstatat@plt+0x2bf10>
  41264c:	mov	w20, #0x0                   	// #0
  412650:	add	x24, x22, #0xa98
  412654:	ldr	w0, [x22, #2712]
  412658:	tbz	w0, #31, 412528 <__fxstatat@plt+0xf438>
  41265c:	mov	w0, #0xffffffff            	// #-1
  412660:	str	w0, [x22, #2712]
  412664:	str	w0, [x24, #4]
  412668:	b	412570 <__fxstatat@plt+0xf480>
  41266c:	b.ne	412744 <__fxstatat@plt+0xf654>  // b.any
  412670:	mov	w0, #0x1                   	// #1
  412674:	str	w0, [x22, #2712]
  412678:	mov	w0, w21
  41267c:	ldp	x19, x20, [sp, #16]
  412680:	ldp	x21, x22, [sp, #32]
  412684:	ldp	x23, x24, [sp, #48]
  412688:	ldp	x29, x30, [sp], #256
  41268c:	ret
  412690:	cbz	x19, 412570 <__fxstatat@plt+0xf480>
  412694:	ldp	x1, x4, [x19, #8]
  412698:	ldr	x0, [x19, #24]
  41269c:	b	4126a8 <__fxstatat@plt+0xf5b8>
  4126a0:	ldr	x4, [sp, #80]
  4126a4:	add	x19, sp, #0x40
  4126a8:	mov	x3, #0xf7cf                	// #63439
  4126ac:	str	x4, [sp, #112]
  4126b0:	movk	x3, #0xe353, lsl #16
  4126b4:	add	x2, sp, #0x60
  4126b8:	movk	x3, #0x9ba5, lsl #32
  4126bc:	movk	x3, #0x20c4, lsl #48
  4126c0:	ldr	x5, [x19]
  4126c4:	smulh	x4, x1, x3
  4126c8:	smulh	x3, x0, x3
  4126cc:	str	x5, [sp, #96]
  4126d0:	asr	x4, x4, #7
  4126d4:	asr	x3, x3, #7
  4126d8:	sub	x4, x4, x1, asr #63
  4126dc:	sub	x3, x3, x0, asr #63
  4126e0:	str	x4, [sp, #104]
  4126e4:	str	x3, [sp, #120]
  4126e8:	b	412574 <__fxstatat@plt+0xf484>
  4126ec:	cmp	x0, x1
  4126f0:	mov	w21, #0x0                   	// #0
  4126f4:	b.eq	412678 <__fxstatat@plt+0xf588>  // b.none
  4126f8:	ldur	q0, [sp, #200]
  4126fc:	str	q0, [x19]
  412700:	mov	x1, #0x3fffffff            	// #1073741823
  412704:	cmp	x0, x1
  412708:	b.eq	412790 <__fxstatat@plt+0xf6a0>  // b.none
  41270c:	ldp	x1, x4, [x19, #8]
  412710:	b	4126a8 <__fxstatat@plt+0xf5b8>
  412714:	add	x19, sp, #0x40
  412718:	b	412528 <__fxstatat@plt+0xf438>
  41271c:	ldur	q0, [sp, #200]
  412720:	add	x19, sp, #0x40
  412724:	mov	w20, #0x3                   	// #3
  412728:	str	q0, [sp, #64]
  41272c:	b	412528 <__fxstatat@plt+0xf438>
  412730:	ldur	q0, [sp, #216]
  412734:	add	x19, sp, #0x40
  412738:	mov	w20, #0x3                   	// #3
  41273c:	str	q0, [sp, #80]
  412740:	b	412528 <__fxstatat@plt+0xf438>
  412744:	bl	403040 <__errno_location@plt>
  412748:	ldr	w0, [x0]
  41274c:	cmp	w0, #0x26
  412750:	b.ne	412670 <__fxstatat@plt+0xf580>  // b.any
  412754:	b	412554 <__fxstatat@plt+0xf464>
  412758:	add	x2, sp, #0x80
  41275c:	mov	x1, x23
  412760:	mov	w0, #0x0                   	// #0
  412764:	bl	403060 <__xstat@plt>
  412768:	cbz	w0, 41256c <__fxstatat@plt+0xf47c>
  41276c:	nop
  412770:	mov	w21, #0xffffffff            	// #-1
  412774:	b	412678 <__fxstatat@plt+0xf588>
  412778:	cmp	x0, x1
  41277c:	b.eq	412570 <__fxstatat@plt+0xf480>  // b.none
  412780:	mov	x0, x19
  412784:	bl	416f60 <__fxstatat@plt+0x13e70>
  412788:	ldr	x0, [x19, #24]
  41278c:	b	4125e4 <__fxstatat@plt+0xf4f4>
  412790:	add	x0, x19, #0x10
  412794:	bl	416f60 <__fxstatat@plt+0x13e70>
  412798:	ldp	x1, x4, [x19, #8]
  41279c:	ldr	x0, [x19, #24]
  4127a0:	b	4126a8 <__fxstatat@plt+0xf5b8>
  4127a4:	bl	403040 <__errno_location@plt>
  4127a8:	mov	w21, #0xffffffff            	// #-1
  4127ac:	mov	w1, #0x16                  	// #22
  4127b0:	str	w1, [x0]
  4127b4:	b	412678 <__fxstatat@plt+0xf588>
  4127b8:	bl	403040 <__errno_location@plt>
  4127bc:	mov	w21, #0xffffffff            	// #-1
  4127c0:	mov	w1, #0x9                   	// #9
  4127c4:	str	w1, [x0]
  4127c8:	b	412678 <__fxstatat@plt+0xf588>
  4127cc:	nop
  4127d0:	stp	x29, x30, [sp, #-224]!
  4127d4:	mov	x29, sp
  4127d8:	stp	x19, x20, [sp, #16]
  4127dc:	mov	x19, x1
  4127e0:	stp	x21, x22, [sp, #32]
  4127e4:	stp	x23, x24, [sp, #48]
  4127e8:	mov	x23, x0
  4127ec:	cbz	x1, 4129b4 <__fxstatat@plt+0xf8c4>
  4127f0:	ldp	x0, x1, [x1]
  4127f4:	stp	x0, x1, [sp, #64]
  4127f8:	mov	x2, #0xffffffffffff0002    	// #-65534
  4127fc:	ldr	x0, [sp, #72]
  412800:	movk	x2, #0xc000, lsl #16
  412804:	ldp	x6, x7, [x19, #16]
  412808:	add	x4, x0, x2
  41280c:	stp	x6, x7, [sp, #80]
  412810:	cmp	x4, #0x1
  412814:	mov	x1, #0xc9ff                	// #51711
  412818:	movk	x1, #0x3b9a, lsl #16
  41281c:	ccmp	x0, x1, #0x0, hi  // hi = pmore
  412820:	b.hi	412afc <__fxstatat@plt+0xfa0c>  // b.pmore
  412824:	ldr	x3, [sp, #88]
  412828:	add	x2, x3, x2
  41282c:	cmp	x2, #0x1
  412830:	cset	w20, hi  // hi = pmore
  412834:	cmp	x3, x1
  412838:	cset	w1, hi  // hi = pmore
  41283c:	ands	w20, w20, w1
  412840:	b.ne	412afc <__fxstatat@plt+0xfa0c>  // b.any
  412844:	cmp	x4, #0x1
  412848:	mov	w1, #0x0                   	// #0
  41284c:	mov	w4, #0x0                   	// #0
  412850:	b.ls	412988 <__fxstatat@plt+0xf898>  // b.plast
  412854:	adrp	x22, 42f000 <__fxstatat@plt+0x2bf10>
  412858:	cmp	x2, #0x1
  41285c:	add	x24, x22, #0xa98
  412860:	b.ls	4128fc <__fxstatat@plt+0xf80c>  // b.plast
  412864:	ldr	w0, [x24, #4]
  412868:	add	w20, w20, w4
  41286c:	tbnz	w0, #31, 412a50 <__fxstatat@plt+0xf960>
  412870:	cmp	w20, #0x2
  412874:	b.ne	412a48 <__fxstatat@plt+0xf958>  // b.any
  412878:	add	x2, sp, #0x60
  41287c:	mov	x1, x23
  412880:	mov	w0, #0x0                   	// #0
  412884:	bl	402f40 <__lxstat@plt>
  412888:	cbnz	w0, 412ae0 <__fxstatat@plt+0xf9f0>
  41288c:	ldr	x1, [sp, #72]
  412890:	mov	x0, #0x3ffffffe            	// #1073741822
  412894:	cmp	x1, x0
  412898:	b.eq	412a90 <__fxstatat@plt+0xf9a0>  // b.none
  41289c:	ldr	x1, [sp, #88]
  4128a0:	add	x19, sp, #0x40
  4128a4:	mov	w20, #0x3                   	// #3
  4128a8:	cmp	x1, x0
  4128ac:	b.eq	412aa4 <__fxstatat@plt+0xf9b4>  // b.none
  4128b0:	mov	x2, x19
  4128b4:	mov	x1, x23
  4128b8:	mov	w3, #0x100                 	// #256
  4128bc:	mov	w0, #0xffffff9c            	// #-100
  4128c0:	bl	402e90 <utimensat@plt>
  4128c4:	mov	w21, w0
  4128c8:	cmp	w0, #0x0
  4128cc:	b.le	412a20 <__fxstatat@plt+0xf930>
  4128d0:	bl	403040 <__errno_location@plt>
  4128d4:	mov	w1, #0x26                  	// #38
  4128d8:	str	w1, [x0]
  4128dc:	mov	w0, #0xffffffff            	// #-1
  4128e0:	str	w0, [x24, #4]
  4128e4:	cbz	w20, 4129d0 <__fxstatat@plt+0xf8e0>
  4128e8:	cmp	w20, #0x3
  4128ec:	b.ne	412acc <__fxstatat@plt+0xf9dc>  // b.any
  4128f0:	cbnz	x19, 41293c <__fxstatat@plt+0xf84c>
  4128f4:	mov	x19, #0x0                   	// #0
  4128f8:	b	4129e4 <__fxstatat@plt+0xf8f4>
  4128fc:	mov	x0, #0x3ffffffe            	// #1073741822
  412900:	cmp	x3, x0
  412904:	ldr	w0, [x24, #4]
  412908:	eor	w1, w1, #0x1
  41290c:	str	xzr, [sp, #80]
  412910:	csel	w20, w1, w20, eq  // eq = none
  412914:	add	w20, w20, #0x1
  412918:	tbz	w0, #31, 412870 <__fxstatat@plt+0xf780>
  41291c:	mov	w0, #0xffffffff            	// #-1
  412920:	str	w0, [x24, #4]
  412924:	add	x2, sp, #0x60
  412928:	mov	x1, x23
  41292c:	mov	w0, #0x0                   	// #0
  412930:	bl	402f40 <__lxstat@plt>
  412934:	cbnz	w0, 412ae0 <__fxstatat@plt+0xf9f0>
  412938:	add	x19, sp, #0x40
  41293c:	ldr	x0, [x19, #8]
  412940:	mov	x2, #0x3ffffffe            	// #1073741822
  412944:	ldr	x1, [x19, #24]
  412948:	cmp	x0, x2
  41294c:	b.eq	412a64 <__fxstatat@plt+0xf974>  // b.none
  412950:	mov	x2, #0x3fffffff            	// #1073741823
  412954:	cmp	x0, x2
  412958:	b.ne	412970 <__fxstatat@plt+0xf880>  // b.any
  41295c:	cmp	x1, x0
  412960:	b.eq	4128f4 <__fxstatat@plt+0xf804>  // b.none
  412964:	mov	x0, x19
  412968:	bl	416f60 <__fxstatat@plt+0x13e70>
  41296c:	ldr	x1, [x19, #24]
  412970:	mov	x0, #0x3ffffffe            	// #1073741822
  412974:	cmp	x1, x0
  412978:	b.ne	412a78 <__fxstatat@plt+0xf988>  // b.any
  41297c:	ldur	q0, [sp, #184]
  412980:	str	q0, [x19, #16]
  412984:	b	4129e4 <__fxstatat@plt+0xf8f4>
  412988:	mov	x1, #0x3ffffffe            	// #1073741822
  41298c:	cmp	x0, x1
  412990:	str	xzr, [sp, #64]
  412994:	cset	w20, eq  // eq = none
  412998:	adrp	x22, 42f000 <__fxstatat@plt+0x2bf10>
  41299c:	mov	w1, w20
  4129a0:	add	x24, x22, #0xa98
  4129a4:	cmp	x2, #0x1
  4129a8:	mov	w4, #0x1                   	// #1
  4129ac:	b.hi	412864 <__fxstatat@plt+0xf774>  // b.pmore
  4129b0:	b	4128fc <__fxstatat@plt+0xf80c>
  4129b4:	adrp	x22, 42f000 <__fxstatat@plt+0x2bf10>
  4129b8:	add	x24, x22, #0xa98
  4129bc:	mov	w20, #0x0                   	// #0
  4129c0:	ldr	w0, [x24, #4]
  4129c4:	tbz	w0, #31, 4128b0 <__fxstatat@plt+0xf7c0>
  4129c8:	mov	w0, #0xffffffff            	// #-1
  4129cc:	str	w0, [x24, #4]
  4129d0:	add	x2, sp, #0x60
  4129d4:	mov	x1, x23
  4129d8:	mov	w0, #0x0                   	// #0
  4129dc:	bl	402f40 <__lxstat@plt>
  4129e0:	cbnz	w0, 412ae0 <__fxstatat@plt+0xf9f0>
  4129e4:	ldr	w2, [sp, #112]
  4129e8:	and	w2, w2, #0xf000
  4129ec:	cmp	w2, #0xa, lsl #12
  4129f0:	b.eq	412ae8 <__fxstatat@plt+0xf9f8>  // b.none
  4129f4:	mov	x2, x19
  4129f8:	mov	x1, x23
  4129fc:	mov	w0, #0xffffffff            	// #-1
  412a00:	bl	411f60 <__fxstatat@plt+0xee70>
  412a04:	mov	w21, w0
  412a08:	mov	w0, w21
  412a0c:	ldp	x19, x20, [sp, #16]
  412a10:	ldp	x21, x22, [sp, #32]
  412a14:	ldp	x23, x24, [sp, #48]
  412a18:	ldp	x29, x30, [sp], #224
  412a1c:	ret
  412a20:	b.ne	412ab8 <__fxstatat@plt+0xf9c8>  // b.any
  412a24:	mov	w0, #0x1                   	// #1
  412a28:	str	w0, [x22, #2712]
  412a2c:	str	w0, [x24, #4]
  412a30:	mov	w0, w21
  412a34:	ldp	x19, x20, [sp, #16]
  412a38:	ldp	x21, x22, [sp, #32]
  412a3c:	ldp	x23, x24, [sp, #48]
  412a40:	ldp	x29, x30, [sp], #224
  412a44:	ret
  412a48:	add	x19, sp, #0x40
  412a4c:	b	4128b0 <__fxstatat@plt+0xf7c0>
  412a50:	mov	w0, #0xffffffff            	// #-1
  412a54:	str	w0, [x24, #4]
  412a58:	add	x19, sp, #0x40
  412a5c:	cbz	w20, 4129d0 <__fxstatat@plt+0xf8e0>
  412a60:	b	412924 <__fxstatat@plt+0xf834>
  412a64:	cmp	x1, x0
  412a68:	mov	w21, #0x0                   	// #0
  412a6c:	b.eq	412a08 <__fxstatat@plt+0xf918>  // b.none
  412a70:	ldur	q0, [sp, #168]
  412a74:	str	q0, [x19]
  412a78:	mov	x0, #0x3fffffff            	// #1073741823
  412a7c:	cmp	x1, x0
  412a80:	b.ne	4129e4 <__fxstatat@plt+0xf8f4>  // b.any
  412a84:	add	x0, x19, #0x10
  412a88:	bl	416f60 <__fxstatat@plt+0x13e70>
  412a8c:	b	4129e4 <__fxstatat@plt+0xf8f4>
  412a90:	ldur	q0, [sp, #168]
  412a94:	add	x19, sp, #0x40
  412a98:	mov	w20, #0x3                   	// #3
  412a9c:	str	q0, [sp, #64]
  412aa0:	b	4128b0 <__fxstatat@plt+0xf7c0>
  412aa4:	ldur	q0, [sp, #184]
  412aa8:	add	x19, sp, #0x40
  412aac:	mov	w20, #0x3                   	// #3
  412ab0:	str	q0, [sp, #80]
  412ab4:	b	4128b0 <__fxstatat@plt+0xf7c0>
  412ab8:	bl	403040 <__errno_location@plt>
  412abc:	ldr	w0, [x0]
  412ac0:	cmp	w0, #0x26
  412ac4:	b.ne	412a24 <__fxstatat@plt+0xf934>  // b.any
  412ac8:	b	4128dc <__fxstatat@plt+0xf7ec>
  412acc:	add	x2, sp, #0x60
  412ad0:	mov	x1, x23
  412ad4:	mov	w0, #0x0                   	// #0
  412ad8:	bl	402f40 <__lxstat@plt>
  412adc:	cbz	w0, 4128f0 <__fxstatat@plt+0xf800>
  412ae0:	mov	w21, #0xffffffff            	// #-1
  412ae4:	b	412a08 <__fxstatat@plt+0xf918>
  412ae8:	bl	403040 <__errno_location@plt>
  412aec:	mov	w21, #0xffffffff            	// #-1
  412af0:	mov	w1, #0x26                  	// #38
  412af4:	str	w1, [x0]
  412af8:	b	412a08 <__fxstatat@plt+0xf918>
  412afc:	bl	403040 <__errno_location@plt>
  412b00:	mov	w21, #0xffffffff            	// #-1
  412b04:	mov	w1, #0x16                  	// #22
  412b08:	str	w1, [x0]
  412b0c:	b	412a08 <__fxstatat@plt+0xf918>
  412b10:	stp	x29, x30, [sp, #-112]!
  412b14:	mov	x29, sp
  412b18:	stp	x19, x20, [sp, #16]
  412b1c:	mov	w20, w0
  412b20:	mov	x0, x2
  412b24:	ldp	x4, x5, [x3]
  412b28:	stp	x4, x5, [sp, #80]
  412b2c:	ldp	x2, x3, [x3, #16]
  412b30:	str	x21, [sp, #32]
  412b34:	mov	w21, w1
  412b38:	add	x1, sp, #0x30
  412b3c:	stp	x4, x5, [sp, #48]
  412b40:	stp	x2, x3, [sp, #64]
  412b44:	stp	x2, x3, [sp, #96]
  412b48:	bl	413b38 <__fxstatat@plt+0x10a48>
  412b4c:	cbz	x0, 412b80 <__fxstatat@plt+0xfa90>
  412b50:	mov	x19, x0
  412b54:	mov	w1, w21
  412b58:	mov	w0, w20
  412b5c:	mov	x3, x19
  412b60:	adrp	x2, 419000 <__fxstatat@plt+0x15f10>
  412b64:	add	x2, x2, #0x7a0
  412b68:	bl	402950 <error@plt>
  412b6c:	mov	x0, x19
  412b70:	ldp	x19, x20, [sp, #16]
  412b74:	ldr	x21, [sp, #32]
  412b78:	ldp	x29, x30, [sp], #112
  412b7c:	b	402e00 <free@plt>
  412b80:	bl	403040 <__errno_location@plt>
  412b84:	mov	x3, x0
  412b88:	mov	w2, #0x5                   	// #5
  412b8c:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412b90:	mov	x0, #0x0                   	// #0
  412b94:	add	x1, x1, #0x6c8
  412b98:	ldr	w19, [x3]
  412b9c:	bl	402f90 <dcgettext@plt>
  412ba0:	mov	x2, x0
  412ba4:	mov	w0, #0x0                   	// #0
  412ba8:	mov	w1, w19
  412bac:	bl	402950 <error@plt>
  412bb0:	bl	402ce0 <abort@plt>
  412bb4:	nop
  412bb8:	stp	x29, x30, [sp, #-96]!
  412bbc:	mov	x29, sp
  412bc0:	ldp	x8, x9, [x5]
  412bc4:	stp	x19, x20, [sp, #16]
  412bc8:	mov	x20, x2
  412bcc:	ldp	x6, x7, [x5, #16]
  412bd0:	stp	x21, x22, [sp, #32]
  412bd4:	mov	w21, w0
  412bd8:	mov	w22, w1
  412bdc:	mov	x0, x4
  412be0:	add	x1, sp, #0x40
  412be4:	str	x23, [sp, #48]
  412be8:	mov	w23, w3
  412bec:	stp	x8, x9, [sp, #64]
  412bf0:	stp	x6, x7, [sp, #80]
  412bf4:	bl	413b38 <__fxstatat@plt+0x10a48>
  412bf8:	cbz	x0, 412c6c <__fxstatat@plt+0xfb7c>
  412bfc:	mov	x19, x0
  412c00:	cbz	x20, 412c3c <__fxstatat@plt+0xfb4c>
  412c04:	mov	w3, w23
  412c08:	mov	x2, x20
  412c0c:	mov	w1, w22
  412c10:	mov	w0, w21
  412c14:	mov	x5, x19
  412c18:	adrp	x4, 419000 <__fxstatat@plt+0x15f10>
  412c1c:	add	x4, x4, #0x7a0
  412c20:	bl	4030b0 <error_at_line@plt>
  412c24:	mov	x0, x19
  412c28:	ldp	x19, x20, [sp, #16]
  412c2c:	ldp	x21, x22, [sp, #32]
  412c30:	ldr	x23, [sp, #48]
  412c34:	ldp	x29, x30, [sp], #96
  412c38:	b	402e00 <free@plt>
  412c3c:	mov	w1, w22
  412c40:	mov	w0, w21
  412c44:	mov	x3, x19
  412c48:	adrp	x2, 419000 <__fxstatat@plt+0x15f10>
  412c4c:	add	x2, x2, #0x7a0
  412c50:	bl	402950 <error@plt>
  412c54:	mov	x0, x19
  412c58:	ldp	x19, x20, [sp, #16]
  412c5c:	ldp	x21, x22, [sp, #32]
  412c60:	ldr	x23, [sp, #48]
  412c64:	ldp	x29, x30, [sp], #96
  412c68:	b	402e00 <free@plt>
  412c6c:	bl	403040 <__errno_location@plt>
  412c70:	mov	x3, x0
  412c74:	mov	w2, #0x5                   	// #5
  412c78:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412c7c:	mov	x0, #0x0                   	// #0
  412c80:	add	x1, x1, #0x6c8
  412c84:	ldr	w19, [x3]
  412c88:	bl	402f90 <dcgettext@plt>
  412c8c:	mov	x2, x0
  412c90:	mov	w0, #0x0                   	// #0
  412c94:	mov	w1, w19
  412c98:	bl	402950 <error@plt>
  412c9c:	bl	402ce0 <abort@plt>
  412ca0:	sub	sp, sp, #0x50
  412ca4:	stp	x29, x30, [sp, #32]
  412ca8:	add	x29, sp, #0x20
  412cac:	stp	x19, x20, [sp, #48]
  412cb0:	mov	x19, x5
  412cb4:	mov	x20, x4
  412cb8:	str	x21, [sp, #64]
  412cbc:	mov	x5, x3
  412cc0:	mov	x21, x0
  412cc4:	cbz	x1, 412ea0 <__fxstatat@plt+0xfdb0>
  412cc8:	mov	x4, x2
  412ccc:	mov	x3, x1
  412cd0:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  412cd4:	mov	w1, #0x1                   	// #1
  412cd8:	add	x2, x2, #0x6e8
  412cdc:	bl	402d80 <__fprintf_chk@plt>
  412ce0:	mov	w2, #0x5                   	// #5
  412ce4:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412ce8:	mov	x0, #0x0                   	// #0
  412cec:	add	x1, x1, #0x700
  412cf0:	bl	402f90 <dcgettext@plt>
  412cf4:	mov	x3, x0
  412cf8:	mov	w4, #0x7e3                 	// #2019
  412cfc:	mov	w1, #0x1                   	// #1
  412d00:	mov	x0, x21
  412d04:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  412d08:	add	x2, x2, #0x9e0
  412d0c:	bl	402d80 <__fprintf_chk@plt>
  412d10:	mov	w2, #0x5                   	// #5
  412d14:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412d18:	mov	x0, #0x0                   	// #0
  412d1c:	add	x1, x1, #0x708
  412d20:	bl	402f90 <dcgettext@plt>
  412d24:	mov	x1, x21
  412d28:	bl	402fa0 <fputs_unlocked@plt>
  412d2c:	cmp	x19, #0x5
  412d30:	b.eq	412ebc <__fxstatat@plt+0xfdcc>  // b.none
  412d34:	b.hi	412d88 <__fxstatat@plt+0xfc98>  // b.pmore
  412d38:	cmp	x19, #0x2
  412d3c:	b.eq	412efc <__fxstatat@plt+0xfe0c>  // b.none
  412d40:	b.ls	412dfc <__fxstatat@plt+0xfd0c>  // b.plast
  412d44:	cmp	x19, #0x3
  412d48:	b.eq	412f7c <__fxstatat@plt+0xfe8c>  // b.none
  412d4c:	mov	w2, #0x5                   	// #5
  412d50:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412d54:	mov	x0, #0x0                   	// #0
  412d58:	add	x1, x1, #0x820
  412d5c:	bl	402f90 <dcgettext@plt>
  412d60:	mov	x2, x0
  412d64:	ldp	x3, x4, [x20]
  412d68:	mov	x0, x21
  412d6c:	ldp	x5, x6, [x20, #16]
  412d70:	mov	w1, #0x1                   	// #1
  412d74:	ldp	x29, x30, [sp, #32]
  412d78:	ldp	x19, x20, [sp, #48]
  412d7c:	ldr	x21, [sp, #64]
  412d80:	add	sp, sp, #0x50
  412d84:	b	402d80 <__fprintf_chk@plt>
  412d88:	cmp	x19, #0x8
  412d8c:	b.eq	412fb8 <__fxstatat@plt+0xfec8>  // b.none
  412d90:	b.ls	412e40 <__fxstatat@plt+0xfd50>  // b.plast
  412d94:	cmp	x19, #0x9
  412d98:	b.ne	412f6c <__fxstatat@plt+0xfe7c>  // b.any
  412d9c:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412da0:	add	x1, x1, #0x8f0
  412da4:	mov	w2, #0x5                   	// #5
  412da8:	mov	x0, #0x0                   	// #0
  412dac:	bl	402f90 <dcgettext@plt>
  412db0:	ldp	x7, x8, [x20, #32]
  412db4:	mov	x2, x0
  412db8:	ldp	x3, x4, [x20]
  412dbc:	mov	x0, x21
  412dc0:	ldp	x5, x6, [x20, #16]
  412dc4:	str	x8, [sp]
  412dc8:	mov	w1, #0x1                   	// #1
  412dcc:	ldr	x8, [x20, #48]
  412dd0:	str	x8, [sp, #8]
  412dd4:	ldr	x8, [x20, #56]
  412dd8:	str	x8, [sp, #16]
  412ddc:	ldr	x8, [x20, #64]
  412de0:	str	x8, [sp, #24]
  412de4:	bl	402d80 <__fprintf_chk@plt>
  412de8:	ldp	x29, x30, [sp, #32]
  412dec:	ldp	x19, x20, [sp, #48]
  412df0:	ldr	x21, [sp, #64]
  412df4:	add	sp, sp, #0x50
  412df8:	ret
  412dfc:	cbz	x19, 412e8c <__fxstatat@plt+0xfd9c>
  412e00:	cmp	x19, #0x1
  412e04:	b.ne	412f6c <__fxstatat@plt+0xfe7c>  // b.any
  412e08:	mov	w2, #0x5                   	// #5
  412e0c:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412e10:	mov	x0, #0x0                   	// #0
  412e14:	add	x1, x1, #0x7d8
  412e18:	bl	402f90 <dcgettext@plt>
  412e1c:	mov	x2, x0
  412e20:	mov	w1, w19
  412e24:	mov	x0, x21
  412e28:	ldr	x3, [x20]
  412e2c:	ldp	x29, x30, [sp, #32]
  412e30:	ldp	x19, x20, [sp, #48]
  412e34:	ldr	x21, [sp, #64]
  412e38:	add	sp, sp, #0x50
  412e3c:	b	402d80 <__fprintf_chk@plt>
  412e40:	cmp	x19, #0x6
  412e44:	b.eq	412f34 <__fxstatat@plt+0xfe44>  // b.none
  412e48:	cmp	x19, #0x7
  412e4c:	b.ne	412f6c <__fxstatat@plt+0xfe7c>  // b.any
  412e50:	mov	w2, #0x5                   	// #5
  412e54:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412e58:	mov	x0, #0x0                   	// #0
  412e5c:	add	x1, x1, #0x890
  412e60:	bl	402f90 <dcgettext@plt>
  412e64:	mov	x2, x0
  412e68:	ldp	x7, x8, [x20, #32]
  412e6c:	mov	x0, x21
  412e70:	ldp	x3, x4, [x20]
  412e74:	mov	w1, #0x1                   	// #1
  412e78:	ldp	x5, x6, [x20, #16]
  412e7c:	str	x8, [sp]
  412e80:	ldr	x8, [x20, #48]
  412e84:	str	x8, [sp, #8]
  412e88:	bl	402d80 <__fprintf_chk@plt>
  412e8c:	ldp	x29, x30, [sp, #32]
  412e90:	ldp	x19, x20, [sp, #48]
  412e94:	ldr	x21, [sp, #64]
  412e98:	add	sp, sp, #0x50
  412e9c:	ret
  412ea0:	mov	x4, x3
  412ea4:	mov	w1, #0x1                   	// #1
  412ea8:	mov	x3, x2
  412eac:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  412eb0:	add	x2, x2, #0x6f8
  412eb4:	bl	402d80 <__fprintf_chk@plt>
  412eb8:	b	412ce0 <__fxstatat@plt+0xfbf0>
  412ebc:	mov	w2, w19
  412ec0:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412ec4:	mov	x0, #0x0                   	// #0
  412ec8:	add	x1, x1, #0x840
  412ecc:	bl	402f90 <dcgettext@plt>
  412ed0:	mov	x2, x0
  412ed4:	ldp	x3, x4, [x20]
  412ed8:	mov	x0, x21
  412edc:	ldp	x5, x6, [x20, #16]
  412ee0:	mov	w1, #0x1                   	// #1
  412ee4:	ldp	x29, x30, [sp, #32]
  412ee8:	ldr	x7, [x20, #32]
  412eec:	ldp	x19, x20, [sp, #48]
  412ef0:	ldr	x21, [sp, #64]
  412ef4:	add	sp, sp, #0x50
  412ef8:	b	402d80 <__fprintf_chk@plt>
  412efc:	mov	w2, #0x5                   	// #5
  412f00:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412f04:	mov	x0, #0x0                   	// #0
  412f08:	add	x1, x1, #0x7e8
  412f0c:	bl	402f90 <dcgettext@plt>
  412f10:	mov	x2, x0
  412f14:	ldp	x3, x4, [x20]
  412f18:	mov	x0, x21
  412f1c:	ldp	x29, x30, [sp, #32]
  412f20:	mov	w1, #0x1                   	// #1
  412f24:	ldp	x19, x20, [sp, #48]
  412f28:	ldr	x21, [sp, #64]
  412f2c:	add	sp, sp, #0x50
  412f30:	b	402d80 <__fprintf_chk@plt>
  412f34:	mov	w2, #0x5                   	// #5
  412f38:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412f3c:	mov	x0, #0x0                   	// #0
  412f40:	add	x1, x1, #0x868
  412f44:	bl	402f90 <dcgettext@plt>
  412f48:	mov	x2, x0
  412f4c:	ldp	x3, x4, [x20]
  412f50:	mov	x0, x21
  412f54:	ldp	x5, x6, [x20, #16]
  412f58:	mov	w1, #0x1                   	// #1
  412f5c:	ldp	x7, x8, [x20, #32]
  412f60:	str	x8, [sp]
  412f64:	bl	402d80 <__fprintf_chk@plt>
  412f68:	b	412e8c <__fxstatat@plt+0xfd9c>
  412f6c:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412f70:	mov	w2, #0x5                   	// #5
  412f74:	add	x1, x1, #0x928
  412f78:	b	412da8 <__fxstatat@plt+0xfcb8>
  412f7c:	mov	w2, #0x5                   	// #5
  412f80:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412f84:	mov	x0, #0x0                   	// #0
  412f88:	add	x1, x1, #0x800
  412f8c:	bl	402f90 <dcgettext@plt>
  412f90:	mov	x2, x0
  412f94:	ldp	x3, x4, [x20]
  412f98:	mov	x0, x21
  412f9c:	ldr	x5, [x20, #16]
  412fa0:	mov	w1, #0x1                   	// #1
  412fa4:	ldp	x29, x30, [sp, #32]
  412fa8:	ldp	x19, x20, [sp, #48]
  412fac:	ldr	x21, [sp, #64]
  412fb0:	add	sp, sp, #0x50
  412fb4:	b	402d80 <__fprintf_chk@plt>
  412fb8:	mov	w2, #0x5                   	// #5
  412fbc:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  412fc0:	mov	x0, #0x0                   	// #0
  412fc4:	add	x1, x1, #0x8c0
  412fc8:	bl	402f90 <dcgettext@plt>
  412fcc:	mov	x2, x0
  412fd0:	ldp	x7, x8, [x20, #32]
  412fd4:	mov	x0, x21
  412fd8:	ldp	x3, x4, [x20]
  412fdc:	mov	w1, #0x1                   	// #1
  412fe0:	ldp	x5, x6, [x20, #16]
  412fe4:	str	x8, [sp]
  412fe8:	ldr	x8, [x20, #48]
  412fec:	str	x8, [sp, #8]
  412ff0:	ldr	x8, [x20, #56]
  412ff4:	str	x8, [sp, #16]
  412ff8:	bl	402d80 <__fprintf_chk@plt>
  412ffc:	b	412e8c <__fxstatat@plt+0xfd9c>
  413000:	ldr	x5, [x4]
  413004:	cbz	x5, 413020 <__fxstatat@plt+0xff30>
  413008:	mov	x5, #0x0                   	// #0
  41300c:	nop
  413010:	add	x5, x5, #0x1
  413014:	ldr	x6, [x4, x5, lsl #3]
  413018:	cbnz	x6, 413010 <__fxstatat@plt+0xff20>
  41301c:	b	412ca0 <__fxstatat@plt+0xfbb0>
  413020:	mov	x5, #0x0                   	// #0
  413024:	b	412ca0 <__fxstatat@plt+0xfbb0>
  413028:	stp	x29, x30, [sp, #-96]!
  41302c:	mov	x29, sp
  413030:	ldp	x6, x8, [x4]
  413034:	ldr	w7, [x4, #24]
  413038:	add	x5, x6, #0xf
  41303c:	and	x5, x5, #0xfffffffffffffff8
  413040:	tbnz	w7, #31, 413128 <__fxstatat@plt+0x10038>
  413044:	ldr	x4, [x6]
  413048:	str	x4, [sp, #16]
  41304c:	cbz	x4, 413178 <__fxstatat@plt+0x10088>
  413050:	add	x4, x5, #0xf
  413054:	ldr	x5, [x5]
  413058:	str	x5, [sp, #24]
  41305c:	and	x4, x4, #0xfffffffffffffff8
  413060:	cbz	x5, 413164 <__fxstatat@plt+0x10074>
  413064:	add	x5, x4, #0xf
  413068:	and	x5, x5, #0xfffffffffffffff8
  41306c:	ldr	x4, [x4]
  413070:	str	x4, [sp, #32]
  413074:	cbz	x4, 413114 <__fxstatat@plt+0x10024>
  413078:	add	x6, x5, #0xf
  41307c:	and	x6, x6, #0xfffffffffffffff8
  413080:	ldr	x4, [x5]
  413084:	str	x4, [sp, #40]
  413088:	cbz	x4, 41318c <__fxstatat@plt+0x1009c>
  41308c:	ldr	x5, [x6]
  413090:	str	x5, [sp, #48]
  413094:	add	x4, x6, #0xf
  413098:	and	x4, x4, #0xfffffffffffffff8
  41309c:	cbz	x5, 4131a0 <__fxstatat@plt+0x100b0>
  4130a0:	add	x6, x4, #0xf
  4130a4:	and	x6, x6, #0xfffffffffffffff8
  4130a8:	ldr	x4, [x4]
  4130ac:	str	x4, [sp, #56]
  4130b0:	cbz	x4, 4131a8 <__fxstatat@plt+0x100b8>
  4130b4:	ldr	x5, [x6]
  4130b8:	str	x5, [sp, #64]
  4130bc:	add	x4, x6, #0xf
  4130c0:	and	x4, x4, #0xfffffffffffffff8
  4130c4:	cbz	x5, 4131b0 <__fxstatat@plt+0x100c0>
  4130c8:	add	x5, x4, #0xf
  4130cc:	and	x5, x5, #0xfffffffffffffff8
  4130d0:	ldr	x4, [x4]
  4130d4:	str	x4, [sp, #72]
  4130d8:	cbz	x4, 4131b8 <__fxstatat@plt+0x100c8>
  4130dc:	add	x6, x5, #0xf
  4130e0:	and	x6, x6, #0xfffffffffffffff8
  4130e4:	ldr	x4, [x5]
  4130e8:	str	x4, [sp, #80]
  4130ec:	cbz	x4, 4131c0 <__fxstatat@plt+0x100d0>
  4130f0:	ldr	x4, [x6]
  4130f4:	str	x4, [sp, #88]
  4130f8:	cmp	x4, #0x0
  4130fc:	cset	x5, ne  // ne = any
  413100:	add	x5, x5, #0x9
  413104:	add	x4, sp, #0x10
  413108:	bl	412ca0 <__fxstatat@plt+0xfbb0>
  41310c:	ldp	x29, x30, [sp], #96
  413110:	ret
  413114:	add	x4, sp, #0x10
  413118:	mov	x5, #0x2                   	// #2
  41311c:	bl	412ca0 <__fxstatat@plt+0xfbb0>
  413120:	ldp	x29, x30, [sp], #96
  413124:	ret
  413128:	add	w4, w7, #0x8
  41312c:	cmp	w4, #0x0
  413130:	b.gt	413044 <__fxstatat@plt+0xff54>
  413134:	ldr	x9, [x8, w7, sxtw]
  413138:	str	x9, [sp, #16]
  41313c:	cbz	x9, 413178 <__fxstatat@plt+0x10088>
  413140:	cbz	w4, 4132f0 <__fxstatat@plt+0x10200>
  413144:	add	w9, w7, #0x10
  413148:	cmp	w9, #0x0
  41314c:	b.le	4131c8 <__fxstatat@plt+0x100d8>
  413150:	mov	x4, x5
  413154:	mov	x5, x6
  413158:	ldr	x5, [x5]
  41315c:	str	x5, [sp, #24]
  413160:	cbnz	x5, 413064 <__fxstatat@plt+0xff74>
  413164:	add	x4, sp, #0x10
  413168:	mov	x5, #0x1                   	// #1
  41316c:	bl	412ca0 <__fxstatat@plt+0xfbb0>
  413170:	ldp	x29, x30, [sp], #96
  413174:	ret
  413178:	add	x4, sp, #0x10
  41317c:	mov	x5, #0x0                   	// #0
  413180:	bl	412ca0 <__fxstatat@plt+0xfbb0>
  413184:	ldp	x29, x30, [sp], #96
  413188:	ret
  41318c:	add	x4, sp, #0x10
  413190:	mov	x5, #0x3                   	// #3
  413194:	bl	412ca0 <__fxstatat@plt+0xfbb0>
  413198:	ldp	x29, x30, [sp], #96
  41319c:	ret
  4131a0:	mov	x5, #0x4                   	// #4
  4131a4:	b	413104 <__fxstatat@plt+0x10014>
  4131a8:	mov	x5, #0x5                   	// #5
  4131ac:	b	413104 <__fxstatat@plt+0x10014>
  4131b0:	mov	x5, #0x6                   	// #6
  4131b4:	b	413104 <__fxstatat@plt+0x10014>
  4131b8:	mov	x5, #0x7                   	// #7
  4131bc:	b	413104 <__fxstatat@plt+0x10014>
  4131c0:	mov	x5, #0x8                   	// #8
  4131c4:	b	413104 <__fxstatat@plt+0x10014>
  4131c8:	ldr	x4, [x8, w4, sxtw]
  4131cc:	str	x4, [sp, #24]
  4131d0:	cbz	x4, 413164 <__fxstatat@plt+0x10074>
  4131d4:	cbz	w9, 413318 <__fxstatat@plt+0x10228>
  4131d8:	add	w10, w7, #0x18
  4131dc:	mov	x4, x6
  4131e0:	cmp	w10, #0x0
  4131e4:	b.gt	41306c <__fxstatat@plt+0xff7c>
  4131e8:	ldr	x4, [x8, w9, sxtw]
  4131ec:	str	x4, [sp, #32]
  4131f0:	cbz	x4, 413114 <__fxstatat@plt+0x10024>
  4131f4:	cbz	w10, 413310 <__fxstatat@plt+0x10220>
  4131f8:	add	w4, w7, #0x20
  4131fc:	cmp	w4, #0x0
  413200:	b.le	413214 <__fxstatat@plt+0x10124>
  413204:	add	x4, x6, #0xf
  413208:	mov	x5, x6
  41320c:	and	x6, x4, #0xfffffffffffffff8
  413210:	b	413080 <__fxstatat@plt+0xff90>
  413214:	ldr	x5, [x8, w10, sxtw]
  413218:	str	x5, [sp, #40]
  41321c:	cbz	x5, 41318c <__fxstatat@plt+0x1009c>
  413220:	cbz	w4, 41308c <__fxstatat@plt+0xff9c>
  413224:	add	w5, w7, #0x28
  413228:	cmp	w5, #0x0
  41322c:	b.gt	41308c <__fxstatat@plt+0xff9c>
  413230:	ldr	x4, [x8, w4, sxtw]
  413234:	str	x4, [sp, #48]
  413238:	cbz	x4, 4131a0 <__fxstatat@plt+0x100b0>
  41323c:	cbz	w5, 413308 <__fxstatat@plt+0x10218>
  413240:	add	w4, w7, #0x30
  413244:	cmp	w4, #0x0
  413248:	b.le	41325c <__fxstatat@plt+0x1016c>
  41324c:	add	x5, x6, #0xf
  413250:	mov	x4, x6
  413254:	and	x6, x5, #0xfffffffffffffff8
  413258:	b	4130a8 <__fxstatat@plt+0xffb8>
  41325c:	ldr	x5, [x8, w5, sxtw]
  413260:	str	x5, [sp, #56]
  413264:	cbz	x5, 4131a8 <__fxstatat@plt+0x100b8>
  413268:	cbz	w4, 4130b4 <__fxstatat@plt+0xffc4>
  41326c:	add	w5, w7, #0x38
  413270:	cmp	w5, #0x0
  413274:	b.gt	4130b4 <__fxstatat@plt+0xffc4>
  413278:	ldr	x4, [x8, w4, sxtw]
  41327c:	str	x4, [sp, #64]
  413280:	cbz	x4, 4131b0 <__fxstatat@plt+0x100c0>
  413284:	cbz	w5, 413300 <__fxstatat@plt+0x10210>
  413288:	add	w9, w7, #0x40
  41328c:	cmp	w9, #0x0
  413290:	b.le	4132a4 <__fxstatat@plt+0x101b4>
  413294:	add	x5, x6, #0xf
  413298:	mov	x4, x6
  41329c:	and	x5, x5, #0xfffffffffffffff8
  4132a0:	b	4130d0 <__fxstatat@plt+0xffe0>
  4132a4:	ldr	x4, [x8, w5, sxtw]
  4132a8:	str	x4, [sp, #72]
  4132ac:	cbz	x4, 4131b8 <__fxstatat@plt+0x100c8>
  4132b0:	cbz	w9, 4132f8 <__fxstatat@plt+0x10208>
  4132b4:	add	w4, w7, #0x48
  4132b8:	cmp	w4, #0x0
  4132bc:	b.le	4132d0 <__fxstatat@plt+0x101e0>
  4132c0:	add	x4, x6, #0xf
  4132c4:	mov	x5, x6
  4132c8:	and	x6, x4, #0xfffffffffffffff8
  4132cc:	b	4130e4 <__fxstatat@plt+0xfff4>
  4132d0:	ldr	x5, [x8, w9, sxtw]
  4132d4:	str	x5, [sp, #80]
  4132d8:	cbz	x5, 4131c0 <__fxstatat@plt+0x100d0>
  4132dc:	cbz	w4, 4130f0 <__fxstatat@plt+0x10000>
  4132e0:	add	x8, x8, w4, sxtw
  4132e4:	cmn	w7, #0x4f
  4132e8:	csel	x6, x8, x6, lt  // lt = tstop
  4132ec:	b	4130f0 <__fxstatat@plt+0x10000>
  4132f0:	mov	x5, x6
  4132f4:	b	413050 <__fxstatat@plt+0xff60>
  4132f8:	mov	x5, x6
  4132fc:	b	4130dc <__fxstatat@plt+0xffec>
  413300:	mov	x4, x6
  413304:	b	4130c8 <__fxstatat@plt+0xffd8>
  413308:	mov	x4, x6
  41330c:	b	4130a0 <__fxstatat@plt+0xffb0>
  413310:	mov	x5, x6
  413314:	b	413078 <__fxstatat@plt+0xff88>
  413318:	mov	x4, x6
  41331c:	b	413064 <__fxstatat@plt+0xff74>
  413320:	stp	x29, x30, [sp, #-288]!
  413324:	mov	w10, #0xffffffe0            	// #-32
  413328:	mov	w9, #0xffffff80            	// #-128
  41332c:	mov	x29, sp
  413330:	add	x11, sp, #0x100
  413334:	add	x12, sp, #0x120
  413338:	stp	x12, x12, [sp, #16]
  41333c:	str	x11, [sp, #32]
  413340:	stp	w10, w9, [sp, #40]
  413344:	str	x4, [sp, #48]
  413348:	str	q0, [sp, #128]
  41334c:	str	q1, [sp, #144]
  413350:	str	q2, [sp, #160]
  413354:	str	q3, [sp, #176]
  413358:	str	q4, [sp, #192]
  41335c:	str	q5, [sp, #208]
  413360:	str	q6, [sp, #224]
  413364:	str	q7, [sp, #240]
  413368:	stp	x4, x5, [sp, #256]
  41336c:	stp	x6, x7, [sp, #272]
  413370:	cbz	x4, 413460 <__fxstatat@plt+0x10370>
  413374:	str	x5, [sp, #56]
  413378:	cbz	x5, 413458 <__fxstatat@plt+0x10368>
  41337c:	str	x6, [sp, #64]
  413380:	mov	x5, #0x2                   	// #2
  413384:	cbz	x6, 4133f8 <__fxstatat@plt+0x10308>
  413388:	str	x7, [sp, #72]
  41338c:	mov	x5, #0x3                   	// #3
  413390:	cbz	x7, 4133f8 <__fxstatat@plt+0x10308>
  413394:	ldr	x4, [sp, #288]
  413398:	str	x4, [sp, #80]
  41339c:	mov	x5, #0x4                   	// #4
  4133a0:	cbz	x4, 4133f8 <__fxstatat@plt+0x10308>
  4133a4:	ldr	x5, [sp, #296]
  4133a8:	str	x5, [sp, #88]
  4133ac:	add	x4, sp, #0x130
  4133b0:	cbz	x5, 413408 <__fxstatat@plt+0x10318>
  4133b4:	ldr	x5, [x4]
  4133b8:	str	x5, [sp, #96]
  4133bc:	add	x4, x4, #0x8
  4133c0:	cbz	x5, 41341c <__fxstatat@plt+0x1032c>
  4133c4:	ldr	x5, [x4]
  4133c8:	str	x5, [sp, #104]
  4133cc:	add	x4, x4, #0x8
  4133d0:	cbz	x5, 413430 <__fxstatat@plt+0x10340>
  4133d4:	ldr	x5, [x4]
  4133d8:	str	x5, [sp, #112]
  4133dc:	add	x4, x4, #0x8
  4133e0:	cbz	x5, 413444 <__fxstatat@plt+0x10354>
  4133e4:	ldr	x4, [x4]
  4133e8:	str	x4, [sp, #120]
  4133ec:	cmp	x4, #0x0
  4133f0:	cset	x5, ne  // ne = any
  4133f4:	add	x5, x5, #0x9
  4133f8:	add	x4, sp, #0x30
  4133fc:	bl	412ca0 <__fxstatat@plt+0xfbb0>
  413400:	ldp	x29, x30, [sp], #288
  413404:	ret
  413408:	add	x4, sp, #0x30
  41340c:	mov	x5, #0x5                   	// #5
  413410:	bl	412ca0 <__fxstatat@plt+0xfbb0>
  413414:	ldp	x29, x30, [sp], #288
  413418:	ret
  41341c:	add	x4, sp, #0x30
  413420:	mov	x5, #0x6                   	// #6
  413424:	bl	412ca0 <__fxstatat@plt+0xfbb0>
  413428:	ldp	x29, x30, [sp], #288
  41342c:	ret
  413430:	add	x4, sp, #0x30
  413434:	mov	x5, #0x7                   	// #7
  413438:	bl	412ca0 <__fxstatat@plt+0xfbb0>
  41343c:	ldp	x29, x30, [sp], #288
  413440:	ret
  413444:	add	x4, sp, #0x30
  413448:	mov	x5, #0x8                   	// #8
  41344c:	bl	412ca0 <__fxstatat@plt+0xfbb0>
  413450:	ldp	x29, x30, [sp], #288
  413454:	ret
  413458:	mov	x5, #0x1                   	// #1
  41345c:	b	4133f8 <__fxstatat@plt+0x10308>
  413460:	mov	x5, #0x0                   	// #0
  413464:	b	4133f8 <__fxstatat@plt+0x10308>
  413468:	stp	x29, x30, [sp, #-16]!
  41346c:	mov	w2, #0x5                   	// #5
  413470:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  413474:	mov	x29, sp
  413478:	add	x1, x1, #0x968
  41347c:	mov	x0, #0x0                   	// #0
  413480:	bl	402f90 <dcgettext@plt>
  413484:	mov	x1, x0
  413488:	adrp	x2, 419000 <__fxstatat@plt+0x15f10>
  41348c:	mov	w0, #0x1                   	// #1
  413490:	add	x2, x2, #0x318
  413494:	bl	402ba0 <__printf_chk@plt>
  413498:	mov	w2, #0x5                   	// #5
  41349c:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  4134a0:	mov	x0, #0x0                   	// #0
  4134a4:	add	x1, x1, #0x980
  4134a8:	bl	402f90 <dcgettext@plt>
  4134ac:	mov	x1, x0
  4134b0:	adrp	x3, 418000 <__fxstatat@plt+0x14f10>
  4134b4:	add	x3, x3, #0xae0
  4134b8:	adrp	x2, 418000 <__fxstatat@plt+0x14f10>
  4134bc:	mov	w0, #0x1                   	// #1
  4134c0:	add	x2, x2, #0xb08
  4134c4:	bl	402ba0 <__printf_chk@plt>
  4134c8:	mov	w2, #0x5                   	// #5
  4134cc:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  4134d0:	mov	x0, #0x0                   	// #0
  4134d4:	add	x1, x1, #0x998
  4134d8:	bl	402f90 <dcgettext@plt>
  4134dc:	ldp	x29, x30, [sp], #16
  4134e0:	adrp	x1, 42f000 <__fxstatat@plt+0x2bf10>
  4134e4:	ldr	x1, [x1, #1216]
  4134e8:	b	402fa0 <fputs_unlocked@plt>
  4134ec:	nop
  4134f0:	stp	x29, x30, [sp, #-32]!
  4134f4:	mov	x29, sp
  4134f8:	stp	x19, x20, [sp, #16]
  4134fc:	adrp	x19, 42f000 <__fxstatat@plt+0x2bf10>
  413500:	add	x20, x19, #0xaa0
  413504:	ldrb	w0, [x19, #2720]
  413508:	cbz	w0, 41351c <__fxstatat@plt+0x1042c>
  41350c:	ldrb	w0, [x20, #1]
  413510:	ldp	x19, x20, [sp, #16]
  413514:	ldp	x29, x30, [sp], #32
  413518:	ret
  41351c:	bl	402990 <geteuid@plt>
  413520:	cmp	w0, #0x0
  413524:	cset	w0, eq  // eq = none
  413528:	mov	w1, #0x1                   	// #1
  41352c:	strb	w1, [x19, #2720]
  413530:	strb	w0, [x20, #1]
  413534:	ldp	x19, x20, [sp, #16]
  413538:	ldp	x29, x30, [sp], #32
  41353c:	ret
  413540:	stp	x29, x30, [sp, #-32]!
  413544:	umulh	x2, x0, x1
  413548:	mov	x29, sp
  41354c:	str	x19, [sp, #16]
  413550:	mul	x19, x0, x1
  413554:	cmp	x2, #0x0
  413558:	cset	x0, ne  // ne = any
  41355c:	tbnz	x19, #63, 413584 <__fxstatat@plt+0x10494>
  413560:	cbnz	x0, 413584 <__fxstatat@plt+0x10494>
  413564:	mov	x0, x19
  413568:	bl	402b00 <malloc@plt>
  41356c:	cmp	x0, #0x0
  413570:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  413574:	b.ne	413584 <__fxstatat@plt+0x10494>  // b.any
  413578:	ldr	x19, [sp, #16]
  41357c:	ldp	x29, x30, [sp], #32
  413580:	ret
  413584:	bl	4138a0 <__fxstatat@plt+0x107b0>
  413588:	stp	x29, x30, [sp, #-32]!
  41358c:	umulh	x4, x1, x2
  413590:	mov	x29, sp
  413594:	str	x19, [sp, #16]
  413598:	mul	x19, x1, x2
  41359c:	cmp	x4, #0x0
  4135a0:	cset	x1, ne  // ne = any
  4135a4:	tbnz	x19, #63, 4135ec <__fxstatat@plt+0x104fc>
  4135a8:	cbnz	x1, 4135ec <__fxstatat@plt+0x104fc>
  4135ac:	cmp	x19, #0x0
  4135b0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4135b4:	b.ne	4135d8 <__fxstatat@plt+0x104e8>  // b.any
  4135b8:	mov	x1, x19
  4135bc:	bl	402c30 <realloc@plt>
  4135c0:	cmp	x0, #0x0
  4135c4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4135c8:	b.ne	4135ec <__fxstatat@plt+0x104fc>  // b.any
  4135cc:	ldr	x19, [sp, #16]
  4135d0:	ldp	x29, x30, [sp], #32
  4135d4:	ret
  4135d8:	bl	402e00 <free@plt>
  4135dc:	mov	x0, #0x0                   	// #0
  4135e0:	ldr	x19, [sp, #16]
  4135e4:	ldp	x29, x30, [sp], #32
  4135e8:	ret
  4135ec:	bl	4138a0 <__fxstatat@plt+0x107b0>
  4135f0:	stp	x29, x30, [sp, #-32]!
  4135f4:	mov	x4, x0
  4135f8:	mov	x29, sp
  4135fc:	ldr	x3, [x1]
  413600:	str	x19, [sp, #16]
  413604:	cbz	x0, 413654 <__fxstatat@plt+0x10564>
  413608:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  41360c:	movk	x5, #0x5554
  413610:	udiv	x5, x5, x2
  413614:	cmp	x5, x3
  413618:	b.ls	4136a0 <__fxstatat@plt+0x105b0>  // b.plast
  41361c:	add	x19, x3, #0x1
  413620:	add	x19, x19, x3, lsr #1
  413624:	str	x19, [x1]
  413628:	mul	x19, x2, x19
  41362c:	cbz	x19, 41368c <__fxstatat@plt+0x1059c>
  413630:	mov	x0, x4
  413634:	mov	x1, x19
  413638:	bl	402c30 <realloc@plt>
  41363c:	cmp	x0, #0x0
  413640:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  413644:	b.ne	4136a0 <__fxstatat@plt+0x105b0>  // b.any
  413648:	ldr	x19, [sp, #16]
  41364c:	ldp	x29, x30, [sp], #32
  413650:	ret
  413654:	cbz	x3, 413678 <__fxstatat@plt+0x10588>
  413658:	umulh	x0, x3, x2
  41365c:	mul	x19, x3, x2
  413660:	cmp	x0, #0x0
  413664:	cset	x0, ne  // ne = any
  413668:	tbnz	x19, #63, 4136a0 <__fxstatat@plt+0x105b0>
  41366c:	cbnz	x0, 4136a0 <__fxstatat@plt+0x105b0>
  413670:	str	x3, [x1]
  413674:	b	413630 <__fxstatat@plt+0x10540>
  413678:	mov	x3, #0x80                  	// #128
  41367c:	cmp	x2, x3
  413680:	udiv	x3, x3, x2
  413684:	cinc	x3, x3, hi  // hi = pmore
  413688:	b	413658 <__fxstatat@plt+0x10568>
  41368c:	bl	402e00 <free@plt>
  413690:	mov	x0, #0x0                   	// #0
  413694:	ldr	x19, [sp, #16]
  413698:	ldp	x29, x30, [sp], #32
  41369c:	ret
  4136a0:	bl	4138a0 <__fxstatat@plt+0x107b0>
  4136a4:	nop
  4136a8:	stp	x29, x30, [sp, #-32]!
  4136ac:	mov	x29, sp
  4136b0:	str	x19, [sp, #16]
  4136b4:	mov	x19, x0
  4136b8:	bl	402b00 <malloc@plt>
  4136bc:	cmp	x0, #0x0
  4136c0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4136c4:	b.ne	4136d4 <__fxstatat@plt+0x105e4>  // b.any
  4136c8:	ldr	x19, [sp, #16]
  4136cc:	ldp	x29, x30, [sp], #32
  4136d0:	ret
  4136d4:	bl	4138a0 <__fxstatat@plt+0x107b0>
  4136d8:	stp	x29, x30, [sp, #-32]!
  4136dc:	mov	x29, sp
  4136e0:	str	x19, [sp, #16]
  4136e4:	mov	x19, x0
  4136e8:	bl	402b00 <malloc@plt>
  4136ec:	cmp	x0, #0x0
  4136f0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4136f4:	b.ne	413704 <__fxstatat@plt+0x10614>  // b.any
  4136f8:	ldr	x19, [sp, #16]
  4136fc:	ldp	x29, x30, [sp], #32
  413700:	ret
  413704:	bl	4138a0 <__fxstatat@plt+0x107b0>
  413708:	stp	x29, x30, [sp, #-32]!
  41370c:	cmp	x1, #0x0
  413710:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  413714:	mov	x29, sp
  413718:	b.ne	413740 <__fxstatat@plt+0x10650>  // b.any
  41371c:	str	x19, [sp, #16]
  413720:	mov	x19, x1
  413724:	bl	402c30 <realloc@plt>
  413728:	cmp	x0, #0x0
  41372c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  413730:	b.ne	413750 <__fxstatat@plt+0x10660>  // b.any
  413734:	ldr	x19, [sp, #16]
  413738:	ldp	x29, x30, [sp], #32
  41373c:	ret
  413740:	bl	402e00 <free@plt>
  413744:	mov	x0, #0x0                   	// #0
  413748:	ldp	x29, x30, [sp], #32
  41374c:	ret
  413750:	bl	4138a0 <__fxstatat@plt+0x107b0>
  413754:	nop
  413758:	stp	x29, x30, [sp, #-16]!
  41375c:	mov	x2, x1
  413760:	mov	x29, sp
  413764:	ldr	x1, [x1]
  413768:	cbz	x0, 413798 <__fxstatat@plt+0x106a8>
  41376c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  413770:	movk	x3, #0x5553
  413774:	cmp	x1, x3
  413778:	b.hi	4137ac <__fxstatat@plt+0x106bc>  // b.pmore
  41377c:	add	x3, x1, #0x1
  413780:	add	x1, x3, x1, lsr #1
  413784:	str	x1, [x2]
  413788:	bl	402c30 <realloc@plt>
  41378c:	cbz	x0, 4137ac <__fxstatat@plt+0x106bc>
  413790:	ldp	x29, x30, [sp], #16
  413794:	ret
  413798:	cmp	x1, #0x0
  41379c:	cbnz	x1, 4137a8 <__fxstatat@plt+0x106b8>
  4137a0:	mov	x1, #0x80                  	// #128
  4137a4:	b	413784 <__fxstatat@plt+0x10694>
  4137a8:	b.ge	413784 <__fxstatat@plt+0x10694>  // b.tcont
  4137ac:	bl	4138a0 <__fxstatat@plt+0x107b0>
  4137b0:	stp	x29, x30, [sp, #-32]!
  4137b4:	mov	x1, #0x1                   	// #1
  4137b8:	mov	x29, sp
  4137bc:	str	x19, [sp, #16]
  4137c0:	mov	x19, x0
  4137c4:	bl	402c10 <calloc@plt>
  4137c8:	cmp	x0, #0x0
  4137cc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4137d0:	b.ne	4137e0 <__fxstatat@plt+0x106f0>  // b.any
  4137d4:	ldr	x19, [sp, #16]
  4137d8:	ldp	x29, x30, [sp], #32
  4137dc:	ret
  4137e0:	bl	4138a0 <__fxstatat@plt+0x107b0>
  4137e4:	nop
  4137e8:	umulh	x4, x0, x1
  4137ec:	stp	x29, x30, [sp, #-16]!
  4137f0:	mul	x2, x0, x1
  4137f4:	cmp	x4, #0x0
  4137f8:	mov	x29, sp
  4137fc:	cset	x3, ne  // ne = any
  413800:	tbnz	x2, #63, 413818 <__fxstatat@plt+0x10728>
  413804:	cbnz	x3, 413818 <__fxstatat@plt+0x10728>
  413808:	bl	402c10 <calloc@plt>
  41380c:	cbz	x0, 413818 <__fxstatat@plt+0x10728>
  413810:	ldp	x29, x30, [sp], #16
  413814:	ret
  413818:	bl	4138a0 <__fxstatat@plt+0x107b0>
  41381c:	nop
  413820:	stp	x29, x30, [sp, #-32]!
  413824:	mov	x29, sp
  413828:	stp	x19, x20, [sp, #16]
  41382c:	mov	x19, x1
  413830:	mov	x20, x0
  413834:	mov	x0, x1
  413838:	bl	402b00 <malloc@plt>
  41383c:	cmp	x0, #0x0
  413840:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  413844:	b.ne	41385c <__fxstatat@plt+0x1076c>  // b.any
  413848:	mov	x2, x19
  41384c:	mov	x1, x20
  413850:	ldp	x19, x20, [sp, #16]
  413854:	ldp	x29, x30, [sp], #32
  413858:	b	4028f0 <memcpy@plt>
  41385c:	bl	4138a0 <__fxstatat@plt+0x107b0>
  413860:	stp	x29, x30, [sp, #-32]!
  413864:	mov	x29, sp
  413868:	stp	x19, x20, [sp, #16]
  41386c:	mov	x20, x0
  413870:	bl	402920 <strlen@plt>
  413874:	add	x19, x0, #0x1
  413878:	mov	x0, x19
  41387c:	bl	402b00 <malloc@plt>
  413880:	cbz	x0, 413898 <__fxstatat@plt+0x107a8>
  413884:	mov	x2, x19
  413888:	mov	x1, x20
  41388c:	ldp	x19, x20, [sp, #16]
  413890:	ldp	x29, x30, [sp], #32
  413894:	b	4028f0 <memcpy@plt>
  413898:	bl	4138a0 <__fxstatat@plt+0x107b0>
  41389c:	nop
  4138a0:	stp	x29, x30, [sp, #-32]!
  4138a4:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  4138a8:	mov	w2, #0x5                   	// #5
  4138ac:	mov	x29, sp
  4138b0:	str	x19, [sp, #16]
  4138b4:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  4138b8:	ldr	w19, [x0, #1080]
  4138bc:	add	x1, x1, #0xa10
  4138c0:	mov	x0, #0x0                   	// #0
  4138c4:	bl	402f90 <dcgettext@plt>
  4138c8:	adrp	x2, 419000 <__fxstatat@plt+0x15f10>
  4138cc:	mov	x3, x0
  4138d0:	add	x2, x2, #0x7a0
  4138d4:	mov	w0, w19
  4138d8:	mov	w1, #0x0                   	// #0
  4138dc:	bl	402950 <error@plt>
  4138e0:	bl	402ce0 <abort@plt>
  4138e4:	nop
  4138e8:	stp	x29, x30, [sp, #-16]!
  4138ec:	orr	w1, w1, #0x200
  4138f0:	mov	x29, sp
  4138f4:	bl	415240 <__fxstatat@plt+0x12150>
  4138f8:	cbz	x0, 413904 <__fxstatat@plt+0x10814>
  4138fc:	ldp	x29, x30, [sp], #16
  413900:	ret
  413904:	bl	403040 <__errno_location@plt>
  413908:	ldr	w0, [x0]
  41390c:	cmp	w0, #0x16
  413910:	b.eq	413918 <__fxstatat@plt+0x10828>  // b.none
  413914:	bl	4138a0 <__fxstatat@plt+0x107b0>
  413918:	adrp	x3, 41a000 <__fxstatat@plt+0x16f10>
  41391c:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  413920:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  413924:	add	x3, x3, #0xa48
  413928:	add	x1, x1, #0xa28
  41392c:	add	x0, x0, #0xa38
  413930:	mov	w2, #0x29                  	// #41
  413934:	bl	403030 <__assert_fail@plt>
  413938:	ldr	w0, [x0, #72]
  41393c:	mov	w2, #0x11                  	// #17
  413940:	and	w0, w0, w2
  413944:	cmp	w0, #0x10
  413948:	b.eq	41396c <__fxstatat@plt+0x1087c>  // b.none
  41394c:	cmp	w0, w2
  413950:	mov	w0, #0x0                   	// #0
  413954:	b.eq	41395c <__fxstatat@plt+0x1086c>  // b.none
  413958:	ret
  41395c:	ldr	x0, [x1, #88]
  413960:	cmp	x0, #0x0
  413964:	cset	w0, ne  // ne = any
  413968:	ret
  41396c:	mov	w0, #0x1                   	// #1
  413970:	ret
  413974:	nop
  413978:	stp	x29, x30, [sp, #-128]!
  41397c:	mov	x29, sp
  413980:	stp	x23, x24, [sp, #48]
  413984:	mov	x24, x1
  413988:	stp	x19, x20, [sp, #16]
  41398c:	mov	x20, x0
  413990:	ldp	x0, x1, [x1]
  413994:	stp	x0, x1, [sp, #96]
  413998:	ldp	x0, x1, [x24, #16]
  41399c:	stp	x21, x22, [sp, #32]
  4139a0:	ldr	w22, [x24, #24]
  4139a4:	stp	x25, x26, [sp, #64]
  4139a8:	stp	x0, x1, [sp, #112]
  4139ac:	ldr	x21, [x24]
  4139b0:	cbz	x20, 413b24 <__fxstatat@plt+0x10a34>
  4139b4:	mov	x19, #0x0                   	// #0
  4139b8:	mov	x23, #0xffffffffffffffff    	// #-1
  4139bc:	stp	x27, x28, [sp, #80]
  4139c0:	mov	x28, x20
  4139c4:	ldr	w27, [sp, #120]
  4139c8:	ldp	x26, x25, [sp, #96]
  4139cc:	b	4139f4 <__fxstatat@plt+0x10904>
  4139d0:	mov	x3, x26
  4139d4:	mov	x26, x2
  4139d8:	str	x2, [sp, #96]
  4139dc:	ldr	x0, [x3]
  4139e0:	bl	402920 <strlen@plt>
  4139e4:	adds	x19, x0, x19
  4139e8:	csel	x19, x19, x23, cc  // cc = lo, ul, last
  4139ec:	subs	x28, x28, #0x1
  4139f0:	b.eq	413a44 <__fxstatat@plt+0x10954>  // b.none
  4139f4:	add	x2, x26, #0xf
  4139f8:	add	w1, w27, #0x8
  4139fc:	and	x2, x2, #0xfffffffffffffff8
  413a00:	tbz	w27, #31, 4139d0 <__fxstatat@plt+0x108e0>
  413a04:	str	w1, [sp, #120]
  413a08:	add	x0, x26, #0xf
  413a0c:	add	x3, x25, w27, sxtw
  413a10:	and	x0, x0, #0xfffffffffffffff8
  413a14:	mov	w27, w1
  413a18:	cmp	w1, #0x0
  413a1c:	b.le	4139dc <__fxstatat@plt+0x108ec>
  413a20:	mov	x3, x26
  413a24:	str	x0, [sp, #96]
  413a28:	mov	x26, x0
  413a2c:	ldr	x0, [x3]
  413a30:	bl	402920 <strlen@plt>
  413a34:	adds	x19, x0, x19
  413a38:	csel	x19, x19, x23, cc  // cc = lo, ul, last
  413a3c:	subs	x28, x28, #0x1
  413a40:	b.ne	4139f4 <__fxstatat@plt+0x10904>  // b.any
  413a44:	mov	x0, #0x7fffffff            	// #2147483647
  413a48:	cmp	x19, x0
  413a4c:	b.hi	413af4 <__fxstatat@plt+0x10a04>  // b.pmore
  413a50:	add	x0, x19, #0x1
  413a54:	bl	4136d8 <__fxstatat@plt+0x105e8>
  413a58:	mov	x25, x0
  413a5c:	mov	x23, x0
  413a60:	b	413a98 <__fxstatat@plt+0x109a8>
  413a64:	mov	x1, x21
  413a68:	and	x21, x2, #0xfffffffffffffff8
  413a6c:	ldr	x19, [x1]
  413a70:	mov	x0, x19
  413a74:	bl	402920 <strlen@plt>
  413a78:	mov	x1, x19
  413a7c:	mov	x19, x0
  413a80:	mov	x2, x19
  413a84:	mov	x0, x23
  413a88:	bl	4028f0 <memcpy@plt>
  413a8c:	add	x23, x23, x19
  413a90:	subs	x20, x20, #0x1
  413a94:	b.eq	413ad0 <__fxstatat@plt+0x109e0>  // b.none
  413a98:	add	x2, x21, #0xf
  413a9c:	add	w0, w22, #0x8
  413aa0:	tbz	w22, #31, 413a64 <__fxstatat@plt+0x10974>
  413aa4:	add	x2, x21, #0xf
  413aa8:	cmp	w0, #0x0
  413aac:	b.le	413ac0 <__fxstatat@plt+0x109d0>
  413ab0:	mov	x1, x21
  413ab4:	mov	w22, w0
  413ab8:	and	x21, x2, #0xfffffffffffffff8
  413abc:	b	413a6c <__fxstatat@plt+0x1097c>
  413ac0:	ldr	x1, [x24, #8]
  413ac4:	add	x1, x1, w22, sxtw
  413ac8:	mov	w22, w0
  413acc:	b	413a6c <__fxstatat@plt+0x1097c>
  413ad0:	ldp	x27, x28, [sp, #80]
  413ad4:	strb	wzr, [x23]
  413ad8:	mov	x0, x25
  413adc:	ldp	x19, x20, [sp, #16]
  413ae0:	ldp	x21, x22, [sp, #32]
  413ae4:	ldp	x23, x24, [sp, #48]
  413ae8:	ldp	x25, x26, [sp, #64]
  413aec:	ldp	x29, x30, [sp], #128
  413af0:	ret
  413af4:	bl	403040 <__errno_location@plt>
  413af8:	mov	x25, #0x0                   	// #0
  413afc:	mov	w1, #0x4b                  	// #75
  413b00:	ldp	x27, x28, [sp, #80]
  413b04:	str	w1, [x0]
  413b08:	mov	x0, x25
  413b0c:	ldp	x19, x20, [sp, #16]
  413b10:	ldp	x21, x22, [sp, #32]
  413b14:	ldp	x23, x24, [sp, #48]
  413b18:	ldp	x25, x26, [sp, #64]
  413b1c:	ldp	x29, x30, [sp], #128
  413b20:	ret
  413b24:	mov	x0, #0x1                   	// #1
  413b28:	bl	4136d8 <__fxstatat@plt+0x105e8>
  413b2c:	mov	x23, x0
  413b30:	mov	x25, x0
  413b34:	b	413ad4 <__fxstatat@plt+0x109e4>
  413b38:	mov	x2, x0
  413b3c:	stp	x29, x30, [sp, #-96]!
  413b40:	mov	x4, x0
  413b44:	mov	x29, sp
  413b48:	ldrb	w3, [x2]
  413b4c:	mov	x0, #0x0                   	// #0
  413b50:	cbnz	w3, 413b70 <__fxstatat@plt+0x10a80>
  413b54:	b	413bcc <__fxstatat@plt+0x10adc>
  413b58:	ldrb	w3, [x4, #1]
  413b5c:	cmp	w3, #0x73
  413b60:	b.ne	413b78 <__fxstatat@plt+0x10a88>  // b.any
  413b64:	ldrb	w3, [x4, #2]!
  413b68:	add	x0, x0, #0x1
  413b6c:	cbz	w3, 413bcc <__fxstatat@plt+0x10adc>
  413b70:	cmp	w3, #0x25
  413b74:	b.eq	413b58 <__fxstatat@plt+0x10a68>  // b.none
  413b78:	ldp	x6, x7, [x1]
  413b7c:	add	x3, sp, #0x10
  413b80:	ldp	x4, x5, [x1, #16]
  413b84:	add	x0, sp, #0x38
  413b88:	mov	w1, #0x1                   	// #1
  413b8c:	stp	x6, x7, [sp, #16]
  413b90:	stp	x4, x5, [sp, #32]
  413b94:	stp	x6, x7, [sp, #64]
  413b98:	stp	x4, x5, [sp, #80]
  413b9c:	bl	402b40 <__vasprintf_chk@plt>
  413ba0:	tbnz	w0, #31, 413bb0 <__fxstatat@plt+0x10ac0>
  413ba4:	ldr	x0, [sp, #56]
  413ba8:	ldp	x29, x30, [sp], #96
  413bac:	ret
  413bb0:	bl	403040 <__errno_location@plt>
  413bb4:	mov	x1, x0
  413bb8:	mov	x0, #0x0                   	// #0
  413bbc:	ldr	w1, [x1]
  413bc0:	cmp	w1, #0xc
  413bc4:	b.ne	413ba8 <__fxstatat@plt+0x10ab8>  // b.any
  413bc8:	bl	4138a0 <__fxstatat@plt+0x107b0>
  413bcc:	ldp	x4, x5, [x1]
  413bd0:	ldp	x2, x3, [x1, #16]
  413bd4:	add	x1, sp, #0x10
  413bd8:	stp	x4, x5, [sp, #16]
  413bdc:	stp	x2, x3, [sp, #32]
  413be0:	bl	413978 <__fxstatat@plt+0x10888>
  413be4:	ldp	x29, x30, [sp], #96
  413be8:	ret
  413bec:	nop
  413bf0:	stp	x29, x30, [sp, #-48]!
  413bf4:	adrp	x3, 42f000 <__fxstatat@plt+0x2bf10>
  413bf8:	mov	w2, #0xa                   	// #10
  413bfc:	mov	x29, sp
  413c00:	ldr	x3, [x3, #1224]
  413c04:	add	x1, sp, #0x28
  413c08:	add	x0, sp, #0x20
  413c0c:	str	x19, [sp, #16]
  413c10:	mov	w19, #0x0                   	// #0
  413c14:	stp	xzr, xzr, [sp, #32]
  413c18:	bl	403070 <__getdelim@plt>
  413c1c:	cmp	x0, #0x0
  413c20:	b.le	413c44 <__fxstatat@plt+0x10b54>
  413c24:	sub	x1, x0, #0x1
  413c28:	ldr	x0, [sp, #32]
  413c2c:	ldrb	w2, [x0, x1]
  413c30:	cmp	w2, #0xa
  413c34:	b.eq	413c5c <__fxstatat@plt+0x10b6c>  // b.none
  413c38:	bl	402970 <rpmatch@plt>
  413c3c:	cmp	w0, #0x0
  413c40:	cset	w19, gt
  413c44:	ldr	x0, [sp, #32]
  413c48:	bl	402e00 <free@plt>
  413c4c:	mov	w0, w19
  413c50:	ldr	x19, [sp, #16]
  413c54:	ldp	x29, x30, [sp], #48
  413c58:	ret
  413c5c:	strb	wzr, [x0, x1]
  413c60:	ldr	x0, [sp, #32]
  413c64:	b	413c38 <__fxstatat@plt+0x10b48>
  413c68:	stp	x29, x30, [sp, #-32]!
  413c6c:	mov	x29, sp
  413c70:	str	x19, [sp, #16]
  413c74:	mov	x19, x0
  413c78:	cbz	x0, 413c8c <__fxstatat@plt+0x10b9c>
  413c7c:	bl	402fb0 <__freading@plt>
  413c80:	cbz	w0, 413c8c <__fxstatat@plt+0x10b9c>
  413c84:	ldr	w0, [x19]
  413c88:	tbnz	w0, #8, 413c9c <__fxstatat@plt+0x10bac>
  413c8c:	mov	x0, x19
  413c90:	ldr	x19, [sp, #16]
  413c94:	ldp	x29, x30, [sp], #32
  413c98:	b	402ef0 <fflush@plt>
  413c9c:	mov	x0, x19
  413ca0:	mov	w2, #0x1                   	// #1
  413ca4:	mov	x1, #0x0                   	// #0
  413ca8:	bl	413d00 <__fxstatat@plt+0x10c10>
  413cac:	mov	x0, x19
  413cb0:	ldr	x19, [sp, #16]
  413cb4:	ldp	x29, x30, [sp], #32
  413cb8:	b	402ef0 <fflush@plt>
  413cbc:	nop
  413cc0:	ldp	x1, x2, [x0, #32]
  413cc4:	cmp	x2, x1
  413cc8:	b.hi	413cf4 <__fxstatat@plt+0x10c04>  // b.pmore
  413ccc:	ldp	x3, x1, [x0, #8]
  413cd0:	ldr	w2, [x0]
  413cd4:	sub	x1, x1, x3
  413cd8:	tbz	w2, #8, 413cec <__fxstatat@plt+0x10bfc>
  413cdc:	ldr	x2, [x0, #72]
  413ce0:	ldr	x0, [x0, #88]
  413ce4:	sub	x0, x0, x2
  413ce8:	add	x1, x1, x0
  413cec:	mov	x0, x1
  413cf0:	ret
  413cf4:	mov	x0, #0x0                   	// #0
  413cf8:	ret
  413cfc:	nop
  413d00:	stp	x29, x30, [sp, #-48]!
  413d04:	mov	x29, sp
  413d08:	ldp	x3, x4, [x0, #8]
  413d0c:	str	x19, [sp, #16]
  413d10:	mov	x19, x0
  413d14:	cmp	x4, x3
  413d18:	b.eq	413d2c <__fxstatat@plt+0x10c3c>  // b.none
  413d1c:	mov	x0, x19
  413d20:	ldr	x19, [sp, #16]
  413d24:	ldp	x29, x30, [sp], #48
  413d28:	b	402df0 <fseeko@plt>
  413d2c:	ldp	x3, x4, [x0, #32]
  413d30:	cmp	x4, x3
  413d34:	b.ne	413d1c <__fxstatat@plt+0x10c2c>  // b.any
  413d38:	ldr	x3, [x0, #72]
  413d3c:	cbnz	x3, 413d1c <__fxstatat@plt+0x10c2c>
  413d40:	str	x1, [sp, #32]
  413d44:	str	w2, [sp, #44]
  413d48:	bl	402aa0 <fileno@plt>
  413d4c:	ldr	w2, [sp, #44]
  413d50:	ldr	x1, [sp, #32]
  413d54:	bl	402a60 <lseek@plt>
  413d58:	mov	x1, x0
  413d5c:	cmn	x0, #0x1
  413d60:	b.eq	413d78 <__fxstatat@plt+0x10c88>  // b.none
  413d64:	ldr	w2, [x19]
  413d68:	mov	w0, #0x0                   	// #0
  413d6c:	str	x1, [x19, #144]
  413d70:	and	w1, w2, #0xffffffef
  413d74:	str	w1, [x19]
  413d78:	ldr	x19, [sp, #16]
  413d7c:	ldp	x29, x30, [sp], #48
  413d80:	ret
  413d84:	nop
  413d88:	ldr	x3, [x0, #8]
  413d8c:	ldr	x2, [x1, #8]
  413d90:	cmp	x3, x2
  413d94:	b.eq	413da0 <__fxstatat@plt+0x10cb0>  // b.none
  413d98:	mov	w0, #0x0                   	// #0
  413d9c:	ret
  413da0:	ldr	x2, [x0]
  413da4:	ldr	x0, [x1]
  413da8:	cmp	x2, x0
  413dac:	cset	w0, eq  // eq = none
  413db0:	ret
  413db4:	nop
  413db8:	ldr	x0, [x0, #8]
  413dbc:	udiv	x2, x0, x1
  413dc0:	msub	x0, x2, x1, x0
  413dc4:	ret
  413dc8:	ldr	x0, [x0]
  413dcc:	udiv	x2, x0, x1
  413dd0:	msub	x0, x2, x1, x0
  413dd4:	ret
  413dd8:	ldr	x2, [x0]
  413ddc:	ldr	x0, [x1]
  413de0:	cmp	x2, x0
  413de4:	cset	w0, eq  // eq = none
  413de8:	ret
  413dec:	nop
  413df0:	ldr	x2, [x0]
  413df4:	mov	w3, #0xffffffff            	// #-1
  413df8:	ldr	x0, [x1]
  413dfc:	ldr	x2, [x2, #128]
  413e00:	ldr	x1, [x0, #128]
  413e04:	cmp	x2, x1
  413e08:	cset	w0, hi  // hi = pmore
  413e0c:	csel	w0, w0, w3, cs  // cs = hs, nlast
  413e10:	ret
  413e14:	nop
  413e18:	stp	x29, x30, [sp, #-48]!
  413e1c:	mov	x29, sp
  413e20:	stp	x19, x20, [sp, #16]
  413e24:	mov	x19, x1
  413e28:	mov	x20, x2
  413e2c:	stp	x21, x22, [sp, #32]
  413e30:	mov	x21, x0
  413e34:	ldr	x1, [x0, #56]
  413e38:	ldr	x0, [x0, #16]
  413e3c:	cmp	x1, x2
  413e40:	ldr	x22, [x21, #64]
  413e44:	b.cs	413e6c <__fxstatat@plt+0x10d7c>  // b.hs, b.nlast
  413e48:	add	x1, x2, #0x28
  413e4c:	str	x1, [x21, #56]
  413e50:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  413e54:	cmp	x1, x2
  413e58:	b.hi	413edc <__fxstatat@plt+0x10dec>  // b.pmore
  413e5c:	lsl	x1, x1, #3
  413e60:	bl	402c30 <realloc@plt>
  413e64:	cbz	x0, 413ed8 <__fxstatat@plt+0x10de8>
  413e68:	str	x0, [x21, #16]
  413e6c:	mov	x1, x0
  413e70:	cbz	x19, 413e84 <__fxstatat@plt+0x10d94>
  413e74:	nop
  413e78:	str	x19, [x1], #8
  413e7c:	ldr	x19, [x19, #16]
  413e80:	cbnz	x19, 413e78 <__fxstatat@plt+0x10d88>
  413e84:	mov	x3, x22
  413e88:	mov	x1, x20
  413e8c:	mov	x2, #0x8                   	// #8
  413e90:	bl	402a20 <qsort@plt>
  413e94:	ldr	x2, [x21, #16]
  413e98:	subs	x3, x20, #0x1
  413e9c:	mov	x1, x2
  413ea0:	ldr	x0, [x2]
  413ea4:	b.eq	413efc <__fxstatat@plt+0x10e0c>  // b.none
  413ea8:	ldr	x4, [x1]
  413eac:	subs	x3, x3, #0x1
  413eb0:	ldr	x5, [x1, #8]!
  413eb4:	str	x5, [x4, #16]
  413eb8:	b.ne	413ea8 <__fxstatat@plt+0x10db8>  // b.any
  413ebc:	add	x20, x2, x20, lsl #3
  413ec0:	ldur	x1, [x20, #-8]
  413ec4:	str	xzr, [x1, #16]
  413ec8:	ldp	x19, x20, [sp, #16]
  413ecc:	ldp	x21, x22, [sp, #32]
  413ed0:	ldp	x29, x30, [sp], #48
  413ed4:	ret
  413ed8:	ldr	x0, [x21, #16]
  413edc:	bl	402e00 <free@plt>
  413ee0:	str	xzr, [x21, #16]
  413ee4:	mov	x0, x19
  413ee8:	str	xzr, [x21, #56]
  413eec:	ldp	x19, x20, [sp, #16]
  413ef0:	ldp	x21, x22, [sp, #32]
  413ef4:	ldp	x29, x30, [sp], #48
  413ef8:	ret
  413efc:	mov	x1, x0
  413f00:	b	413ec4 <__fxstatat@plt+0x10dd4>
  413f04:	nop
  413f08:	stp	x29, x30, [sp, #-48]!
  413f0c:	and	w3, w3, #0xff
  413f10:	mov	x29, sp
  413f14:	ldr	x5, [x2, #88]
  413f18:	stp	x19, x20, [sp, #16]
  413f1c:	ldr	w4, [x1]
  413f20:	str	x21, [sp, #32]
  413f24:	mov	x19, x2
  413f28:	mov	x21, x1
  413f2c:	add	x20, x2, #0x78
  413f30:	ldr	x1, [x2, #48]
  413f34:	cbnz	x5, 413f8c <__fxstatat@plt+0x10e9c>
  413f38:	tbz	w4, #0, 413f8c <__fxstatat@plt+0x10e9c>
  413f3c:	mov	x2, x20
  413f40:	mov	w0, #0x0                   	// #0
  413f44:	bl	403060 <__xstat@plt>
  413f48:	cbz	w0, 413fb4 <__fxstatat@plt+0x10ec4>
  413f4c:	bl	403040 <__errno_location@plt>
  413f50:	mov	x21, x0
  413f54:	ldr	w0, [x0]
  413f58:	cmp	w0, #0x2
  413f5c:	b.ne	413ff4 <__fxstatat@plt+0x10f04>  // b.any
  413f60:	ldr	x1, [x19, #48]
  413f64:	mov	x2, x20
  413f68:	mov	w0, #0x0                   	// #0
  413f6c:	bl	402f40 <__lxstat@plt>
  413f70:	cbnz	w0, 414098 <__fxstatat@plt+0x10fa8>
  413f74:	str	wzr, [x21]
  413f78:	mov	w0, #0xd                   	// #13
  413f7c:	ldp	x19, x20, [sp, #16]
  413f80:	ldr	x21, [sp, #32]
  413f84:	ldp	x29, x30, [sp], #48
  413f88:	ret
  413f8c:	tst	x4, #0x2
  413f90:	ccmp	w3, #0x0, #0x0, eq  // eq = none
  413f94:	b.ne	413f3c <__fxstatat@plt+0x10e4c>  // b.any
  413f98:	mov	x2, x1
  413f9c:	mov	x3, x20
  413fa0:	mov	w1, w0
  413fa4:	mov	w4, #0x100                 	// #256
  413fa8:	mov	w0, #0x0                   	// #0
  413fac:	bl	4030f0 <__fxstatat@plt>
  413fb0:	cbnz	w0, 413fec <__fxstatat@plt+0x10efc>
  413fb4:	ldr	w0, [x20, #16]
  413fb8:	and	w0, w0, #0xf000
  413fbc:	cmp	w0, #0x4, lsl #12
  413fc0:	b.eq	41402c <__fxstatat@plt+0x10f3c>  // b.none
  413fc4:	cmp	w0, #0xa, lsl #12
  413fc8:	b.eq	4140a8 <__fxstatat@plt+0x10fb8>  // b.none
  413fcc:	cmp	w0, #0x8, lsl #12
  413fd0:	mov	w1, #0x8                   	// #8
  413fd4:	mov	w0, #0x3                   	// #3
  413fd8:	csel	w0, w0, w1, ne  // ne = any
  413fdc:	ldp	x19, x20, [sp, #16]
  413fe0:	ldr	x21, [sp, #32]
  413fe4:	ldp	x29, x30, [sp], #48
  413fe8:	ret
  413fec:	bl	403040 <__errno_location@plt>
  413ff0:	ldr	w0, [x0]
  413ff4:	str	w0, [x19, #64]
  413ff8:	mov	w0, #0xa                   	// #10
  413ffc:	stp	xzr, xzr, [x19, #120]
  414000:	stp	xzr, xzr, [x20, #16]
  414004:	stp	xzr, xzr, [x20, #32]
  414008:	stp	xzr, xzr, [x20, #48]
  41400c:	stp	xzr, xzr, [x20, #64]
  414010:	stp	xzr, xzr, [x20, #80]
  414014:	stp	xzr, xzr, [x20, #96]
  414018:	stp	xzr, xzr, [x20, #112]
  41401c:	ldp	x19, x20, [sp, #16]
  414020:	ldr	x21, [sp, #32]
  414024:	ldp	x29, x30, [sp], #48
  414028:	ret
  41402c:	ldr	w1, [x20, #20]
  414030:	cmp	w1, #0x1
  414034:	b.ls	4140a0 <__fxstatat@plt+0x10fb0>  // b.plast
  414038:	ldr	x0, [x19, #88]
  41403c:	cmp	x0, #0x0
  414040:	b.le	4140a0 <__fxstatat@plt+0x10fb0>
  414044:	ldr	w2, [x21]
  414048:	sub	w0, w1, #0x2
  41404c:	tst	x2, #0x20
  414050:	csel	w1, w0, w1, eq  // eq = none
  414054:	ldrb	w2, [x19, #248]
  414058:	mov	w0, #0x1                   	// #1
  41405c:	str	w1, [x19, #104]
  414060:	cmp	w2, #0x2e
  414064:	b.ne	413fdc <__fxstatat@plt+0x10eec>  // b.any
  414068:	ldrb	w1, [x19, #249]
  41406c:	cbz	w1, 414084 <__fxstatat@plt+0x10f94>
  414070:	ldr	w1, [x19, #248]
  414074:	mov	w2, #0x2e00                	// #11776
  414078:	and	w1, w1, #0xffff00
  41407c:	cmp	w1, w2
  414080:	b.ne	413fdc <__fxstatat@plt+0x10eec>  // b.any
  414084:	ldr	x1, [x19, #88]
  414088:	mov	w0, #0x5                   	// #5
  41408c:	cmp	x1, #0x0
  414090:	csinc	w0, w0, wzr, ne  // ne = any
  414094:	b	413fdc <__fxstatat@plt+0x10eec>
  414098:	ldr	w0, [x21]
  41409c:	b	413ff4 <__fxstatat@plt+0x10f04>
  4140a0:	mov	w1, #0xffffffff            	// #-1
  4140a4:	b	414054 <__fxstatat@plt+0x10f64>
  4140a8:	mov	w0, #0xc                   	// #12
  4140ac:	b	413fdc <__fxstatat@plt+0x10eec>
  4140b0:	stp	x29, x30, [sp, #-48]!
  4140b4:	mov	w3, #0x102                 	// #258
  4140b8:	tst	w0, w3
  4140bc:	mov	x29, sp
  4140c0:	b.ne	4140f8 <__fxstatat@plt+0x11008>  // b.any
  4140c4:	ldr	x0, [x2, #8]
  4140c8:	cbz	x0, 4140f0 <__fxstatat@plt+0x11000>
  4140cc:	ldr	x3, [x0, #88]
  4140d0:	tbnz	x3, #63, 4140f0 <__fxstatat@plt+0x11000>
  4140d4:	ldr	x1, [x1]
  4140d8:	ldr	x3, [x1, #16]
  4140dc:	cbz	x3, 41413c <__fxstatat@plt+0x1104c>
  4140e0:	ldr	x4, [x1]
  4140e4:	ldr	x3, [x2, #128]
  4140e8:	cmp	x4, x3
  4140ec:	b.eq	41411c <__fxstatat@plt+0x1102c>  // b.none
  4140f0:	ldp	x29, x30, [sp], #48
  4140f4:	ret
  4140f8:	ldr	x0, [x1]
  4140fc:	add	x1, sp, #0x10
  414100:	ldur	q0, [x2, #120]
  414104:	str	q0, [sp, #16]
  414108:	bl	40c788 <__fxstatat@plt+0x9698>
  41410c:	cbz	x0, 41413c <__fxstatat@plt+0x1104c>
  414110:	bl	402e00 <free@plt>
  414114:	ldp	x29, x30, [sp], #48
  414118:	ret
  41411c:	ldr	x3, [x1, #8]
  414120:	ldr	x2, [x2, #120]
  414124:	cmp	x3, x2
  414128:	b.ne	4140f0 <__fxstatat@plt+0x11000>  // b.any
  41412c:	ldur	q0, [x0, #120]
  414130:	ext	v0.16b, v0.16b, v0.16b, #8
  414134:	str	q0, [x1]
  414138:	b	4140f0 <__fxstatat@plt+0x11000>
  41413c:	bl	402ce0 <abort@plt>
  414140:	stp	x29, x30, [sp, #-48]!
  414144:	mov	x29, sp
  414148:	stp	x19, x20, [sp, #16]
  41414c:	mov	x19, x0
  414150:	add	x20, x0, #0x60
  414154:	ldr	w0, [x0, #72]
  414158:	str	x21, [sp, #32]
  41415c:	mov	w21, #0x0                   	// #0
  414160:	tbnz	w0, #2, 4141a8 <__fxstatat@plt+0x110b8>
  414164:	tbz	w0, #9, 4141dc <__fxstatat@plt+0x110ec>
  414168:	ldr	w1, [x19, #44]
  41416c:	and	w21, w0, #0x4
  414170:	mov	x0, x20
  414174:	bl	417050 <__fxstatat@plt+0x13f60>
  414178:	tbz	w0, #31, 4141f0 <__fxstatat@plt+0x11100>
  41417c:	mov	w0, #0xffffff9c            	// #-100
  414180:	str	w0, [x19, #44]
  414184:	mov	x0, x20
  414188:	bl	417048 <__fxstatat@plt+0x13f58>
  41418c:	mov	w1, w0
  414190:	mov	x0, x20
  414194:	tst	w1, #0xff
  414198:	b.ne	4141c0 <__fxstatat@plt+0x110d0>  // b.any
  41419c:	nop
  4141a0:	bl	417098 <__fxstatat@plt+0x13fa8>
  4141a4:	tbz	w0, #31, 4141d4 <__fxstatat@plt+0x110e4>
  4141a8:	mov	x0, x20
  4141ac:	bl	417048 <__fxstatat@plt+0x13f58>
  4141b0:	mov	w1, w0
  4141b4:	mov	x0, x20
  4141b8:	tst	w1, #0xff
  4141bc:	b.eq	4141a0 <__fxstatat@plt+0x110b0>  // b.none
  4141c0:	mov	w0, w21
  4141c4:	ldp	x19, x20, [sp, #16]
  4141c8:	ldr	x21, [sp, #32]
  4141cc:	ldp	x29, x30, [sp], #48
  4141d0:	ret
  4141d4:	bl	402c90 <close@plt>
  4141d8:	b	4141a8 <__fxstatat@plt+0x110b8>
  4141dc:	ldr	w0, [x19, #40]
  4141e0:	bl	402960 <fchdir@plt>
  4141e4:	cmp	w0, #0x0
  4141e8:	cset	w21, ne  // ne = any
  4141ec:	b	4141a8 <__fxstatat@plt+0x110b8>
  4141f0:	bl	402c90 <close@plt>
  4141f4:	mov	w0, #0xffffff9c            	// #-100
  4141f8:	str	w0, [x19, #44]
  4141fc:	b	414184 <__fxstatat@plt+0x11094>
  414200:	stp	x29, x30, [sp, #-176]!
  414204:	mov	x29, sp
  414208:	stp	x21, x22, [sp, #32]
  41420c:	ldr	x22, [x0, #80]
  414210:	stp	x19, x20, [sp, #16]
  414214:	mov	x19, x0
  414218:	ldr	w0, [x22, #72]
  41421c:	tbz	w0, #9, 4142e8 <__fxstatat@plt+0x111f8>
  414220:	ldr	x21, [x22, #80]
  414224:	mov	w20, w1
  414228:	cbz	x21, 4142a0 <__fxstatat@plt+0x111b0>
  41422c:	ldr	x2, [x19, #120]
  414230:	add	x1, sp, #0x38
  414234:	mov	x0, x21
  414238:	str	x2, [sp, #56]
  41423c:	bl	40bab8 <__fxstatat@plt+0x89c8>
  414240:	cbz	x0, 4142d0 <__fxstatat@plt+0x111e0>
  414244:	ldr	x20, [x0, #8]
  414248:	mov	x1, #0x4973                	// #18803
  41424c:	movk	x1, #0x5265, lsl #16
  414250:	mov	w0, #0x2                   	// #2
  414254:	cmp	x20, x1
  414258:	b.eq	4142ec <__fxstatat@plt+0x111fc>  // b.none
  41425c:	b.le	41433c <__fxstatat@plt+0x1124c>
  414260:	mov	x1, #0x5342                	// #21314
  414264:	movk	x1, #0x5846, lsl #16
  414268:	cmp	x20, x1
  41426c:	b.eq	4142ec <__fxstatat@plt+0x111fc>  // b.none
  414270:	mov	x0, #0x4d42                	// #19778
  414274:	movk	x0, #0xff53, lsl #16
  414278:	cmp	x20, x0
  41427c:	b.eq	4142e8 <__fxstatat@plt+0x111f8>  // b.none
  414280:	mov	x0, #0x414f                	// #16719
  414284:	movk	x0, #0x5346, lsl #16
  414288:	cmp	x20, x0
  41428c:	cset	w0, ne  // ne = any
  414290:	ldp	x19, x20, [sp, #16]
  414294:	ldp	x21, x22, [sp, #32]
  414298:	ldp	x29, x30, [sp], #176
  41429c:	ret
  4142a0:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  4142a4:	adrp	x3, 413000 <__fxstatat@plt+0xff10>
  4142a8:	add	x4, x4, #0xe00
  4142ac:	add	x3, x3, #0xdd8
  4142b0:	adrp	x2, 413000 <__fxstatat@plt+0xff10>
  4142b4:	mov	x1, #0x0                   	// #0
  4142b8:	add	x2, x2, #0xdc8
  4142bc:	mov	x0, #0xd                   	// #13
  4142c0:	bl	40bd98 <__fxstatat@plt+0x8ca8>
  4142c4:	str	x0, [x22, #80]
  4142c8:	mov	x21, x0
  4142cc:	cbnz	x0, 41422c <__fxstatat@plt+0x1113c>
  4142d0:	tbnz	w20, #31, 4142e8 <__fxstatat@plt+0x111f8>
  4142d4:	mov	w0, w20
  4142d8:	add	x1, sp, #0x38
  4142dc:	bl	402bc0 <fstatfs@plt>
  4142e0:	cbz	w0, 4142fc <__fxstatat@plt+0x1120c>
  4142e4:	nop
  4142e8:	mov	w0, #0x0                   	// #0
  4142ec:	ldp	x19, x20, [sp, #16]
  4142f0:	ldp	x21, x22, [sp, #32]
  4142f4:	ldp	x29, x30, [sp], #176
  4142f8:	ret
  4142fc:	ldr	x20, [sp, #56]
  414300:	cbz	x21, 414248 <__fxstatat@plt+0x11158>
  414304:	mov	x0, #0x10                  	// #16
  414308:	bl	402b00 <malloc@plt>
  41430c:	mov	x22, x0
  414310:	cbz	x0, 414248 <__fxstatat@plt+0x11158>
  414314:	ldr	x2, [x19, #120]
  414318:	stp	x2, x20, [x22]
  41431c:	mov	x0, x21
  414320:	mov	x1, x22
  414324:	bl	40c570 <__fxstatat@plt+0x9480>
  414328:	cbz	x0, 41436c <__fxstatat@plt+0x1127c>
  41432c:	cmp	x22, x0
  414330:	b.ne	41437c <__fxstatat@plt+0x1128c>  // b.any
  414334:	ldr	x20, [sp, #56]
  414338:	b	414248 <__fxstatat@plt+0x11158>
  41433c:	mov	x0, #0x6969                	// #26985
  414340:	cmp	x20, x0
  414344:	b.eq	4142e8 <__fxstatat@plt+0x111f8>  // b.none
  414348:	mov	x0, #0x9fa0                	// #40864
  41434c:	cmp	x20, x0
  414350:	b.eq	4142e8 <__fxstatat@plt+0x111f8>  // b.none
  414354:	cmp	x20, #0x0
  414358:	cset	w0, ne  // ne = any
  41435c:	ldp	x19, x20, [sp, #16]
  414360:	ldp	x21, x22, [sp, #32]
  414364:	ldp	x29, x30, [sp], #176
  414368:	ret
  41436c:	mov	x0, x22
  414370:	bl	402e00 <free@plt>
  414374:	ldr	x20, [sp, #56]
  414378:	b	414248 <__fxstatat@plt+0x11158>
  41437c:	bl	402ce0 <abort@plt>
  414380:	stp	x29, x30, [sp, #-208]!
  414384:	mov	x29, sp
  414388:	stp	x19, x20, [sp, #16]
  41438c:	mov	x19, x3
  414390:	ldr	w20, [x0, #72]
  414394:	stp	x21, x22, [sp, #32]
  414398:	and	w4, w20, #0x4
  41439c:	stp	x23, x24, [sp, #48]
  4143a0:	mov	x24, x0
  4143a4:	mov	w23, w2
  4143a8:	str	x25, [sp, #64]
  4143ac:	mov	x25, x1
  4143b0:	cbz	x3, 4143c0 <__fxstatat@plt+0x112d0>
  4143b4:	ldrb	w3, [x3]
  4143b8:	cmp	w3, #0x2e
  4143bc:	b.eq	41442c <__fxstatat@plt+0x1133c>  // b.none
  4143c0:	cbnz	w4, 414508 <__fxstatat@plt+0x11418>
  4143c4:	tbnz	w23, #31, 4145dc <__fxstatat@plt+0x114ec>
  4143c8:	mov	w21, w23
  4143cc:	mov	w22, #0x0                   	// #0
  4143d0:	tbnz	w20, #1, 414480 <__fxstatat@plt+0x11390>
  4143d4:	cbz	x19, 4143e4 <__fxstatat@plt+0x112f4>
  4143d8:	ldrb	w3, [x19]
  4143dc:	cmp	w3, #0x2e
  4143e0:	b.eq	41454c <__fxstatat@plt+0x1145c>  // b.none
  4143e4:	tbnz	w20, #9, 4144c0 <__fxstatat@plt+0x113d0>
  4143e8:	mov	w0, w21
  4143ec:	bl	402960 <fchdir@plt>
  4143f0:	mov	w19, w0
  4143f4:	tbz	w23, #31, 414518 <__fxstatat@plt+0x11428>
  4143f8:	bl	403040 <__errno_location@plt>
  4143fc:	mov	x20, x0
  414400:	mov	w0, w21
  414404:	ldr	w21, [x20]
  414408:	bl	402c90 <close@plt>
  41440c:	str	w21, [x20]
  414410:	mov	w0, w19
  414414:	ldp	x19, x20, [sp, #16]
  414418:	ldp	x21, x22, [sp, #32]
  41441c:	ldp	x23, x24, [sp, #48]
  414420:	ldr	x25, [sp, #64]
  414424:	ldp	x29, x30, [sp], #208
  414428:	ret
  41442c:	ldrb	w0, [x19, #1]
  414430:	cmp	w0, #0x2e
  414434:	b.ne	4143c0 <__fxstatat@plt+0x112d0>  // b.any
  414438:	ldrb	w0, [x19, #2]
  41443c:	cbnz	w0, 4143c0 <__fxstatat@plt+0x112d0>
  414440:	cbnz	w4, 414508 <__fxstatat@plt+0x11418>
  414444:	tbz	w2, #31, 414628 <__fxstatat@plt+0x11538>
  414448:	tbnz	w20, #9, 414564 <__fxstatat@plt+0x11474>
  41444c:	lsl	w3, w20, #11
  414450:	mov	w1, #0x4900                	// #18688
  414454:	and	w3, w3, #0x8000
  414458:	movk	w1, #0x8, lsl #16
  41445c:	orr	w1, w3, w1
  414460:	mov	w22, #0x1                   	// #1
  414464:	mov	x0, x19
  414468:	bl	40af20 <__fxstatat@plt+0x7e30>
  41446c:	mov	w21, w0
  414470:	tbnz	w21, #31, 414620 <__fxstatat@plt+0x11530>
  414474:	ldr	w20, [x24, #72]
  414478:	tbz	w20, #1, 4143d4 <__fxstatat@plt+0x112e4>
  41447c:	nop
  414480:	add	x2, sp, #0x50
  414484:	mov	w1, w21
  414488:	mov	w0, #0x0                   	// #0
  41448c:	bl	402f80 <__fxstat@plt>
  414490:	cbnz	w0, 414540 <__fxstatat@plt+0x11450>
  414494:	ldr	x0, [sp, #80]
  414498:	ldr	x1, [x25, #120]
  41449c:	cmp	x1, x0
  4144a0:	b.ne	414534 <__fxstatat@plt+0x11444>  // b.any
  4144a4:	ldr	x0, [sp, #88]
  4144a8:	ldr	x1, [x25, #128]
  4144ac:	cmp	x1, x0
  4144b0:	b.ne	414534 <__fxstatat@plt+0x11444>  // b.any
  4144b4:	ldr	w20, [x24, #72]
  4144b8:	tbz	w20, #9, 4143e8 <__fxstatat@plt+0x112f8>
  4144bc:	nop
  4144c0:	ldr	w1, [x24, #44]
  4144c4:	mov	w0, #0xffffff9c            	// #-100
  4144c8:	cmp	w21, w1
  4144cc:	ccmp	w1, w0, #0x4, eq  // eq = none
  4144d0:	b.ne	414638 <__fxstatat@plt+0x11548>  // b.any
  4144d4:	cbz	w22, 414600 <__fxstatat@plt+0x11510>
  4144d8:	tst	x20, #0x4
  4144dc:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  4144e0:	b.ge	414614 <__fxstatat@plt+0x11524>  // b.tcont
  4144e4:	str	w21, [x24, #44]
  4144e8:	mov	w19, #0x0                   	// #0
  4144ec:	mov	w0, w19
  4144f0:	ldp	x19, x20, [sp, #16]
  4144f4:	ldp	x21, x22, [sp, #32]
  4144f8:	ldp	x23, x24, [sp, #48]
  4144fc:	ldr	x25, [sp, #64]
  414500:	ldp	x29, x30, [sp], #208
  414504:	ret
  414508:	tst	x20, #0x200
  41450c:	mov	w19, #0x0                   	// #0
  414510:	ccmp	w23, #0x0, #0x1, ne  // ne = any
  414514:	b.ge	4145a4 <__fxstatat@plt+0x114b4>  // b.tcont
  414518:	mov	w0, w19
  41451c:	ldp	x19, x20, [sp, #16]
  414520:	ldp	x21, x22, [sp, #32]
  414524:	ldp	x23, x24, [sp, #48]
  414528:	ldr	x25, [sp, #64]
  41452c:	ldp	x29, x30, [sp], #208
  414530:	ret
  414534:	bl	403040 <__errno_location@plt>
  414538:	mov	w1, #0x2                   	// #2
  41453c:	str	w1, [x0]
  414540:	mov	w19, #0xffffffff            	// #-1
  414544:	tbz	w23, #31, 414518 <__fxstatat@plt+0x11428>
  414548:	b	4143f8 <__fxstatat@plt+0x11308>
  41454c:	ldrb	w0, [x19, #1]
  414550:	cmp	w0, #0x2e
  414554:	b.ne	4143e4 <__fxstatat@plt+0x112f4>  // b.any
  414558:	ldrb	w0, [x19, #2]
  41455c:	cbz	w0, 414480 <__fxstatat@plt+0x11390>
  414560:	b	4143e4 <__fxstatat@plt+0x112f4>
  414564:	add	x21, x24, #0x60
  414568:	mov	x0, x21
  41456c:	bl	417048 <__fxstatat@plt+0x13f58>
  414570:	ands	w22, w0, #0xff
  414574:	b.eq	4145b0 <__fxstatat@plt+0x114c0>  // b.none
  414578:	lsl	w3, w20, #11
  41457c:	mov	w1, #0x4900                	// #18688
  414580:	and	w3, w3, #0x8000
  414584:	movk	w1, #0x8, lsl #16
  414588:	orr	w1, w3, w1
  41458c:	ldr	w0, [x24, #44]
  414590:	mov	w2, w1
  414594:	mov	x1, x19
  414598:	bl	417128 <__fxstatat@plt+0x14038>
  41459c:	mov	w21, w0
  4145a0:	b	414470 <__fxstatat@plt+0x11380>
  4145a4:	mov	w0, w23
  4145a8:	bl	402c90 <close@plt>
  4145ac:	b	414518 <__fxstatat@plt+0x11428>
  4145b0:	mov	x0, x21
  4145b4:	bl	417098 <__fxstatat@plt+0x13fa8>
  4145b8:	ldr	w20, [x24, #72]
  4145bc:	mov	w21, w0
  4145c0:	mov	w22, #0x1                   	// #1
  4145c4:	and	w0, w20, #0x200
  4145c8:	tbnz	w21, #31, 4145e4 <__fxstatat@plt+0x114f4>
  4145cc:	mov	w23, w21
  4145d0:	mov	w22, #0x1                   	// #1
  4145d4:	tbz	w20, #1, 4143e4 <__fxstatat@plt+0x112f4>
  4145d8:	b	414480 <__fxstatat@plt+0x11390>
  4145dc:	and	w0, w20, #0x200
  4145e0:	mov	w22, #0x0                   	// #0
  4145e4:	lsl	w3, w20, #11
  4145e8:	mov	w1, #0x4900                	// #18688
  4145ec:	and	w3, w3, #0x8000
  4145f0:	movk	w1, #0x8, lsl #16
  4145f4:	orr	w1, w3, w1
  4145f8:	cbnz	w0, 41458c <__fxstatat@plt+0x1149c>
  4145fc:	b	414464 <__fxstatat@plt+0x11374>
  414600:	add	x0, x24, #0x60
  414604:	bl	417050 <__fxstatat@plt+0x13f60>
  414608:	tbnz	w0, #31, 4144e4 <__fxstatat@plt+0x113f4>
  41460c:	bl	402c90 <close@plt>
  414610:	b	4144e4 <__fxstatat@plt+0x113f4>
  414614:	mov	w0, w1
  414618:	bl	402c90 <close@plt>
  41461c:	b	4144e4 <__fxstatat@plt+0x113f4>
  414620:	mov	w19, #0xffffffff            	// #-1
  414624:	b	414518 <__fxstatat@plt+0x11428>
  414628:	mov	w21, w2
  41462c:	mov	w22, #0x1                   	// #1
  414630:	tbz	w20, #1, 4143dc <__fxstatat@plt+0x112ec>
  414634:	b	414480 <__fxstatat@plt+0x11390>
  414638:	bl	402ce0 <abort@plt>
  41463c:	nop
  414640:	stp	x29, x30, [sp, #-320]!
  414644:	mov	x29, sp
  414648:	stp	x21, x22, [sp, #32]
  41464c:	ldr	x22, [x0]
  414650:	stp	x27, x28, [sp, #80]
  414654:	mov	x28, x0
  414658:	stp	x19, x20, [sp, #16]
  41465c:	ldr	x0, [x22, #24]
  414660:	str	w1, [sp, #164]
  414664:	str	x0, [sp, #168]
  414668:	cbz	x0, 414b2c <__fxstatat@plt+0x11a3c>
  41466c:	bl	402f20 <dirfd@plt>
  414670:	str	w0, [sp, #196]
  414674:	tbnz	w0, #31, 4150f0 <__fxstatat@plt+0x12000>
  414678:	ldr	x0, [x28, #64]
  41467c:	stp	x23, x24, [sp, #48]
  414680:	cbz	x0, 41504c <__fxstatat@plt+0x11f5c>
  414684:	ldr	w0, [x28, #72]
  414688:	mov	x1, #0xffffffffffffffff    	// #-1
  41468c:	str	x1, [sp, #144]
  414690:	mov	w1, #0x1                   	// #1
  414694:	str	w1, [sp, #180]
  414698:	ldr	x21, [x22, #72]
  41469c:	ldr	x2, [x22, #56]
  4146a0:	sub	x1, x21, #0x1
  4146a4:	ldrb	w2, [x2, x1]
  4146a8:	cmp	w2, #0x2f
  4146ac:	b.eq	4146b8 <__fxstatat@plt+0x115c8>  // b.none
  4146b0:	mov	x1, x21
  4146b4:	add	x21, x21, #0x1
  4146b8:	str	xzr, [sp, #152]
  4146bc:	tbz	w0, #2, 4146d8 <__fxstatat@plt+0x115e8>
  4146c0:	ldr	x0, [x28, #32]
  4146c4:	mov	w2, #0x2f                  	// #47
  4146c8:	add	x3, x0, x1
  4146cc:	add	x3, x3, #0x1
  4146d0:	strb	w2, [x0, x1]
  4146d4:	str	x3, [sp, #152]
  4146d8:	ldr	x23, [x28, #48]
  4146dc:	ldr	x0, [x22, #88]
  4146e0:	sub	x1, x23, x21
  4146e4:	ldr	x24, [x22, #24]
  4146e8:	str	x1, [sp, #128]
  4146ec:	add	x1, x0, #0x1
  4146f0:	str	x1, [sp, #136]
  4146f4:	cbz	x24, 4151ec <__fxstatat@plt+0x120fc>
  4146f8:	stp	x25, x26, [sp, #64]
  4146fc:	bl	403040 <__errno_location@plt>
  414700:	mov	x20, #0x0                   	// #0
  414704:	str	x0, [sp, #120]
  414708:	adrp	x0, 402000 <mbrtowc@plt-0x8e0>
  41470c:	add	x0, x0, #0xe00
  414710:	str	x0, [sp, #184]
  414714:	mov	x0, x24
  414718:	mov	x19, #0x0                   	// #0
  41471c:	stp	xzr, x22, [sp, #104]
  414720:	str	wzr, [sp, #160]
  414724:	str	wzr, [sp, #176]
  414728:	ldr	x1, [sp, #120]
  41472c:	str	wzr, [x1]
  414730:	bl	402c20 <readdir@plt>
  414734:	mov	x25, x0
  414738:	cbz	x0, 414f14 <__fxstatat@plt+0x11e24>
  41473c:	ldr	w0, [x28, #72]
  414740:	tbnz	w0, #5, 414750 <__fxstatat@plt+0x11660>
  414744:	ldrb	w0, [x25, #19]
  414748:	cmp	w0, #0x2e
  41474c:	b.eq	414a28 <__fxstatat@plt+0x11938>  // b.none
  414750:	add	x1, x25, #0x13
  414754:	str	x1, [sp, #96]
  414758:	mov	x0, x1
  41475c:	bl	402920 <strlen@plt>
  414760:	adds	x23, x0, x21
  414764:	mov	x26, x0
  414768:	add	x0, x0, #0x100
  41476c:	cset	x24, cs  // cs = hs, nlast
  414770:	and	x0, x0, #0xfffffffffffffff8
  414774:	bl	402b00 <malloc@plt>
  414778:	mov	x27, x0
  41477c:	cbz	x0, 415214 <__fxstatat@plt+0x12124>
  414780:	ldr	x1, [sp, #96]
  414784:	add	x22, x0, #0xf8
  414788:	mov	x0, x22
  41478c:	mov	x2, x26
  414790:	bl	4028f0 <memcpy@plt>
  414794:	add	x1, x27, x26
  414798:	mov	w0, #0x30000               	// #196608
  41479c:	ldr	x7, [x28, #32]
  4147a0:	strb	wzr, [x1, #248]
  4147a4:	ldr	x1, [sp, #128]
  4147a8:	stp	xzr, xzr, [x27, #24]
  4147ac:	str	xzr, [x27, #40]
  4147b0:	cmp	x1, x26
  4147b4:	str	x7, [x27, #56]
  4147b8:	str	wzr, [x27, #64]
  4147bc:	str	x28, [x27, #80]
  4147c0:	str	x26, [x27, #96]
  4147c4:	stur	w0, [x27, #110]
  4147c8:	b.ls	4148e0 <__fxstatat@plt+0x117f0>  // b.plast
  4147cc:	cbnz	x24, 414940 <__fxstatat@plt+0x11850>
  4147d0:	ldr	w0, [x28, #72]
  4147d4:	ldr	x1, [x28]
  4147d8:	str	x1, [x27, #8]
  4147dc:	ldr	x1, [x25]
  4147e0:	str	x23, [x27, #72]
  4147e4:	ldr	x2, [sp, #136]
  4147e8:	str	x2, [x27, #88]
  4147ec:	str	x1, [x27, #128]
  4147f0:	tbnz	w0, #2, 4149fc <__fxstatat@plt+0x1190c>
  4147f4:	str	x22, [x27, #48]
  4147f8:	ldr	x1, [x28, #64]
  4147fc:	cbz	x1, 414804 <__fxstatat@plt+0x11714>
  414800:	tbz	w0, #10, 414a64 <__fxstatat@plt+0x11974>
  414804:	ldrb	w1, [x25, #18]
  414808:	and	w0, w0, #0x18
  41480c:	cmp	w0, #0x18
  414810:	sub	w0, w1, #0x1
  414814:	b.eq	414a40 <__fxstatat@plt+0x11950>  // b.none
  414818:	mov	w1, #0xb                   	// #11
  41481c:	strh	w1, [x27, #108]
  414820:	cmp	w0, #0xb
  414824:	b.ls	4149d0 <__fxstatat@plt+0x118e0>  // b.plast
  414828:	mov	x1, #0x2                   	// #2
  41482c:	str	wzr, [x27, #136]
  414830:	str	x1, [x27, #168]
  414834:	str	xzr, [x27, #16]
  414838:	cbz	x19, 414a20 <__fxstatat@plt+0x11930>
  41483c:	ldr	x0, [sp, #104]
  414840:	str	x27, [x0, #16]
  414844:	mov	x0, #0x2710                	// #10000
  414848:	cmp	x20, x0
  41484c:	b.eq	4149e8 <__fxstatat@plt+0x118f8>  // b.none
  414850:	ldr	x0, [sp, #144]
  414854:	add	x20, x20, #0x1
  414858:	cmp	x20, x0
  41485c:	b.cs	414870 <__fxstatat@plt+0x11780>  // b.hs, b.nlast
  414860:	str	x27, [sp, #104]
  414864:	ldr	x0, [sp, #112]
  414868:	ldr	x0, [x0, #24]
  41486c:	cbnz	x0, 414728 <__fxstatat@plt+0x11638>
  414870:	ldr	x22, [sp, #112]
  414874:	ldr	w0, [sp, #160]
  414878:	cbnz	w0, 414f58 <__fxstatat@plt+0x11e68>
  41487c:	ldr	w0, [x28, #72]
  414880:	tbnz	w0, #2, 414dc8 <__fxstatat@plt+0x11cd8>
  414884:	ldp	x25, x26, [sp, #64]
  414888:	ldr	x0, [sp, #168]
  41488c:	cmp	x0, #0x0
  414890:	ldr	w0, [sp, #180]
  414894:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  414898:	b.eq	414d60 <__fxstatat@plt+0x11c70>  // b.none
  41489c:	ldr	w0, [sp, #164]
  4148a0:	cmp	x20, #0x0
  4148a4:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  4148a8:	b.eq	414df4 <__fxstatat@plt+0x11d04>  // b.none
  4148ac:	ldr	w0, [sp, #176]
  4148b0:	cbnz	w0, 415000 <__fxstatat@plt+0x11f10>
  4148b4:	ldr	x0, [x28, #64]
  4148b8:	cmp	x0, #0x0
  4148bc:	ccmp	x20, #0x1, #0x4, ne  // ne = any
  4148c0:	b.ne	414dfc <__fxstatat@plt+0x11d0c>  // b.any
  4148c4:	mov	x0, x19
  4148c8:	ldp	x19, x20, [sp, #16]
  4148cc:	ldp	x21, x22, [sp, #32]
  4148d0:	ldp	x23, x24, [sp, #48]
  4148d4:	ldp	x27, x28, [sp, #80]
  4148d8:	ldp	x29, x30, [sp], #320
  4148dc:	ret
  4148e0:	ldr	x0, [x28, #48]
  4148e4:	add	x1, x0, #0x101
  4148e8:	add	x1, x1, x23
  4148ec:	cmp	x0, x1
  4148f0:	b.hi	414a80 <__fxstatat@plt+0x11990>  // b.pmore
  4148f4:	str	x1, [x28, #48]
  4148f8:	mov	x0, x7
  4148fc:	str	x7, [sp, #96]
  414900:	bl	402c30 <realloc@plt>
  414904:	ldr	x7, [sp, #96]
  414908:	cbz	x0, 415220 <__fxstatat@plt+0x12130>
  41490c:	str	x0, [x28, #32]
  414910:	cmp	x7, x0
  414914:	b.eq	414930 <__fxstatat@plt+0x11840>  // b.none
  414918:	ldr	w1, [x28, #72]
  41491c:	mov	w2, #0x1                   	// #1
  414920:	str	w2, [sp, #160]
  414924:	tbz	w1, #2, 414930 <__fxstatat@plt+0x11840>
  414928:	add	x0, x0, x21
  41492c:	str	x0, [sp, #152]
  414930:	ldr	x0, [x28, #48]
  414934:	sub	x0, x0, x21
  414938:	str	x0, [sp, #128]
  41493c:	cbz	x24, 4147d0 <__fxstatat@plt+0x116e0>
  414940:	mov	x0, x27
  414944:	ldr	x22, [sp, #112]
  414948:	bl	402e00 <free@plt>
  41494c:	cbz	x19, 414980 <__fxstatat@plt+0x11890>
  414950:	ldp	x20, x0, [x19, #16]
  414954:	cbz	x0, 414974 <__fxstatat@plt+0x11884>
  414958:	bl	402c80 <closedir@plt>
  41495c:	mov	x0, x19
  414960:	bl	402e00 <free@plt>
  414964:	cbz	x20, 414980 <__fxstatat@plt+0x11890>
  414968:	mov	x19, x20
  41496c:	ldp	x20, x0, [x19, #16]
  414970:	cbnz	x0, 414958 <__fxstatat@plt+0x11868>
  414974:	mov	x0, x19
  414978:	bl	402e00 <free@plt>
  41497c:	cbnz	x20, 414968 <__fxstatat@plt+0x11878>
  414980:	ldr	x0, [x22, #24]
  414984:	mov	x19, #0x0                   	// #0
  414988:	bl	402c80 <closedir@plt>
  41498c:	mov	w1, #0x7                   	// #7
  414990:	ldr	w0, [x28, #72]
  414994:	ldp	x23, x24, [sp, #48]
  414998:	orr	w0, w0, #0x2000
  41499c:	ldp	x25, x26, [sp, #64]
  4149a0:	strh	w1, [x22, #108]
  4149a4:	ldr	x1, [sp, #120]
  4149a8:	str	xzr, [x22, #24]
  4149ac:	str	w0, [x28, #72]
  4149b0:	mov	w0, #0x24                  	// #36
  4149b4:	ldp	x21, x22, [sp, #32]
  4149b8:	str	w0, [x1]
  4149bc:	mov	x0, x19
  4149c0:	ldp	x19, x20, [sp, #16]
  4149c4:	ldp	x27, x28, [sp, #80]
  4149c8:	ldp	x29, x30, [sp], #320
  4149cc:	ret
  4149d0:	mov	x1, #0x2                   	// #2
  4149d4:	adrp	x2, 41a000 <__fxstatat@plt+0x16f10>
  4149d8:	add	x2, x2, #0xa58
  4149dc:	ldr	w0, [x2, w0, uxtw #2]
  4149e0:	str	w0, [x27, #136]
  4149e4:	b	414830 <__fxstatat@plt+0x11740>
  4149e8:	ldr	x0, [x28, #64]
  4149ec:	cbz	x0, 414c1c <__fxstatat@plt+0x11b2c>
  4149f0:	mov	x20, #0x2711                	// #10001
  4149f4:	str	x27, [sp, #104]
  4149f8:	b	414864 <__fxstatat@plt+0x11774>
  4149fc:	ldr	x4, [x27, #56]
  414a00:	mov	x1, x22
  414a04:	ldr	x0, [sp, #152]
  414a08:	str	x4, [x27, #48]
  414a0c:	ldr	x2, [x27, #96]
  414a10:	add	x2, x2, #0x1
  414a14:	bl	402900 <memmove@plt>
  414a18:	ldr	w0, [x28, #72]
  414a1c:	b	4147f8 <__fxstatat@plt+0x11708>
  414a20:	mov	x19, x27
  414a24:	b	414844 <__fxstatat@plt+0x11754>
  414a28:	ldrb	w0, [x25, #20]
  414a2c:	cbz	w0, 414864 <__fxstatat@plt+0x11774>
  414a30:	ldrh	w0, [x25, #20]
  414a34:	cmp	w0, #0x2e
  414a38:	b.ne	414750 <__fxstatat@plt+0x11660>  // b.any
  414a3c:	b	414864 <__fxstatat@plt+0x11774>
  414a40:	and	w1, w1, #0xfffffffb
  414a44:	cbz	w1, 414818 <__fxstatat@plt+0x11728>
  414a48:	mov	w1, #0xb                   	// #11
  414a4c:	strh	w1, [x27, #108]
  414a50:	cmp	w0, #0xb
  414a54:	mov	x1, #0x1                   	// #1
  414a58:	b.ls	4149d4 <__fxstatat@plt+0x118e4>  // b.plast
  414a5c:	str	wzr, [x27, #136]
  414a60:	b	414830 <__fxstatat@plt+0x11740>
  414a64:	ldr	w0, [x28, #44]
  414a68:	mov	x2, x27
  414a6c:	add	x1, x28, #0x48
  414a70:	mov	w3, #0x0                   	// #0
  414a74:	bl	413f08 <__fxstatat@plt+0x10e18>
  414a78:	strh	w0, [x27, #108]
  414a7c:	b	414834 <__fxstatat@plt+0x11744>
  414a80:	mov	x0, x7
  414a84:	ldr	x22, [sp, #112]
  414a88:	bl	402e00 <free@plt>
  414a8c:	ldr	x1, [sp, #120]
  414a90:	mov	w0, #0x24                  	// #36
  414a94:	mov	w21, w0
  414a98:	str	xzr, [x28, #32]
  414a9c:	str	w0, [x1]
  414aa0:	mov	x0, x27
  414aa4:	bl	402e00 <free@plt>
  414aa8:	cbz	x19, 414ae0 <__fxstatat@plt+0x119f0>
  414aac:	ldp	x20, x0, [x19, #16]
  414ab0:	cbz	x0, 414ad4 <__fxstatat@plt+0x119e4>
  414ab4:	nop
  414ab8:	bl	402c80 <closedir@plt>
  414abc:	mov	x0, x19
  414ac0:	bl	402e00 <free@plt>
  414ac4:	cbz	x20, 414ae0 <__fxstatat@plt+0x119f0>
  414ac8:	mov	x19, x20
  414acc:	ldp	x20, x0, [x19, #16]
  414ad0:	cbnz	x0, 414ab8 <__fxstatat@plt+0x119c8>
  414ad4:	mov	x0, x19
  414ad8:	bl	402e00 <free@plt>
  414adc:	cbnz	x20, 414ac8 <__fxstatat@plt+0x119d8>
  414ae0:	ldr	x0, [x22, #24]
  414ae4:	mov	x19, #0x0                   	// #0
  414ae8:	bl	402c80 <closedir@plt>
  414aec:	ldr	w0, [x28, #72]
  414af0:	mov	w1, #0x7                   	// #7
  414af4:	ldp	x23, x24, [sp, #48]
  414af8:	orr	w0, w0, #0x2000
  414afc:	ldp	x25, x26, [sp, #64]
  414b00:	str	xzr, [x22, #24]
  414b04:	strh	w1, [x22, #108]
  414b08:	str	w0, [x28, #72]
  414b0c:	ldr	x0, [sp, #120]
  414b10:	str	w21, [x0]
  414b14:	mov	x0, x19
  414b18:	ldp	x19, x20, [sp, #16]
  414b1c:	ldp	x21, x22, [sp, #32]
  414b20:	ldp	x27, x28, [sp, #80]
  414b24:	ldp	x29, x30, [sp], #320
  414b28:	ret
  414b2c:	ldr	w3, [x28, #72]
  414b30:	mov	w1, #0x204                 	// #516
  414b34:	mov	w0, #0xffffff9c            	// #-100
  414b38:	and	w1, w3, w1
  414b3c:	cmp	w1, #0x200
  414b40:	b.ne	414b48 <__fxstatat@plt+0x11a58>  // b.any
  414b44:	ldr	w0, [x28, #44]
  414b48:	and	w2, w3, #0x10
  414b4c:	ldr	x1, [x22, #48]
  414b50:	tbz	w3, #4, 414b5c <__fxstatat@plt+0x11a6c>
  414b54:	mov	w2, #0x8000                	// #32768
  414b58:	tbnz	w3, #0, 414e2c <__fxstatat@plt+0x11d3c>
  414b5c:	add	x3, sp, #0xc4
  414b60:	bl	40ca00 <__fxstatat@plt+0x9910>
  414b64:	str	x0, [x22, #24]
  414b68:	mov	x19, x0
  414b6c:	cbz	x0, 4151b4 <__fxstatat@plt+0x120c4>
  414b70:	ldrh	w0, [x22, #108]
  414b74:	cmp	w0, #0xb
  414b78:	b.eq	415068 <__fxstatat@plt+0x11f78>  // b.none
  414b7c:	ldr	w0, [x28, #72]
  414b80:	tbnz	w0, #8, 414e40 <__fxstatat@plt+0x11d50>
  414b84:	stp	x23, x24, [sp, #48]
  414b88:	mov	x0, #0x86a0                	// #34464
  414b8c:	ldr	x1, [x28, #64]
  414b90:	movk	x0, #0x1, lsl #16
  414b94:	cmp	x1, #0x0
  414b98:	csinv	x0, x0, xzr, eq  // eq = none
  414b9c:	str	x0, [sp, #144]
  414ba0:	ldr	w0, [sp, #164]
  414ba4:	cmp	w0, #0x2
  414ba8:	b.eq	415040 <__fxstatat@plt+0x11f50>  // b.none
  414bac:	ldr	w3, [x28, #72]
  414bb0:	ldr	w0, [sp, #196]
  414bb4:	and	w3, w3, #0x38
  414bb8:	cmp	w3, #0x18
  414bbc:	b.eq	414ec8 <__fxstatat@plt+0x11dd8>  // b.none
  414bc0:	ldr	w1, [sp, #164]
  414bc4:	cmp	w1, #0x3
  414bc8:	cset	w19, eq  // eq = none
  414bcc:	ldr	w1, [x28, #72]
  414bd0:	tbnz	w1, #9, 4150d8 <__fxstatat@plt+0x11fe8>
  414bd4:	tbz	w0, #31, 414eec <__fxstatat@plt+0x11dfc>
  414bd8:	cbz	w19, 414be8 <__fxstatat@plt+0x11af8>
  414bdc:	bl	403040 <__errno_location@plt>
  414be0:	ldr	w0, [x0]
  414be4:	str	w0, [x22, #64]
  414be8:	ldrh	w1, [x22, #110]
  414bec:	ldr	x0, [x22, #24]
  414bf0:	orr	w1, w1, #0x1
  414bf4:	strh	w1, [x22, #110]
  414bf8:	bl	402c80 <closedir@plt>
  414bfc:	ldr	w0, [x28, #72]
  414c00:	str	xzr, [x22, #24]
  414c04:	tbz	w0, #9, 414c10 <__fxstatat@plt+0x11b20>
  414c08:	ldr	w1, [sp, #196]
  414c0c:	tbz	w1, #31, 415140 <__fxstatat@plt+0x12050>
  414c10:	str	xzr, [x22, #24]
  414c14:	str	wzr, [sp, #180]
  414c18:	b	414698 <__fxstatat@plt+0x115a8>
  414c1c:	ldr	x0, [sp, #112]
  414c20:	ldr	x23, [x0, #80]
  414c24:	ldr	w0, [x23, #72]
  414c28:	tbz	w0, #9, 414d18 <__fxstatat@plt+0x11c28>
  414c2c:	ldr	x20, [x23, #80]
  414c30:	ldr	w24, [sp, #196]
  414c34:	cbz	x20, 414c94 <__fxstatat@plt+0x11ba4>
  414c38:	ldr	x0, [sp, #112]
  414c3c:	add	x1, sp, #0xc8
  414c40:	ldr	x0, [x0, #120]
  414c44:	str	x0, [sp, #200]
  414c48:	mov	x0, x20
  414c4c:	bl	40bab8 <__fxstatat@plt+0x89c8>
  414c50:	cbz	x0, 414cc0 <__fxstatat@plt+0x11bd0>
  414c54:	ldr	x23, [x0, #8]
  414c58:	mov	x0, #0x1994                	// #6548
  414c5c:	movk	x0, #0x102, lsl #16
  414c60:	cmp	x23, x0
  414c64:	b.eq	414c84 <__fxstatat@plt+0x11b94>  // b.none
  414c68:	mov	x0, #0x4d42                	// #19778
  414c6c:	movk	x0, #0xff53, lsl #16
  414c70:	cmp	x23, x0
  414c74:	b.eq	414c84 <__fxstatat@plt+0x11b94>  // b.none
  414c78:	mov	x0, #0x6969                	// #26985
  414c7c:	cmp	x23, x0
  414c80:	b.ne	414d18 <__fxstatat@plt+0x11c28>  // b.any
  414c84:	mov	x20, #0x2711                	// #10001
  414c88:	str	x27, [sp, #104]
  414c8c:	str	wzr, [sp, #176]
  414c90:	b	414864 <__fxstatat@plt+0x11774>
  414c94:	ldr	x4, [sp, #184]
  414c98:	adrp	x3, 413000 <__fxstatat@plt+0xff10>
  414c9c:	adrp	x2, 413000 <__fxstatat@plt+0xff10>
  414ca0:	add	x3, x3, #0xdd8
  414ca4:	add	x2, x2, #0xdc8
  414ca8:	mov	x1, #0x0                   	// #0
  414cac:	mov	x0, #0xd                   	// #13
  414cb0:	bl	40bd98 <__fxstatat@plt+0x8ca8>
  414cb4:	str	x0, [x23, #80]
  414cb8:	mov	x20, x0
  414cbc:	cbnz	x0, 414c38 <__fxstatat@plt+0x11b48>
  414cc0:	tbnz	w24, #31, 414d18 <__fxstatat@plt+0x11c28>
  414cc4:	mov	w0, w24
  414cc8:	add	x1, sp, #0xc8
  414ccc:	bl	402bc0 <fstatfs@plt>
  414cd0:	cbnz	w0, 414d18 <__fxstatat@plt+0x11c28>
  414cd4:	ldr	x23, [sp, #200]
  414cd8:	cbz	x20, 414c58 <__fxstatat@plt+0x11b68>
  414cdc:	mov	x0, #0x10                  	// #16
  414ce0:	bl	402b00 <malloc@plt>
  414ce4:	mov	x24, x0
  414ce8:	cbz	x0, 414c58 <__fxstatat@plt+0x11b68>
  414cec:	ldr	x0, [sp, #112]
  414cf0:	ldr	x1, [x0, #120]
  414cf4:	stp	x1, x23, [x24]
  414cf8:	mov	x0, x20
  414cfc:	mov	x1, x24
  414d00:	bl	40c570 <__fxstatat@plt+0x9480>
  414d04:	cbz	x0, 415204 <__fxstatat@plt+0x12114>
  414d08:	cmp	x24, x0
  414d0c:	b.ne	41523c <__fxstatat@plt+0x1214c>  // b.any
  414d10:	ldr	x23, [sp, #200]
  414d14:	b	414c58 <__fxstatat@plt+0x11b68>
  414d18:	mov	w0, #0x1                   	// #1
  414d1c:	str	w0, [sp, #176]
  414d20:	b	4149f0 <__fxstatat@plt+0x11900>
  414d24:	ldr	x1, [sp, #168]
  414d28:	mov	x19, #0x0                   	// #0
  414d2c:	cmp	x1, #0x0
  414d30:	ldr	w1, [sp, #180]
  414d34:	csel	w1, w1, wzr, eq  // eq = none
  414d38:	cbz	w1, 414d64 <__fxstatat@plt+0x11c74>
  414d3c:	mov	x20, #0x0                   	// #0
  414d40:	str	wzr, [sp, #176]
  414d44:	nop
  414d48:	cbnz	x0, 415088 <__fxstatat@plt+0x11f98>
  414d4c:	mov	x0, x28
  414d50:	bl	414140 <__fxstatat@plt+0x11050>
  414d54:	cmp	w0, #0x0
  414d58:	cset	w0, ne  // ne = any
  414d5c:	cbnz	w0, 415150 <__fxstatat@plt+0x12060>
  414d60:	cbnz	x20, 4148ac <__fxstatat@plt+0x117bc>
  414d64:	ldr	w0, [sp, #164]
  414d68:	cmp	w0, #0x3
  414d6c:	b.eq	415124 <__fxstatat@plt+0x12034>  // b.none
  414d70:	cbz	x19, 414da8 <__fxstatat@plt+0x11cb8>
  414d74:	ldp	x20, x0, [x19, #16]
  414d78:	cbz	x0, 414d9c <__fxstatat@plt+0x11cac>
  414d7c:	nop
  414d80:	bl	402c80 <closedir@plt>
  414d84:	mov	x0, x19
  414d88:	bl	402e00 <free@plt>
  414d8c:	cbz	x20, 414da8 <__fxstatat@plt+0x11cb8>
  414d90:	mov	x19, x20
  414d94:	ldp	x20, x0, [x19, #16]
  414d98:	cbnz	x0, 414d80 <__fxstatat@plt+0x11c90>
  414d9c:	mov	x0, x19
  414da0:	bl	402e00 <free@plt>
  414da4:	cbnz	x20, 414d90 <__fxstatat@plt+0x11ca0>
  414da8:	ldp	x23, x24, [sp, #48]
  414dac:	mov	x19, #0x0                   	// #0
  414db0:	mov	x0, x19
  414db4:	ldp	x19, x20, [sp, #16]
  414db8:	ldp	x21, x22, [sp, #32]
  414dbc:	ldp	x27, x28, [sp, #80]
  414dc0:	ldp	x29, x30, [sp], #320
  414dc4:	ret
  414dc8:	ldr	x0, [x28, #48]
  414dcc:	cmp	x20, #0x0
  414dd0:	ldp	x25, x26, [sp, #64]
  414dd4:	ccmp	x0, x21, #0x4, ne  // ne = any
  414dd8:	b.ne	414de8 <__fxstatat@plt+0x11cf8>  // b.any
  414ddc:	ldr	x0, [sp, #152]
  414de0:	sub	x0, x0, #0x1
  414de4:	str	x0, [sp, #152]
  414de8:	ldr	x0, [sp, #152]
  414dec:	strb	wzr, [x0]
  414df0:	b	414888 <__fxstatat@plt+0x11798>
  414df4:	ldr	x0, [x22, #88]
  414df8:	b	414d48 <__fxstatat@plt+0x11c58>
  414dfc:	mov	x2, x20
  414e00:	mov	x1, x19
  414e04:	mov	x0, x28
  414e08:	bl	413e18 <__fxstatat@plt+0x10d28>
  414e0c:	mov	x19, x0
  414e10:	mov	x0, x19
  414e14:	ldp	x19, x20, [sp, #16]
  414e18:	ldp	x21, x22, [sp, #32]
  414e1c:	ldp	x23, x24, [sp, #48]
  414e20:	ldp	x27, x28, [sp, #80]
  414e24:	ldp	x29, x30, [sp], #320
  414e28:	ret
  414e2c:	ldr	x2, [x22, #88]
  414e30:	cmp	x2, #0x0
  414e34:	cset	w2, ne  // ne = any
  414e38:	lsl	w2, w2, #15
  414e3c:	b	414b5c <__fxstatat@plt+0x11a6c>
  414e40:	mov	x2, x22
  414e44:	add	x1, x28, #0x58
  414e48:	bl	4140b0 <__fxstatat@plt+0x10fc0>
  414e4c:	ldr	w0, [x28, #44]
  414e50:	add	x1, x28, #0x48
  414e54:	mov	x2, x22
  414e58:	mov	w3, #0x0                   	// #0
  414e5c:	bl	413f08 <__fxstatat@plt+0x10e18>
  414e60:	ldr	w1, [x28, #72]
  414e64:	mov	w0, #0x102                 	// #258
  414e68:	tst	w1, w0
  414e6c:	b.eq	4150b0 <__fxstatat@plt+0x11fc0>  // b.none
  414e70:	mov	x0, #0x18                  	// #24
  414e74:	bl	402b00 <malloc@plt>
  414e78:	mov	x19, x0
  414e7c:	cbz	x0, 4151d8 <__fxstatat@plt+0x120e8>
  414e80:	mov	x1, x0
  414e84:	ldr	x0, [x28, #88]
  414e88:	ldur	q0, [x22, #120]
  414e8c:	str	x22, [x19, #16]
  414e90:	str	q0, [x19]
  414e94:	bl	40c570 <__fxstatat@plt+0x9480>
  414e98:	mov	x20, x0
  414e9c:	cmp	x19, x0
  414ea0:	b.eq	414b84 <__fxstatat@plt+0x11a94>  // b.none
  414ea4:	mov	x0, x19
  414ea8:	bl	402e00 <free@plt>
  414eac:	cbz	x20, 4151d8 <__fxstatat@plt+0x120e8>
  414eb0:	stp	x23, x24, [sp, #48]
  414eb4:	mov	w0, #0x2                   	// #2
  414eb8:	ldr	x1, [x20, #16]
  414ebc:	str	x1, [x22]
  414ec0:	strh	w0, [x22, #108]
  414ec4:	b	414b88 <__fxstatat@plt+0x11a98>
  414ec8:	ldr	w1, [x22, #140]
  414ecc:	cmp	w1, #0x2
  414ed0:	b.ne	414bc0 <__fxstatat@plt+0x11ad0>  // b.any
  414ed4:	mov	w1, w0
  414ed8:	mov	x0, x22
  414edc:	bl	414200 <__fxstatat@plt+0x11110>
  414ee0:	cbnz	w0, 41519c <__fxstatat@plt+0x120ac>
  414ee4:	ldr	w0, [sp, #196]
  414ee8:	b	414bc0 <__fxstatat@plt+0x11ad0>
  414eec:	mov	w2, w0
  414ef0:	mov	x1, x22
  414ef4:	mov	x0, x28
  414ef8:	mov	x3, #0x0                   	// #0
  414efc:	bl	414380 <__fxstatat@plt+0x11290>
  414f00:	cbnz	w0, 414bd8 <__fxstatat@plt+0x11ae8>
  414f04:	mov	w0, #0x1                   	// #1
  414f08:	str	w0, [sp, #180]
  414f0c:	ldr	w0, [x28, #72]
  414f10:	b	414698 <__fxstatat@plt+0x115a8>
  414f14:	ldp	x22, x0, [sp, #112]
  414f18:	ldr	w0, [x0]
  414f1c:	cbz	w0, 414f40 <__fxstatat@plt+0x11e50>
  414f20:	ldr	x1, [sp, #168]
  414f24:	str	w0, [x22, #64]
  414f28:	orr	x2, x1, x20
  414f2c:	mov	w1, #0x4                   	// #4
  414f30:	cmp	x2, #0x0
  414f34:	mov	w2, #0x7                   	// #7
  414f38:	csel	w1, w1, w2, eq  // eq = none
  414f3c:	strh	w1, [x22, #108]
  414f40:	ldr	x0, [x22, #24]
  414f44:	cbz	x0, 414874 <__fxstatat@plt+0x11784>
  414f48:	bl	402c80 <closedir@plt>
  414f4c:	str	xzr, [x22, #24]
  414f50:	ldr	w0, [sp, #160]
  414f54:	cbz	w0, 41487c <__fxstatat@plt+0x1178c>
  414f58:	ldr	x0, [x28, #8]
  414f5c:	ldr	x2, [x28, #32]
  414f60:	cbz	x0, 414f90 <__fxstatat@plt+0x11ea0>
  414f64:	nop
  414f68:	ldr	x1, [x0, #48]
  414f6c:	add	x3, x0, #0xf8
  414f70:	cmp	x1, x3
  414f74:	b.eq	414ff0 <__fxstatat@plt+0x11f00>  // b.none
  414f78:	ldr	x3, [x0, #56]
  414f7c:	sub	x1, x1, x3
  414f80:	add	x1, x2, x1
  414f84:	stp	x1, x2, [x0, #48]
  414f88:	ldr	x0, [x0, #16]
  414f8c:	cbnz	x0, 414f68 <__fxstatat@plt+0x11e78>
  414f90:	ldr	x1, [x19, #88]
  414f94:	mov	x0, x19
  414f98:	tbnz	x1, #63, 41487c <__fxstatat@plt+0x1178c>
  414f9c:	nop
  414fa0:	ldr	x1, [x0, #48]
  414fa4:	add	x3, x0, #0xf8
  414fa8:	cmp	x1, x3
  414fac:	b.eq	414fc0 <__fxstatat@plt+0x11ed0>  // b.none
  414fb0:	ldr	x3, [x0, #56]
  414fb4:	sub	x1, x1, x3
  414fb8:	add	x1, x2, x1
  414fbc:	str	x1, [x0, #48]
  414fc0:	ldr	x1, [x0, #16]
  414fc4:	str	x2, [x0, #56]
  414fc8:	cbz	x1, 414fdc <__fxstatat@plt+0x11eec>
  414fcc:	ldr	x0, [x1, #88]
  414fd0:	tbnz	x0, #63, 41487c <__fxstatat@plt+0x1178c>
  414fd4:	mov	x0, x1
  414fd8:	b	414fa0 <__fxstatat@plt+0x11eb0>
  414fdc:	ldr	x1, [x0, #8]
  414fe0:	ldr	x0, [x1, #88]
  414fe4:	tbnz	x0, #63, 41487c <__fxstatat@plt+0x1178c>
  414fe8:	mov	x0, x1
  414fec:	b	414fa0 <__fxstatat@plt+0x11eb0>
  414ff0:	str	x2, [x0, #56]
  414ff4:	ldr	x0, [x0, #16]
  414ff8:	cbnz	x0, 414f68 <__fxstatat@plt+0x11e78>
  414ffc:	b	414f90 <__fxstatat@plt+0x11ea0>
  415000:	adrp	x0, 413000 <__fxstatat@plt+0xff10>
  415004:	add	x0, x0, #0xdf0
  415008:	str	x0, [x28, #64]
  41500c:	mov	x2, x20
  415010:	mov	x1, x19
  415014:	mov	x0, x28
  415018:	bl	413e18 <__fxstatat@plt+0x10d28>
  41501c:	mov	x19, x0
  415020:	ldp	x23, x24, [sp, #48]
  415024:	str	xzr, [x28, #64]
  415028:	mov	x0, x19
  41502c:	ldp	x19, x20, [sp, #16]
  415030:	ldp	x21, x22, [sp, #32]
  415034:	ldp	x27, x28, [sp, #80]
  415038:	ldp	x29, x30, [sp], #320
  41503c:	ret
  415040:	ldr	w0, [x28, #72]
  415044:	str	wzr, [sp, #180]
  415048:	b	414698 <__fxstatat@plt+0x115a8>
  41504c:	mov	x0, #0x86a0                	// #34464
  415050:	movk	x0, #0x1, lsl #16
  415054:	str	x0, [sp, #144]
  415058:	mov	w0, #0x1                   	// #1
  41505c:	str	w0, [sp, #180]
  415060:	ldr	w0, [x28, #72]
  415064:	b	414698 <__fxstatat@plt+0x115a8>
  415068:	ldr	w0, [x28, #44]
  41506c:	mov	x2, x22
  415070:	add	x1, x28, #0x48
  415074:	mov	w3, #0x0                   	// #0
  415078:	stp	x23, x24, [sp, #48]
  41507c:	bl	413f08 <__fxstatat@plt+0x10e18>
  415080:	strh	w0, [x22, #108]
  415084:	b	414b88 <__fxstatat@plt+0x11a98>
  415088:	ldr	x1, [x22, #8]
  41508c:	mov	x0, x28
  415090:	adrp	x3, 419000 <__fxstatat@plt+0x15f10>
  415094:	mov	w2, #0xffffffff            	// #-1
  415098:	add	x3, x3, #0x1e0
  41509c:	bl	414380 <__fxstatat@plt+0x11290>
  4150a0:	cmp	w0, #0x0
  4150a4:	cset	w0, ne  // ne = any
  4150a8:	cbz	w0, 414d60 <__fxstatat@plt+0x11c70>
  4150ac:	b	415150 <__fxstatat@plt+0x12060>
  4150b0:	ldr	x0, [x28, #88]
  4150b4:	add	x1, x22, #0x78
  4150b8:	stp	x23, x24, [sp, #48]
  4150bc:	bl	416e08 <__fxstatat@plt+0x13d18>
  4150c0:	tst	w0, #0xff
  4150c4:	b.eq	414b88 <__fxstatat@plt+0x11a98>  // b.none
  4150c8:	mov	w0, #0x2                   	// #2
  4150cc:	str	x22, [x22]
  4150d0:	strh	w0, [x22, #108]
  4150d4:	b	414b88 <__fxstatat@plt+0x11a98>
  4150d8:	mov	w2, #0x3                   	// #3
  4150dc:	mov	w1, #0x406                 	// #1030
  4150e0:	bl	417de8 <__fxstatat@plt+0x14cf8>
  4150e4:	str	w0, [sp, #196]
  4150e8:	tbnz	w0, #31, 414bd8 <__fxstatat@plt+0x11ae8>
  4150ec:	b	414eec <__fxstatat@plt+0x11dfc>
  4150f0:	ldr	x0, [x22, #24]
  4150f4:	bl	402c80 <closedir@plt>
  4150f8:	str	xzr, [x22, #24]
  4150fc:	ldr	w0, [sp, #164]
  415100:	cmp	w0, #0x3
  415104:	b.ne	414dac <__fxstatat@plt+0x11cbc>  // b.any
  415108:	mov	w0, #0x4                   	// #4
  41510c:	strh	w0, [x22, #108]
  415110:	mov	x19, #0x0                   	// #0
  415114:	bl	403040 <__errno_location@plt>
  415118:	ldr	w0, [x0]
  41511c:	str	w0, [x22, #64]
  415120:	b	414b14 <__fxstatat@plt+0x11a24>
  415124:	ldrh	w0, [x22, #108]
  415128:	cmp	w0, #0x7
  41512c:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  415130:	b.eq	414d70 <__fxstatat@plt+0x11c80>  // b.none
  415134:	mov	w0, #0x6                   	// #6
  415138:	strh	w0, [x22, #108]
  41513c:	b	414d70 <__fxstatat@plt+0x11c80>
  415140:	mov	w0, w1
  415144:	bl	402c90 <close@plt>
  415148:	ldr	w0, [x28, #72]
  41514c:	b	414c10 <__fxstatat@plt+0x11b20>
  415150:	ldr	w0, [x28, #72]
  415154:	mov	w1, #0x7                   	// #7
  415158:	strh	w1, [x22, #108]
  41515c:	orr	w0, w0, #0x2000
  415160:	str	w0, [x28, #72]
  415164:	cbz	x19, 414da8 <__fxstatat@plt+0x11cb8>
  415168:	ldp	x20, x0, [x19, #16]
  41516c:	cbz	x0, 415188 <__fxstatat@plt+0x12098>
  415170:	bl	402c80 <closedir@plt>
  415174:	mov	x0, x19
  415178:	bl	402e00 <free@plt>
  41517c:	cbz	x20, 414da8 <__fxstatat@plt+0x11cb8>
  415180:	mov	x19, x20
  415184:	b	415168 <__fxstatat@plt+0x12078>
  415188:	mov	x0, x19
  41518c:	bl	402e00 <free@plt>
  415190:	cbz	x20, 414da8 <__fxstatat@plt+0x11cb8>
  415194:	mov	x19, x20
  415198:	b	415168 <__fxstatat@plt+0x12078>
  41519c:	ldr	w0, [sp, #164]
  4151a0:	cmp	w0, #0x3
  4151a4:	b.ne	415040 <__fxstatat@plt+0x11f50>  // b.any
  4151a8:	ldr	w0, [sp, #196]
  4151ac:	mov	w19, #0x0                   	// #0
  4151b0:	b	414bcc <__fxstatat@plt+0x11adc>
  4151b4:	ldr	w0, [sp, #164]
  4151b8:	cmp	w0, #0x3
  4151bc:	b.ne	414dac <__fxstatat@plt+0x11cbc>  // b.any
  4151c0:	mov	w0, #0x4                   	// #4
  4151c4:	strh	w0, [x22, #108]
  4151c8:	bl	403040 <__errno_location@plt>
  4151cc:	ldr	w0, [x0]
  4151d0:	str	w0, [x22, #64]
  4151d4:	b	414b14 <__fxstatat@plt+0x11a24>
  4151d8:	bl	403040 <__errno_location@plt>
  4151dc:	mov	x19, #0x0                   	// #0
  4151e0:	mov	w1, #0xc                   	// #12
  4151e4:	str	w1, [x0]
  4151e8:	b	414b14 <__fxstatat@plt+0x11a24>
  4151ec:	ldr	w1, [x28, #72]
  4151f0:	tbz	w1, #2, 414d24 <__fxstatat@plt+0x11c34>
  4151f4:	mov	x19, #0x0                   	// #0
  4151f8:	mov	x20, #0x0                   	// #0
  4151fc:	str	wzr, [sp, #176]
  415200:	b	414ddc <__fxstatat@plt+0x11cec>
  415204:	mov	x0, x24
  415208:	bl	402e00 <free@plt>
  41520c:	ldr	x23, [sp, #200]
  415210:	b	414c58 <__fxstatat@plt+0x11b68>
  415214:	ldp	x22, x0, [sp, #112]
  415218:	ldr	w21, [x0]
  41521c:	b	414aa0 <__fxstatat@plt+0x119b0>
  415220:	ldr	x0, [x28, #32]
  415224:	ldr	x22, [sp, #112]
  415228:	bl	402e00 <free@plt>
  41522c:	ldr	x0, [sp, #120]
  415230:	ldr	w21, [x0]
  415234:	str	xzr, [x28, #32]
  415238:	b	414aa0 <__fxstatat@plt+0x119b0>
  41523c:	bl	402ce0 <abort@plt>
  415240:	stp	x29, x30, [sp, #-128]!
  415244:	tst	w1, #0xfffff000
  415248:	mov	x29, sp
  41524c:	stp	x19, x20, [sp, #16]
  415250:	b.ne	415644 <__fxstatat@plt+0x12554>  // b.any
  415254:	stp	x21, x22, [sp, #32]
  415258:	mov	w21, w1
  41525c:	stp	x23, x24, [sp, #48]
  415260:	mov	x24, x0
  415264:	mov	w0, #0x204                 	// #516
  415268:	and	w0, w1, w0
  41526c:	cmp	w0, #0x204
  415270:	b.eq	4154ec <__fxstatat@plt+0x123fc>  // b.none
  415274:	mov	w0, #0x12                  	// #18
  415278:	tst	w1, w0
  41527c:	b.eq	4154ec <__fxstatat@plt+0x123fc>  // b.none
  415280:	mov	x1, #0x1                   	// #1
  415284:	mov	x0, #0x80                  	// #128
  415288:	stp	x25, x26, [sp, #64]
  41528c:	mov	x25, x2
  415290:	bl	402c10 <calloc@plt>
  415294:	mov	x19, x0
  415298:	cbz	x0, 4156e0 <__fxstatat@plt+0x125f0>
  41529c:	and	w0, w21, #0xfffffdff
  4152a0:	tst	x21, #0x2
  4152a4:	ldr	x20, [x24]
  4152a8:	orr	w0, w0, #0x4
  4152ac:	stp	x27, x28, [sp, #80]
  4152b0:	csel	w0, w21, w0, eq  // eq = none
  4152b4:	mov	w1, #0xffffff9c            	// #-100
  4152b8:	str	w1, [x19, #44]
  4152bc:	str	x25, [x19, #64]
  4152c0:	str	w0, [x19, #72]
  4152c4:	cbz	x20, 415520 <__fxstatat@plt+0x12430>
  4152c8:	mov	x23, x24
  4152cc:	mov	x28, x20
  4152d0:	mov	x22, #0x0                   	// #0
  4152d4:	nop
  4152d8:	mov	x0, x28
  4152dc:	bl	402920 <strlen@plt>
  4152e0:	ldr	x28, [x23, #8]!
  4152e4:	cmp	x22, x0
  4152e8:	csel	x22, x22, x0, cs  // cs = hs, nlast
  4152ec:	cbnz	x28, 4152d8 <__fxstatat@plt+0x121e8>
  4152f0:	add	x22, x22, #0x1
  4152f4:	mov	x0, #0x1000                	// #4096
  4152f8:	cmp	x22, x0
  4152fc:	csel	x22, x22, x0, cs  // cs = hs, nlast
  415300:	add	x0, x22, #0x100
  415304:	str	x0, [x19, #48]
  415308:	bl	402b00 <malloc@plt>
  41530c:	cbz	x0, 4154c0 <__fxstatat@plt+0x123d0>
  415310:	str	x0, [x19, #32]
  415314:	mov	x0, #0x100                 	// #256
  415318:	bl	402b00 <malloc@plt>
  41531c:	mov	x23, x0
  415320:	cbz	x0, 4154b8 <__fxstatat@plt+0x123c8>
  415324:	ldr	x2, [x19, #32]
  415328:	mov	x0, #0xffffffffffffffff    	// #-1
  41532c:	mov	w1, #0x30000               	// #196608
  415330:	stp	xzr, xzr, [x23, #24]
  415334:	str	xzr, [x23, #40]
  415338:	str	x2, [x23, #56]
  41533c:	str	wzr, [x23, #64]
  415340:	stp	x19, x0, [x23, #80]
  415344:	str	xzr, [x23, #96]
  415348:	str	w0, [x23, #104]
  41534c:	stur	w1, [x23, #110]
  415350:	strb	wzr, [x23, #248]
  415354:	cbz	x25, 415514 <__fxstatat@plt+0x12424>
  415358:	ldr	w26, [x19, #72]
  41535c:	ubfx	x0, x26, #10, #1
  415360:	str	x0, [sp, #104]
  415364:	eor	x21, x21, #0x800
  415368:	add	x0, x19, #0x48
  41536c:	mov	x22, #0x0                   	// #0
  415370:	stp	xzr, x0, [sp, #112]
  415374:	ubfx	w21, w21, #11, #1
  415378:	b	4153a4 <__fxstatat@plt+0x122b4>
  41537c:	mov	w0, #0xb                   	// #11
  415380:	strh	w0, [x26, #108]
  415384:	mov	x0, #0x2                   	// #2
  415388:	str	x0, [x26, #168]
  41538c:	cbz	x25, 415630 <__fxstatat@plt+0x12540>
  415390:	str	x28, [x26, #16]
  415394:	mov	x28, x26
  415398:	add	x22, x22, #0x1
  41539c:	ldr	x20, [x24, x22, lsl #3]
  4153a0:	cbz	x20, 415460 <__fxstatat@plt+0x12370>
  4153a4:	mov	x0, x20
  4153a8:	bl	402920 <strlen@plt>
  4153ac:	cmp	w21, #0x0
  4153b0:	mov	x27, x0
  4153b4:	ccmp	x0, #0x2, #0x0, ne  // ne = any
  4153b8:	b.hi	4155f8 <__fxstatat@plt+0x12508>  // b.pmore
  4153bc:	add	x0, x27, #0x100
  4153c0:	and	x0, x0, #0xfffffffffffffff8
  4153c4:	bl	402b00 <malloc@plt>
  4153c8:	mov	x26, x0
  4153cc:	cbz	x0, 415488 <__fxstatat@plt+0x12398>
  4153d0:	add	x3, x0, #0xf8
  4153d4:	mov	x1, x20
  4153d8:	mov	x0, x3
  4153dc:	mov	x2, x27
  4153e0:	bl	4028f0 <memcpy@plt>
  4153e4:	mov	x3, x0
  4153e8:	add	x1, x26, x27
  4153ec:	cmp	x28, #0x0
  4153f0:	ldr	x0, [x19, #32]
  4153f4:	strb	wzr, [x1, #248]
  4153f8:	ldr	w1, [sp, #104]
  4153fc:	str	x23, [x26, #8]
  415400:	stp	xzr, xzr, [x26, #24]
  415404:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  415408:	stp	xzr, x3, [x26, #40]
  41540c:	str	x0, [x26, #56]
  415410:	mov	w0, #0x30000               	// #196608
  415414:	str	wzr, [x26, #64]
  415418:	stp	x19, xzr, [x26, #80]
  41541c:	str	x27, [x26, #96]
  415420:	stur	w0, [x26, #110]
  415424:	b.ne	41537c <__fxstatat@plt+0x1228c>  // b.any
  415428:	ldr	w0, [x19, #44]
  41542c:	mov	x2, x26
  415430:	ldr	x1, [sp, #120]
  415434:	mov	w3, #0x0                   	// #0
  415438:	bl	413f08 <__fxstatat@plt+0x10e18>
  41543c:	strh	w0, [x26, #108]
  415440:	cbnz	x25, 415390 <__fxstatat@plt+0x122a0>
  415444:	str	xzr, [x26, #16]
  415448:	cbnz	x28, 415634 <__fxstatat@plt+0x12544>
  41544c:	add	x22, x22, #0x1
  415450:	str	x26, [sp, #112]
  415454:	mov	x28, x26
  415458:	ldr	x20, [x24, x22, lsl #3]
  41545c:	cbnz	x20, 4153a4 <__fxstatat@plt+0x122b4>
  415460:	cmp	x25, #0x0
  415464:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  415468:	b.ls	41553c <__fxstatat@plt+0x1244c>  // b.plast
  41546c:	mov	x1, x28
  415470:	mov	x2, x22
  415474:	mov	x0, x19
  415478:	bl	413e18 <__fxstatat@plt+0x10d28>
  41547c:	mov	x28, x0
  415480:	b	41553c <__fxstatat@plt+0x1244c>
  415484:	str	xzr, [x19]
  415488:	cbz	x28, 4154b0 <__fxstatat@plt+0x123c0>
  41548c:	nop
  415490:	ldp	x20, x1, [x28, #16]
  415494:	mov	x0, x28
  415498:	cbz	x1, 4156d0 <__fxstatat@plt+0x125e0>
  41549c:	mov	x0, x1
  4154a0:	bl	402c80 <closedir@plt>
  4154a4:	mov	x0, x28
  4154a8:	bl	402e00 <free@plt>
  4154ac:	cbnz	x20, 4156d8 <__fxstatat@plt+0x125e8>
  4154b0:	mov	x0, x23
  4154b4:	bl	402e00 <free@plt>
  4154b8:	ldr	x0, [x19, #32]
  4154bc:	bl	402e00 <free@plt>
  4154c0:	mov	x0, x19
  4154c4:	bl	402e00 <free@plt>
  4154c8:	ldp	x21, x22, [sp, #32]
  4154cc:	mov	x19, #0x0                   	// #0
  4154d0:	ldp	x23, x24, [sp, #48]
  4154d4:	ldp	x25, x26, [sp, #64]
  4154d8:	ldp	x27, x28, [sp, #80]
  4154dc:	mov	x0, x19
  4154e0:	ldp	x19, x20, [sp, #16]
  4154e4:	ldp	x29, x30, [sp], #128
  4154e8:	ret
  4154ec:	bl	403040 <__errno_location@plt>
  4154f0:	mov	x19, #0x0                   	// #0
  4154f4:	mov	w1, #0x16                  	// #22
  4154f8:	ldp	x21, x22, [sp, #32]
  4154fc:	ldp	x23, x24, [sp, #48]
  415500:	str	w1, [x0]
  415504:	mov	x0, x19
  415508:	ldp	x19, x20, [sp, #16]
  41550c:	ldp	x29, x30, [sp], #128
  415510:	ret
  415514:	mov	w0, #0x1                   	// #1
  415518:	str	w0, [sp, #104]
  41551c:	b	415364 <__fxstatat@plt+0x12274>
  415520:	mov	x0, #0x1100                	// #4352
  415524:	str	x0, [x19, #48]
  415528:	bl	402b00 <malloc@plt>
  41552c:	cbz	x0, 4154c0 <__fxstatat@plt+0x123d0>
  415530:	mov	x23, #0x0                   	// #0
  415534:	mov	x28, #0x0                   	// #0
  415538:	str	x0, [x19, #32]
  41553c:	mov	x0, #0x100                 	// #256
  415540:	bl	402b00 <malloc@plt>
  415544:	cbz	x0, 415484 <__fxstatat@plt+0x12394>
  415548:	ldr	x6, [x19, #32]
  41554c:	mov	w3, #0x9                   	// #9
  415550:	mov	w2, #0x3                   	// #3
  415554:	mov	x4, #0x1                   	// #1
  415558:	str	x0, [x19]
  41555c:	mov	w1, #0x102                 	// #258
  415560:	stp	x28, xzr, [x0, #16]
  415564:	stp	xzr, xzr, [x0, #32]
  415568:	str	x6, [x0, #56]
  41556c:	str	wzr, [x0, #64]
  415570:	stp	x19, x4, [x0, #80]
  415574:	str	xzr, [x0, #96]
  415578:	str	w3, [x0, #108]
  41557c:	strh	w2, [x0, #112]
  415580:	strb	wzr, [x0, #248]
  415584:	ldr	w0, [x19, #72]
  415588:	tst	w0, w1
  41558c:	b.eq	415664 <__fxstatat@plt+0x12574>  // b.none
  415590:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  415594:	adrp	x3, 413000 <__fxstatat@plt+0xff10>
  415598:	add	x4, x4, #0xe00
  41559c:	add	x3, x3, #0xd88
  4155a0:	adrp	x2, 413000 <__fxstatat@plt+0xff10>
  4155a4:	mov	x1, #0x0                   	// #0
  4155a8:	add	x2, x2, #0xdb8
  4155ac:	mov	x0, #0x1f                  	// #31
  4155b0:	bl	40bd98 <__fxstatat@plt+0x8ca8>
  4155b4:	str	x0, [x19, #88]
  4155b8:	cbz	x0, 415488 <__fxstatat@plt+0x12398>
  4155bc:	ldr	w0, [x19, #72]
  4155c0:	mov	w1, #0x204                 	// #516
  4155c4:	tst	w0, w1
  4155c8:	b.eq	41567c <__fxstatat@plt+0x1258c>  // b.none
  4155cc:	add	x0, x19, #0x60
  4155d0:	mov	w1, #0xffffffff            	// #-1
  4155d4:	bl	417028 <__fxstatat@plt+0x13f38>
  4155d8:	mov	x0, x19
  4155dc:	ldp	x19, x20, [sp, #16]
  4155e0:	ldp	x21, x22, [sp, #32]
  4155e4:	ldp	x23, x24, [sp, #48]
  4155e8:	ldp	x25, x26, [sp, #64]
  4155ec:	ldp	x27, x28, [sp, #80]
  4155f0:	ldp	x29, x30, [sp], #128
  4155f4:	ret
  4155f8:	add	x0, x20, x0
  4155fc:	sub	x1, x20, #0x2
  415600:	ldurb	w0, [x0, #-1]
  415604:	cmp	w0, #0x2f
  415608:	b.ne	4153bc <__fxstatat@plt+0x122cc>  // b.any
  41560c:	nop
  415610:	ldrb	w0, [x1, x27]
  415614:	cmp	w0, #0x2f
  415618:	b.ne	4153bc <__fxstatat@plt+0x122cc>  // b.any
  41561c:	sub	x27, x27, #0x1
  415620:	cmp	x27, #0x1
  415624:	b.ne	415610 <__fxstatat@plt+0x12520>  // b.any
  415628:	mov	x0, #0x100                 	// #256
  41562c:	b	4153c4 <__fxstatat@plt+0x122d4>
  415630:	str	xzr, [x26, #16]
  415634:	ldr	x0, [sp, #112]
  415638:	str	x26, [sp, #112]
  41563c:	str	x26, [x0, #16]
  415640:	b	415398 <__fxstatat@plt+0x122a8>
  415644:	bl	403040 <__errno_location@plt>
  415648:	mov	x19, #0x0                   	// #0
  41564c:	mov	w1, #0x16                  	// #22
  415650:	str	w1, [x0]
  415654:	mov	x0, x19
  415658:	ldp	x19, x20, [sp, #16]
  41565c:	ldp	x29, x30, [sp], #128
  415660:	ret
  415664:	mov	x0, #0x20                  	// #32
  415668:	bl	402b00 <malloc@plt>
  41566c:	str	x0, [x19, #88]
  415670:	cbz	x0, 415488 <__fxstatat@plt+0x12398>
  415674:	bl	416df0 <__fxstatat@plt+0x13d00>
  415678:	b	4155bc <__fxstatat@plt+0x124cc>
  41567c:	lsl	w1, w0, #11
  415680:	mov	w2, #0x4900                	// #18688
  415684:	and	w1, w1, #0x8000
  415688:	movk	w2, #0x8, lsl #16
  41568c:	orr	w1, w1, w2
  415690:	tbz	w0, #9, 4156c0 <__fxstatat@plt+0x125d0>
  415694:	ldr	w0, [x19, #44]
  415698:	mov	w2, w1
  41569c:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4156a0:	add	x1, x1, #0x438
  4156a4:	bl	417128 <__fxstatat@plt+0x14038>
  4156a8:	str	w0, [x19, #40]
  4156ac:	tbz	w0, #31, 4155cc <__fxstatat@plt+0x124dc>
  4156b0:	ldr	w0, [x19, #72]
  4156b4:	orr	w0, w0, #0x4
  4156b8:	str	w0, [x19, #72]
  4156bc:	b	4155cc <__fxstatat@plt+0x124dc>
  4156c0:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  4156c4:	add	x0, x0, #0x438
  4156c8:	bl	40af20 <__fxstatat@plt+0x7e30>
  4156cc:	b	4156a8 <__fxstatat@plt+0x125b8>
  4156d0:	bl	402e00 <free@plt>
  4156d4:	cbz	x20, 4154b0 <__fxstatat@plt+0x123c0>
  4156d8:	mov	x28, x20
  4156dc:	b	415490 <__fxstatat@plt+0x123a0>
  4156e0:	ldp	x21, x22, [sp, #32]
  4156e4:	ldp	x23, x24, [sp, #48]
  4156e8:	ldp	x25, x26, [sp, #64]
  4156ec:	b	4154dc <__fxstatat@plt+0x123ec>
  4156f0:	stp	x29, x30, [sp, #-48]!
  4156f4:	mov	x29, sp
  4156f8:	stp	x19, x20, [sp, #16]
  4156fc:	mov	x20, x0
  415700:	ldr	x0, [x0]
  415704:	str	x21, [sp, #32]
  415708:	cbz	x0, 415750 <__fxstatat@plt+0x12660>
  41570c:	ldr	x1, [x0, #88]
  415710:	tbnz	x1, #63, 4158a0 <__fxstatat@plt+0x127b0>
  415714:	ldr	x19, [x0, #16]
  415718:	cbz	x19, 415738 <__fxstatat@plt+0x12648>
  41571c:	nop
  415720:	bl	402e00 <free@plt>
  415724:	ldr	x0, [x19, #88]
  415728:	tbnz	x0, #63, 415748 <__fxstatat@plt+0x12658>
  41572c:	mov	x0, x19
  415730:	ldr	x19, [x0, #16]
  415734:	cbnz	x19, 415720 <__fxstatat@plt+0x12630>
  415738:	ldr	x19, [x0, #8]
  41573c:	bl	402e00 <free@plt>
  415740:	ldr	x0, [x19, #88]
  415744:	tbz	x0, #63, 41572c <__fxstatat@plt+0x1263c>
  415748:	mov	x0, x19
  41574c:	bl	402e00 <free@plt>
  415750:	ldr	x19, [x20, #8]
  415754:	cbz	x19, 415794 <__fxstatat@plt+0x126a4>
  415758:	ldp	x21, x1, [x19, #16]
  41575c:	mov	x0, x19
  415760:	cbz	x1, 41578c <__fxstatat@plt+0x1269c>
  415764:	nop
  415768:	mov	x0, x1
  41576c:	bl	402c80 <closedir@plt>
  415770:	mov	x0, x19
  415774:	bl	402e00 <free@plt>
  415778:	cbz	x21, 415794 <__fxstatat@plt+0x126a4>
  41577c:	mov	x19, x21
  415780:	mov	x0, x19
  415784:	ldp	x21, x1, [x19, #16]
  415788:	cbnz	x1, 415768 <__fxstatat@plt+0x12678>
  41578c:	bl	402e00 <free@plt>
  415790:	cbnz	x21, 41577c <__fxstatat@plt+0x1268c>
  415794:	ldr	x0, [x20, #16]
  415798:	bl	402e00 <free@plt>
  41579c:	ldr	x0, [x20, #32]
  4157a0:	bl	402e00 <free@plt>
  4157a4:	ldr	w0, [x20, #72]
  4157a8:	tbz	w0, #9, 415830 <__fxstatat@plt+0x12740>
  4157ac:	ldr	w0, [x20, #44]
  4157b0:	tbz	w0, #31, 41585c <__fxstatat@plt+0x1276c>
  4157b4:	mov	w21, #0x0                   	// #0
  4157b8:	add	x19, x20, #0x60
  4157bc:	b	4157c8 <__fxstatat@plt+0x126d8>
  4157c0:	bl	417098 <__fxstatat@plt+0x13fa8>
  4157c4:	tbz	w0, #31, 415828 <__fxstatat@plt+0x12738>
  4157c8:	mov	x0, x19
  4157cc:	bl	417048 <__fxstatat@plt+0x13f58>
  4157d0:	mov	w1, w0
  4157d4:	mov	x0, x19
  4157d8:	tst	w1, #0xff
  4157dc:	b.eq	4157c0 <__fxstatat@plt+0x126d0>  // b.none
  4157e0:	ldr	x0, [x20, #80]
  4157e4:	cbz	x0, 4157ec <__fxstatat@plt+0x126fc>
  4157e8:	bl	40c090 <__fxstatat@plt+0x8fa0>
  4157ec:	ldr	w2, [x20, #72]
  4157f0:	mov	w1, #0x102                 	// #258
  4157f4:	ldr	x0, [x20, #88]
  4157f8:	tst	w2, w1
  4157fc:	b.eq	415870 <__fxstatat@plt+0x12780>  // b.none
  415800:	cbz	x0, 415808 <__fxstatat@plt+0x12718>
  415804:	bl	40c090 <__fxstatat@plt+0x8fa0>
  415808:	mov	x0, x20
  41580c:	bl	402e00 <free@plt>
  415810:	cbnz	w21, 4158a8 <__fxstatat@plt+0x127b8>
  415814:	mov	w0, w21
  415818:	ldp	x19, x20, [sp, #16]
  41581c:	ldr	x21, [sp, #32]
  415820:	ldp	x29, x30, [sp], #48
  415824:	ret
  415828:	bl	402c90 <close@plt>
  41582c:	b	4157c8 <__fxstatat@plt+0x126d8>
  415830:	tbnz	w0, #2, 4157b4 <__fxstatat@plt+0x126c4>
  415834:	ldr	w0, [x20, #40]
  415838:	bl	402960 <fchdir@plt>
  41583c:	cbnz	w0, 415878 <__fxstatat@plt+0x12788>
  415840:	ldr	w0, [x20, #40]
  415844:	bl	402c90 <close@plt>
  415848:	cbz	w0, 4157b4 <__fxstatat@plt+0x126c4>
  41584c:	bl	403040 <__errno_location@plt>
  415850:	mov	x19, x0
  415854:	ldr	w21, [x19]
  415858:	b	4157b8 <__fxstatat@plt+0x126c8>
  41585c:	bl	402c90 <close@plt>
  415860:	cbz	w0, 4157b4 <__fxstatat@plt+0x126c4>
  415864:	bl	403040 <__errno_location@plt>
  415868:	ldr	w21, [x0]
  41586c:	b	4157b8 <__fxstatat@plt+0x126c8>
  415870:	bl	402e00 <free@plt>
  415874:	b	415808 <__fxstatat@plt+0x12718>
  415878:	bl	403040 <__errno_location@plt>
  41587c:	ldr	w21, [x0]
  415880:	mov	x19, x0
  415884:	ldr	w0, [x20, #40]
  415888:	bl	402c90 <close@plt>
  41588c:	cmp	w21, #0x0
  415890:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  415894:	b.eq	4157b8 <__fxstatat@plt+0x126c8>  // b.none
  415898:	ldr	w21, [x19]
  41589c:	b	4157b8 <__fxstatat@plt+0x126c8>
  4158a0:	mov	x19, x0
  4158a4:	b	415748 <__fxstatat@plt+0x12658>
  4158a8:	bl	403040 <__errno_location@plt>
  4158ac:	str	w21, [x0]
  4158b0:	mov	w21, #0xffffffff            	// #-1
  4158b4:	b	415814 <__fxstatat@plt+0x12724>
  4158b8:	stp	x29, x30, [sp, #-48]!
  4158bc:	mov	x29, sp
  4158c0:	stp	x19, x20, [sp, #16]
  4158c4:	ldr	x19, [x0]
  4158c8:	cbz	x19, 415ae0 <__fxstatat@plt+0x129f0>
  4158cc:	ldr	w1, [x0, #72]
  4158d0:	mov	x20, x0
  4158d4:	tbnz	w1, #13, 415ae0 <__fxstatat@plt+0x129f0>
  4158d8:	ldrh	w0, [x19, #112]
  4158dc:	mov	w2, #0x3                   	// #3
  4158e0:	strh	w2, [x19, #112]
  4158e4:	cmp	w0, #0x1
  4158e8:	b.eq	415d80 <__fxstatat@plt+0x12c90>  // b.none
  4158ec:	stp	x21, x22, [sp, #32]
  4158f0:	cmp	w0, #0x2
  4158f4:	ldrh	w2, [x19, #108]
  4158f8:	b.eq	415a04 <__fxstatat@plt+0x12914>  // b.none
  4158fc:	cmp	w2, #0x1
  415900:	b.ne	415928 <__fxstatat@plt+0x12838>  // b.any
  415904:	b	415af4 <__fxstatat@plt+0x12a04>
  415908:	str	x19, [x20]
  41590c:	mov	x0, x21
  415910:	bl	402e00 <free@plt>
  415914:	ldr	x0, [x19, #88]
  415918:	cbz	x0, 415b70 <__fxstatat@plt+0x12a80>
  41591c:	ldrh	w0, [x19, #112]
  415920:	cmp	w0, #0x4
  415924:	b.ne	415c28 <__fxstatat@plt+0x12b38>  // b.any
  415928:	mov	x21, x19
  41592c:	ldr	x19, [x19, #16]
  415930:	cbnz	x19, 415908 <__fxstatat@plt+0x12818>
  415934:	ldr	x22, [x21, #8]
  415938:	ldr	x0, [x22, #24]
  41593c:	cbnz	x0, 415f14 <__fxstatat@plt+0x12e24>
  415940:	str	x22, [x20]
  415944:	mov	x0, x21
  415948:	bl	402e00 <free@plt>
  41594c:	ldr	x0, [x22, #88]
  415950:	cmn	x0, #0x1
  415954:	b.eq	415e7c <__fxstatat@plt+0x12d8c>  // b.none
  415958:	ldrh	w0, [x22, #108]
  41595c:	cmp	w0, #0xb
  415960:	b.eq	416134 <__fxstatat@plt+0x13044>  // b.none
  415964:	ldr	x1, [x20, #32]
  415968:	ldr	x0, [x22, #72]
  41596c:	strb	wzr, [x1, x0]
  415970:	ldr	x0, [x22, #88]
  415974:	cbz	x0, 415e38 <__fxstatat@plt+0x12d48>
  415978:	ldrh	w0, [x22, #110]
  41597c:	tbz	w0, #1, 415a94 <__fxstatat@plt+0x129a4>
  415980:	ldr	w0, [x20, #72]
  415984:	ldr	w19, [x22, #68]
  415988:	tbnz	w0, #2, 4159bc <__fxstatat@plt+0x128cc>
  41598c:	tbz	w0, #9, 415fc8 <__fxstatat@plt+0x12ed8>
  415990:	ldr	w1, [x20, #44]
  415994:	mov	w0, #0xffffff9c            	// #-100
  415998:	cmp	w1, w19
  41599c:	ccmp	w1, w0, #0x4, eq  // eq = none
  4159a0:	b.ne	416134 <__fxstatat@plt+0x13044>  // b.any
  4159a4:	add	x0, x20, #0x60
  4159a8:	bl	417050 <__fxstatat@plt+0x13f60>
  4159ac:	tbnz	w0, #31, 4159b4 <__fxstatat@plt+0x128c4>
  4159b0:	bl	402c90 <close@plt>
  4159b4:	str	w19, [x20, #44]
  4159b8:	ldr	w19, [x22, #68]
  4159bc:	mov	w0, w19
  4159c0:	bl	402c90 <close@plt>
  4159c4:	ldr	w0, [x20, #72]
  4159c8:	ldrh	w1, [x22, #108]
  4159cc:	cmp	w1, #0x2
  4159d0:	b.eq	4159f4 <__fxstatat@plt+0x12904>  // b.none
  4159d4:	ldr	w1, [x22, #64]
  4159d8:	cbnz	w1, 415e98 <__fxstatat@plt+0x12da8>
  4159dc:	mov	w1, #0x6                   	// #6
  4159e0:	strh	w1, [x22, #108]
  4159e4:	mov	x2, x22
  4159e8:	add	x1, x20, #0x58
  4159ec:	bl	4140b0 <__fxstatat@plt+0x10fc0>
  4159f0:	ldr	w0, [x20, #72]
  4159f4:	tbnz	w0, #13, 415ad8 <__fxstatat@plt+0x129e8>
  4159f8:	mov	x19, x22
  4159fc:	ldp	x21, x22, [sp, #32]
  415a00:	b	415ae4 <__fxstatat@plt+0x129f4>
  415a04:	sub	w0, w2, #0xc
  415a08:	and	w0, w0, #0xffff
  415a0c:	cmp	w0, #0x1
  415a10:	b.ls	415d00 <__fxstatat@plt+0x12c10>  // b.plast
  415a14:	cmp	w2, #0x1
  415a18:	b.ne	415928 <__fxstatat@plt+0x12838>  // b.any
  415a1c:	tbz	w1, #6, 415a30 <__fxstatat@plt+0x12940>
  415a20:	ldr	x0, [x20, #24]
  415a24:	ldr	x2, [x19, #120]
  415a28:	cmp	x2, x0
  415a2c:	b.ne	415afc <__fxstatat@plt+0x12a0c>  // b.any
  415a30:	ldr	x21, [x20, #8]
  415a34:	cbz	x21, 415dc4 <__fxstatat@plt+0x12cd4>
  415a38:	tbnz	w1, #12, 415d9c <__fxstatat@plt+0x12cac>
  415a3c:	ldr	x3, [x19, #48]
  415a40:	mov	x1, x19
  415a44:	mov	x0, x20
  415a48:	mov	w2, #0xffffffff            	// #-1
  415a4c:	bl	414380 <__fxstatat@plt+0x11290>
  415a50:	cbz	w0, 415e2c <__fxstatat@plt+0x12d3c>
  415a54:	bl	403040 <__errno_location@plt>
  415a58:	ldr	w0, [x0]
  415a5c:	ldrh	w1, [x19, #110]
  415a60:	str	w0, [x19, #64]
  415a64:	orr	w1, w1, #0x1
  415a68:	strh	w1, [x19, #110]
  415a6c:	ldr	x19, [x20, #8]
  415a70:	cbz	x19, 415a8c <__fxstatat@plt+0x1299c>
  415a74:	mov	x0, x19
  415a78:	ldr	x1, [x0, #8]
  415a7c:	ldr	x1, [x1, #48]
  415a80:	str	x1, [x0, #48]
  415a84:	ldr	x0, [x0, #16]
  415a88:	cbnz	x0, 415a78 <__fxstatat@plt+0x12988>
  415a8c:	str	xzr, [x20, #8]
  415a90:	b	415c30 <__fxstatat@plt+0x12b40>
  415a94:	tbnz	w0, #0, 415e44 <__fxstatat@plt+0x12d54>
  415a98:	ldr	x1, [x22, #8]
  415a9c:	adrp	x3, 419000 <__fxstatat@plt+0x15f10>
  415aa0:	mov	x0, x20
  415aa4:	add	x3, x3, #0x1e0
  415aa8:	mov	w2, #0xffffffff            	// #-1
  415aac:	bl	414380 <__fxstatat@plt+0x11290>
  415ab0:	cbz	w0, 415e44 <__fxstatat@plt+0x12d54>
  415ab4:	bl	403040 <__errno_location@plt>
  415ab8:	ldr	w2, [x0]
  415abc:	ldr	w1, [x20, #72]
  415ac0:	str	w2, [x22, #64]
  415ac4:	orr	w0, w1, #0x2000
  415ac8:	ldrh	w1, [x22, #108]
  415acc:	str	w0, [x20, #72]
  415ad0:	cmp	w1, #0x2
  415ad4:	b.ne	4159d4 <__fxstatat@plt+0x128e4>  // b.any
  415ad8:	ldp	x21, x22, [sp, #32]
  415adc:	nop
  415ae0:	mov	x19, #0x0                   	// #0
  415ae4:	mov	x0, x19
  415ae8:	ldp	x19, x20, [sp, #16]
  415aec:	ldp	x29, x30, [sp], #48
  415af0:	ret
  415af4:	cmp	w0, #0x4
  415af8:	b.ne	415a1c <__fxstatat@plt+0x1292c>  // b.any
  415afc:	ldrh	w0, [x19, #110]
  415b00:	tbnz	w0, #1, 415f7c <__fxstatat@plt+0x12e8c>
  415b04:	ldr	x21, [x20, #8]
  415b08:	cbz	x21, 415b44 <__fxstatat@plt+0x12a54>
  415b0c:	ldp	x22, x0, [x21, #16]
  415b10:	cbz	x0, 415b34 <__fxstatat@plt+0x12a44>
  415b14:	nop
  415b18:	bl	402c80 <closedir@plt>
  415b1c:	mov	x0, x21
  415b20:	bl	402e00 <free@plt>
  415b24:	cbz	x22, 415b40 <__fxstatat@plt+0x12a50>
  415b28:	mov	x21, x22
  415b2c:	ldp	x22, x0, [x21, #16]
  415b30:	cbnz	x0, 415b18 <__fxstatat@plt+0x12a28>
  415b34:	mov	x0, x21
  415b38:	bl	402e00 <free@plt>
  415b3c:	cbnz	x22, 415b28 <__fxstatat@plt+0x12a38>
  415b40:	str	xzr, [x20, #8]
  415b44:	ldr	w0, [x20, #72]
  415b48:	mov	w1, #0x6                   	// #6
  415b4c:	strh	w1, [x19, #108]
  415b50:	add	x1, x20, #0x58
  415b54:	mov	x2, x19
  415b58:	bl	4140b0 <__fxstatat@plt+0x10fc0>
  415b5c:	mov	x0, x19
  415b60:	ldp	x19, x20, [sp, #16]
  415b64:	ldp	x21, x22, [sp, #32]
  415b68:	ldp	x29, x30, [sp], #48
  415b6c:	ret
  415b70:	mov	x0, x20
  415b74:	bl	414140 <__fxstatat@plt+0x11050>
  415b78:	cbnz	w0, 415f48 <__fxstatat@plt+0x12e58>
  415b7c:	ldr	w2, [x20, #72]
  415b80:	mov	w1, #0x102                 	// #258
  415b84:	ldr	x0, [x20, #88]
  415b88:	tst	w2, w1
  415b8c:	b.eq	415f74 <__fxstatat@plt+0x12e84>  // b.none
  415b90:	cbz	x0, 415b98 <__fxstatat@plt+0x12aa8>
  415b94:	bl	40c090 <__fxstatat@plt+0x8fa0>
  415b98:	ldr	x2, [x19, #96]
  415b9c:	add	x22, x19, #0xf8
  415ba0:	ldr	x0, [x20, #32]
  415ba4:	str	x2, [x19, #72]
  415ba8:	add	x2, x2, #0x1
  415bac:	mov	x1, x22
  415bb0:	bl	402900 <memmove@plt>
  415bb4:	mov	x0, x22
  415bb8:	mov	w1, #0x2f                  	// #47
  415bbc:	bl	402ca0 <strrchr@plt>
  415bc0:	cbz	x0, 415bf0 <__fxstatat@plt+0x12b00>
  415bc4:	cmp	x22, x0
  415bc8:	b.eq	415e4c <__fxstatat@plt+0x12d5c>  // b.none
  415bcc:	add	x21, x0, #0x1
  415bd0:	mov	x0, x21
  415bd4:	bl	402920 <strlen@plt>
  415bd8:	mov	x1, x21
  415bdc:	mov	x21, x0
  415be0:	add	x2, x21, #0x1
  415be4:	mov	x0, x22
  415be8:	bl	402900 <memmove@plt>
  415bec:	str	x21, [x19, #96]
  415bf0:	ldr	d0, [x20, #32]
  415bf4:	mov	w0, #0x102                 	// #258
  415bf8:	ldr	w1, [x20, #72]
  415bfc:	dup	v0.2d, v0.d[0]
  415c00:	tst	w1, w0
  415c04:	str	q0, [x19, #48]
  415c08:	b.ne	415dfc <__fxstatat@plt+0x12d0c>  // b.any
  415c0c:	mov	x0, #0x20                  	// #32
  415c10:	bl	402b00 <malloc@plt>
  415c14:	str	x0, [x20, #88]
  415c18:	cbz	x0, 415c70 <__fxstatat@plt+0x12b80>
  415c1c:	bl	416df0 <__fxstatat@plt+0x13d00>
  415c20:	ldrh	w1, [x19, #108]
  415c24:	b	415c74 <__fxstatat@plt+0x12b84>
  415c28:	cmp	w0, #0x2
  415c2c:	b.eq	415f88 <__fxstatat@plt+0x12e98>  // b.none
  415c30:	ldr	x2, [x19, #8]
  415c34:	mov	w4, #0x2f                  	// #47
  415c38:	ldr	x3, [x20, #32]
  415c3c:	add	x1, x19, #0xf8
  415c40:	ldr	x0, [x2, #72]
  415c44:	ldr	x5, [x2, #56]
  415c48:	sub	x2, x0, #0x1
  415c4c:	ldrb	w5, [x5, x2]
  415c50:	cmp	w5, #0x2f
  415c54:	csel	x2, x2, x0, eq  // eq = none
  415c58:	add	x0, x3, x2
  415c5c:	add	x0, x0, #0x1
  415c60:	strb	w4, [x3, x2]
  415c64:	ldr	x2, [x19, #96]
  415c68:	add	x2, x2, #0x1
  415c6c:	bl	402900 <memmove@plt>
  415c70:	ldrh	w1, [x19, #108]
  415c74:	str	x19, [x20]
  415c78:	cmp	w1, #0xb
  415c7c:	b.eq	415d30 <__fxstatat@plt+0x12c40>  // b.none
  415c80:	cmp	w1, #0x1
  415c84:	b.ne	415d44 <__fxstatat@plt+0x12c54>  // b.any
  415c88:	ldr	x0, [x19, #88]
  415c8c:	cbnz	x0, 415c98 <__fxstatat@plt+0x12ba8>
  415c90:	ldr	x0, [x19, #120]
  415c94:	str	x0, [x20, #24]
  415c98:	ldr	w1, [x20, #72]
  415c9c:	mov	w0, #0x102                 	// #258
  415ca0:	tst	w1, w0
  415ca4:	b.eq	415d58 <__fxstatat@plt+0x12c68>  // b.none
  415ca8:	mov	x0, #0x18                  	// #24
  415cac:	bl	402b00 <malloc@plt>
  415cb0:	mov	x21, x0
  415cb4:	cbz	x0, 415de4 <__fxstatat@plt+0x12cf4>
  415cb8:	mov	x1, x0
  415cbc:	ldr	x0, [x20, #88]
  415cc0:	ldur	q0, [x19, #120]
  415cc4:	str	x19, [x21, #16]
  415cc8:	str	q0, [x21]
  415ccc:	bl	40c570 <__fxstatat@plt+0x9480>
  415cd0:	mov	x20, x0
  415cd4:	cmp	x21, x0
  415cd8:	b.eq	415d44 <__fxstatat@plt+0x12c54>  // b.none
  415cdc:	mov	x0, x21
  415ce0:	bl	402e00 <free@plt>
  415ce4:	cbz	x20, 415de4 <__fxstatat@plt+0x12cf4>
  415ce8:	ldr	x1, [x20, #16]
  415cec:	mov	w0, #0x2                   	// #2
  415cf0:	ldp	x21, x22, [sp, #32]
  415cf4:	str	x1, [x19]
  415cf8:	strh	w0, [x19, #108]
  415cfc:	b	415ae4 <__fxstatat@plt+0x129f4>
  415d00:	ldr	w0, [x20, #44]
  415d04:	mov	x2, x19
  415d08:	add	x1, x20, #0x48
  415d0c:	mov	w3, #0x1                   	// #1
  415d10:	bl	413f08 <__fxstatat@plt+0x10e18>
  415d14:	strh	w0, [x19, #108]
  415d18:	and	w0, w0, #0xffff
  415d1c:	cmp	w0, #0x1
  415d20:	b.eq	415fdc <__fxstatat@plt+0x12eec>  // b.none
  415d24:	str	x19, [x20]
  415d28:	cmp	w0, #0xb
  415d2c:	b.ne	415d44 <__fxstatat@plt+0x12c54>  // b.any
  415d30:	ldr	x0, [x19, #168]
  415d34:	cmp	x0, #0x2
  415d38:	b.eq	415ea4 <__fxstatat@plt+0x12db4>  // b.none
  415d3c:	cmp	x0, #0x1
  415d40:	b.ne	416134 <__fxstatat@plt+0x13044>  // b.any
  415d44:	ldp	x21, x22, [sp, #32]
  415d48:	mov	x0, x19
  415d4c:	ldp	x19, x20, [sp, #16]
  415d50:	ldp	x29, x30, [sp], #48
  415d54:	ret
  415d58:	ldr	x0, [x20, #88]
  415d5c:	add	x1, x19, #0x78
  415d60:	bl	416e08 <__fxstatat@plt+0x13d18>
  415d64:	tst	w0, #0xff
  415d68:	b.eq	415d44 <__fxstatat@plt+0x12c54>  // b.none
  415d6c:	mov	w0, #0x2                   	// #2
  415d70:	strh	w0, [x19, #108]
  415d74:	ldp	x21, x22, [sp, #32]
  415d78:	str	x19, [x19]
  415d7c:	b	415ae4 <__fxstatat@plt+0x129f4>
  415d80:	ldr	w0, [x20, #44]
  415d84:	add	x1, x20, #0x48
  415d88:	mov	x2, x19
  415d8c:	mov	w3, #0x0                   	// #0
  415d90:	bl	413f08 <__fxstatat@plt+0x10e18>
  415d94:	strh	w0, [x19, #108]
  415d98:	b	415ae4 <__fxstatat@plt+0x129f4>
  415d9c:	and	w1, w1, #0xffffefff
  415da0:	str	w1, [x20, #72]
  415da4:	nop
  415da8:	ldp	x22, x0, [x21, #16]
  415dac:	cbz	x0, 415f60 <__fxstatat@plt+0x12e70>
  415db0:	bl	402c80 <closedir@plt>
  415db4:	mov	x0, x21
  415db8:	bl	402e00 <free@plt>
  415dbc:	cbnz	x22, 415f6c <__fxstatat@plt+0x12e7c>
  415dc0:	str	xzr, [x20, #8]
  415dc4:	mov	x0, x20
  415dc8:	mov	w1, #0x3                   	// #3
  415dcc:	bl	414640 <__fxstatat@plt+0x11550>
  415dd0:	str	x0, [x20, #8]
  415dd4:	cbz	x0, 415e58 <__fxstatat@plt+0x12d68>
  415dd8:	mov	x19, x0
  415ddc:	str	xzr, [x20, #8]
  415de0:	b	415c30 <__fxstatat@plt+0x12b40>
  415de4:	bl	403040 <__errno_location@plt>
  415de8:	mov	x19, #0x0                   	// #0
  415dec:	mov	w1, #0xc                   	// #12
  415df0:	ldp	x21, x22, [sp, #32]
  415df4:	str	w1, [x0]
  415df8:	b	415ae4 <__fxstatat@plt+0x129f4>
  415dfc:	mov	x1, #0x0                   	// #0
  415e00:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  415e04:	adrp	x3, 413000 <__fxstatat@plt+0xff10>
  415e08:	add	x4, x4, #0xe00
  415e0c:	add	x3, x3, #0xd88
  415e10:	adrp	x2, 413000 <__fxstatat@plt+0xff10>
  415e14:	mov	x0, #0x1f                  	// #31
  415e18:	add	x2, x2, #0xdb8
  415e1c:	bl	40bd98 <__fxstatat@plt+0x8ca8>
  415e20:	ldrh	w1, [x19, #108]
  415e24:	str	x0, [x20, #88]
  415e28:	b	415c74 <__fxstatat@plt+0x12b84>
  415e2c:	ldr	x19, [x20, #8]
  415e30:	str	xzr, [x20, #8]
  415e34:	b	415c30 <__fxstatat@plt+0x12b40>
  415e38:	mov	x0, x20
  415e3c:	bl	414140 <__fxstatat@plt+0x11050>
  415e40:	cbnz	w0, 415ab4 <__fxstatat@plt+0x129c4>
  415e44:	ldr	w0, [x20, #72]
  415e48:	b	4159c8 <__fxstatat@plt+0x128d8>
  415e4c:	ldrb	w1, [x22, #1]
  415e50:	cbz	w1, 415bf0 <__fxstatat@plt+0x12b00>
  415e54:	b	415bcc <__fxstatat@plt+0x12adc>
  415e58:	ldr	w0, [x20, #72]
  415e5c:	tbnz	w0, #13, 415ad8 <__fxstatat@plt+0x129e8>
  415e60:	ldr	w1, [x19, #64]
  415e64:	cbz	w1, 415b50 <__fxstatat@plt+0x12a60>
  415e68:	ldrh	w1, [x19, #108]
  415e6c:	cmp	w1, #0x4
  415e70:	b.eq	415b50 <__fxstatat@plt+0x12a60>  // b.none
  415e74:	mov	w1, #0x7                   	// #7
  415e78:	b	415b4c <__fxstatat@plt+0x12a5c>
  415e7c:	mov	x0, x22
  415e80:	bl	402e00 <free@plt>
  415e84:	bl	403040 <__errno_location@plt>
  415e88:	ldp	x21, x22, [sp, #32]
  415e8c:	str	wzr, [x0]
  415e90:	str	xzr, [x20]
  415e94:	b	415ae4 <__fxstatat@plt+0x129f4>
  415e98:	mov	w1, #0x7                   	// #7
  415e9c:	strh	w1, [x22, #108]
  415ea0:	b	4159f4 <__fxstatat@plt+0x12904>
  415ea4:	ldr	x21, [x19, #8]
  415ea8:	ldr	w0, [x20, #44]
  415eac:	ldr	w1, [x21, #104]
  415eb0:	cbnz	w1, 415ec4 <__fxstatat@plt+0x12dd4>
  415eb4:	ldr	w2, [x20, #72]
  415eb8:	and	w2, w2, #0x18
  415ebc:	cmp	w2, #0x18
  415ec0:	b.eq	416048 <__fxstatat@plt+0x12f58>  // b.none
  415ec4:	mov	x2, x19
  415ec8:	add	x1, x20, #0x48
  415ecc:	mov	w3, #0x0                   	// #0
  415ed0:	bl	413f08 <__fxstatat@plt+0x10e18>
  415ed4:	ldr	w2, [x19, #136]
  415ed8:	and	w1, w0, #0xffff
  415edc:	strh	w0, [x19, #108]
  415ee0:	and	w2, w2, #0xf000
  415ee4:	cmp	w2, #0x4, lsl #12
  415ee8:	b.ne	415c80 <__fxstatat@plt+0x12b90>  // b.any
  415eec:	ldr	x0, [x19, #88]
  415ef0:	cbz	x0, 416038 <__fxstatat@plt+0x12f48>
  415ef4:	ldr	w0, [x21, #104]
  415ef8:	sub	w0, w0, #0x1
  415efc:	cmn	w0, #0x3
  415f00:	b.ls	4160cc <__fxstatat@plt+0x12fdc>  // b.plast
  415f04:	cmp	w1, #0x1
  415f08:	b.eq	415c98 <__fxstatat@plt+0x12ba8>  // b.none
  415f0c:	ldp	x21, x22, [sp, #32]
  415f10:	b	415d48 <__fxstatat@plt+0x12c58>
  415f14:	ldr	x3, [x20, #32]
  415f18:	mov	w1, #0x3                   	// #3
  415f1c:	ldr	x2, [x22, #72]
  415f20:	str	x22, [x20]
  415f24:	mov	x0, x20
  415f28:	strb	wzr, [x3, x2]
  415f2c:	bl	414640 <__fxstatat@plt+0x11550>
  415f30:	mov	x1, x0
  415f34:	cbnz	x0, 415fb8 <__fxstatat@plt+0x12ec8>
  415f38:	ldr	w0, [x20, #72]
  415f3c:	tbnz	w0, #13, 415ad8 <__fxstatat@plt+0x129e8>
  415f40:	ldr	x22, [x21, #8]
  415f44:	b	415940 <__fxstatat@plt+0x12850>
  415f48:	ldr	w0, [x20, #72]
  415f4c:	mov	x19, #0x0                   	// #0
  415f50:	ldp	x21, x22, [sp, #32]
  415f54:	orr	w0, w0, #0x2000
  415f58:	str	w0, [x20, #72]
  415f5c:	b	415ae4 <__fxstatat@plt+0x129f4>
  415f60:	mov	x0, x21
  415f64:	bl	402e00 <free@plt>
  415f68:	cbz	x22, 415dc0 <__fxstatat@plt+0x12cd0>
  415f6c:	mov	x21, x22
  415f70:	b	415da8 <__fxstatat@plt+0x12cb8>
  415f74:	bl	402e00 <free@plt>
  415f78:	b	415b98 <__fxstatat@plt+0x12aa8>
  415f7c:	ldr	w0, [x19, #68]
  415f80:	bl	402c90 <close@plt>
  415f84:	b	415b04 <__fxstatat@plt+0x12a14>
  415f88:	ldr	w0, [x20, #44]
  415f8c:	mov	x2, x19
  415f90:	add	x1, x20, #0x48
  415f94:	mov	w3, #0x1                   	// #1
  415f98:	bl	413f08 <__fxstatat@plt+0x10e18>
  415f9c:	strh	w0, [x19, #108]
  415fa0:	and	w0, w0, #0xffff
  415fa4:	cmp	w0, #0x1
  415fa8:	b.eq	415fec <__fxstatat@plt+0x12efc>  // b.none
  415fac:	mov	w0, #0x3                   	// #3
  415fb0:	strh	w0, [x19, #112]
  415fb4:	b	415c30 <__fxstatat@plt+0x12b40>
  415fb8:	mov	x0, x21
  415fbc:	mov	x19, x1
  415fc0:	bl	402e00 <free@plt>
  415fc4:	b	415c30 <__fxstatat@plt+0x12b40>
  415fc8:	mov	w0, w19
  415fcc:	bl	402960 <fchdir@plt>
  415fd0:	cbnz	w0, 416064 <__fxstatat@plt+0x12f74>
  415fd4:	ldr	w19, [x22, #68]
  415fd8:	b	4159bc <__fxstatat@plt+0x128cc>
  415fdc:	ldr	w0, [x20, #72]
  415fe0:	tbz	w0, #2, 416084 <__fxstatat@plt+0x12f94>
  415fe4:	str	x19, [x20]
  415fe8:	b	415c88 <__fxstatat@plt+0x12b98>
  415fec:	ldr	w0, [x20, #72]
  415ff0:	tbnz	w0, #2, 415fac <__fxstatat@plt+0x12ebc>
  415ff4:	lsl	w1, w0, #11
  415ff8:	mov	w2, #0x4900                	// #18688
  415ffc:	and	w1, w1, #0x8000
  416000:	movk	w2, #0x8, lsl #16
  416004:	orr	w1, w1, w2
  416008:	tbz	w0, #9, 41610c <__fxstatat@plt+0x1301c>
  41600c:	ldr	w0, [x20, #44]
  416010:	mov	w2, w1
  416014:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  416018:	add	x1, x1, #0x438
  41601c:	bl	417128 <__fxstatat@plt+0x14038>
  416020:	str	w0, [x19, #68]
  416024:	tbnz	w0, #31, 41611c <__fxstatat@plt+0x1302c>
  416028:	ldrh	w0, [x19, #110]
  41602c:	orr	w0, w0, #0x2
  416030:	strh	w0, [x19, #110]
  416034:	b	415fac <__fxstatat@plt+0x12ebc>
  416038:	cmp	w1, #0x1
  41603c:	b.eq	415c90 <__fxstatat@plt+0x12ba0>  // b.none
  416040:	ldp	x21, x22, [sp, #32]
  416044:	b	415d48 <__fxstatat@plt+0x12c58>
  416048:	mov	w1, w0
  41604c:	mov	x0, x21
  416050:	bl	414200 <__fxstatat@plt+0x11110>
  416054:	cmp	w0, #0x2
  416058:	b.eq	4160d4 <__fxstatat@plt+0x12fe4>  // b.none
  41605c:	ldr	w0, [x20, #44]
  416060:	b	415ec4 <__fxstatat@plt+0x12dd4>
  416064:	bl	403040 <__errno_location@plt>
  416068:	ldr	w0, [x0]
  41606c:	ldr	w1, [x20, #72]
  416070:	str	w0, [x22, #64]
  416074:	ldr	w19, [x22, #68]
  416078:	orr	w1, w1, #0x2000
  41607c:	str	w1, [x20, #72]
  416080:	b	4159bc <__fxstatat@plt+0x128cc>
  416084:	lsl	w1, w0, #11
  416088:	mov	w2, #0x4900                	// #18688
  41608c:	and	w1, w1, #0x8000
  416090:	movk	w2, #0x8, lsl #16
  416094:	orr	w1, w1, w2
  416098:	tbz	w0, #9, 4160dc <__fxstatat@plt+0x12fec>
  41609c:	ldr	w0, [x20, #44]
  4160a0:	mov	w2, w1
  4160a4:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  4160a8:	add	x1, x1, #0x438
  4160ac:	bl	417128 <__fxstatat@plt+0x14038>
  4160b0:	str	w0, [x19, #68]
  4160b4:	tbnz	w0, #31, 4160ec <__fxstatat@plt+0x12ffc>
  4160b8:	ldrh	w0, [x19, #110]
  4160bc:	ldrh	w1, [x19, #108]
  4160c0:	orr	w0, w0, #0x2
  4160c4:	strh	w0, [x19, #110]
  4160c8:	b	415c74 <__fxstatat@plt+0x12b84>
  4160cc:	str	w0, [x21, #104]
  4160d0:	b	415f04 <__fxstatat@plt+0x12e14>
  4160d4:	ldrh	w1, [x19, #108]
  4160d8:	b	415c80 <__fxstatat@plt+0x12b90>
  4160dc:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  4160e0:	add	x0, x0, #0x438
  4160e4:	bl	40af20 <__fxstatat@plt+0x7e30>
  4160e8:	b	4160b0 <__fxstatat@plt+0x12fc0>
  4160ec:	bl	403040 <__errno_location@plt>
  4160f0:	ldr	w0, [x0]
  4160f4:	mov	w1, #0x7                   	// #7
  4160f8:	ldp	x21, x22, [sp, #32]
  4160fc:	str	w0, [x19, #64]
  416100:	strh	w1, [x19, #108]
  416104:	str	x19, [x20]
  416108:	b	415ae4 <__fxstatat@plt+0x129f4>
  41610c:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  416110:	add	x0, x0, #0x438
  416114:	bl	40af20 <__fxstatat@plt+0x7e30>
  416118:	b	416020 <__fxstatat@plt+0x12f30>
  41611c:	bl	403040 <__errno_location@plt>
  416120:	ldr	w0, [x0]
  416124:	mov	w1, #0x7                   	// #7
  416128:	str	w0, [x19, #64]
  41612c:	strh	w1, [x19, #108]
  416130:	b	415fac <__fxstatat@plt+0x12ebc>
  416134:	bl	402ce0 <abort@plt>
  416138:	cmp	w2, #0x4
  41613c:	b.hi	41614c <__fxstatat@plt+0x1305c>  // b.pmore
  416140:	mov	w0, #0x0                   	// #0
  416144:	strh	w2, [x1, #112]
  416148:	ret
  41614c:	stp	x29, x30, [sp, #-16]!
  416150:	mov	x29, sp
  416154:	bl	403040 <__errno_location@plt>
  416158:	mov	x1, x0
  41615c:	mov	w2, #0x16                  	// #22
  416160:	mov	w0, #0x1                   	// #1
  416164:	str	w2, [x1]
  416168:	ldp	x29, x30, [sp], #16
  41616c:	ret
  416170:	stp	x29, x30, [sp, #-64]!
  416174:	mov	x29, sp
  416178:	stp	x19, x20, [sp, #16]
  41617c:	mov	x19, x0
  416180:	stp	x21, x22, [sp, #32]
  416184:	mov	w21, w1
  416188:	bl	403040 <__errno_location@plt>
  41618c:	tst	w21, #0xffffefff
  416190:	mov	x22, x0
  416194:	b.ne	4162dc <__fxstatat@plt+0x131ec>  // b.any
  416198:	stp	x23, x24, [sp, #48]
  41619c:	ldr	x24, [x19]
  4161a0:	str	wzr, [x0]
  4161a4:	ldr	w0, [x19, #72]
  4161a8:	tbnz	w0, #13, 416258 <__fxstatat@plt+0x13168>
  4161ac:	ldrh	w0, [x24, #108]
  4161b0:	cmp	w0, #0x9
  4161b4:	b.eq	4162f8 <__fxstatat@plt+0x13208>  // b.none
  4161b8:	cmp	w0, #0x1
  4161bc:	b.ne	416258 <__fxstatat@plt+0x13168>  // b.any
  4161c0:	ldr	x20, [x19, #8]
  4161c4:	cbz	x20, 4161f8 <__fxstatat@plt+0x13108>
  4161c8:	ldp	x23, x0, [x20, #16]
  4161cc:	cbz	x0, 4161ec <__fxstatat@plt+0x130fc>
  4161d0:	bl	402c80 <closedir@plt>
  4161d4:	mov	x0, x20
  4161d8:	bl	402e00 <free@plt>
  4161dc:	cbz	x23, 4161f8 <__fxstatat@plt+0x13108>
  4161e0:	mov	x20, x23
  4161e4:	ldp	x23, x0, [x20, #16]
  4161e8:	cbnz	x0, 4161d0 <__fxstatat@plt+0x130e0>
  4161ec:	mov	x0, x20
  4161f0:	bl	402e00 <free@plt>
  4161f4:	cbnz	x23, 4161e0 <__fxstatat@plt+0x130f0>
  4161f8:	cmp	w21, #0x1, lsl #12
  4161fc:	mov	w20, #0x1                   	// #1
  416200:	b.ne	416214 <__fxstatat@plt+0x13124>  // b.any
  416204:	ldr	w0, [x19, #72]
  416208:	mov	w20, #0x2                   	// #2
  41620c:	orr	w0, w0, #0x1000
  416210:	str	w0, [x19, #72]
  416214:	ldr	x0, [x24, #88]
  416218:	cbnz	x0, 416234 <__fxstatat@plt+0x13144>
  41621c:	ldr	x0, [x24, #48]
  416220:	ldrb	w0, [x0]
  416224:	cmp	w0, #0x2f
  416228:	b.eq	416234 <__fxstatat@plt+0x13144>  // b.none
  41622c:	ldr	w0, [x19, #72]
  416230:	tbz	w0, #2, 416270 <__fxstatat@plt+0x13180>
  416234:	mov	w1, w20
  416238:	mov	x0, x19
  41623c:	bl	414640 <__fxstatat@plt+0x11550>
  416240:	ldp	x23, x24, [sp, #48]
  416244:	str	x0, [x19, #8]
  416248:	ldp	x19, x20, [sp, #16]
  41624c:	ldp	x21, x22, [sp, #32]
  416250:	ldp	x29, x30, [sp], #64
  416254:	ret
  416258:	ldp	x23, x24, [sp, #48]
  41625c:	mov	x0, #0x0                   	// #0
  416260:	ldp	x19, x20, [sp, #16]
  416264:	ldp	x21, x22, [sp, #32]
  416268:	ldp	x29, x30, [sp], #64
  41626c:	ret
  416270:	lsl	w1, w0, #11
  416274:	mov	w2, #0x4900                	// #18688
  416278:	and	w1, w1, #0x8000
  41627c:	movk	w2, #0x8, lsl #16
  416280:	orr	w1, w1, w2
  416284:	tbz	w0, #9, 416310 <__fxstatat@plt+0x13220>
  416288:	ldr	w0, [x19, #44]
  41628c:	mov	w2, w1
  416290:	adrp	x1, 419000 <__fxstatat@plt+0x15f10>
  416294:	add	x1, x1, #0x438
  416298:	bl	417128 <__fxstatat@plt+0x14038>
  41629c:	mov	w21, w0
  4162a0:	tbnz	w21, #31, 416358 <__fxstatat@plt+0x13268>
  4162a4:	mov	w1, w20
  4162a8:	mov	x0, x19
  4162ac:	bl	414640 <__fxstatat@plt+0x11550>
  4162b0:	str	x0, [x19, #8]
  4162b4:	ldr	w1, [x19, #72]
  4162b8:	tbnz	w1, #9, 416324 <__fxstatat@plt+0x13234>
  4162bc:	mov	w0, w21
  4162c0:	bl	402960 <fchdir@plt>
  4162c4:	cbnz	w0, 416368 <__fxstatat@plt+0x13278>
  4162c8:	mov	w0, w21
  4162cc:	bl	402c90 <close@plt>
  4162d0:	ldr	x0, [x19, #8]
  4162d4:	ldp	x23, x24, [sp, #48]
  4162d8:	b	416260 <__fxstatat@plt+0x13170>
  4162dc:	mov	w1, #0x16                  	// #22
  4162e0:	str	w1, [x22]
  4162e4:	mov	x0, #0x0                   	// #0
  4162e8:	ldp	x19, x20, [sp, #16]
  4162ec:	ldp	x21, x22, [sp, #32]
  4162f0:	ldp	x29, x30, [sp], #64
  4162f4:	ret
  4162f8:	ldr	x0, [x24, #16]
  4162fc:	ldp	x19, x20, [sp, #16]
  416300:	ldp	x21, x22, [sp, #32]
  416304:	ldp	x23, x24, [sp, #48]
  416308:	ldp	x29, x30, [sp], #64
  41630c:	ret
  416310:	adrp	x0, 419000 <__fxstatat@plt+0x15f10>
  416314:	add	x0, x0, #0x438
  416318:	bl	40af20 <__fxstatat@plt+0x7e30>
  41631c:	mov	w21, w0
  416320:	b	4162a0 <__fxstatat@plt+0x131b0>
  416324:	ldr	w1, [x19, #44]
  416328:	mov	w0, #0xffffff9c            	// #-100
  41632c:	cmp	w21, w1
  416330:	ccmp	w1, w0, #0x4, eq  // eq = none
  416334:	b.ne	416384 <__fxstatat@plt+0x13294>  // b.any
  416338:	add	x0, x19, #0x60
  41633c:	bl	417050 <__fxstatat@plt+0x13f60>
  416340:	tbz	w0, #31, 41634c <__fxstatat@plt+0x1325c>
  416344:	str	w21, [x19, #44]
  416348:	b	4162d0 <__fxstatat@plt+0x131e0>
  41634c:	bl	402c90 <close@plt>
  416350:	str	w21, [x19, #44]
  416354:	b	4162d0 <__fxstatat@plt+0x131e0>
  416358:	mov	x0, #0x0                   	// #0
  41635c:	ldp	x23, x24, [sp, #48]
  416360:	str	xzr, [x19, #8]
  416364:	b	416260 <__fxstatat@plt+0x13170>
  416368:	ldr	w19, [x22]
  41636c:	mov	w0, w21
  416370:	bl	402c90 <close@plt>
  416374:	mov	x0, #0x0                   	// #0
  416378:	ldp	x23, x24, [sp, #48]
  41637c:	str	w19, [x22]
  416380:	b	416260 <__fxstatat@plt+0x13170>
  416384:	bl	402ce0 <abort@plt>
  416388:	stp	x29, x30, [sp, #-64]!
  41638c:	cmp	x0, #0x0
  416390:	add	x4, sp, #0x3c
  416394:	mov	x29, sp
  416398:	stp	x19, x20, [sp, #16]
  41639c:	csel	x19, x4, x0, eq  // eq = none
  4163a0:	mov	x20, x2
  4163a4:	mov	x0, x19
  4163a8:	str	x21, [sp, #32]
  4163ac:	mov	x21, x1
  4163b0:	bl	4028e0 <mbrtowc@plt>
  4163b4:	cmp	x20, #0x0
  4163b8:	mov	x20, x0
  4163bc:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4163c0:	b.hi	4163d8 <__fxstatat@plt+0x132e8>  // b.pmore
  4163c4:	mov	x0, x20
  4163c8:	ldp	x19, x20, [sp, #16]
  4163cc:	ldr	x21, [sp, #32]
  4163d0:	ldp	x29, x30, [sp], #64
  4163d4:	ret
  4163d8:	mov	w0, #0x0                   	// #0
  4163dc:	bl	416f90 <__fxstatat@plt+0x13ea0>
  4163e0:	tst	w0, #0xff
  4163e4:	b.ne	4163c4 <__fxstatat@plt+0x132d4>  // b.any
  4163e8:	ldrb	w0, [x21]
  4163ec:	mov	x20, #0x1                   	// #1
  4163f0:	str	w0, [x19]
  4163f4:	mov	x0, x20
  4163f8:	ldp	x19, x20, [sp, #16]
  4163fc:	ldr	x21, [sp, #32]
  416400:	ldp	x29, x30, [sp], #64
  416404:	ret
  416408:	stp	x29, x30, [sp, #-32]!
  41640c:	mov	w3, w1
  416410:	and	w1, w1, #0xf000
  416414:	mov	x29, sp
  416418:	cmp	w1, #0x1, lsl #12
  41641c:	ccmp	x2, #0x0, #0x0, eq  // eq = none
  416420:	b.eq	416448 <__fxstatat@plt+0x13358>  // b.none
  416424:	mov	x4, x2
  416428:	mov	x1, x0
  41642c:	mov	w2, w3
  416430:	mov	w0, #0x0                   	// #0
  416434:	add	x3, sp, #0x18
  416438:	str	x4, [sp, #24]
  41643c:	bl	4029a0 <__xmknod@plt>
  416440:	ldp	x29, x30, [sp], #32
  416444:	ret
  416448:	and	w1, w3, #0xffffefff
  41644c:	bl	402a70 <mkfifo@plt>
  416450:	ldp	x29, x30, [sp], #32
  416454:	ret
  416458:	stp	x29, x30, [sp, #-48]!
  41645c:	mov	w1, #0x0                   	// #0
  416460:	mov	x29, sp
  416464:	add	x2, sp, #0x28
  416468:	stp	x19, x20, [sp, #16]
  41646c:	mov	x19, x0
  416470:	bl	402e70 <acl_get_entry@plt>
  416474:	cmp	w0, #0x0
  416478:	b.le	4164c8 <__fxstatat@plt+0x133d8>
  41647c:	mov	w20, #0x20                  	// #32
  416480:	b	4164a4 <__fxstatat@plt+0x133b4>
  416484:	ldr	w3, [sp, #36]
  416488:	cmp	w3, w1
  41648c:	ccmp	w3, #0x4, #0x4, ne  // ne = any
  416490:	ccmp	w3, w20, #0x4, ne  // ne = any
  416494:	b.ne	4164d4 <__fxstatat@plt+0x133e4>  // b.any
  416498:	bl	402e70 <acl_get_entry@plt>
  41649c:	cmp	w0, #0x0
  4164a0:	b.le	4164c8 <__fxstatat@plt+0x133d8>
  4164a4:	ldr	x0, [sp, #40]
  4164a8:	add	x1, sp, #0x24
  4164ac:	bl	402bb0 <acl_get_tag_type@plt>
  4164b0:	mov	w3, w0
  4164b4:	add	x2, sp, #0x28
  4164b8:	mov	x0, x19
  4164bc:	mov	w1, #0x1                   	// #1
  4164c0:	tbz	w3, #31, 416484 <__fxstatat@plt+0x13394>
  4164c4:	mov	w0, #0xffffffff            	// #-1
  4164c8:	ldp	x19, x20, [sp, #16]
  4164cc:	ldp	x29, x30, [sp], #48
  4164d0:	ret
  4164d4:	mov	w0, #0x1                   	// #1
  4164d8:	ldp	x19, x20, [sp, #16]
  4164dc:	ldp	x29, x30, [sp], #48
  4164e0:	ret
  4164e4:	nop
  4164e8:	stp	x29, x30, [sp, #-16]!
  4164ec:	mov	x29, sp
  4164f0:	bl	402980 <acl_entries@plt>
  4164f4:	cmp	w0, #0x0
  4164f8:	cset	w0, gt
  4164fc:	ldp	x29, x30, [sp], #16
  416500:	ret
  416504:	nop
  416508:	stp	x29, x30, [sp, #-32]!
  41650c:	mov	x29, sp
  416510:	str	x19, [sp, #16]
  416514:	mov	x19, x0
  416518:	ldr	x0, [x0, #8]
  41651c:	cbz	x0, 416524 <__fxstatat@plt+0x13434>
  416520:	bl	4030e0 <acl_free@plt>
  416524:	ldr	x0, [x19, #16]
  416528:	cbz	x0, 416538 <__fxstatat@plt+0x13448>
  41652c:	ldr	x19, [sp, #16]
  416530:	ldp	x29, x30, [sp], #32
  416534:	b	4030e0 <acl_free@plt>
  416538:	ldr	x19, [sp, #16]
  41653c:	ldp	x29, x30, [sp], #32
  416540:	ret
  416544:	nop
  416548:	stp	x29, x30, [sp, #-48]!
  41654c:	cmn	w1, #0x1
  416550:	mov	x29, sp
  416554:	stp	xzr, xzr, [x3]
  416558:	str	w2, [x3]
  41655c:	stp	x19, x20, [sp, #16]
  416560:	mov	x19, x3
  416564:	mov	w20, w2
  416568:	stp	xzr, xzr, [x3, #16]
  41656c:	str	x21, [sp, #32]
  416570:	mov	x21, x0
  416574:	b.eq	4165a8 <__fxstatat@plt+0x134b8>  // b.none
  416578:	mov	w0, w1
  41657c:	bl	402c70 <acl_get_fd@plt>
  416580:	str	x0, [x19, #8]
  416584:	cbz	x0, 4165b8 <__fxstatat@plt+0x134c8>
  416588:	and	w1, w20, #0xf000
  41658c:	mov	w0, #0x0                   	// #0
  416590:	cmp	w1, #0x4, lsl #12
  416594:	b.eq	4165dc <__fxstatat@plt+0x134ec>  // b.none
  416598:	ldp	x19, x20, [sp, #16]
  41659c:	ldr	x21, [sp, #32]
  4165a0:	ldp	x29, x30, [sp], #48
  4165a4:	ret
  4165a8:	mov	w1, #0x8000                	// #32768
  4165ac:	bl	402de0 <acl_get_file@plt>
  4165b0:	str	x0, [x19, #8]
  4165b4:	cbnz	x0, 416588 <__fxstatat@plt+0x13498>
  4165b8:	bl	403040 <__errno_location@plt>
  4165bc:	ldr	w0, [x0]
  4165c0:	bl	418040 <__fxstatat@plt+0x14f50>
  4165c4:	and	w0, w0, #0xff
  4165c8:	neg	w0, w0
  4165cc:	ldp	x19, x20, [sp, #16]
  4165d0:	ldr	x21, [sp, #32]
  4165d4:	ldp	x29, x30, [sp], #48
  4165d8:	ret
  4165dc:	mov	x0, x21
  4165e0:	bl	402de0 <acl_get_file@plt>
  4165e4:	str	x0, [x19, #16]
  4165e8:	cmp	x0, #0x0
  4165ec:	csetm	w0, eq  // eq = none
  4165f0:	ldp	x19, x20, [sp, #16]
  4165f4:	ldr	x21, [sp, #32]
  4165f8:	ldp	x29, x30, [sp], #48
  4165fc:	ret
  416600:	mov	w3, w1
  416604:	mov	w1, w2
  416608:	cmn	w3, #0x1
  41660c:	b.eq	416618 <__fxstatat@plt+0x13528>  // b.none
  416610:	mov	w0, w3
  416614:	b	402c00 <fchmod@plt>
  416618:	b	402b20 <chmod@plt>
  41661c:	nop
  416620:	stp	x29, x30, [sp, #-64]!
  416624:	mov	x29, sp
  416628:	stp	x19, x20, [sp, #16]
  41662c:	mov	x19, x0
  416630:	stp	x21, x22, [sp, #32]
  416634:	mov	x22, x1
  416638:	ldr	w1, [x0]
  41663c:	stp	x23, x24, [sp, #48]
  416640:	mov	w21, w2
  416644:	ands	w23, w1, #0xe00
  416648:	b.ne	4166d0 <__fxstatat@plt+0x135e0>  // b.any
  41664c:	ldrb	w0, [x0, #24]
  416650:	cbnz	w0, 416818 <__fxstatat@plt+0x13728>
  416654:	ldr	x1, [x19, #8]
  416658:	cbz	x1, 4166f8 <__fxstatat@plt+0x13608>
  41665c:	cmn	w21, #0x1
  416660:	b.eq	4167c8 <__fxstatat@plt+0x136d8>  // b.none
  416664:	mov	w0, w21
  416668:	bl	402930 <acl_set_fd@plt>
  41666c:	mov	w20, w0
  416670:	cbz	w20, 416754 <__fxstatat@plt+0x13664>
  416674:	bl	403040 <__errno_location@plt>
  416678:	ldr	w24, [x0]
  41667c:	mov	x20, x0
  416680:	mov	w0, w24
  416684:	bl	418040 <__fxstatat@plt+0x14f50>
  416688:	tst	w0, #0xff
  41668c:	b.ne	416790 <__fxstatat@plt+0x136a0>  // b.any
  416690:	ldr	x0, [x19, #8]
  416694:	mov	w1, #0x1                   	// #1
  416698:	strb	w1, [x19, #24]
  41669c:	bl	416458 <__fxstatat@plt+0x13368>
  4166a0:	mov	w24, w0
  4166a4:	cbnz	w0, 41678c <__fxstatat@plt+0x1369c>
  4166a8:	ldrb	w0, [x19, #24]
  4166ac:	cbz	w0, 416798 <__fxstatat@plt+0x136a8>
  4166b0:	mov	w20, #0x0                   	// #0
  4166b4:	cbz	w23, 41687c <__fxstatat@plt+0x1378c>
  4166b8:	mov	w0, w20
  4166bc:	ldp	x19, x20, [sp, #16]
  4166c0:	ldp	x21, x22, [sp, #32]
  4166c4:	ldp	x23, x24, [sp, #48]
  4166c8:	ldp	x29, x30, [sp], #64
  4166cc:	ret
  4166d0:	cmn	w2, #0x1
  4166d4:	b.eq	4167e4 <__fxstatat@plt+0x136f4>  // b.none
  4166d8:	mov	w0, w2
  4166dc:	bl	402c00 <fchmod@plt>
  4166e0:	mov	w20, w0
  4166e4:	cbnz	w20, 4167c0 <__fxstatat@plt+0x136d0>
  4166e8:	ldrb	w0, [x19, #24]
  4166ec:	cbnz	w0, 4166b8 <__fxstatat@plt+0x135c8>
  4166f0:	ldr	x1, [x19, #8]
  4166f4:	cbnz	x1, 41665c <__fxstatat@plt+0x1356c>
  4166f8:	ldr	w0, [x19]
  4166fc:	bl	402c60 <acl_from_mode@plt>
  416700:	str	x0, [x19, #8]
  416704:	cbz	x0, 4167b8 <__fxstatat@plt+0x136c8>
  416708:	mov	w24, #0x0                   	// #0
  41670c:	cmn	w21, #0x1
  416710:	b.eq	41684c <__fxstatat@plt+0x1375c>  // b.none
  416714:	mov	x1, x0
  416718:	mov	w0, w21
  41671c:	bl	402930 <acl_set_fd@plt>
  416720:	mov	w20, w0
  416724:	cbz	w20, 4167f4 <__fxstatat@plt+0x13704>
  416728:	bl	403040 <__errno_location@plt>
  41672c:	ldr	w0, [x0]
  416730:	bl	418040 <__fxstatat@plt+0x14f50>
  416734:	tst	w0, #0xff
  416738:	b.eq	416864 <__fxstatat@plt+0x13774>  // b.none
  41673c:	cbnz	w24, 416870 <__fxstatat@plt+0x13780>
  416740:	cbnz	w23, 4166b8 <__fxstatat@plt+0x135c8>
  416744:	bl	403040 <__errno_location@plt>
  416748:	ldr	w24, [x0]
  41674c:	ldr	w1, [x19]
  416750:	b	41681c <__fxstatat@plt+0x1372c>
  416754:	ldr	w21, [x19]
  416758:	and	w21, w21, #0xf000
  41675c:	cmp	w21, #0x4, lsl #12
  416760:	b.ne	4166b8 <__fxstatat@plt+0x135c8>  // b.any
  416764:	ldr	x0, [x19, #16]
  416768:	cbz	x0, 416774 <__fxstatat@plt+0x13684>
  41676c:	bl	4164e8 <__fxstatat@plt+0x133f8>
  416770:	cbnz	w0, 4168a8 <__fxstatat@plt+0x137b8>
  416774:	mov	x0, x22
  416778:	ldp	x19, x20, [sp, #16]
  41677c:	ldp	x21, x22, [sp, #32]
  416780:	ldp	x23, x24, [sp, #48]
  416784:	ldp	x29, x30, [sp], #64
  416788:	b	402ab0 <acl_delete_def_file@plt>
  41678c:	ldr	w24, [x20]
  416790:	ldrb	w0, [x19, #24]
  416794:	cbnz	w0, 4168c8 <__fxstatat@plt+0x137d8>
  416798:	ldr	x0, [x19, #8]
  41679c:	cbz	x0, 4167a4 <__fxstatat@plt+0x136b4>
  4167a0:	bl	4030e0 <acl_free@plt>
  4167a4:	ldr	w0, [x19]
  4167a8:	bl	402c60 <acl_from_mode@plt>
  4167ac:	str	x0, [x19, #8]
  4167b0:	cbnz	x0, 41670c <__fxstatat@plt+0x1361c>
  4167b4:	cbnz	w24, 416870 <__fxstatat@plt+0x13780>
  4167b8:	cbz	w23, 416744 <__fxstatat@plt+0x13654>
  4167bc:	nop
  4167c0:	mov	w20, #0xffffffff            	// #-1
  4167c4:	b	4166b8 <__fxstatat@plt+0x135c8>
  4167c8:	mov	x2, x1
  4167cc:	mov	x0, x22
  4167d0:	mov	w1, #0x8000                	// #32768
  4167d4:	bl	402c40 <acl_set_file@plt>
  4167d8:	mov	w20, w0
  4167dc:	cbz	w20, 416754 <__fxstatat@plt+0x13664>
  4167e0:	b	416674 <__fxstatat@plt+0x13584>
  4167e4:	mov	x0, x22
  4167e8:	bl	402b20 <chmod@plt>
  4167ec:	mov	w20, w0
  4167f0:	b	4166e4 <__fxstatat@plt+0x135f4>
  4167f4:	ldr	w0, [x19]
  4167f8:	and	w0, w0, #0xf000
  4167fc:	cmp	w0, #0x4, lsl #12
  416800:	b.eq	416884 <__fxstatat@plt+0x13794>  // b.none
  416804:	cbz	w24, 4166b8 <__fxstatat@plt+0x135c8>
  416808:	bl	403040 <__errno_location@plt>
  41680c:	mov	w20, #0xffffffff            	// #-1
  416810:	str	w24, [x0]
  416814:	b	4166b8 <__fxstatat@plt+0x135c8>
  416818:	mov	w24, #0x0                   	// #0
  41681c:	cmn	w21, #0x1
  416820:	b.eq	416894 <__fxstatat@plt+0x137a4>  // b.none
  416824:	mov	w0, w21
  416828:	bl	402c00 <fchmod@plt>
  41682c:	mov	w20, w0
  416830:	cbnz	w24, 416808 <__fxstatat@plt+0x13718>
  416834:	mov	w0, w20
  416838:	ldp	x19, x20, [sp, #16]
  41683c:	ldp	x21, x22, [sp, #32]
  416840:	ldp	x23, x24, [sp, #48]
  416844:	ldp	x29, x30, [sp], #64
  416848:	ret
  41684c:	mov	x2, x0
  416850:	mov	w1, #0x8000                	// #32768
  416854:	mov	x0, x22
  416858:	bl	402c40 <acl_set_file@plt>
  41685c:	mov	w20, w0
  416860:	b	416724 <__fxstatat@plt+0x13634>
  416864:	mov	w0, #0x1                   	// #1
  416868:	strb	w0, [x19, #24]
  41686c:	cbz	w24, 4166b0 <__fxstatat@plt+0x135c0>
  416870:	bl	403040 <__errno_location@plt>
  416874:	str	w24, [x0]
  416878:	cbnz	w23, 4167c0 <__fxstatat@plt+0x136d0>
  41687c:	ldr	w1, [x19]
  416880:	b	41681c <__fxstatat@plt+0x1372c>
  416884:	mov	x0, x22
  416888:	bl	402ab0 <acl_delete_def_file@plt>
  41688c:	mov	w20, w0
  416890:	b	416804 <__fxstatat@plt+0x13714>
  416894:	mov	x0, x22
  416898:	bl	402b20 <chmod@plt>
  41689c:	mov	w20, w0
  4168a0:	cbz	w24, 416834 <__fxstatat@plt+0x13744>
  4168a4:	b	416808 <__fxstatat@plt+0x13718>
  4168a8:	mov	w1, w21
  4168ac:	mov	x0, x22
  4168b0:	ldr	x2, [x19, #16]
  4168b4:	ldp	x19, x20, [sp, #16]
  4168b8:	ldp	x21, x22, [sp, #32]
  4168bc:	ldp	x23, x24, [sp, #48]
  4168c0:	ldp	x29, x30, [sp], #64
  4168c4:	b	402c40 <acl_set_file@plt>
  4168c8:	cbnz	w24, 416870 <__fxstatat@plt+0x13780>
  4168cc:	b	4166b0 <__fxstatat@plt+0x135c0>
  4168d0:	mov	w0, #0x1                   	// #1
  4168d4:	b	403a78 <__fxstatat@plt+0x988>
  4168d8:	stp	x29, x30, [sp, #-96]!
  4168dc:	mov	x29, sp
  4168e0:	stp	x23, x24, [sp, #48]
  4168e4:	mov	x23, x1
  4168e8:	stp	x21, x22, [sp, #32]
  4168ec:	mov	x22, x3
  4168f0:	stp	x25, x26, [sp, #64]
  4168f4:	mov	x26, x2
  4168f8:	mov	x25, x0
  4168fc:	stp	x27, x28, [sp, #80]
  416900:	bl	402920 <strlen@plt>
  416904:	ldr	x28, [x23]
  416908:	cbz	x28, 416a48 <__fxstatat@plt+0x13958>
  41690c:	stp	x19, x20, [sp, #16]
  416910:	mov	x21, x0
  416914:	cbz	x26, 4169f0 <__fxstatat@plt+0x13900>
  416918:	mov	x20, x26
  41691c:	mov	w27, #0x0                   	// #0
  416920:	mov	x24, #0xffffffffffffffff    	// #-1
  416924:	mov	x19, #0x0                   	// #0
  416928:	b	416948 <__fxstatat@plt+0x13858>
  41692c:	bl	402d50 <memcmp@plt>
  416930:	cmp	w0, #0x0
  416934:	csinc	w27, w27, wzr, eq  // eq = none
  416938:	add	x19, x19, #0x1
  41693c:	add	x20, x20, x22
  416940:	ldr	x28, [x23, x19, lsl #3]
  416944:	cbz	x28, 4169a0 <__fxstatat@plt+0x138b0>
  416948:	mov	x1, x25
  41694c:	mov	x2, x21
  416950:	mov	x0, x28
  416954:	bl	402b70 <strncmp@plt>
  416958:	mov	w1, w0
  41695c:	mov	x0, x28
  416960:	cbnz	w1, 416938 <__fxstatat@plt+0x13848>
  416964:	bl	402920 <strlen@plt>
  416968:	mov	x3, x0
  41696c:	mov	x2, x22
  416970:	madd	x0, x24, x22, x26
  416974:	mov	x1, x20
  416978:	cmp	x21, x3
  41697c:	b.eq	4169cc <__fxstatat@plt+0x138dc>  // b.none
  416980:	cmn	x24, #0x1
  416984:	b.ne	41692c <__fxstatat@plt+0x1383c>  // b.any
  416988:	mov	x24, x19
  41698c:	add	x19, x19, #0x1
  416990:	add	x20, x20, x22
  416994:	ldr	x28, [x23, x19, lsl #3]
  416998:	cbnz	x28, 416948 <__fxstatat@plt+0x13858>
  41699c:	nop
  4169a0:	ldp	x19, x20, [sp, #16]
  4169a4:	cmp	w27, #0x0
  4169a8:	mov	x0, #0xfffffffffffffffe    	// #-2
  4169ac:	csel	x24, x24, x0, eq  // eq = none
  4169b0:	mov	x0, x24
  4169b4:	ldp	x21, x22, [sp, #32]
  4169b8:	ldp	x23, x24, [sp, #48]
  4169bc:	ldp	x25, x26, [sp, #64]
  4169c0:	ldp	x27, x28, [sp, #80]
  4169c4:	ldp	x29, x30, [sp], #96
  4169c8:	ret
  4169cc:	mov	x24, x19
  4169d0:	mov	x0, x24
  4169d4:	ldp	x19, x20, [sp, #16]
  4169d8:	ldp	x21, x22, [sp, #32]
  4169dc:	ldp	x23, x24, [sp, #48]
  4169e0:	ldp	x25, x26, [sp, #64]
  4169e4:	ldp	x27, x28, [sp, #80]
  4169e8:	ldp	x29, x30, [sp], #96
  4169ec:	ret
  4169f0:	mov	w27, #0x0                   	// #0
  4169f4:	mov	x24, #0xffffffffffffffff    	// #-1
  4169f8:	mov	x19, #0x0                   	// #0
  4169fc:	b	416a10 <__fxstatat@plt+0x13920>
  416a00:	mov	w27, #0x1                   	// #1
  416a04:	add	x19, x19, #0x1
  416a08:	ldr	x28, [x23, x19, lsl #3]
  416a0c:	cbz	x28, 4169a0 <__fxstatat@plt+0x138b0>
  416a10:	mov	x1, x25
  416a14:	mov	x2, x21
  416a18:	mov	x0, x28
  416a1c:	bl	402b70 <strncmp@plt>
  416a20:	mov	w1, w0
  416a24:	mov	x0, x28
  416a28:	cbnz	w1, 416a04 <__fxstatat@plt+0x13914>
  416a2c:	bl	402920 <strlen@plt>
  416a30:	cmp	x0, x21
  416a34:	b.eq	4169cc <__fxstatat@plt+0x138dc>  // b.none
  416a38:	cmn	x24, #0x1
  416a3c:	b.ne	416a00 <__fxstatat@plt+0x13910>  // b.any
  416a40:	mov	x24, x19
  416a44:	b	416a04 <__fxstatat@plt+0x13914>
  416a48:	mov	x24, #0xffffffffffffffff    	// #-1
  416a4c:	b	4169b0 <__fxstatat@plt+0x138c0>
  416a50:	stp	x29, x30, [sp, #-48]!
  416a54:	cmn	x2, #0x1
  416a58:	mov	x29, sp
  416a5c:	stp	x19, x20, [sp, #16]
  416a60:	mov	x20, x0
  416a64:	str	x21, [sp, #32]
  416a68:	mov	x21, x1
  416a6c:	b.eq	416acc <__fxstatat@plt+0x139dc>  // b.none
  416a70:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  416a74:	mov	w2, #0x5                   	// #5
  416a78:	add	x1, x1, #0xaa8
  416a7c:	mov	x0, #0x0                   	// #0
  416a80:	bl	402f90 <dcgettext@plt>
  416a84:	mov	x19, x0
  416a88:	mov	x2, x21
  416a8c:	mov	w1, #0x8                   	// #8
  416a90:	mov	w0, #0x0                   	// #0
  416a94:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  416a98:	mov	x1, x20
  416a9c:	mov	x20, x0
  416aa0:	mov	w0, #0x1                   	// #1
  416aa4:	bl	40fc80 <__fxstatat@plt+0xcb90>
  416aa8:	mov	x3, x20
  416aac:	mov	x2, x19
  416ab0:	ldp	x19, x20, [sp, #16]
  416ab4:	mov	x4, x0
  416ab8:	ldr	x21, [sp, #32]
  416abc:	mov	w1, #0x0                   	// #0
  416ac0:	ldp	x29, x30, [sp], #48
  416ac4:	mov	w0, #0x0                   	// #0
  416ac8:	b	402950 <error@plt>
  416acc:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  416ad0:	mov	w2, #0x5                   	// #5
  416ad4:	add	x1, x1, #0xa88
  416ad8:	mov	x0, #0x0                   	// #0
  416adc:	bl	402f90 <dcgettext@plt>
  416ae0:	mov	x19, x0
  416ae4:	b	416a88 <__fxstatat@plt+0x13998>
  416ae8:	stp	x29, x30, [sp, #-112]!
  416aec:	mov	x29, sp
  416af0:	stp	x27, x28, [sp, #80]
  416af4:	adrp	x28, 42f000 <__fxstatat@plt+0x2bf10>
  416af8:	stp	x19, x20, [sp, #16]
  416afc:	mov	x20, x1
  416b00:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  416b04:	add	x1, x1, #0xac8
  416b08:	stp	x21, x22, [sp, #32]
  416b0c:	mov	x22, x2
  416b10:	mov	w2, #0x5                   	// #5
  416b14:	stp	x23, x24, [sp, #48]
  416b18:	mov	x24, x0
  416b1c:	mov	x0, #0x0                   	// #0
  416b20:	bl	402f90 <dcgettext@plt>
  416b24:	ldr	x1, [x28, #1192]
  416b28:	bl	402fa0 <fputs_unlocked@plt>
  416b2c:	ldr	x21, [x24]
  416b30:	cbz	x21, 416ba8 <__fxstatat@plt+0x13ab8>
  416b34:	adrp	x27, 419000 <__fxstatat@plt+0x15f10>
  416b38:	add	x27, x27, #0x890
  416b3c:	stp	x25, x26, [sp, #64]
  416b40:	adrp	x26, 41a000 <__fxstatat@plt+0x16f10>
  416b44:	add	x25, x28, #0x4a8
  416b48:	add	x26, x26, #0xae0
  416b4c:	mov	x23, #0x0                   	// #0
  416b50:	mov	x19, #0x0                   	// #0
  416b54:	nop
  416b58:	cbz	x19, 416b70 <__fxstatat@plt+0x13a80>
  416b5c:	mov	x2, x22
  416b60:	mov	x1, x20
  416b64:	mov	x0, x23
  416b68:	bl	402d50 <memcmp@plt>
  416b6c:	cbz	w0, 416be0 <__fxstatat@plt+0x13af0>
  416b70:	ldr	x23, [x25]
  416b74:	mov	x0, x21
  416b78:	bl	40fe00 <__fxstatat@plt+0xcd10>
  416b7c:	mov	x3, x0
  416b80:	mov	x2, x26
  416b84:	mov	x0, x23
  416b88:	mov	w1, #0x1                   	// #1
  416b8c:	mov	x23, x20
  416b90:	bl	402d80 <__fprintf_chk@plt>
  416b94:	add	x19, x19, #0x1
  416b98:	add	x20, x20, x22
  416b9c:	ldr	x21, [x24, x19, lsl #3]
  416ba0:	cbnz	x21, 416b58 <__fxstatat@plt+0x13a68>
  416ba4:	ldp	x25, x26, [sp, #64]
  416ba8:	ldr	x0, [x28, #1192]
  416bac:	ldp	x1, x2, [x0, #40]
  416bb0:	cmp	x1, x2
  416bb4:	b.cs	416c0c <__fxstatat@plt+0x13b1c>  // b.hs, b.nlast
  416bb8:	add	x2, x1, #0x1
  416bbc:	str	x2, [x0, #40]
  416bc0:	mov	w0, #0xa                   	// #10
  416bc4:	strb	w0, [x1]
  416bc8:	ldp	x19, x20, [sp, #16]
  416bcc:	ldp	x21, x22, [sp, #32]
  416bd0:	ldp	x23, x24, [sp, #48]
  416bd4:	ldp	x27, x28, [sp, #80]
  416bd8:	ldp	x29, x30, [sp], #112
  416bdc:	ret
  416be0:	ldr	x1, [x25]
  416be4:	mov	x0, x21
  416be8:	str	x1, [sp, #104]
  416bec:	bl	40fe00 <__fxstatat@plt+0xcd10>
  416bf0:	mov	x3, x0
  416bf4:	ldr	x1, [sp, #104]
  416bf8:	mov	x2, x27
  416bfc:	mov	x0, x1
  416c00:	mov	w1, #0x1                   	// #1
  416c04:	bl	402d80 <__fprintf_chk@plt>
  416c08:	b	416b94 <__fxstatat@plt+0x13aa4>
  416c0c:	ldp	x19, x20, [sp, #16]
  416c10:	mov	w1, #0xa                   	// #10
  416c14:	ldp	x21, x22, [sp, #32]
  416c18:	ldp	x23, x24, [sp, #48]
  416c1c:	ldp	x27, x28, [sp, #80]
  416c20:	ldp	x29, x30, [sp], #112
  416c24:	b	402d10 <__overflow@plt>
  416c28:	stp	x29, x30, [sp, #-80]!
  416c2c:	mov	x29, sp
  416c30:	stp	x19, x20, [sp, #16]
  416c34:	mov	x19, x2
  416c38:	mov	x20, x3
  416c3c:	stp	x21, x22, [sp, #32]
  416c40:	mov	x22, x1
  416c44:	mov	x21, x4
  416c48:	mov	x3, x4
  416c4c:	mov	x2, x20
  416c50:	mov	x1, x19
  416c54:	stp	x23, x24, [sp, #48]
  416c58:	mov	x24, x0
  416c5c:	mov	x23, x5
  416c60:	mov	x0, x22
  416c64:	bl	4168d8 <__fxstatat@plt+0x137e8>
  416c68:	tbnz	x0, #63, 416c80 <__fxstatat@plt+0x13b90>
  416c6c:	ldp	x19, x20, [sp, #16]
  416c70:	ldp	x21, x22, [sp, #32]
  416c74:	ldp	x23, x24, [sp, #48]
  416c78:	ldp	x29, x30, [sp], #80
  416c7c:	ret
  416c80:	str	x25, [sp, #64]
  416c84:	cmn	x0, #0x1
  416c88:	b.eq	416cfc <__fxstatat@plt+0x13c0c>  // b.none
  416c8c:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  416c90:	mov	w2, #0x5                   	// #5
  416c94:	add	x1, x1, #0xaa8
  416c98:	mov	x0, #0x0                   	// #0
  416c9c:	bl	402f90 <dcgettext@plt>
  416ca0:	mov	x25, x0
  416ca4:	mov	x2, x22
  416ca8:	mov	w1, #0x8                   	// #8
  416cac:	mov	w0, #0x0                   	// #0
  416cb0:	bl	40ead8 <__fxstatat@plt+0xb9e8>
  416cb4:	mov	x1, x24
  416cb8:	mov	x22, x0
  416cbc:	mov	w0, #0x1                   	// #1
  416cc0:	bl	40fc80 <__fxstatat@plt+0xcb90>
  416cc4:	mov	x3, x22
  416cc8:	mov	x4, x0
  416ccc:	mov	x2, x25
  416cd0:	mov	w1, #0x0                   	// #0
  416cd4:	mov	w0, #0x0                   	// #0
  416cd8:	bl	402950 <error@plt>
  416cdc:	mov	x0, x19
  416ce0:	mov	x2, x21
  416ce4:	mov	x1, x20
  416ce8:	bl	416ae8 <__fxstatat@plt+0x139f8>
  416cec:	blr	x23
  416cf0:	mov	x0, #0xffffffffffffffff    	// #-1
  416cf4:	ldr	x25, [sp, #64]
  416cf8:	b	416c6c <__fxstatat@plt+0x13b7c>
  416cfc:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  416d00:	mov	w2, #0x5                   	// #5
  416d04:	add	x1, x1, #0xa88
  416d08:	mov	x0, #0x0                   	// #0
  416d0c:	bl	402f90 <dcgettext@plt>
  416d10:	mov	x25, x0
  416d14:	b	416ca4 <__fxstatat@plt+0x13bb4>
  416d18:	stp	x29, x30, [sp, #-64]!
  416d1c:	mov	x29, sp
  416d20:	stp	x21, x22, [sp, #32]
  416d24:	ldr	x22, [x1]
  416d28:	cbz	x22, 416d70 <__fxstatat@plt+0x13c80>
  416d2c:	mov	x21, x3
  416d30:	stp	x19, x20, [sp, #16]
  416d34:	mov	x19, x2
  416d38:	add	x20, x1, #0x8
  416d3c:	str	x23, [sp, #48]
  416d40:	mov	x23, x0
  416d44:	b	416d54 <__fxstatat@plt+0x13c64>
  416d48:	ldr	x22, [x20], #8
  416d4c:	add	x19, x19, x21
  416d50:	cbz	x22, 416d68 <__fxstatat@plt+0x13c78>
  416d54:	mov	x2, x21
  416d58:	mov	x1, x19
  416d5c:	mov	x0, x23
  416d60:	bl	402d50 <memcmp@plt>
  416d64:	cbnz	w0, 416d48 <__fxstatat@plt+0x13c58>
  416d68:	ldp	x19, x20, [sp, #16]
  416d6c:	ldr	x23, [sp, #48]
  416d70:	mov	x0, x22
  416d74:	ldp	x21, x22, [sp, #32]
  416d78:	ldp	x29, x30, [sp], #64
  416d7c:	ret
  416d80:	stp	x29, x30, [sp, #-32]!
  416d84:	mov	x29, sp
  416d88:	stp	x19, x20, [sp, #16]
  416d8c:	mov	x19, x0
  416d90:	bl	402a80 <__fpending@plt>
  416d94:	mov	x20, x0
  416d98:	mov	x0, x19
  416d9c:	ldr	w19, [x19]
  416da0:	and	w19, w19, #0x20
  416da4:	bl	417d58 <__fxstatat@plt+0x14c68>
  416da8:	cbnz	w19, 416dd0 <__fxstatat@plt+0x13ce0>
  416dac:	cbz	w0, 416dc4 <__fxstatat@plt+0x13cd4>
  416db0:	cbnz	x20, 416de8 <__fxstatat@plt+0x13cf8>
  416db4:	bl	403040 <__errno_location@plt>
  416db8:	ldr	w0, [x0]
  416dbc:	cmp	w0, #0x9
  416dc0:	csetm	w0, ne  // ne = any
  416dc4:	ldp	x19, x20, [sp, #16]
  416dc8:	ldp	x29, x30, [sp], #32
  416dcc:	ret
  416dd0:	cbnz	w0, 416de8 <__fxstatat@plt+0x13cf8>
  416dd4:	bl	403040 <__errno_location@plt>
  416dd8:	mov	x1, x0
  416ddc:	mov	w0, #0xffffffff            	// #-1
  416de0:	str	wzr, [x1]
  416de4:	b	416dc4 <__fxstatat@plt+0x13cd4>
  416de8:	mov	w0, #0xffffffff            	// #-1
  416dec:	b	416dc4 <__fxstatat@plt+0x13cd4>
  416df0:	mov	w1, #0xf616                	// #62998
  416df4:	str	xzr, [x0, #16]
  416df8:	movk	w1, #0x95, lsl #16
  416dfc:	str	w1, [x0, #24]
  416e00:	ret
  416e04:	nop
  416e08:	mov	x2, x0
  416e0c:	mov	w0, #0xf616                	// #62998
  416e10:	movk	w0, #0x95, lsl #16
  416e14:	ldr	w3, [x2, #24]
  416e18:	cmp	w3, w0
  416e1c:	b.ne	416e8c <__fxstatat@plt+0x13d9c>  // b.any
  416e20:	ldr	x0, [x2, #16]
  416e24:	ldr	x3, [x1, #8]
  416e28:	cbz	x0, 416e50 <__fxstatat@plt+0x13d60>
  416e2c:	ldr	x4, [x2]
  416e30:	cmp	x4, x3
  416e34:	b.eq	416e68 <__fxstatat@plt+0x13d78>  // b.none
  416e38:	add	x4, x0, #0x1
  416e3c:	str	x4, [x2, #16]
  416e40:	tst	x0, x4
  416e44:	mov	w0, #0x0                   	// #0
  416e48:	b.eq	416e80 <__fxstatat@plt+0x13d90>  // b.none
  416e4c:	ret
  416e50:	mov	x0, #0x1                   	// #1
  416e54:	str	x0, [x2, #16]
  416e58:	ldr	x1, [x1]
  416e5c:	mov	w0, #0x0                   	// #0
  416e60:	stp	x3, x1, [x2]
  416e64:	ret
  416e68:	ldr	x5, [x1]
  416e6c:	ldr	x4, [x2, #8]
  416e70:	cmp	x5, x4
  416e74:	b.ne	416e38 <__fxstatat@plt+0x13d48>  // b.any
  416e78:	mov	w0, #0x1                   	// #1
  416e7c:	ret
  416e80:	cbnz	x4, 416e58 <__fxstatat@plt+0x13d68>
  416e84:	mov	w0, #0x1                   	// #1
  416e88:	ret
  416e8c:	stp	x29, x30, [sp, #-16]!
  416e90:	adrp	x3, 41a000 <__fxstatat@plt+0x16f10>
  416e94:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  416e98:	mov	x29, sp
  416e9c:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  416ea0:	add	x3, x3, #0xb18
  416ea4:	add	x1, x1, #0xae8
  416ea8:	add	x0, x0, #0xb00
  416eac:	mov	w2, #0x3c                  	// #60
  416eb0:	bl	403030 <__assert_fail@plt>
  416eb4:	nop
  416eb8:	stp	x29, x30, [sp, #-64]!
  416ebc:	mov	x29, sp
  416ec0:	stp	x19, x20, [sp, #16]
  416ec4:	bl	4029e0 <opendir@plt>
  416ec8:	mov	x19, x0
  416ecc:	cbz	x0, 416edc <__fxstatat@plt+0x13dec>
  416ed0:	bl	402f20 <dirfd@plt>
  416ed4:	cmp	w0, #0x2
  416ed8:	b.ls	416eec <__fxstatat@plt+0x13dfc>  // b.plast
  416edc:	mov	x0, x19
  416ee0:	ldp	x19, x20, [sp, #16]
  416ee4:	ldp	x29, x30, [sp], #64
  416ee8:	ret
  416eec:	mov	w2, #0x3                   	// #3
  416ef0:	mov	w1, #0x406                 	// #1030
  416ef4:	stp	x21, x22, [sp, #32]
  416ef8:	str	x23, [sp, #48]
  416efc:	bl	417de8 <__fxstatat@plt+0x14cf8>
  416f00:	mov	w21, w0
  416f04:	bl	403040 <__errno_location@plt>
  416f08:	mov	x20, x0
  416f0c:	tbz	w21, #31, 416f40 <__fxstatat@plt+0x13e50>
  416f10:	ldr	w23, [x0]
  416f14:	mov	x22, #0x0                   	// #0
  416f18:	mov	x0, x19
  416f1c:	mov	x19, x22
  416f20:	bl	402c80 <closedir@plt>
  416f24:	ldp	x21, x22, [sp, #32]
  416f28:	str	w23, [x20]
  416f2c:	mov	x0, x19
  416f30:	ldp	x19, x20, [sp, #16]
  416f34:	ldr	x23, [sp, #48]
  416f38:	ldp	x29, x30, [sp], #64
  416f3c:	ret
  416f40:	mov	w0, w21
  416f44:	bl	402cc0 <fdopendir@plt>
  416f48:	ldr	w23, [x20]
  416f4c:	mov	x22, x0
  416f50:	cbnz	x0, 416f18 <__fxstatat@plt+0x13e28>
  416f54:	mov	w0, w21
  416f58:	bl	402c90 <close@plt>
  416f5c:	b	416f18 <__fxstatat@plt+0x13e28>
  416f60:	mov	x1, x0
  416f64:	mov	w0, #0x0                   	// #0
  416f68:	b	402a10 <clock_gettime@plt>
  416f6c:	nop
  416f70:	stp	x29, x30, [sp, #-32]!
  416f74:	mov	w0, #0x0                   	// #0
  416f78:	mov	x29, sp
  416f7c:	add	x1, sp, #0x10
  416f80:	bl	402a10 <clock_gettime@plt>
  416f84:	ldp	x0, x1, [sp, #16]
  416f88:	ldp	x29, x30, [sp], #32
  416f8c:	ret
  416f90:	stp	x29, x30, [sp, #-16]!
  416f94:	mov	x1, #0x0                   	// #0
  416f98:	mov	x29, sp
  416f9c:	bl	4030d0 <setlocale@plt>
  416fa0:	mov	w1, #0x1                   	// #1
  416fa4:	cbz	x0, 416fc8 <__fxstatat@plt+0x13ed8>
  416fa8:	ldrb	w1, [x0]
  416fac:	cmp	w1, #0x43
  416fb0:	b.eq	416fd4 <__fxstatat@plt+0x13ee4>  // b.none
  416fb4:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  416fb8:	add	x1, x1, #0xb28
  416fbc:	bl	402d90 <strcmp@plt>
  416fc0:	cmp	w0, #0x0
  416fc4:	cset	w1, ne  // ne = any
  416fc8:	mov	w0, w1
  416fcc:	ldp	x29, x30, [sp], #16
  416fd0:	ret
  416fd4:	ldrb	w2, [x0, #1]
  416fd8:	mov	w1, #0x0                   	// #0
  416fdc:	cbnz	w2, 416fb4 <__fxstatat@plt+0x13ec4>
  416fe0:	mov	w0, w1
  416fe4:	ldp	x29, x30, [sp], #16
  416fe8:	ret
  416fec:	nop
  416ff0:	ldrb	w3, [x0]
  416ff4:	cbz	w3, 41701c <__fxstatat@plt+0x13f2c>
  416ff8:	mov	x2, #0x0                   	// #0
  416ffc:	nop
  417000:	ror	x2, x2, #55
  417004:	add	x2, x2, w3, uxtb
  417008:	ldrb	w3, [x0, #1]!
  41700c:	cbnz	w3, 417000 <__fxstatat@plt+0x13f10>
  417010:	udiv	x0, x2, x1
  417014:	msub	x0, x0, x1, x2
  417018:	ret
  41701c:	mov	x0, #0x0                   	// #0
  417020:	ret
  417024:	nop
  417028:	fmov	s0, w1
  41702c:	mov	w1, #0x1                   	// #1
  417030:	stur	xzr, [x0, #20]
  417034:	dup	v1.4s, v0.s[0]
  417038:	str	s0, [x0, #16]
  41703c:	strb	w1, [x0, #28]
  417040:	str	q1, [x0]
  417044:	ret
  417048:	ldrb	w0, [x0, #28]
  41704c:	ret
  417050:	ldrb	w4, [x0, #28]
  417054:	mov	x2, x0
  417058:	ldr	w3, [x0, #20]
  41705c:	eor	w4, w4, #0x1
  417060:	add	w3, w4, w3
  417064:	and	x5, x3, #0x3
  417068:	and	w3, w3, #0x3
  41706c:	ldr	w0, [x0, x5, lsl #2]
  417070:	str	w1, [x2, x5, lsl #2]
  417074:	str	w3, [x2, #20]
  417078:	ldr	w1, [x2, #24]
  41707c:	cmp	w1, w3
  417080:	b.ne	417090 <__fxstatat@plt+0x13fa0>  // b.any
  417084:	add	w4, w4, w1
  417088:	and	w4, w4, #0x3
  41708c:	str	w4, [x2, #24]
  417090:	strb	wzr, [x2, #28]
  417094:	ret
  417098:	mov	x1, x0
  41709c:	ldrb	w0, [x0, #28]
  4170a0:	cbnz	w0, 4170dc <__fxstatat@plt+0x13fec>
  4170a4:	ldp	w4, w2, [x1, #16]
  4170a8:	mov	w3, w2
  4170ac:	ldr	w0, [x1, x3, lsl #2]
  4170b0:	str	w4, [x1, x3, lsl #2]
  4170b4:	ldr	w3, [x1, #24]
  4170b8:	cmp	w2, w3
  4170bc:	b.eq	4170d0 <__fxstatat@plt+0x13fe0>  // b.none
  4170c0:	add	w2, w2, #0x3
  4170c4:	and	w2, w2, #0x3
  4170c8:	str	w2, [x1, #20]
  4170cc:	ret
  4170d0:	mov	w2, #0x1                   	// #1
  4170d4:	strb	w2, [x1, #28]
  4170d8:	ret
  4170dc:	stp	x29, x30, [sp, #-16]!
  4170e0:	mov	x29, sp
  4170e4:	bl	402ce0 <abort@plt>
  4170e8:	stp	x29, x30, [sp, #-16]!
  4170ec:	mov	w0, #0xe                   	// #14
  4170f0:	mov	x29, sp
  4170f4:	bl	402ae0 <nl_langinfo@plt>
  4170f8:	cbz	x0, 417118 <__fxstatat@plt+0x14028>
  4170fc:	ldrb	w2, [x0]
  417100:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  417104:	add	x1, x1, #0xb30
  417108:	cmp	w2, #0x0
  41710c:	csel	x0, x1, x0, eq  // eq = none
  417110:	ldp	x29, x30, [sp], #16
  417114:	ret
  417118:	ldp	x29, x30, [sp], #16
  41711c:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  417120:	add	x0, x0, #0xb30
  417124:	ret
  417128:	stp	x29, x30, [sp, #-64]!
  41712c:	mov	x29, sp
  417130:	str	x3, [sp, #56]
  417134:	mov	w3, #0x0                   	// #0
  417138:	tbnz	w2, #6, 41714c <__fxstatat@plt+0x1405c>
  41713c:	bl	403020 <openat@plt>
  417140:	bl	410d20 <__fxstatat@plt+0xdc30>
  417144:	ldp	x29, x30, [sp], #64
  417148:	ret
  41714c:	mov	w3, #0xfffffff8            	// #-8
  417150:	stp	w3, wzr, [sp, #40]
  417154:	ldr	w3, [sp, #56]
  417158:	add	x4, sp, #0x30
  41715c:	add	x5, sp, #0x40
  417160:	stp	x5, x5, [sp, #16]
  417164:	str	x4, [sp, #32]
  417168:	bl	403020 <openat@plt>
  41716c:	bl	410d20 <__fxstatat@plt+0xdc30>
  417170:	ldp	x29, x30, [sp], #64
  417174:	ret
  417178:	stp	x29, x30, [sp, #-32]!
  41717c:	mov	x29, sp
  417180:	str	x19, [sp, #16]
  417184:	mov	x19, x0
  417188:	mov	x0, #0x18                  	// #24
  41718c:	bl	4136d8 <__fxstatat@plt+0x105e8>
  417190:	str	x19, [x0]
  417194:	stp	xzr, xzr, [x0, #8]
  417198:	ldr	x19, [sp, #16]
  41719c:	ldp	x29, x30, [sp], #32
  4171a0:	ret
  4171a4:	nop
  4171a8:	stp	x29, x30, [sp, #-32]!
  4171ac:	mov	x29, sp
  4171b0:	bl	417490 <__fxstatat@plt+0x143a0>
  4171b4:	cbz	x0, 4171dc <__fxstatat@plt+0x140ec>
  4171b8:	str	x19, [sp, #16]
  4171bc:	mov	x19, x0
  4171c0:	mov	x0, #0x18                  	// #24
  4171c4:	bl	4136d8 <__fxstatat@plt+0x105e8>
  4171c8:	str	x19, [x0]
  4171cc:	stp	xzr, xzr, [x0, #8]
  4171d0:	ldr	x19, [sp, #16]
  4171d4:	ldp	x29, x30, [sp], #32
  4171d8:	ret
  4171dc:	mov	x0, #0x0                   	// #0
  4171e0:	ldp	x29, x30, [sp], #32
  4171e4:	ret
  4171e8:	ldr	x0, [x0]
  4171ec:	ret
  4171f0:	stp	x29, x30, [sp, #-80]!
  4171f4:	mov	x29, sp
  4171f8:	stp	x19, x20, [sp, #16]
  4171fc:	mov	x20, x1
  417200:	stp	x21, x22, [sp, #32]
  417204:	add	x22, x1, #0x1
  417208:	stp	x23, x24, [sp, #48]
  41720c:	mov	x23, x0
  417210:	ldp	x24, x21, [x0]
  417214:	ldr	x19, [x0, #16]
  417218:	b	41724c <__fxstatat@plt+0x1415c>
  41721c:	cmp	x19, x20
  417220:	b.eq	417340 <__fxstatat@plt+0x14250>  // b.none
  417224:	udiv	x3, x21, x22
  417228:	sub	x1, x19, x20
  41722c:	udiv	x2, x1, x22
  417230:	msub	x4, x3, x22, x21
  417234:	msub	x1, x2, x22, x1
  417238:	sub	x19, x19, x1
  41723c:	cmp	x21, x19
  417240:	b.ls	41735c <__fxstatat@plt+0x1426c>  // b.plast
  417244:	sub	x19, x1, #0x1
  417248:	mov	x21, x4
  41724c:	cmp	x19, x20
  417250:	b.cs	41721c <__fxstatat@plt+0x1412c>  // b.hs, b.nlast
  417254:	mov	x3, x19
  417258:	mov	x2, #0x0                   	// #0
  41725c:	nop
  417260:	lsl	x3, x3, #8
  417264:	add	x2, x2, #0x1
  417268:	add	x3, x3, #0xff
  41726c:	cmp	x20, x3
  417270:	b.hi	417260 <__fxstatat@plt+0x14170>  // b.pmore
  417274:	add	x1, sp, #0x48
  417278:	mov	x0, x24
  41727c:	bl	417748 <__fxstatat@plt+0x14658>
  417280:	lsl	x19, x19, #8
  417284:	ldrb	w1, [sp, #72]
  417288:	add	x19, x19, #0xff
  41728c:	cmp	x19, x20
  417290:	add	x21, x1, x21, lsl #8
  417294:	b.cs	41721c <__fxstatat@plt+0x1412c>  // b.hs, b.nlast
  417298:	ldrb	w1, [sp, #73]
  41729c:	lsl	x19, x19, #8
  4172a0:	add	x19, x19, #0xff
  4172a4:	cmp	x20, x19
  4172a8:	add	x21, x1, x21, lsl #8
  4172ac:	b.ls	41721c <__fxstatat@plt+0x1412c>  // b.plast
  4172b0:	ldrb	w0, [sp, #74]
  4172b4:	lsl	x19, x19, #8
  4172b8:	add	x19, x19, #0xff
  4172bc:	cmp	x20, x19
  4172c0:	add	x21, x0, x21, lsl #8
  4172c4:	b.ls	41721c <__fxstatat@plt+0x1412c>  // b.plast
  4172c8:	ldrb	w0, [sp, #75]
  4172cc:	lsl	x19, x19, #8
  4172d0:	add	x19, x19, #0xff
  4172d4:	cmp	x20, x19
  4172d8:	add	x21, x0, x21, lsl #8
  4172dc:	b.ls	41721c <__fxstatat@plt+0x1412c>  // b.plast
  4172e0:	ldrb	w0, [sp, #76]
  4172e4:	lsl	x19, x19, #8
  4172e8:	add	x19, x19, #0xff
  4172ec:	cmp	x20, x19
  4172f0:	add	x21, x0, x21, lsl #8
  4172f4:	b.ls	41721c <__fxstatat@plt+0x1412c>  // b.plast
  4172f8:	ldrb	w0, [sp, #77]
  4172fc:	lsl	x19, x19, #8
  417300:	add	x19, x19, #0xff
  417304:	cmp	x20, x19
  417308:	add	x21, x0, x21, lsl #8
  41730c:	b.ls	41721c <__fxstatat@plt+0x1412c>  // b.plast
  417310:	ldrb	w0, [sp, #78]
  417314:	lsl	x19, x19, #8
  417318:	add	x19, x19, #0xff
  41731c:	cmp	x20, x19
  417320:	add	x21, x0, x21, lsl #8
  417324:	b.ls	41721c <__fxstatat@plt+0x1412c>  // b.plast
  417328:	ldrb	w0, [sp, #79]
  41732c:	lsl	x19, x19, #8
  417330:	add	x19, x19, #0xff
  417334:	cmp	x19, x20
  417338:	add	x21, x0, x21, lsl #8
  41733c:	b.ne	417224 <__fxstatat@plt+0x14134>  // b.any
  417340:	stp	xzr, xzr, [x23, #8]
  417344:	mov	x0, x21
  417348:	ldp	x19, x20, [sp, #16]
  41734c:	ldp	x21, x22, [sp, #32]
  417350:	ldp	x23, x24, [sp, #48]
  417354:	ldp	x29, x30, [sp], #80
  417358:	ret
  41735c:	stp	x3, x2, [x23, #8]
  417360:	mov	x21, x4
  417364:	mov	x0, x21
  417368:	ldp	x19, x20, [sp, #16]
  41736c:	ldp	x21, x22, [sp, #32]
  417370:	ldp	x23, x24, [sp, #48]
  417374:	ldp	x29, x30, [sp], #80
  417378:	ret
  41737c:	nop
  417380:	stp	x29, x30, [sp, #-32]!
  417384:	mov	x2, #0xffffffffffffffff    	// #-1
  417388:	mov	x1, #0x18                  	// #24
  41738c:	mov	x29, sp
  417390:	str	x19, [sp, #16]
  417394:	mov	x19, x0
  417398:	bl	402f30 <__explicit_bzero_chk@plt>
  41739c:	mov	x0, x19
  4173a0:	ldr	x19, [sp, #16]
  4173a4:	ldp	x29, x30, [sp], #32
  4173a8:	b	402e00 <free@plt>
  4173ac:	nop
  4173b0:	stp	x29, x30, [sp, #-48]!
  4173b4:	mov	x29, sp
  4173b8:	stp	x19, x20, [sp, #16]
  4173bc:	mov	x19, x0
  4173c0:	ldr	x0, [x0]
  4173c4:	stp	x21, x22, [sp, #32]
  4173c8:	bl	4178c0 <__fxstatat@plt+0x147d0>
  4173cc:	mov	w21, w0
  4173d0:	bl	403040 <__errno_location@plt>
  4173d4:	mov	x20, x0
  4173d8:	mov	x2, #0xffffffffffffffff    	// #-1
  4173dc:	mov	x1, #0x18                  	// #24
  4173e0:	mov	x0, x19
  4173e4:	ldr	w22, [x20]
  4173e8:	bl	402f30 <__explicit_bzero_chk@plt>
  4173ec:	mov	x0, x19
  4173f0:	bl	402e00 <free@plt>
  4173f4:	str	w22, [x20]
  4173f8:	mov	w0, w21
  4173fc:	ldp	x19, x20, [sp, #16]
  417400:	ldp	x21, x22, [sp, #32]
  417404:	ldp	x29, x30, [sp], #48
  417408:	ret
  41740c:	nop
  417410:	stp	x29, x30, [sp, #-48]!
  417414:	mov	x29, sp
  417418:	stp	x19, x20, [sp, #16]
  41741c:	stp	x21, x22, [sp, #32]
  417420:	cbz	x0, 417470 <__fxstatat@plt+0x14380>
  417424:	mov	x19, x0
  417428:	adrp	x0, 42f000 <__fxstatat@plt+0x2bf10>
  41742c:	ldr	w22, [x0, #1080]
  417430:	bl	403040 <__errno_location@plt>
  417434:	ldr	w21, [x0]
  417438:	cbnz	w21, 417474 <__fxstatat@plt+0x14384>
  41743c:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  417440:	mov	w2, #0x5                   	// #5
  417444:	add	x1, x1, #0xb38
  417448:	mov	x0, #0x0                   	// #0
  41744c:	bl	402f90 <dcgettext@plt>
  417450:	mov	x20, x0
  417454:	mov	x0, x19
  417458:	bl	40fe00 <__fxstatat@plt+0xcd10>
  41745c:	mov	x2, x20
  417460:	mov	x3, x0
  417464:	mov	w1, w21
  417468:	mov	w0, w22
  41746c:	bl	402950 <error@plt>
  417470:	bl	402ce0 <abort@plt>
  417474:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  417478:	mov	w2, #0x5                   	// #5
  41747c:	add	x1, x1, #0xb48
  417480:	mov	x0, #0x0                   	// #0
  417484:	bl	402f90 <dcgettext@plt>
  417488:	mov	x20, x0
  41748c:	b	417454 <__fxstatat@plt+0x14364>
  417490:	stp	x29, x30, [sp, #-96]!
  417494:	mov	x29, sp
  417498:	stp	x19, x20, [sp, #16]
  41749c:	cbz	x1, 417598 <__fxstatat@plt+0x144a8>
  4174a0:	stp	x21, x22, [sp, #32]
  4174a4:	mov	x20, x1
  4174a8:	mov	x21, x0
  4174ac:	cbz	x0, 417510 <__fxstatat@plt+0x14420>
  4174b0:	adrp	x1, 41a000 <__fxstatat@plt+0x16f10>
  4174b4:	add	x1, x1, #0xb68
  4174b8:	bl	418080 <__fxstatat@plt+0x14f90>
  4174bc:	mov	x22, x0
  4174c0:	cbz	x0, 41769c <__fxstatat@plt+0x145ac>
  4174c4:	mov	x0, #0x1038                	// #4152
  4174c8:	bl	4136d8 <__fxstatat@plt+0x105e8>
  4174cc:	mov	x19, x0
  4174d0:	cmp	x20, #0x1, lsl #12
  4174d4:	adrp	x2, 417000 <__fxstatat@plt+0x13f10>
  4174d8:	add	x2, x2, #0x410
  4174dc:	mov	x0, x22
  4174e0:	add	x1, x19, #0x18
  4174e4:	stp	x22, x2, [x19]
  4174e8:	mov	x3, #0x1000                	// #4096
  4174ec:	mov	w2, #0x0                   	// #0
  4174f0:	str	x21, [x19, #16]
  4174f4:	csel	x3, x20, x3, ls  // ls = plast
  4174f8:	bl	402a30 <setvbuf@plt>
  4174fc:	ldp	x21, x22, [sp, #32]
  417500:	mov	x0, x19
  417504:	ldp	x19, x20, [sp, #16]
  417508:	ldp	x29, x30, [sp], #96
  41750c:	ret
  417510:	mov	x0, #0x1038                	// #4152
  417514:	stp	x23, x24, [sp, #48]
  417518:	bl	4136d8 <__fxstatat@plt+0x105e8>
  41751c:	mov	x19, x0
  417520:	adrp	x2, 417000 <__fxstatat@plt+0x13f10>
  417524:	add	x2, x2, #0x410
  417528:	adrp	x0, 41a000 <__fxstatat@plt+0x16f10>
  41752c:	mov	w1, #0x0                   	// #0
  417530:	add	x0, x0, #0xb58
  417534:	stp	xzr, x2, [x19]
  417538:	add	x22, x19, #0x20
  41753c:	stp	xzr, xzr, [x19, #16]
  417540:	bl	402b30 <open@plt>
  417544:	mov	w21, w0
  417548:	tbnz	w0, #31, 4175c4 <__fxstatat@plt+0x144d4>
  41754c:	cmp	x20, #0x800
  417550:	mov	x1, x22
  417554:	mov	x23, #0x800                 	// #2048
  417558:	csel	x2, x20, x23, ls  // ls = plast
  41755c:	mov	x3, #0x1018                	// #4120
  417560:	bl	402ec0 <__read_chk@plt>
  417564:	mov	x20, x0
  417568:	mov	w0, w21
  41756c:	bl	402c90 <close@plt>
  417570:	cmp	x20, #0x7ff
  417574:	b.le	4176a8 <__fxstatat@plt+0x145b8>
  417578:	mov	x0, x22
  41757c:	bl	417b38 <__fxstatat@plt+0x14a48>
  417580:	mov	x0, x19
  417584:	ldp	x19, x20, [sp, #16]
  417588:	ldp	x21, x22, [sp, #32]
  41758c:	ldp	x23, x24, [sp, #48]
  417590:	ldp	x29, x30, [sp], #96
  417594:	ret
  417598:	mov	x0, #0x1038                	// #4152
  41759c:	bl	4136d8 <__fxstatat@plt+0x105e8>
  4175a0:	adrp	x1, 417000 <__fxstatat@plt+0x13f10>
  4175a4:	add	x1, x1, #0x410
  4175a8:	stp	xzr, x1, [x0]
  4175ac:	mov	x19, x0
  4175b0:	str	xzr, [x0, #16]
  4175b4:	mov	x0, x19
  4175b8:	ldp	x19, x20, [sp, #16]
  4175bc:	ldp	x29, x30, [sp], #96
  4175c0:	ret
  4175c4:	add	x21, sp, #0x50
  4175c8:	mov	x1, #0x0                   	// #0
  4175cc:	mov	x0, x21
  4175d0:	stp	x25, x26, [sp, #64]
  4175d4:	bl	402bf0 <gettimeofday@plt>
  4175d8:	ldp	x0, x1, [sp, #80]
  4175dc:	stp	x0, x1, [x19, #32]
  4175e0:	mov	x25, #0x14                  	// #20
  4175e4:	bl	402ad0 <getpid@plt>
  4175e8:	mov	w3, w0
  4175ec:	mov	x1, x21
  4175f0:	add	x0, x19, #0x30
  4175f4:	mov	x2, #0x4                   	// #4
  4175f8:	str	w3, [sp, #80]
  4175fc:	bl	4028f0 <memcpy@plt>
  417600:	mov	x20, #0x800                 	// #2048
  417604:	sub	x23, x20, x25
  417608:	cmp	x23, #0x4
  41760c:	mov	x26, #0x4                   	// #4
  417610:	csel	x23, x23, x26, ls  // ls = plast
  417614:	add	x24, x23, x25
  417618:	bl	402b50 <getppid@plt>
  41761c:	mov	w3, w0
  417620:	mov	x2, x23
  417624:	add	x0, x22, x25
  417628:	mov	x1, x21
  41762c:	str	w3, [sp, #80]
  417630:	bl	4028f0 <memcpy@plt>
  417634:	cmp	x24, #0x7ff
  417638:	b.hi	41772c <__fxstatat@plt+0x1463c>  // b.pmore
  41763c:	sub	x23, x20, x24
  417640:	cmp	x23, x26
  417644:	csel	x23, x23, x26, ls  // ls = plast
  417648:	add	x25, x24, x23
  41764c:	bl	4029d0 <getuid@plt>
  417650:	mov	w3, w0
  417654:	mov	x2, x23
  417658:	add	x0, x22, x24
  41765c:	mov	x1, x21
  417660:	str	w3, [sp, #80]
  417664:	bl	4028f0 <memcpy@plt>
  417668:	cmp	x25, #0x7ff
  41766c:	b.hi	41772c <__fxstatat@plt+0x1463c>  // b.pmore
  417670:	bl	402e30 <getgid@plt>
  417674:	mov	w3, w0
  417678:	sub	x2, x20, x25
  41767c:	add	x0, x22, x25
  417680:	cmp	x2, x26
  417684:	mov	x1, x21
  417688:	csel	x2, x2, x26, ls  // ls = plast
  41768c:	str	w3, [sp, #80]
  417690:	bl	4028f0 <memcpy@plt>
  417694:	ldp	x25, x26, [sp, #64]
  417698:	b	417578 <__fxstatat@plt+0x14488>
  41769c:	mov	x19, #0x0                   	// #0
  4176a0:	ldp	x21, x22, [sp, #32]
  4176a4:	b	417500 <__fxstatat@plt+0x14410>
  4176a8:	cmp	x20, #0x0
  4176ac:	mov	x1, #0x10                  	// #16
  4176b0:	csel	x20, x20, xzr, ge  // ge = tcont
  4176b4:	add	x21, sp, #0x50
  4176b8:	sub	x24, x23, x20
  4176bc:	mov	x0, x21
  4176c0:	cmp	x24, x1
  4176c4:	stp	x25, x26, [sp, #64]
  4176c8:	csel	x24, x24, x1, ls  // ls = plast
  4176cc:	add	x25, x22, x20
  4176d0:	mov	x1, #0x0                   	// #0
  4176d4:	bl	402bf0 <gettimeofday@plt>
  4176d8:	add	x20, x24, x20
  4176dc:	mov	x2, x24
  4176e0:	mov	x1, x21
  4176e4:	mov	x0, x25
  4176e8:	bl	4028f0 <memcpy@plt>
  4176ec:	cmp	x20, #0x7ff
  4176f0:	b.hi	41772c <__fxstatat@plt+0x1463c>  // b.pmore
  4176f4:	sub	x23, x23, x20
  4176f8:	mov	x0, #0x4                   	// #4
  4176fc:	cmp	x23, x0
  417700:	csel	x23, x23, x0, ls  // ls = plast
  417704:	add	x25, x20, x23
  417708:	bl	402ad0 <getpid@plt>
  41770c:	mov	w3, w0
  417710:	mov	x2, x23
  417714:	add	x0, x22, x20
  417718:	mov	x1, x21
  41771c:	str	w3, [sp, #80]
  417720:	bl	4028f0 <memcpy@plt>
  417724:	cmp	x25, #0x7ff
  417728:	b.ls	417600 <__fxstatat@plt+0x14510>  // b.plast
  41772c:	ldp	x25, x26, [sp, #64]
  417730:	b	417578 <__fxstatat@plt+0x14488>
  417734:	nop
  417738:	str	x1, [x0, #8]
  41773c:	ret
  417740:	str	x1, [x0, #16]
  417744:	ret
  417748:	stp	x29, x30, [sp, #-80]!
  41774c:	mov	x29, sp
  417750:	stp	x23, x24, [sp, #48]
  417754:	ldr	x23, [x0]
  417758:	stp	x19, x20, [sp, #16]
  41775c:	mov	x20, x1
  417760:	stp	x21, x22, [sp, #32]
  417764:	mov	x19, x2
  417768:	mov	x21, x0
  41776c:	cbz	x23, 4177d4 <__fxstatat@plt+0x146e4>
  417770:	bl	403040 <__errno_location@plt>
  417774:	mov	x22, x0
  417778:	b	41779c <__fxstatat@plt+0x146ac>
  41777c:	ldp	x0, x2, [x21]
  417780:	ldr	w3, [x0]
  417784:	ldr	x0, [x21, #16]
  417788:	tst	x3, #0x20
  41778c:	csel	w1, w1, wzr, ne  // ne = any
  417790:	str	w1, [x22]
  417794:	blr	x2
  417798:	ldr	x23, [x21]
  41779c:	mov	x2, x19
  4177a0:	mov	x0, x20
  4177a4:	mov	x1, #0x1                   	// #1
  4177a8:	mov	x3, x23
  4177ac:	bl	402d30 <fread_unlocked@plt>
  4177b0:	ldr	w1, [x22]
  4177b4:	add	x20, x20, x0
  4177b8:	subs	x19, x19, x0
  4177bc:	b.ne	41777c <__fxstatat@plt+0x1468c>  // b.any
  4177c0:	ldp	x19, x20, [sp, #16]
  4177c4:	ldp	x21, x22, [sp, #32]
  4177c8:	ldp	x23, x24, [sp, #48]
  4177cc:	ldp	x29, x30, [sp], #80
  4177d0:	ret
  4177d4:	ldr	x23, [x0, #24]
  4177d8:	str	x25, [sp, #64]
  4177dc:	add	x24, x0, #0x838
  4177e0:	add	x25, x0, #0x20
  4177e4:	cmp	x2, x23
  4177e8:	mov	x22, #0x800                 	// #2048
  4177ec:	b.ls	4178ac <__fxstatat@plt+0x147bc>  // b.plast
  4177f0:	mov	x0, x20
  4177f4:	sub	x1, x22, x23
  4177f8:	add	x20, x20, x23
  4177fc:	add	x1, x24, x1
  417800:	mov	x2, x23
  417804:	bl	4028f0 <memcpy@plt>
  417808:	mov	x1, x24
  41780c:	mov	x0, x25
  417810:	sub	x19, x19, x23
  417814:	tst	x20, #0x7
  417818:	b.eq	417854 <__fxstatat@plt+0x14764>  // b.none
  41781c:	bl	417910 <__fxstatat@plt+0x14820>
  417820:	mov	x23, #0x800                 	// #2048
  417824:	cmp	x19, x23
  417828:	b.hi	4177f0 <__fxstatat@plt+0x14700>  // b.pmore
  41782c:	mov	x22, x19
  417830:	mov	x23, #0x800                 	// #2048
  417834:	mov	x2, x22
  417838:	mov	x1, x24
  41783c:	mov	x0, x20
  417840:	sub	x22, x23, x22
  417844:	bl	4028f0 <memcpy@plt>
  417848:	ldr	x25, [sp, #64]
  41784c:	str	x22, [x21, #24]
  417850:	b	4177c0 <__fxstatat@plt+0x146d0>
  417854:	mov	x22, x19
  417858:	and	x19, x19, #0x7ff
  41785c:	add	x23, x20, x22
  417860:	b	417874 <__fxstatat@plt+0x14784>
  417864:	mov	x1, x20
  417868:	bl	417910 <__fxstatat@plt+0x14820>
  41786c:	subs	x22, x22, #0x800
  417870:	b.eq	417890 <__fxstatat@plt+0x147a0>  // b.none
  417874:	mov	x0, x25
  417878:	cmp	x19, x22
  41787c:	sub	x20, x23, x22
  417880:	b.ne	417864 <__fxstatat@plt+0x14774>  // b.any
  417884:	mov	x1, x24
  417888:	bl	417910 <__fxstatat@plt+0x14820>
  41788c:	b	417830 <__fxstatat@plt+0x14740>
  417890:	ldr	x25, [sp, #64]
  417894:	str	xzr, [x21, #24]
  417898:	ldp	x19, x20, [sp, #16]
  41789c:	ldp	x21, x22, [sp, #32]
  4178a0:	ldp	x23, x24, [sp, #48]
  4178a4:	ldp	x29, x30, [sp], #80
  4178a8:	ret
  4178ac:	sub	x24, x24, x23
  4178b0:	mov	x22, x2
  4178b4:	add	x24, x24, #0x800
  4178b8:	b	417834 <__fxstatat@plt+0x14744>
  4178bc:	nop
  4178c0:	stp	x29, x30, [sp, #-32]!
  4178c4:	mov	x2, #0xffffffffffffffff    	// #-1
  4178c8:	mov	x1, #0x1038                	// #4152
  4178cc:	mov	x29, sp
  4178d0:	stp	x19, x20, [sp, #16]
  4178d4:	mov	x19, x0
  4178d8:	ldr	x20, [x0]
  4178dc:	bl	402f30 <__explicit_bzero_chk@plt>
  4178e0:	mov	x0, x19
  4178e4:	bl	402e00 <free@plt>
  4178e8:	cbz	x20, 4178fc <__fxstatat@plt+0x1480c>
  4178ec:	mov	x0, x20
  4178f0:	ldp	x19, x20, [sp, #16]
  4178f4:	ldp	x29, x30, [sp], #32
  4178f8:	b	417d58 <__fxstatat@plt+0x14c68>
  4178fc:	mov	w0, #0x0                   	// #0
  417900:	ldp	x19, x20, [sp, #16]
  417904:	ldp	x29, x30, [sp], #32
  417908:	ret
  41790c:	nop
  417910:	ldr	x8, [x0, #2064]
  417914:	add	x6, x0, #0x400
  417918:	ldr	x4, [x0, #2056]
  41791c:	add	x8, x8, #0x1
  417920:	ldr	x2, [x0, #2048]
  417924:	mov	x5, x1
  417928:	mov	x3, x0
  41792c:	add	x7, x4, x8
  417930:	str	x8, [x0, #2064]
  417934:	nop
  417938:	ldr	x8, [x3]
  41793c:	eor	x9, x2, x2, lsl #21
  417940:	ldr	x2, [x3, #1024]
  417944:	and	x4, x8, #0x7f8
  417948:	add	x3, x3, #0x20
  41794c:	add	x5, x5, #0x20
  417950:	sub	x2, x2, #0x1
  417954:	ldr	x4, [x0, x4]
  417958:	sub	x2, x2, x9
  41795c:	add	x4, x2, x4
  417960:	eor	x2, x2, x2, lsr #5
  417964:	add	x4, x4, x7
  417968:	stur	x4, [x3, #-32]
  41796c:	lsr	x4, x4, #8
  417970:	and	x4, x4, #0x7f8
  417974:	ldr	x4, [x0, x4]
  417978:	add	x8, x8, x4
  41797c:	stur	x8, [x5, #-32]
  417980:	ldur	x7, [x3, #-24]
  417984:	ldr	x9, [x3, #1000]
  417988:	and	x4, x7, #0x7f8
  41798c:	add	x2, x2, x9
  417990:	ldr	x9, [x0, x4]
  417994:	eor	x4, x2, x2, lsl #12
  417998:	add	x2, x2, x9
  41799c:	add	x2, x2, x8
  4179a0:	stur	x2, [x3, #-24]
  4179a4:	lsr	x2, x2, #8
  4179a8:	and	x2, x2, #0x7f8
  4179ac:	ldr	x2, [x0, x2]
  4179b0:	add	x7, x7, x2
  4179b4:	stur	x7, [x5, #-24]
  4179b8:	ldur	x8, [x3, #-16]
  4179bc:	ldr	x9, [x3, #1008]
  4179c0:	and	x2, x8, #0x7f8
  4179c4:	add	x4, x4, x9
  4179c8:	ldr	x2, [x0, x2]
  4179cc:	eor	x9, x4, x4, lsr #33
  4179d0:	add	x4, x4, x2
  4179d4:	add	x4, x4, x7
  4179d8:	stur	x4, [x3, #-16]
  4179dc:	lsr	x4, x4, #8
  4179e0:	and	x4, x4, #0x7f8
  4179e4:	ldr	x4, [x0, x4]
  4179e8:	add	x8, x8, x4
  4179ec:	stur	x8, [x5, #-16]
  4179f0:	ldur	x7, [x3, #-8]
  4179f4:	ldr	x2, [x3, #1016]
  4179f8:	and	x4, x7, #0x7f8
  4179fc:	add	x2, x9, x2
  417a00:	ldr	x4, [x0, x4]
  417a04:	add	x4, x2, x4
  417a08:	add	x4, x4, x8
  417a0c:	stur	x4, [x3, #-8]
  417a10:	cmp	x3, x6
  417a14:	lsr	x4, x4, #8
  417a18:	and	x4, x4, #0x7f8
  417a1c:	ldr	x4, [x0, x4]
  417a20:	add	x7, x7, x4
  417a24:	stur	x7, [x5, #-8]
  417a28:	b.ne	417938 <__fxstatat@plt+0x14848>  // b.any
  417a2c:	add	x6, x1, #0x400
  417a30:	mov	x5, x0
  417a34:	add	x1, x1, #0x800
  417a38:	ldr	x8, [x5, #1024]
  417a3c:	eor	x2, x2, x2, lsl #21
  417a40:	ldr	x3, [x5]
  417a44:	and	x4, x8, #0x7f8
  417a48:	add	x6, x6, #0x20
  417a4c:	add	x5, x5, #0x20
  417a50:	sub	x3, x3, #0x1
  417a54:	ldr	x4, [x0, x4]
  417a58:	sub	x2, x3, x2
  417a5c:	add	x4, x2, x4
  417a60:	eor	x2, x2, x2, lsr #5
  417a64:	add	x4, x4, x7
  417a68:	str	x4, [x5, #992]
  417a6c:	lsr	x4, x4, #8
  417a70:	and	x4, x4, #0x7f8
  417a74:	ldr	x7, [x0, x4]
  417a78:	add	x7, x8, x7
  417a7c:	stur	x7, [x6, #-32]
  417a80:	ldr	x4, [x5, #1000]
  417a84:	ldur	x8, [x5, #-24]
  417a88:	and	x3, x4, #0x7f8
  417a8c:	add	x2, x2, x8
  417a90:	ldr	x8, [x0, x3]
  417a94:	eor	x3, x2, x2, lsl #12
  417a98:	add	x2, x2, x8
  417a9c:	add	x2, x2, x7
  417aa0:	str	x2, [x5, #1000]
  417aa4:	lsr	x2, x2, #8
  417aa8:	and	x2, x2, #0x7f8
  417aac:	ldr	x2, [x0, x2]
  417ab0:	add	x4, x4, x2
  417ab4:	stur	x4, [x6, #-24]
  417ab8:	ldr	x7, [x5, #1008]
  417abc:	ldur	x8, [x5, #-16]
  417ac0:	and	x2, x7, #0x7f8
  417ac4:	add	x3, x3, x8
  417ac8:	ldr	x2, [x0, x2]
  417acc:	eor	x8, x3, x3, lsr #33
  417ad0:	add	x3, x3, x2
  417ad4:	add	x3, x3, x4
  417ad8:	str	x3, [x5, #1008]
  417adc:	lsr	x3, x3, #8
  417ae0:	and	x3, x3, #0x7f8
  417ae4:	ldr	x3, [x0, x3]
  417ae8:	add	x7, x7, x3
  417aec:	stur	x7, [x6, #-16]
  417af0:	ldr	x4, [x5, #1016]
  417af4:	ldur	x2, [x5, #-8]
  417af8:	and	x3, x4, #0x7f8
  417afc:	add	x2, x8, x2
  417b00:	ldr	x3, [x0, x3]
  417b04:	add	x3, x2, x3
  417b08:	add	x3, x3, x7
  417b0c:	str	x3, [x5, #1016]
  417b10:	lsr	x3, x3, #8
  417b14:	and	x3, x3, #0x7f8
  417b18:	ldr	x7, [x0, x3]
  417b1c:	add	x7, x4, x7
  417b20:	stur	x7, [x6, #-8]
  417b24:	cmp	x6, x1
  417b28:	b.ne	417a38 <__fxstatat@plt+0x14948>  // b.any
  417b2c:	str	x2, [x0, #2048]
  417b30:	str	x7, [x0, #2056]
  417b34:	ret
  417b38:	mov	x3, #0xc0ab                	// #49323
  417b3c:	mov	x14, #0x89ed                	// #35309
  417b40:	mov	x1, #0x9315                	// #37653
  417b44:	mov	x2, #0xe0ce                	// #57550
  417b48:	mov	x7, #0x5524                	// #21796
  417b4c:	mov	x6, #0x12a0                	// #4768
  417b50:	mov	x10, #0xc862                	// #51298
  417b54:	mov	x9, #0x4b7c                	// #19324
  417b58:	movk	x3, #0x6c44, lsl #16
  417b5c:	movk	x14, #0xcbfc, lsl #16
  417b60:	movk	x1, #0xa5a0, lsl #16
  417b64:	movk	x2, #0x8355, lsl #16
  417b68:	movk	x7, #0x4a59, lsl #16
  417b6c:	movk	x6, #0x3d47, lsl #16
  417b70:	movk	x10, #0xc73a, lsl #16
  417b74:	movk	x9, #0xa288, lsl #16
  417b78:	movk	x3, #0x704f, lsl #32
  417b7c:	movk	x14, #0x5bf2, lsl #32
  417b80:	movk	x1, #0x4a0f, lsl #32
  417b84:	movk	x2, #0x53db, lsl #32
  417b88:	movk	x7, #0x2e82, lsl #32
  417b8c:	movk	x6, #0xa505, lsl #32
  417b90:	movk	x10, #0xb322, lsl #32
  417b94:	movk	x9, #0x4677, lsl #32
  417b98:	mov	x5, x0
  417b9c:	add	x8, x0, #0x800
  417ba0:	mov	x4, x0
  417ba4:	movk	x3, #0x98f5, lsl #48
  417ba8:	movk	x14, #0xae98, lsl #48
  417bac:	movk	x1, #0x48fe, lsl #48
  417bb0:	movk	x2, #0x82f0, lsl #48
  417bb4:	movk	x7, #0xb29b, lsl #48
  417bb8:	movk	x6, #0x8c0e, lsl #48
  417bbc:	movk	x10, #0xb9f8, lsl #48
  417bc0:	movk	x9, #0x647c, lsl #48
  417bc4:	nop
  417bc8:	ldr	x12, [x4, #32]
  417bcc:	ldr	x13, [x4]
  417bd0:	add	x2, x2, x12
  417bd4:	ldr	x11, [x4, #56]
  417bd8:	sub	x13, x13, x2
  417bdc:	add	x9, x13, x9
  417be0:	ldp	x12, x13, [x4, #8]
  417be4:	add	x3, x3, x11
  417be8:	ldr	x11, [x4, #40]
  417bec:	add	x1, x1, x11
  417bf0:	ldr	x11, [x4, #48]
  417bf4:	eor	x1, x1, x3, lsr #9
  417bf8:	sub	x12, x12, x1
  417bfc:	add	x3, x3, x9
  417c00:	add	x10, x12, x10
  417c04:	add	x11, x14, x11
  417c08:	ldr	x12, [x4, #24]
  417c0c:	eor	x11, x11, x9, lsl #9
  417c10:	eor	x3, x3, x10, lsr #23
  417c14:	sub	x13, x13, x11
  417c18:	add	x6, x13, x6
  417c1c:	sub	x12, x12, x3
  417c20:	add	x7, x12, x7
  417c24:	add	x9, x9, x10
  417c28:	eor	x9, x9, x6, lsl #15
  417c2c:	add	x10, x10, x6
  417c30:	eor	x10, x10, x7, lsr #14
  417c34:	sub	x2, x2, x9
  417c38:	sub	x1, x1, x10
  417c3c:	add	x6, x6, x7
  417c40:	eor	x6, x6, x2, lsl #20
  417c44:	add	x7, x7, x2
  417c48:	eor	x7, x7, x1, lsr #17
  417c4c:	sub	x11, x11, x6
  417c50:	sub	x3, x3, x7
  417c54:	add	x2, x2, x1
  417c58:	eor	x2, x2, x11, lsl #14
  417c5c:	add	x1, x1, x11
  417c60:	add	x14, x11, x3
  417c64:	stp	x9, x10, [x4]
  417c68:	stp	x6, x7, [x4, #16]
  417c6c:	stp	x2, x1, [x4, #32]
  417c70:	stp	x14, x3, [x4, #48]
  417c74:	add	x4, x4, #0x40
  417c78:	cmp	x8, x4
  417c7c:	b.ne	417bc8 <__fxstatat@plt+0x14ad8>  // b.any
  417c80:	ldp	x12, x13, [x5]
  417c84:	ldr	x11, [x5, #32]
  417c88:	ldr	x4, [x5, #56]
  417c8c:	add	x2, x2, x11
  417c90:	sub	x12, x12, x2
  417c94:	add	x3, x3, x4
  417c98:	add	x9, x12, x9
  417c9c:	ldr	x4, [x5, #40]
  417ca0:	ldp	x12, x11, [x5, #16]
  417ca4:	add	x1, x1, x4
  417ca8:	ldr	x4, [x5, #48]
  417cac:	eor	x1, x1, x3, lsr #9
  417cb0:	sub	x13, x13, x1
  417cb4:	add	x3, x3, x9
  417cb8:	add	x10, x13, x10
  417cbc:	add	x4, x14, x4
  417cc0:	eor	x4, x4, x9, lsl #9
  417cc4:	add	x9, x9, x10
  417cc8:	eor	x3, x3, x10, lsr #23
  417ccc:	sub	x12, x12, x4
  417cd0:	add	x6, x12, x6
  417cd4:	sub	x11, x11, x3
  417cd8:	add	x7, x11, x7
  417cdc:	add	x10, x10, x6
  417ce0:	eor	x9, x9, x6, lsl #15
  417ce4:	add	x6, x6, x7
  417ce8:	eor	x10, x10, x7, lsr #14
  417cec:	sub	x2, x2, x9
  417cf0:	sub	x1, x1, x10
  417cf4:	add	x7, x7, x2
  417cf8:	eor	x6, x6, x2, lsl #20
  417cfc:	add	x2, x2, x1
  417d00:	eor	x7, x7, x1, lsr #17
  417d04:	sub	x4, x4, x6
  417d08:	sub	x3, x3, x7
  417d0c:	add	x1, x1, x4
  417d10:	eor	x2, x2, x4, lsl #14
  417d14:	add	x14, x4, x3
  417d18:	stp	x9, x10, [x5]
  417d1c:	stp	x6, x7, [x5, #16]
  417d20:	stp	x2, x1, [x5, #32]
  417d24:	stp	x14, x3, [x5, #48]
  417d28:	add	x5, x5, #0x40
  417d2c:	cmp	x5, x8
  417d30:	b.ne	417c80 <__fxstatat@plt+0x14b90>  // b.any
  417d34:	add	x1, x0, #0x800
  417d38:	stp	xzr, xzr, [x1]
  417d3c:	str	xzr, [x0, #2064]
  417d40:	ret
  417d44:	nop
  417d48:	mov	w2, #0x3                   	// #3
  417d4c:	mov	w1, #0x0                   	// #0
  417d50:	b	417de8 <__fxstatat@plt+0x14cf8>
  417d54:	nop
  417d58:	stp	x29, x30, [sp, #-32]!
  417d5c:	mov	x29, sp
  417d60:	stp	x19, x20, [sp, #16]
  417d64:	mov	x19, x0
  417d68:	bl	402aa0 <fileno@plt>
  417d6c:	tbnz	w0, #31, 417dc8 <__fxstatat@plt+0x14cd8>
  417d70:	mov	x0, x19
  417d74:	bl	402fb0 <__freading@plt>
  417d78:	cbnz	w0, 417dac <__fxstatat@plt+0x14cbc>
  417d7c:	mov	x0, x19
  417d80:	bl	413c68 <__fxstatat@plt+0x10b78>
  417d84:	cbz	w0, 417dc8 <__fxstatat@plt+0x14cd8>
  417d88:	bl	403040 <__errno_location@plt>
  417d8c:	mov	x20, x0
  417d90:	mov	x0, x19
  417d94:	ldr	w19, [x20]
  417d98:	bl	402ac0 <fclose@plt>
  417d9c:	cbnz	w19, 417dd8 <__fxstatat@plt+0x14ce8>
  417da0:	ldp	x19, x20, [sp, #16]
  417da4:	ldp	x29, x30, [sp], #32
  417da8:	ret
  417dac:	mov	x0, x19
  417db0:	bl	402aa0 <fileno@plt>
  417db4:	mov	w2, #0x1                   	// #1
  417db8:	mov	x1, #0x0                   	// #0
  417dbc:	bl	402a60 <lseek@plt>
  417dc0:	cmn	x0, #0x1
  417dc4:	b.ne	417d7c <__fxstatat@plt+0x14c8c>  // b.any
  417dc8:	mov	x0, x19
  417dcc:	ldp	x19, x20, [sp, #16]
  417dd0:	ldp	x29, x30, [sp], #32
  417dd4:	b	402ac0 <fclose@plt>
  417dd8:	mov	w0, #0xffffffff            	// #-1
  417ddc:	str	w19, [x20]
  417de0:	b	417da0 <__fxstatat@plt+0x14cb0>
  417de4:	nop
  417de8:	stp	x29, x30, [sp, #-112]!
  417dec:	mov	w6, #0xffffffe0            	// #-32
  417df0:	mov	x29, sp
  417df4:	add	x7, sp, #0x50
  417df8:	stp	x19, x20, [sp, #16]
  417dfc:	str	x7, [sp, #64]
  417e00:	stp	w6, wzr, [sp, #72]
  417e04:	stp	x2, x3, [sp, #80]
  417e08:	add	x2, sp, #0x70
  417e0c:	stp	x2, x2, [sp, #48]
  417e10:	stp	x4, x5, [sp, #96]
  417e14:	cbz	w1, 417ed4 <__fxstatat@plt+0x14de4>
  417e18:	mov	w20, w0
  417e1c:	mov	w3, w1
  417e20:	cmp	w1, #0x406
  417e24:	b.eq	417ef0 <__fxstatat@plt+0x14e00>  // b.none
  417e28:	cmp	w1, #0xb
  417e2c:	b.gt	417e78 <__fxstatat@plt+0x14d88>
  417e30:	cmp	w1, #0x0
  417e34:	b.le	417ea4 <__fxstatat@plt+0x14db4>
  417e38:	mov	x1, #0x1                   	// #1
  417e3c:	mov	x2, #0x514                 	// #1300
  417e40:	lsl	x1, x1, x3
  417e44:	tst	x1, x2
  417e48:	b.ne	417f6c <__fxstatat@plt+0x14e7c>  // b.any
  417e4c:	mov	x2, #0xa0a                 	// #2570
  417e50:	tst	x1, x2
  417e54:	b.eq	417ea4 <__fxstatat@plt+0x14db4>  // b.none
  417e58:	mov	w1, w3
  417e5c:	mov	w0, w20
  417e60:	bl	402ed0 <fcntl@plt>
  417e64:	mov	w19, w0
  417e68:	mov	w0, w19
  417e6c:	ldp	x19, x20, [sp, #16]
  417e70:	ldp	x29, x30, [sp], #112
  417e74:	ret
  417e78:	sub	w0, w1, #0x400
  417e7c:	cmp	w0, #0xa
  417e80:	b.hi	417ea4 <__fxstatat@plt+0x14db4>  // b.pmore
  417e84:	mov	x1, #0x1                   	// #1
  417e88:	mov	x2, #0x2c5                 	// #709
  417e8c:	lsl	x1, x1, x0
  417e90:	tst	x1, x2
  417e94:	b.ne	417f6c <__fxstatat@plt+0x14e7c>  // b.any
  417e98:	mov	x2, #0x502                 	// #1282
  417e9c:	tst	x1, x2
  417ea0:	b.ne	417e58 <__fxstatat@plt+0x14d68>  // b.any
  417ea4:	ldr	w0, [sp, #72]
  417ea8:	ldr	x1, [sp, #48]
  417eac:	tbnz	w0, #31, 418018 <__fxstatat@plt+0x14f28>
  417eb0:	ldr	x2, [x1]
  417eb4:	mov	w0, w20
  417eb8:	mov	w1, w3
  417ebc:	bl	402ed0 <fcntl@plt>
  417ec0:	mov	w19, w0
  417ec4:	mov	w0, w19
  417ec8:	ldp	x19, x20, [sp, #16]
  417ecc:	ldp	x29, x30, [sp], #112
  417ed0:	ret
  417ed4:	ldr	w2, [sp, #80]
  417ed8:	bl	402ed0 <fcntl@plt>
  417edc:	mov	w19, w0
  417ee0:	mov	w0, w19
  417ee4:	ldp	x19, x20, [sp, #16]
  417ee8:	ldp	x29, x30, [sp], #112
  417eec:	ret
  417ef0:	stp	x21, x22, [sp, #32]
  417ef4:	adrp	x21, 42f000 <__fxstatat@plt+0x2bf10>
  417ef8:	mov	w2, #0xffffffe8            	// #-24
  417efc:	str	w2, [sp, #72]
  417f00:	ldr	w2, [x21, #2724]
  417f04:	ldr	w22, [sp, #80]
  417f08:	tbnz	w2, #31, 417f38 <__fxstatat@plt+0x14e48>
  417f0c:	mov	w2, w22
  417f10:	bl	402ed0 <fcntl@plt>
  417f14:	mov	w19, w0
  417f18:	tbnz	w0, #31, 417f9c <__fxstatat@plt+0x14eac>
  417f1c:	mov	w0, #0x1                   	// #1
  417f20:	str	w0, [x21, #2724]
  417f24:	mov	w0, w19
  417f28:	ldp	x19, x20, [sp, #16]
  417f2c:	ldp	x21, x22, [sp, #32]
  417f30:	ldp	x29, x30, [sp], #112
  417f34:	ret
  417f38:	mov	w2, w22
  417f3c:	mov	w1, #0x0                   	// #0
  417f40:	bl	402ed0 <fcntl@plt>
  417f44:	mov	w19, w0
  417f48:	tbnz	w0, #31, 417f58 <__fxstatat@plt+0x14e68>
  417f4c:	ldr	w0, [x21, #2724]
  417f50:	cmn	w0, #0x1
  417f54:	b.eq	417fcc <__fxstatat@plt+0x14edc>  // b.none
  417f58:	mov	w0, w19
  417f5c:	ldp	x19, x20, [sp, #16]
  417f60:	ldp	x21, x22, [sp, #32]
  417f64:	ldp	x29, x30, [sp], #112
  417f68:	ret
  417f6c:	ldr	w0, [sp, #72]
  417f70:	ldr	x1, [sp, #48]
  417f74:	tbnz	w0, #31, 41802c <__fxstatat@plt+0x14f3c>
  417f78:	ldr	w2, [x1]
  417f7c:	mov	w0, w20
  417f80:	mov	w1, w3
  417f84:	bl	402ed0 <fcntl@plt>
  417f88:	mov	w19, w0
  417f8c:	mov	w0, w19
  417f90:	ldp	x19, x20, [sp, #16]
  417f94:	ldp	x29, x30, [sp], #112
  417f98:	ret
  417f9c:	bl	403040 <__errno_location@plt>
  417fa0:	ldr	w0, [x0]
  417fa4:	cmp	w0, #0x16
  417fa8:	b.ne	417f1c <__fxstatat@plt+0x14e2c>  // b.any
  417fac:	mov	w2, w22
  417fb0:	mov	w0, w20
  417fb4:	mov	w1, #0x0                   	// #0
  417fb8:	bl	402ed0 <fcntl@plt>
  417fbc:	mov	w19, w0
  417fc0:	tbnz	w0, #31, 417f58 <__fxstatat@plt+0x14e68>
  417fc4:	mov	w0, #0xffffffff            	// #-1
  417fc8:	str	w0, [x21, #2724]
  417fcc:	mov	w0, w19
  417fd0:	mov	w1, #0x1                   	// #1
  417fd4:	bl	402ed0 <fcntl@plt>
  417fd8:	tbnz	w0, #31, 417ff4 <__fxstatat@plt+0x14f04>
  417fdc:	orr	w2, w0, #0x1
  417fe0:	mov	w1, #0x2                   	// #2
  417fe4:	mov	w0, w19
  417fe8:	bl	402ed0 <fcntl@plt>
  417fec:	cmn	w0, #0x1
  417ff0:	b.ne	417f58 <__fxstatat@plt+0x14e68>  // b.any
  417ff4:	bl	403040 <__errno_location@plt>
  417ff8:	mov	x20, x0
  417ffc:	mov	w0, w19
  418000:	mov	w19, #0xffffffff            	// #-1
  418004:	ldr	w21, [x20]
  418008:	bl	402c90 <close@plt>
  41800c:	str	w21, [x20]
  418010:	ldp	x21, x22, [sp, #32]
  418014:	b	417e68 <__fxstatat@plt+0x14d78>
  418018:	cmn	w0, #0x7
  41801c:	b.ge	417eb0 <__fxstatat@plt+0x14dc0>  // b.tcont
  418020:	ldr	x1, [sp, #56]
  418024:	add	x1, x1, w0, sxtw
  418028:	b	417eb0 <__fxstatat@plt+0x14dc0>
  41802c:	cmn	w0, #0x7
  418030:	b.ge	417f78 <__fxstatat@plt+0x14e88>  // b.tcont
  418034:	ldr	x1, [sp, #56]
  418038:	add	x1, x1, w0, sxtw
  41803c:	b	417f78 <__fxstatat@plt+0x14e88>
  418040:	mov	w1, w0
  418044:	cmp	w0, #0x26
  418048:	b.eq	418074 <__fxstatat@plt+0x14f84>  // b.none
  41804c:	b.gt	418068 <__fxstatat@plt+0x14f78>
  418050:	cmp	w0, #0x10
  418054:	mov	w0, #0x0                   	// #0
  418058:	b.eq	418064 <__fxstatat@plt+0x14f74>  // b.none
  41805c:	cmp	w1, #0x16
  418060:	cset	w0, ne  // ne = any
  418064:	ret
  418068:	cmp	w0, #0x5f
  41806c:	cset	w0, ne  // ne = any
  418070:	ret
  418074:	mov	w0, #0x0                   	// #0
  418078:	ret
  41807c:	nop
  418080:	stp	x29, x30, [sp, #-48]!
  418084:	mov	x29, sp
  418088:	stp	x19, x20, [sp, #16]
  41808c:	mov	x20, x1
  418090:	bl	402af0 <fopen@plt>
  418094:	mov	x19, x0
  418098:	cbz	x0, 4180a8 <__fxstatat@plt+0x14fb8>
  41809c:	bl	402aa0 <fileno@plt>
  4180a0:	cmp	w0, #0x2
  4180a4:	b.ls	4180b8 <__fxstatat@plt+0x14fc8>  // b.plast
  4180a8:	mov	x0, x19
  4180ac:	ldp	x19, x20, [sp, #16]
  4180b0:	ldp	x29, x30, [sp], #48
  4180b4:	ret
  4180b8:	str	x21, [sp, #32]
  4180bc:	bl	417d48 <__fxstatat@plt+0x14c58>
  4180c0:	mov	w21, w0
  4180c4:	tbnz	w0, #31, 418120 <__fxstatat@plt+0x15030>
  4180c8:	mov	x0, x19
  4180cc:	bl	417d58 <__fxstatat@plt+0x14c68>
  4180d0:	cbnz	w0, 4180fc <__fxstatat@plt+0x1500c>
  4180d4:	mov	x1, x20
  4180d8:	mov	w0, w21
  4180dc:	bl	402be0 <fdopen@plt>
  4180e0:	mov	x19, x0
  4180e4:	cbz	x0, 4180fc <__fxstatat@plt+0x1500c>
  4180e8:	mov	x0, x19
  4180ec:	ldp	x19, x20, [sp, #16]
  4180f0:	ldr	x21, [sp, #32]
  4180f4:	ldp	x29, x30, [sp], #48
  4180f8:	ret
  4180fc:	bl	403040 <__errno_location@plt>
  418100:	mov	x20, x0
  418104:	mov	w0, w21
  418108:	mov	x19, #0x0                   	// #0
  41810c:	ldr	w21, [x20]
  418110:	bl	402c90 <close@plt>
  418114:	str	w21, [x20]
  418118:	ldr	x21, [sp, #32]
  41811c:	b	4180a8 <__fxstatat@plt+0x14fb8>
  418120:	bl	403040 <__errno_location@plt>
  418124:	mov	x20, x0
  418128:	mov	x0, x19
  41812c:	mov	x19, #0x0                   	// #0
  418130:	ldr	w21, [x20]
  418134:	bl	417d58 <__fxstatat@plt+0x14c68>
  418138:	str	w21, [x20]
  41813c:	ldr	x21, [sp, #32]
  418140:	b	4180a8 <__fxstatat@plt+0x14fb8>
  418144:	nop
  418148:	stp	x29, x30, [sp, #-64]!
  41814c:	mov	x29, sp
  418150:	stp	x19, x20, [sp, #16]
  418154:	adrp	x20, 42e000 <__fxstatat@plt+0x2af10>
  418158:	add	x20, x20, #0xdd0
  41815c:	stp	x21, x22, [sp, #32]
  418160:	adrp	x21, 42e000 <__fxstatat@plt+0x2af10>
  418164:	add	x21, x21, #0xdc8
  418168:	sub	x20, x20, x21
  41816c:	mov	w22, w0
  418170:	stp	x23, x24, [sp, #48]
  418174:	mov	x23, x1
  418178:	mov	x24, x2
  41817c:	bl	4028a8 <mbrtowc@plt-0x38>
  418180:	cmp	xzr, x20, asr #3
  418184:	b.eq	4181b0 <__fxstatat@plt+0x150c0>  // b.none
  418188:	asr	x20, x20, #3
  41818c:	mov	x19, #0x0                   	// #0
  418190:	ldr	x3, [x21, x19, lsl #3]
  418194:	mov	x2, x24
  418198:	add	x19, x19, #0x1
  41819c:	mov	x1, x23
  4181a0:	mov	w0, w22
  4181a4:	blr	x3
  4181a8:	cmp	x20, x19
  4181ac:	b.ne	418190 <__fxstatat@plt+0x150a0>  // b.any
  4181b0:	ldp	x19, x20, [sp, #16]
  4181b4:	ldp	x21, x22, [sp, #32]
  4181b8:	ldp	x23, x24, [sp, #48]
  4181bc:	ldp	x29, x30, [sp], #64
  4181c0:	ret
  4181c4:	nop
  4181c8:	ret
  4181cc:	nop
  4181d0:	adrp	x2, 42f000 <__fxstatat@plt+0x2bf10>
  4181d4:	mov	x1, #0x0                   	// #0
  4181d8:	ldr	x2, [x2, #1048]
  4181dc:	b	4029f0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004181e0 <.fini>:
  4181e0:	stp	x29, x30, [sp, #-16]!
  4181e4:	mov	x29, sp
  4181e8:	ldp	x29, x30, [sp], #16
  4181ec:	ret
