/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */
//Page TSP0_TEST_1
#define REG_0004_TSP0 (0x004)
	#define TSP0_REG_STR2MI_HEAD2_PVR1_0_0004_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0008_TSP0 (0x008)
	#define TSP0_REG_STR2MI_HEAD2_PVR1_1_0008_29_16 Fld(14, 16, AC_MSKW32)//[29:16]
	#define TSP0_REG_STR2MI_HEAD2_PVR1_1_0008_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_000C_TSP0 (0x00C)
	#define TSP0_REG_STR2MI_MID2_PVR1_0_000C_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0010_TSP0 (0x010)
	#define TSP0_REG_STR2MI_MID2_PVR1_1_0010_29_16 Fld(14, 16, AC_MSKW32)//[29:16]
	#define TSP0_REG_STR2MI_MID2_PVR1_1_0010_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_0014_TSP0 (0x014)
	#define TSP0_REG_STR2MI_TAIL2_PVR1_0_0014_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0018_TSP0 (0x018)
	#define TSP0_REG_STR2MI_TAIL2_PVR1_1_0018_29_16 Fld(14, 16, AC_MSKW32)//[29:16]
	#define TSP0_REG_STR2MI_TAIL2_PVR1_1_0018_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_001C_TSP0 (0x01C)
	#define TSP0_REG_PCR64_RIU_0_001C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0020_TSP0 (0x020)
	#define TSP0_REG_PCR64_RIU_1_0020 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0024_TSP0 (0x024)
	#define TSP0_REG_PCR64_RIU_2_0024 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0028_TSP0 (0x028)
	#define TSP0_REG_PCR64_RIU_3_0028 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0030_TSP0 (0x030)
	#define TSP0_REG_TSP_FILEIN_RADDR_EXT_0030_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_TSP_FILEIN_RADDR_EXT_0030_RESERVED_1 Fld(1, 1, AC_MSKB0)//[1:1]
#define REG_0034_TSP0 (0x034)
	#define TSP0_REG_SW_MAIL_BOX0_0034 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0038_TSP0 (0x038)
	#define TSP0_REG_PVR2_LPCR1_WLD_0038 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_PVR2_LPCR1_RLD_0038 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP0_REG_PVR2_STR2MI_DSWAP_0038 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP0_REG_PVR2_STR2MI_EN_0038 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP0_REG_PVR2_STR2MI_RST_WADR_0038 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP0_REG_PVR2_STR2MI_BT_ORDER_0038 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_PVR2_STR2MI_PAUSE_0038 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP0_REG_PVR2_REG_PINGPONG_EN_0038 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP0_REG_PVR2_PVR_ALIGN_EN_0038 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP0_REG_PVR2_PKT192_EN_0038 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP0_REG_PVR2_BURST_LEN_0038 Fld(2, 11, AC_MSKB1)//[12:11]
	#define TSP0_REG_REC_DATA2_INV_0038 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP0_REG_V_BLOCK_DIS_0038 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP0_REG_V3D_BLOCK_DIS_0038 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_003C_TSP0 (0x03C)
	#define TSP0_REG_A_BLOCK_DIS_003C Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_AD_BLOCK_DIS_003C Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP0_REG_PVR1_BLOCK_DIS_003C Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP0_REG_PVR2_BLOCK_DIS_003C Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP0_REG_TS_IF2_EN_003C Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP0_REG_TS_DATA2_SWAP_003C Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_P_SEL2_003C Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP0_REG_EXT_SYNC_SEL2_003C Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP0_REG_BYPASS_TSIF2_003C Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP0_REG_TEI_SKIP_PKT2_003C Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP0_REG_ADC_BLOCK_DIS_003C Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP0_REG_ADD_BLOCK_DIS_003C Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP0_REG_CLR_LOCKED_PKT_CNT_003C Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP0_REG_CLR_PKT_CNT_003C Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP0_REG_CLR_PVR_OVERFLOW_003C Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0040_TSP0 (0x040)
	#define TSP0_REG_PVR2_LPCR1_0_0040_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0044_TSP0 (0x044)
	#define TSP0_REG_PVR2_LPCR1_1_0044_31_16 Fld(16, 16, AC_FULLW32)//[31:16]
#define REG_0048_TSP0 (0x048)
	#define TSP0_REG_STR2MI_HEAD1_PVR2_0_0048_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_004C_TSP0 (0x04C)
	#define TSP0_REG_STR2MI_HEAD1_PVR2_1_004C_29_16 Fld(14, 16, AC_MSKW32)//[29:16]
	#define TSP0_REG_STR2MI_HEAD1_PVR2_1_004C_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_0050_TSP0 (0x050)
	#define TSP0_REG_STR2MI_MID1_PVR2_0_0050_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0054_TSP0 (0x054)
	#define TSP0_REG_STR2MI_MID1_PVR2_1_0054_29_16 Fld(14, 16, AC_MSKW32)//[29:16]
	#define TSP0_REG_STR2MI_MID1_PVR2_1_0054_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_0058_TSP0 (0x058)
	#define TSP0_REG_STR2MI_TAIL1_PVR2_0_0058_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_005C_TSP0 (0x05C)
	#define TSP0_REG_STR2MI_TAIL1_PVR2_1_005C_29_16 Fld(14, 16, AC_MSKW32)//[29:16]
	#define TSP0_REG_STR2MI_TAIL1_PVR2_1_005C_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_0060_TSP0 (0x060)
	#define TSP0_REG_STR2MI_HEAD2_PVR2_0_0060_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0064_TSP0 (0x064)
	#define TSP0_REG_STR2MI_HEAD2_PVR2_1_0064_29_16 Fld(14, 16, AC_MSKW32)//[29:16]
	#define TSP0_REG_STR2MI_HEAD2_PVR2_1_0064_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_0068_TSP0 (0x068)
	#define TSP0_REG_STR2MI_MID2_PVR2_0_0068_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_006C_TSP0 (0x06C)
	#define TSP0_REG_STR2MI_MID2_PVR2_1_006C_29_16 Fld(14, 16, AC_MSKW32)//[29:16]
	#define TSP0_REG_STR2MI_MID2_PVR2_1_006C_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_0070_TSP0 (0x070)
	#define TSP0_REG_STR2MI_TAIL2_PVR2_0_0070_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0074_TSP0 (0x074)
	#define TSP0_REG_STR2MI_TAIL2_PVR2_1_0074_29_16 Fld(14, 16, AC_MSKW32)//[29:16]
	#define TSP0_REG_STR2MI_TAIL2_PVR2_1_0074_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_0078_TSP0 (0x078)
	#define TSP0_REG_SYNC_BYTE2_0078 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP0_REG_PKT_SIZE2_0078 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_007C_TSP0 (0x07C)
	#define TSP0_REG_PKT_CHK_SIZE2_007C Fld(8, 0, AC_FULLB0)//[7:0]
#define REG_0080_TSP0 (0x080)
	#define TSP0_REG_DMA_PKT_CACHE_WORD0_0_0080_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0084_TSP0 (0x084)
	#define TSP0_REG_DMA_PKT_CACHE_WORD0_1_0084_31_16 Fld(16, 16, AC_FULLW32)//[31:16]
#define REG_0088_TSP0 (0x088)
	#define TSP0_REG_DMA_PKT_CACHE_WORD1_0_0088_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_008C_TSP0 (0x08C)
	#define TSP0_REG_DMA_PKT_CACHE_WORD1_1_008C_31_16 Fld(16, 16, AC_FULLW32)//[31:16]
#define REG_0090_TSP0 (0x090)
	#define TSP0_REG_DMA_PKT_CACHE_WORD2_0_0090_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0094_TSP0 (0x094)
	#define TSP0_REG_DMA_PKT_CACHE_WORD2_1_0094_31_16 Fld(16, 16, AC_FULLW32)//[31:16]
#define REG_0098_TSP0 (0x098)
	#define TSP0_REG_DMA_PKT_CACHE_WORD3_0_0098_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_009C_TSP0 (0x09C)
	#define TSP0_REG_DMA_PKT_CACHE_WORD3_1_009C_31_16 Fld(16, 16, AC_FULLW32)//[31:16]
#define REG_00A0_TSP0 (0x0A0)
	#define TSP0_REG_DMA_PKT_CACHE_IDX_00A0_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP0_REG_SECFLAG_SEC_CMP_00A0 Fld(5, 11, AC_MSKB1)//[15:11]
#define REG_00A4_TSP0 (0x0A4)
	#define TSP0_REG_DMA_START_00A4 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP0_REG_DMA_HEAD_00A4 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP0_REG_DMA_TAIL_00A4 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP0_REG_DMA_CRC32_00A4 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP0_REG_DMA_ABORT_00A4 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP0_REG_DMA_MEET_00A4 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP0_REG_DMA_SWAP_00A4 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP0_REG_DMA_CRC_RESET_00A4 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_00A8_TSP0 (0x0A8)
	#define TSP0_REG_DMA_FILTER_00A8_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP0_REG_DMA_SRC_OFFSET_00A8_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_00AC_TSP0 (0x0AC)
	#define TSP0_REG_DMA_DES_WRITE_LENGTH_00AC Fld(8, 0, AC_FULLB0)//[7:0]
#define REG_00B0_TSP0 (0x0B0)
	#define TSP0_REG_TS_DATA_PORT_SEL_00B0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_PARALLEL_SEL_00B0 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP0_REG_EXT_SYNC_SEL_00B0 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP0_REG_TSIF_BYPASS_00B0 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP0_REG_VPID_BYPASS_00B0 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP0_REG_APID_BYPASS_00B0 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_WB_RESET_00B0 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP0_REG_APID_B_BYPASS_00B0 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP0_REG_BUF_SIZE_00B0 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_00B4_TSP0 (0x0B4)
	#define TSP0_REG_PKT_SIZE_00B4 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP0_REG_PKT_CHK_SIZE_00B4 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_00B8_TSP0 (0x0B8)
	#define TSP0_REG_STC_CTRL_00B8_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_STC_CTRL_00B8_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP0_REG_STC_CTRL_00B8_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP0_REG_STC_CTRL_00B8_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP0_REG_STC_CTRL_00B8_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP0_REG_STC_CTRL_00B8_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_STC_CTRL_00B8_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP0_REG_STC_CTRL_00B8_7 Fld(1, 7, AC_MSKB0)//[7:7]
#define REG_00C8_TSP0 (0x0C8)
	#define TSP0_REG_CNT_EN_00C8 Fld(1, 1, AC_MSKB0)//[1:1]
#define REG_00CC_TSP0 (0x0CC)
	#define TSP0_REG_VPID_00CC_12_0 Fld(13, 0, AC_MSKW10)//[12:0]
	#define TSP0_REG_VPID_00CC_14_13 Fld(2, 13, AC_MSKB1)//[14:13]
	#define TSP0_REG_VPID_00CC_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_00D0_TSP0 (0x0D0)
	#define TSP0_REG_APID_00D0_12_0 Fld(13, 0, AC_MSKW10)//[12:0]
	#define TSP0_REG_APID_00D0_14_13 Fld(2, 13, AC_MSKB1)//[14:13]
	#define TSP0_REG_APID_00D0_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_00D4_TSP0 (0x0D4)
	#define TSP0_REG_PID_H_00D4_4_0 Fld(5, 0, AC_MSKB0)//[4:0]
	#define TSP0_REG_TS_PRIORITY_00D4 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_PAYLOAD_START_FLAG_00D4 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP0_REG_ERR_FLAG_00D4 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP0_REG_DMAW_NO_HIT_INT_00D4_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP0_REG_DMAW_NO_HIT_INT_00D4_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP0_REG_DMAW_NO_HIT_INT_00D4_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP0_REG_DMAW_NO_HIT_INT_00D4_11 Fld(1, 11, AC_MSKB1)//[11:11]
#define REG_00D8_TSP0 (0x0D8)
	#define TSP0_REG_CONT_CNTR_00D8_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP0_REG_ADP_CTRL_00D8_5_4 Fld(2, 4, AC_MSKB0)//[5:4]
	#define TSP0_REG_SCRAMBLE_00D8_7_6 Fld(2, 6, AC_MSKB0)//[7:6]
	#define TSP0_REG_PID_L_00D8_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_00DC_TSP0 (0x0DC)
	#define TSP0_REG_VFIFO_3D_STATUS_00DC_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_VFIFO_3D_STATUS_00DC_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP0_REG_VFIFO_3D_STATUS_00DC_3_2 Fld(2, 2, AC_MSKB0)//[3:2]
	#define TSP0_REG_VFIFO_STATUS_00DC_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP0_REG_VFIFO_STATUS_00DC_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_VFIFO_STATUS_00DC_7_6 Fld(2, 6, AC_MSKB0)//[7:6]
	#define TSP0_REG_AFIFO_STATUS_00DC_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP0_REG_AFIFO_STATUS_00DC_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP0_REG_AFIFO_STATUS_00DC_11_10 Fld(2, 10, AC_MSKB1)//[11:10]
	#define TSP0_REG_AFIFOB_STATUS_00DC_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP0_REG_AFIFOB_STATUS_00DC_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP0_REG_AFIFOB_STATUS_00DC_15_14 Fld(2, 14, AC_MSKB1)//[15:14]
#define REG_00E0_TSP0 (0x0E0)
	#define TSP0_REG_TSP_INT_0_00E0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00E4_TSP0 (0x0E4)
	#define TSP0_REG_TSP_INT_1_00E4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00E8_TSP0 (0x0E8)
	#define TSP0_REG_TSP_FILEIN_RADDR_0_00E8_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00EC_TSP0 (0x0EC)
	#define TSP0_REG_TSP_FILEIN_RADDR_1_00EC_31_16 Fld(16, 16, AC_FULLW32)//[31:16]
#define REG_00F0_TSP0 (0x0F0)
	#define TSP0_REG_TSP_FILEIN_RNUM_0_00F0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00F4_TSP0 (0x0F4)
	#define TSP0_REG_TSP_FILEIN_RNUM_1_00F4 Fld(8, 0, AC_FULLB0)//[7:0]
#define REG_00F8_TSP0 (0x0F8)
	#define TSP0_REG_TSP_FILEIN_RSTART_00F8 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_TSP_FILEIN_DONE_00F8 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP0_REG_TSP_FILEIN_INIT_TRUST_00F8 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP0_REG_TSP_FILEIN_NS_R_00F8 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP0_REG_TSP_FILEIN_ABORT_00F8 Fld(1, 7, AC_MSKB0)//[7:7]
#define REG_00FC_TSP0 (0x0FC)
	#define TSP0_REG_CMDQ_FIFO_STATUS_00FC_4_0 Fld(5, 0, AC_MSKB0)//[4:0]
	#define TSP0_REG_CMDQ_FIFO_STATUS_00FC_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_CMDQ_FIFO_STATUS_00FC_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP0_REG_CMDQ_FIFO_STATUS_00FC_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP0_REG_CMDQ_FIFO_STATUS_00FC_9_8 Fld(2, 8, AC_MSKB1)//[9:8]
	#define TSP0_REG_CMDQ_FIFO_STATUS_00FC_15_10 Fld(6, 10, AC_MSKB1)//[15:10]
#define REG_0100_TSP0 (0x100)
	#define TSP0_REG_MCU_MSG_0_0100 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0104_TSP0 (0x104)
	#define TSP0_REG_MCU_MSG_1_0104 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0108_TSP0 (0x108)
	#define TSP0_REG_PKT_CHK_SIZE1_0108 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP0_REG_SYNC_BYTE1_0108 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_010C_TSP0 (0x10C)
	#define TSP0_REG_PKT_SIZE1_010C Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSP0_REG_PARALLEL_SEL1_010C Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP0_REG_EXT_SYNC_SEL1_010C Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP0_REG_TSIF_BYPASS1_010C Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP0_REG_FROM_MMFI0_EN_010C Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP0_REG_FROM_MMFI1_EN_010C Fld(1, 14, AC_MSKB1)//[14:14]
#define REG_0110_TSP0 (0x110)
	#define TSP0_REG_STR2MI_EN_0110 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP0_REG_STR2MI_DSWAP_0110 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP0_REG_TS_IF1_EN_0110 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP0_REG_STR2MI_RST_WADDR_0110 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP0_REG_STR2MI_BT_ORDER_0110 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_STR2MI_PAUSE_0110 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP0_REG_MEM_TS_DATA_ENDIAN_0110 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP0_REG_TS_IF0_EN_0110 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP0_REG_SYNC_RISING_DETECT_0110 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP0_REG_VALID_FALLING_DETECT_0110 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP0_REG_TS_DATA0_SWAP_0110 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP0_REG_TS_DATA1_SWAP_0110 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP0_REG_TSP2AEON_INT_0110 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP0_REG_HK_INT_FORCE_0110 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0114_TSP0 (0x114)
	#define TSP0_REG_ALT_TS_SIZE_0114 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_RD_LOAD_DIS_0114 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP0_REG_DMA_MODE_0114 Fld(2, 4, AC_MSKB0)//[5:4]
	#define TSP0_REG_WSTATE_CH_EN_0114 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP0_REG_PS_VID_EN_0114 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP0_REG_PS_AUD_EN_0114 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP0_REG_PS_AUDB_EN_0114 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP0_REG_APES_ERR_RM_EN_0114 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP0_REG_VPES_ERR_RM_EN_0114 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP0_REG_SEC_ERR_RM_EN_0114 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP0_REG_DATA_CHK_2T_0114 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0118_TSP0 (0x118)
	#define TSP0_REG_NOEA_PC_0_0118 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_011C_TSP0 (0x11C)
	#define TSP0_REG_NOEA_PC_1_011C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0120_TSP0 (0x120)
	#define TSP0_REG_IND32_RW_START_0120 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_IND32_DIRECTION_0120 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP0_REG_IND32_ENDIAN_0120 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP0_REG_ADDR_AUTO_INC_0120 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP0_REG_WDATA0_TRIG_EN_0120 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP0_REG_MCU_WAIT_EN_0120 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_IND32_SOFT_RST_0120 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP0_REG_AUTO_INC_VAL_0120 Fld(4, 8, AC_MSKB1)//[11:8]
#define REG_0124_TSP0 (0x124)
	#define TSP0_REG_IND32_ADDR_0_0124 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0128_TSP0 (0x128)
	#define TSP0_REG_IND32_ADDR_1_0128 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_012C_TSP0 (0x12C)
	#define TSP0_REG_IND32_WDATA_0_012C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0130_TSP0 (0x130)
	#define TSP0_REG_IND32_WDATA_1_0130 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0134_TSP0 (0x134)
	#define TSP0_REG_IND32_RDATA_0_0134 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0138_TSP0 (0x138)
	#define TSP0_REG_IND32_RDATA_1_0138 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_013C_TSP0 (0x13C)
	#define TSP0_REG_AV_FIFO_ST2_013C_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSP0_REG_AV_FIFO_ST2_013C_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP0_REG_AV_FIFO_ST2_013C_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_AV_FIFO_ST2_013C_9_6 Fld(4, 6, AC_MSKW10)//[9:6]
	#define TSP0_REG_AV_FIFO_ST2_013C_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP0_REG_AV_FIFO_ST2_013C_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP0_REG_AV_FIFO_ST2_013C_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP0_REG_AV_FIFO_ST2_013C_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP0_REG_AV_FIFO_ST2_013C_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP0_REG_AV_FIFO_ST2_013C_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0140_TSP0 (0x140)
	#define TSP0_REG_STR2MI_HEAD1_PVR1_0_0140_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0144_TSP0 (0x144)
	#define TSP0_REG_STR2MI_HEAD1_PVR1_1_0144_29_16 Fld(14, 16, AC_MSKW32)//[29:16]
	#define TSP0_REG_STR2MI_HEAD1_PVR1_1_0144_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_0148_TSP0 (0x148)
	#define TSP0_REG_STR2MI_MID1_PVR1_0_0148_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_014C_TSP0 (0x14C)
	#define TSP0_REG_STR2MI_MID1_PVR1_1_014C_29_16 Fld(14, 16, AC_MSKW32)//[29:16]
	#define TSP0_REG_STR2MI_MID1_PVR1_1_014C_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_0150_TSP0 (0x150)
	#define TSP0_REG_STR2MI_TAIL1_PVR1_0_0150_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0154_TSP0 (0x154)
	#define TSP0_REG_STR2MI_TAIL1_PVR1_1_0154_29_16 Fld(14, 16, AC_MSKW32)//[29:16]
	#define TSP0_REG_STR2MI_TAIL1_PVR1_1_0154_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_0158_TSP0 (0x158)
	#define TSP0_REG_MAIL_BOX1_0158 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_015C_TSP0 (0x15C)
	#define TSP0_REG_MAIL_BOX2_015C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0168_TSP0 (0x168)
	#define TSP0_REG_SEC_DMAW_PROTECT_EN_0168 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_PVR1_DMAW_PROTECT_EN_0168 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP0_REG_PVR2_DMAW_PROTECT_EN_0168 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP0_REG_PID_BYPASS_REC_0168 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP0_REG_PID_BYPASS2_REC_0168 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP0_REG_BD_AUD_EN_0168 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_BD_AUD_EN2_0168 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP0_REG_AVFIFO_RD_EN_0168 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP0_REG_AVFIFO_RD_0168 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP0_REG_AVFIFO_SEL_0168 Fld(3, 9, AC_MSKB1)//[11:9]
	#define TSP0_REG_REC_DATA_INV_EN_0168 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP0_REG_PLY_FILE_INV_EN_0168 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP0_REG_PLY_TS_INV_EN_0168 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP0_REG_BYTE_TIMER_EN_0168 Fld(1, 15, AC_MSKB1)//[15:15]

//Page TSP0_TEST_2
#define REG_016C_TSP0 (0x16C)
	#define TSP0_REG_PVR1_PINGPONG_EN_016C Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_TEI_SKIP_PKT_PID0_016C Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP0_REG_TEI_SKIP_PKT_FILE_016C Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP0_REG_TEI_SKIP_PKT_PID1_016C Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP0_REG_MATCH_PID_TLV_SRC_016C Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_DUP_PKT_SKIP_016C Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP0_REG_CNT_64B_2_LD_016C Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP0_REG_CNT_33B_LD_016C Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP0_REG_FORCE_SYNCBYTE_016C Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP0_REG_SERIAL_EXT_SYNC_1T_016C Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP0_REG_BURST_LEN_016C Fld(2, 11, AC_MSKB1)//[12:11]
	#define TSP0_REG_MATCH_PID_SRC_016C Fld(2, 13, AC_MSKB1)//[14:13]
	#define TSP0_REG_MATCH_PID_LD_016C Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0170_TSP0 (0x170)
	#define TSP0_REG_MATCH_PID_NUM_0_0170 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0174_TSP0 (0x174)
	#define TSP0_REG_MATCH_PID_NUM_1_0174 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_017C_TSP0 (0x17C)
	#define TSP0_REG_IWB_WAIT_017C Fld(4, 0, AC_MSKB0)//[3:0]
#define REG_0180_TSP0 (0x180)
	#define TSP0_REG_NOEA_ADR_BASE_0_0180 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0184_TSP0 (0x184)
	#define TSP0_REG_NOEA_ADR_BASE_1_0184 Fld(9, 0, AC_MSKW10)//[8:0]
#define REG_0188_TSP0 (0x188)
	#define TSP0_REG_QMEM_IADDR_0_0188 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_018C_TSP0 (0x18C)
	#define TSP0_REG_QMEM_IADDR_1_018C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0190_TSP0 (0x190)
	#define TSP0_REG_QMEM_IMASK_0_0190 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0194_TSP0 (0x194)
	#define TSP0_REG_QMEM_IMASK_1_0194 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0198_TSP0 (0x198)
	#define TSP0_REG_QMEM_DADDR_0_0198 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_019C_TSP0 (0x19C)
	#define TSP0_REG_QMEM_DADDR_1_019C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01A0_TSP0 (0x1A0)
	#define TSP0_REG_QMEM_DMASK_0_01A0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01A4_TSP0 (0x1A4)
	#define TSP0_REG_QMEM_DMASK_1_01A4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01A8_TSP0 (0x1A8)
	#define TSP0_REG_TSP_DEBUG_0_01A8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01AC_TSP0 (0x1AC)
	#define TSP0_REG_TSP_DEBUG_1_01AC Fld(8, 0, AC_FULLB0)//[7:0]
#define REG_01B8_TSP0 (0x1B8)
	#define TSP0_REG_TSP_FILE_RP_0_01B8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01BC_TSP0 (0x1BC)
	#define TSP0_REG_TSP_FILE_RP_1_01BC Fld(11, 0, AC_MSKW10)//[10:0]
#define REG_01C0_TSP0 (0x1C0)
	#define TSP0_REG_TSP_FILE_TIMER_0_01C0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01C4_TSP0 (0x1C4)
	#define TSP0_REG_TSP_FILE_TIMER_1_01C4 Fld(8, 0, AC_FULLB0)//[7:0]
#define REG_01C8_TSP0 (0x1C8)
	#define TSP0_REG_TSP_FILE_HEAD_0_01C8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01CC_TSP0 (0x1CC)
	#define TSP0_REG_TSP_FILE_HEAD_1_01CC Fld(11, 0, AC_MSKW10)//[10:0]
#define REG_01D0_TSP0 (0x1D0)
	#define TSP0_REG_TSP_FILE_MID_0_01D0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01D4_TSP0 (0x1D4)
	#define TSP0_REG_TSP_FILE_MID_1_01D4 Fld(11, 0, AC_MSKW10)//[10:0]
#define REG_01D8_TSP0 (0x1D8)
	#define TSP0_REG_TSP_FILE_TAIL_0_01D8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01DC_TSP0 (0x1DC)
	#define TSP0_REG_TSP_FILE_TAIL_1_01DC Fld(11, 0, AC_MSKW10)//[10:0]
#define REG_01E0_TSP0 (0x1E0)
	#define TSP0_REG_DMA_RADDR_01E0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01E4_TSP0 (0x1E4)
	#define TSP0_REG_DMA_RNUM_01E4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01E8_TSP0 (0x1E8)
	#define TSP0_REG_NOEA_ENABLE_01E8 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_SW_RSTZ_01E8 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP0_REG_DMA_RSTART_01E8 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP0_REG_DMA_DONE_01E8 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP0_REG_FILE_INPUT_01E8 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP0_REG_TSP2MI_RPRIORITY_01E8 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_TSP2MI_WPRIORITY_01E8 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP0_REG_CACHE_EN_01E8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP0_REG_CPU2MI_RPRIORITY_01E8 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP0_REG_CPU2MI_WPRIORITY_01E8 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP0_REG_CHANGE_I_ENDIAN_01E8 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP0_REG_CHANGE_D_ENDIAN_01E8 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP0_REG_NOEA_QMEM_ACK_DIS_01E8 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP0_REG_MEM_TS_W_ORDER_01E8 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_01EC_TSP0 (0x1EC)
	#define TSP0_REG_SYNC_BYTE_01EC Fld(8, 0, AC_FULLB0)//[7:0]
#define REG_01F0_TSP0 (0x1F0)
	#define TSP0_REG_PKT_CNT_DEBUG_01F0 Fld(8, 0, AC_FULLB0)//[7:0]
#define REG_01F4_TSP0 (0x1F4)
	#define TSP0_REG_DEBUG_SEL_01F4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01F8_TSP0 (0x1F8)
	#define TSP0_REG_INT_EN_01F8_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_INT_EN_01F8_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP0_REG_INT_EN_01F8_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP0_REG_INT_EN_01F8_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSP0_REG_INT_EN_01F8_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSP0_REG_INT_EN_01F8_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSP0_REG_INT_EN_01F8_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSP0_REG_INT_EN_01F8_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP0_REG_INT_STATUS_01F8_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP0_REG_INT_STATUS_01F8_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP0_REG_INT_STATUS_01F8_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP0_REG_INT_STATUS_01F8_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP0_REG_INT_STATUS_01F8_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP0_REG_INT_STATUS_01F8_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP0_REG_INT_STATUS_01F8_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSP0_REG_INT_STATUS_01F8_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_01FC_TSP0 (0x1FC)
	#define TSP0_REG_TSP_FILE_TIMER_EN_01FC Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSP0_REG_TSP_FILE_NON_STOP_01FC Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSP0_REG_TSP_FILE_PAUSE_01FC Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSP0_REG_STANDBY_01FC Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSP0_REG_INT2NOEA_EN_01FC Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSP0_REG_INT2NOEA_FORCE_01FC Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSP0_REG_FORCE_XIU_WRDY_01FC Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSP0_REG_CMDQ_RSTZ_01FC Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSP0_REG_DLEND_EN_01FC Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSP0_REG_TSP_FILE_SEGMENT_01FC Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSP0_REG_WB_DMA_RST_01FC Fld(1, 15, AC_MSKB1)//[15:15]

