{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619306291183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619306291183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 17:18:11 2021 " "Processing started: Sat Apr 24 17:18:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619306291183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306291183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off em_project_final -c em_project_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off em_project_final -c em_project_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306291183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619306293366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619306293366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project_final/src/vtc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project_final/src/vtc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vtc " "Found entity 1: vtc" {  } { { "../src/vtc.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/vtc.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project_final/src/reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project_final/src/reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "../src/reset.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/reset.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project_final/src/pixel_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project_final/src/pixel_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_gen " "Found entity 1: pixel_gen" {  } { { "../src/pixel_gen.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/pixel_gen.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/em_project_final_pd.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/em_project_final_pd.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd " "Found entity 1: em_project_final_pd" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "em_project_final_pd/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_1 " "Found entity 1: em_project_final_pd_mm_interconnect_1" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_avalon_st_adapter " "Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_1_rsp_mux " "Found entity 1: em_project_final_pd_mm_interconnect_1_rsp_mux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310361 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_1_cmd_mux " "Found entity 1: em_project_final_pd_mm_interconnect_1_cmd_mux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_1_cmd_demux " "Found entity 1: em_project_final_pd_mm_interconnect_1_cmd_demux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310392 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310392 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310392 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310392 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_1_router_001_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_1_router_001_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310439 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_1_router_001 " "Found entity 2: em_project_final_pd_mm_interconnect_1_router_001" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_1_router_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_1_router_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310439 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_1_router " "Found entity 2: em_project_final_pd_mm_interconnect_1_router" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0 " "Found entity 1: em_project_final_pd_mm_interconnect_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_rsp_mux_001 " "Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_mux_001" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_rsp_mux " "Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_mux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_rsp_demux_003 " "Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_demux_003" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_rsp_demux_001 " "Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_demux_001" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_cmd_mux_003 " "Found entity 1: em_project_final_pd_mm_interconnect_0_cmd_mux_003" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_cmd_mux " "Found entity 1: em_project_final_pd_mm_interconnect_0_cmd_mux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_cmd_demux_001 " "Found entity 1: em_project_final_pd_mm_interconnect_0_cmd_demux_001" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_cmd_demux " "Found entity 1: em_project_final_pd_mm_interconnect_0_cmd_demux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310560 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_router_005_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_0_router_005_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310560 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_0_router_005 " "Found entity 2: em_project_final_pd_mm_interconnect_0_router_005" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_router_002_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_0_router_002_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310560 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_0_router_002 " "Found entity 2: em_project_final_pd_mm_interconnect_0_router_002" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_router_001_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_0_router_001_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310575 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_0_router_001 " "Found entity 2: em_project_final_pd_mm_interconnect_0_router_001" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_router_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_0_router_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310575 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_0_router " "Found entity 2: em_project_final_pd_mm_interconnect_0_router" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_sdram_controller_0_input_efifo_module " "Found entity 1: em_project_final_pd_sdram_controller_0_input_efifo_module" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310591 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_sdram_controller_0 " "Found entity 2: em_project_final_pd_sdram_controller_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_pll_sdram " "Found entity 1: em_project_final_pd_pll_sdram" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_pll_rfr " "Found entity 1: em_project_final_pd_pll_rfr" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306310609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310609 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310609 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310609 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310609 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310609 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310609 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1619306310609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_pio_0 " "Found entity 1: em_project_final_pd_pio_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_master_0 " "Found entity 1: em_project_final_pd_master_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_master_0_p2b_adapter " "Found entity 1: em_project_final_pd_master_0_p2b_adapter" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_master_0_b2p_adapter " "Found entity 1: em_project_final_pd_master_0_b2p_adapter" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310649 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310649 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310649 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310649 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310649 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310649 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_master_0_timing_adt " "Found entity 1: em_project_final_pd_master_0_timing_adt" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310661 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310661 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v 7 7 " "Found 7 design units, including 7 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_fifo_0_dual_clock_fifo " "Found entity 1: em_project_final_pd_fifo_0_dual_clock_fifo" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_fifo_0_dcfifo_with_controls " "Found entity 2: em_project_final_pd_fifo_0_dcfifo_with_controls" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""} { "Info" "ISGN_ENTITY_NAME" "3 em_project_final_pd_fifo_0_map_avalonmm_to_avalonst " "Found entity 3: em_project_final_pd_fifo_0_map_avalonmm_to_avalonst" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""} { "Info" "ISGN_ENTITY_NAME" "4 em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info " "Found entity 4: em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""} { "Info" "ISGN_ENTITY_NAME" "5 em_project_final_pd_fifo_0_map_avalonmm_to_avalonst_other_info " "Found entity 5: em_project_final_pd_fifo_0_map_avalonmm_to_avalonst_other_info" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""} { "Info" "ISGN_ENTITY_NAME" "6 em_project_final_pd_fifo_0_map_fifo_other_info_to_avalonst " "Found entity 6: em_project_final_pd_fifo_0_map_fifo_other_info_to_avalonst" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""} { "Info" "ISGN_ENTITY_NAME" "7 em_project_final_pd_fifo_0 " "Found entity 7: em_project_final_pd_fifo_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v 7 7 " "Found 7 design units, including 7 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_dma_0_read_data_mux " "Found entity 1: em_project_final_pd_dma_0_read_data_mux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_dma_0_byteenables " "Found entity 2: em_project_final_pd_dma_0_byteenables" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""} { "Info" "ISGN_ENTITY_NAME" "3 em_project_final_pd_dma_0_fifo_module_fifo_ram_module " "Found entity 3: em_project_final_pd_dma_0_fifo_module_fifo_ram_module" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""} { "Info" "ISGN_ENTITY_NAME" "4 em_project_final_pd_dma_0_fifo_module " "Found entity 4: em_project_final_pd_dma_0_fifo_module" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""} { "Info" "ISGN_ENTITY_NAME" "5 em_project_final_pd_dma_0_mem_read " "Found entity 5: em_project_final_pd_dma_0_mem_read" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""} { "Info" "ISGN_ENTITY_NAME" "6 em_project_final_pd_dma_0_mem_write " "Found entity 6: em_project_final_pd_dma_0_mem_write" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 491 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""} { "Info" "ISGN_ENTITY_NAME" "7 em_project_final_pd_dma_0 " "Found entity 7: em_project_final_pd_dma_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310692 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "em_project_final.sv(159) " "Verilog HDL Module Instantiation warning at em_project_final.sv(159): ignored dangling comma in List of Port Connections" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1619306310709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project_final/src/em_project_final.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project_final/src/em_project_final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final " "Found entity 1: em_project_final" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306310709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_0_out_startofpacke em_project_final.sv(154) " "Verilog HDL Implicit Net warning at em_project_final.sv(154): created implicit net for \"fifo_0_out_startofpacke\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306310709 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "em_project_final_pd_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619306310787 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "em_project_final_pd_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619306310787 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "em_project_final_pd_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619306310787 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "em_project_final_pd_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619306310787 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rfr_clk em_project_final.sv(84) " "Verilog HDL error at em_project_final.sv(84): object \"rfr_clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1619306310834 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.map.smsg " "Generated suppressed messages file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306310959 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619306311358 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 24 17:18:31 2021 " "Processing ended: Sat Apr 24 17:18:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619306311358 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619306311358 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619306311358 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306311358 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306312066 ""}
