INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'addr_use' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'addr_use'...
WARNING:sim - A core named 'addr_use' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'addr_use'...
Delivering associated files for 'addr_use'...
Generating implementation netlist for 'addr_use'...
INFO:sim - Pre-processing HDL files for 'addr_use'...
Running synthesis for 'addr_use'
Running ngcbuild...
Writing VHO instantiation template for 'addr_use'...
Writing VHDL behavioral simulation model for 'addr_use'...
Delivered 3 files into directory
C:/Users/mtech/poonam_vlsi/vlsi_proj/sinn/ipcore_dir/tmp/_cg/addr_use
Delivered 1 file into directory
C:/Users/mtech/poonam_vlsi/vlsi_proj/sinn/ipcore_dir/tmp/_cg/addr_use
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'addr_use'...
Generating metadata file...
Regenerating ISE project file for 'addr_use'...
Generating ISE project...
XCO file found: addr_use.xco
XMDF file found: addr_use_xmdf.tcl
Adding C:/Users/mtech/poonam_vlsi/vlsi_proj/sinn/ipcore_dir/tmp/_cg/addr_use.asy
-view all -origin_type imported
Adding C:/Users/mtech/poonam_vlsi/vlsi_proj/sinn/ipcore_dir/tmp/_cg/addr_use.ngc
-view all -origin_type created
Checking file
"C:/Users/mtech/poonam_vlsi/vlsi_proj/sinn/ipcore_dir/tmp/_cg/addr_use.ngc" for
project device match ...
File "C:/Users/mtech/poonam_vlsi/vlsi_proj/sinn/ipcore_dir/tmp/_cg/addr_use.ngc"
device information matches project device.
Adding C:/Users/mtech/poonam_vlsi/vlsi_proj/sinn/ipcore_dir/tmp/_cg/addr_use.sym
-view all -origin_type imported
Adding C:/Users/mtech/poonam_vlsi/vlsi_proj/sinn/ipcore_dir/tmp/_cg/addr_use.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/mtech/poonam_vlsi/vlsi_proj/sinn/ipcore_dir/tmp/_cg/addr_use.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/mtech/poonam_vlsi/vlsi_proj/sinn/ipcore_dir/tmp/_cg/addr_use.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/addr_use"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'addr_use'.
