{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514304533364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514304533364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 00:08:53 2017 " "Processing started: Wed Dec 27 00:08:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514304533364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514304533364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my9262 -c my9262 " "Command: quartus_map --read_settings_files=on --write_settings_files=off my9262 -c my9262" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514304533365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514304534006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my9262_register.v 1 1 " "Found 1 design units, including 1 entities, in source file my9262_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 my9262_register " "Found entity 1: my9262_register" {  } { { "my9262_register.v" "" { Text "E:/my9262/my9262_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514304534052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514304534052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my9262_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file my9262_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 my9262_logic " "Found entity 1: my9262_logic" {  } { { "my9262_logic.v" "" { Text "E:/my9262/my9262_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514304534055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514304534055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "E:/my9262/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514304534059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514304534059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my9262.v 1 1 " "Found 1 design units, including 1 entities, in source file my9262.v" { { "Info" "ISGN_ENTITY_NAME" "1 my9262 " "Found entity 1: my9262" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514304534061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514304534061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my9262 " "Elaborating entity \"my9262\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514304538081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my9262_logic my9262_logic:my9262_logic_init " "Elaborating entity \"my9262_logic\" for hierarchy \"my9262_logic:my9262_logic_init\"" {  } { { "my9262.v" "my9262_logic_init" { Text "E:/my9262/my9262.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514304538105 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "my9262_Dclk_N my9262_logic.v(425) " "Verilog HDL Always Construct warning at my9262_logic.v(425): inferring latch(es) for variable \"my9262_Dclk_N\", which holds its previous value in one or more paths through the always construct" {  } { { "my9262_logic.v" "" { Text "E:/my9262/my9262_logic.v" 425 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514304538107 "|my9262|my9262_logic:my9262_logic_init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my9262_Dclk_N my9262_logic.v(432) " "Inferred latch for \"my9262_Dclk_N\" at my9262_logic.v(432)" {  } { { "my9262_logic.v" "" { Text "E:/my9262/my9262_logic.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514304538107 "|my9262|my9262_logic:my9262_logic_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my9262_register my9262_register:my9262_register_init " "Elaborating entity \"my9262_register\" for hierarchy \"my9262_register:my9262_register_init\"" {  } { { "my9262.v" "my9262_register_init" { Text "E:/my9262/my9262.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514304538108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my9262_logic:my9262_logic_init\|my9262_Dclk_N " "Latch my9262_logic:my9262_logic_init\|my9262_Dclk_N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my9262_logic:my9262_logic_init\|my9262_Dclk " "Ports D and ENA on the latch are fed by the same signal my9262_logic:my9262_logic_init\|my9262_Dclk" {  } { { "my9262_logic.v" "" { Text "E:/my9262/my9262_logic.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514304538653 ""}  } { { "my9262_logic.v" "" { Text "E:/my9262/my9262_logic.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514304538653 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1514304538851 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1514304539134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514304539303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539303 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[16\] " "No output dependent on input pin \"avs_writedata\[16\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[17\] " "No output dependent on input pin \"avs_writedata\[17\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[18\] " "No output dependent on input pin \"avs_writedata\[18\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[19\] " "No output dependent on input pin \"avs_writedata\[19\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[20\] " "No output dependent on input pin \"avs_writedata\[20\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[21\] " "No output dependent on input pin \"avs_writedata\[21\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[22\] " "No output dependent on input pin \"avs_writedata\[22\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[23\] " "No output dependent on input pin \"avs_writedata\[23\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[24\] " "No output dependent on input pin \"avs_writedata\[24\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[25\] " "No output dependent on input pin \"avs_writedata\[25\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[26\] " "No output dependent on input pin \"avs_writedata\[26\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[27\] " "No output dependent on input pin \"avs_writedata\[27\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[28\] " "No output dependent on input pin \"avs_writedata\[28\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[29\] " "No output dependent on input pin \"avs_writedata\[29\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[30\] " "No output dependent on input pin \"avs_writedata\[30\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_writedata\[31\] " "No output dependent on input pin \"avs_writedata\[31\]\"" {  } { { "my9262.v" "" { Text "E:/my9262/my9262.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514304539395 "|my9262|avs_writedata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1514304539395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514304539396 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514304539396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514304539396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514304539396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514304539492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 00:08:59 2017 " "Processing ended: Wed Dec 27 00:08:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514304539492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514304539492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514304539492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514304539492 ""}
