#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Nov 23 16:53:25 2022
# Process ID: 8328
# Current directory: U:/DigMe/Oscilloscope/project/Oscilloscope.runs/oscilloscope_bd_OsciToCpu_0_2_synth_1
# Command line: vivado.exe -log oscilloscope_bd_OsciToCpu_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source oscilloscope_bd_OsciToCpu_0_2.tcl
# Log file: U:/DigMe/Oscilloscope/project/Oscilloscope.runs/oscilloscope_bd_OsciToCpu_0_2_synth_1/oscilloscope_bd_OsciToCpu_0_2.vds
# Journal file: U:/DigMe/Oscilloscope/project/Oscilloscope.runs/oscilloscope_bd_OsciToCpu_0_2_synth_1\vivado.jou
#-----------------------------------------------------------
source oscilloscope_bd_OsciToCpu_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/DigMe/Oscilloscope/ip/OsciToCpu_1'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'u:/DigMe/Oscilloscope/ip/cpuToOsci_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top oscilloscope_bd_OsciToCpu_0_2 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17568
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1132.613 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2778] type error near reg0 ; expected type std_ulogic_vector [u:/DigMe/Oscilloscope/project/Oscilloscope.gen/sources_1/bd/oscilloscope_bd/ipshared/80b2/hdl/OsciToCpu_v1.vhd:138]
ERROR: [Synth 8-2778] type error near reg1 ; expected type std_ulogic_vector [u:/DigMe/Oscilloscope/project/Oscilloscope.gen/sources_1/bd/oscilloscope_bd/ipshared/80b2/hdl/OsciToCpu_v1.vhd:139]
ERROR: [Synth 8-2778] type error near reg2 ; expected type std_ulogic_vector [u:/DigMe/Oscilloscope/project/Oscilloscope.gen/sources_1/bd/oscilloscope_bd/ipshared/80b2/hdl/OsciToCpu_v1.vhd:140]
INFO: [Synth 8-2810] unit arch_imp ignored due to previous errors [u:/DigMe/Oscilloscope/project/Oscilloscope.gen/sources_1/bd/oscilloscope_bd/ipshared/80b2/hdl/OsciToCpu_v1.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1132.613 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 16:53:40 2022...
