// Seed: 4222248791
module module_0;
  assign id_1 = id_1 - id_1;
  wire id_2;
  assign id_1 = 1;
  time id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge id_3) begin : LABEL_0
    @(-1) $display(1, 1'b0, id_4);
    @(posedge 1 or id_2) #1 id_4 <= id_3 !== id_2;
    if ({-1'b0}) id_1 <= 1;
  end
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
