<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_11079433822a7eb4461df62ee7457777.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUInstPrinter.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUInstPrinter_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUInstPrinter.cpp - AMDGPU MC Inst -&gt; ASM ---------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">// \file</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstPrinter_8h.html">AMDGPUInstPrinter.h</a>&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUAsmUtils_8h.html">Utils/AMDGPUAsmUtils.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a>;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstPrinter.html#aa35cac4eccfa6cf751d2389d1bb969fc">   29</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#aa35cac4eccfa6cf751d2389d1bb969fc">AMDGPUInstPrinter::printInst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64_t Address,</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                                  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Annot, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;                                  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  OS.<a class="code" href="classllvm_1_1raw__ostream.html#a520bdf57dfe3e73abb53d482893f0a27">flush</a>();</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  printInstruction(MI, Address, STI, OS);</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  printAnnotation(OS, Annot);</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;}</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printU4ImmOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                          <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  O &lt;&lt; formatHex(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &amp; 0xf);</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;}</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printU8ImmOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                          <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  O &lt;&lt; formatHex(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &amp; 0xff);</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;}</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printU16ImmOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                           <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="comment">// It&#39;s possible to end up with a 32-bit literal used with a 16-bit operand</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// with ignored high bits. Print as 32-bit anyway in that case.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  int64_t Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Imm) || <a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(Imm))</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    O &lt;&lt; formatHex(static_cast&lt;uint64_t&gt;(Imm &amp; 0xffff));</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    printU32ImmOperand(MI, OpNo, STI, O);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;}</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printU4ImmDecOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                             <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  O &lt;&lt; formatDec(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &amp; 0xf);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printU8ImmDecOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                             <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  O &lt;&lt; formatDec(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &amp; 0xff);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;}</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printU16ImmDecOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                              <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  O &lt;&lt; formatDec(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &amp; 0xffff);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;}</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printU32ImmOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                           <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  O &lt;&lt; formatHex(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &amp; 0xffffffff);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printNamedBit(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                      <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> BitName) {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    O &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; BitName;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;}</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printOffen(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                   <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;offen&quot;</span>);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printIdxen(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                   <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;idxen&quot;</span>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printAddr64(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                    <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;addr64&quot;</span>);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;}</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printMBUFOffset(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; offset:&quot;</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    printU16ImmDecOperand(MI, OpNo, O);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  }</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printOffset(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                    <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordflow">if</span> (Imm != 0) {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    O &lt;&lt; ((OpNo == 0)? <span class="stringliteral">&quot;offset:&quot;</span> : <span class="stringliteral">&quot; offset:&quot;</span>);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    printU16ImmDecOperand(MI, OpNo, O);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printFlatOffset(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">if</span> (Imm != 0) {</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    O &lt;&lt; ((OpNo == 0)? <span class="stringliteral">&quot;offset:&quot;</span> : <span class="stringliteral">&quot; offset:&quot;</span>);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MII.get(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordtype">bool</span> IsFlatSeg = !(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a091f28b7827ff6a40fb85ea9aadc4dfd">SIInstrFlags::IsNonFlatSeg</a>);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">if</span> (IsFlatSeg) { <span class="comment">// Unsigned offset</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      printU16ImmDecOperand(MI, OpNo, O);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    } <span class="keywordflow">else</span> {         <span class="comment">// Signed offset</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(STI)) {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        O &lt;&lt; formatDec(SignExtend32&lt;12&gt;(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()));</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        O &lt;&lt; formatDec(SignExtend32&lt;13&gt;(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()));</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printOffset0(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; offset0:&quot;</span>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    printU8ImmDecOperand(MI, OpNo, O);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printOffset1(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; offset1:&quot;</span>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    printU8ImmDecOperand(MI, OpNo, O);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  }</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;}</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printSMRDOffset8(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  printU32ImmOperand(MI, OpNo, STI, O);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;}</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printSMRDOffset20(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  printU32ImmOperand(MI, OpNo, STI, O);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printSMRDLiteralOffset(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                               <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  printU32ImmOperand(MI, OpNo, STI, O);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printGDS(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;gds&quot;</span>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printDLC(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(STI))</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;dlc&quot;</span>);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printGLC(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;glc&quot;</span>);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printSLC(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;slc&quot;</span>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;}</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printSWZ(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;}</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printTFE(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;tfe&quot;</span>);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printDMask(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; dmask:&quot;</span>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    printU16ImmOperand(MI, OpNo, STI, O);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  }</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printDim(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordtype">unsigned</span> Dim = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot; dim:SQ_RSRC_IMG_&quot;</span>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">AMDGPU::MIMGDimInfo</a> *DimInfo = <a class="code" href="namespacellvm_1_1AMDGPU.html#ae6d80e3c29e42507b5b6cd519bbe3596">AMDGPU::getMIMGDimInfoByEncoding</a>(Dim);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">if</span> (DimInfo)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    O &lt;&lt; DimInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a236fa15cfdc1ae92e257562f677d18bb">AsmSuffix</a>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    O &lt;&lt; Dim;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printUNorm(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;unorm&quot;</span>);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;}</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printDA(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;da&quot;</span>);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;}</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printR128A16(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureR128A16))</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;a16&quot;</span>);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;r128&quot;</span>);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printLWE(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;lwe&quot;</span>);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;}</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printD16(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  printNamedBit(MI, OpNo, O, <span class="stringliteral">&quot;d16&quot;</span>);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printExpCompr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                      <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>())</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; compr&quot;</span>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;}</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printExpVM(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                   <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>())</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; vm&quot;</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;}</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printFORMAT(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                    <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> Val = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(STI))</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot; format:&quot;</span> &lt;&lt; Val;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot; dfmt:&quot;</span> &lt;&lt; (Val &amp; 15);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;, nfmt:&quot;</span> &lt;&lt; (Val &gt;&gt; 4);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;}</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstPrinter.html#a91afb5c1063e02fff7d60f7eef58e1da">  284</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a91afb5c1063e02fff7d60f7eef58e1da">AMDGPUInstPrinter::printRegOperand</a>(<span class="keywordtype">unsigned</span> RegNo, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O,</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#if !defined(NDEBUG)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">switch</span> (RegNo) {</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">case</span> AMDGPU::FP_REG:</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SP_REG:</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SCRATCH_WAVE_OFFSET_REG:</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PRIVATE_RSRC_REG:</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;pseudo-register should not ever be emitted&quot;</span>);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SCC:</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;pseudo scc should not ever be emitted&quot;</span>);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  }</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  O &lt;&lt; <a class="code" href="MIParser_8cpp.html#a3700397f4b07bdd8e2afcab703675034">getRegisterName</a>(RegNo);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;}</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printVOPDst(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">if</span> (OpNo == 0) {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">if</span> (MII.get(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a78562688e8d67f7ffa892e4b92311a98">SIInstrFlags::VOP3</a>)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;_e64 &quot;</span>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MII.get(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a06434d3505958806f243119630f8c976">SIInstrFlags::DPP</a>)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;_dpp &quot;</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MII.get(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3cb08b10c27a453c57a2708e83859b47">SIInstrFlags::SDWA</a>)</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;_sdwa &quot;</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;_e32 &quot;</span>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  }</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="SelectionDAGDumper_8cpp.html#a62a3cfb3d3c455d1999831d2fcfce9a8">printOperand</a>(MI, OpNo, STI, O);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">// Print default vcc/vcc_lo operand.</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) {</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ADD_CO_CI_U32_e32_gfx10:</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUB_CO_CI_U32_e32_gfx10:</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUBREV_CO_CI_U32_e32_gfx10:</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ADD_CO_CI_U32_sdwa_gfx10:</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUB_CO_CI_U32_sdwa_gfx10:</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUBREV_CO_CI_U32_sdwa_gfx10:</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ADD_CO_CI_U32_dpp_gfx10:</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUB_CO_CI_U32_dpp_gfx10:</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUBREV_CO_CI_U32_dpp_gfx10:</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ADD_CO_CI_U32_dpp8_gfx10:</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUB_CO_CI_U32_dpp8_gfx10:</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUBREV_CO_CI_U32_dpp8_gfx10:</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    printDefaultVccOperand(1, STI, O);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  }</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;}</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printVINTRPDst(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">AMDGPU::isSI</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">AMDGPU::isCI</a>(STI))</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;_e32 &quot;</span>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="SelectionDAGDumper_8cpp.html#a62a3cfb3d3c455d1999831d2fcfce9a8">printOperand</a>(MI, OpNo, STI, O);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;}</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printImmediate16(<a class="code" href="classuint32__t.html">uint32_t</a> Imm,</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                                         <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  int16_t SImm = <span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(Imm);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">if</span> (SImm &gt;= -16 &amp;&amp; SImm &lt;= 64) {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    O &lt;&lt; SImm;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordflow">if</span> (Imm == 0x3C00)</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    O&lt;&lt; <span class="stringliteral">&quot;1.0&quot;</span>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == 0xBC00)</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    O&lt;&lt; <span class="stringliteral">&quot;-1.0&quot;</span>;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == 0x3800)</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    O&lt;&lt; <span class="stringliteral">&quot;0.5&quot;</span>;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == 0xB800)</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    O&lt;&lt; <span class="stringliteral">&quot;-0.5&quot;</span>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == 0x4000)</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    O&lt;&lt; <span class="stringliteral">&quot;2.0&quot;</span>;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == 0xC000)</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    O&lt;&lt; <span class="stringliteral">&quot;-2.0&quot;</span>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == 0x4400)</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    O&lt;&lt; <span class="stringliteral">&quot;4.0&quot;</span>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == 0xC400)</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    O&lt;&lt; <span class="stringliteral">&quot;-4.0&quot;</span>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == 0x3118) {</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureInv2PiInlineImm]);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;0.15915494&quot;</span>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    O &lt;&lt; formatHex(static_cast&lt;uint64_t&gt;(Imm));</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printImmediateV216(<a class="code" href="classuint32__t.html">uint32_t</a> Imm,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                                           <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Lo16 = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint16__t.html">uint16_t</a><span class="keyword">&gt;</span>(Imm);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  printImmediate16(Lo16, STI, O);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;}</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printImmediate32(<a class="code" href="classuint32__t.html">uint32_t</a> Imm,</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                                         <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  int32_t SImm = <span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(Imm);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">if</span> (SImm &gt;= -16 &amp;&amp; SImm &lt;= 64) {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    O &lt;&lt; SImm;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  }</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(0.0f))</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;0.0&quot;</span>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(1.0f))</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;1.0&quot;</span>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-1.0f))</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;-1.0&quot;</span>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(0.5f))</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;0.5&quot;</span>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-0.5f))</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;-0.5&quot;</span>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(2.0f))</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;2.0&quot;</span>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-2.0f))</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;-2.0&quot;</span>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(4.0f))</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;4.0&quot;</span>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-4.0f))</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;-4.0&quot;</span>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == 0x3e22f983 &amp;&amp;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;           STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureInv2PiInlineImm])</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;0.15915494&quot;</span>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    O &lt;&lt; formatHex(static_cast&lt;uint64_t&gt;(Imm));</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;}</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printImmediate64(uint64_t Imm,</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                                         <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  int64_t SImm = <span class="keyword">static_cast&lt;</span>int64_t<span class="keyword">&gt;</span>(Imm);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">if</span> (SImm &gt;= -16 &amp;&amp; SImm &lt;= 64) {</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    O &lt;&lt; SImm;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  }</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(0.0))</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;0.0&quot;</span>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(1.0))</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;1.0&quot;</span>;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-1.0))</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;-1.0&quot;</span>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(0.5))</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;0.5&quot;</span>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-0.5))</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;-0.5&quot;</span>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(2.0))</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;2.0&quot;</span>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-2.0))</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;-2.0&quot;</span>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(4.0))</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;4.0&quot;</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-4.0))</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;-4.0&quot;</span>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == 0x3fc45f306dc9c882 &amp;&amp;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;           STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureInv2PiInlineImm])</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;0.15915494309189532&quot;</span>;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(Imm) || Imm == 0x3fc45f306dc9c882);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="comment">// In rare situations, we will have a 32-bit literal in a 64-bit</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="comment">// operand. This is technically allowed for the encoding of s_mov_b64.</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    O &lt;&lt; formatHex(static_cast&lt;uint64_t&gt;(Imm));</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  }</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;}</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printBLGP(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                                  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordflow">if</span> (!Imm)</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot; blgp:&quot;</span> &lt;&lt; Imm;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;}</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printCBSZ(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">if</span> (!Imm)</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot; cbsz:&quot;</span> &lt;&lt; Imm;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;}</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printABID(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                                  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">if</span> (!Imm)</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot; abid:&quot;</span> &lt;&lt; Imm;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;}</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printDefaultVccOperand(<span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                                               <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">if</span> (OpNo &gt; 0)</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  printRegOperand(STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureWavefrontSize64] ?</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                  AMDGPU::VCC : AMDGPU::VCC_LO, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keywordflow">if</span> (OpNo == 0)</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;}</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="comment">// Print default vcc/vcc_lo operand of VOPC.</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MII.get(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordflow">if</span> (OpNo == 0 &amp;&amp; (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a40767b966aa194931bb6ce67e3649de7">SIInstrFlags::VOPC</a>) &amp;&amp;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a96d9c65c7113be8047049ebfab18eea5">hasImplicitDefOfPhysReg</a>(AMDGPU::VCC) ||</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;       Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a96d9c65c7113be8047049ebfab18eea5">hasImplicitDefOfPhysReg</a>(AMDGPU::VCC_LO)))</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    printDefaultVccOperand(OpNo, STI, O);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keywordflow">if</span> (OpNo &gt;= MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>()) {</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;/*Missing OP&quot;</span> &lt;&lt; OpNo &lt;&lt; <span class="stringliteral">&quot;*/&quot;</span>;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  }</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    printRegOperand(Op.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>(), <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) {</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordflow">switch</span> (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>) {</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">AMDGPU::OPERAND_REG_IMM_INT32</a>:</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">AMDGPU::OPERAND_REG_IMM_FP32</a>:</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">AMDGPU::OPERAND_REG_INLINE_C_INT32</a>:</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">AMDGPU::OPERAND_REG_INLINE_C_FP32</a>:</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">AMDGPU::OPERAND_REG_INLINE_AC_INT32</a>:</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>:</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">MCOI::OPERAND_IMMEDIATE</a>:</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      printImmediate32(Op.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>(), STI, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">AMDGPU::OPERAND_REG_IMM_INT64</a>:</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">AMDGPU::OPERAND_REG_IMM_FP64</a>:</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">AMDGPU::OPERAND_REG_INLINE_C_INT64</a>:</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">AMDGPU::OPERAND_REG_INLINE_C_FP64</a>:</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      printImmediate64(Op.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>(), STI, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">AMDGPU::OPERAND_REG_INLINE_C_INT16</a>:</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">AMDGPU::OPERAND_REG_INLINE_C_FP16</a>:</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">AMDGPU::OPERAND_REG_INLINE_AC_INT16</a>:</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>:</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">AMDGPU::OPERAND_REG_IMM_INT16</a>:</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">AMDGPU::OPERAND_REG_IMM_FP16</a>:</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      printImmediate16(Op.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>(), STI, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">AMDGPU::OPERAND_REG_IMM_V2INT16</a>:</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">AMDGPU::OPERAND_REG_IMM_V2FP16</a>:</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(Op.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) &amp;&amp;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;          STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureVOP3Literal]) {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        printImmediate32(Op.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>(), STI, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      }</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a>:</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a>:</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a>:</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a>:</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      printImmediateV216(Op.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>(), STI, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da83076f86f6450732bc883b8723492eb2">MCOI::OPERAND_UNKNOWN</a>:</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1">MCOI::OPERAND_PCREL</a>:</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      O &lt;&lt; formatDec(Op.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">MCOI::OPERAND_REGISTER</a>:</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;      <span class="comment">// FIXME: This should be removed and handled somewhere else. Seems to come</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      <span class="comment">// from a disassembler bug.</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;/*invalid immediate*/&quot;</span>;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;      <span class="comment">// We hit this for the immediate instruction bits that don&#39;t yet have a</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      <span class="comment">// custom printer.</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected immediate operand type&quot;</span>);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    }</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#aa7aceb7ad4b48227d5610a99178df869">isFPImm</a>()) {</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="comment">// We special case 0.0 because otherwise it will be printed as an integer.</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#acbd988411b2f4c9261c968d9922ecc9c">getFPImm</a>() == 0.0)</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;0.0&quot;</span>;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MII.get(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      <span class="keywordtype">int</span> RCID = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <span class="keywordtype">unsigned</span> RCBits = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">AMDGPU::getRegBitWidth</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(RCID));</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      <span class="keywordflow">if</span> (RCBits == 32)</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        printImmediate32(<a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(Op.<a class="code" href="classllvm_1_1MCOperand.html#acbd988411b2f4c9261c968d9922ecc9c">getFPImm</a>()), STI, O);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RCBits == 64)</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        printImmediate64(<a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(Op.<a class="code" href="classllvm_1_1MCOperand.html#acbd988411b2f4c9261c968d9922ecc9c">getFPImm</a>()), STI, O);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid register class size&quot;</span>);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    }</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Exp = Op.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    Exp-&gt;<a class="code" href="classllvm_1_1MCExpr.html#ae3067756d9df7843be2d25cedab37da4">print</a>(O, &amp;MAI);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;/*INV_OP*/&quot;</span>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  }</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="comment">// Print default vcc/vcc_lo operand of v_cndmask_b32_e32.</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) {</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_CNDMASK_B32_e32_gfx10:</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ADD_CO_CI_U32_e32_gfx10:</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUB_CO_CI_U32_e32_gfx10:</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUBREV_CO_CI_U32_e32_gfx10:</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_CNDMASK_B32_dpp_gfx10:</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ADD_CO_CI_U32_dpp_gfx10:</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUB_CO_CI_U32_dpp_gfx10:</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUBREV_CO_CI_U32_dpp_gfx10:</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_CNDMASK_B32_dpp8_gfx10:</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ADD_CO_CI_U32_dpp8_gfx10:</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUB_CO_CI_U32_dpp8_gfx10:</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUBREV_CO_CI_U32_dpp8_gfx10:</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_CNDMASK_B32_e32_gfx6_gfx7:</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_CNDMASK_B32_e32_vi:</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)OpNo == <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(),</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                                                AMDGPU::OpName::src1))</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;      printDefaultVccOperand(OpNo, STI, O);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  }</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;}</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printOperandAndFPInputMods(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI,</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                                                   <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                                                   <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="keywordtype">unsigned</span> InputModifiers = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="comment">// Use &#39;neg(...)&#39; instead of &#39;-&#39; to avoid ambiguity.</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="comment">// This is important for integer literals because</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="comment">// -1 is not the same value as neg(1).</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordtype">bool</span> NegMnemo = <span class="keyword">false</span>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">if</span> (InputModifiers &amp; <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf1ceb53a1b47dab205dc19070b47a1a6">SISrcMods::NEG</a>) {</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="keywordflow">if</span> (OpNo + 1 &lt; MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() &amp;&amp;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        (InputModifiers &amp; <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa1be8a1ab79f4d1830526cc8d48960168">SISrcMods::ABS</a>) == 0) {</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo + 1);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;      NegMnemo = Op.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() || Op.<a class="code" href="classllvm_1_1MCOperand.html#aa7aceb7ad4b48227d5610a99178df869">isFPImm</a>();</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    }</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">if</span> (NegMnemo) {</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;neg(&quot;</span>;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;      O &lt;&lt; <span class="charliteral">&#39;-&#39;</span>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    }</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  }</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">if</span> (InputModifiers &amp; <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa1be8a1ab79f4d1830526cc8d48960168">SISrcMods::ABS</a>)</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;|&#39;</span>;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <a class="code" href="SelectionDAGDumper_8cpp.html#a62a3cfb3d3c455d1999831d2fcfce9a8">printOperand</a>(MI, OpNo + 1, STI, O);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordflow">if</span> (InputModifiers &amp; SISrcMods::ABS)</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;|&#39;</span>;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">if</span> (NegMnemo) {</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  }</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;}</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printOperandAndIntInputMods(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI,</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                                                    <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                                                    <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordtype">unsigned</span> InputModifiers = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordflow">if</span> (InputModifiers &amp; <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa0842f25a9552eadbca3c10f9af0a36fe">SISrcMods::SEXT</a>)</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;sext(&quot;</span>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <a class="code" href="SelectionDAGDumper_8cpp.html#a62a3cfb3d3c455d1999831d2fcfce9a8">printOperand</a>(MI, OpNo + 1, STI, O);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordflow">if</span> (InputModifiers &amp; SISrcMods::SEXT)</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="comment">// Print default vcc/vcc_lo operand of VOP2b.</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) {</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_CNDMASK_B32_sdwa_gfx10:</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_ADD_CO_CI_U32_sdwa_gfx10:</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUB_CO_CI_U32_sdwa_gfx10:</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="keywordflow">case</span> AMDGPU::V_SUBREV_CO_CI_U32_sdwa_gfx10:</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)OpNo + 1 == <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(),</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                                                    AMDGPU::OpName::src1))</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      printDefaultVccOperand(OpNo, STI, O);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  }</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;}</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printDPP8(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                                  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(STI))</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;dpp8 is not supported on ASICs earlier than GFX10&quot;</span>);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot; dpp8:[&quot;</span> &lt;&lt; formatDec(Imm &amp; 0x7);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 1; i &lt; 8; ++i) {</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    O &lt;&lt; &#39;,&#39; &lt;&lt; formatDec((Imm &gt;&gt; (3 * i)) &amp; 0x7);</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  }</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  O &lt;&lt; <span class="charliteral">&#39;]&#39;</span>;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;}</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printDPPCtrl(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a06434d3505958806f243119630f8c976">AMDGPU::DPP</a>;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keywordflow">if</span> (Imm &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a52db1e058f20f51d26ebb9624c52b240">DppCtrl::QUAD_PERM_LAST</a>) {</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; quad_perm:[&quot;</span>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    O &lt;&lt; formatDec(Imm &amp; 0x3)         &lt;&lt; <span class="charliteral">&#39;,&#39;</span>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    O &lt;&lt; formatDec((Imm &amp; 0xc)  &gt;&gt; 2) &lt;&lt; <span class="charliteral">&#39;,&#39;</span>;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    O &lt;&lt; formatDec((Imm &amp; 0x30) &gt;&gt; 4) &lt;&lt; <span class="charliteral">&#39;,&#39;</span>;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    O &lt;&lt; formatDec((Imm &amp; 0xc0) &gt;&gt; 6) &lt;&lt; <span class="charliteral">&#39;]&#39;</span>;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Imm &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa0a9df192d678c0644b5c20d4a233f24">DppCtrl::ROW_SHL_FIRST</a>) &amp;&amp;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;             (Imm &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6d004b84dbcce828942fabd5c60507d8">DppCtrl::ROW_SHL_LAST</a>)) {</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; row_shl:&quot;</span>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    printU4ImmDecOperand(MI, OpNo, O);</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Imm &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a121b7c6d9f56fbb503056805b749e883">DppCtrl::ROW_SHR_FIRST</a>) &amp;&amp;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;             (Imm &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa2621413a00a0fa1a667feb51cdfc333">DppCtrl::ROW_SHR_LAST</a>)) {</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; row_shr:&quot;</span>;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    printU4ImmDecOperand(MI, OpNo, O);</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Imm &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9e08c85c7d6f60d087e8455a4577bd69">DppCtrl::ROW_ROR_FIRST</a>) &amp;&amp;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;             (Imm &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa4ec018c5346887664d316f13c690611">DppCtrl::ROW_ROR_LAST</a>)) {</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; row_ror:&quot;</span>;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    printU4ImmDecOperand(MI, OpNo, O);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30">DppCtrl::WAVE_SHL1</a>) {</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">AMDGPU::isVI</a>(STI) &amp;&amp; !<a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">AMDGPU::isGFX9</a>(STI)) {</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot; /* wave_shl is not supported starting from GFX10 */&quot;</span>;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    }</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; wave_shl:1&quot;</span>;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a4461ff64de7ad86800306bfc3c8769e8">DppCtrl::WAVE_ROL1</a>) {</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">AMDGPU::isVI</a>(STI) &amp;&amp; !<a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">AMDGPU::isGFX9</a>(STI)) {</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot; /* wave_rol is not supported starting from GFX10 */&quot;</span>;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    }</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; wave_rol:1&quot;</span>;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa27c2292be22c82ea2f2497c76d99118">DppCtrl::WAVE_SHR1</a>) {</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">AMDGPU::isVI</a>(STI) &amp;&amp; !<a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">AMDGPU::isGFX9</a>(STI)) {</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot; /* wave_shr is not supported starting from GFX10 */&quot;</span>;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    }</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; wave_shr:1&quot;</span>;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e">DppCtrl::WAVE_ROR1</a>) {</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">AMDGPU::isVI</a>(STI) &amp;&amp; !<a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">AMDGPU::isGFX9</a>(STI)) {</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot; /* wave_ror is not supported starting from GFX10 */&quot;</span>;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    }</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; wave_ror:1&quot;</span>;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6e43e3dca210502505e9966c05ef55d5">DppCtrl::ROW_MIRROR</a>) {</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; row_mirror&quot;</span>;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9077097914bb8e7879a908764fe0f37d">DppCtrl::ROW_HALF_MIRROR</a>) {</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; row_half_mirror&quot;</span>;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e">DppCtrl::BCAST15</a>) {</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">AMDGPU::isVI</a>(STI) &amp;&amp; !<a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">AMDGPU::isGFX9</a>(STI)) {</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot; /* row_bcast is not supported starting from GFX10 */&quot;</span>;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    }</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; row_bcast:15&quot;</span>;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788">DppCtrl::BCAST31</a>) {</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">AMDGPU::isVI</a>(STI) &amp;&amp; !<a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">AMDGPU::isGFX9</a>(STI)) {</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot; /* row_bcast is not supported starting from GFX10 */&quot;</span>;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    }</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; row_bcast:31&quot;</span>;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Imm &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904">DppCtrl::ROW_SHARE_FIRST</a>) &amp;&amp;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;             (Imm &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa5784dd41d677a97d692a6ff9dce9864">DppCtrl::ROW_SHARE_LAST</a>)) {</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(STI)) {</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot; /* row_share is not supported on ASICs earlier than GFX10 */&quot;</span>;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    }</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; row_share:&quot;</span>;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    printU4ImmDecOperand(MI, OpNo, O);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Imm &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a175c7c2cfb13bbb127dbbfe8ab44e6fe">DppCtrl::ROW_XMASK_FIRST</a>) &amp;&amp;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;             (Imm &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9">DppCtrl::ROW_XMASK_LAST</a>)) {</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(STI)) {</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot; /* row_xmask is not supported on ASICs earlier than GFX10 */&quot;</span>;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    }</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;row_xmask:&quot;</span>;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    printU4ImmDecOperand(MI, OpNo, O);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; /* Invalid dpp_ctrl value */&quot;</span>;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  }</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;}</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printRowMask(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot; row_mask:&quot;</span>;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  printU4ImmOperand(MI, OpNo, STI, O);</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;}</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printBankMask(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;                                      <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot; bank_mask:&quot;</span>;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  printU4ImmOperand(MI, OpNo, STI, O);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;}</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printBoundCtrl(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;                                       <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="keywordflow">if</span> (Imm) {</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; bound_ctrl:0&quot;</span>; <span class="comment">// XXX - this syntax is used in sp3</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  }</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;}</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printFI(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;                                <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html">llvm::AMDGPU::DPP</a>;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059acb1490082afd25589521c543fec236b7">DPP_FI_1</a> || Imm == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b">DPP8_FI_1</a>) {</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; fi:1&quot;</span>;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  }</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;}</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printSDWASel(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html">llvm::AMDGPU::SDWA</a>;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="keywordflow">switch</span> (Imm) {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aac0ba270133e0411b25c5e9f0a60db124">SdwaSel::BYTE_0</a>: O &lt;&lt; <span class="stringliteral">&quot;BYTE_0&quot;</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aabc18aa07471905caf14b86b02d05d867">SdwaSel::BYTE_1</a>: O &lt;&lt; <span class="stringliteral">&quot;BYTE_1&quot;</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa90653661c47f66711e6360a8972032fd">SdwaSel::BYTE_2</a>: O &lt;&lt; <span class="stringliteral">&quot;BYTE_2&quot;</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa4516f5e8a7d4dabec1b8130b105e1414">SdwaSel::BYTE_3</a>: O &lt;&lt; <span class="stringliteral">&quot;BYTE_3&quot;</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">SdwaSel::WORD_0</a>: O &lt;&lt; <span class="stringliteral">&quot;WORD_0&quot;</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">SdwaSel::WORD_1</a>: O &lt;&lt; <span class="stringliteral">&quot;WORD_1&quot;</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaddbc3f8d705f646af626fd73cdf3618b">SdwaSel::DWORD</a>: O &lt;&lt; <span class="stringliteral">&quot;DWORD&quot;</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid SDWA data select operand&quot;</span>);</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  }</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;}</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printSDWADstSel(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot;dst_sel:&quot;</span>;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  printSDWASel(MI, OpNo, O);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;}</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printSDWASrc0Sel(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;                                         <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot;src0_sel:&quot;</span>;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  printSDWASel(MI, OpNo, O);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;}</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printSDWASrc1Sel(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                                         <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot;src1_sel:&quot;</span>;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  printSDWASel(MI, OpNo, O);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;}</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printSDWADstUnused(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                                           <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html">llvm::AMDGPU::SDWA</a>;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot;dst_unused:&quot;</span>;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="keywordflow">switch</span> (Imm) {</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6aa32d1badbd5e9ff382591dfe33772591">DstUnused::UNUSED_PAD</a>: O &lt;&lt; <span class="stringliteral">&quot;UNUSED_PAD&quot;</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6ac242f41ca07c86e2cba62a617b640b66">DstUnused::UNUSED_SEXT</a>: O &lt;&lt; <span class="stringliteral">&quot;UNUSED_SEXT&quot;</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">DstUnused::UNUSED_PRESERVE</a>: O &lt;&lt; <span class="stringliteral">&quot;UNUSED_PRESERVE&quot;</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid SDWA dest_unused operand&quot;</span>);</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  }</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;}</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> N&gt;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printExpSrcN(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keywordtype">int</span> EnIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::en);</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="keywordtype">unsigned</span> En = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(EnIdx).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <span class="keywordtype">int</span> ComprIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::compr);</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="comment">// If compr is set, print as src0, src0, src1, src1</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(ComprIdx).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) {</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> == 1 || <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> == 2)</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      --OpNo;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> == 3)</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      OpNo -= 2;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  }</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="keywordflow">if</span> (En &amp; (1 &lt;&lt; <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>))</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    printRegOperand(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>(), <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;off&quot;</span>;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;}</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printExpSrc0(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  printExpSrcN&lt;0&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpNo, STI, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;}</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printExpSrc1(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  printExpSrcN&lt;1&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpNo, STI, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;}</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printExpSrc2(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  printExpSrcN&lt;2&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpNo, STI, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;}</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printExpSrc3(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  printExpSrcN&lt;3&gt;(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpNo, STI, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>);</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;}</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printExpTgt(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                                    <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <span class="comment">// This is really a 6 bit field.</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Tgt = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &amp; ((1 &lt;&lt; 6) - 1);</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="keywordflow">if</span> (Tgt &lt;= 7)</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; mrt&quot;</span> &lt;&lt; Tgt;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Tgt == 8)</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; mrtz&quot;</span>;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Tgt == 9)</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; null&quot;</span>;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Tgt &gt;= 12 &amp;&amp; Tgt &lt;= 15) || (Tgt == 16 &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(STI)))</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; pos&quot;</span> &lt;&lt; Tgt - 12;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(STI) &amp;&amp; Tgt == 20)</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; prim&quot;</span>;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Tgt &gt;= 32 &amp;&amp; Tgt &lt;= 63)</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; param&quot;</span> &lt;&lt; Tgt - 32;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="comment">// Reserved values 10, 11</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; invalid_target_&quot;</span> &lt;&lt; Tgt;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  }</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;}</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="AMDGPUInstPrinter_8cpp.html#a26dc343a02d10198a652c221219dd321">  939</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPUInstPrinter_8cpp.html#a26dc343a02d10198a652c221219dd321">allOpsDefaultValue</a>(<span class="keyword">const</span> <span class="keywordtype">int</span>* Ops, <span class="keywordtype">int</span> NumOps, <span class="keywordtype">int</span> Mod,</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;                               <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aacf639f4528a313767923c5575e1828e">IsPacked</a>, <span class="keywordtype">bool</span> HasDstSel) {</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="keywordtype">int</span> DefaultValue = IsPacked &amp;&amp; (Mod == <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf0e8126187c47c5b74a1bdc635158144">SISrcMods::OP_SEL_1</a>);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumOps; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordflow">if</span> (!!(Ops[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] &amp; Mod) != DefaultValue)</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  }</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordflow">if</span> (HasDstSel &amp;&amp; (Ops[0] &amp; <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa8e2f726558b97b38629c9fa9f8691612">SISrcMods::DST_OP_SEL</a>) != 0)</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;}</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printPackedModifier(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI,</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;                                            <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>,</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;                                            <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a9db8c44b250b90e3ab7e4d144e7c9c2ea7aeb0277500c86e4aa6bd23f9a737942">Mod</a>,</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;                                            <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="keywordtype">int</span> NumOps = 0;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="keywordtype">int</span> Ops[3];</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceOpName.html">OpName</a> : { AMDGPU::OpName::src0_modifiers,</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;                      AMDGPU::OpName::src1_modifiers,</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;                      AMDGPU::OpName::src2_modifiers }) {</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <span class="keywordtype">int</span> Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, <a class="code" href="namespaceOpName.html">OpName</a>);</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <span class="keywordflow">if</span> (Idx == -1)</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    Ops[NumOps++] = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Idx).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  }</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> HasDstSel =</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    NumOps &gt; 0 &amp;&amp;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    Mod == <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa3b095994a942145ccaaed4f175c7172a">SISrcMods::OP_SEL_0</a> &amp;&amp;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    MII.get(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994af0ca8c082f70a5a7bf5d1cee50db3d07">SIInstrFlags::VOP3_OPSEL</a>;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aacf639f4528a313767923c5575e1828e">IsPacked</a> =</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    MII.get(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aacf639f4528a313767923c5575e1828e">SIInstrFlags::IsPacked</a>;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AMDGPUInstPrinter_8cpp.html#a26dc343a02d10198a652c221219dd321">allOpsDefaultValue</a>(Ops, NumOps, Mod, IsPacked, HasDstSel))</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  O &lt;&lt; <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumOps; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != 0)</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;      O &lt;&lt; <span class="charliteral">&#39;,&#39;</span>;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    O &lt;&lt; !!(Ops[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] &amp; Mod);</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  }</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordflow">if</span> (HasDstSel) {</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;,&#39;</span> &lt;&lt; !!(Ops[0] &amp; <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa8e2f726558b97b38629c9fa9f8691612">SISrcMods::DST_OP_SEL</a>);</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  }</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  O &lt;&lt; <span class="charliteral">&#39;]&#39;</span>;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;}</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printOpSel(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span>,</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;                                   <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">if</span> (Opc == AMDGPU::V_PERMLANE16_B32_gfx10 ||</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;      Opc == AMDGPU::V_PERMLANEX16_B32_gfx10) {</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keyword">auto</span> FIN = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0_modifiers);</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="keyword">auto</span> BCN = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src1_modifiers);</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <span class="keywordtype">unsigned</span> FI = !!(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(FIN).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &amp; <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa3b095994a942145ccaaed4f175c7172a">SISrcMods::OP_SEL_0</a>);</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="keywordtype">unsigned</span> BC = !!(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(BCN).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &amp; <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa3b095994a942145ccaaed4f175c7172a">SISrcMods::OP_SEL_0</a>);</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keywordflow">if</span> (FI || BC)</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot; op_sel:[&quot;</span> &lt;&lt; FI &lt;&lt; <span class="charliteral">&#39;,&#39;</span> &lt;&lt; BC &lt;&lt; <span class="charliteral">&#39;]&#39;</span>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  }</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  printPackedModifier(MI, <span class="stringliteral">&quot; op_sel:[&quot;</span>, <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa3b095994a942145ccaaed4f175c7172a">SISrcMods::OP_SEL_0</a>, O);</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;}</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printOpSelHi(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  printPackedModifier(MI, <span class="stringliteral">&quot; op_sel_hi:[&quot;</span>, <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf0e8126187c47c5b74a1bdc635158144">SISrcMods::OP_SEL_1</a>, O);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;}</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printNegLo(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;                                   <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  printPackedModifier(MI, <span class="stringliteral">&quot; neg_lo:[&quot;</span>, <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf1ceb53a1b47dab205dc19070b47a1a6">SISrcMods::NEG</a>, O);</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;}</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printNegHi(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;                                   <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  printPackedModifier(MI, <span class="stringliteral">&quot; neg_hi:[&quot;</span>, <a class="code" href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faa2e6fe69892c3b751a1f9cb4933ca368">SISrcMods::NEG_HI</a>, O);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;}</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printInterpSlot(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNum).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">switch</span> (Imm) {</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;p10&quot;</span>;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;p20&quot;</span>;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;p0&quot;</span>;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;invalid_param_&quot;</span> &lt;&lt; Imm;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  }</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;}</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printInterpAttr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordtype">unsigned</span> Attr = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNum).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot;attr&quot;</span> &lt;&lt; Attr;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;}</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printInterpAttrChan(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="keywordtype">unsigned</span> Chan = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNum).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  O &lt;&lt; <span class="charliteral">&#39;.&#39;</span> &lt;&lt; <span class="stringliteral">&quot;xyzw&quot;</span>[Chan &amp; 0x3];</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;}</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printVGPRIndexMode(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;                                           <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html">llvm::AMDGPU::VGPRIndexMode</a>;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="keywordtype">unsigned</span> Val = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="keywordflow">if</span> ((Val &amp; ~<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a6e7bf5dc7392f0c436832b8f4925edca">ENABLE_MASK</a>) != 0) {</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; formatHex(static_cast&lt;uint64_t&gt;(Val));</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; gpr_idx(&quot;</span>;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="keywordtype">bool</span> NeedComma = <span class="keyword">false</span>;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> ModeId = <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aac95e69cbecdf2384529d8d832b09a9fd">ID_MIN</a>; ModeId &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa7f78de6c8b0734050d847d1cb4c68298">ID_MAX</a>; ++ModeId) {</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;      <span class="keywordflow">if</span> (Val &amp; (1 &lt;&lt; ModeId)) {</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;        <span class="keywordflow">if</span> (NeedComma)</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;          O &lt;&lt; <span class="charliteral">&#39;,&#39;</span>;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;        O &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[ModeId];</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;        NeedComma = <span class="keyword">true</span>;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;      }</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    }</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  }</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;}</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="keywordtype">void</span> AMDGPUInstPrinter::printMemOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <a class="code" href="SelectionDAGDumper_8cpp.html#a62a3cfb3d3c455d1999831d2fcfce9a8">printOperand</a>(MI, OpNo, STI, O);</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  O  &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <a class="code" href="SelectionDAGDumper_8cpp.html#a62a3cfb3d3c455d1999831d2fcfce9a8">printOperand</a>(MI, OpNo + 1, STI, O);</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;}</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstPrinter.html#a637d7c0cb33bc4739b453cca7e26c8f8"> 1098</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a637d7c0cb33bc4739b453cca7e26c8f8">AMDGPUInstPrinter::printIfSet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;                                   <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1HexStyle.html#a2ff7bb0072f1202f7b06bb426d6ecda0aee14e37b71e28e68ace5e2f6b67042a9">Asm</a>,</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                                   <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Default) {</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>());</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() == 1) {</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    O &lt;&lt; <a class="code" href="namespacellvm_1_1HexStyle.html#a2ff7bb0072f1202f7b06bb426d6ecda0aee14e37b71e28e68ace5e2f6b67042a9">Asm</a>;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    O &lt;&lt; Default;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  }</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;}</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstPrinter.html#aec803820ba8ce5949abb1955b2803f99"> 1110</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a637d7c0cb33bc4739b453cca7e26c8f8">AMDGPUInstPrinter::printIfSet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                                   <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O, <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1HexStyle.html#a2ff7bb0072f1202f7b06bb426d6ecda0aee14e37b71e28e68ace5e2f6b67042a9">Asm</a>) {</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>());</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() == 1)</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    O &lt;&lt; Asm;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;}</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstPrinter.html#aff3a87cc0583c634980d140171c8ae8c"> 1118</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#aff3a87cc0583c634980d140171c8ae8c">AMDGPUInstPrinter::printHigh</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;                                  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>())</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; high&quot;</span>;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;}</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstPrinter.html#a08962741cbf4383a7e72449793392d37"> 1125</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a08962741cbf4383a7e72449793392d37">AMDGPUInstPrinter::printClampSI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>())</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; clamp&quot;</span>;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;}</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstPrinter.html#ad99470e2d8f9760eaf62693cc64e1640"> 1132</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#ad99470e2d8f9760eaf62693cc64e1640">AMDGPUInstPrinter::printOModSI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;                                    <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  <span class="keywordtype">int</span> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3a6331f8be2ffd9ba4cb0d472c87e3848b">SIOutMods::MUL2</a>)</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; mul:2&quot;</span>;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3a9ad8a7e9d3feac232ad68a34719110f0">SIOutMods::MUL4</a>)</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; mul:4&quot;</span>;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Imm == <a class="code" href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3ae39e7379dfd9f1b656000322b9ace2b8">SIOutMods::DIV2</a>)</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; div:2&quot;</span>;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;}</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstPrinter.html#a74ff02d9e2d701854db9c4f86ddbd3d4"> 1144</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a74ff02d9e2d701854db9c4f86ddbd3d4">AMDGPUInstPrinter::printSendMsg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html">llvm::AMDGPU::SendMsg</a>;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac21c0e218a109e1353d239807dd4f3c9">Imm16</a> = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> MsgId;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> OpId;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ab517735e25ea7d55615efcb72f410d91">decodeMsg</a>(Imm16, MsgId, OpId, StreamId);</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae1746606c740a230fed0882a71ac9411">isValidMsgId</a>(MsgId, STI) &amp;&amp;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aedfb90fc7b42515c5e5e91069469bfea">isValidMsgOp</a>(MsgId, OpId) &amp;&amp;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aec147a230202e68bf78fc70798b25902">isValidMsgStream</a>(MsgId, OpId, StreamId)) {</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;sendmsg(&quot;</span> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aa5ba3ce3926fe3393e6b79ef3728cbc1">getMsgName</a>(MsgId);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">msgRequiresOp</a>(MsgId)) {</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0c141eeb27b318543ac938178c8e1e8f">getMsgOpName</a>(MsgId, OpId);</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae081bfd156ee8426026761c3c28005b6">msgSupportsStream</a>(MsgId, OpId)) {</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;        O &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;      }</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    }</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">encodeMsg</a>(MsgId, OpId, StreamId) == Imm16) {</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;sendmsg(&quot;</span> &lt;&lt; MsgId &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; OpId &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; StreamId &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    O &lt;&lt; <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac21c0e218a109e1353d239807dd4f3c9">Imm16</a>; <span class="comment">// Unknown imm16 code.</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  }</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;}</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="AMDGPUInstPrinter_8cpp.html#a1c164654e936f0ae50c247674938d9fd"> 1174</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AMDGPUInstPrinter_8cpp.html#a1c164654e936f0ae50c247674938d9fd">printSwizzleBitmask</a>(<span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> AndMask,</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> OrMask,</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classuint16__t.html">uint16_t</a> XorMask,</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;                                <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html">llvm::AMDGPU::Swizzle</a>;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Probe0 = ((0            &amp; AndMask) | OrMask) ^ XorMask;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Probe1 = ((<a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e">BITMASK_MASK</a> &amp; AndMask) | OrMask) ^ XorMask;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot;\&quot;&quot;</span>;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = 1 &lt;&lt; (<a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ae94fe537b6f11c57e17e7b82bf923846">BITMASK_WIDTH</a> - 1); <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> &gt; 0; <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> &gt;&gt;= 1) {</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> p0 = Probe0 &amp; <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> p1 = Probe1 &amp; <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    <span class="keywordflow">if</span> (p0 == p1) {</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;      <span class="keywordflow">if</span> (p0 == 0) {</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;        O &lt;&lt; <span class="stringliteral">&quot;0&quot;</span>;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;        O &lt;&lt; <span class="stringliteral">&quot;1&quot;</span>;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;      }</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;      <span class="keywordflow">if</span> (p0 == 0) {</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;        O &lt;&lt; <span class="stringliteral">&quot;p&quot;</span>;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;        O &lt;&lt; <span class="stringliteral">&quot;i&quot;</span>;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;      }</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    }</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  }</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot;\&quot;&quot;</span>;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;}</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstPrinter.html#a0124206da659398599dfb682b6a610cb"> 1207</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a0124206da659398599dfb682b6a610cb">AMDGPUInstPrinter::printSwizzle</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html">llvm::AMDGPU::Swizzle</a>;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <span class="keywordflow">if</span> (Imm == 0) {</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  }</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot; offset:&quot;</span>;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <span class="keywordflow">if</span> ((Imm &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a4ced925fd9bf7ea112827aea440e168c">QUAD_PERM_ENC_MASK</a>) == <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ac0315a1c23874571d99e8afc42f6f1a6">QUAD_PERM_ENC</a>) {</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;swizzle(&quot;</span> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2adbc8019a078b4a0407e5094281305a62">ID_QUAD_PERM</a>];</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf0725b2c90fcca9a43a6d391381232d">LANE_NUM</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;      O &lt;&lt; formatDec(Imm &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a6f529fe757ee2d6b98aec1525a78da27">LANE_MASK</a>);</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;      Imm &gt;&gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf3ca28a336368c8e2e89d5f996b8d66">LANE_SHIFT</a>;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    }</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Imm &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a3a840787e58917775b5021aafdc2046f">BITMASK_PERM_ENC_MASK</a>) == <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab1f81e4ef3adbe04a3a999886c6ecf21">BITMASK_PERM_ENC</a>) {</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> AndMask = (Imm &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83aede0787cb665bb8b15b876f4746947cd">BITMASK_AND_SHIFT</a>) &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e">BITMASK_MASK</a>;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> OrMask  = (Imm &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a204d8769ddd5fd44322d6438969d9a8d">BITMASK_OR_SHIFT</a>)  &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e">BITMASK_MASK</a>;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> XorMask = (Imm &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83af237a8a32526c4f1cc633192ad28aad8">BITMASK_XOR_SHIFT</a>) &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e">BITMASK_MASK</a>;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <span class="keywordflow">if</span> (AndMask == <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a111922802b1817b5eda4c2b2eedbe1d2">BITMASK_MAX</a> &amp;&amp;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;        OrMask == 0 &amp;&amp;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;        <a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(XorMask) == 1) {</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;swizzle(&quot;</span> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a0c72d4f818886442d3002d7c19e80785">ID_SWAP</a>];</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;      O &lt;&lt; formatDec(XorMask);</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AndMask == <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a111922802b1817b5eda4c2b2eedbe1d2">BITMASK_MAX</a> &amp;&amp;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;               OrMask == 0 &amp;&amp; XorMask &gt; 0 &amp;&amp;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;               <a class="code" href="namespacellvm.html#a434f6a0d80fb13e4326e848a6391f057">isPowerOf2_64</a>(XorMask + 1)) {</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;swizzle(&quot;</span> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a5b31fa892b7889649899a01b58c02bfd">ID_REVERSE</a>];</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;      O &lt;&lt; formatDec(XorMask + 1);</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> GroupSize = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a111922802b1817b5eda4c2b2eedbe1d2">BITMASK_MAX</a> - AndMask + 1;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;      <span class="keywordflow">if</span> (GroupSize &gt; 1 &amp;&amp;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;          <a class="code" href="namespacellvm.html#a434f6a0d80fb13e4326e848a6391f057">isPowerOf2_64</a>(GroupSize) &amp;&amp;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;          OrMask &lt; GroupSize &amp;&amp;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;          XorMask == 0) {</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;        O &lt;&lt; <span class="stringliteral">&quot;swizzle(&quot;</span> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a45963ea85feec95c4749f3e29ad4203c">ID_BROADCAST</a>];</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;        O &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;        O &lt;&lt; formatDec(GroupSize);</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;        O &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;        O &lt;&lt; formatDec(OrMask);</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;        O &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;        O &lt;&lt; <span class="stringliteral">&quot;swizzle(&quot;</span> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2aa82ee48b2dffe6feea7c981b40e82c0a">ID_BITMASK_PERM</a>];</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;        O &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;        <a class="code" href="AMDGPUInstPrinter_8cpp.html#a1c164654e936f0ae50c247674938d9fd">printSwizzleBitmask</a>(AndMask, OrMask, XorMask, O);</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;        O &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;      }</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    }</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    printU16ImmDecOperand(MI, OpNo, O);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  }</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;}</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstPrinter.html#a9c8321a883e1beb10169f76392340a12"> 1280</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a9c8321a883e1beb10169f76392340a12">AMDGPUInstPrinter::printWaitFlag</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;                                      <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">AMDGPU::IsaVersion</a> ISA = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">AMDGPU::getIsaVersion</a>(STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <span class="keywordtype">unsigned</span> SImm16 = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordtype">unsigned</span> Vmcnt, Expcnt, Lgkmcnt;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a>(ISA, SImm16, Vmcnt, Expcnt, Lgkmcnt);</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  <span class="keywordtype">bool</span> NeedSpace = <span class="keyword">false</span>;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="keywordflow">if</span> (Vmcnt != <a class="code" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">getVmcntBitMask</a>(ISA)) {</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;vmcnt(&quot;</span> &lt;&lt; Vmcnt &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    NeedSpace = <span class="keyword">true</span>;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  }</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="keywordflow">if</span> (Expcnt != <a class="code" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">getExpcntBitMask</a>(ISA)) {</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    <span class="keywordflow">if</span> (NeedSpace)</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;      O &lt;&lt; <span class="charliteral">&#39; &#39;</span>;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;expcnt(&quot;</span> &lt;&lt; Expcnt &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    NeedSpace = <span class="keyword">true</span>;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  }</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordflow">if</span> (Lgkmcnt != <a class="code" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">getLgkmcntBitMask</a>(ISA)) {</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <span class="keywordflow">if</span> (NeedSpace)</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;      O &lt;&lt; <span class="charliteral">&#39; &#39;</span>;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;lgkmcnt(&quot;</span> &lt;&lt; Lgkmcnt &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  }</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;}</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstPrinter.html#a7306dff221a5075d2166c3cf6b740b35"> 1310</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a7306dff221a5075d2166c3cf6b740b35">AMDGPUInstPrinter::printHwreg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html">llvm::AMDGPU::Hwreg</a>;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <span class="keywordtype">unsigned</span> Val = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">decodeHwreg</a>(Val, Id, Offset, Width);</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> HwRegName = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">getHwreg</a>(Id, STI);</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot;hwreg(&quot;</span>;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keywordflow">if</span> (!HwRegName.<a class="code" href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">empty</a>()) {</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    O &lt;&lt; HwRegName;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    O &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  }</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="keywordflow">if</span> (Width != <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11adbec185ad0f7911319cef4aec54b33ce">WIDTH_DEFAULT_</a> || Offset != <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a0f889be4ee32ddab9dfb2507f08addda">OFFSET_DEFAULT_</a>) {</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; Offset &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  }</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  O &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;}</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstPrinter.html#a2a7190d0f25b0630d12ca99ad0086b2b"> 1333</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a2a7190d0f25b0630d12ca99ad0086b2b">AMDGPUInstPrinter::printEndpgm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;                                    <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <span class="keywordflow">if</span> (Imm == 0) {</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  }</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  O &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; formatDec(Imm);</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;}</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenAsmWriter.inc&quot;</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#ac3edd96bf7aeb895c06dcf467cf1b06f"> 1346</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#ac3edd96bf7aeb895c06dcf467cf1b06f">R600InstPrinter::printInst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, uint64_t Address,</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;                                <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Annot, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;                                <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  O.<a class="code" href="classllvm_1_1raw__ostream.html#a520bdf57dfe3e73abb53d482893f0a27">flush</a>();</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  printInstruction(MI, Address, O);</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  printAnnotation(O, Annot);</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;}</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#a27ad0deab2ef9491cb62d7015e174021"> 1354</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#a27ad0deab2ef9491cb62d7015e174021">R600InstPrinter::printAbs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;                               <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a637d7c0cb33bc4739b453cca7e26c8f8">AMDGPUInstPrinter::printIfSet</a>(MI, OpNo, O, <span class="charliteral">&#39;|&#39;</span>);</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;}</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#af5ddbb80fbaec87c1c07228c426bdb01"> 1359</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#af5ddbb80fbaec87c1c07228c426bdb01">R600InstPrinter::printBankSwizzle</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;                                       <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="keywordtype">int</span> BankSwizzle = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="keywordflow">switch</span> (BankSwizzle) {</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;BS:VEC_021/SCL_122&quot;</span>;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;BS:VEC_120/SCL_212&quot;</span>;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;BS:VEC_102/SCL_221&quot;</span>;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;BS:VEC_201&quot;</span>;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="keywordflow">case</span> 5:</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;BS:VEC_210&quot;</span>;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  }</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;}</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#a33a08420900db800f0096dc1bfe892f2"> 1383</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#a33a08420900db800f0096dc1bfe892f2">R600InstPrinter::printClamp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;                                 <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a637d7c0cb33bc4739b453cca7e26c8f8">AMDGPUInstPrinter::printIfSet</a>(MI, OpNo, O, <span class="stringliteral">&quot;_SAT&quot;</span>);</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;}</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#ac2f3913e870114f7ea5991c924c1d67b"> 1388</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#ac2f3913e870114f7ea5991c924c1d67b">R600InstPrinter::printCT</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;                                <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  <span class="keywordtype">unsigned</span> CT = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="keywordflow">switch</span> (CT) {</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;U&#39;</span>;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;N&#39;</span>;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  }</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;}</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#af18fa5f56e8fdfddf6a4d9ebec9dfa3d"> 1403</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#af18fa5f56e8fdfddf6a4d9ebec9dfa3d">R600InstPrinter::printKCache</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;                                  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <span class="keywordtype">int</span> KCacheMode = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">if</span> (KCacheMode &gt; 0) {</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keywordtype">int</span> KCacheBank = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo - 2).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;CB&quot;</span> &lt;&lt; KCacheBank &lt;&lt; <span class="charliteral">&#39;:&#39;</span>;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    <span class="keywordtype">int</span> KCacheAddr = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo + 2).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    <span class="keywordtype">int</span> LineSize = (KCacheMode == 1) ? 16 : 32;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    O &lt;&lt; KCacheAddr * 16 &lt;&lt; <span class="charliteral">&#39;-&#39;</span> &lt;&lt; KCacheAddr * 16 + LineSize;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  }</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;}</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#ad56cd3a876266975fe9836561308c012"> 1415</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#ad56cd3a876266975fe9836561308c012">R600InstPrinter::printLast</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;                                <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a637d7c0cb33bc4739b453cca7e26c8f8">AMDGPUInstPrinter::printIfSet</a>(MI, OpNo, O, <span class="stringliteral">&quot;*&quot;</span>, <span class="stringliteral">&quot; &quot;</span>);</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;}</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#a7ae6d7ad35a919a88fc5a9daa781e1a3"> 1420</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#a7ae6d7ad35a919a88fc5a9daa781e1a3">R600InstPrinter::printLiteral</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;                                   <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() || Op.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>());</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) {</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    int64_t Imm = Op.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    O &lt;&lt; Imm &lt;&lt; <span class="charliteral">&#39;(&#39;</span> &lt;&lt; <a class="code" href="namespacellvm.html#ad11884f9e8917b16fa3800198bbe8a45">BitsToFloat</a>(Imm) &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  }</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    Op.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>()-&gt;<a class="code" href="classllvm_1_1MCExpr.html#ae3067756d9df7843be2d25cedab37da4">print</a>(O &lt;&lt; <span class="charliteral">&#39;@&#39;</span>, &amp;MAI);</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  }</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;}</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#a500164c856a62f35126110fcb695e960"> 1433</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#a500164c856a62f35126110fcb695e960">R600InstPrinter::printNeg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;                               <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a637d7c0cb33bc4739b453cca7e26c8f8">AMDGPUInstPrinter::printIfSet</a>(MI, OpNo, O, <span class="charliteral">&#39;-&#39;</span>);</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;}</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#a670a42d99ef6140c6693c3e18795f5b3"> 1438</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#a670a42d99ef6140c6693c3e18795f5b3">R600InstPrinter::printOMOD</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;                                <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) {</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; * 2.0&quot;</span>;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; * 4.0&quot;</span>;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; / 2.0&quot;</span>;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  }</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;}</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#ad37bf392a45a00d0cc932919bfbda706"> 1454</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#ad37bf392a45a00d0cc932919bfbda706">R600InstPrinter::printMemOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;                                      <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <a class="code" href="SelectionDAGDumper_8cpp.html#a62a3cfb3d3c455d1999831d2fcfce9a8">printOperand</a>(MI, OpNo, O);</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  O  &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <a class="code" href="SelectionDAGDumper_8cpp.html#a62a3cfb3d3c455d1999831d2fcfce9a8">printOperand</a>(MI, OpNo + 1, O);</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;}</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#a572fc6c9209a834b1de293468ccc6691"> 1461</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#a572fc6c9209a834b1de293468ccc6691">R600InstPrinter::printOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;                                   <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <span class="keywordflow">if</span> (OpNo &gt;= MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>()) {</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;/*Missing OP&quot;</span> &lt;&lt; OpNo &lt;&lt; <span class="stringliteral">&quot;*/&quot;</span>;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  }</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>()) {</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    <span class="comment">// This is the default predicate state, so we don&#39;t need to print it.</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    <span class="keywordflow">case</span> R600::PRED_SEL_OFF:</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;      O &lt;&lt; <a class="code" href="MIParser_8cpp.html#a3700397f4b07bdd8e2afcab703675034">getRegisterName</a>(Op.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    }</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) {</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;      O &lt;&lt; Op.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#aa7aceb7ad4b48227d5610a99178df869">isFPImm</a>()) {</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    <span class="comment">// We special case 0.0 because otherwise it will be printed as an integer.</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#acbd988411b2f4c9261c968d9922ecc9c">getFPImm</a>() == 0.0)</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;      O &lt;&lt; <span class="stringliteral">&quot;0.0&quot;</span>;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;      O &lt;&lt; Op.<a class="code" href="classllvm_1_1MCOperand.html#acbd988411b2f4c9261c968d9922ecc9c">getFPImm</a>();</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    }</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Exp = Op.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    Exp-&gt;<a class="code" href="classllvm_1_1MCExpr.html#ae3067756d9df7843be2d25cedab37da4">print</a>(O, &amp;MAI);</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;/*INV_OP*/&quot;</span>;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  }</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;}</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#a3867d65a7807fecb0c6a3eda982d08dd"> 1496</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#a3867d65a7807fecb0c6a3eda982d08dd">R600InstPrinter::printRel</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;                               <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a637d7c0cb33bc4739b453cca7e26c8f8">AMDGPUInstPrinter::printIfSet</a>(MI, OpNo, O, <span class="charliteral">&#39;+&#39;</span>);</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;}</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#a48c1397221f66f3a693662f238830c69"> 1501</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#a48c1397221f66f3a693662f238830c69">R600InstPrinter::printRSel</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;                                  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <span class="keywordtype">unsigned</span> Sel = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  <span class="keywordflow">switch</span> (Sel) {</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;X&#39;</span>;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;Y&#39;</span>;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;Z&#39;</span>;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;W&#39;</span>;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;0&#39;</span>;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="keywordflow">case</span> 5:</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;1&#39;</span>;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="keywordflow">case</span> 7:</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;_&#39;</span>;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  }</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;}</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#a342c6df274b87f2674d06b3da6fc6c3b"> 1531</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#a342c6df274b87f2674d06b3da6fc6c3b">R600InstPrinter::printUpdateExecMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;                                          <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a637d7c0cb33bc4739b453cca7e26c8f8">AMDGPUInstPrinter::printIfSet</a>(MI, OpNo, O, <span class="stringliteral">&quot;ExecMask,&quot;</span>);</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;}</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#a6feaf2faae9601a00508e769083aca72"> 1536</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#a6feaf2faae9601a00508e769083aca72">R600InstPrinter::printUpdatePred</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;                                      <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a637d7c0cb33bc4739b453cca7e26c8f8">AMDGPUInstPrinter::printIfSet</a>(MI, OpNo, O, <span class="stringliteral">&quot;Pred,&quot;</span>);</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;}</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstPrinter.html#a968de3f817c1d8be40b730b60db20e40"> 1541</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstPrinter.html#a968de3f817c1d8be40b730b60db20e40">R600InstPrinter::printWrite</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;                                 <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;O) {</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() == 0) {</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot; (MASKED)&quot;</span>;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  }</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;}</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#include &quot;R600GenAsmWriter.inc&quot;</span></div><div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203fa3b095994a942145ccaaed4f175c7172a"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa3b095994a942145ccaaed4f175c7172a">llvm::SISrcMods::OP_SEL_0</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00186">SIDefines.h:186</a></div></div>
<div class="ttc" id="namespacellvm_html_a443819cdc54f775be2d0836c16d3661e"><div class="ttname"><a href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">llvm::isUInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 32 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00385">MathExtras.h:385</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11adbec185ad0f7911319cef4aec54b33ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11adbec185ad0f7911319cef4aec54b33ce">llvm::AMDGPU::Hwreg::WIDTH_DEFAULT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00366">SIDefines.h:366</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a5f639fdcd3fc673fcbdb47f2e88b2b41"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">llvm::MCOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00058">MCInst.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a9077097914bb8e7879a908764fe0f37d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9077097914bb8e7879a908764fe0f37d">llvm::AMDGPU::DPP::ROW_HALF_MIRROR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00477">SIDefines.h:477</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_a6feaf2faae9601a00508e769083aca72"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#a6feaf2faae9601a00508e769083aca72">llvm::R600InstPrinter::printUpdatePred</a></div><div class="ttdeci">void printUpdatePred(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01536">AMDGPUInstPrinter.cpp:1536</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2a5b31fa892b7889649899a01b58c02bfd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a5b31fa892b7889649899a01b58c02bfd">llvm::AMDGPU::Swizzle::ID_REVERSE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00377">SIDefines.h:377</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa2621413a00a0fa1a667feb51cdfc333"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa2621413a00a0fa1a667feb51cdfc333">llvm::AMDGPU::DPP::ROW_SHR_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00459">SIDefines.h:459</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83acf0725b2c90fcca9a43a6d391381232d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf0725b2c90fcca9a43a6d391381232d">llvm::AMDGPU::Swizzle::LANE_NUM</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00396">SIDefines.h:396</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aabc18aa07471905caf14b86b02d05d867"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aabc18aa07471905caf14b86b02d05d867">llvm::AMDGPU::SDWA::BYTE_1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00415">SIDefines.h:415</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00141">SIDefines.h:141</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a4ced925fd9bf7ea112827aea440e168c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a4ced925fd9bf7ea112827aea440e168c">llvm::AMDGPU::Swizzle::QUAD_PERM_ENC_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00386">SIDefines.h:386</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2a45963ea85feec95c4749f3e29ad4203c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a45963ea85feec95c4749f3e29ad4203c">llvm::AMDGPU::Swizzle::ID_BROADCAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00378">SIDefines.h:378</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2adbc8019a078b4a0407e5094281305a62"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2adbc8019a078b4a0407e5094281305a62">llvm::AMDGPU::Swizzle::ID_QUAD_PERM</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00374">SIDefines.h:374</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aa214c98bde27112b9cec6bc4e1dba715"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">llvm::AMDGPU::getExpcntBitMask</a></div><div class="ttdeci">unsigned getExpcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00614">AMDGPUBaseInfo.cpp:614</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9db0c6cdc58a23822de98f246145a788">llvm::AMDGPU::DPP::BCAST31</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00479">SIDefines.h:479</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_ac19c5d82adec186ac56e94115530daa8"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value const Twine &amp; Name</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00225">AMDGPULibCalls.cpp:225</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00138">SIDefines.h:138</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa27c2292be22c82ea2f2497c76d99118"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa27c2292be22c82ea2f2497c76d99118">llvm::AMDGPU::DPP::WAVE_SHR1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00470">SIDefines.h:470</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_af5252ebf458b72b49d66ec97f51841e3a6e7bf5dc7392f0c436832b8f4925edca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#af5252ebf458b72b49d66ec97f51841e3a6e7bf5dc7392f0c436832b8f4925edca">llvm::AMDGPU::VGPRIndexMode::ENABLE_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00220">SIDefines.h:220</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="AMDGPUInstPrinter_8cpp_html_a26dc343a02d10198a652c221219dd321"><div class="ttname"><a href="AMDGPUInstPrinter_8cpp.html#a26dc343a02d10198a652c221219dd321">allOpsDefaultValue</a></div><div class="ttdeci">static bool allOpsDefaultValue(const int *Ops, int NumOps, int Mod, bool IsPacked, bool HasDstSel)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l00939">AMDGPUInstPrinter.cpp:939</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstPrinter_html_aa35cac4eccfa6cf751d2389d1bb969fc"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#aa35cac4eccfa6cf751d2389d1bb969fc">llvm::AMDGPUInstPrinter::printInst</a></div><div class="ttdeci">void printInst(const MCInst *MI, uint64_t Address, StringRef Annot, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) override</div><div class="ttdoc">Print the specified MCInst to the specified raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l00029">AMDGPUInstPrinter.cpp:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a18b32cda4aa104e7092cd79c9c234401"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">llvm::AMDGPU::SendMsg::encodeMsg</a></div><div class="ttdeci">uint64_t encodeMsg(uint64_t MsgId, uint64_t OpId, uint64_t StreamId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00867">AMDGPUBaseInfo.cpp:867</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a4d8680fb761cf1d88232de86f8fcecba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a></div><div class="ttdeci">unsigned getRegBitWidth(unsigned RCID)</div><div class="ttdoc">Get the size in bits of a register from the register class RC. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01083">AMDGPUBaseInfo.cpp:1083</a></div></div>
<div class="ttc" id="namespacellvm_html_ad11884f9e8917b16fa3800198bbe8a45"><div class="ttname"><a href="namespacellvm.html#ad11884f9e8917b16fa3800198bbe8a45">llvm::BitsToFloat</a></div><div class="ttdeci">float BitsToFloat(uint32_t Bits)</div><div class="ttdoc">This function takes a 32-bit integer and returns the bit equivalent float. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00632">MathExtras.h:632</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aac0ba270133e0411b25c5e9f0a60db124"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aac0ba270133e0411b25c5e9f0a60db124">llvm::AMDGPU::SDWA::BYTE_0</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00414">SIDefines.h:414</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a7a8c7eea0aa4890f25a4b83e1f0a0b6f"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00057">MCInst.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aa7f78de6c8b0734050d847d1cb4c68298"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aa7f78de6c8b0734050d847d1cb4c68298">llvm::AMDGPU::VGPRIndexMode::ID_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00211">SIDefines.h:211</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1IsaVersion_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1IsaVersion.html">llvm::AMDGPU::IsaVersion</a></div><div class="ttdoc">Instruction set architecture version. </div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8h_source.html#l00136">TargetParser.h:136</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a3cb08b10c27a453c57a2708e83859b47"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a3cb08b10c27a453c57a2708e83859b47">llvm::SIInstrFlags::SDWA</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00041">SIDefines.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstPrinter_html_a637d7c0cb33bc4739b453cca7e26c8f8"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#a637d7c0cb33bc4739b453cca7e26c8f8">llvm::AMDGPUInstPrinter::printIfSet</a></div><div class="ttdeci">static void printIfSet(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O, StringRef Asm, StringRef Default=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01098">AMDGPUInstPrinter.cpp:1098</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203faa2e6fe69892c3b751a1f9cb4933ca368"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faa2e6fe69892c3b751a1f9cb4933ca368">llvm::SISrcMods::NEG_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00185">SIDefines.h:185</a></div></div>
<div class="ttc" id="AMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_a342c6df274b87f2674d06b3da6fc6c3b"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#a342c6df274b87f2674d06b3da6fc6c3b">llvm::R600InstPrinter::printUpdateExecMask</a></div><div class="ttdeci">void printUpdateExecMask(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01531">AMDGPUInstPrinter.cpp:1531</a></div></div>
<div class="ttc" id="namespacellvm_html_a4c325dfb28ee59541a0c1aef2e66c80f"><div class="ttname"><a href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">llvm::isInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 16 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00342">MathExtras.h:342</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">llvm::AMDGPU::SDWA::UNUSED_PRESERVE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00426">SIDefines.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">llvm::AMDGPU::OPERAND_REG_IMM_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00134">SIDefines.h:134</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a40767b966aa194931bb6ce67e3649de7"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a40767b966aa194931bb6ce67e3649de7">llvm::SIInstrFlags::VOPC</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00034">SIDefines.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00196">MCInstrDesc.h:196</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">llvm::AMDGPU::OPERAND_REG_IMM_FP64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00131">SIDefines.h:131</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">llvm::AMDGPU::OPERAND_REG_IMM_INT64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00128">SIDefines.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_aedfb90fc7b42515c5e5e91069469bfea"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aedfb90fc7b42515c5e5e91069469bfea">llvm::AMDGPU::SendMsg::isValidMsgOp</a></div><div class="ttdeci">bool isValidMsgOp(int64_t MsgId, int64_t OpId, bool Strict)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00809">AMDGPUBaseInfo.cpp:809</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa0a9df192d678c0644b5c20d4a233f24"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa0a9df192d678c0644b5c20d4a233f24">llvm::AMDGPU::DPP::ROW_SHL_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00454">SIDefines.h:454</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a06434d3505958806f243119630f8c976"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a06434d3505958806f243119630f8c976">llvm::SIInstrFlags::DPP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00042">SIDefines.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00093">RISCVBaseInfo.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa4ec018c5346887664d316f13c690611"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa4ec018c5346887664d316f13c690611">llvm::AMDGPU::DPP::ROW_ROR_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00463">SIDefines.h:463</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html">llvm::AMDGPU::Swizzle</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00371">SIDefines.h:371</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html">llvm::AMDGPU::SendMsg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00261">SIDefines.h:261</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203faf0e8126187c47c5b74a1bdc635158144"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf0e8126187c47c5b74a1bdc635158144">llvm::SISrcMods::OP_SEL_1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00187">SIDefines.h:187</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6ac242f41ca07c86e2cba62a617b640b66"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6ac242f41ca07c86e2cba62a617b640b66">llvm::AMDGPU::SDWA::UNUSED_SEXT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00425">SIDefines.h:425</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstPrinter_html_a9c8321a883e1beb10169f76392340a12"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#a9c8321a883e1beb10169f76392340a12">llvm::AMDGPUInstPrinter::printWaitFlag</a></div><div class="ttdeci">void printWaitFlag(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01280">AMDGPUInstPrinter.cpp:1280</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6aa32d1badbd5e9ff382591dfe33772591"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6aa32d1badbd5e9ff382591dfe33772591">llvm::AMDGPU::SDWA::UNUSED_PAD</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00424">SIDefines.h:424</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a204d8769ddd5fd44322d6438969d9a8d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a204d8769ddd5fd44322d6438969d9a8d">llvm::AMDGPU::Swizzle::BITMASK_OR_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00405">SIDefines.h:405</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00140">SIDefines.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00149">SIDefines.h:149</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexStyle_html_a2ff7bb0072f1202f7b06bb426d6ecda0aee14e37b71e28e68ace5e2f6b67042a9"><div class="ttname"><a href="namespacellvm_1_1HexStyle.html#a2ff7bb0072f1202f7b06bb426d6ecda0aee14e37b71e28e68ace5e2f6b67042a9">llvm::HexStyle::Asm</a></div><div class="ttdoc">0ffh </div><div class="ttdef"><b>Definition:</b> <a href="MCInstPrinter_8h_source.html#l00033">MCInstPrinter.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00107">MCSubtargetInfo.h:107</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a7c1b7d231bccabb7234e9b353c87a904">llvm::AMDGPU::DPP::ROW_SHARE_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00482">SIDefines.h:482</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a236fa15cfdc1ae92e257562f677d18bb"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a236fa15cfdc1ae92e257562f677d18bb">llvm::AMDGPU::MIMGDimInfo::AsmSuffix</a></div><div class="ttdeci">const char * AsmSuffix</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00228">AMDGPUBaseInfo.h:228</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">llvm::AMDGPU::OPERAND_REG_IMM_INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00129">SIDefines.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstPrinter_html_a91afb5c1063e02fff7d60f7eef58e1da"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#a91afb5c1063e02fff7d60f7eef58e1da">llvm::AMDGPUInstPrinter::printRegOperand</a></div><div class="ttdeci">static void printRegOperand(unsigned RegNo, raw_ostream &amp;O, const MCRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l00284">AMDGPUInstPrinter.cpp:284</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1">llvm::MCOI::OPERAND_PCREL</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00053">MCInstrDesc.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00035">MCExpr.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a52db1e058f20f51d26ebb9624c52b240"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a52db1e058f20f51d26ebb9624c52b240">llvm::AMDGPU::DPP::QUAD_PERM_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00451">SIDefines.h:451</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">llvm::MCOI::OPERAND_IMMEDIATE</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00050">MCInstrDesc.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstPrinter_html_a2a7190d0f25b0630d12ca99ad0086b2b"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#a2a7190d0f25b0630d12ca99ad0086b2b">llvm::AMDGPUInstPrinter::printEndpgm</a></div><div class="ttdeci">void printEndpgm(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01333">AMDGPUInstPrinter.cpp:1333</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ae6d80e3c29e42507b5b6cd519bbe3596"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae6d80e3c29e42507b5b6cd519bbe3596">llvm::AMDGPU::getMIMGDimInfoByEncoding</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfoByEncoding(uint8_t DimEnc)</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a0c141eeb27b318543ac938178c8e1e8f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0c141eeb27b318543ac938178c8e1e8f">llvm::AMDGPU::SendMsg::getMsgOpName</a></div><div class="ttdeci">StringRef getMsgOpName(int64_t MsgId, int64_t OpId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00827">AMDGPUBaseInfo.cpp:827</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994af0ca8c082f70a5a7bf5d1cee50db3d07"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994af0ca8c082f70a5a7bf5d1cee50db3d07">llvm::SIInstrFlags::VOP3_OPSEL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00069">SIDefines.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstPrinter_html_ad99470e2d8f9760eaf62693cc64e1640"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#ad99470e2d8f9760eaf62693cc64e1640">llvm::AMDGPUInstPrinter::printOModSI</a></div><div class="ttdeci">void printOModSI(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01132">AMDGPUInstPrinter.cpp:1132</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ae415c9b5bbaab9c349061d3392c1b198"><div class="ttname"><a href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">llvm::StringRef::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdoc">empty - Check if the string is empty. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00147">StringRef.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_ad56cd3a876266975fe9836561308c012"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#ad56cd3a876266975fe9836561308c012">llvm::R600InstPrinter::printLast</a></div><div class="ttdeci">void printLast(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01415">AMDGPUInstPrinter.cpp:1415</a></div></div>
<div class="ttc" id="namespaceOpName_html"><div class="ttname"><a href="namespaceOpName.html">OpName</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00064">R600Defines.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00064">MCInst.h:64</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a60f0e8dd618af278da015b2945a34b4e">llvm::AMDGPU::DPP::BCAST15</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00478">SIDefines.h:478</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83af237a8a32526c4f1cc633192ad28aad8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83af237a8a32526c4f1cc633192ad28aad8">llvm::AMDGPU::Swizzle::BITMASK_XOR_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00406">SIDefines.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_a3867d65a7807fecb0c6a3eda982d08dd"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#a3867d65a7807fecb0c6a3eda982d08dd">llvm::R600InstPrinter::printRel</a></div><div class="ttdeci">void printRel(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01496">AMDGPUInstPrinter.cpp:1496</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">Information about the type of the operand. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00087">MCInstrDesc.h:87</a></div></div>
<div class="ttc" id="MIParser_8cpp_html_a3700397f4b07bdd8e2afcab703675034"><div class="ttname"><a href="MIParser_8cpp.html#a3700397f4b07bdd8e2afcab703675034">getRegisterName</a></div><div class="ttdeci">static std::string getRegisterName(const TargetRegisterInfo *TRI, unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MIParser_8cpp_source.html#l01125">MIParser.cpp:1125</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a78562688e8d67f7ffa892e4b92311a98"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a78562688e8d67f7ffa892e4b92311a98">llvm::SIInstrFlags::VOP3</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00037">SIDefines.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">llvm::AMDGPU::OPERAND_REG_IMM_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00133">SIDefines.h:133</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ab1f81e4ef3adbe04a3a999886c6ecf21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab1f81e4ef3adbe04a3a999886c6ecf21">llvm::AMDGPU::Swizzle::BITMASK_PERM_ENC</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00388">SIDefines.h:388</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aa90653661c47f66711e6360a8972032fd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa90653661c47f66711e6360a8972032fd">llvm::AMDGPU::SDWA::BYTE_2</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00416">SIDefines.h:416</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_af18fa5f56e8fdfddf6a4d9ebec9dfa3d"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#af18fa5f56e8fdfddf6a4d9ebec9dfa3d">llvm::R600InstPrinter::printKCache</a></div><div class="ttdeci">void printKCache(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01403">AMDGPUInstPrinter.cpp:1403</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_ac2f3913e870114f7ea5991c924c1d67b"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#ac2f3913e870114f7ea5991c924c1d67b">llvm::R600InstPrinter::printCT</a></div><div class="ttdeci">void printCT(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01388">AMDGPUInstPrinter.cpp:1388</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">llvm::AMDGPU::SendMsg::StreamId</a></div><div class="ttdeci">StreamId</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00301">SIDefines.h:301</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a14f4488176c546422f858d7adc5c9a90"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">llvm::MCOperand::getExpr</a></div><div class="ttdeci">const MCExpr * getExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00095">MCInst.h:95</a></div></div>
<div class="ttc" id="AMDGPUAsmUtils_8h_html"><div class="ttname"><a href="AMDGPUAsmUtils_8h.html">AMDGPUAsmUtils.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIOutMods_html_ac131e1c80ef990bbc7d6d4ce85a4d5a3a6331f8be2ffd9ba4cb0d472c87e3848b"><div class="ttname"><a href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3a6331f8be2ffd9ba4cb0d472c87e3848b">llvm::SIOutMods::MUL2</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00195">SIDefines.h:195</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83acf3ca28a336368c8e2e89d5f996b8d66"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83acf3ca28a336368c8e2e89d5f996b8d66">llvm::AMDGPU::Swizzle::LANE_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00395">SIDefines.h:395</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2aa82ee48b2dffe6feea7c981b40e82c0a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2aa82ee48b2dffe6feea7c981b40e82c0a">llvm::AMDGPU::Swizzle::ID_BITMASK_PERM</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00375">SIDefines.h:375</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a5537d2c18e3c7cf4e9b70986bb7c90db"><div class="ttname"><a href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">llvm::FloatToBits</a></div><div class="ttdeci">uint32_t FloatToBits(float Float)</div><div class="ttdoc">This function takes a float and returns the bit equivalent 32-bit integer. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00652">MathExtras.h:652</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00139">SIDefines.h:139</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_afd56d792a341cdace91959b9e34d5e24"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">llvm::AMDGPU::Hwreg::decodeHwreg</a></div><div class="ttdeci">void decodeHwreg(unsigned Val, unsigned &amp;Id, unsigned &amp;Offset, unsigned &amp;Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00756">AMDGPUBaseInfo.cpp:756</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00148">SIDefines.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a4509c43893edc940979f690c468664c1"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">llvm::MCOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00075">MCInst.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_af5ddbb80fbaec87c1c07228c426bdb01"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#af5ddbb80fbaec87c1c07228c426bdb01">llvm::R600InstPrinter::printBankSwizzle</a></div><div class="ttdeci">void printBankSwizzle(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01359">AMDGPUInstPrinter.cpp:1359</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html">llvm::AMDGPU::Hwreg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00313">SIDefines.h:313</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_ae3067756d9df7843be2d25cedab37da4"><div class="ttname"><a href="classllvm_1_1MCExpr.html#ae3067756d9df7843be2d25cedab37da4">llvm::MCExpr::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS, const MCAsmInfo *MAI, bool InParens=false) const</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8cpp_source.html#l00042">MCExpr.cpp:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a58f60f9ac04e27846a67a951d920837e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">llvm::AMDGPU::isSI</a></div><div class="ttdeci">bool isSI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00937">AMDGPUBaseInfo.cpp:937</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a27e5626ce22d0cd09916837dc88b7efe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a></div><div class="ttdeci">bool isGFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00953">AMDGPUBaseInfo.cpp:953</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a40ba804f3ab3eae632ab10e37179a2e9">llvm::AMDGPU::DPP::ROW_XMASK_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00485">SIDefines.h:485</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_ac973cf6ead9a91dde90f88333cf3d885"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">llvm::AMDGPU::Hwreg::getHwreg</a></div><div class="ttdeci">StringRef getHwreg(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00752">AMDGPUBaseInfo.cpp:752</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_a500164c856a62f35126110fcb695e960"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#a500164c856a62f35126110fcb695e960">llvm::R600InstPrinter::printNeg</a></div><div class="ttdeci">void printNeg(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01433">AMDGPUInstPrinter.cpp:1433</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_a27ad0deab2ef9491cb62d7015e174021"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#a27ad0deab2ef9491cb62d7015e174021">llvm::R600InstPrinter::printAbs</a></div><div class="ttdeci">void printAbs(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01354">AMDGPUInstPrinter.cpp:1354</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_abb8926689b569c862c494983726522d2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">llvm::AMDGPU::SendMsg::IdSymbolic</a></div><div class="ttdeci">const char *const IdSymbolic[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00015">AMDGPUAsmUtils.cpp:15</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstPrinter_html_a7306dff221a5075d2166c3cf6b740b35"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#a7306dff221a5075d2166c3cf6b740b35">llvm::AMDGPUInstPrinter::printHwreg</a></div><div class="ttdeci">void printHwreg(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01310">AMDGPUInstPrinter.cpp:1310</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_aa7aceb7ad4b48227d5610a99178df869"><div class="ttname"><a href="classllvm_1_1MCOperand.html#aa7aceb7ad4b48227d5610a99178df869">llvm::MCOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00059">MCInst.h:59</a></div></div>
<div class="ttc" id="AMDGPUInstPrinter_8h_html"><div class="ttname"><a href="AMDGPUInstPrinter_8h.html">AMDGPUInstPrinter.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a434f6a0d80fb13e4326e848a6391f057"><div class="ttname"><a href="namespacellvm.html#a434f6a0d80fb13e4326e848a6391f057">llvm::isPowerOf2_64</a></div><div class="ttdeci">constexpr bool isPowerOf2_64(uint64_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0 (64 bit edition.) </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00470">MathExtras.h:470</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="MCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_ad37bf392a45a00d0cc932919bfbda706"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#ad37bf392a45a00d0cc932919bfbda706">llvm::R600InstPrinter::printMemOperand</a></div><div class="ttdeci">void printMemOperand(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01454">AMDGPUInstPrinter.cpp:1454</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08aa5784dd41d677a97d692a6ff9dce9864"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08aa5784dd41d677a97d692a6ff9dce9864">llvm::AMDGPU::DPP::ROW_SHARE_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00483">SIDefines.h:483</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstPrinter_html_a08962741cbf4383a7e72449793392d37"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#a08962741cbf4383a7e72449793392d37">llvm::AMDGPUInstPrinter::printClampSI</a></div><div class="ttdeci">void printClampSI(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01125">AMDGPUInstPrinter.cpp:1125</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_ae23b2e8269fe15dbe5ebb3394438960c"><div class="ttname"><a href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">llvm::MCOperand::isExpr</a></div><div class="ttdeci">bool isExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00060">MCInst.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aaddbc3f8d705f646af626fd73cdf3618b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaddbc3f8d705f646af626fd73cdf3618b">llvm::AMDGPU::SDWA::DWORD</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00420">SIDefines.h:420</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a3c5c7109f398fdca515509e2284cd8c0"><div class="ttname"><a href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">llvm::MCInst::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00182">MCInst.h:182</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a6e43e3dca210502505e9966c05ef55d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6e43e3dca210502505e9966c05ef55d5">llvm::AMDGPU::DPP::ROW_MIRROR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00476">SIDefines.h:476</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIOutMods_html_ac131e1c80ef990bbc7d6d4ce85a4d5a3a9ad8a7e9d3feac232ad68a34719110f0"><div class="ttname"><a href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3a9ad8a7e9d3feac232ad68a34719110f0">llvm::SIOutMods::MUL4</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00196">SIDefines.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_a7ae6d7ad35a919a88fc5a9daa781e1a3"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#a7ae6d7ad35a919a88fc5a9daa781e1a3">llvm::R600InstPrinter::printLiteral</a></div><div class="ttdeci">void printLiteral(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01420">AMDGPUInstPrinter.cpp:1420</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00142">SIDefines.h:142</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21a0f889be4ee32ddab9dfb2507f08addda"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a0f889be4ee32ddab9dfb2507f08addda">llvm::AMDGPU::Hwreg::OFFSET_DEFAULT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00343">SIDefines.h:343</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00144">SIDefines.h:144</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGDimInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00222">AMDGPUBaseInfo.h:222</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a175c7c2cfb13bbb127dbbfe8ab44e6fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a175c7c2cfb13bbb127dbbfe8ab44e6fe">llvm::AMDGPU::DPP::ROW_XMASK_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00484">SIDefines.h:484</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a6f529fe757ee2d6b98aec1525a78da27"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a6f529fe757ee2d6b98aec1525a78da27">llvm::AMDGPU::Swizzle::LANE_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00393">SIDefines.h:393</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a4c450943f424116a9b6b9a3db451af6c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">llvm::AMDGPU::getIsaVersion</a></div><div class="ttdeci">IsaVersion getIsaVersion(StringRef GPU)</div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8cpp_source.html#l00175">TargetParser.cpp:175</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_a968de3f817c1d8be40b730b60db20e40"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#a968de3f817c1d8be40b730b60db20e40">llvm::R600InstPrinter::printWrite</a></div><div class="ttdeci">void printWrite(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01541">AMDGPUInstPrinter.cpp:1541</a></div></div>
<div class="ttc" id="namespacellvm_html_a99e12a4a954a95d45f52950d13a43fc6"><div class="ttname"><a href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">llvm::countPopulation</a></div><div class="ttdeci">unsigned countPopulation(T Value)</div><div class="ttdoc">Count the number of set bits in a value. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00556">MathExtras.h:556</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_a572fc6c9209a834b1de293468ccc6691"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#a572fc6c9209a834b1de293468ccc6691">llvm::R600InstPrinter::printOperand</a></div><div class="ttdeci">void printOperand(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01461">AMDGPUInstPrinter.cpp:1461</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIOutMods_html_ac131e1c80ef990bbc7d6d4ce85a4d5a3ae39e7379dfd9f1b656000322b9ace2b8"><div class="ttname"><a href="namespacellvm_1_1SIOutMods.html#ac131e1c80ef990bbc7d6d4ce85a4d5a3ae39e7379dfd9f1b656000322b9ace2b8">llvm::SIOutMods::DIV2</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00197">SIDefines.h:197</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203fa1be8a1ab79f4d1830526cc8d48960168"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa1be8a1ab79f4d1830526cc8d48960168">llvm::SISrcMods::ABS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00183">SIDefines.h:183</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a4f8d63108fc54934889e0b11c61f31c2a0c72d4f818886442d3002d7c19e80785"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a4f8d63108fc54934889e0b11c61f31c2a0c72d4f818886442d3002d7c19e80785">llvm::AMDGPU::Swizzle::ID_SWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00376">SIDefines.h:376</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994aacf639f4528a313767923c5575e1828e"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994aacf639f4528a313767923c5575e1828e">llvm::SIInstrFlags::IsPacked</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00087">SIDefines.h:87</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a121b7c6d9f56fbb503056805b749e883"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a121b7c6d9f56fbb503056805b749e883">llvm::AMDGPU::DPP::ROW_SHR_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00458">SIDefines.h:458</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a></div><div class="ttdoc">Operands with register or 32-bit immediate. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00127">SIDefines.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00180">MCInst.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_a33a08420900db800f0096dc1bfe892f2"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#a33a08420900db800f0096dc1bfe892f2">llvm::R600InstPrinter::printClamp</a></div><div class="ttdeci">void printClamp(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01383">AMDGPUInstPrinter.cpp:1383</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html">llvm::AMDGPU::DPP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00446">SIDefines.h:446</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_aec147a230202e68bf78fc70798b25902"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aec147a230202e68bf78fc70798b25902">llvm::AMDGPU::SendMsg::isValidMsgStream</a></div><div class="ttdeci">bool isValidMsgStream(int64_t MsgId, int64_t OpId, int64_t StreamId, bool Strict)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00832">AMDGPUBaseInfo.cpp:832</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ac0315a1c23874571d99e8afc42f6f1a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ac0315a1c23874571d99e8afc42f6f1a6">llvm::AMDGPU::Swizzle::QUAD_PERM_ENC</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00385">SIDefines.h:385</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00130">SIDefines.h:130</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08ab9dead8d5e63143c1abb4a508d4c6f30">llvm::AMDGPU::DPP::WAVE_SHL1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00464">SIDefines.h:464</a></div></div>
<div class="ttc" id="namespacellvm_html_a1c07fedf398a07f6c0d9fe707bf855ad"><div class="ttname"><a href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">llvm::DoubleToBits</a></div><div class="ttdeci">uint64_t DoubleToBits(double Double)</div><div class="ttdoc">This function takes a double and returns the bit equivalent 64-bit integer. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00642">MathExtras.h:642</a></div></div>
<div class="ttc" id="namespacellvm_html_a9db8c44b250b90e3ab7e4d144e7c9c2ea7aeb0277500c86e4aa6bd23f9a737942"><div class="ttname"><a href="namespacellvm.html#a9db8c44b250b90e3ab7e4d144e7c9c2ea7aeb0277500c86e4aa6bd23f9a737942">llvm::ModRefInfo::Mod</a></div><div class="ttdoc">The access may modify the value stored in memory. </div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a5d5452528429597f223826cbc63ca867"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">llvm::MCSubtargetInfo::getCPU</a></div><div class="ttdeci">StringRef getCPU() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00105">MCSubtargetInfo.h:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_ae081bfd156ee8426026761c3c28005b6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae081bfd156ee8426026761c3c28005b6">llvm::AMDGPU::SendMsg::msgSupportsStream</a></div><div class="ttdeci">bool msgSupportsStream(int64_t MsgId, int64_t OpId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00854">AMDGPUBaseInfo.cpp:854</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a4461ff64de7ad86800306bfc3c8769e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a4461ff64de7ad86800306bfc3c8769e8">llvm::AMDGPU::DPP::WAVE_ROL1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00467">SIDefines.h:467</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08abbdea5eaa8b53c3c3ddc5446a1883d0e">llvm::AMDGPU::DPP::WAVE_ROR1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00473">SIDefines.h:473</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3aac95e69cbecdf2384529d8d832b09a9fd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3aac95e69cbecdf2384529d8d832b09a9fd">llvm::AMDGPU::VGPRIndexMode::ID_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00210">SIDefines.h:210</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_ad625cf3c6650d45df86276f8672a88ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">llvm::AMDGPU::SendMsg::msgRequiresOp</a></div><div class="ttdeci">bool msgRequiresOp(int64_t MsgId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00850">AMDGPUBaseInfo.cpp:850</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ab2da60bb7fe040845cfd4194da5d824e">llvm::AMDGPU::Swizzle::BITMASK_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00400">SIDefines.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html_a520bdf57dfe3e73abb53d482893f0a27"><div class="ttname"><a href="classllvm_1_1raw__ostream.html#a520bdf57dfe3e73abb53d482893f0a27">llvm::raw_ostream::flush</a></div><div class="ttdeci">void flush()</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00155">raw_ostream.h:155</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da83076f86f6450732bc883b8723492eb2"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da83076f86f6450732bc883b8723492eb2">llvm::MCOI::OPERAND_UNKNOWN</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00049">MCInstrDesc.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ade135e9169df98a7457505a0ea5b6179"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">llvm::AMDGPU::isCI</a></div><div class="ttdeci">bool isCI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00941">AMDGPUBaseInfo.cpp:941</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstPrinter_html_a0124206da659398599dfb682b6a610cb"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#a0124206da659398599dfb682b6a610cb">llvm::AMDGPUInstPrinter::printSwizzle</a></div><div class="ttdeci">void printSwizzle(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01207">AMDGPUInstPrinter.cpp:1207</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a9e08c85c7d6f60d087e8455a4577bd69"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a9e08c85c7d6f60d087e8455a4577bd69">llvm::AMDGPU::DPP::ROW_ROR_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00462">SIDefines.h:462</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a626413fe751b97e13812bb7b635e6dd5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">llvm::AMDGPU::isGFX9</a></div><div class="ttdeci">bool isGFX9(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00949">AMDGPUBaseInfo.cpp:949</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a091f28b7827ff6a40fb85ea9aadc4dfd"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a091f28b7827ff6a40fb85ea9aadc4dfd">llvm::SIInstrFlags::IsNonFlatSeg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00093">SIDefines.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">llvm::AMDGPU::SDWA::WORD_1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00419">SIDefines.h:419</a></div></div>
<div class="ttc" id="SelectionDAGDumper_8cpp_html_a62a3cfb3d3c455d1999831d2fcfce9a8"><div class="ttname"><a href="SelectionDAGDumper_8cpp.html#a62a3cfb3d3c455d1999831d2fcfce9a8">printOperand</a></div><div class="ttdeci">static bool printOperand(raw_ostream &amp;OS, const SelectionDAG *G, const SDValue Value)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGDumper_8cpp_source.html#l00870">SelectionDAGDumper.cpp:870</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7bac21c0e218a109e1353d239807dd4f3c9"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7bac21c0e218a109e1353d239807dd4f3c9">llvm::X86II::Imm16</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00782">X86BaseInfo.h:782</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_ac3edd96bf7aeb895c06dcf467cf1b06f"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#ac3edd96bf7aeb895c06dcf467cf1b06f">llvm::R600InstPrinter::printInst</a></div><div class="ttdeci">void printInst(const MCInst *MI, uint64_t Address, StringRef Annot, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) override</div><div class="ttdoc">Print the specified MCInst to the specified raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01346">AMDGPUInstPrinter.cpp:1346</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html">llvm::AMDGPU::SDWA</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00411">SIDefines.h:411</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ad198ccff657f64471c12cc36d9aa1969"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">llvm::AMDGPU::isVI</a></div><div class="ttdeci">bool isVI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00945">AMDGPUBaseInfo.cpp:945</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">llvm::MCOI::OPERAND_REGISTER</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00051">MCInstrDesc.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdoc">This specifies the register class enumeration of the operand if the operand is a register. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00081">MCInstrDesc.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_a48c1397221f66f3a693662f238830c69"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#a48c1397221f66f3a693662f238830c69">llvm::R600InstPrinter::printRSel</a></div><div class="ttdeci">void printRSel(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01501">AMDGPUInstPrinter.cpp:1501</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a0ad14e9a81239b54fd64089b3290bfde"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">llvm::MCSubtargetInfo::hasFeature</a></div><div class="ttdeci">bool hasFeature(unsigned Feature) const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00112">MCSubtargetInfo.h:112</a></div></div>
<div class="ttc" id="AMDGPUInstPrinter_8cpp_html_a1c164654e936f0ae50c247674938d9fd"><div class="ttname"><a href="AMDGPUInstPrinter_8cpp.html#a1c164654e936f0ae50c247674938d9fd">printSwizzleBitmask</a></div><div class="ttdeci">static void printSwizzleBitmask(const uint16_t AndMask, const uint16_t OrMask, const uint16_t XorMask, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01174">AMDGPUInstPrinter.cpp:1174</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203faf1ceb53a1b47dab205dc19070b47a1a6"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203faf1ceb53a1b47dab205dc19070b47a1a6">llvm::SISrcMods::NEG</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00182">SIDefines.h:182</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00151">SIDefines.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">llvm::AMDGPU::OPERAND_REG_IMM_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00132">SIDefines.h:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16</a></div><div class="ttdoc">Operands with register or inline constant. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00137">SIDefines.h:137</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a3b4b736315e94fd7120f6030d12a32"><div class="ttname"><a href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">llvm::isUInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 16 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00382">MathExtras.h:382</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83ae94fe537b6f11c57e17e7b82bf923846"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83ae94fe537b6f11c57e17e7b82bf923846">llvm::AMDGPU::Swizzle::BITMASK_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00402">SIDefines.h:402</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83aede0787cb665bb8b15b876f4746947cd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83aede0787cb665bb8b15b876f4746947cd">llvm::AMDGPU::Swizzle::BITMASK_AND_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00404">SIDefines.h:404</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00150">SIDefines.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203fa8e2f726558b97b38629c9fa9f8691612"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa8e2f726558b97b38629c9fa9f8691612">llvm::SISrcMods::DST_OP_SEL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00188">SIDefines.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISrcMods_html_a537b360673c4572fc85f38efa060203fa0842f25a9552eadbca3c10f9af0a36fe"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a537b360673c4572fc85f38efa060203fa0842f25a9552eadbca3c10f9af0a36fe">llvm::SISrcMods::SEXT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00184">SIDefines.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstPrinter_html_a670a42d99ef6140c6693c3e18795f5b3"><div class="ttname"><a href="classllvm_1_1R600InstPrinter.html#a670a42d99ef6140c6693c3e18795f5b3">llvm::R600InstPrinter::printOMOD</a></div><div class="ttdeci">void printOMOD(const MCInst *MI, unsigned OpNo, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01438">AMDGPUInstPrinter.cpp:1438</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a3a840787e58917775b5021aafdc2046f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a3a840787e58917775b5021aafdc2046f">llvm::AMDGPU::Swizzle::BITMASK_PERM_ENC_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00389">SIDefines.h:389</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">llvm::AMDGPU::VGPRIndexMode::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00204">SIDefines.h:204</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_ab517735e25ea7d55615efcb72f410d91"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ab517735e25ea7d55615efcb72f410d91">llvm::AMDGPU::SendMsg::decodeMsg</a></div><div class="ttdeci">void decodeMsg(unsigned Val, uint16_t &amp;MsgId, uint16_t &amp;OpId, uint16_t &amp;StreamId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00858">AMDGPUBaseInfo.cpp:858</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">llvm::AMDGPU::SDWA::WORD_0</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00418">SIDefines.h:418</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b">llvm::AMDGPU::DPP::DPP8_FI_1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00493">SIDefines.h:493</a></div></div>
<div class="ttc" id="SIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059acb1490082afd25589521c543fec236b7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059acb1490082afd25589521c543fec236b7">llvm::AMDGPU::DPP::DPP_FI_1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00491">SIDefines.h:491</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00152">SIDefines.h:152</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html">llvm::AMDGPU::VGPRIndexMode</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00202">SIDefines.h:202</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00199">MCInstrDesc.h:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_ae1746606c740a230fed0882a71ac9411"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae1746606c740a230fed0882a71ac9411">llvm::AMDGPU::SendMsg::isValidMsgId</a></div><div class="ttdeci">static bool isValidMsgId(int64_t MsgId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00778">AMDGPUBaseInfo.cpp:778</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstPrinter_html_aff3a87cc0583c634980d140171c8ae8c"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#aff3a87cc0583c634980d140171c8ae8c">llvm::AMDGPUInstPrinter::printHigh</a></div><div class="ttdeci">void printHigh(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01118">AMDGPUInstPrinter.cpp:1118</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a906595c44094cbae6a0cca1b1a8b1304"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">llvm::AMDGPU::getLgkmcntBitMask</a></div><div class="ttdeci">unsigned getLgkmcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00618">AMDGPUBaseInfo.cpp:618</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadataVerifier_8h_source.html#l00022">AMDGPUMetadataVerifier.h:22</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16</a></div><div class="ttdoc">Operands with an AccVGPR register or inline constant. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00147">SIDefines.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00172">MCInst.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a96d9c65c7113be8047049ebfab18eea5"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a96d9c65c7113be8047049ebfab18eea5">llvm::MCInstrDesc::hasImplicitDefOfPhysReg</a></div><div class="ttdeci">bool hasImplicitDefOfPhysReg(unsigned Reg, const MCRegisterInfo *MRI=nullptr) const</div><div class="ttdoc">Return true if this instruction implicitly defines the specified physical register. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8cpp_source.html#l00044">MCInstrDesc.cpp:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00143">SIDefines.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Swizzle_html_a381cab423ce806fd73e190fcb8f49a83a111922802b1817b5eda4c2b2eedbe1d2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Swizzle.html#a381cab423ce806fd73e190fcb8f49a83a111922802b1817b5eda4c2b2eedbe1d2">llvm::AMDGPU::Swizzle::BITMASK_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00401">SIDefines.h:401</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aa4516f5e8a7d4dabec1b8130b105e1414"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa4516f5e8a7d4dabec1b8130b105e1414">llvm::AMDGPU::SDWA::BYTE_3</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00417">SIDefines.h:417</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_aa5ba3ce3926fe3393e6b79ef3728cbc1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aa5ba3ce3926fe3393e6b79ef3728cbc1">llvm::AMDGPU::SendMsg::getMsgName</a></div><div class="ttdeci">StringRef getMsgName(int64_t MsgId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00793">AMDGPUBaseInfo.cpp:793</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_acbd988411b2f4c9261c968d9922ecc9c"><div class="ttname"><a href="classllvm_1_1MCOperand.html#acbd988411b2f4c9261c968d9922ecc9c">llvm::MCOperand::getFPImm</a></div><div class="ttdeci">double getFPImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00085">MCInst.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstPrinter_html_a74ff02d9e2d701854db9c4f86ddbd3d4"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#a74ff02d9e2d701854db9c4f86ddbd3d4">llvm::AMDGPUInstPrinter::printSendMsg</a></div><div class="ttdeci">void printSendMsg(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l01144">AMDGPUInstPrinter.cpp:1144</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa27612400d9f4f18653d361495d67b08a6d004b84dbcce828942fabd5c60507d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa27612400d9f4f18653d361495d67b08a6d004b84dbcce828942fabd5c60507d8">llvm::AMDGPU::DPP::ROW_SHL_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00455">SIDefines.h:455</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a84f97b2884502eab6b0196da9e29e178"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">llvm::AMDGPU::getVmcntBitMask</a></div><div class="ttdeci">unsigned getVmcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00605">AMDGPUBaseInfo.cpp:605</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a0d3e0a75774a86f6c8302eee2dfe1326"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">llvm::AMDGPU::decodeWaitcnt</a></div><div class="ttdeci">void decodeWaitcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned &amp;Vmcnt, unsigned &amp;Expcnt, unsigned &amp;Lgkmcnt)</div><div class="ttdoc">Decodes Vmcnt, Expcnt and Lgkmcnt from given Waitcnt for given isa Version, and writes decoded values...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00656">AMDGPUBaseInfo.cpp:656</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:35 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
