{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494747202346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494747202347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 19:33:21 2017 " "Processing started: Sun May 14 19:33:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494747202347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494747202347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini_project_group09 -c mini_project_group09 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mini_project_group09 -c mini_project_group09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494747202347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1494747202649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_project_group09.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mini_project_group09.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mini_project_group09 " "Found entity 1: mini_project_group09" {  } { { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747202685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494747202685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file screen_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 screen_text-behaviour " "Found design unit 1: screen_text-behaviour" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203025 ""} { "Info" "ISGN_ENTITY_NAME" "1 screen_text " "Found entity 1: screen_text" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494747203025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "D:/305-project/mini_project_group09/char_rom.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203027 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "D:/305-project/mini_project_group09/char_rom.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494747203027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203029 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494747203029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-behavior " "Found design unit 1: tank-behavior" {  } { { "tank.vhd" "" { Text "D:/305-project/mini_project_group09/tank.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203031 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.vhd" "" { Text "D:/305-project/mini_project_group09/tank.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494747203031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-bhv " "Found design unit 1: seven_seg-bhv" {  } { { "seven_seg.vhd" "" { Text "D:/305-project/mini_project_group09/seven_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203033 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "D:/305-project/mini_project_group09/seven_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494747203033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203035 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494747203035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behaviour " "Found design unit 1: lfsr-behaviour" {  } { { "lfsr.vhd" "" { Text "D:/305-project/mini_project_group09/lfsr.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203037 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "D:/305-project/mini_project_group09/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494747203037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_control-bhv " "Found design unit 1: game_control-bhv" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203039 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_control " "Found entity 1: game_control" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494747203039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-bhv " "Found design unit 1: clk_divider-bhv" {  } { { "clk_divider.vhd" "" { Text "D:/305-project/mini_project_group09/clk_divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203040 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhd" "" { Text "D:/305-project/mini_project_group09/clk_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494747203040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mini_project_group09 " "Elaborating entity \"mini_project_group09\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494747203079 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk seven_seg inst99 " "Port \"clk\" of type seven_seg and instance \"inst99\" is missing source signal" {  } { { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 768 1040 1232 848 "inst99" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1494747203082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst1\"" {  } { { "mini_project_group09.bdf" "inst1" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 424 64 328 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203087 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(22) " "Verilog HDL or VHDL warning at mouse.vhd(22): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494747203089 "|mini_project_group09|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(148) " "VHDL Process Statement warning at mouse.vhd(148): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494747203089 "|mini_project_group09|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(152) " "VHDL Process Statement warning at mouse.vhd(152): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494747203089 "|mini_project_group09|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(153) " "VHDL Process Statement warning at mouse.vhd(153): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494747203089 "|mini_project_group09|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(154) " "VHDL Process Statement warning at mouse.vhd(154): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494747203089 "|mini_project_group09|MOUSE:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:inst7 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:inst7\"" {  } { { "mini_project_group09.bdf" "inst7" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 200 296 472 280 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst\"" {  } { { "mini_project_group09.bdf" "inst" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 144 976 1200 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_control game_control:inst15 " "Elaborating entity \"game_control\" for hierarchy \"game_control:inst15\"" {  } { { "mini_project_group09.bdf" "inst15" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 632 536 768 840 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203093 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_on game_control.vhd(43) " "VHDL Process Statement warning at game_control.vhd(43): signal \"bullet_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494747203095 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_game_mode game_control.vhd(43) " "VHDL Process Statement warning at game_control.vhd(43): signal \"s_game_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494747203095 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_on game_control.vhd(47) " "VHDL Process Statement warning at game_control.vhd(47): signal \"player_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494747203095 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_on game_control.vhd(47) " "VHDL Process Statement warning at game_control.vhd(47): signal \"tank_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494747203095 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_game_mode game_control.vhd(47) " "VHDL Process Statement warning at game_control.vhd(47): signal \"s_game_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494747203095 "|mini_project_group09|game_control:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst12 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst12\"" {  } { { "mini_project_group09.bdf" "inst12" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 584 1296 1560 696 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "D:/305-project/mini_project_group09/char_rom.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst12\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "D:/305-project/mini_project_group09/char_rom.vhd" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494747203137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203138 ""}  } { { "char_rom.vhd" "" { Text "D:/305-project/mini_project_group09/char_rom.vhd" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494747203138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/305-project/mini_project_group09/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494747203190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494747203190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_text screen_text:inst14 " "Elaborating entity \"screen_text\" for hierarchy \"screen_text:inst14\"" {  } { { "mini_project_group09.bdf" "inst14" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 584 960 1224 696 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203194 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_row screen_text.vhd(18) " "VHDL Process Statement warning at screen_text.vhd(18): inferring latch(es) for signal or variable \"font_row\", which holds its previous value in one or more paths through the process" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494747203195 "|screen_text"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_col screen_text.vhd(18) " "VHDL Process Statement warning at screen_text.vhd(18): inferring latch(es) for signal or variable \"font_col\", which holds its previous value in one or more paths through the process" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494747203195 "|screen_text"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "character_address screen_text.vhd(18) " "VHDL Process Statement warning at screen_text.vhd(18): inferring latch(es) for signal or variable \"character_address\", which holds its previous value in one or more paths through the process" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494747203196 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[0\] screen_text.vhd(18) " "Inferred latch for \"character_address\[0\]\" at screen_text.vhd(18)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494747203196 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[1\] screen_text.vhd(18) " "Inferred latch for \"character_address\[1\]\" at screen_text.vhd(18)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494747203196 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[2\] screen_text.vhd(18) " "Inferred latch for \"character_address\[2\]\" at screen_text.vhd(18)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494747203196 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[3\] screen_text.vhd(18) " "Inferred latch for \"character_address\[3\]\" at screen_text.vhd(18)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494747203196 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[4\] screen_text.vhd(18) " "Inferred latch for \"character_address\[4\]\" at screen_text.vhd(18)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494747203196 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[5\] screen_text.vhd(18) " "Inferred latch for \"character_address\[5\]\" at screen_text.vhd(18)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494747203196 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[0\] screen_text.vhd(18) " "Inferred latch for \"font_col\[0\]\" at screen_text.vhd(18)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494747203196 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[1\] screen_text.vhd(18) " "Inferred latch for \"font_col\[1\]\" at screen_text.vhd(18)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494747203196 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[2\] screen_text.vhd(18) " "Inferred latch for \"font_col\[2\]\" at screen_text.vhd(18)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494747203196 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[0\] screen_text.vhd(18) " "Inferred latch for \"font_row\[0\]\" at screen_text.vhd(18)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494747203196 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[1\] screen_text.vhd(18) " "Inferred latch for \"font_row\[1\]\" at screen_text.vhd(18)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494747203196 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[2\] screen_text.vhd(18) " "Inferred latch for \"font_row\[2\]\" at screen_text.vhd(18)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494747203196 "|screen_text"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:inst11 " "Elaborating entity \"tank\" for hierarchy \"tank:inst11\"" {  } { { "mini_project_group09.bdf" "inst11" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 256 592 808 432 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203197 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "red_data tank.vhd(22) " "VHDL Signal Declaration warning at tank.vhd(22): used implicit default value for signal \"red_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tank.vhd" "" { Text "D:/305-project/mini_project_group09/tank.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494747203198 "|tank"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "green_data tank.vhd(22) " "VHDL Signal Declaration warning at tank.vhd(22): used implicit default value for signal \"green_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tank.vhd" "" { Text "D:/305-project/mini_project_group09/tank.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494747203198 "|tank"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "blue_data tank.vhd(22) " "VHDL Signal Declaration warning at tank.vhd(22): used implicit default value for signal \"blue_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tank.vhd" "" { Text "D:/305-project/mini_project_group09/tank.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494747203198 "|tank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst3 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst3\"" {  } { { "mini_project_group09.bdf" "inst3" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 304 96 264 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:inst99 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:inst99\"" {  } { { "mini_project_group09.bdf" "inst99" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 768 1040 1232 848 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494747203201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|font_col\[1\] " "Latch screen_text:inst14\|font_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|s_game_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|s_game_mode\[1\]" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494747204201 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494747204201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|font_col\[0\] " "Latch screen_text:inst14\|font_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|s_game_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|s_game_mode\[1\]" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494747204201 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494747204201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|font_col\[2\] " "Latch screen_text:inst14\|font_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst\|pixel_column\[4\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst\|pixel_column\[4\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494747204201 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494747204201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|font_row\[0\] " "Latch screen_text:inst14\|font_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494747204201 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494747204201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|font_row\[1\] " "Latch screen_text:inst14\|font_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494747204201 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494747204201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|font_row\[2\] " "Latch screen_text:inst14\|font_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst\|pixel_row\[4\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst\|pixel_row\[4\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494747204202 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494747204202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|character_address\[0\] " "Latch screen_text:inst14\|character_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|s_game_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|s_game_mode\[1\]" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494747204202 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494747204202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|character_address\[1\] " "Latch screen_text:inst14\|character_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|s_game_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|s_game_mode\[1\]" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494747204202 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494747204202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|character_address\[2\] " "Latch screen_text:inst14\|character_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|s_game_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|s_game_mode\[1\]" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494747204202 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494747204202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|character_address\[3\] " "Latch screen_text:inst14\|character_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|s_game_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|s_game_mode\[1\]" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494747204202 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494747204202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|character_address\[4\] " "Latch screen_text:inst14\|character_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|s_game_mode\[1\] " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|s_game_mode\[1\]" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494747204202 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494747204202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|character_address\[5\] " "Latch screen_text:inst14\|character_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst\|pixel_column\[9\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494747204203 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494747204203 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 34 -1 0 } } { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 143 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1494747204205 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1494747204205 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[0\] GND " "Pin \"seg0\[0\]\" is stuck at GND" {  } { { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 792 1424 1600 808 "seg0\[0..6\]" "" } { 784 1232 1424 800 "seg0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494747204510 "|mini_project_group09|seg0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[1\] GND " "Pin \"seg0\[1\]\" is stuck at GND" {  } { { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 792 1424 1600 808 "seg0\[0..6\]" "" } { 784 1232 1424 800 "seg0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494747204510 "|mini_project_group09|seg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[2\] GND " "Pin \"seg0\[2\]\" is stuck at GND" {  } { { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 792 1424 1600 808 "seg0\[0..6\]" "" } { 784 1232 1424 800 "seg0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494747204510 "|mini_project_group09|seg0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[3\] GND " "Pin \"seg0\[3\]\" is stuck at GND" {  } { { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 792 1424 1600 808 "seg0\[0..6\]" "" } { 784 1232 1424 800 "seg0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494747204510 "|mini_project_group09|seg0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[4\] GND " "Pin \"seg0\[4\]\" is stuck at GND" {  } { { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 792 1424 1600 808 "seg0\[0..6\]" "" } { 784 1232 1424 800 "seg0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494747204510 "|mini_project_group09|seg0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[5\] GND " "Pin \"seg0\[5\]\" is stuck at GND" {  } { { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 792 1424 1600 808 "seg0\[0..6\]" "" } { 784 1232 1424 800 "seg0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494747204510 "|mini_project_group09|seg0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[6\] GND " "Pin \"seg0\[6\]\" is stuck at GND" {  } { { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 792 1424 1600 808 "seg0\[0..6\]" "" } { 784 1232 1424 800 "seg0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494747204510 "|mini_project_group09|seg0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494747204510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1494747204645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494747205361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494747205361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "787 " "Implemented 787 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494747205428 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494747205428 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1494747205428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "750 " "Implemented 750 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494747205428 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1494747205428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494747205428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494747205446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 19:33:25 2017 " "Processing ended: Sun May 14 19:33:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494747205446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494747205446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494747205446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494747205446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494747207045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494747207046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 19:33:26 2017 " "Processing started: Sun May 14 19:33:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494747207046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1494747207046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mini_project_group09 -c mini_project_group09 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mini_project_group09 -c mini_project_group09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1494747207046 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1494747207176 ""}
{ "Info" "0" "" "Project  = mini_project_group09" {  } {  } 0 0 "Project  = mini_project_group09" 0 0 "Fitter" 0 0 1494747207177 ""}
{ "Info" "0" "" "Revision = mini_project_group09" {  } {  } 0 0 "Revision = mini_project_group09" 0 0 "Fitter" 0 0 1494747207177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1494747207221 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mini_project_group09 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"mini_project_group09\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494747207471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494747207528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494747207528 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494747207599 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494747207834 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494747207834 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494747207834 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494747207834 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 1466 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494747207836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 1468 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494747207836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 1470 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494747207836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 1472 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494747207836 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1494747207836 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1494747207837 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1494747207838 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 29 " "No exact pin location assignment(s) for 3 pins of 29 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "blue\[1\] " "Pin blue\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { blue[1] } } } { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 200 1288 1464 216 "blue" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { blue[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494747208564 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "green\[1\] " "Pin green\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { green[1] } } } { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 184 1288 1464 200 "green" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { green[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494747208564 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red\[1\] " "Pin red\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { red[1] } } } { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 168 1288 1464 184 "red" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { red[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1494747208564 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1494747208564 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1494747208737 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mini_project_group09.sdc " "Synopsys Design Constraints File file not found: 'mini_project_group09.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1494747208738 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1494747208738 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|character_address\[0\]~40  from: dataa  to: combout " "Cell: inst14\|character_address\[0\]~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1494747208742 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1494747208742 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1494747208744 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1494747208745 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1494747208745 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494747208771 ""}  } { { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 224 112 288 240 "clk" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 1460 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494747208771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_divider:inst7\|clock_25Mhz  " "Automatically promoted node clk_divider:inst7\|clock_25Mhz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494747208771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "game_control:inst15\|s_game_mode\[1\] " "Destination node game_control:inst15\|s_game_mode\[1\]" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 25 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { game_control:inst15|s_game_mode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "game_control:inst15\|s_game_mode\[0\] " "Destination node game_control:inst15\|s_game_mode\[0\]" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 25 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { game_control:inst15|s_game_mode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_SYNC:inst\|pixel_column\[9\] " "Destination node VGA_SYNC:inst\|pixel_column\[9\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|pixel_column[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_SYNC:inst\|pixel_column\[8\] " "Destination node VGA_SYNC:inst\|pixel_column\[8\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|pixel_column[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_SYNC:inst\|pixel_column\[7\] " "Destination node VGA_SYNC:inst\|pixel_column\[7\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|pixel_column[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_SYNC:inst\|pixel_column\[6\] " "Destination node VGA_SYNC:inst\|pixel_column\[6\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|pixel_column[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_SYNC:inst\|pixel_column\[5\] " "Destination node VGA_SYNC:inst\|pixel_column\[5\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|pixel_column[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_SYNC:inst\|pixel_column\[4\] " "Destination node VGA_SYNC:inst\|pixel_column\[4\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|pixel_column[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_SYNC:inst\|pixel_column\[3\] " "Destination node VGA_SYNC:inst\|pixel_column\[3\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|pixel_column[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_SYNC:inst\|pixel_column\[2\] " "Destination node VGA_SYNC:inst\|pixel_column\[2\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|pixel_column[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1494747208771 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494747208771 ""}  } { { "clk_divider.vhd" "" { Text "D:/305-project/mini_project_group09/clk_divider.vhd" 8 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_divider:inst7|clock_25Mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494747208771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:inst1\|MOUSE_CLK_FILTER  " "Automatically promoted node MOUSE:inst1\|MOUSE_CLK_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494747208772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst1\|MOUSE_CLK_FILTER~1 " "Destination node MOUSE:inst1\|MOUSE_CLK_FILTER~1" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 37 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst1|MOUSE_CLK_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 745 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst1\|MOUSE_CLK_FILTER~2 " "Destination node MOUSE:inst1\|MOUSE_CLK_FILTER~2" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 37 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst1|MOUSE_CLK_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst1\|MOUSE_CLK_FILTER~3 " "Destination node MOUSE:inst1\|MOUSE_CLK_FILTER~3" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 37 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst1|MOUSE_CLK_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 747 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208772 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494747208772 ""}  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 37 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst1|MOUSE_CLK_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494747208772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:inst\|vert_sync_out  " "Automatically promoted node VGA_SYNC:inst\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494747208773 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vert_sync_out~output " "Destination node vert_sync_out~output" {  } { { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 232 1328 1504 248 "vert_sync_out" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vert_sync_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 1438 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494747208773 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494747208773 ""}  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 10 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494747208773 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "screen_text:inst14\|character_address\[4\]~140  " "Automatically promoted node screen_text:inst14\|character_address\[4\]~140 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494747208773 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 18 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { screen_text:inst14|character_address[4]~140 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/305-project/mini_project_group09/" { { 0 { 0 ""} 0 1320 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494747208773 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494747208965 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494747208965 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494747208966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494747208967 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494747208968 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1494747208968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1494747208968 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494747208969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494747208998 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1494747208999 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494747208999 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1494747209003 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1494747209003 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1494747209003 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 26 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494747209004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494747209004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494747209004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494747209004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 2 44 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494747209004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 12 31 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494747209004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 9 38 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494747209004 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1494747209004 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1494747209004 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1494747209004 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue_out " "Node \"blue_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blue_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1494747209023 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green_out " "Node \"green_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "green_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1494747209023 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red_out " "Node \"red_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "red_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1494747209023 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[0\] " "Node \"seg1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1494747209023 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[1\] " "Node \"seg1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1494747209023 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[2\] " "Node \"seg1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1494747209023 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[3\] " "Node \"seg1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1494747209023 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[4\] " "Node \"seg1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1494747209023 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[5\] " "Node \"seg1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1494747209023 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[6\] " "Node \"seg1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1494747209023 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1494747209023 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494747209024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494747209482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494747209693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494747209702 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494747210580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494747210580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494747210829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+02 ns 1.4% " "4e+02 ns of routing delay (approximately 1.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1494747211833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "D:/305-project/mini_project_group09/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1494747212053 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494747212053 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1494747214752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494747216471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1494747216473 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494747216473 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1494747216490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494747216517 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494747216802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494747216827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494747216960 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494747217547 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1494747218178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/305-project/mini_project_group09/output_files/mini_project_group09.fit.smsg " "Generated suppressed messages file D:/305-project/mini_project_group09/output_files/mini_project_group09.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494747218270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1103 " "Peak virtual memory: 1103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494747218566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 19:33:38 2017 " "Processing ended: Sun May 14 19:33:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494747218566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494747218566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494747218566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494747218566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1494747220185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494747220186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 19:33:39 2017 " "Processing started: Sun May 14 19:33:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494747220186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1494747220186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mini_project_group09 -c mini_project_group09 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mini_project_group09 -c mini_project_group09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1494747220186 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1494747220894 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1494747220914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494747221202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 19:33:41 2017 " "Processing ended: Sun May 14 19:33:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494747221202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494747221202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494747221202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1494747221202 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1494747221916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1494747222924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494747222924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 19:33:42 2017 " "Processing started: Sun May 14 19:33:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494747222924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494747222924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mini_project_group09 -c mini_project_group09 " "Command: quartus_sta mini_project_group09 -c mini_project_group09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494747222924 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1494747223045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1494747223195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1494747223240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1494747223240 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1494747223374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mini_project_group09.sdc " "Synopsys Design Constraints File file not found: 'mini_project_group09.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1494747223410 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1494747223410 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:inst7\|clock_25Mhz clk_divider:inst7\|clock_25Mhz " "create_clock -period 1.000 -name clk_divider:inst7\|clock_25Mhz clk_divider:inst7\|clock_25Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223413 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw0 sw0 " "create_clock -period 1.000 -name sw0 sw0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223413 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223413 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst\|vert_sync_out VGA_SYNC:inst\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:inst\|vert_sync_out VGA_SYNC:inst\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223413 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst1\|MOUSE_CLK_FILTER MOUSE:inst1\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst1\|MOUSE_CLK_FILTER MOUSE:inst1\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223413 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223413 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|character_address\[0\]~40  from: datad  to: combout " "Cell: inst14\|character_address\[0\]~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223514 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1494747223514 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1494747223516 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223517 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1494747223518 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1494747223525 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1494747223562 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1494747223562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.581 " "Worst-case setup slack is -8.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.581      -217.112 clk_divider:inst7\|clock_25Mhz  " "   -8.581      -217.112 clk_divider:inst7\|clock_25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.023      -122.462 VGA_SYNC:inst\|vert_sync_out  " "   -4.023      -122.462 VGA_SYNC:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.188      -102.461 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -2.188      -102.461 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.120       -48.243 clk  " "   -2.120       -48.243 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102         0.000 sw0  " "    0.102         0.000 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747223564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.237 " "Worst-case hold slack is -6.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.237       -57.926 sw0  " "   -6.237       -57.926 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151         0.000 clk_divider:inst7\|clock_25Mhz  " "    0.151         0.000 clk_divider:inst7\|clock_25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344         0.000 VGA_SYNC:inst\|vert_sync_out  " "    0.344         0.000 VGA_SYNC:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.345         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482         0.000 clk  " "    0.482         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747223569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.955 " "Worst-case recovery slack is -0.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.955       -13.635 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.955       -13.635 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747223571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.058 " "Worst-case removal slack is 1.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.058         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    1.058         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747223572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -36.000 clk  " "   -3.000       -36.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.443 sw0  " "   -3.000        -3.443 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174       -90.174 clk_divider:inst7\|clock_25Mhz  " "   -2.174       -90.174 clk_divider:inst7\|clock_25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -65.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -1.000       -65.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -43.000 VGA_SYNC:inst\|vert_sync_out  " "   -1.000       -43.000 VGA_SYNC:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747223574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747223574 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1494747223718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1494747223741 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1494747224110 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|character_address\[0\]~40  from: datad  to: combout " "Cell: inst14\|character_address\[0\]~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224169 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1494747224169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224170 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1494747224183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1494747224183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.549 " "Worst-case setup slack is -7.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.549      -185.180 clk_divider:inst7\|clock_25Mhz  " "   -7.549      -185.180 clk_divider:inst7\|clock_25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.498      -105.315 VGA_SYNC:inst\|vert_sync_out  " "   -3.498      -105.315 VGA_SYNC:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.894       -86.877 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -1.894       -86.877 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.817       -38.430 clk  " "   -1.817       -38.430 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111         0.000 sw0  " "    0.111         0.000 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747224188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.472 " "Worst-case hold slack is -5.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.472       -50.505 sw0  " "   -5.472       -50.505 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183         0.000 clk_divider:inst7\|clock_25Mhz  " "    0.183         0.000 clk_divider:inst7\|clock_25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300         0.000 VGA_SYNC:inst\|vert_sync_out  " "    0.300         0.000 VGA_SYNC:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.301         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426         0.000 clk  " "    0.426         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747224197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.838 " "Worst-case recovery slack is -0.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838       -11.933 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.838       -11.933 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747224202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.041 " "Worst-case removal slack is 1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    1.041         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747224207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -36.000 clk  " "   -3.000       -36.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 sw0  " "   -3.000        -3.000 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174       -90.174 clk_divider:inst7\|clock_25Mhz  " "   -2.174       -90.174 clk_divider:inst7\|clock_25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -65.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -1.000       -65.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -43.000 VGA_SYNC:inst\|vert_sync_out  " "   -1.000       -43.000 VGA_SYNC:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747224212 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1494747224406 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|character_address\[0\]~40  from: datad  to: combout " "Cell: inst14\|character_address\[0\]~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224494 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1494747224494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224495 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1494747224498 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1494747224498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.530 " "Worst-case setup slack is -4.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.530       -94.646 clk_divider:inst7\|clock_25Mhz  " "   -4.530       -94.646 clk_divider:inst7\|clock_25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.875       -51.192 VGA_SYNC:inst\|vert_sync_out  " "   -1.875       -51.192 VGA_SYNC:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.807       -29.664 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.807       -29.664 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.772       -13.634 clk  " "   -0.772       -13.634 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136         0.000 sw0  " "    0.136         0.000 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747224506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.773 " "Worst-case hold slack is -3.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.773       -35.816 sw0  " "   -3.773       -35.816 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017        -0.017 clk_divider:inst7\|clock_25Mhz  " "   -0.017        -0.017 clk_divider:inst7\|clock_25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.177         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 VGA_SYNC:inst\|vert_sync_out  " "    0.180         0.000 VGA_SYNC:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258         0.000 clk  " "    0.258         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747224518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.275 " "Worst-case recovery slack is -0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275        -3.426 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -0.275        -3.426 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747224526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.729 " "Worst-case removal slack is 0.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "    0.729         0.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747224534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.964 clk  " "   -3.000       -37.964 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -6.435 sw0  " "   -3.000        -6.435 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -89.000 clk_divider:inst7\|clock_25Mhz  " "   -1.000       -89.000 clk_divider:inst7\|clock_25Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -65.000 MOUSE:inst1\|MOUSE_CLK_FILTER  " "   -1.000       -65.000 MOUSE:inst1\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -43.000 VGA_SYNC:inst\|vert_sync_out  " "   -1.000       -43.000 VGA_SYNC:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494747224543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494747224543 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1494747224933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1494747224933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494747225059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 19:33:45 2017 " "Processing ended: Sun May 14 19:33:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494747225059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494747225059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494747225059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494747225059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494747226477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494747226478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 19:33:46 2017 " "Processing started: Sun May 14 19:33:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494747226478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494747226478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mini_project_group09 -c mini_project_group09 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mini_project_group09 -c mini_project_group09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494747226478 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mini_project_group09_6_1200mv_85c_slow.vho D:/305-project/mini_project_group09/simulation/modelsim/ simulation " "Generated file mini_project_group09_6_1200mv_85c_slow.vho in folder \"D:/305-project/mini_project_group09/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494747226990 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mini_project_group09_6_1200mv_0c_slow.vho D:/305-project/mini_project_group09/simulation/modelsim/ simulation " "Generated file mini_project_group09_6_1200mv_0c_slow.vho in folder \"D:/305-project/mini_project_group09/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494747227092 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mini_project_group09_min_1200mv_0c_fast.vho D:/305-project/mini_project_group09/simulation/modelsim/ simulation " "Generated file mini_project_group09_min_1200mv_0c_fast.vho in folder \"D:/305-project/mini_project_group09/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494747227197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mini_project_group09.vho D:/305-project/mini_project_group09/simulation/modelsim/ simulation " "Generated file mini_project_group09.vho in folder \"D:/305-project/mini_project_group09/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494747227299 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mini_project_group09_6_1200mv_85c_vhd_slow.sdo D:/305-project/mini_project_group09/simulation/modelsim/ simulation " "Generated file mini_project_group09_6_1200mv_85c_vhd_slow.sdo in folder \"D:/305-project/mini_project_group09/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494747227380 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mini_project_group09_6_1200mv_0c_vhd_slow.sdo D:/305-project/mini_project_group09/simulation/modelsim/ simulation " "Generated file mini_project_group09_6_1200mv_0c_vhd_slow.sdo in folder \"D:/305-project/mini_project_group09/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494747227458 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mini_project_group09_min_1200mv_0c_vhd_fast.sdo D:/305-project/mini_project_group09/simulation/modelsim/ simulation " "Generated file mini_project_group09_min_1200mv_0c_vhd_fast.sdo in folder \"D:/305-project/mini_project_group09/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494747227537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mini_project_group09_vhd.sdo D:/305-project/mini_project_group09/simulation/modelsim/ simulation " "Generated file mini_project_group09_vhd.sdo in folder \"D:/305-project/mini_project_group09/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494747227616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494747227661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 19:33:47 2017 " "Processing ended: Sun May 14 19:33:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494747227661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494747227661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494747227661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494747227661 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus II Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494747228455 ""}
