#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 15 15:15:59 2020
# Process ID: 7552
# Current directory: C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11884 C:\Users\Dhruv\Desktop\DSD II\Lab_4\Execute_Stage\Execute_Stage.xpr
# Log file: C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/vivado.log
# Journal file: C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 754.652 ; gain = 122.176
update_compile_order -fileset sources_1
set_property top ExecuteStage_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ExecuteStage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ExecuteStage_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/AND.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_and'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Execute_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Execute_Stage'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/OR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_or'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RippleCarryFullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/SLL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sllN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/SRA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sraN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/SRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'srlN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/XOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_xor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new/ExecuteStageTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ExecuteStage_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xelab -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'alu4' does not have generic 'depth' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Execute_Stage.vhd:51]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit executestage_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ExecuteStage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ExecuteStage_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Execute_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Execute_Stage'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xelab -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 5 elements ; formal 'shift_amt' expects 2 [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd:112]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit executestage_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ExecuteStage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ExecuteStage_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Execute_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Execute_Stage'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xelab -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'slln' does not have generic 'd' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd:56]
ERROR: [VRFC 10-664] expression has 2 elements ; expected 32 [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit executestage_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ExecuteStage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ExecuteStage_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu4'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xelab -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'slln' does not have generic 'd' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd:56]
ERROR: [VRFC 10-664] expression has 2 elements ; expected 32 [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit executestage_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ExecuteStage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ExecuteStage_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new/ExecuteStageTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ExecuteStage_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xelab -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'slln' does not have generic 'd' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd:56]
ERROR: [VRFC 10-664] expression has 2 elements ; expected 32 [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit executestage_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ExecuteStage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ExecuteStage_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu4'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xelab -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'slln' does not have generic 'd' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd:56]
ERROR: [VRFC 10-664] expression has 2 elements ; expected 32 [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit executestage_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ExecuteStage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ExecuteStage_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/SLL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sllN'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xelab -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'srln' does not have generic 'd' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd:64]
ERROR: [VRFC 10-664] expression has 2 elements ; expected 5 [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd:66]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit executestage_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ExecuteStage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ExecuteStage_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/SRA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sraN'
ERROR: [VRFC 10-2989] 'depth' is not declared [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/SRA.vhd:22]
ERROR: [VRFC 10-3782] unit 'sran' ignored due to previous errors [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/SRA.vhd:19]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/SRA.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ExecuteStage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ExecuteStage_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/SRA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sraN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/SRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'srlN'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xelab -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <Sum> does not exist in entity <Full_Adder>.  Please compare the definition of block <Full_Adder> to its component declaration and its instantion to detect the mismatch. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:34]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit executestage_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ExecuteStage_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ExecuteStage_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_Adder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
"xelab -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5d556ae16f654ff9b2f5dbde5a6d18b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ExecuteStage_tb_behav xil_defaultlib.ExecuteStage_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:55]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:64]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:73]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:82]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:91]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:100]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:109]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:118]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Mux [\Mux(n=5)\]
Compiling architecture behavioral of entity xil_defaultlib.Mux [\Mux(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.sllN [\sllN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.srlN [\srlN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.sraN [\sraN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_and [\alu_and(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_or [\alu_or(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_xor [\alu_xor(n=32)\]
Compiling architecture behavior of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RippleCarryFullAdder [ripplecarryfulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture structural of entity xil_defaultlib.alu4 [\alu4(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.Execute_Stage [execute_stage_default]
Compiling architecture bench of entity xil_defaultlib.executestage_tb
Built simulation snapshot ExecuteStage_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 15:34:50 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 810.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ExecuteStage_tb_behav -key {Behavioral:sim_1:Functional:ExecuteStage_tb} -tclbatch {ExecuteStage_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ExecuteStage_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: wrong result
Time: 200 ns  Iteration: 0  Process: /ExecuteStage_tb/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new/ExecuteStageTB.vhd
Error: wrong result
Time: 400 ns  Iteration: 0  Process: /ExecuteStage_tb/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new/ExecuteStageTB.vhd
Error: wrong result
Time: 400 ns  Iteration: 0  Process: /ExecuteStage_tb/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new/ExecuteStageTB.vhd
Error: wrong result
Time: 500 ns  Iteration: 0  Process: /ExecuteStage_tb/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new/ExecuteStageTB.vhd
Error: wrong result
Time: 500 ns  Iteration: 0  Process: /ExecuteStage_tb/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new/ExecuteStageTB.vhd
Failure: Testbench Concluded.
Time: 500 ns  Iteration: 0  Process: /ExecuteStage_tb/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new/ExecuteStageTB.vhd
$finish called at time : 500 ns : File "C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new/ExecuteStageTB.vhd" Line 233
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 856.582 ; gain = 46.309
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ExecuteStage_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 856.582 ; gain = 46.309
