

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Tue Nov  7 13:26:01 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        dft_256_q4
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  1246211|  1246211|  1245698|  1245698| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+---------+---------+---------+
        |                    |                 |      Latency      |      Interval     | Pipeline|
        |      Instance      |      Module     |   min   |   max   |   min   |   max   |   Type  |
        +--------------------+-----------------+---------+---------+---------+---------+---------+
        |output_function_U0  |output_function  |  1245697|  1245697|  1245697|  1245697|   none  |
        |input_function_U0   |input_function   |      513|      513|      513|      513|   none  |
        +--------------------+-----------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     108|
|FIFO             |        -|      -|       -|       -|
|Instance         |      256|     50|    3831|    3820|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      54|
|Register         |        -|      -|       8|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      260|     50|    3839|    3982|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       40|      8|       1|       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+------+------+
    |      Instance      |      Module     | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------+-----------------+---------+-------+------+------+
    |input_function_U0   |input_function   |        0|      0|   231|   348|
    |output_function_U0  |output_function  |      256|     50|  3600|  3472|
    +--------------------+-----------------+---------+-------+------+------+
    |Total               |                 |      256|     50|  3831|  3820|
    +--------------------+-----------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+---+----+------+-----+------+-------------+
    |temp_real_U  |dft_temp_real  |        2|  0|   0|   256|   64|     2|        32768|
    |temp_imag_U  |dft_temp_real  |        2|  0|   0|   256|   64|     2|        32768|
    +-------------+---------------+---------+---+----+------+-----+------+-------------+
    |Total        |               |        4|  0|   0|   512|  128|     4|        65536|
    +-------------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |input_function_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |output_function_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |ap_channel_done_temp_imag            |    and   |      0|  0|   8|           1|           1|
    |ap_channel_done_temp_real            |    and   |      0|  0|   8|           1|           1|
    |ap_idle                              |    and   |      0|  0|   8|           1|           1|
    |ap_sync_ready                        |    and   |      0|  0|   8|           1|           1|
    |input_function_U0_ap_continue        |    and   |      0|  0|   8|           1|           1|
    |input_function_U0_ap_start           |    and   |      0|  0|   8|           1|           1|
    |output_function_U0_ap_start          |    and   |      0|  0|   8|           1|           1|
    |ap_sync_channel_write_temp_imag      |    or    |      0|  0|   8|           1|           1|
    |ap_sync_channel_write_temp_real      |    or    |      0|  0|   8|           1|           1|
    |ap_sync_input_function_U0_ap_ready   |    or    |      0|  0|   8|           1|           1|
    |ap_sync_output_function_U0_ap_ready  |    or    |      0|  0|   8|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 108|          15|          13|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_temp_imag      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_temp_real      |   9|          2|    1|          2|
    |ap_sync_reg_input_function_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_output_function_U0_ap_ready  |   9|          2|    1|          2|
    |input_function_U0_ap_ready_count         |   9|          2|    2|          4|
    |output_function_U0_ap_ready_count        |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  54|         12|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_temp_imag      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_temp_real      |  1|   0|    1|          0|
    |ap_sync_reg_input_function_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_output_function_U0_ap_ready  |  1|   0|    1|          0|
    |input_function_U0_ap_ready_count         |  2|   0|    2|          0|
    |output_function_U0_ap_ready_count        |  2|   0|    2|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  8|   0|    8|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_done               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      dft     | return value |
|input_real_address0   | out |    8|  ap_memory |  input_real  |     array    |
|input_real_ce0        | out |    1|  ap_memory |  input_real  |     array    |
|input_real_d0         | out |   32|  ap_memory |  input_real  |     array    |
|input_real_q0         |  in |   32|  ap_memory |  input_real  |     array    |
|input_real_we0        | out |    1|  ap_memory |  input_real  |     array    |
|input_real_address1   | out |    8|  ap_memory |  input_real  |     array    |
|input_real_ce1        | out |    1|  ap_memory |  input_real  |     array    |
|input_real_d1         | out |   32|  ap_memory |  input_real  |     array    |
|input_real_q1         |  in |   32|  ap_memory |  input_real  |     array    |
|input_real_we1        | out |    1|  ap_memory |  input_real  |     array    |
|input_imag_address0   | out |    8|  ap_memory |  input_imag  |     array    |
|input_imag_ce0        | out |    1|  ap_memory |  input_imag  |     array    |
|input_imag_d0         | out |   32|  ap_memory |  input_imag  |     array    |
|input_imag_q0         |  in |   32|  ap_memory |  input_imag  |     array    |
|input_imag_we0        | out |    1|  ap_memory |  input_imag  |     array    |
|input_imag_address1   | out |    8|  ap_memory |  input_imag  |     array    |
|input_imag_ce1        | out |    1|  ap_memory |  input_imag  |     array    |
|input_imag_d1         | out |   32|  ap_memory |  input_imag  |     array    |
|input_imag_q1         |  in |   32|  ap_memory |  input_imag  |     array    |
|input_imag_we1        | out |    1|  ap_memory |  input_imag  |     array    |
|sample_real_address0  | out |    8|  ap_memory |  sample_real |     array    |
|sample_real_ce0       | out |    1|  ap_memory |  sample_real |     array    |
|sample_real_d0        | out |   32|  ap_memory |  sample_real |     array    |
|sample_real_q0        |  in |   32|  ap_memory |  sample_real |     array    |
|sample_real_we0       | out |    1|  ap_memory |  sample_real |     array    |
|sample_real_address1  | out |    8|  ap_memory |  sample_real |     array    |
|sample_real_ce1       | out |    1|  ap_memory |  sample_real |     array    |
|sample_real_d1        | out |   32|  ap_memory |  sample_real |     array    |
|sample_real_q1        |  in |   32|  ap_memory |  sample_real |     array    |
|sample_real_we1       | out |    1|  ap_memory |  sample_real |     array    |
|sample_imag_address0  | out |    8|  ap_memory |  sample_imag |     array    |
|sample_imag_ce0       | out |    1|  ap_memory |  sample_imag |     array    |
|sample_imag_d0        | out |   32|  ap_memory |  sample_imag |     array    |
|sample_imag_q0        |  in |   32|  ap_memory |  sample_imag |     array    |
|sample_imag_we0       | out |    1|  ap_memory |  sample_imag |     array    |
|sample_imag_address1  | out |    8|  ap_memory |  sample_imag |     array    |
|sample_imag_ce1       | out |    1|  ap_memory |  sample_imag |     array    |
|sample_imag_d1        | out |   32|  ap_memory |  sample_imag |     array    |
|sample_imag_q1        |  in |   32|  ap_memory |  sample_imag |     array    |
|sample_imag_we1       | out |    1|  ap_memory |  sample_imag |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

