library ieee;
use ieee.std_logic_1164.all;

entity OR_gate is
port( x: in std_logic;
      y: in std_logic;
      z: out std_logic
     );
end OR_gate;


       