// Seed: 2752281968
module module_0;
  logic [7:0] id_1;
  assign module_1.id_1 = 0;
  parameter id_2 = id_1[1];
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input wor id_2,
    input tri id_3,
    input wand id_4,
    output supply1 id_5
);
  final id_1 <= id_2 == id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri   id_5
);
  wire id_7;
  module_0 modCall_1 ();
  wire id_8, id_9, id_10;
endmodule
