

Implementation tool: Xilinx Vivado v.2019.2
Project:             PRESENT_iterative
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Tue Jun 29 00:55:55 +0800 2021

#=== Post-Implementation Resource usage ===
SLICE:           96
LUT:            350
FF:             201
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    73.750
CP achieved post-synthesis:    3.779
CP achieved post-implementation:    7.396
Timing met
