
DART_FC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001bd0  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001e68  08001e68  00002e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001e78  08001e78  00002e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08001e7c  08001e7c  00002e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  08001e80  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  24000010  08001e90  00003010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000030  08001e90  00003030  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
  9 .debug_info   00006fb1  00000000  00000000  0000303e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001249  00000000  00000000  00009fef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000610  00000000  00000000  0000b238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000472  00000000  00000000  0000b848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003442c  00000000  00000000  0000bcba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000072ff  00000000  00000000  000400e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014d934  00000000  00000000  000473e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00194d19  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000016ec  00000000  00000000  00194d5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000063  00000000  00000000  00196448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08001e50 	.word	0x08001e50

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08001e50 	.word	0x08001e50

080002d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80002dc:	f000 f8d6 	bl	800048c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e0:	f000 fa02 	bl	80006e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e4:	f000 f804 	bl	80002f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002e8:	f000 f86c 	bl	80003c4 <MX_GPIO_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002ec:	bf00      	nop
 80002ee:	e7fd      	b.n	80002ec <main+0x14>

080002f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b09c      	sub	sp, #112	@ 0x70
 80002f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80002fa:	224c      	movs	r2, #76	@ 0x4c
 80002fc:	2100      	movs	r1, #0
 80002fe:	4618      	mov	r0, r3
 8000300:	f001 fd7a 	bl	8001df8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000304:	1d3b      	adds	r3, r7, #4
 8000306:	2220      	movs	r2, #32
 8000308:	2100      	movs	r1, #0
 800030a:	4618      	mov	r0, r3
 800030c:	f001 fd74 	bl	8001df8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000310:	2002      	movs	r0, #2
 8000312:	f000 fdad 	bl	8000e70 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000316:	2300      	movs	r3, #0
 8000318:	603b      	str	r3, [r7, #0]
 800031a:	4b28      	ldr	r3, [pc, #160]	@ (80003bc <SystemClock_Config+0xcc>)
 800031c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800031e:	4a27      	ldr	r2, [pc, #156]	@ (80003bc <SystemClock_Config+0xcc>)
 8000320:	f023 0301 	bic.w	r3, r3, #1
 8000324:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000326:	4b25      	ldr	r3, [pc, #148]	@ (80003bc <SystemClock_Config+0xcc>)
 8000328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800032a:	f003 0301 	and.w	r3, r3, #1
 800032e:	603b      	str	r3, [r7, #0]
 8000330:	4b23      	ldr	r3, [pc, #140]	@ (80003c0 <SystemClock_Config+0xd0>)
 8000332:	699b      	ldr	r3, [r3, #24]
 8000334:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000338:	4a21      	ldr	r2, [pc, #132]	@ (80003c0 <SystemClock_Config+0xd0>)
 800033a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800033e:	6193      	str	r3, [r2, #24]
 8000340:	4b1f      	ldr	r3, [pc, #124]	@ (80003c0 <SystemClock_Config+0xd0>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000348:	603b      	str	r3, [r7, #0]
 800034a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800034c:	bf00      	nop
 800034e:	4b1c      	ldr	r3, [pc, #112]	@ (80003c0 <SystemClock_Config+0xd0>)
 8000350:	699b      	ldr	r3, [r3, #24]
 8000352:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000356:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800035a:	d1f8      	bne.n	800034e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800035c:	2302      	movs	r3, #2
 800035e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000360:	2301      	movs	r3, #1
 8000362:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000364:	2340      	movs	r3, #64	@ 0x40
 8000366:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000368:	2300      	movs	r3, #0
 800036a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800036c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000370:	4618      	mov	r0, r3
 8000372:	f000 fdb7 	bl	8000ee4 <HAL_RCC_OscConfig>
 8000376:	4603      	mov	r3, r0
 8000378:	2b00      	cmp	r3, #0
 800037a:	d001      	beq.n	8000380 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800037c:	f000 f8b2 	bl	80004e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000380:	233f      	movs	r3, #63	@ 0x3f
 8000382:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000384:	2300      	movs	r3, #0
 8000386:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000388:	2300      	movs	r3, #0
 800038a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800038c:	2300      	movs	r3, #0
 800038e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000390:	2300      	movs	r3, #0
 8000392:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000394:	2300      	movs	r3, #0
 8000396:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000398:	2300      	movs	r3, #0
 800039a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800039c:	2300      	movs	r3, #0
 800039e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003a0:	1d3b      	adds	r3, r7, #4
 80003a2:	2101      	movs	r1, #1
 80003a4:	4618      	mov	r0, r3
 80003a6:	f001 f9f7 	bl	8001798 <HAL_RCC_ClockConfig>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80003b0:	f000 f898 	bl	80004e4 <Error_Handler>
  }
}
 80003b4:	bf00      	nop
 80003b6:	3770      	adds	r7, #112	@ 0x70
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}
 80003bc:	58000400 	.word	0x58000400
 80003c0:	58024800 	.word	0x58024800

080003c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b088      	sub	sp, #32
 80003c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ca:	f107 030c 	add.w	r3, r7, #12
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
 80003d2:	605a      	str	r2, [r3, #4]
 80003d4:	609a      	str	r2, [r3, #8]
 80003d6:	60da      	str	r2, [r3, #12]
 80003d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003da:	4b2a      	ldr	r3, [pc, #168]	@ (8000484 <MX_GPIO_Init+0xc0>)
 80003dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003e0:	4a28      	ldr	r2, [pc, #160]	@ (8000484 <MX_GPIO_Init+0xc0>)
 80003e2:	f043 0304 	orr.w	r3, r3, #4
 80003e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80003ea:	4b26      	ldr	r3, [pc, #152]	@ (8000484 <MX_GPIO_Init+0xc0>)
 80003ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003f0:	f003 0304 	and.w	r3, r3, #4
 80003f4:	60bb      	str	r3, [r7, #8]
 80003f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80003f8:	4b22      	ldr	r3, [pc, #136]	@ (8000484 <MX_GPIO_Init+0xc0>)
 80003fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003fe:	4a21      	ldr	r2, [pc, #132]	@ (8000484 <MX_GPIO_Init+0xc0>)
 8000400:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000404:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000408:	4b1e      	ldr	r3, [pc, #120]	@ (8000484 <MX_GPIO_Init+0xc0>)
 800040a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800040e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000412:	607b      	str	r3, [r7, #4]
 8000414:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000416:	4b1b      	ldr	r3, [pc, #108]	@ (8000484 <MX_GPIO_Init+0xc0>)
 8000418:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800041c:	4a19      	ldr	r2, [pc, #100]	@ (8000484 <MX_GPIO_Init+0xc0>)
 800041e:	f043 0301 	orr.w	r3, r3, #1
 8000422:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000426:	4b17      	ldr	r3, [pc, #92]	@ (8000484 <MX_GPIO_Init+0xc0>)
 8000428:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800042c:	f003 0301 	and.w	r3, r3, #1
 8000430:	603b      	str	r3, [r7, #0]
 8000432:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000434:	2200      	movs	r2, #0
 8000436:	2110      	movs	r1, #16
 8000438:	4813      	ldr	r0, [pc, #76]	@ (8000488 <MX_GPIO_Init+0xc4>)
 800043a:	f000 fcff 	bl	8000e3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800043e:	2310      	movs	r3, #16
 8000440:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000442:	2301      	movs	r3, #1
 8000444:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000446:	2300      	movs	r3, #0
 8000448:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800044a:	2300      	movs	r3, #0
 800044c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800044e:	f107 030c 	add.w	r3, r7, #12
 8000452:	4619      	mov	r1, r3
 8000454:	480c      	ldr	r0, [pc, #48]	@ (8000488 <MX_GPIO_Init+0xc4>)
 8000456:	f000 fb41 	bl	8000adc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800045a:	23e0      	movs	r3, #224	@ 0xe0
 800045c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800045e:	2302      	movs	r3, #2
 8000460:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000462:	2300      	movs	r3, #0
 8000464:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000466:	2300      	movs	r3, #0
 8000468:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800046a:	2305      	movs	r3, #5
 800046c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800046e:	f107 030c 	add.w	r3, r7, #12
 8000472:	4619      	mov	r1, r3
 8000474:	4804      	ldr	r0, [pc, #16]	@ (8000488 <MX_GPIO_Init+0xc4>)
 8000476:	f000 fb31 	bl	8000adc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800047a:	bf00      	nop
 800047c:	3720      	adds	r7, #32
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	58024400 	.word	0x58024400
 8000488:	58020000 	.word	0x58020000

0800048c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b084      	sub	sp, #16
 8000490:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000492:	463b      	mov	r3, r7
 8000494:	2200      	movs	r2, #0
 8000496:	601a      	str	r2, [r3, #0]
 8000498:	605a      	str	r2, [r3, #4]
 800049a:	609a      	str	r2, [r3, #8]
 800049c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800049e:	f000 faa5 	bl	80009ec <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80004a2:	2301      	movs	r3, #1
 80004a4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80004a6:	2300      	movs	r3, #0
 80004a8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80004aa:	2300      	movs	r3, #0
 80004ac:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80004ae:	231f      	movs	r3, #31
 80004b0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80004b2:	2387      	movs	r3, #135	@ 0x87
 80004b4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80004b6:	2300      	movs	r3, #0
 80004b8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80004ba:	2300      	movs	r3, #0
 80004bc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80004be:	2301      	movs	r3, #1
 80004c0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80004c2:	2301      	movs	r3, #1
 80004c4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80004c6:	2300      	movs	r3, #0
 80004c8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80004ca:	2300      	movs	r3, #0
 80004cc:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80004ce:	463b      	mov	r3, r7
 80004d0:	4618      	mov	r0, r3
 80004d2:	f000 fac3 	bl	8000a5c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80004d6:	2004      	movs	r0, #4
 80004d8:	f000 faa0 	bl	8000a1c <HAL_MPU_Enable>

}
 80004dc:	bf00      	nop
 80004de:	3710      	adds	r7, #16
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}

080004e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004e8:	b672      	cpsid	i
}
 80004ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004ec:	bf00      	nop
 80004ee:	e7fd      	b.n	80004ec <Error_Handler+0x8>

080004f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	b083      	sub	sp, #12
 80004f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000520 <HAL_MspInit+0x30>)
 80004f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80004fc:	4a08      	ldr	r2, [pc, #32]	@ (8000520 <HAL_MspInit+0x30>)
 80004fe:	f043 0302 	orr.w	r3, r3, #2
 8000502:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000506:	4b06      	ldr	r3, [pc, #24]	@ (8000520 <HAL_MspInit+0x30>)
 8000508:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800050c:	f003 0302 	and.w	r3, r3, #2
 8000510:	607b      	str	r3, [r7, #4]
 8000512:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000514:	bf00      	nop
 8000516:	370c      	adds	r7, #12
 8000518:	46bd      	mov	sp, r7
 800051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051e:	4770      	bx	lr
 8000520:	58024400 	.word	0x58024400

08000524 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000528:	bf00      	nop
 800052a:	e7fd      	b.n	8000528 <NMI_Handler+0x4>

0800052c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000530:	bf00      	nop
 8000532:	e7fd      	b.n	8000530 <HardFault_Handler+0x4>

08000534 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000538:	bf00      	nop
 800053a:	e7fd      	b.n	8000538 <MemManage_Handler+0x4>

0800053c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000540:	bf00      	nop
 8000542:	e7fd      	b.n	8000540 <BusFault_Handler+0x4>

08000544 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000548:	bf00      	nop
 800054a:	e7fd      	b.n	8000548 <UsageFault_Handler+0x4>

0800054c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000550:	bf00      	nop
 8000552:	46bd      	mov	sp, r7
 8000554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000558:	4770      	bx	lr

0800055a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800055a:	b480      	push	{r7}
 800055c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800055e:	bf00      	nop
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr

08000568 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800056c:	bf00      	nop
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr

08000576 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000576:	b580      	push	{r7, lr}
 8000578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800057a:	f000 f927 	bl	80007cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800057e:	bf00      	nop
 8000580:	bd80      	pop	{r7, pc}
	...

08000584 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000588:	4b37      	ldr	r3, [pc, #220]	@ (8000668 <SystemInit+0xe4>)
 800058a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800058e:	4a36      	ldr	r2, [pc, #216]	@ (8000668 <SystemInit+0xe4>)
 8000590:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000594:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000598:	4b34      	ldr	r3, [pc, #208]	@ (800066c <SystemInit+0xe8>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	f003 030f 	and.w	r3, r3, #15
 80005a0:	2b06      	cmp	r3, #6
 80005a2:	d807      	bhi.n	80005b4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005a4:	4b31      	ldr	r3, [pc, #196]	@ (800066c <SystemInit+0xe8>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f023 030f 	bic.w	r3, r3, #15
 80005ac:	4a2f      	ldr	r2, [pc, #188]	@ (800066c <SystemInit+0xe8>)
 80005ae:	f043 0307 	orr.w	r3, r3, #7
 80005b2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80005b4:	4b2e      	ldr	r3, [pc, #184]	@ (8000670 <SystemInit+0xec>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a2d      	ldr	r2, [pc, #180]	@ (8000670 <SystemInit+0xec>)
 80005ba:	f043 0301 	orr.w	r3, r3, #1
 80005be:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80005c0:	4b2b      	ldr	r3, [pc, #172]	@ (8000670 <SystemInit+0xec>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80005c6:	4b2a      	ldr	r3, [pc, #168]	@ (8000670 <SystemInit+0xec>)
 80005c8:	681a      	ldr	r2, [r3, #0]
 80005ca:	4929      	ldr	r1, [pc, #164]	@ (8000670 <SystemInit+0xec>)
 80005cc:	4b29      	ldr	r3, [pc, #164]	@ (8000674 <SystemInit+0xf0>)
 80005ce:	4013      	ands	r3, r2
 80005d0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005d2:	4b26      	ldr	r3, [pc, #152]	@ (800066c <SystemInit+0xe8>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	f003 0308 	and.w	r3, r3, #8
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d007      	beq.n	80005ee <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005de:	4b23      	ldr	r3, [pc, #140]	@ (800066c <SystemInit+0xe8>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	f023 030f 	bic.w	r3, r3, #15
 80005e6:	4a21      	ldr	r2, [pc, #132]	@ (800066c <SystemInit+0xe8>)
 80005e8:	f043 0307 	orr.w	r3, r3, #7
 80005ec:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80005ee:	4b20      	ldr	r3, [pc, #128]	@ (8000670 <SystemInit+0xec>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80005f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000670 <SystemInit+0xec>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80005fa:	4b1d      	ldr	r3, [pc, #116]	@ (8000670 <SystemInit+0xec>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000600:	4b1b      	ldr	r3, [pc, #108]	@ (8000670 <SystemInit+0xec>)
 8000602:	4a1d      	ldr	r2, [pc, #116]	@ (8000678 <SystemInit+0xf4>)
 8000604:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000606:	4b1a      	ldr	r3, [pc, #104]	@ (8000670 <SystemInit+0xec>)
 8000608:	4a1c      	ldr	r2, [pc, #112]	@ (800067c <SystemInit+0xf8>)
 800060a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800060c:	4b18      	ldr	r3, [pc, #96]	@ (8000670 <SystemInit+0xec>)
 800060e:	4a1c      	ldr	r2, [pc, #112]	@ (8000680 <SystemInit+0xfc>)
 8000610:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000612:	4b17      	ldr	r3, [pc, #92]	@ (8000670 <SystemInit+0xec>)
 8000614:	2200      	movs	r2, #0
 8000616:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000618:	4b15      	ldr	r3, [pc, #84]	@ (8000670 <SystemInit+0xec>)
 800061a:	4a19      	ldr	r2, [pc, #100]	@ (8000680 <SystemInit+0xfc>)
 800061c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800061e:	4b14      	ldr	r3, [pc, #80]	@ (8000670 <SystemInit+0xec>)
 8000620:	2200      	movs	r2, #0
 8000622:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000624:	4b12      	ldr	r3, [pc, #72]	@ (8000670 <SystemInit+0xec>)
 8000626:	4a16      	ldr	r2, [pc, #88]	@ (8000680 <SystemInit+0xfc>)
 8000628:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800062a:	4b11      	ldr	r3, [pc, #68]	@ (8000670 <SystemInit+0xec>)
 800062c:	2200      	movs	r2, #0
 800062e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000630:	4b0f      	ldr	r3, [pc, #60]	@ (8000670 <SystemInit+0xec>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a0e      	ldr	r2, [pc, #56]	@ (8000670 <SystemInit+0xec>)
 8000636:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800063a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800063c:	4b0c      	ldr	r3, [pc, #48]	@ (8000670 <SystemInit+0xec>)
 800063e:	2200      	movs	r2, #0
 8000640:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000642:	4b10      	ldr	r3, [pc, #64]	@ (8000684 <SystemInit+0x100>)
 8000644:	681a      	ldr	r2, [r3, #0]
 8000646:	4b10      	ldr	r3, [pc, #64]	@ (8000688 <SystemInit+0x104>)
 8000648:	4013      	ands	r3, r2
 800064a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800064e:	d202      	bcs.n	8000656 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000650:	4b0e      	ldr	r3, [pc, #56]	@ (800068c <SystemInit+0x108>)
 8000652:	2201      	movs	r2, #1
 8000654:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000656:	4b0e      	ldr	r3, [pc, #56]	@ (8000690 <SystemInit+0x10c>)
 8000658:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800065c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800065e:	bf00      	nop
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr
 8000668:	e000ed00 	.word	0xe000ed00
 800066c:	52002000 	.word	0x52002000
 8000670:	58024400 	.word	0x58024400
 8000674:	eaf6ed7f 	.word	0xeaf6ed7f
 8000678:	02020200 	.word	0x02020200
 800067c:	01ff0000 	.word	0x01ff0000
 8000680:	01010280 	.word	0x01010280
 8000684:	5c001000 	.word	0x5c001000
 8000688:	ffff0000 	.word	0xffff0000
 800068c:	51008108 	.word	0x51008108
 8000690:	52004000 	.word	0x52004000

08000694 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000694:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006cc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000698:	f7ff ff74 	bl	8000584 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800069c:	480c      	ldr	r0, [pc, #48]	@ (80006d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800069e:	490d      	ldr	r1, [pc, #52]	@ (80006d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006a0:	4a0d      	ldr	r2, [pc, #52]	@ (80006d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006a4:	e002      	b.n	80006ac <LoopCopyDataInit>

080006a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006aa:	3304      	adds	r3, #4

080006ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006b0:	d3f9      	bcc.n	80006a6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006b2:	4a0a      	ldr	r2, [pc, #40]	@ (80006dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006b4:	4c0a      	ldr	r4, [pc, #40]	@ (80006e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80006b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b8:	e001      	b.n	80006be <LoopFillZerobss>

080006ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006bc:	3204      	adds	r2, #4

080006be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006c0:	d3fb      	bcc.n	80006ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006c2:	f001 fba1 	bl	8001e08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80006c6:	f7ff fe07 	bl	80002d8 <main>
  bx  lr
 80006ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80006cc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80006d0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80006d4:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80006d8:	08001e80 	.word	0x08001e80
  ldr r2, =_sbss
 80006dc:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80006e0:	24000030 	.word	0x24000030

080006e4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80006e4:	e7fe      	b.n	80006e4 <ADC3_IRQHandler>
	...

080006e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006ee:	2003      	movs	r0, #3
 80006f0:	f000 f94a 	bl	8000988 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80006f4:	f001 fa06 	bl	8001b04 <HAL_RCC_GetSysClockFreq>
 80006f8:	4602      	mov	r2, r0
 80006fa:	4b15      	ldr	r3, [pc, #84]	@ (8000750 <HAL_Init+0x68>)
 80006fc:	699b      	ldr	r3, [r3, #24]
 80006fe:	0a1b      	lsrs	r3, r3, #8
 8000700:	f003 030f 	and.w	r3, r3, #15
 8000704:	4913      	ldr	r1, [pc, #76]	@ (8000754 <HAL_Init+0x6c>)
 8000706:	5ccb      	ldrb	r3, [r1, r3]
 8000708:	f003 031f 	and.w	r3, r3, #31
 800070c:	fa22 f303 	lsr.w	r3, r2, r3
 8000710:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000712:	4b0f      	ldr	r3, [pc, #60]	@ (8000750 <HAL_Init+0x68>)
 8000714:	699b      	ldr	r3, [r3, #24]
 8000716:	f003 030f 	and.w	r3, r3, #15
 800071a:	4a0e      	ldr	r2, [pc, #56]	@ (8000754 <HAL_Init+0x6c>)
 800071c:	5cd3      	ldrb	r3, [r2, r3]
 800071e:	f003 031f 	and.w	r3, r3, #31
 8000722:	687a      	ldr	r2, [r7, #4]
 8000724:	fa22 f303 	lsr.w	r3, r2, r3
 8000728:	4a0b      	ldr	r2, [pc, #44]	@ (8000758 <HAL_Init+0x70>)
 800072a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800072c:	4a0b      	ldr	r2, [pc, #44]	@ (800075c <HAL_Init+0x74>)
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000732:	200f      	movs	r0, #15
 8000734:	f000 f814 	bl	8000760 <HAL_InitTick>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800073e:	2301      	movs	r3, #1
 8000740:	e002      	b.n	8000748 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000742:	f7ff fed5 	bl	80004f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000746:	2300      	movs	r3, #0
}
 8000748:	4618      	mov	r0, r3
 800074a:	3708      	adds	r7, #8
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	58024400 	.word	0x58024400
 8000754:	08001e68 	.word	0x08001e68
 8000758:	24000004 	.word	0x24000004
 800075c:	24000000 	.word	0x24000000

08000760 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000768:	4b15      	ldr	r3, [pc, #84]	@ (80007c0 <HAL_InitTick+0x60>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d101      	bne.n	8000774 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000770:	2301      	movs	r3, #1
 8000772:	e021      	b.n	80007b8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000774:	4b13      	ldr	r3, [pc, #76]	@ (80007c4 <HAL_InitTick+0x64>)
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <HAL_InitTick+0x60>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	4619      	mov	r1, r3
 800077e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000782:	fbb3 f3f1 	udiv	r3, r3, r1
 8000786:	fbb2 f3f3 	udiv	r3, r2, r3
 800078a:	4618      	mov	r0, r3
 800078c:	f000 f921 	bl	80009d2 <HAL_SYSTICK_Config>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000796:	2301      	movs	r3, #1
 8000798:	e00e      	b.n	80007b8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	2b0f      	cmp	r3, #15
 800079e:	d80a      	bhi.n	80007b6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007a0:	2200      	movs	r2, #0
 80007a2:	6879      	ldr	r1, [r7, #4]
 80007a4:	f04f 30ff 	mov.w	r0, #4294967295
 80007a8:	f000 f8f9 	bl	800099e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007ac:	4a06      	ldr	r2, [pc, #24]	@ (80007c8 <HAL_InitTick+0x68>)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007b2:	2300      	movs	r3, #0
 80007b4:	e000      	b.n	80007b8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80007b6:	2301      	movs	r3, #1
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3708      	adds	r7, #8
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	2400000c 	.word	0x2400000c
 80007c4:	24000000 	.word	0x24000000
 80007c8:	24000008 	.word	0x24000008

080007cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007d0:	4b06      	ldr	r3, [pc, #24]	@ (80007ec <HAL_IncTick+0x20>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	461a      	mov	r2, r3
 80007d6:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <HAL_IncTick+0x24>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4413      	add	r3, r2
 80007dc:	4a04      	ldr	r2, [pc, #16]	@ (80007f0 <HAL_IncTick+0x24>)
 80007de:	6013      	str	r3, [r2, #0]
}
 80007e0:	bf00      	nop
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	2400000c 	.word	0x2400000c
 80007f0:	2400002c 	.word	0x2400002c

080007f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  return uwTick;
 80007f8:	4b03      	ldr	r3, [pc, #12]	@ (8000808 <HAL_GetTick+0x14>)
 80007fa:	681b      	ldr	r3, [r3, #0]
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	2400002c 	.word	0x2400002c

0800080c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000810:	4b03      	ldr	r3, [pc, #12]	@ (8000820 <HAL_GetREVID+0x14>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	0c1b      	lsrs	r3, r3, #16
}
 8000816:	4618      	mov	r0, r3
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	5c001000 	.word	0x5c001000

08000824 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000824:	b480      	push	{r7}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	f003 0307 	and.w	r3, r3, #7
 8000832:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000834:	4b0b      	ldr	r3, [pc, #44]	@ (8000864 <__NVIC_SetPriorityGrouping+0x40>)
 8000836:	68db      	ldr	r3, [r3, #12]
 8000838:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800083a:	68ba      	ldr	r2, [r7, #8]
 800083c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000840:	4013      	ands	r3, r2
 8000842:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800084c:	4b06      	ldr	r3, [pc, #24]	@ (8000868 <__NVIC_SetPriorityGrouping+0x44>)
 800084e:	4313      	orrs	r3, r2
 8000850:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000852:	4a04      	ldr	r2, [pc, #16]	@ (8000864 <__NVIC_SetPriorityGrouping+0x40>)
 8000854:	68bb      	ldr	r3, [r7, #8]
 8000856:	60d3      	str	r3, [r2, #12]
}
 8000858:	bf00      	nop
 800085a:	3714      	adds	r7, #20
 800085c:	46bd      	mov	sp, r7
 800085e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000862:	4770      	bx	lr
 8000864:	e000ed00 	.word	0xe000ed00
 8000868:	05fa0000 	.word	0x05fa0000

0800086c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000870:	4b04      	ldr	r3, [pc, #16]	@ (8000884 <__NVIC_GetPriorityGrouping+0x18>)
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	0a1b      	lsrs	r3, r3, #8
 8000876:	f003 0307 	and.w	r3, r3, #7
}
 800087a:	4618      	mov	r0, r3
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	e000ed00 	.word	0xe000ed00

08000888 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	6039      	str	r1, [r7, #0]
 8000892:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000894:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000898:	2b00      	cmp	r3, #0
 800089a:	db0a      	blt.n	80008b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	490c      	ldr	r1, [pc, #48]	@ (80008d4 <__NVIC_SetPriority+0x4c>)
 80008a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008a6:	0112      	lsls	r2, r2, #4
 80008a8:	b2d2      	uxtb	r2, r2
 80008aa:	440b      	add	r3, r1
 80008ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008b0:	e00a      	b.n	80008c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	4908      	ldr	r1, [pc, #32]	@ (80008d8 <__NVIC_SetPriority+0x50>)
 80008b8:	88fb      	ldrh	r3, [r7, #6]
 80008ba:	f003 030f 	and.w	r3, r3, #15
 80008be:	3b04      	subs	r3, #4
 80008c0:	0112      	lsls	r2, r2, #4
 80008c2:	b2d2      	uxtb	r2, r2
 80008c4:	440b      	add	r3, r1
 80008c6:	761a      	strb	r2, [r3, #24]
}
 80008c8:	bf00      	nop
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr
 80008d4:	e000e100 	.word	0xe000e100
 80008d8:	e000ed00 	.word	0xe000ed00

080008dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008dc:	b480      	push	{r7}
 80008de:	b089      	sub	sp, #36	@ 0x24
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	f003 0307 	and.w	r3, r3, #7
 80008ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008f0:	69fb      	ldr	r3, [r7, #28]
 80008f2:	f1c3 0307 	rsb	r3, r3, #7
 80008f6:	2b04      	cmp	r3, #4
 80008f8:	bf28      	it	cs
 80008fa:	2304      	movcs	r3, #4
 80008fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008fe:	69fb      	ldr	r3, [r7, #28]
 8000900:	3304      	adds	r3, #4
 8000902:	2b06      	cmp	r3, #6
 8000904:	d902      	bls.n	800090c <NVIC_EncodePriority+0x30>
 8000906:	69fb      	ldr	r3, [r7, #28]
 8000908:	3b03      	subs	r3, #3
 800090a:	e000      	b.n	800090e <NVIC_EncodePriority+0x32>
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000910:	f04f 32ff 	mov.w	r2, #4294967295
 8000914:	69bb      	ldr	r3, [r7, #24]
 8000916:	fa02 f303 	lsl.w	r3, r2, r3
 800091a:	43da      	mvns	r2, r3
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	401a      	ands	r2, r3
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000924:	f04f 31ff 	mov.w	r1, #4294967295
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	fa01 f303 	lsl.w	r3, r1, r3
 800092e:	43d9      	mvns	r1, r3
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000934:	4313      	orrs	r3, r2
         );
}
 8000936:	4618      	mov	r0, r3
 8000938:	3724      	adds	r7, #36	@ 0x24
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
	...

08000944 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	3b01      	subs	r3, #1
 8000950:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000954:	d301      	bcc.n	800095a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000956:	2301      	movs	r3, #1
 8000958:	e00f      	b.n	800097a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800095a:	4a0a      	ldr	r2, [pc, #40]	@ (8000984 <SysTick_Config+0x40>)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	3b01      	subs	r3, #1
 8000960:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000962:	210f      	movs	r1, #15
 8000964:	f04f 30ff 	mov.w	r0, #4294967295
 8000968:	f7ff ff8e 	bl	8000888 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800096c:	4b05      	ldr	r3, [pc, #20]	@ (8000984 <SysTick_Config+0x40>)
 800096e:	2200      	movs	r2, #0
 8000970:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000972:	4b04      	ldr	r3, [pc, #16]	@ (8000984 <SysTick_Config+0x40>)
 8000974:	2207      	movs	r2, #7
 8000976:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000978:	2300      	movs	r3, #0
}
 800097a:	4618      	mov	r0, r3
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	e000e010 	.word	0xe000e010

08000988 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000990:	6878      	ldr	r0, [r7, #4]
 8000992:	f7ff ff47 	bl	8000824 <__NVIC_SetPriorityGrouping>
}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}

0800099e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800099e:	b580      	push	{r7, lr}
 80009a0:	b086      	sub	sp, #24
 80009a2:	af00      	add	r7, sp, #0
 80009a4:	4603      	mov	r3, r0
 80009a6:	60b9      	str	r1, [r7, #8]
 80009a8:	607a      	str	r2, [r7, #4]
 80009aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80009ac:	f7ff ff5e 	bl	800086c <__NVIC_GetPriorityGrouping>
 80009b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009b2:	687a      	ldr	r2, [r7, #4]
 80009b4:	68b9      	ldr	r1, [r7, #8]
 80009b6:	6978      	ldr	r0, [r7, #20]
 80009b8:	f7ff ff90 	bl	80008dc <NVIC_EncodePriority>
 80009bc:	4602      	mov	r2, r0
 80009be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80009c2:	4611      	mov	r1, r2
 80009c4:	4618      	mov	r0, r3
 80009c6:	f7ff ff5f 	bl	8000888 <__NVIC_SetPriority>
}
 80009ca:	bf00      	nop
 80009cc:	3718      	adds	r7, #24
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}

080009d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009d2:	b580      	push	{r7, lr}
 80009d4:	b082      	sub	sp, #8
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009da:	6878      	ldr	r0, [r7, #4]
 80009dc:	f7ff ffb2 	bl	8000944 <SysTick_Config>
 80009e0:	4603      	mov	r3, r0
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
	...

080009ec <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80009f0:	f3bf 8f5f 	dmb	sy
}
 80009f4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80009f6:	4b07      	ldr	r3, [pc, #28]	@ (8000a14 <HAL_MPU_Disable+0x28>)
 80009f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009fa:	4a06      	ldr	r2, [pc, #24]	@ (8000a14 <HAL_MPU_Disable+0x28>)
 80009fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000a00:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000a02:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <HAL_MPU_Disable+0x2c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	605a      	str	r2, [r3, #4]
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	e000ed00 	.word	0xe000ed00
 8000a18:	e000ed90 	.word	0xe000ed90

08000a1c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000a24:	4a0b      	ldr	r2, [pc, #44]	@ (8000a54 <HAL_MPU_Enable+0x38>)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a58 <HAL_MPU_Enable+0x3c>)
 8000a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a32:	4a09      	ldr	r2, [pc, #36]	@ (8000a58 <HAL_MPU_Enable+0x3c>)
 8000a34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a38:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000a3a:	f3bf 8f4f 	dsb	sy
}
 8000a3e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a40:	f3bf 8f6f 	isb	sy
}
 8000a44:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000a46:	bf00      	nop
 8000a48:	370c      	adds	r7, #12
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	e000ed90 	.word	0xe000ed90
 8000a58:	e000ed00 	.word	0xe000ed00

08000a5c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	785a      	ldrb	r2, [r3, #1]
 8000a68:	4b1b      	ldr	r3, [pc, #108]	@ (8000ad8 <HAL_MPU_ConfigRegion+0x7c>)
 8000a6a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ad8 <HAL_MPU_ConfigRegion+0x7c>)
 8000a6e:	691b      	ldr	r3, [r3, #16]
 8000a70:	4a19      	ldr	r2, [pc, #100]	@ (8000ad8 <HAL_MPU_ConfigRegion+0x7c>)
 8000a72:	f023 0301 	bic.w	r3, r3, #1
 8000a76:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000a78:	4a17      	ldr	r2, [pc, #92]	@ (8000ad8 <HAL_MPU_ConfigRegion+0x7c>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	7b1b      	ldrb	r3, [r3, #12]
 8000a84:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	7adb      	ldrb	r3, [r3, #11]
 8000a8a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000a8c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	7a9b      	ldrb	r3, [r3, #10]
 8000a92:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000a94:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	7b5b      	ldrb	r3, [r3, #13]
 8000a9a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000a9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	7b9b      	ldrb	r3, [r3, #14]
 8000aa2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000aa4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	7bdb      	ldrb	r3, [r3, #15]
 8000aaa:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000aac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	7a5b      	ldrb	r3, [r3, #9]
 8000ab2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000ab4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	7a1b      	ldrb	r3, [r3, #8]
 8000aba:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000abc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000abe:	687a      	ldr	r2, [r7, #4]
 8000ac0:	7812      	ldrb	r2, [r2, #0]
 8000ac2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ac4:	4a04      	ldr	r2, [pc, #16]	@ (8000ad8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000ac6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ac8:	6113      	str	r3, [r2, #16]
}
 8000aca:	bf00      	nop
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	e000ed90 	.word	0xe000ed90

08000adc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b089      	sub	sp, #36	@ 0x24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000aea:	4b89      	ldr	r3, [pc, #548]	@ (8000d10 <HAL_GPIO_Init+0x234>)
 8000aec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000aee:	e194      	b.n	8000e1a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	2101      	movs	r1, #1
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	fa01 f303 	lsl.w	r3, r1, r3
 8000afc:	4013      	ands	r3, r2
 8000afe:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	f000 8186 	beq.w	8000e14 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	f003 0303 	and.w	r3, r3, #3
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d005      	beq.n	8000b20 <HAL_GPIO_Init+0x44>
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	f003 0303 	and.w	r3, r3, #3
 8000b1c:	2b02      	cmp	r3, #2
 8000b1e:	d130      	bne.n	8000b82 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000b26:	69fb      	ldr	r3, [r7, #28]
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	2203      	movs	r2, #3
 8000b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b30:	43db      	mvns	r3, r3
 8000b32:	69ba      	ldr	r2, [r7, #24]
 8000b34:	4013      	ands	r3, r2
 8000b36:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	68da      	ldr	r2, [r3, #12]
 8000b3c:	69fb      	ldr	r3, [r7, #28]
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	fa02 f303 	lsl.w	r3, r2, r3
 8000b44:	69ba      	ldr	r2, [r7, #24]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	69ba      	ldr	r2, [r7, #24]
 8000b4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b56:	2201      	movs	r2, #1
 8000b58:	69fb      	ldr	r3, [r7, #28]
 8000b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5e:	43db      	mvns	r3, r3
 8000b60:	69ba      	ldr	r2, [r7, #24]
 8000b62:	4013      	ands	r3, r2
 8000b64:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	091b      	lsrs	r3, r3, #4
 8000b6c:	f003 0201 	and.w	r2, r3, #1
 8000b70:	69fb      	ldr	r3, [r7, #28]
 8000b72:	fa02 f303 	lsl.w	r3, r2, r3
 8000b76:	69ba      	ldr	r2, [r7, #24]
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	69ba      	ldr	r2, [r7, #24]
 8000b80:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	f003 0303 	and.w	r3, r3, #3
 8000b8a:	2b03      	cmp	r3, #3
 8000b8c:	d017      	beq.n	8000bbe <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	68db      	ldr	r3, [r3, #12]
 8000b92:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b94:	69fb      	ldr	r3, [r7, #28]
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	2203      	movs	r2, #3
 8000b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b9e:	43db      	mvns	r3, r3
 8000ba0:	69ba      	ldr	r2, [r7, #24]
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	689a      	ldr	r2, [r3, #8]
 8000baa:	69fb      	ldr	r3, [r7, #28]
 8000bac:	005b      	lsls	r3, r3, #1
 8000bae:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb2:	69ba      	ldr	r2, [r7, #24]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	69ba      	ldr	r2, [r7, #24]
 8000bbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	f003 0303 	and.w	r3, r3, #3
 8000bc6:	2b02      	cmp	r3, #2
 8000bc8:	d123      	bne.n	8000c12 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	08da      	lsrs	r2, r3, #3
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	3208      	adds	r2, #8
 8000bd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000bd8:	69fb      	ldr	r3, [r7, #28]
 8000bda:	f003 0307 	and.w	r3, r3, #7
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	220f      	movs	r2, #15
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43db      	mvns	r3, r3
 8000be8:	69ba      	ldr	r2, [r7, #24]
 8000bea:	4013      	ands	r3, r2
 8000bec:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	691a      	ldr	r2, [r3, #16]
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	f003 0307 	and.w	r3, r3, #7
 8000bf8:	009b      	lsls	r3, r3, #2
 8000bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfe:	69ba      	ldr	r2, [r7, #24]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000c04:	69fb      	ldr	r3, [r7, #28]
 8000c06:	08da      	lsrs	r2, r3, #3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	3208      	adds	r2, #8
 8000c0c:	69b9      	ldr	r1, [r7, #24]
 8000c0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000c18:	69fb      	ldr	r3, [r7, #28]
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c22:	43db      	mvns	r3, r3
 8000c24:	69ba      	ldr	r2, [r7, #24]
 8000c26:	4013      	ands	r3, r2
 8000c28:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f003 0203 	and.w	r2, r3, #3
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	69ba      	ldr	r2, [r7, #24]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	69ba      	ldr	r2, [r7, #24]
 8000c44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	f000 80e0 	beq.w	8000e14 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c54:	4b2f      	ldr	r3, [pc, #188]	@ (8000d14 <HAL_GPIO_Init+0x238>)
 8000c56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c5a:	4a2e      	ldr	r2, [pc, #184]	@ (8000d14 <HAL_GPIO_Init+0x238>)
 8000c5c:	f043 0302 	orr.w	r3, r3, #2
 8000c60:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c64:	4b2b      	ldr	r3, [pc, #172]	@ (8000d14 <HAL_GPIO_Init+0x238>)
 8000c66:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000c72:	4a29      	ldr	r2, [pc, #164]	@ (8000d18 <HAL_GPIO_Init+0x23c>)
 8000c74:	69fb      	ldr	r3, [r7, #28]
 8000c76:	089b      	lsrs	r3, r3, #2
 8000c78:	3302      	adds	r3, #2
 8000c7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000c80:	69fb      	ldr	r3, [r7, #28]
 8000c82:	f003 0303 	and.w	r3, r3, #3
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	220f      	movs	r2, #15
 8000c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8e:	43db      	mvns	r3, r3
 8000c90:	69ba      	ldr	r2, [r7, #24]
 8000c92:	4013      	ands	r3, r2
 8000c94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4a20      	ldr	r2, [pc, #128]	@ (8000d1c <HAL_GPIO_Init+0x240>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d052      	beq.n	8000d44 <HAL_GPIO_Init+0x268>
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	4a1f      	ldr	r2, [pc, #124]	@ (8000d20 <HAL_GPIO_Init+0x244>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d031      	beq.n	8000d0a <HAL_GPIO_Init+0x22e>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4a1e      	ldr	r2, [pc, #120]	@ (8000d24 <HAL_GPIO_Init+0x248>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d02b      	beq.n	8000d06 <HAL_GPIO_Init+0x22a>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4a1d      	ldr	r2, [pc, #116]	@ (8000d28 <HAL_GPIO_Init+0x24c>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d025      	beq.n	8000d02 <HAL_GPIO_Init+0x226>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4a1c      	ldr	r2, [pc, #112]	@ (8000d2c <HAL_GPIO_Init+0x250>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d01f      	beq.n	8000cfe <HAL_GPIO_Init+0x222>
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4a1b      	ldr	r2, [pc, #108]	@ (8000d30 <HAL_GPIO_Init+0x254>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d019      	beq.n	8000cfa <HAL_GPIO_Init+0x21e>
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4a1a      	ldr	r2, [pc, #104]	@ (8000d34 <HAL_GPIO_Init+0x258>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d013      	beq.n	8000cf6 <HAL_GPIO_Init+0x21a>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4a19      	ldr	r2, [pc, #100]	@ (8000d38 <HAL_GPIO_Init+0x25c>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d00d      	beq.n	8000cf2 <HAL_GPIO_Init+0x216>
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4a18      	ldr	r2, [pc, #96]	@ (8000d3c <HAL_GPIO_Init+0x260>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d007      	beq.n	8000cee <HAL_GPIO_Init+0x212>
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4a17      	ldr	r2, [pc, #92]	@ (8000d40 <HAL_GPIO_Init+0x264>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d101      	bne.n	8000cea <HAL_GPIO_Init+0x20e>
 8000ce6:	2309      	movs	r3, #9
 8000ce8:	e02d      	b.n	8000d46 <HAL_GPIO_Init+0x26a>
 8000cea:	230a      	movs	r3, #10
 8000cec:	e02b      	b.n	8000d46 <HAL_GPIO_Init+0x26a>
 8000cee:	2308      	movs	r3, #8
 8000cf0:	e029      	b.n	8000d46 <HAL_GPIO_Init+0x26a>
 8000cf2:	2307      	movs	r3, #7
 8000cf4:	e027      	b.n	8000d46 <HAL_GPIO_Init+0x26a>
 8000cf6:	2306      	movs	r3, #6
 8000cf8:	e025      	b.n	8000d46 <HAL_GPIO_Init+0x26a>
 8000cfa:	2305      	movs	r3, #5
 8000cfc:	e023      	b.n	8000d46 <HAL_GPIO_Init+0x26a>
 8000cfe:	2304      	movs	r3, #4
 8000d00:	e021      	b.n	8000d46 <HAL_GPIO_Init+0x26a>
 8000d02:	2303      	movs	r3, #3
 8000d04:	e01f      	b.n	8000d46 <HAL_GPIO_Init+0x26a>
 8000d06:	2302      	movs	r3, #2
 8000d08:	e01d      	b.n	8000d46 <HAL_GPIO_Init+0x26a>
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e01b      	b.n	8000d46 <HAL_GPIO_Init+0x26a>
 8000d0e:	bf00      	nop
 8000d10:	58000080 	.word	0x58000080
 8000d14:	58024400 	.word	0x58024400
 8000d18:	58000400 	.word	0x58000400
 8000d1c:	58020000 	.word	0x58020000
 8000d20:	58020400 	.word	0x58020400
 8000d24:	58020800 	.word	0x58020800
 8000d28:	58020c00 	.word	0x58020c00
 8000d2c:	58021000 	.word	0x58021000
 8000d30:	58021400 	.word	0x58021400
 8000d34:	58021800 	.word	0x58021800
 8000d38:	58021c00 	.word	0x58021c00
 8000d3c:	58022000 	.word	0x58022000
 8000d40:	58022400 	.word	0x58022400
 8000d44:	2300      	movs	r3, #0
 8000d46:	69fa      	ldr	r2, [r7, #28]
 8000d48:	f002 0203 	and.w	r2, r2, #3
 8000d4c:	0092      	lsls	r2, r2, #2
 8000d4e:	4093      	lsls	r3, r2
 8000d50:	69ba      	ldr	r2, [r7, #24]
 8000d52:	4313      	orrs	r3, r2
 8000d54:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000d56:	4938      	ldr	r1, [pc, #224]	@ (8000e38 <HAL_GPIO_Init+0x35c>)
 8000d58:	69fb      	ldr	r3, [r7, #28]
 8000d5a:	089b      	lsrs	r3, r3, #2
 8000d5c:	3302      	adds	r3, #2
 8000d5e:	69ba      	ldr	r2, [r7, #24]
 8000d60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	43db      	mvns	r3, r3
 8000d70:	69ba      	ldr	r2, [r7, #24]
 8000d72:	4013      	ands	r3, r2
 8000d74:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d003      	beq.n	8000d8a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000d82:	69ba      	ldr	r2, [r7, #24]
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	4313      	orrs	r3, r2
 8000d88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000d8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000d8e:	69bb      	ldr	r3, [r7, #24]
 8000d90:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000d92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	43db      	mvns	r3, r3
 8000d9e:	69ba      	ldr	r2, [r7, #24]
 8000da0:	4013      	ands	r3, r2
 8000da2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d003      	beq.n	8000db8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000db0:	69ba      	ldr	r2, [r7, #24]
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8000db8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	43db      	mvns	r3, r3
 8000dca:	69ba      	ldr	r2, [r7, #24]
 8000dcc:	4013      	ands	r3, r2
 8000dce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d003      	beq.n	8000de4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8000ddc:	69ba      	ldr	r2, [r7, #24]
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	4313      	orrs	r3, r2
 8000de2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	69ba      	ldr	r2, [r7, #24]
 8000de8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000df0:	693b      	ldr	r3, [r7, #16]
 8000df2:	43db      	mvns	r3, r3
 8000df4:	69ba      	ldr	r2, [r7, #24]
 8000df6:	4013      	ands	r3, r2
 8000df8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d003      	beq.n	8000e0e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	693b      	ldr	r3, [r7, #16]
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	69ba      	ldr	r2, [r7, #24]
 8000e12:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	3301      	adds	r3, #1
 8000e18:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	fa22 f303 	lsr.w	r3, r2, r3
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	f47f ae63 	bne.w	8000af0 <HAL_GPIO_Init+0x14>
  }
}
 8000e2a:	bf00      	nop
 8000e2c:	bf00      	nop
 8000e2e:	3724      	adds	r7, #36	@ 0x24
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	58000400 	.word	0x58000400

08000e3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	460b      	mov	r3, r1
 8000e46:	807b      	strh	r3, [r7, #2]
 8000e48:	4613      	mov	r3, r2
 8000e4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e4c:	787b      	ldrb	r3, [r7, #1]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d003      	beq.n	8000e5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e52:	887a      	ldrh	r2, [r7, #2]
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8000e58:	e003      	b.n	8000e62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000e5a:	887b      	ldrh	r3, [r7, #2]
 8000e5c:	041a      	lsls	r2, r3, #16
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	619a      	str	r2, [r3, #24]
}
 8000e62:	bf00      	nop
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
	...

08000e70 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8000e78:	4b19      	ldr	r3, [pc, #100]	@ (8000ee0 <HAL_PWREx_ConfigSupply+0x70>)
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	f003 0304 	and.w	r3, r3, #4
 8000e80:	2b04      	cmp	r3, #4
 8000e82:	d00a      	beq.n	8000e9a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8000e84:	4b16      	ldr	r3, [pc, #88]	@ (8000ee0 <HAL_PWREx_ConfigSupply+0x70>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	f003 0307 	and.w	r3, r3, #7
 8000e8c:	687a      	ldr	r2, [r7, #4]
 8000e8e:	429a      	cmp	r2, r3
 8000e90:	d001      	beq.n	8000e96 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	e01f      	b.n	8000ed6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8000e96:	2300      	movs	r3, #0
 8000e98:	e01d      	b.n	8000ed6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8000e9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <HAL_PWREx_ConfigSupply+0x70>)
 8000e9c:	68db      	ldr	r3, [r3, #12]
 8000e9e:	f023 0207 	bic.w	r2, r3, #7
 8000ea2:	490f      	ldr	r1, [pc, #60]	@ (8000ee0 <HAL_PWREx_ConfigSupply+0x70>)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8000eaa:	f7ff fca3 	bl	80007f4 <HAL_GetTick>
 8000eae:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000eb0:	e009      	b.n	8000ec6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000eb2:	f7ff fc9f 	bl	80007f4 <HAL_GetTick>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	1ad3      	subs	r3, r2, r3
 8000ebc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ec0:	d901      	bls.n	8000ec6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	e007      	b.n	8000ed6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000ec6:	4b06      	ldr	r3, [pc, #24]	@ (8000ee0 <HAL_PWREx_ConfigSupply+0x70>)
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ece:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ed2:	d1ee      	bne.n	8000eb2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	58024800 	.word	0x58024800

08000ee4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08c      	sub	sp, #48	@ 0x30
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d102      	bne.n	8000ef8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	f000 bc48 	b.w	8001788 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f003 0301 	and.w	r3, r3, #1
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	f000 8088 	beq.w	8001016 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f06:	4b99      	ldr	r3, [pc, #612]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000f08:	691b      	ldr	r3, [r3, #16]
 8000f0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8000f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000f10:	4b96      	ldr	r3, [pc, #600]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f14:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8000f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f18:	2b10      	cmp	r3, #16
 8000f1a:	d007      	beq.n	8000f2c <HAL_RCC_OscConfig+0x48>
 8000f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f1e:	2b18      	cmp	r3, #24
 8000f20:	d111      	bne.n	8000f46 <HAL_RCC_OscConfig+0x62>
 8000f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f24:	f003 0303 	and.w	r3, r3, #3
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d10c      	bne.n	8000f46 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f2c:	4b8f      	ldr	r3, [pc, #572]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d06d      	beq.n	8001014 <HAL_RCC_OscConfig+0x130>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d169      	bne.n	8001014 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8000f40:	2301      	movs	r3, #1
 8000f42:	f000 bc21 	b.w	8001788 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f4e:	d106      	bne.n	8000f5e <HAL_RCC_OscConfig+0x7a>
 8000f50:	4b86      	ldr	r3, [pc, #536]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a85      	ldr	r2, [pc, #532]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000f56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f5a:	6013      	str	r3, [r2, #0]
 8000f5c:	e02e      	b.n	8000fbc <HAL_RCC_OscConfig+0xd8>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d10c      	bne.n	8000f80 <HAL_RCC_OscConfig+0x9c>
 8000f66:	4b81      	ldr	r3, [pc, #516]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4a80      	ldr	r2, [pc, #512]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000f6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f70:	6013      	str	r3, [r2, #0]
 8000f72:	4b7e      	ldr	r3, [pc, #504]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a7d      	ldr	r2, [pc, #500]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000f78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f7c:	6013      	str	r3, [r2, #0]
 8000f7e:	e01d      	b.n	8000fbc <HAL_RCC_OscConfig+0xd8>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f88:	d10c      	bne.n	8000fa4 <HAL_RCC_OscConfig+0xc0>
 8000f8a:	4b78      	ldr	r3, [pc, #480]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a77      	ldr	r2, [pc, #476]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000f90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f94:	6013      	str	r3, [r2, #0]
 8000f96:	4b75      	ldr	r3, [pc, #468]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a74      	ldr	r2, [pc, #464]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fa0:	6013      	str	r3, [r2, #0]
 8000fa2:	e00b      	b.n	8000fbc <HAL_RCC_OscConfig+0xd8>
 8000fa4:	4b71      	ldr	r3, [pc, #452]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a70      	ldr	r2, [pc, #448]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000fae:	6013      	str	r3, [r2, #0]
 8000fb0:	4b6e      	ldr	r3, [pc, #440]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a6d      	ldr	r2, [pc, #436]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d013      	beq.n	8000fec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fc4:	f7ff fc16 	bl	80007f4 <HAL_GetTick>
 8000fc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000fca:	e008      	b.n	8000fde <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fcc:	f7ff fc12 	bl	80007f4 <HAL_GetTick>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	2b64      	cmp	r3, #100	@ 0x64
 8000fd8:	d901      	bls.n	8000fde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	e3d4      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000fde:	4b63      	ldr	r3, [pc, #396]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d0f0      	beq.n	8000fcc <HAL_RCC_OscConfig+0xe8>
 8000fea:	e014      	b.n	8001016 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fec:	f7ff fc02 	bl	80007f4 <HAL_GetTick>
 8000ff0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000ff2:	e008      	b.n	8001006 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ff4:	f7ff fbfe 	bl	80007f4 <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	2b64      	cmp	r3, #100	@ 0x64
 8001000:	d901      	bls.n	8001006 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001002:	2303      	movs	r3, #3
 8001004:	e3c0      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001006:	4b59      	ldr	r3, [pc, #356]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d1f0      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x110>
 8001012:	e000      	b.n	8001016 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f003 0302 	and.w	r3, r3, #2
 800101e:	2b00      	cmp	r3, #0
 8001020:	f000 80ca 	beq.w	80011b8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001024:	4b51      	ldr	r3, [pc, #324]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8001026:	691b      	ldr	r3, [r3, #16]
 8001028:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800102c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800102e:	4b4f      	ldr	r3, [pc, #316]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8001030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001032:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001034:	6a3b      	ldr	r3, [r7, #32]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d007      	beq.n	800104a <HAL_RCC_OscConfig+0x166>
 800103a:	6a3b      	ldr	r3, [r7, #32]
 800103c:	2b18      	cmp	r3, #24
 800103e:	d156      	bne.n	80010ee <HAL_RCC_OscConfig+0x20a>
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	f003 0303 	and.w	r3, r3, #3
 8001046:	2b00      	cmp	r3, #0
 8001048:	d151      	bne.n	80010ee <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800104a:	4b48      	ldr	r3, [pc, #288]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f003 0304 	and.w	r3, r3, #4
 8001052:	2b00      	cmp	r3, #0
 8001054:	d005      	beq.n	8001062 <HAL_RCC_OscConfig+0x17e>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	68db      	ldr	r3, [r3, #12]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e392      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001062:	4b42      	ldr	r3, [pc, #264]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f023 0219 	bic.w	r2, r3, #25
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	493f      	ldr	r1, [pc, #252]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8001070:	4313      	orrs	r3, r2
 8001072:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001074:	f7ff fbbe 	bl	80007f4 <HAL_GetTick>
 8001078:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800107a:	e008      	b.n	800108e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800107c:	f7ff fbba 	bl	80007f4 <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	2b02      	cmp	r3, #2
 8001088:	d901      	bls.n	800108e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800108a:	2303      	movs	r3, #3
 800108c:	e37c      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800108e:	4b37      	ldr	r3, [pc, #220]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 0304 	and.w	r3, r3, #4
 8001096:	2b00      	cmp	r3, #0
 8001098:	d0f0      	beq.n	800107c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800109a:	f7ff fbb7 	bl	800080c <HAL_GetREVID>
 800109e:	4603      	mov	r3, r0
 80010a0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d817      	bhi.n	80010d8 <HAL_RCC_OscConfig+0x1f4>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	691b      	ldr	r3, [r3, #16]
 80010ac:	2b40      	cmp	r3, #64	@ 0x40
 80010ae:	d108      	bne.n	80010c2 <HAL_RCC_OscConfig+0x1de>
 80010b0:	4b2e      	ldr	r3, [pc, #184]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80010b8:	4a2c      	ldr	r2, [pc, #176]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 80010ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010be:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010c0:	e07a      	b.n	80011b8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010c2:	4b2a      	ldr	r3, [pc, #168]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	691b      	ldr	r3, [r3, #16]
 80010ce:	031b      	lsls	r3, r3, #12
 80010d0:	4926      	ldr	r1, [pc, #152]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 80010d2:	4313      	orrs	r3, r2
 80010d4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010d6:	e06f      	b.n	80011b8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010d8:	4b24      	ldr	r3, [pc, #144]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	691b      	ldr	r3, [r3, #16]
 80010e4:	061b      	lsls	r3, r3, #24
 80010e6:	4921      	ldr	r1, [pc, #132]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 80010e8:	4313      	orrs	r3, r2
 80010ea:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010ec:	e064      	b.n	80011b8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	68db      	ldr	r3, [r3, #12]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d047      	beq.n	8001186 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80010f6:	4b1d      	ldr	r3, [pc, #116]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f023 0219 	bic.w	r2, r3, #25
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	68db      	ldr	r3, [r3, #12]
 8001102:	491a      	ldr	r1, [pc, #104]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8001104:	4313      	orrs	r3, r2
 8001106:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001108:	f7ff fb74 	bl	80007f4 <HAL_GetTick>
 800110c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800110e:	e008      	b.n	8001122 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001110:	f7ff fb70 	bl	80007f4 <HAL_GetTick>
 8001114:	4602      	mov	r2, r0
 8001116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	2b02      	cmp	r3, #2
 800111c:	d901      	bls.n	8001122 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800111e:	2303      	movs	r3, #3
 8001120:	e332      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001122:	4b12      	ldr	r3, [pc, #72]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 0304 	and.w	r3, r3, #4
 800112a:	2b00      	cmp	r3, #0
 800112c:	d0f0      	beq.n	8001110 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800112e:	f7ff fb6d 	bl	800080c <HAL_GetREVID>
 8001132:	4603      	mov	r3, r0
 8001134:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001138:	4293      	cmp	r3, r2
 800113a:	d819      	bhi.n	8001170 <HAL_RCC_OscConfig+0x28c>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	691b      	ldr	r3, [r3, #16]
 8001140:	2b40      	cmp	r3, #64	@ 0x40
 8001142:	d108      	bne.n	8001156 <HAL_RCC_OscConfig+0x272>
 8001144:	4b09      	ldr	r3, [pc, #36]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800114c:	4a07      	ldr	r2, [pc, #28]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 800114e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001152:	6053      	str	r3, [r2, #4]
 8001154:	e030      	b.n	80011b8 <HAL_RCC_OscConfig+0x2d4>
 8001156:	4b05      	ldr	r3, [pc, #20]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	691b      	ldr	r3, [r3, #16]
 8001162:	031b      	lsls	r3, r3, #12
 8001164:	4901      	ldr	r1, [pc, #4]	@ (800116c <HAL_RCC_OscConfig+0x288>)
 8001166:	4313      	orrs	r3, r2
 8001168:	604b      	str	r3, [r1, #4]
 800116a:	e025      	b.n	80011b8 <HAL_RCC_OscConfig+0x2d4>
 800116c:	58024400 	.word	0x58024400
 8001170:	4b9a      	ldr	r3, [pc, #616]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	691b      	ldr	r3, [r3, #16]
 800117c:	061b      	lsls	r3, r3, #24
 800117e:	4997      	ldr	r1, [pc, #604]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001180:	4313      	orrs	r3, r2
 8001182:	604b      	str	r3, [r1, #4]
 8001184:	e018      	b.n	80011b8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001186:	4b95      	ldr	r3, [pc, #596]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a94      	ldr	r2, [pc, #592]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 800118c:	f023 0301 	bic.w	r3, r3, #1
 8001190:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001192:	f7ff fb2f 	bl	80007f4 <HAL_GetTick>
 8001196:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001198:	e008      	b.n	80011ac <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800119a:	f7ff fb2b 	bl	80007f4 <HAL_GetTick>
 800119e:	4602      	mov	r2, r0
 80011a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a2:	1ad3      	subs	r3, r2, r3
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d901      	bls.n	80011ac <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80011a8:	2303      	movs	r3, #3
 80011aa:	e2ed      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80011ac:	4b8b      	ldr	r3, [pc, #556]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 0304 	and.w	r3, r3, #4
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d1f0      	bne.n	800119a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f003 0310 	and.w	r3, r3, #16
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	f000 80a9 	beq.w	8001318 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011c6:	4b85      	ldr	r3, [pc, #532]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80011c8:	691b      	ldr	r3, [r3, #16]
 80011ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80011ce:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80011d0:	4b82      	ldr	r3, [pc, #520]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80011d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011d4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	2b08      	cmp	r3, #8
 80011da:	d007      	beq.n	80011ec <HAL_RCC_OscConfig+0x308>
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	2b18      	cmp	r3, #24
 80011e0:	d13a      	bne.n	8001258 <HAL_RCC_OscConfig+0x374>
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	f003 0303 	and.w	r3, r3, #3
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d135      	bne.n	8001258 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80011ec:	4b7b      	ldr	r3, [pc, #492]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d005      	beq.n	8001204 <HAL_RCC_OscConfig+0x320>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	69db      	ldr	r3, [r3, #28]
 80011fc:	2b80      	cmp	r3, #128	@ 0x80
 80011fe:	d001      	beq.n	8001204 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	e2c1      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001204:	f7ff fb02 	bl	800080c <HAL_GetREVID>
 8001208:	4603      	mov	r3, r0
 800120a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800120e:	4293      	cmp	r3, r2
 8001210:	d817      	bhi.n	8001242 <HAL_RCC_OscConfig+0x35e>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6a1b      	ldr	r3, [r3, #32]
 8001216:	2b20      	cmp	r3, #32
 8001218:	d108      	bne.n	800122c <HAL_RCC_OscConfig+0x348>
 800121a:	4b70      	ldr	r3, [pc, #448]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001222:	4a6e      	ldr	r2, [pc, #440]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001224:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001228:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800122a:	e075      	b.n	8001318 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800122c:	4b6b      	ldr	r3, [pc, #428]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6a1b      	ldr	r3, [r3, #32]
 8001238:	069b      	lsls	r3, r3, #26
 800123a:	4968      	ldr	r1, [pc, #416]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 800123c:	4313      	orrs	r3, r2
 800123e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001240:	e06a      	b.n	8001318 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001242:	4b66      	ldr	r3, [pc, #408]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001244:	68db      	ldr	r3, [r3, #12]
 8001246:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a1b      	ldr	r3, [r3, #32]
 800124e:	061b      	lsls	r3, r3, #24
 8001250:	4962      	ldr	r1, [pc, #392]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001252:	4313      	orrs	r3, r2
 8001254:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001256:	e05f      	b.n	8001318 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	69db      	ldr	r3, [r3, #28]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d042      	beq.n	80012e6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001260:	4b5e      	ldr	r3, [pc, #376]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a5d      	ldr	r2, [pc, #372]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001266:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800126a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800126c:	f7ff fac2 	bl	80007f4 <HAL_GetTick>
 8001270:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001272:	e008      	b.n	8001286 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001274:	f7ff fabe 	bl	80007f4 <HAL_GetTick>
 8001278:	4602      	mov	r2, r0
 800127a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	2b02      	cmp	r3, #2
 8001280:	d901      	bls.n	8001286 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001282:	2303      	movs	r3, #3
 8001284:	e280      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001286:	4b55      	ldr	r3, [pc, #340]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800128e:	2b00      	cmp	r3, #0
 8001290:	d0f0      	beq.n	8001274 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001292:	f7ff fabb 	bl	800080c <HAL_GetREVID>
 8001296:	4603      	mov	r3, r0
 8001298:	f241 0203 	movw	r2, #4099	@ 0x1003
 800129c:	4293      	cmp	r3, r2
 800129e:	d817      	bhi.n	80012d0 <HAL_RCC_OscConfig+0x3ec>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6a1b      	ldr	r3, [r3, #32]
 80012a4:	2b20      	cmp	r3, #32
 80012a6:	d108      	bne.n	80012ba <HAL_RCC_OscConfig+0x3d6>
 80012a8:	4b4c      	ldr	r3, [pc, #304]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80012b0:	4a4a      	ldr	r2, [pc, #296]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80012b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80012b6:	6053      	str	r3, [r2, #4]
 80012b8:	e02e      	b.n	8001318 <HAL_RCC_OscConfig+0x434>
 80012ba:	4b48      	ldr	r3, [pc, #288]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6a1b      	ldr	r3, [r3, #32]
 80012c6:	069b      	lsls	r3, r3, #26
 80012c8:	4944      	ldr	r1, [pc, #272]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80012ca:	4313      	orrs	r3, r2
 80012cc:	604b      	str	r3, [r1, #4]
 80012ce:	e023      	b.n	8001318 <HAL_RCC_OscConfig+0x434>
 80012d0:	4b42      	ldr	r3, [pc, #264]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6a1b      	ldr	r3, [r3, #32]
 80012dc:	061b      	lsls	r3, r3, #24
 80012de:	493f      	ldr	r1, [pc, #252]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80012e0:	4313      	orrs	r3, r2
 80012e2:	60cb      	str	r3, [r1, #12]
 80012e4:	e018      	b.n	8001318 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80012e6:	4b3d      	ldr	r3, [pc, #244]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a3c      	ldr	r2, [pc, #240]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80012ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80012f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012f2:	f7ff fa7f 	bl	80007f4 <HAL_GetTick>
 80012f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80012f8:	e008      	b.n	800130c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80012fa:	f7ff fa7b 	bl	80007f4 <HAL_GetTick>
 80012fe:	4602      	mov	r2, r0
 8001300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	2b02      	cmp	r3, #2
 8001306:	d901      	bls.n	800130c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001308:	2303      	movs	r3, #3
 800130a:	e23d      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800130c:	4b33      	ldr	r3, [pc, #204]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001314:	2b00      	cmp	r3, #0
 8001316:	d1f0      	bne.n	80012fa <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0308 	and.w	r3, r3, #8
 8001320:	2b00      	cmp	r3, #0
 8001322:	d036      	beq.n	8001392 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	695b      	ldr	r3, [r3, #20]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d019      	beq.n	8001360 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800132c:	4b2b      	ldr	r3, [pc, #172]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 800132e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001330:	4a2a      	ldr	r2, [pc, #168]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001332:	f043 0301 	orr.w	r3, r3, #1
 8001336:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001338:	f7ff fa5c 	bl	80007f4 <HAL_GetTick>
 800133c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800133e:	e008      	b.n	8001352 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001340:	f7ff fa58 	bl	80007f4 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e21a      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001352:	4b22      	ldr	r3, [pc, #136]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001354:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0f0      	beq.n	8001340 <HAL_RCC_OscConfig+0x45c>
 800135e:	e018      	b.n	8001392 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001360:	4b1e      	ldr	r3, [pc, #120]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001362:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001364:	4a1d      	ldr	r2, [pc, #116]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001366:	f023 0301 	bic.w	r3, r3, #1
 800136a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800136c:	f7ff fa42 	bl	80007f4 <HAL_GetTick>
 8001370:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001372:	e008      	b.n	8001386 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001374:	f7ff fa3e 	bl	80007f4 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b02      	cmp	r3, #2
 8001380:	d901      	bls.n	8001386 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e200      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001386:	4b15      	ldr	r3, [pc, #84]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 8001388:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f0      	bne.n	8001374 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0320 	and.w	r3, r3, #32
 800139a:	2b00      	cmp	r3, #0
 800139c:	d039      	beq.n	8001412 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	699b      	ldr	r3, [r3, #24]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d01c      	beq.n	80013e0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80013a6:	4b0d      	ldr	r3, [pc, #52]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a0c      	ldr	r2, [pc, #48]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80013ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013b0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80013b2:	f7ff fa1f 	bl	80007f4 <HAL_GetTick>
 80013b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80013b8:	e008      	b.n	80013cc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013ba:	f7ff fa1b 	bl	80007f4 <HAL_GetTick>
 80013be:	4602      	mov	r2, r0
 80013c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d901      	bls.n	80013cc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e1dd      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80013cc:	4b03      	ldr	r3, [pc, #12]	@ (80013dc <HAL_RCC_OscConfig+0x4f8>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d0f0      	beq.n	80013ba <HAL_RCC_OscConfig+0x4d6>
 80013d8:	e01b      	b.n	8001412 <HAL_RCC_OscConfig+0x52e>
 80013da:	bf00      	nop
 80013dc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80013e0:	4b9b      	ldr	r3, [pc, #620]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a9a      	ldr	r2, [pc, #616]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80013e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80013ea:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80013ec:	f7ff fa02 	bl	80007f4 <HAL_GetTick>
 80013f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80013f2:	e008      	b.n	8001406 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013f4:	f7ff f9fe 	bl	80007f4 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e1c0      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001406:	4b92      	ldr	r3, [pc, #584]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1f0      	bne.n	80013f4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f003 0304 	and.w	r3, r3, #4
 800141a:	2b00      	cmp	r3, #0
 800141c:	f000 8081 	beq.w	8001522 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001420:	4b8c      	ldr	r3, [pc, #560]	@ (8001654 <HAL_RCC_OscConfig+0x770>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a8b      	ldr	r2, [pc, #556]	@ (8001654 <HAL_RCC_OscConfig+0x770>)
 8001426:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800142a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800142c:	f7ff f9e2 	bl	80007f4 <HAL_GetTick>
 8001430:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001432:	e008      	b.n	8001446 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001434:	f7ff f9de 	bl	80007f4 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b64      	cmp	r3, #100	@ 0x64
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e1a0      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001446:	4b83      	ldr	r3, [pc, #524]	@ (8001654 <HAL_RCC_OscConfig+0x770>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800144e:	2b00      	cmp	r3, #0
 8001450:	d0f0      	beq.n	8001434 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d106      	bne.n	8001468 <HAL_RCC_OscConfig+0x584>
 800145a:	4b7d      	ldr	r3, [pc, #500]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 800145c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800145e:	4a7c      	ldr	r2, [pc, #496]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6713      	str	r3, [r2, #112]	@ 0x70
 8001466:	e02d      	b.n	80014c4 <HAL_RCC_OscConfig+0x5e0>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d10c      	bne.n	800148a <HAL_RCC_OscConfig+0x5a6>
 8001470:	4b77      	ldr	r3, [pc, #476]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001474:	4a76      	ldr	r2, [pc, #472]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001476:	f023 0301 	bic.w	r3, r3, #1
 800147a:	6713      	str	r3, [r2, #112]	@ 0x70
 800147c:	4b74      	ldr	r3, [pc, #464]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 800147e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001480:	4a73      	ldr	r2, [pc, #460]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001482:	f023 0304 	bic.w	r3, r3, #4
 8001486:	6713      	str	r3, [r2, #112]	@ 0x70
 8001488:	e01c      	b.n	80014c4 <HAL_RCC_OscConfig+0x5e0>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	2b05      	cmp	r3, #5
 8001490:	d10c      	bne.n	80014ac <HAL_RCC_OscConfig+0x5c8>
 8001492:	4b6f      	ldr	r3, [pc, #444]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001494:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001496:	4a6e      	ldr	r2, [pc, #440]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001498:	f043 0304 	orr.w	r3, r3, #4
 800149c:	6713      	str	r3, [r2, #112]	@ 0x70
 800149e:	4b6c      	ldr	r3, [pc, #432]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80014a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014a2:	4a6b      	ldr	r2, [pc, #428]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80014aa:	e00b      	b.n	80014c4 <HAL_RCC_OscConfig+0x5e0>
 80014ac:	4b68      	ldr	r3, [pc, #416]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80014ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014b0:	4a67      	ldr	r2, [pc, #412]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80014b2:	f023 0301 	bic.w	r3, r3, #1
 80014b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80014b8:	4b65      	ldr	r3, [pc, #404]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80014ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014bc:	4a64      	ldr	r2, [pc, #400]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80014be:	f023 0304 	bic.w	r3, r3, #4
 80014c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d015      	beq.n	80014f8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014cc:	f7ff f992 	bl	80007f4 <HAL_GetTick>
 80014d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80014d2:	e00a      	b.n	80014ea <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014d4:	f7ff f98e 	bl	80007f4 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e14e      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80014ea:	4b59      	ldr	r3, [pc, #356]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80014ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d0ee      	beq.n	80014d4 <HAL_RCC_OscConfig+0x5f0>
 80014f6:	e014      	b.n	8001522 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014f8:	f7ff f97c 	bl	80007f4 <HAL_GetTick>
 80014fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80014fe:	e00a      	b.n	8001516 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001500:	f7ff f978 	bl	80007f4 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800150e:	4293      	cmp	r3, r2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e138      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001516:	4b4e      	ldr	r3, [pc, #312]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d1ee      	bne.n	8001500 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001526:	2b00      	cmp	r3, #0
 8001528:	f000 812d 	beq.w	8001786 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800152c:	4b48      	ldr	r3, [pc, #288]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 800152e:	691b      	ldr	r3, [r3, #16]
 8001530:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001534:	2b18      	cmp	r3, #24
 8001536:	f000 80bd 	beq.w	80016b4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800153e:	2b02      	cmp	r3, #2
 8001540:	f040 809e 	bne.w	8001680 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001544:	4b42      	ldr	r3, [pc, #264]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a41      	ldr	r2, [pc, #260]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 800154a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800154e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001550:	f7ff f950 	bl	80007f4 <HAL_GetTick>
 8001554:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001556:	e008      	b.n	800156a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001558:	f7ff f94c 	bl	80007f4 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	2b02      	cmp	r3, #2
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e10e      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800156a:	4b39      	ldr	r3, [pc, #228]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d1f0      	bne.n	8001558 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001576:	4b36      	ldr	r3, [pc, #216]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001578:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800157a:	4b37      	ldr	r3, [pc, #220]	@ (8001658 <HAL_RCC_OscConfig+0x774>)
 800157c:	4013      	ands	r3, r2
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001586:	0112      	lsls	r2, r2, #4
 8001588:	430a      	orrs	r2, r1
 800158a:	4931      	ldr	r1, [pc, #196]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 800158c:	4313      	orrs	r3, r2
 800158e:	628b      	str	r3, [r1, #40]	@ 0x28
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001594:	3b01      	subs	r3, #1
 8001596:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800159e:	3b01      	subs	r3, #1
 80015a0:	025b      	lsls	r3, r3, #9
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	431a      	orrs	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015aa:	3b01      	subs	r3, #1
 80015ac:	041b      	lsls	r3, r3, #16
 80015ae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80015b2:	431a      	orrs	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015b8:	3b01      	subs	r3, #1
 80015ba:	061b      	lsls	r3, r3, #24
 80015bc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80015c0:	4923      	ldr	r1, [pc, #140]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80015c2:	4313      	orrs	r3, r2
 80015c4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80015c6:	4b22      	ldr	r3, [pc, #136]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80015c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ca:	4a21      	ldr	r2, [pc, #132]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80015cc:	f023 0301 	bic.w	r3, r3, #1
 80015d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80015d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80015d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015d6:	4b21      	ldr	r3, [pc, #132]	@ (800165c <HAL_RCC_OscConfig+0x778>)
 80015d8:	4013      	ands	r3, r2
 80015da:	687a      	ldr	r2, [r7, #4]
 80015dc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80015de:	00d2      	lsls	r2, r2, #3
 80015e0:	491b      	ldr	r1, [pc, #108]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80015e2:	4313      	orrs	r3, r2
 80015e4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80015e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80015e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ea:	f023 020c 	bic.w	r2, r3, #12
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f2:	4917      	ldr	r1, [pc, #92]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80015f4:	4313      	orrs	r3, r2
 80015f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80015f8:	4b15      	ldr	r3, [pc, #84]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 80015fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015fc:	f023 0202 	bic.w	r2, r3, #2
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001604:	4912      	ldr	r1, [pc, #72]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001606:	4313      	orrs	r3, r2
 8001608:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800160a:	4b11      	ldr	r3, [pc, #68]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 800160c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800160e:	4a10      	ldr	r2, [pc, #64]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001610:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001614:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001616:	4b0e      	ldr	r3, [pc, #56]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800161a:	4a0d      	ldr	r2, [pc, #52]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 800161c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001620:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001622:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001626:	4a0a      	ldr	r2, [pc, #40]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001628:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800162c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800162e:	4b08      	ldr	r3, [pc, #32]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001632:	4a07      	ldr	r2, [pc, #28]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001634:	f043 0301 	orr.w	r3, r3, #1
 8001638:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800163a:	4b05      	ldr	r3, [pc, #20]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a04      	ldr	r2, [pc, #16]	@ (8001650 <HAL_RCC_OscConfig+0x76c>)
 8001640:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001644:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001646:	f7ff f8d5 	bl	80007f4 <HAL_GetTick>
 800164a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800164c:	e011      	b.n	8001672 <HAL_RCC_OscConfig+0x78e>
 800164e:	bf00      	nop
 8001650:	58024400 	.word	0x58024400
 8001654:	58024800 	.word	0x58024800
 8001658:	fffffc0c 	.word	0xfffffc0c
 800165c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001660:	f7ff f8c8 	bl	80007f4 <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b02      	cmp	r3, #2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e08a      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001672:	4b47      	ldr	r3, [pc, #284]	@ (8001790 <HAL_RCC_OscConfig+0x8ac>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d0f0      	beq.n	8001660 <HAL_RCC_OscConfig+0x77c>
 800167e:	e082      	b.n	8001786 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001680:	4b43      	ldr	r3, [pc, #268]	@ (8001790 <HAL_RCC_OscConfig+0x8ac>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a42      	ldr	r2, [pc, #264]	@ (8001790 <HAL_RCC_OscConfig+0x8ac>)
 8001686:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800168a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800168c:	f7ff f8b2 	bl	80007f4 <HAL_GetTick>
 8001690:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001692:	e008      	b.n	80016a6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001694:	f7ff f8ae 	bl	80007f4 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e070      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80016a6:	4b3a      	ldr	r3, [pc, #232]	@ (8001790 <HAL_RCC_OscConfig+0x8ac>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1f0      	bne.n	8001694 <HAL_RCC_OscConfig+0x7b0>
 80016b2:	e068      	b.n	8001786 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80016b4:	4b36      	ldr	r3, [pc, #216]	@ (8001790 <HAL_RCC_OscConfig+0x8ac>)
 80016b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016b8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80016ba:	4b35      	ldr	r3, [pc, #212]	@ (8001790 <HAL_RCC_OscConfig+0x8ac>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d031      	beq.n	800172c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	f003 0203 	and.w	r2, r3, #3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d12a      	bne.n	800172c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	091b      	lsrs	r3, r3, #4
 80016da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d122      	bne.n	800172c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d11a      	bne.n	800172c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	0a5b      	lsrs	r3, r3, #9
 80016fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001702:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001704:	429a      	cmp	r2, r3
 8001706:	d111      	bne.n	800172c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	0c1b      	lsrs	r3, r3, #16
 800170c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001714:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001716:	429a      	cmp	r2, r3
 8001718:	d108      	bne.n	800172c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	0e1b      	lsrs	r3, r3, #24
 800171e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001726:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001728:	429a      	cmp	r2, r3
 800172a:	d001      	beq.n	8001730 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	e02b      	b.n	8001788 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001730:	4b17      	ldr	r3, [pc, #92]	@ (8001790 <HAL_RCC_OscConfig+0x8ac>)
 8001732:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001734:	08db      	lsrs	r3, r3, #3
 8001736:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800173a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001740:	693a      	ldr	r2, [r7, #16]
 8001742:	429a      	cmp	r2, r3
 8001744:	d01f      	beq.n	8001786 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001746:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <HAL_RCC_OscConfig+0x8ac>)
 8001748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800174a:	4a11      	ldr	r2, [pc, #68]	@ (8001790 <HAL_RCC_OscConfig+0x8ac>)
 800174c:	f023 0301 	bic.w	r3, r3, #1
 8001750:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001752:	f7ff f84f 	bl	80007f4 <HAL_GetTick>
 8001756:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001758:	bf00      	nop
 800175a:	f7ff f84b 	bl	80007f4 <HAL_GetTick>
 800175e:	4602      	mov	r2, r0
 8001760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001762:	4293      	cmp	r3, r2
 8001764:	d0f9      	beq.n	800175a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001766:	4b0a      	ldr	r3, [pc, #40]	@ (8001790 <HAL_RCC_OscConfig+0x8ac>)
 8001768:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800176a:	4b0a      	ldr	r3, [pc, #40]	@ (8001794 <HAL_RCC_OscConfig+0x8b0>)
 800176c:	4013      	ands	r3, r2
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001772:	00d2      	lsls	r2, r2, #3
 8001774:	4906      	ldr	r1, [pc, #24]	@ (8001790 <HAL_RCC_OscConfig+0x8ac>)
 8001776:	4313      	orrs	r3, r2
 8001778:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800177a:	4b05      	ldr	r3, [pc, #20]	@ (8001790 <HAL_RCC_OscConfig+0x8ac>)
 800177c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800177e:	4a04      	ldr	r2, [pc, #16]	@ (8001790 <HAL_RCC_OscConfig+0x8ac>)
 8001780:	f043 0301 	orr.w	r3, r3, #1
 8001784:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001786:	2300      	movs	r3, #0
}
 8001788:	4618      	mov	r0, r3
 800178a:	3730      	adds	r7, #48	@ 0x30
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	58024400 	.word	0x58024400
 8001794:	ffff0007 	.word	0xffff0007

08001798 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d101      	bne.n	80017ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e19c      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017ac:	4b8a      	ldr	r3, [pc, #552]	@ (80019d8 <HAL_RCC_ClockConfig+0x240>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 030f 	and.w	r3, r3, #15
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d910      	bls.n	80017dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ba:	4b87      	ldr	r3, [pc, #540]	@ (80019d8 <HAL_RCC_ClockConfig+0x240>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f023 020f 	bic.w	r2, r3, #15
 80017c2:	4985      	ldr	r1, [pc, #532]	@ (80019d8 <HAL_RCC_ClockConfig+0x240>)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ca:	4b83      	ldr	r3, [pc, #524]	@ (80019d8 <HAL_RCC_ClockConfig+0x240>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 030f 	and.w	r3, r3, #15
 80017d2:	683a      	ldr	r2, [r7, #0]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d001      	beq.n	80017dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e184      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0304 	and.w	r3, r3, #4
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d010      	beq.n	800180a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	691a      	ldr	r2, [r3, #16]
 80017ec:	4b7b      	ldr	r3, [pc, #492]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d908      	bls.n	800180a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80017f8:	4b78      	ldr	r3, [pc, #480]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	691b      	ldr	r3, [r3, #16]
 8001804:	4975      	ldr	r1, [pc, #468]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 8001806:	4313      	orrs	r3, r2
 8001808:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0308 	and.w	r3, r3, #8
 8001812:	2b00      	cmp	r3, #0
 8001814:	d010      	beq.n	8001838 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	695a      	ldr	r2, [r3, #20]
 800181a:	4b70      	ldr	r3, [pc, #448]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001822:	429a      	cmp	r2, r3
 8001824:	d908      	bls.n	8001838 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001826:	4b6d      	ldr	r3, [pc, #436]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	695b      	ldr	r3, [r3, #20]
 8001832:	496a      	ldr	r1, [pc, #424]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 8001834:	4313      	orrs	r3, r2
 8001836:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0310 	and.w	r3, r3, #16
 8001840:	2b00      	cmp	r3, #0
 8001842:	d010      	beq.n	8001866 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	699a      	ldr	r2, [r3, #24]
 8001848:	4b64      	ldr	r3, [pc, #400]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 800184a:	69db      	ldr	r3, [r3, #28]
 800184c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001850:	429a      	cmp	r2, r3
 8001852:	d908      	bls.n	8001866 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001854:	4b61      	ldr	r3, [pc, #388]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 8001856:	69db      	ldr	r3, [r3, #28]
 8001858:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	495e      	ldr	r1, [pc, #376]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 8001862:	4313      	orrs	r3, r2
 8001864:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0320 	and.w	r3, r3, #32
 800186e:	2b00      	cmp	r3, #0
 8001870:	d010      	beq.n	8001894 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	69da      	ldr	r2, [r3, #28]
 8001876:	4b59      	ldr	r3, [pc, #356]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 8001878:	6a1b      	ldr	r3, [r3, #32]
 800187a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800187e:	429a      	cmp	r2, r3
 8001880:	d908      	bls.n	8001894 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001882:	4b56      	ldr	r3, [pc, #344]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 8001884:	6a1b      	ldr	r3, [r3, #32]
 8001886:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	69db      	ldr	r3, [r3, #28]
 800188e:	4953      	ldr	r1, [pc, #332]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 8001890:	4313      	orrs	r3, r2
 8001892:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0302 	and.w	r3, r3, #2
 800189c:	2b00      	cmp	r3, #0
 800189e:	d010      	beq.n	80018c2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	68da      	ldr	r2, [r3, #12]
 80018a4:	4b4d      	ldr	r3, [pc, #308]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	f003 030f 	and.w	r3, r3, #15
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d908      	bls.n	80018c2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018b0:	4b4a      	ldr	r3, [pc, #296]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	f023 020f 	bic.w	r2, r3, #15
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	4947      	ldr	r1, [pc, #284]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 80018be:	4313      	orrs	r3, r2
 80018c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d055      	beq.n	800197a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80018ce:	4b43      	ldr	r3, [pc, #268]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	4940      	ldr	r1, [pc, #256]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 80018dc:	4313      	orrs	r3, r2
 80018de:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d107      	bne.n	80018f8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80018e8:	4b3c      	ldr	r3, [pc, #240]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d121      	bne.n	8001938 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e0f6      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	2b03      	cmp	r3, #3
 80018fe:	d107      	bne.n	8001910 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001900:	4b36      	ldr	r3, [pc, #216]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d115      	bne.n	8001938 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e0ea      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d107      	bne.n	8001928 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001918:	4b30      	ldr	r3, [pc, #192]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001920:	2b00      	cmp	r3, #0
 8001922:	d109      	bne.n	8001938 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e0de      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001928:	4b2c      	ldr	r3, [pc, #176]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0304 	and.w	r3, r3, #4
 8001930:	2b00      	cmp	r3, #0
 8001932:	d101      	bne.n	8001938 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e0d6      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001938:	4b28      	ldr	r3, [pc, #160]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 800193a:	691b      	ldr	r3, [r3, #16]
 800193c:	f023 0207 	bic.w	r2, r3, #7
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	4925      	ldr	r1, [pc, #148]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 8001946:	4313      	orrs	r3, r2
 8001948:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800194a:	f7fe ff53 	bl	80007f4 <HAL_GetTick>
 800194e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001950:	e00a      	b.n	8001968 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001952:	f7fe ff4f 	bl	80007f4 <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001960:	4293      	cmp	r3, r2
 8001962:	d901      	bls.n	8001968 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e0be      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001968:	4b1c      	ldr	r3, [pc, #112]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 800196a:	691b      	ldr	r3, [r3, #16]
 800196c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	429a      	cmp	r2, r3
 8001978:	d1eb      	bne.n	8001952 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	2b00      	cmp	r3, #0
 8001984:	d010      	beq.n	80019a8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	68da      	ldr	r2, [r3, #12]
 800198a:	4b14      	ldr	r3, [pc, #80]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	f003 030f 	and.w	r3, r3, #15
 8001992:	429a      	cmp	r2, r3
 8001994:	d208      	bcs.n	80019a8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001996:	4b11      	ldr	r3, [pc, #68]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	f023 020f 	bic.w	r2, r3, #15
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	68db      	ldr	r3, [r3, #12]
 80019a2:	490e      	ldr	r1, [pc, #56]	@ (80019dc <HAL_RCC_ClockConfig+0x244>)
 80019a4:	4313      	orrs	r3, r2
 80019a6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019a8:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <HAL_RCC_ClockConfig+0x240>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 030f 	and.w	r3, r3, #15
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d214      	bcs.n	80019e0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019b6:	4b08      	ldr	r3, [pc, #32]	@ (80019d8 <HAL_RCC_ClockConfig+0x240>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f023 020f 	bic.w	r2, r3, #15
 80019be:	4906      	ldr	r1, [pc, #24]	@ (80019d8 <HAL_RCC_ClockConfig+0x240>)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019c6:	4b04      	ldr	r3, [pc, #16]	@ (80019d8 <HAL_RCC_ClockConfig+0x240>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 030f 	and.w	r3, r3, #15
 80019ce:	683a      	ldr	r2, [r7, #0]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d005      	beq.n	80019e0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e086      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x34e>
 80019d8:	52002000 	.word	0x52002000
 80019dc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0304 	and.w	r3, r3, #4
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d010      	beq.n	8001a0e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	691a      	ldr	r2, [r3, #16]
 80019f0:	4b3f      	ldr	r3, [pc, #252]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d208      	bcs.n	8001a0e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80019fc:	4b3c      	ldr	r3, [pc, #240]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	691b      	ldr	r3, [r3, #16]
 8001a08:	4939      	ldr	r1, [pc, #228]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0308 	and.w	r3, r3, #8
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d010      	beq.n	8001a3c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	695a      	ldr	r2, [r3, #20]
 8001a1e:	4b34      	ldr	r3, [pc, #208]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d208      	bcs.n	8001a3c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001a2a:	4b31      	ldr	r3, [pc, #196]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	695b      	ldr	r3, [r3, #20]
 8001a36:	492e      	ldr	r1, [pc, #184]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0310 	and.w	r3, r3, #16
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d010      	beq.n	8001a6a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	699a      	ldr	r2, [r3, #24]
 8001a4c:	4b28      	ldr	r3, [pc, #160]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 8001a4e:	69db      	ldr	r3, [r3, #28]
 8001a50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d208      	bcs.n	8001a6a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001a58:	4b25      	ldr	r3, [pc, #148]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 8001a5a:	69db      	ldr	r3, [r3, #28]
 8001a5c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	4922      	ldr	r1, [pc, #136]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 8001a66:	4313      	orrs	r3, r2
 8001a68:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0320 	and.w	r3, r3, #32
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d010      	beq.n	8001a98 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	69da      	ldr	r2, [r3, #28]
 8001a7a:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 8001a7c:	6a1b      	ldr	r3, [r3, #32]
 8001a7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d208      	bcs.n	8001a98 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001a86:	4b1a      	ldr	r3, [pc, #104]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 8001a88:	6a1b      	ldr	r3, [r3, #32]
 8001a8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	69db      	ldr	r3, [r3, #28]
 8001a92:	4917      	ldr	r1, [pc, #92]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 8001a94:	4313      	orrs	r3, r2
 8001a96:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001a98:	f000 f834 	bl	8001b04 <HAL_RCC_GetSysClockFreq>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 8001aa0:	699b      	ldr	r3, [r3, #24]
 8001aa2:	0a1b      	lsrs	r3, r3, #8
 8001aa4:	f003 030f 	and.w	r3, r3, #15
 8001aa8:	4912      	ldr	r1, [pc, #72]	@ (8001af4 <HAL_RCC_ClockConfig+0x35c>)
 8001aaa:	5ccb      	ldrb	r3, [r1, r3]
 8001aac:	f003 031f 	and.w	r3, r3, #31
 8001ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ab4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8001af0 <HAL_RCC_ClockConfig+0x358>)
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	f003 030f 	and.w	r3, r3, #15
 8001abe:	4a0d      	ldr	r2, [pc, #52]	@ (8001af4 <HAL_RCC_ClockConfig+0x35c>)
 8001ac0:	5cd3      	ldrb	r3, [r2, r3]
 8001ac2:	f003 031f 	and.w	r3, r3, #31
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	fa22 f303 	lsr.w	r3, r2, r3
 8001acc:	4a0a      	ldr	r2, [pc, #40]	@ (8001af8 <HAL_RCC_ClockConfig+0x360>)
 8001ace:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001ad0:	4a0a      	ldr	r2, [pc, #40]	@ (8001afc <HAL_RCC_ClockConfig+0x364>)
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b00 <HAL_RCC_ClockConfig+0x368>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fe40 	bl	8000760 <HAL_InitTick>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3718      	adds	r7, #24
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	58024400 	.word	0x58024400
 8001af4:	08001e68 	.word	0x08001e68
 8001af8:	24000004 	.word	0x24000004
 8001afc:	24000000 	.word	0x24000000
 8001b00:	24000008 	.word	0x24000008

08001b04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b089      	sub	sp, #36	@ 0x24
 8001b08:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b0a:	4bb3      	ldr	r3, [pc, #716]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001b0c:	691b      	ldr	r3, [r3, #16]
 8001b0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b12:	2b18      	cmp	r3, #24
 8001b14:	f200 8155 	bhi.w	8001dc2 <HAL_RCC_GetSysClockFreq+0x2be>
 8001b18:	a201      	add	r2, pc, #4	@ (adr r2, 8001b20 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b1e:	bf00      	nop
 8001b20:	08001b85 	.word	0x08001b85
 8001b24:	08001dc3 	.word	0x08001dc3
 8001b28:	08001dc3 	.word	0x08001dc3
 8001b2c:	08001dc3 	.word	0x08001dc3
 8001b30:	08001dc3 	.word	0x08001dc3
 8001b34:	08001dc3 	.word	0x08001dc3
 8001b38:	08001dc3 	.word	0x08001dc3
 8001b3c:	08001dc3 	.word	0x08001dc3
 8001b40:	08001bab 	.word	0x08001bab
 8001b44:	08001dc3 	.word	0x08001dc3
 8001b48:	08001dc3 	.word	0x08001dc3
 8001b4c:	08001dc3 	.word	0x08001dc3
 8001b50:	08001dc3 	.word	0x08001dc3
 8001b54:	08001dc3 	.word	0x08001dc3
 8001b58:	08001dc3 	.word	0x08001dc3
 8001b5c:	08001dc3 	.word	0x08001dc3
 8001b60:	08001bb1 	.word	0x08001bb1
 8001b64:	08001dc3 	.word	0x08001dc3
 8001b68:	08001dc3 	.word	0x08001dc3
 8001b6c:	08001dc3 	.word	0x08001dc3
 8001b70:	08001dc3 	.word	0x08001dc3
 8001b74:	08001dc3 	.word	0x08001dc3
 8001b78:	08001dc3 	.word	0x08001dc3
 8001b7c:	08001dc3 	.word	0x08001dc3
 8001b80:	08001bb7 	.word	0x08001bb7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001b84:	4b94      	ldr	r3, [pc, #592]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0320 	and.w	r3, r3, #32
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d009      	beq.n	8001ba4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001b90:	4b91      	ldr	r3, [pc, #580]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	08db      	lsrs	r3, r3, #3
 8001b96:	f003 0303 	and.w	r3, r3, #3
 8001b9a:	4a90      	ldr	r2, [pc, #576]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8001ba0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8001ba2:	e111      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001ba4:	4b8d      	ldr	r3, [pc, #564]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001ba6:	61bb      	str	r3, [r7, #24]
      break;
 8001ba8:	e10e      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8001baa:	4b8d      	ldr	r3, [pc, #564]	@ (8001de0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001bac:	61bb      	str	r3, [r7, #24]
      break;
 8001bae:	e10b      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8001bb0:	4b8c      	ldr	r3, [pc, #560]	@ (8001de4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001bb2:	61bb      	str	r3, [r7, #24]
      break;
 8001bb4:	e108      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001bb6:	4b88      	ldr	r3, [pc, #544]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bba:	f003 0303 	and.w	r3, r3, #3
 8001bbe:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8001bc0:	4b85      	ldr	r3, [pc, #532]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bc4:	091b      	lsrs	r3, r3, #4
 8001bc6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001bca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001bcc:	4b82      	ldr	r3, [pc, #520]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bd0:	f003 0301 	and.w	r3, r3, #1
 8001bd4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8001bd6:	4b80      	ldr	r3, [pc, #512]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bda:	08db      	lsrs	r3, r3, #3
 8001bdc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001be0:	68fa      	ldr	r2, [r7, #12]
 8001be2:	fb02 f303 	mul.w	r3, r2, r3
 8001be6:	ee07 3a90 	vmov	s15, r3
 8001bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	f000 80e1 	beq.w	8001dbc <HAL_RCC_GetSysClockFreq+0x2b8>
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	f000 8083 	beq.w	8001d08 <HAL_RCC_GetSysClockFreq+0x204>
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	f200 80a1 	bhi.w	8001d4c <HAL_RCC_GetSysClockFreq+0x248>
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d003      	beq.n	8001c18 <HAL_RCC_GetSysClockFreq+0x114>
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d056      	beq.n	8001cc4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8001c16:	e099      	b.n	8001d4c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001c18:	4b6f      	ldr	r3, [pc, #444]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0320 	and.w	r3, r3, #32
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d02d      	beq.n	8001c80 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001c24:	4b6c      	ldr	r3, [pc, #432]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	08db      	lsrs	r3, r3, #3
 8001c2a:	f003 0303 	and.w	r3, r3, #3
 8001c2e:	4a6b      	ldr	r2, [pc, #428]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001c30:	fa22 f303 	lsr.w	r3, r2, r3
 8001c34:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	ee07 3a90 	vmov	s15, r3
 8001c3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	ee07 3a90 	vmov	s15, r3
 8001c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001c4e:	4b62      	ldr	r3, [pc, #392]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c56:	ee07 3a90 	vmov	s15, r3
 8001c5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001c5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001c62:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8001de8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001c66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001c6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001c6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001c72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c7a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8001c7e:	e087      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	ee07 3a90 	vmov	s15, r3
 8001c86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c8a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8001dec <HAL_RCC_GetSysClockFreq+0x2e8>
 8001c8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001c92:	4b51      	ldr	r3, [pc, #324]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c9a:	ee07 3a90 	vmov	s15, r3
 8001c9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ca2:	ed97 6a02 	vldr	s12, [r7, #8]
 8001ca6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8001de8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001caa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001cae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001cb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001cb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001cba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cbe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001cc2:	e065      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	ee07 3a90 	vmov	s15, r3
 8001cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cce:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8001df0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001cd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001cd6:	4b40      	ldr	r3, [pc, #256]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cde:	ee07 3a90 	vmov	s15, r3
 8001ce2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ce6:	ed97 6a02 	vldr	s12, [r7, #8]
 8001cea:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8001de8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001cee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001cf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001cf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001cfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001d06:	e043      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	ee07 3a90 	vmov	s15, r3
 8001d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d12:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8001df4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8001d16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d1a:	4b2f      	ldr	r3, [pc, #188]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d22:	ee07 3a90 	vmov	s15, r3
 8001d26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001d2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8001d2e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8001de8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001d32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001d36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001d3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001d3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001d42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001d4a:	e021      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	ee07 3a90 	vmov	s15, r3
 8001d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d56:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001df0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001d5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d66:	ee07 3a90 	vmov	s15, r3
 8001d6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001d6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001d72:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8001de8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001d76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001d7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001d7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001d82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001d8e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8001d90:	4b11      	ldr	r3, [pc, #68]	@ (8001dd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d94:	0a5b      	lsrs	r3, r3, #9
 8001d96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	ee07 3a90 	vmov	s15, r3
 8001da4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001da8:	edd7 6a07 	vldr	s13, [r7, #28]
 8001dac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001db0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001db4:	ee17 3a90 	vmov	r3, s15
 8001db8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8001dba:	e005      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	61bb      	str	r3, [r7, #24]
      break;
 8001dc0:	e002      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8001dc2:	4b07      	ldr	r3, [pc, #28]	@ (8001de0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001dc4:	61bb      	str	r3, [r7, #24]
      break;
 8001dc6:	bf00      	nop
  }

  return sysclockfreq;
 8001dc8:	69bb      	ldr	r3, [r7, #24]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3724      	adds	r7, #36	@ 0x24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	58024400 	.word	0x58024400
 8001ddc:	03d09000 	.word	0x03d09000
 8001de0:	003d0900 	.word	0x003d0900
 8001de4:	017d7840 	.word	0x017d7840
 8001de8:	46000000 	.word	0x46000000
 8001dec:	4c742400 	.word	0x4c742400
 8001df0:	4a742400 	.word	0x4a742400
 8001df4:	4bbebc20 	.word	0x4bbebc20

08001df8 <memset>:
 8001df8:	4402      	add	r2, r0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d100      	bne.n	8001e02 <memset+0xa>
 8001e00:	4770      	bx	lr
 8001e02:	f803 1b01 	strb.w	r1, [r3], #1
 8001e06:	e7f9      	b.n	8001dfc <memset+0x4>

08001e08 <__libc_init_array>:
 8001e08:	b570      	push	{r4, r5, r6, lr}
 8001e0a:	4d0d      	ldr	r5, [pc, #52]	@ (8001e40 <__libc_init_array+0x38>)
 8001e0c:	4c0d      	ldr	r4, [pc, #52]	@ (8001e44 <__libc_init_array+0x3c>)
 8001e0e:	1b64      	subs	r4, r4, r5
 8001e10:	10a4      	asrs	r4, r4, #2
 8001e12:	2600      	movs	r6, #0
 8001e14:	42a6      	cmp	r6, r4
 8001e16:	d109      	bne.n	8001e2c <__libc_init_array+0x24>
 8001e18:	4d0b      	ldr	r5, [pc, #44]	@ (8001e48 <__libc_init_array+0x40>)
 8001e1a:	4c0c      	ldr	r4, [pc, #48]	@ (8001e4c <__libc_init_array+0x44>)
 8001e1c:	f000 f818 	bl	8001e50 <_init>
 8001e20:	1b64      	subs	r4, r4, r5
 8001e22:	10a4      	asrs	r4, r4, #2
 8001e24:	2600      	movs	r6, #0
 8001e26:	42a6      	cmp	r6, r4
 8001e28:	d105      	bne.n	8001e36 <__libc_init_array+0x2e>
 8001e2a:	bd70      	pop	{r4, r5, r6, pc}
 8001e2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e30:	4798      	blx	r3
 8001e32:	3601      	adds	r6, #1
 8001e34:	e7ee      	b.n	8001e14 <__libc_init_array+0xc>
 8001e36:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e3a:	4798      	blx	r3
 8001e3c:	3601      	adds	r6, #1
 8001e3e:	e7f2      	b.n	8001e26 <__libc_init_array+0x1e>
 8001e40:	08001e78 	.word	0x08001e78
 8001e44:	08001e78 	.word	0x08001e78
 8001e48:	08001e78 	.word	0x08001e78
 8001e4c:	08001e7c 	.word	0x08001e7c

08001e50 <_init>:
 8001e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e52:	bf00      	nop
 8001e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e56:	bc08      	pop	{r3}
 8001e58:	469e      	mov	lr, r3
 8001e5a:	4770      	bx	lr

08001e5c <_fini>:
 8001e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e5e:	bf00      	nop
 8001e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e62:	bc08      	pop	{r3}
 8001e64:	469e      	mov	lr, r3
 8001e66:	4770      	bx	lr
