# Day 5 Work

## Files and Screenshots

| Filename(s)                                 | Screenshot |
|---------------------------------------------|------------|
| incomp_case.v                            | [Photo 1](#photo-1) |
| incomp_case.v (Yosys Block Diagram)      | [Photo 2](#photo-2) |
| incomp_if_case.v (GTKWave)            | [Photo 3](#photo-3) |
| incomp_if.v (Yosys)                  | [Photo 4](#photo-4) |
| incomp_if2.v (GTKWave)               | [Photo 5](#photo-5) |
| incomp_if2.v (Yosys)                 | [Photo 6](#photo-6) |
| complete_case (GTKWave)                    | [Photo 7](#photo-7) |
| complete_case (Yosys)                      | [Photo 8](#photo-8) |
| partial__case__assign (Yosys)               | [Photo 9](#photo-9) |
| badcase.v + testbenchofbadcase.v            | [Photo 10](#photo-10) |
| badcase (Yosys Block Diagram)               | [Photo 11](#photo-11) |
| badcase (Netlist in GTKWave)                | [Photo 12](#photo-12) |
| mux__generate.v                             | [Photo 13](#photo-13) |
| demux__generate.v (Yosys)                   | [Photo 14](#photo-14) |
| mux__generate.v (GTKWave + Yosys)           | [Photo 15](#photo-15) |
| rca.v (Ripple Carry Adder in GTKWave)       | [Photo 16](#photo-16) |

---

## Screenshots

### Photo 1
![Photo 1](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_13-06-41.png)

### Photo 2
![Photo 2](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_13-12-01.png)

### Photo 3
![Photo 3](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_13-37-03.png)

### Photo 4
![Photo 4](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_13-40-28.png)

### Photo 5
![Photo 5](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_13-50-51.png)

### Photo 6
![Photo 6](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_13-52-32.png)

### Photo 7
![Photo 7](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_14-01-50.png)

### Photo 8
![Photo 8](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_14-03-38.png)

### Photo 9
![Photo 9](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_14-52-04.png)

### Photo 10
![Photo 10](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_15-21-59.png)

### Photo 11
![Photo 11](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_15-27-58.png)

### Photo 12
![Photo 12](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_15-30-37.png)

### Photo 13
![Photo 13](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_16-14-28.png)

### Photo 14
![Photo 14](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_16-22-30.png)

### Photo 15
![Photo 15](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_16-24-39.png)

### Photo 16
![Photo 16](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day5_Labs/Screenshot_2025-09-27_16-34-15.png)
