Release 14.3 - par P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Tue Jan 29 18:18:23 2013

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   CLK_IBUF
   JA1_IBUF
   JA2_IBUF
   JA3_IBUF


