#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul 21 11:12:48 2022
# Process ID: 4876
# Current directory: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4804 C:\Users\ehgartns\Documents\summerReasearch2022\hw_pq\auto_pq\auto_pq_project.xpr
# Log file: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/vivado.log
# Journal file: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.430 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim/simulate.log"
set_property top high_level [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
"xelab -wto b806ec43a6fe489da77b9eac31be4ec7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b806ec43a6fe489da77b9eac31be4ec7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -view {C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/core_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/core_sim_behav.wcfg
WARNING: Simulation object /core_sim/data3 was not found in the design.
WARNING: Simulation object /core_sim/data4 was not found in the design.
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.430 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.430 ; gain = 0.000
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/DUV/U_PQ_IF}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/DUV/AUTO/LFSR/q}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/DUV/AUTO/FSM/state}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/DUV/AUTO/COMP/count}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/DUV/AUTO/COMP/verdict}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/DUV/AUTO/COMP/kvo}} 
run all
$stop called at time : 12211 ns : File "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/core_sim.sv" Line 53
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/cteal_15}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/q}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
"xelab -wto b806ec43a6fe489da77b9eac31be4ec7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b806ec43a6fe489da77b9eac31be4ec7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1913.812 ; gain = 0.000
run all
$stop called at time : 12211 ns : File "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/core_sim.sv" Line 53
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/heap_pq_test/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
"xelab -wto b806ec43a6fe489da77b9eac31be4ec7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b806ec43a6fe489da77b9eac31be4ec7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(D=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(D=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(D=16)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1918.977 ; gain = 0.000
run all
$stop called at time : 12211 ns : File "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/core_sim.sv" Line 53
set_property top highest_level [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul 21 11:19:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.runs/synth_1/runme.log
[Thu Jul 21 11:19:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1934.199 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE24FBA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.145 ; gain = 888.945
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_pq
INFO: [VRFC 10-2458] undeclared symbol replace, assumed default net type wire [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/heap_pq_test/heap_pq/mem_swsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_swsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim'
"xelab -wto b806ec43a6fe489da77b9eac31be4ec7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b806ec43a6fe489da77b9eac31be4ec7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(D=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/RTL/comparator.sv" Line 23. Module comparator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq.sv" Line 7. Module heap_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/heap_pq_test/heap_pq/mem_swsr.sv" Line 15. Module mem_swsr(D=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/auto_pq/auto_pq_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.mem_swsr(D=16)
Compiling module xil_defaultlib.heap_pq
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
