# Quartus_Verilog_GuessNumber
The final demo project for NCKU Course 111-1_Experiment on digital system

#Something We Learned
1. 使用引入其他module時，若少傳入input，Compile會過，且其值為1
