SetActiveLib work

#AXI_clock_converter_v2_1
alog -O2 -sve -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sample_cycle_ratio.v
alog -O2 -sve -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v
alog -O2 -sve -work work D:/Xilinx/Vivado/2013.4/data/ip/xilinx/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v

SetActiveLib work





