library ieee;
use ieee.std_logic_1164.all;

entity compos is
port (A,B,C: in std_logic; 
F : out std_logic);
end compos;

use work.gates.all;

architecture estructural of composicion is
signal x: bit_vector(0 to 2);
begin
U0: and2 port map (B,C, x(0));
U1: and2 port map (C,A, x(1));
U2: and2 port map (A,B, x(2));
U3: or3 port map (x(0), x(1), x(2),F);
end estructural;
