INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/lab4.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m62256
INFO: [VRFC 10-311] analyzing module T74LS373
INFO: [VRFC 10-311] analyzing module T74LS04
INFO: [VRFC 10-311] analyzing module PIC16F873
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/splitter1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/splitter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/splitter3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/sim/PICtoSRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PICtoSRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_PIC16F873_0_0/sim/PICtoSRAM_PIC16F873_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PICtoSRAM_PIC16F873_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_T74LS04_0_0/sim/PICtoSRAM_T74LS04_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PICtoSRAM_T74LS04_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_T74LS373_0_0/sim/PICtoSRAM_T74LS373_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PICtoSRAM_T74LS373_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_m62256_0_0/sim/PICtoSRAM_m62256_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PICtoSRAM_m62256_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_splitter1_0_0/sim/PICtoSRAM_splitter1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PICtoSRAM_splitter1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_splitter2_0_0/sim/PICtoSRAM_splitter2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PICtoSRAM_splitter2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_splitter3_0_0/sim/PICtoSRAM_splitter3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PICtoSRAM_splitter3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_m62256_1_0/sim/PICtoSRAM_m62256_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PICtoSRAM_m62256_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_select_0_0/sim/PICtoSRAM_select_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PICtoSRAM_select_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.srcs/sources_1/bd/PICtoSRAM/hdl/PICtoSRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PICtoSRAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
