#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May  5 16:18:21 2021
# Process ID: 148793
# Current directory: /home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.runs/synth_1
# Command line: vivado -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: /home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.runs/synth_1/top_level.vds
# Journal file: /home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 148824
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.234 ; gain = 0.000 ; free physical = 525 ; free virtual = 21984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.srcs/sources_1/imports/imports/design_sources/top_level.vhd:18]
WARNING: [Synth 8-614] signal 'change_combination' is read in the process but is not in the sensitivity list [/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.srcs/sources_1/imports/imports/design_sources/top_level.vhd:61]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.srcs/sources_1/imports/imports/design_sources/top_level.vhd:61]
WARNING: [Synth 8-614] signal 'rst_hard' is read in the process but is not in the sensitivity list [/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.srcs/sources_1/imports/imports/design_sources/top_level.vhd:61]
	Parameter f_board bound to: 100000000.000000 - type: double 
	Parameter f_flicker bound to: 62.500000 - type: double 
	Parameter n_digits bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'seven_segment_driver' declared at '/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.srcs/sources_1/imports/imports/design_sources/seven_segment_driver.vhd:6' bound to instance 'i0' of component 'seven_segment_driver' [/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.srcs/sources_1/imports/imports/design_sources/top_level.vhd:152]
INFO: [Synth 8-638] synthesizing module 'seven_segment_driver' [/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.srcs/sources_1/imports/imports/design_sources/seven_segment_driver.vhd:19]
	Parameter f_board bound to: 100000000.000000 - type: double 
	Parameter f_flicker bound to: 62.500000 - type: double 
	Parameter n_digits bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'seven_segment_driver' (1#1) [/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.srcs/sources_1/imports/imports/design_sources/seven_segment_driver.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'top_level' (2#1) [/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.srcs/sources_1/imports/imports/design_sources/top_level.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.234 ; gain = 0.000 ; free physical = 1078 ; free virtual = 22538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2387.234 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2387.234 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22733
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2387.234 ; gain = 0.000 ; free physical = 1249 ; free virtual = 22709
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.srcs/constrs_1/imports/Nexys4_Board_Material/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.srcs/constrs_1/imports/Nexys4_Board_Material/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.srcs/constrs_1/imports/Nexys4_Board_Material/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.855 ; gain = 0.000 ; free physical = 1206 ; free virtual = 22666
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.855 ; gain = 0.000 ; free physical = 1206 ; free virtual = 22666
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1231 ; free virtual = 22692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1231 ; free virtual = 22692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1231 ; free virtual = 22691
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'combination_reg' [/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.srcs/sources_1/imports/imports/design_sources/top_level.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1172 ; free virtual = 22633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 617 ; free virtual = 22081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 792 ; free virtual = 22257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1085 ; free virtual = 22550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1084 ; free virtual = 22549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1121 ; free virtual = 22586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1121 ; free virtual = 22586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1121 ; free virtual = 22586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1121 ; free virtual = 22586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1121 ; free virtual = 22586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1121 ; free virtual = 22586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     3|
|4     |LUT2   |    42|
|5     |LUT3   |    14|
|6     |LUT4   |    28|
|7     |LUT5   |    35|
|8     |LUT6   |    92|
|9     |MUXF7  |     6|
|10    |FDCE   |    36|
|11    |FDPE   |     4|
|12    |FDRE   |    71|
|13    |LD     |    31|
|14    |IBUF   |     7|
|15    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1121 ; free virtual = 22586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2528.855 ; gain = 0.000 ; free physical = 1176 ; free virtual = 22641
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2528.855 ; gain = 141.621 ; free physical = 1176 ; free virtual = 22641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2528.855 ; gain = 0.000 ; free physical = 1261 ; free virtual = 22727
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.855 ; gain = 0.000 ; free physical = 1207 ; free virtual = 22672
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  LD => LDCE: 31 instances

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2528.855 ; gain = 141.844 ; free physical = 1350 ; free virtual = 22816
INFO: [Common 17-1381] The checkpoint '/home/mingyoungjeng/Downloads/EECS443_FinalProject/EECS443_FinalProject.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  5 16:18:49 2021...
