{
  "processor": "Intel i960CF",
  "manufacturer": "Intel",
  "year": 1992,
  "schema_version": "1.0",
  "source": "Intel i960CF User's Manual, 1992",
  "base_architecture": "i960ca",
  "base_timing_reference": "../i960ca/timing/i960ca_timing.json",
  "timing_notes": "The i960CF is an enhanced i960CA with an integrated IEEE 754 floating-point unit. Integer instruction timing is identical to the i960CA (3-issue superscalar). The FPU adds single and double precision floating-point operations. Also includes 4KB instruction cache (vs 1KB on CA) and 2KB data cache (vs 1KB on CA). Larger caches improve hit rates but do not change instruction cycle counts.",
  "clock_mhz": 33,
  "instruction_count": 145,
  "instructions": [
    {"mnemonic": "MOV", "operands": "reg, reg", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Same as i960CA"},
    {"mnemonic": "LD", "operands": "reg, mem", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Same as i960CA. Better cache hit rate with 2KB D-cache"},
    {"mnemonic": "ST", "operands": "mem, reg", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Same as i960CA"},
    {"mnemonic": "ADD", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Same as i960CA"},
    {"mnemonic": "SUB", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Same as i960CA"},
    {"mnemonic": "MUL", "operands": "dst, src1, src2", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Same as i960CA"},
    {"mnemonic": "DIV", "operands": "dst, src1, src2", "bytes": 4, "cycles": 21, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Same as i960CA"},
    {"mnemonic": "AND", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Same as i960CA"},
    {"mnemonic": "OR", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Same as i960CA"},
    {"mnemonic": "XOR", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Same as i960CA"},
    {"mnemonic": "B", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Same as i960CA"},
    {"mnemonic": "CALL", "operands": "target", "bytes": 4, "cycles": 6, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Same as i960CA"},
    {"mnemonic": "RET", "operands": "", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Same as i960CA"},
    {"mnemonic": "NOP", "operands": "", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "Same as i960CA"},
    {"mnemonic": "MOVR", "operands": "fp_reg, fp_reg", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "Move FP register (CF new)"},
    {"mnemonic": "MOVRL", "operands": "fp_reg, fp_reg", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "Move FP long register (CF new)"},
    {"mnemonic": "ADDR", "operands": "dst, src1, src2", "bytes": 4, "cycles": 3, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "FP add single precision (CF new)"},
    {"mnemonic": "ADDRL", "operands": "dst, src1, src2", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "FP add double precision (CF new)"},
    {"mnemonic": "SUBR", "operands": "dst, src1, src2", "bytes": 4, "cycles": 3, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "FP subtract single (CF new)"},
    {"mnemonic": "SUBRL", "operands": "dst, src1, src2", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "FP subtract double (CF new)"},
    {"mnemonic": "MULR", "operands": "dst, src1, src2", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "FP multiply single (CF new)"},
    {"mnemonic": "MULRL", "operands": "dst, src1, src2", "bytes": 4, "cycles": 6, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "FP multiply double (CF new)"},
    {"mnemonic": "DIVR", "operands": "dst, src1, src2", "bytes": 4, "cycles": 10, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "FP divide single (CF new)"},
    {"mnemonic": "DIVRL", "operands": "dst, src1, src2", "bytes": 4, "cycles": 18, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "FP divide double (CF new)"},
    {"mnemonic": "CMPR", "operands": "src1, src2", "bytes": 4, "cycles": 2, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "FP compare (CF new)"},
    {"mnemonic": "SQRTR", "operands": "dst, src", "bytes": 4, "cycles": 15, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "FP square root single (CF new)"},
    {"mnemonic": "SQRTRL", "operands": "dst, src", "bytes": 4, "cycles": 25, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "FP square root double (CF new)"},
    {"mnemonic": "CVTIR", "operands": "dst, src", "bytes": 4, "cycles": 5, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "Convert integer to real (CF new)"},
    {"mnemonic": "CVTRI", "operands": "dst, src", "bytes": 4, "cycles": 5, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "Convert real to integer (CF new)"},
    {"mnemonic": "CVTZRI", "operands": "dst, src", "bytes": 4, "cycles": 5, "category": "float", "addressing_mode": "register", "flags_affected": "fp_flags", "notes": "Convert real to integer, truncate (CF new)"}
  ]
}
