[connectivity]
sp=xilLz77Compress_1.m_axi_gmem0:bank0
sp=xilLz77Compress_1.m_axi_gmem1:bank0
sp=xilHuffmanKernel_1.m_axi_gmem0:bank0
sp=xilHuffmanKernel_1.m_axi_gmem1:bank0
sp=xilTreegenKernel_1.m_axi_gmem0:bank0
sp=xilLz77Compress_2.m_axi_gmem0:bank1
sp=xilLz77Compress_2.m_axi_gmem1:bank1
sp=xilHuffmanKernel_2.m_axi_gmem0:bank1
sp=xilHuffmanKernel_2.m_axi_gmem1:bank1
sp=xilTreegenKernel_2.m_axi_gmem0:bank1
nk=xilLz77Compress:2
nk=xilHuffmanKernel:2
nk=xilTreegenKernel:2
