Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Sat Dec 12 05:47:22 2020
| Host         : DESKTOP-APERTURE running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_FracNet_0_4_utilization_synth.rpt -pb design_1_FracNet_0_4_utilization_synth.pb
| Design       : design_1_FracNet_0_4
| Device       : xczu3egsbva484-1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+--------+
|          Site Type         |  Used  | Fixed | Available |  Util% |
+----------------------------+--------+-------+-----------+--------+
| CLB LUTs*                  |  82453 |     0 |     70560 | 116.86 |
|   LUT as Logic             |  79880 |     0 |     70560 | 113.21 |
|   LUT as Memory            |   2573 |     0 |     28800 |   8.93 |
|     LUT as Distributed RAM |   1184 |     0 |           |        |
|     LUT as Shift Register  |   1389 |     0 |           |        |
| CLB Registers              | 114834 |     0 |    141120 |  81.37 |
|   Register as Flip Flop    | 114834 |     0 |    141120 |  81.37 |
|   Register as Latch        |      0 |     0 |    141120 |   0.00 |
| CARRY8                     |   3231 |     0 |      8820 |  36.63 |
| F7 Muxes                   |   2500 |     0 |     35280 |   7.09 |
| F8 Muxes                   |      0 |     0 |     17640 |   0.00 |
| F9 Muxes                   |      0 |     0 |      8820 |   0.00 |
+----------------------------+--------+-------+-----------+--------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 0      |          Yes |           - |          Set |
| 0      |          Yes |           - |        Reset |
| 4951   |          Yes |         Set |            - |
| 109883 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+--------+
|     Site Type     |  Used | Fixed | Available |  Util% |
+-------------------+-------+-------+-----------+--------+
| Block RAM Tile    | 241.5 |     0 |       216 | 111.81 |
|   RAMB36/FIFO*    |   215 |     0 |       216 |  99.54 |
|     RAMB36E2 only |   215 |       |           |        |
|   RAMB18          |    53 |     0 |       432 |  12.27 |
|     RAMB18E2 only |    53 |       |           |        |
+-------------------+-------+-------+-----------+--------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  292 |     0 |       360 | 81.11 |
|   DSP48E2 only |  292 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |        82 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       196 |  0.00 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+--------+---------------------+
| Ref Name |  Used  | Functional Category |
+----------+--------+---------------------+
| FDRE     | 109883 |            Register |
| LUT3     |  35306 |                 CLB |
| LUT6     |  30074 |                 CLB |
| LUT2     |  10716 |                 CLB |
| LUT5     |  10430 |                 CLB |
| LUT4     |   9722 |                 CLB |
| FDSE     |   4951 |            Register |
| CARRY8   |   3231 |                 CLB |
| MUXF7    |   2500 |                 CLB |
| SRL16E   |   1387 |                 CLB |
| RAMS32   |   1184 |                 CLB |
| LUT1     |    868 |                 CLB |
| DSP48E2  |    292 |          Arithmetic |
| RAMB36E2 |    215 |           Block Ram |
| RAMB18E2 |     53 |           Block Ram |
| SRLC32E  |      2 |                 CLB |
+----------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


