-- ispDesignExpert Verilog Functional Simulation Template: tb_test_fifo16kx2_tf.udo.
-- You may edit this file to control your simulation.
-- You may specify your waveforms.
add wave *
-- You may specify your simulation run time.
run 2700 ns
