# Learning_RISC-V ğŸ–¥ï¸ğŸ“š

**Implementing RISC-V from the textbooks:**

[![P&H COD](https://img.shields.io/badge/P&H-Ch4%205-blue)](https://www.elsevier.com/books/computer-organization-and-design-risc-v-edition/patterson/978-0-12-820331-5)
[![Harris%20DDCA](https://img.shields.io/badge/Harris-Ch6%207-green)](https://www.elsevier.com/books/digital-design-and-computer-architecture-risc-v-edition/harris/978-0-12-820064-3)

Hands-on Verilog implementations of **every exercise** from:
1. *Computer Organization and Design RISC-V Edition* (Patterson & Hennessy) - **Ch4-5**
2. *Digital Design and Computer Architecture RISC-V Edition* (Harris & Harris) - **Ch6-7**

## ğŸ“– Chapter-by-Chapter Progress

| Book | Chapter | Topic | Status | Verilog |
|------|---------|-------|--------|---------|
| DDCA | 1-3 | Digital Basics | âœ… Complete | [gates, FSMs](ch01-digital-basics/) |
| DDCA | 6 | Single-Cycle | â³ | [single-cycle](ch04-single-cycle/) |
| P&H | 4 | Single-Cycle RV32I | â³ | [single-cycle](ch04-single-cycle/) |
| DDCA | 7 | Pipelined | â³ | [pipeline](ch05-pipelined/) |
| P&H | 4-5 | 5-Stage Pipeline | â³ | [pipeline](ch05-pipelined/) |

## ğŸš€ Quick Start

Install RISC-V toolchain

./tools/setup-toolchain.sh
Simulate RV32-Tiny (our starter core)

cd rtl/rv32-tiny
make sim
Run UVM verification

make verilate-uvm

## ğŸ“ Directory Structure

â”œâ”€â”€ docs/ # Book chapter notes + solutions
â”œâ”€â”€ rtl/ # Verilog implementations
â”‚ â”œâ”€â”€ rv32-tiny/ # Educational 5-stage CPU
â”‚ â””â”€â”€ single-cycle/
â”œâ”€â”€ sim/ # Testbenches (basic + UVM)
â”œâ”€â”€ sw/ # C/Assembly test programs
â””â”€â”€ labs/ # Guided exercises


## ğŸ› ï¸ Tools Stack (All Open Source)

| Tool | Purpose | Command |
|------|---------|---------|
| `riscv-gnu-toolchain` | Compiler/Assembler | `riscv64-unknown-elf-gcc` |
| `Verilator` | RTL Simulation + UVM | `verilate --uvm` |
| `Yosys` | Synthesis | `yosys -p "read_verilog; synth -top rv32_tiny"` |
| `Spike` | ISA Reference | `spike pk program.elf` |
| `GTKWave` | Waveform viewer | `gtkwave sim.vcd` |

## ğŸ“ˆ Progress

| Milestone | Status | PR # |
|-----------|--------|------|
| Instruction Memory | â³ |
| Register File | â³ | |
| ALU | â³ | |
| Single-Cycle CPU | â³ | |
| Pipeline Hazards | â³ | |
| UVM Testbench | â³ | |

## ğŸ“– References

1. **Computer Organization and Design RISC-V Edition** - Patterson & Hennessy
2. **Digital Design and Computer Architecture RISC-V Edition** - Harris & Harris
3. [RISC-V International Learn Repo](https://github.com/riscv/learn) [web:61]
4. [RV32-Tiny Base](rtl/rv32-tiny/) - Our educational core
