# ğŸ§  SoC Physical Design Interview Prep

This repo is part of my prep for upcoming Physical Design Engineering (PDE) interviewsâ€”especially focused on SoC-level layout, integration workflows, and key sanity checks. These notes reflect my background in full-chip layout and my transition from analog to top-level physical design environments.

---

## ğŸ¯ Focus Areas for PDE Interviews

- ğŸ—ºï¸ **Top-Level Integration**


- âš¡ **Power Grid and IR Drop**


- âœ… **LVS / DRC Checks**

