/**********************************************************************************************
*																						      *
* Copyright (c) 2008 - 2012 Analog Devices, Inc.  All Rights Reserved.                        *
* This software is proprietary and confidential to Analog Devices, Inc. and its licensors.    *
*                                                                                             *
***********************************************************************************************/
/*******************************************************************************
*                                                                              *

* This software is intended for use with the ADV7612 part only.                *
*                                                                              *
*******************************************************************************/

/*******************************************************************************
*                                                                              *
* FILE AUTOMATICALLY GENERATED.                                                *
* DATE: 10 Aug 2010 11:2:28                                                    *
*                                                                              *
*******************************************************************************/


#ifndef ADV7612_CP_MAP_DEF_H
#define ADV7612_CP_MAP_DEF_H

#define VRX_REG_CP_30H_DEF                                  0x00
#define VRX_FIELD_DE_V_START_R_DEF                          0x0
#define VRX_FIELD_DE_V_START_R_BIT_SIZE                     4

#define VRX_FIELD_DE_V_END_R_DEF                            0x0
#define VRX_FIELD_DE_V_END_R_BIT_SIZE                       4

#define VRX_REG_CP_31H_DEF                                  0x00
#define VRX_FIELD_DE_V_START_EVEN_R_DEF                     0x0
#define VRX_FIELD_DE_V_START_EVEN_R_BIT_SIZE                4

#define VRX_FIELD_DE_V_END_EVEN_R_DEF                       0x0
#define VRX_FIELD_DE_V_END_EVEN_R_BIT_SIZE                  4

#define VRX_REG_CP_36H_DEF                                  0x00
#define VRX_FIELD_TEN_TO_EIGHT_CONV_DEF                     0x0
#define VRX_FIELD_TEN_TO_EIGHT_CONV_BIT_SIZE                1

#define VRX_REG_CP_3AH_DEF                                  0x80
#define VRX_FIELD_CP_CONTRAST_DEF                           0x80
#define VRX_FIELD_CP_CONTRAST_BIT_SIZE                      8

#define VRX_REG_CP_3BH_DEF                                  0x80
#define VRX_FIELD_CP_SATURATION_DEF                         0x80
#define VRX_FIELD_CP_SATURATION_BIT_SIZE                    8

#define VRX_REG_CP_3CH_DEF                                  0x00
#define VRX_FIELD_CP_BRIGHTNESS_DEF                         0x0
#define VRX_FIELD_CP_BRIGHTNESS_BIT_SIZE                    8

#define VRX_REG_CP_3DH_DEF                                  0x00
#define VRX_FIELD_CP_HUE_DEF                                0x0
#define VRX_FIELD_CP_HUE_BIT_SIZE                           8

#define VRX_REG_CP_3EH_DEF                                  0x00
#define VRX_FIELD_VID_ADJ_EN_DEF                            0x0
#define VRX_FIELD_VID_ADJ_EN_BIT_SIZE                       1

#define VRX_FIELD_CP_UV_ALIGN_SEL_DEF                       0x0
#define VRX_FIELD_CP_UV_ALIGN_SEL_BIT_SIZE                  2

#define VRX_FIELD_CP_UV_DVAL_INV_DEF                        0x0
#define VRX_FIELD_CP_UV_DVAL_INV_BIT_SIZE                   1

#define VRX_FIELD_CP_MODE_GAIN_ADJ_EN_DEF                   0x0
#define VRX_FIELD_CP_MODE_GAIN_ADJ_EN_BIT_SIZE              1

#define VRX_FIELD_ALT_SAT_UV_MAN_DEF                        0x0
#define VRX_FIELD_ALT_SAT_UV_MAN_BIT_SIZE                   1

#define VRX_FIELD_ALT_SAT_UV_DEF                            0x0
#define VRX_FIELD_ALT_SAT_UV_BIT_SIZE                       1

#define VRX_REG_CP_40H_DEF                                  0x5C
#define VRX_FIELD_CP_MODE_GAIN_ADJ_DEF                      0x5c
#define VRX_FIELD_CP_MODE_GAIN_ADJ_BIT_SIZE                 8

#define VRX_REG_CP_52H_DEF                                  0x40
#define VRX_FIELD_CSC_SCALE_DEF                             0x1
#define VRX_FIELD_CSC_SCALE_BIT_SIZE                        2

#define VRX_REG_CP_53H_DEF                                  0x00
#define VRX_FIELD_A4_DEF                                    0x0
#define VRX_FIELD_A4_BIT_SIZE                               13

#define VRX_REG_CP_54H_DEF                                  0x00
#define VRX_REG_CP_55H_DEF                                  0x00
#define VRX_FIELD_A3_DEF                                    0x0
#define VRX_FIELD_A3_BIT_SIZE                               13

#define VRX_REG_CP_56H_DEF                                  0x00
#define VRX_REG_CP_57H_DEF                                  0x08
#define VRX_FIELD_A2_DEF                                    0x0
#define VRX_FIELD_A2_BIT_SIZE                               13

#define VRX_REG_CP_58H_DEF                                  0x00
#define VRX_FIELD_A1_DEF                                    0x800
#define VRX_FIELD_A1_BIT_SIZE                               13

#define VRX_REG_CP_59H_DEF                                  0x00
#define VRX_REG_CP_5AH_DEF                                  0x00
#define VRX_FIELD_B4_DEF                                    0x0
#define VRX_FIELD_B4_BIT_SIZE                               13

#define VRX_REG_CP_5BH_DEF                                  0x00
#define VRX_REG_CP_5CH_DEF                                  0x01
#define VRX_FIELD_B3_DEF                                    0x0
#define VRX_FIELD_B3_BIT_SIZE                               13

#define VRX_REG_CP_5DH_DEF                                  0x00
#define VRX_REG_CP_5EH_DEF                                  0x00
#define VRX_FIELD_B2_DEF                                    0x800
#define VRX_FIELD_B2_BIT_SIZE                               13

#define VRX_REG_CP_5FH_DEF                                  0x00
#define VRX_FIELD_B1_DEF                                    0x0
#define VRX_FIELD_B1_BIT_SIZE                               13

#define VRX_REG_CP_60H_DEF                                  0x00
#define VRX_REG_CP_61H_DEF                                  0x00
#define VRX_FIELD_C4_DEF                                    0x0
#define VRX_FIELD_C4_BIT_SIZE                               13

#define VRX_REG_CP_62H_DEF                                  0x20
#define VRX_REG_CP_63H_DEF                                  0x00
#define VRX_FIELD_C3_DEF                                    0x800
#define VRX_FIELD_C3_BIT_SIZE                               13

#define VRX_REG_CP_64H_DEF                                  0x00
#define VRX_REG_CP_65H_DEF                                  0x00
#define VRX_FIELD_C2_DEF                                    0x0
#define VRX_FIELD_C2_BIT_SIZE                               13

#define VRX_REG_CP_66H_DEF                                  0x00
#define VRX_FIELD_C1_DEF                                    0x0
#define VRX_FIELD_C1_BIT_SIZE                               13

#define VRX_REG_CP_68H_DEF                                  0xF0
#define VRX_FIELD_CSC_COEFF_SEL_DEF                         0xf
#define VRX_FIELD_CSC_COEFF_SEL_BIT_SIZE                    4

#define VRX_REG_CP_69H_DEF                                  0x04
#define VRX_FIELD_MAN_CP_CSC_EN_DEF                         0x0
#define VRX_FIELD_MAN_CP_CSC_EN_BIT_SIZE                    1

#define VRX_FIELD_EIA_861_COMPLIANCE_DEF                    0x1
#define VRX_FIELD_EIA_861_COMPLIANCE_BIT_SIZE               1

#define VRX_REG_CP_6CH_DEF                                  0x10
#define VRX_FIELD_CLMP_A_MAN_DEF                            0x0
#define VRX_FIELD_CLMP_A_MAN_BIT_SIZE                       1

#define VRX_FIELD_CLMP_BC_MAN_DEF                           0x0
#define VRX_FIELD_CLMP_BC_MAN_BIT_SIZE                      1

#define VRX_FIELD_CLMP_FREEZE_DEF                           0x0
#define VRX_FIELD_CLMP_FREEZE_BIT_SIZE                      1

#define VRX_REG_CP_6DH_DEF                                  0x00
#define VRX_FIELD_CLMP_A_DEF                                0x0
#define VRX_FIELD_CLMP_A_BIT_SIZE                           12

#define VRX_REG_CP_6EH_DEF                                  0x00
#define VRX_REG_CP_6FH_DEF                                  0x00
#define VRX_FIELD_CLMP_B_DEF                                0x0
#define VRX_FIELD_CLMP_B_BIT_SIZE                           12

#define VRX_REG_CP_70H_DEF                                  0x00
#define VRX_FIELD_CLMP_C_DEF                                0x0
#define VRX_FIELD_CLMP_C_BIT_SIZE                           12

#define VRX_REG_CP_73H_DEF                                  0x10
#define VRX_FIELD_GAIN_MAN_DEF                              0x0
#define VRX_FIELD_GAIN_MAN_BIT_SIZE                         1

#define VRX_FIELD_AGC_MODE_MAN_DEF                          0x0
#define VRX_FIELD_AGC_MODE_MAN_BIT_SIZE                     1

#define VRX_REG_CP_74H_DEF                                  0x04
#define VRX_FIELD_A_GAIN_DEF                                0x100
#define VRX_FIELD_A_GAIN_BIT_SIZE                           10

#define VRX_REG_CP_75H_DEF                                  0x01
#define VRX_FIELD_B_GAIN_DEF                                0x100
#define VRX_FIELD_B_GAIN_BIT_SIZE                           10

#define VRX_REG_CP_76H_DEF                                  0x00
#define VRX_FIELD_C_GAIN_DEF                                0x100
#define VRX_FIELD_C_GAIN_BIT_SIZE                           10

#define VRX_REG_CP_77H_DEF                                  0xFF
#define VRX_FIELD_CP_PREC_DEF                               0x3
#define VRX_FIELD_CP_PREC_BIT_SIZE                          2

#define VRX_REG_CP_78H_DEF                                  0xFF
#define VRX_FIELD_A_OFFSET_DEF                              0x3ff
#define VRX_FIELD_A_OFFSET_BIT_SIZE                         10

#define VRX_REG_CP_79H_DEF                                  0xFF
#define VRX_FIELD_B_OFFSET_DEF                              0x3ff
#define VRX_FIELD_B_OFFSET_BIT_SIZE                         10

#define VRX_REG_CP_7AH_DEF                                  0xFF
#define VRX_FIELD_C_OFFSET_DEF                              0x3ff
#define VRX_FIELD_C_OFFSET_BIT_SIZE                         10

#define VRX_REG_CP_7BH_DEF                                  0x05
#define VRX_FIELD_AV_INV_F_DEF                              0x0
#define VRX_FIELD_AV_INV_F_BIT_SIZE                         1

#define VRX_FIELD_AV_INV_V_DEF                              0x0
#define VRX_FIELD_AV_INV_V_BIT_SIZE                         1

#define VRX_FIELD_AV_POS_SEL_DEF                            0x1
#define VRX_FIELD_AV_POS_SEL_BIT_SIZE                       1

#define VRX_FIELD_DE_WITH_AVCODE_DEF                        0x1
#define VRX_FIELD_DE_WITH_AVCODE_BIT_SIZE                   1

#define VRX_REG_CP_7CH_DEF                                  0xC0
#define VRX_FIELD_CP_INV_HS_DEF                             0x1
#define VRX_FIELD_CP_INV_HS_BIT_SIZE                        1

#define VRX_FIELD_CP_INV_VS_DEF                             0x1
#define VRX_FIELD_CP_INV_VS_BIT_SIZE                        1

#define VRX_FIELD_CP_INV_DE_DEF                             0x0
#define VRX_FIELD_CP_INV_DE_BIT_SIZE                        1

#define VRX_REG_CP_7EH_DEF                                  0x00
#define VRX_FIELD_START_HS_DEF                              0x0
#define VRX_FIELD_START_HS_BIT_SIZE                         10

#define VRX_REG_CP_7DH_DEF                                  0x00
#define VRX_FIELD_END_HS_DEF                                0x0
#define VRX_FIELD_END_HS_BIT_SIZE                           10

#define VRX_REG_CP_7FH_DEF                                  0x00
#define VRX_FIELD_START_VS_DEF                              0x0
#define VRX_FIELD_START_VS_BIT_SIZE                         4

#define VRX_FIELD_END_VS_DEF                                0x0
#define VRX_FIELD_END_VS_BIT_SIZE                           4

#define VRX_REG_CP_80H_DEF                                  0x00
#define VRX_FIELD_START_FE_DEF                              0x0
#define VRX_FIELD_START_FE_BIT_SIZE                         4

#define VRX_FIELD_START_FO_DEF                              0x0
#define VRX_FIELD_START_FO_BIT_SIZE                         4

#define VRX_REG_CP_84H_DEF                                  0x0C
#define VRX_FIELD_CP_GAIN_FILT_DEF                          0x0
#define VRX_FIELD_CP_GAIN_FILT_BIT_SIZE                     4

#define VRX_REG_CP_86H_DEF                                  0x0B
#define VRX_FIELD_CH1_TRIG_STDI_DEF                         0x0
#define VRX_FIELD_CH1_TRIG_STDI_BIT_SIZE                    1

#define VRX_FIELD_CH1_STDI_CONT_DEF                         0x1
#define VRX_FIELD_CH1_STDI_CONT_BIT_SIZE                    1

#define VRX_REG_CP_88H_DEF                                  0x00
#define VRX_FIELD_DE_V_START_EVEN_DEF                       0x0
#define VRX_FIELD_DE_V_START_EVEN_BIT_SIZE                  4

#define VRX_FIELD_DE_V_END_EVEN_DEF                         0x0
#define VRX_FIELD_DE_V_END_EVEN_BIT_SIZE                    4

#define VRX_REG_CP_89H_DEF                                  0x00
#define VRX_FIELD_START_VS_EVEN_DEF                         0x0
#define VRX_FIELD_START_VS_EVEN_BIT_SIZE                    4

#define VRX_FIELD_END_VS_EVEN_DEF                           0x0
#define VRX_FIELD_END_VS_EVEN_BIT_SIZE                      4

#define VRX_REG_CP_8BH_DEF                                  0x40
#define VRX_REG_CP_8DH_DEF                                  0x00
#define VRX_FIELD_DE_H_START_DEF                            0x0
#define VRX_FIELD_DE_H_START_BIT_SIZE                       10

#define VRX_REG_CP_8CH_DEF                                  0x00
#define VRX_FIELD_DE_H_END_DEF                              0x0
#define VRX_FIELD_DE_H_END_BIT_SIZE                         10

#define VRX_REG_CP_8EH_DEF                                  0x00
#define VRX_FIELD_DE_V_START_DEF                            0x0
#define VRX_FIELD_DE_V_START_BIT_SIZE                       4

#define VRX_FIELD_DE_V_END_DEF                              0x0
#define VRX_FIELD_DE_V_END_BIT_SIZE                         4

#define VRX_REG_CP_8FH_DEF                                  0x40
#define VRX_REG_CP_90H_DEF                                  0x00
#define VRX_FIELD_CH1_FR_LL_DEF                             0x0
#define VRX_FIELD_CH1_FR_LL_BIT_SIZE                        11

#define VRX_REG_CP_91H_DEF                                  0x40
#define VRX_FIELD_INTERLACED_DEF                            0x1
#define VRX_FIELD_INTERLACED_BIT_SIZE                       1

#define VRX_REG_CP_A3H_DEF                                  0x00
#define VRX_REG_CP_A4H_DEF                                  0x00
#define VRX_FIELD_CH1_LCF_DEF                               0x0
#define VRX_FIELD_CH1_LCF_BIT_SIZE                          12

#define VRX_REG_CP_ABH_DEF                                  0x00
#define VRX_REG_CP_ACH_DEF                                  0x00
#define VRX_FIELD_CP_LCOUNT_MAX_DEF                         0x0
#define VRX_FIELD_CP_LCOUNT_MAX_BIT_SIZE                    12

#define VRX_REG_CP_B1H_DEF                                  0x00
#define VRX_FIELD_CH1_STDI_DVALID_DEF                       0x0
#define VRX_FIELD_CH1_STDI_DVALID_BIT_SIZE                  1

#define VRX_FIELD_CH1_STDI_INTLCD_DEF                       0x0
#define VRX_FIELD_CH1_STDI_INTLCD_BIT_SIZE                  1

#define VRX_REG_CP_B2H_DEF                                  0x00
#define VRX_FIELD_CH1_BL_DEF                                0x0
#define VRX_FIELD_CH1_BL_BIT_SIZE                           14

#define VRX_REG_CP_B3H_DEF                                  0x00
#define VRX_FIELD_CH1_LCVS_DEF                              0x0
#define VRX_FIELD_CH1_LCVS_BIT_SIZE                         5

#define VRX_REG_CP_B8H_DEF                                  0x00
#define VRX_REG_CP_B9H_DEF                                  0x00
#define VRX_FIELD_CH1_FCL_DEF                               0x0
#define VRX_FIELD_CH1_FCL_BIT_SIZE                          13

#define VRX_REG_CP_BAH_DEF                                  0x01
#define VRX_FIELD_HDMI_FRUN_MODE_DEF                        0x0
#define VRX_FIELD_HDMI_FRUN_MODE_BIT_SIZE                   1

#define VRX_FIELD_HDMI_FRUN_EN_DEF                          0x1
#define VRX_FIELD_HDMI_FRUN_EN_BIT_SIZE                     1

#define VRX_REG_CP_BDH_DEF                                  0x18
#define VRX_FIELD_DPP_BYPASS_EN_DEF                         0x1
#define VRX_FIELD_DPP_BYPASS_EN_BIT_SIZE                    1

#define VRX_REG_CP_BEH_DEF                                  0x00
#define VRX_FIELD_DLY_A_DEF                                 0x0
#define VRX_FIELD_DLY_A_BIT_SIZE                            1

#define VRX_FIELD_DLY_B_DEF                                 0x0
#define VRX_FIELD_DLY_B_BIT_SIZE                            1

#define VRX_FIELD_DLY_C_DEF                                 0x0
#define VRX_FIELD_DLY_C_BIT_SIZE                            1

#define VRX_REG_CP_BFH_DEF                                  0x12
#define VRX_FIELD_HCOUNT_ALIGN_ADJ_DEF                      0x0
#define VRX_FIELD_HCOUNT_ALIGN_ADJ_BIT_SIZE                 5

#define VRX_FIELD_CP_DEF_COL_MAN_VAL_DEF                    0x0
#define VRX_FIELD_CP_DEF_COL_MAN_VAL_BIT_SIZE               1

#define VRX_FIELD_CP_DEF_COL_AUTO_DEF                       0x1
#define VRX_FIELD_CP_DEF_COL_AUTO_BIT_SIZE                  1

#define VRX_FIELD_CP_FORCE_FREERUN_DEF                      0x0
#define VRX_FIELD_CP_FORCE_FREERUN_BIT_SIZE                 1

#define VRX_REG_CP_C0H_DEF                                  0x00
#define VRX_FIELD_DEF_COL_CHA_DEF                           0x0
#define VRX_FIELD_DEF_COL_CHA_BIT_SIZE                      8

#define VRX_REG_CP_C1H_DEF                                  0x00
#define VRX_FIELD_DEF_COL_CHB_DEF                           0x0
#define VRX_FIELD_DEF_COL_CHB_BIT_SIZE                      8

#define VRX_REG_CP_C2H_DEF                                  0x00
#define VRX_FIELD_DEF_COL_CHC_DEF                           0x0
#define VRX_FIELD_DEF_COL_CHC_BIT_SIZE                      8

#define VRX_REG_CP_C9H_DEF                                  0x2C
#define VRX_FIELD_SWAP_SPLIT_AV_DEF                         0x1
#define VRX_FIELD_SWAP_SPLIT_AV_BIT_SIZE                    1

#define VRX_FIELD_DIS_AUTO_PARAM_BUFF_DEF                   0x0
#define VRX_FIELD_DIS_AUTO_PARAM_BUFF_BIT_SIZE              1

#define VRX_REG_CP_CBH_DEF                                  0x60
#define VRX_FIELD_HDMI_CP_LOCK_THRESHOLD_DEF                0x0
#define VRX_FIELD_HDMI_CP_LOCK_THRESHOLD_BIT_SIZE           2

#define VRX_REG_CP_E0H_DEF                                  0x00
#define VRX_FIELD_HDMI_CP_AUTOPARM_LOCKED_DEF               0x0
#define VRX_FIELD_HDMI_CP_AUTOPARM_LOCKED_BIT_SIZE          1

#define VRX_FIELD_HDMI_AUTOPARM_STS_DEF                     0x0
#define VRX_FIELD_HDMI_AUTOPARM_STS_BIT_SIZE                2

#define VRX_REG_CP_EBH_DEF                                  0x00
#define VRX_REG_CP_ECH_DEF                                  0x00
#define VRX_FIELD_HSD_FB_DEF                                0x0
#define VRX_FIELD_HSD_FB_BIT_SIZE                           12

#define VRX_REG_CP_F2H_DEF                                  0x04
#define VRX_FIELD_CRC_ENABLE_DEF                            0x1
#define VRX_FIELD_CRC_ENABLE_BIT_SIZE                       1

#define VRX_REG_CP_F3H_DEF                                  0xD4
#define VRX_FIELD_CH1_FL_FR_THRESHOLD_DEF                   0x2
#define VRX_FIELD_CH1_FL_FR_THRESHOLD_BIT_SIZE              3

#define VRX_FIELD_CH1_F_RUN_THR_DEF                         0x4
#define VRX_FIELD_CH1_F_RUN_THR_BIT_SIZE                    3

#define VRX_REG_CP_F4H_DEF                                  0x00
#define VRX_FIELD_CSC_COEFF_SEL_RB_DEF                      0x0
#define VRX_FIELD_CSC_COEFF_SEL_RB_BIT_SIZE                 4

#define VRX_REG_CP_F5H_DEF                                  0x00
#define VRX_FIELD_BYPASS_STDI1_LOCKING_DEF                  0x0
#define VRX_FIELD_BYPASS_STDI1_LOCKING_BIT_SIZE             1

#define VRX_REG_CP_FFH_DEF                                  0x00
#define VRX_FIELD_CP_FREE_RUN_DEF                           0x0
#define VRX_FIELD_CP_FREE_RUN_BIT_SIZE                      1

#endif
