\hypertarget{hal__tim_8c}{}\doxysection{C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+HAL\+\_\+\+Lib/\+Src/hal\+\_\+tim.c 文件参考}
\label{hal__tim_8c}\index{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/HAL\_Lib/Src/hal\_tim.c@{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/HAL\_Lib/Src/hal\_tim.c}}


THIS FILE PROVIDES ALL THE TIM FIRMWARE FUNCTIONS.  


{\ttfamily \#include \char`\"{}hal\+\_\+rcc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}hal\+\_\+tim.\+h\char`\"{}}\newline
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{hal__tim_8c_a98be494d919f50247c4aea0bae192ada}{\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+C\+\_\+}}
\end{DoxyCompactItemize}
\doxysubsection*{函数}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaa8d25bdef0d2826842885b94af8fc3a6}{TIM\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim)
\begin{DoxyCompactList}\small\item\em Deinitializes the tim peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga9b5029706da046f590378f33a6238e50}{TIM\+\_\+\+Time\+Base\+Init}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\+\_\+\+Time\+Base\+Init\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Initializes the tim Time Base Unit peripheral according to the specified parameters in the init\+\_\+struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga85eab2e0ae84ce3d211aa9d5020fd3d0}{TIM\+\_\+\+OC1\+Init}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\+\_\+\+OCInit\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Initializes the tim Channel1 according to the specified parameters in the init\+\_\+struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga8aa1f414ce4765ba07000f4da205b328}{TIM\+\_\+\+OC2\+Init}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\+\_\+\+OCInit\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Initializes the tim Channel2 according to the specified parameters in the init\+\_\+struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga8a47d8357617e44ae559c268f2795605}{TIM\+\_\+\+OC3\+Init}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\+\_\+\+OCInit\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Initializes the tim Channel3 according to the specified parameters in the init\+\_\+struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga44d8ed71fd0e64d04a60b6f121afce59}{TIM\+\_\+\+OC4\+Init}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\+\_\+\+OCInit\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Initializes the tim Channel4 according to the specified parameters in the init\+\_\+struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga9e1cdfcca317f0607506242b13cdc605}{TIM\+\_\+\+ICInit}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\+\_\+\+ICInit\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIM peripheral according to the specified parameters in the init\+\_\+struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga03280c1f2ad454805346aa1368dc95ff}{TIM\+\_\+\+PWMIConfig}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\+\_\+\+ICInit\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Configures the TIM peripheral according to the specified parameters in the init\+\_\+struct to measure an external PWM signal. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaa1322fb1395700a7f562588c7861d52c}{TIM\+\_\+\+BDTRConfig}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\+\_\+\+BDTRInit\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Configures the\+: Break feature, dead time, Lock level, the OSSI, the OSSR State and the AOE(automatic output enable). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gac8555cbd73468aa5e7a06ec8feaa1bb2}{TIM\+\_\+\+Time\+Base\+Struct\+Init}} (\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\+\_\+\+Time\+Base\+Init\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Fills each init\+\_\+struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gadd16d864bc85a2489497ab8362fe3a06}{TIM\+\_\+\+OCStruct\+Init}} (\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\+\_\+\+OCInit\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Fills each init\+\_\+struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gab4c8f17436e117a91dbe092f4d6d343a}{TIM\+\_\+\+ICStruct\+Init}} (\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\+\_\+\+ICInit\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Fills each init\+\_\+struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga5a280f04f33e735c95492e2f8c0ad951}{TIM\+\_\+\+BDTRStruct\+Init}} (\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\+\_\+\+BDTRInit\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Fills each init\+\_\+struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga908de14f4b352fe700b7d0e02d318037}{TIM\+\_\+\+Cmd}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified TIM peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaa6dc6765191fa6d82794164a0744e0fa}{TIM\+\_\+\+Ctrl\+PWMOutputs}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIM peripheral Main Outputs. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga889f7202cfff5c6516bd6fec51047eb5}{TIM\+\_\+\+ITConfig}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} it, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified TIM interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaf17ebb7d854699b4531bfcff82ca05b6}{TIM\+\_\+\+Generate\+Event}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga5bb2170be69c57642c8ed8140c1ed82c}{TIMEGR\+\_\+\+Typedef}} source)
\begin{DoxyCompactList}\small\item\em Configures the tim event to be generate by software. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga77c2c73ea1eafc006d4dd00ae0a50373}{TIM\+\_\+\+DMAConfig}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga7bd119b2e9325470933280b609df5f7d}{TIMDMABASE\+\_\+\+Typedef}} dma\+\_\+base, \mbox{\hyperlink{group___t_i_m___exported___types_gaacdd433c16a815e95ffda70c8bded42d}{TIMDMABURSTLENGTH\+\_\+\+Typedef}} length)
\begin{DoxyCompactList}\small\item\em Configures the tim\textquotesingle{}s DMA interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga41ad9280ddfbce050cbcc5d90fc2d01c}{TIM\+\_\+\+DMACmd}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gaf4526a0a150b80c5b5eb45ec06817f63}{TIMDMASRC\+\_\+\+Typedef}} source, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the tim\textquotesingle{}s DMA Requests. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga811f3bad46892164964732e45b01ae16}{TIM\+\_\+\+Internal\+Clock\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim)
\begin{DoxyCompactList}\small\item\em Configures the tim internal Clock \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga1ed713e2afb19c70bdd62529e13237ff}{TIM\+\_\+\+ITRx\+External\+Clock\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga2f87dae31a46572d48d9dd3ad084142b}{TIMTS\+\_\+\+Type\+Def}} source)
\begin{DoxyCompactList}\small\item\em Configures the tim Internal Trigger as External Clock \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga88edab870fea1726e213556989ac6ff6}{TIM\+\_\+\+TIx\+External\+Clock\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gaa29afd336772b6a7c8fe405d5ebadd2c}{TIM\+\_\+\+TIEXTCLKSRC\+\_\+\+Typedef}} source, \mbox{\hyperlink{group___t_i_m___exported___types_gae1c4f5433b3d09fca8eaa9090b3e7fe3}{TIMICP\+\_\+\+Typedef}} polarity, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} filter)
\begin{DoxyCompactList}\small\item\em Configures the tim Trigger as External Clock \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga540095b69cd4b901b6012fd1d118f6c5}{TIM\+\_\+\+ETRConfig}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga2562a2355f11e412da6b2e624729866c}{TIMEXTTRGPSC\+\_\+\+Typedef}} psc, \mbox{\hyperlink{group___t_i_m___exported___types_ga12e8890a1358317bd93321777d736d3f}{TIMETP\+\_\+\+Typedef}} polarity, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} filter)
\begin{DoxyCompactList}\small\item\em Configures the tim External Trigger (ETR). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga1779764ee501b5c6c1d683b0e542d9aa}{TIM\+\_\+\+ETRClock\+Mode1\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga2562a2355f11e412da6b2e624729866c}{TIMEXTTRGPSC\+\_\+\+Typedef}} psc, \mbox{\hyperlink{group___t_i_m___exported___types_ga12e8890a1358317bd93321777d736d3f}{TIMETP\+\_\+\+Typedef}} polarity, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} filter)
\begin{DoxyCompactList}\small\item\em Configures the External clock Mode1 \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaeb34446add872a83e6f18f05af815032}{TIM\+\_\+\+ETRClock\+Mode2\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga2562a2355f11e412da6b2e624729866c}{TIMEXTTRGPSC\+\_\+\+Typedef}} psc, \mbox{\hyperlink{group___t_i_m___exported___types_ga12e8890a1358317bd93321777d736d3f}{TIMETP\+\_\+\+Typedef}} polarity, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} filter)
\begin{DoxyCompactList}\small\item\em Configures the External clock Mode2 \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaa499ae1d01a19635b81dfc2b2526a614}{TIM\+\_\+\+Prescaler\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} prescaler, \mbox{\hyperlink{group___t_i_m___exported___types_gafe177bbe68a58ea41f7201bc23fc6993}{TIMUG\+\_\+\+Typedef}} reload\+Mode)
\begin{DoxyCompactList}\small\item\em Configures the tim Prescaler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gae060426ff942f6eb3214e0412b62794c}{TIM\+\_\+\+Counter\+Mode\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga54935e710a238b52a0e01057e32ff7a3}{TIMCOUNTMODE\+\_\+\+Typedef}} counter\+\_\+mode)
\begin{DoxyCompactList}\small\item\em Specifies the tim Counter Mode to be used. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga9f946d06063e7ed05e5a5d9b48bc3f80}{TIM\+\_\+\+Select\+Input\+Trigger}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga2f87dae31a46572d48d9dd3ad084142b}{TIMTS\+\_\+\+Type\+Def}} source)
\begin{DoxyCompactList}\small\item\em Selects the Input Trigger source \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gab82df0894ac5139bc8ec8070eab61749}{TIM\+\_\+\+Encoder\+Interface\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga04b54c02f2685160b7b519bae614553f}{TIMSMSENCODER\+\_\+\+Typedef}} encoder\+\_\+mode, \mbox{\hyperlink{group___t_i_m___exported___types_gae1c4f5433b3d09fca8eaa9090b3e7fe3}{TIMICP\+\_\+\+Typedef}} ic1\+\_\+polarity, \mbox{\hyperlink{group___t_i_m___exported___types_gae1c4f5433b3d09fca8eaa9090b3e7fe3}{TIMICP\+\_\+\+Typedef}} ic2\+\_\+polarity)
\begin{DoxyCompactList}\small\item\em Configures the tim Encoder Interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gafeec5387b73241cda24ec1c98fbc3b2f}{TIM\+\_\+\+Forced\+OC1\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga4755a59c16f8950f0db4baa92381d4f4}{TIMOCMODE\+\_\+\+Typedef}} forced\+\_\+action)
\begin{DoxyCompactList}\small\item\em Forces the tim output 1 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaed9acd588edf7089ac7521c23a8f00d8}{TIM\+\_\+\+Forced\+OC2\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga4755a59c16f8950f0db4baa92381d4f4}{TIMOCMODE\+\_\+\+Typedef}} forced\+\_\+action)
\begin{DoxyCompactList}\small\item\em Forces the tim output 2 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gae2684be9100107d08b0b14026269fd98}{TIM\+\_\+\+Forced\+OC3\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga4755a59c16f8950f0db4baa92381d4f4}{TIMOCMODE\+\_\+\+Typedef}} forced\+\_\+action)
\begin{DoxyCompactList}\small\item\em Forces the tim output 3 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga8b6e55d482c43a36c8fa86a8d02af56d}{TIM\+\_\+\+Forced\+OC4\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga4755a59c16f8950f0db4baa92381d4f4}{TIMOCMODE\+\_\+\+Typedef}} forced\+\_\+action)
\begin{DoxyCompactList}\small\item\em Forces the tim output 4 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaf77f091bb64de54fc3dea7aa7cf1ede2}{TIM\+\_\+\+ARRPreload\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables tim peripheral Preload register on ARR. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga24533b902aa052625269edb34b2cb059}{TIM\+\_\+\+Select\+COM}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Selects the TIM peripheral Commutation event. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga7c928a2bf53a509c4b0da2395f5d4291}{TIM\+\_\+\+Select\+CCDMA}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Selects the tim peripheral Capture Compare DMA source. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga4b298aad6f4348d63593fffe5483cbe2}{TIM\+\_\+\+CCPreload\+Control}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Sets or Resets the TIM peripheral Capture Compare Preload Control bit. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga5f48a0d177f5e698a4af212f131cee34}{TIM\+\_\+\+OC1\+Preload\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gad8977abd8a47bcdf440691d2d2e0a12f}{TIMOCPE\+\_\+\+Typedef}} preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the tim peripheral Preload register on CCR1. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga3ecc8aaca800722cb50cd422e849349a}{TIM\+\_\+\+OC2\+Preload\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gad8977abd8a47bcdf440691d2d2e0a12f}{TIMOCPE\+\_\+\+Typedef}} preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the tim peripheral Preload register on CCR2. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaf8cee07d02420f169265866e8bf8e8c5}{TIM\+\_\+\+OC3\+Preload\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gad8977abd8a47bcdf440691d2d2e0a12f}{TIMOCPE\+\_\+\+Typedef}} preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the tim peripheral Preload register on CCR3. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gab5025aeb5549c03821988d623341bde7}{TIM\+\_\+\+OC4\+Preload\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gad8977abd8a47bcdf440691d2d2e0a12f}{TIMOCPE\+\_\+\+Typedef}} preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the tim peripheral Preload register on CCR4. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gab1a44e28e257672ffd280ae5b9a96892}{TIM\+\_\+\+OC1\+Fast\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga32f0dad8a4fd993273e86d8fe664b3e0}{TIMOCFE\+\_\+\+Typedef}} fast)
\begin{DoxyCompactList}\small\item\em Configures the tim Output Compare 1 Fast feature. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga32fce0e92a6252cdc2f6b8ee16c5bed1}{TIM\+\_\+\+OC2\+Fast\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga32f0dad8a4fd993273e86d8fe664b3e0}{TIMOCFE\+\_\+\+Typedef}} fast)
\begin{DoxyCompactList}\small\item\em Configures the tim Output Compare 2 Fast feature. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gae6e7206ba6e3f5bb54a9dc387ee76437}{TIM\+\_\+\+OC3\+Fast\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga32f0dad8a4fd993273e86d8fe664b3e0}{TIMOCFE\+\_\+\+Typedef}} fast)
\begin{DoxyCompactList}\small\item\em Configures the tim Output Compare 3 Fast feature. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga8716edabf1b3550229c3cba030a309f0}{TIM\+\_\+\+OC4\+Fast\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga32f0dad8a4fd993273e86d8fe664b3e0}{TIMOCFE\+\_\+\+Typedef}} fast)
\begin{DoxyCompactList}\small\item\em Configures the tim Output Compare 4 Fast feature. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga3d9222cf192aa5527b97c6bb487f3ed1}{TIM\+\_\+\+Clear\+OC1\+Ref}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga8c4be63dabbdcdffb92de1409a903d0b}{TIMOCCE\+\_\+\+Typedef}} clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF1 signal on an external event \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga9d519394855e7301c71bfd07e819034b}{TIM\+\_\+\+Clear\+OC2\+Ref}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga8c4be63dabbdcdffb92de1409a903d0b}{TIMOCCE\+\_\+\+Typedef}} clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF2 signal on an external event \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga0b0d70a6dd7dca9c0e2e5335f6cbeba9}{TIM\+\_\+\+Clear\+OC3\+Ref}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga8c4be63dabbdcdffb92de1409a903d0b}{TIMOCCE\+\_\+\+Typedef}} clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF3 signal on an external event \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gafbfadd86ed1083eb18ddd3bae53d5e5d}{TIM\+\_\+\+Clear\+OC4\+Ref}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga8c4be63dabbdcdffb92de1409a903d0b}{TIMOCCE\+\_\+\+Typedef}} clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF4 signal on an external event \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaae99cfc8618ddaf46479852b5b754cd2}{TIM\+\_\+\+OC1\+Polarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gab669f90ec2d29c2c09e4a8f3d02b8d86}{TIMCCx\+P\+\_\+\+Typedef}} polarity)
\begin{DoxyCompactList}\small\item\em Configures the tim channel 1 polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaf1323366f16fadbd46af6c432074971c}{TIM\+\_\+\+OC1\+NPolarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gae525feec01466cba19beb832f79fb902}{TIMCCx\+NP\+\_\+\+Typedef}} polarity)
\begin{DoxyCompactList}\small\item\em Configures the tim Channel 1N polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gad3339ef1d91517b28cda5bf86be9870f}{TIM\+\_\+\+OC2\+Polarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gab669f90ec2d29c2c09e4a8f3d02b8d86}{TIMCCx\+P\+\_\+\+Typedef}} polarity)
\begin{DoxyCompactList}\small\item\em Configures the tim channel 2 polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaad7afdf323a2a6a46f3ceea43bdc1c59}{TIM\+\_\+\+OC2\+NPolarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gae525feec01466cba19beb832f79fb902}{TIMCCx\+NP\+\_\+\+Typedef}} polarity)
\begin{DoxyCompactList}\small\item\em Configures the tim Channel 2N polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gadaeaa26ec919f093cb2cf0ee15dcc1ec}{TIM\+\_\+\+OC3\+Polarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gab669f90ec2d29c2c09e4a8f3d02b8d86}{TIMCCx\+P\+\_\+\+Typedef}} polarity)
\begin{DoxyCompactList}\small\item\em Configures the tim channel 3 polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaa5d630fd466a02a33655898c01ed5337}{TIM\+\_\+\+OC3\+NPolarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gae525feec01466cba19beb832f79fb902}{TIMCCx\+NP\+\_\+\+Typedef}} polarity)
\begin{DoxyCompactList}\small\item\em Configures the tim Channel 3N polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga16c32bcea0f3eb815619a56b59321197}{TIM\+\_\+\+OC4\+Polarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gab669f90ec2d29c2c09e4a8f3d02b8d86}{TIMCCx\+P\+\_\+\+Typedef}} polarity)
\begin{DoxyCompactList}\small\item\em Configures the tim channel 4 polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaa3dc52ffcf62a932a6746b1f24540e3b}{TIM\+\_\+\+CCx\+Cmd}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gaa607f029313fe4fa5dae8cddd5142355}{TIMCHx\+\_\+\+Typedef}} channel, \mbox{\hyperlink{group___t_i_m___exported___types_ga7ed3e6f2ba2b697dd531e987de21452c}{TIMCCx\+E\+\_\+\+Typedef}} ccx\+\_\+en)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIM Capture Compare Channel x. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga3a260be1d36aa9f6a5adea847ab11288}{TIM\+\_\+\+CCx\+NCmd}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gaa607f029313fe4fa5dae8cddd5142355}{TIMCHx\+\_\+\+Typedef}} channel, \mbox{\hyperlink{group___t_i_m___exported___types_ga2d5980dde7fd8afd730dabc1e7b9509c}{TIMCCx\+NE\+\_\+\+Typedef}} ccxn\+\_\+en)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIM Capture Compare Channel xN. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga14cd6710d13568df7f2d7987ff6ecd41}{TIM\+\_\+\+Select\+OCxM}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gaa607f029313fe4fa5dae8cddd5142355}{TIMCHx\+\_\+\+Typedef}} channel, \mbox{\hyperlink{group___t_i_m___exported___types_ga4755a59c16f8950f0db4baa92381d4f4}{TIMOCMODE\+\_\+\+Typedef}} mode)
\begin{DoxyCompactList}\small\item\em Selects the TIM Output Compare Mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaa5bb22b24ab1e823d2201120da973c9e}{TIM\+\_\+\+Update\+Disable\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or Disables the tim Update event. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga8ef69e8558aeeec4b163fff80b969364}{TIM\+\_\+\+Update\+Request\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga69cc4e1e80f2ef676c27b9eb260a589d}{TIMURS\+\_\+\+Typedef}} source)
\begin{DoxyCompactList}\small\item\em Configures the tim Update Request Interrupt source. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga3a522631e77da176d03a7b5d822f7da2}{TIM\+\_\+\+Select\+Hall\+Sensor}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the tim\textquotesingle{}s Hall sensor interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga6e8653bd68f3c2d0b08fcc3edea046ee}{TIM\+\_\+\+Select\+One\+Pulse\+Mode}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga415b201b38faa58cb2df8f3698c6c2f6}{TIMOPMODE\+\_\+\+Typedef}} mode)
\begin{DoxyCompactList}\small\item\em Selects the tim\textquotesingle{}s One Pulse Mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gad2ff0100623408a7da9d2de3b729f4e6}{TIM\+\_\+\+Select\+Output\+Trigger}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga8dff96eeb1f9a896abd193f981d2aecb}{TIMMMS\+\_\+\+Typedef}} source)
\begin{DoxyCompactList}\small\item\em Selects the tim Trigger Output Mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gac3814906978a7d6e1de36a4a94b4cb7f}{TIM\+\_\+\+Select\+Slave\+Mode}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga0640487dae111a6d3bc212636291fdd8}{TIMSMSMODE\+\_\+\+Typedef}} mode)
\begin{DoxyCompactList}\small\item\em Selects the tim Slave Mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gab002ea60126d12ea1cd41ad10add2624}{TIM\+\_\+\+Select\+Master\+Slave\+Mode}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga6db6c5064c70fd6b5e03d9d55c75963d}{TIMMSM\+\_\+\+Typedef}} mode)
\begin{DoxyCompactList}\small\item\em Sets or Resets the tim Master/\+Slave Mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga7ae7dc13dc007f3b9274d533ea99af80}{TIM\+\_\+\+Set\+Autoreload}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} auto\+\_\+reload)
\begin{DoxyCompactList}\small\item\em Sets the tim Counter Register value \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaafe049dbb2d6ad9ffe625dc1bf288b08}{TIM\+\_\+\+Set\+IC1\+Prescaler}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga1fdb23b3b49d6f2b611c2fcf90841c59}{TIMICPSC\+\_\+\+Typedef}} psc)
\begin{DoxyCompactList}\small\item\em Sets the tim Input Capture 1 prescaler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga9738623db10dba7c8ebdb7fca5989fc8}{TIM\+\_\+\+Set\+IC2\+Prescaler}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga1fdb23b3b49d6f2b611c2fcf90841c59}{TIMICPSC\+\_\+\+Typedef}} psc)
\begin{DoxyCompactList}\small\item\em Sets the tim Input Capture 2 prescaler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga784a3d2e40bca751bc0ea06532225017}{TIM\+\_\+\+Set\+IC3\+Prescaler}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga1fdb23b3b49d6f2b611c2fcf90841c59}{TIMICPSC\+\_\+\+Typedef}} psc)
\begin{DoxyCompactList}\small\item\em Sets the tim Input Capture 3 prescaler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gadf3a3b10f7d248939d4edb47e919c239}{TIM\+\_\+\+Set\+IC4\+Prescaler}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga1fdb23b3b49d6f2b611c2fcf90841c59}{TIMICPSC\+\_\+\+Typedef}} psc)
\begin{DoxyCompactList}\small\item\em Sets the tim Input Capture 4 prescaler. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gac90bec7f9e6887d0bc4a49feb8102235}{TIM\+\_\+\+Set\+Clock\+Division}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga13041713dc8197b8530550863ab6f92d}{TIMCKD\+\_\+\+Type\+Def}} clock\+\_\+div)
\begin{DoxyCompactList}\small\item\em Sets the tim Clock Division value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gae1ac3738a6c1e762fd90e47968741948}{TIM\+\_\+\+Set\+Counter}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} counter)
\begin{DoxyCompactList}\small\item\em Sets the tim Counter Register value \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gac67cc4451f78767c01ff87c38365a191}{TIM\+\_\+\+Set\+Compare1}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} compare)
\begin{DoxyCompactList}\small\item\em Sets the tim Capture Compare1 Register value \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga94a7238ca8033b595522d682da53b33d}{TIM\+\_\+\+Set\+Compare2}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} compare)
\begin{DoxyCompactList}\small\item\em Sets the tim Capture Compare2 Register value \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gab258f4d45c2439aa02e25bd437837244}{TIM\+\_\+\+Set\+Compare3}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} compare)
\begin{DoxyCompactList}\small\item\em Sets the tim Capture Compare3 Register value \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaac64ee7956418b2276faa2a61c603779}{TIM\+\_\+\+Set\+Compare4}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} compare)
\begin{DoxyCompactList}\small\item\em Sets the tim Capture Compare4 Register value \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{group___t_i_m___exported___functions_gaac203b601726cd1309bc6a53be37a6e9}{TIM\+\_\+\+Get\+Capture1}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim)
\begin{DoxyCompactList}\small\item\em Gets the tim Input Capture 1 value. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{group___t_i_m___exported___functions_ga00d1afb16e8f3b63aa2876021c451112}{TIM\+\_\+\+Get\+Capture2}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim)
\begin{DoxyCompactList}\small\item\em Gets the tim Input Capture 2 value. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{group___t_i_m___exported___functions_gaeb2bfaa78773c997ab3a8fef4e12a475}{TIM\+\_\+\+Get\+Capture3}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim)
\begin{DoxyCompactList}\small\item\em Gets the tim Input Capture 3 value. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{group___t_i_m___exported___functions_gacf2efe9ee68cde8bbc1380258f72e77b}{TIM\+\_\+\+Get\+Capture4}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim)
\begin{DoxyCompactList}\small\item\em Gets the tim Input Capture 4 value. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{group___t_i_m___exported___functions_gaeabf669a76c9be3042a16c6af56742f9}{TIM\+\_\+\+Get\+Counter}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim)
\begin{DoxyCompactList}\small\item\em Gets the tim Counter value. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a9e6c91d77e24643b888dbd1a1a590054}{u16}} \mbox{\hyperlink{group___t_i_m___exported___functions_ga6e3ff1aa6ef3fae9732b830293a82ee3}{TIM\+\_\+\+Get\+Prescaler}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim)
\begin{DoxyCompactList}\small\item\em Gets the tim Prescaler value. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a89136caac2e14c55151f527ac02daaff}{Flag\+Status}} \mbox{\hyperlink{group___t_i_m___exported___functions_ga03ba15086de645d2f020d99e7c5f2fbb}{TIM\+\_\+\+Get\+Flag\+Status}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga1bfb6ae649342157fb0bb2520ebde422}{TIMFLAG\+\_\+\+Typedef}} flag)
\begin{DoxyCompactList}\small\item\em Checks whether the specified TIM flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga846e27d8db8d617f3e1bd0c44fa9b3eb}{TIM\+\_\+\+Clear\+Flag}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga1bfb6ae649342157fb0bb2520ebde422}{TIMFLAG\+\_\+\+Typedef}} flag)
\begin{DoxyCompactList}\small\item\em Clears the tim\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a39d4411201fb731279ad5a409b2b80d7}{ITStatus}} \mbox{\hyperlink{group___t_i_m___exported___functions_gaff95bf95e10adb1eff1374d7204f501f}{TIM\+\_\+\+Get\+ITStatus}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga2311c0f5d67692c7d8162a41e5ddce93}{TIMIT\+\_\+\+Type\+Def}} it)
\begin{DoxyCompactList}\small\item\em Checks whether the TIM interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga0f86ffec351a2a4b078e0aa2d99a636f}{TIM\+\_\+\+Clear\+ITPending\+Bit}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} it)
\begin{DoxyCompactList}\small\item\em Clears the tim\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga50d45b3b32b96ce494edb5cb65683936}{TIM\+\_\+\+Set\+IC1\+Plority}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gae1c4f5433b3d09fca8eaa9090b3e7fe3}{TIMICP\+\_\+\+Typedef}} pol)
\begin{DoxyCompactList}\small\item\em Configures the tim channel 1 polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gadda59e5f1c24fa402edf14f3df60abd4}{TIM\+\_\+\+Set\+IC2\+Plority}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gae1c4f5433b3d09fca8eaa9090b3e7fe3}{TIMICP\+\_\+\+Typedef}} pol)
\begin{DoxyCompactList}\small\item\em Configures the tim channel 2 polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gac215ce47f43325075113ac5a2115e98d}{TIM\+\_\+\+Set\+IC3\+Plority}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gae1c4f5433b3d09fca8eaa9090b3e7fe3}{TIMICP\+\_\+\+Typedef}} pol)
\begin{DoxyCompactList}\small\item\em Configures the tim channel 3 polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gae6bbe0f0ddb80f3922adff47c68276e7}{TIM\+\_\+\+Set\+IC4\+Plority}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gae1c4f5433b3d09fca8eaa9090b3e7fe3}{TIMICP\+\_\+\+Typedef}} pol)
\begin{DoxyCompactList}\small\item\em Configures the tim channel 4 polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gab00deb0b049f330789a5d1bba19472f6}{TIM\+\_\+\+Set\+Compare5}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} compare)
\begin{DoxyCompactList}\small\item\em Sets the tim Capture Compare 5 Register value \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{group___t_i_m___exported___functions_gaa87d037d566fc6a060fb2a107fd7701d}{TIM\+\_\+\+Get\+Capture5}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim)
\begin{DoxyCompactList}\small\item\em Gets the tim Input Capture 5 value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga7072cdd442629e01c82cf31871e9b70b}{TIM\+\_\+\+OC5\+Init}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\+\_\+\+OCInit\+Type\+Def}} $\ast$init\+\_\+struct)
\begin{DoxyCompactList}\small\item\em Initializes the tim Channel5 according to the specified parameters in the init\+\_\+struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga22ae3f6d26c8d26eb07c4d4bf751ce2f}{TIM\+\_\+\+OC5\+Preload\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gad8977abd8a47bcdf440691d2d2e0a12f}{TIMOCPE\+\_\+\+Typedef}} preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the tim peripheral Preload register on CCR5. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gacd541fbda6d581a2e6135dc8ec39da73}{TIM\+\_\+\+OC5\+Polarity\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_gab669f90ec2d29c2c09e4a8f3d02b8d86}{TIMCCx\+P\+\_\+\+Typedef}} polarity)
\begin{DoxyCompactList}\small\item\em Configures the tim channel 5 polarity. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_gaf37e076874caca1b73fa77e84ecb6dc1}{TIM\+\_\+\+OC5\+Fast\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga32f0dad8a4fd993273e86d8fe664b3e0}{TIMOCFE\+\_\+\+Typedef}} fast)
\begin{DoxyCompactList}\small\item\em Configures the tim Output Compare 5 Fast feature. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga97b3149897512d36e0736465cc0dbbc0}{TIM\+\_\+\+Clear\+OC5\+Ref}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{group___t_i_m___exported___types_ga8c4be63dabbdcdffb92de1409a903d0b}{TIMOCCE\+\_\+\+Typedef}} clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF4 signal on an external event \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___exported___functions_ga59e5c5e50388c0f2d99f790ea6d56822}{TIM\+\_\+\+Direct\+Output}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the tim complementary PWM output Status after Break. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___private___functions_gafd4b45665b09d4ef4a021f9b2711c925}{TIM\+\_\+\+PWMShift\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} it, \mbox{\hyperlink{types_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} state)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified TIM PWM shift /\+DMA reqeat. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___private___functions_ga977c36837bf02e8e70351cc8d78fffef}{TIM\+\_\+\+Set\+CCR1\+FALL}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} shift)
\begin{DoxyCompactList}\small\item\em Sets the tim CCR1 shift Register value \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___private___functions_gab36f38b46bdd62c69602177759ac20a3}{TIM\+\_\+\+Set\+CCR2\+FALL}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} shift)
\begin{DoxyCompactList}\small\item\em Sets the tim CCR2 shift Register value \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___private___functions_ga7511d38c880e771458df24eff6ef53d3}{TIM\+\_\+\+Set\+CCR3\+FALL}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} shift)
\begin{DoxyCompactList}\small\item\em Sets the tim CCR3 shift Register value \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___private___functions_gae0140934bb46ed6d816b2b18349c3a30}{TIM\+\_\+\+Set\+CCR4\+FALL}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} shift)
\begin{DoxyCompactList}\small\item\em Sets the tim CCR4 shift Register value \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___t_i_m___private___functions_ga5461804d7b4e078c4551ee8a2ff743eb}{TIM\+\_\+\+Set\+CCR5\+FALL}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$tim, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} shift)
\begin{DoxyCompactList}\small\item\em Sets the tim CCR5 shift Register value \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
THIS FILE PROVIDES ALL THE TIM FIRMWARE FUNCTIONS. 

\begin{DoxyAuthor}{作者}
AE TEAM 
\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
THE EXISTING FIRMWARE IS ONLY FOR REFERENCE, WHICH IS DESIGNED TO PROVIDE CUSTOMERS WITH CODING INFORMATION ABOUT THEIR PRODUCTS SO THEY CAN SAVE TIME. THEREFORE, MINDMOTION SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES ABOUT ANY CLAIMS ARISING OUT OF THE CONTENT OF SUCH HARDWARE AND/\+OR THE USE OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH PRODUCTS MADE BY CUSTOMERS.

\doxysubsubsection*{\begin{center} COPYRIGHT MINDMOTION \end{center} }

在文件 \mbox{\hyperlink{hal__tim_8c_source}{hal\+\_\+tim.\+c}} 中定义.



\doxysubsection{宏定义说明}
\mbox{\Hypertarget{hal__tim_8c_a98be494d919f50247c4aea0bae192ada}\label{hal__tim_8c_a98be494d919f50247c4aea0bae192ada}} 
\index{hal\_tim.c@{hal\_tim.c}!\_HAL\_TIM\_C\_@{\_HAL\_TIM\_C\_}}
\index{\_HAL\_TIM\_C\_@{\_HAL\_TIM\_C\_}!hal\_tim.c@{hal\_tim.c}}
\doxysubsubsection{\texorpdfstring{\_HAL\_TIM\_C\_}{\_HAL\_TIM\_C\_}}
{\footnotesize\ttfamily \#define \+\_\+\+HAL\+\_\+\+TIM\+\_\+\+C\+\_\+}



在文件 \mbox{\hyperlink{hal__tim_8c_source}{hal\+\_\+tim.\+c}} 第 \mbox{\hyperlink{hal__tim_8c_source_l00019}{19}} 行定义.

