{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732848405774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732848405774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 10:46:45 2024 " "Processing started: Fri Nov 29 10:46:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732848405774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732848405774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off THR2023063114 -c THR2023063114 " "Command: quartus_map --read_settings_files=on --write_settings_files=off THR2023063114 -c THR2023063114" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732848405774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1732848406414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jz24.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jz24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jz24 " "Found entity 1: jz24" {  } { { "jz24.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E9/jz24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732848406502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732848406502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mo12.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mo12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mo12 " "Found entity 1: mo12" {  } { { "mo12.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E9/mo12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732848406504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732848406504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt4-behv " "Found design unit 1: cnt4-behv" {  } { { "cnt4.vhd" "" { Text "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E9/cnt4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732848407142 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt4 " "Found entity 1: cnt4" {  } { { "cnt4.vhd" "" { Text "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E9/cnt4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732848407142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732848407142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowfreqclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lowfreqclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LowFreqClk-Behv " "Found design unit 1: LowFreqClk-Behv" {  } { { "LowFreqClk.vhd" "" { Text "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E9/LowFreqClk.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732848407146 ""} { "Info" "ISGN_ENTITY_NAME" "1 LowFreqClk " "Found entity 1: LowFreqClk" {  } { { "LowFreqClk.vhd" "" { Text "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E9/LowFreqClk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732848407146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732848407146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simu " "Found entity 1: simu" {  } { { "simu.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E9/simu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732848407148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732848407148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E9/Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732848407151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732848407151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mo12 " "Elaborating entity \"mo12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732848407212 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "mo12.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E9/mo12.bdf" { { 216 1008 1056 248 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1732848407214 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 w8 " "Block or symbol \"AND2\" of instance \"w8\" overlaps another block or symbol" {  } { { "mo12.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E9/mo12.bdf" { { 384 1120 1184 432 "w8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1732848407214 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 w10 " "Block or symbol \"AND2\" of instance \"w10\" overlaps another block or symbol" {  } { { "mo12.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E9/mo12.bdf" { { 256 1112 1176 304 "w10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1732848407214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74194 74194:inst17 " "Elaborating entity \"74194\" for hierarchy \"74194:inst17\"" {  } { { "mo12.bdf" "inst17" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E9/mo12.bdf" { { 240 704 824 432 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732848407233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74194:inst17 " "Elaborated megafunction instantiation \"74194:inst17\"" {  } { { "mo12.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E9/mo12.bdf" { { 240 704 824 432 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732848407235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732848408336 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1732848408601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732848408785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732848408785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732848408839 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732848408839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732848408839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732848408839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732848408864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 10:46:48 2024 " "Processing ended: Fri Nov 29 10:46:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732848408864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732848408864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732848408864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732848408864 ""}
