<profile>

<section name = "Vivado HLS Report for 'TOPANN'" level="0">
<item name = "Date">Sat May 12 20:59:54 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">ANN</item>
<item name = "Solution">PIPE+UNROLL</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">6.58</item>
<item name = "Clock uncertainty (ns)">0.82</item>
<item name = "Estimated clock period (ns)">5.76</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">146, 146, 146, 146, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memcpy.Ainputs.V.addr.inputs.V">4, 4, 3, 1, 1, 3, yes</column>
<column name="- neuronLoop">96, 96, 32, -, -, 3, no</column>
<column name=" + resultNeuronLoop1">21, 21, 7, -, -, 3, no</column>
<column name="- resultNeuronLoop2">21, 21, 7, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1678</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">14, 16, 2208, 1908</column>
<column name="Memory">6, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 372</column>
<column name="Register">-, -, 1304, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">16, 20, 9, 22</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="TOPANN_AXILiteS_s_axi_U">TOPANN_AXILiteS_s_axi, 10, 0, 512, 518</column>
<column name="TOPANN_INPUTS_m_axi_U">TOPANN_INPUTS_m_axi, 2, 0, 512, 580</column>
<column name="TOPANN_OUTPUTS_m_axi_U">TOPANN_OUTPUTS_m_axi, 2, 0, 512, 580</column>
<column name="TOPANN_mul_32s_32cud_U2">TOPANN_mul_32s_32cud, 0, 4, 166, 49</column>
<column name="TOPANN_mul_32s_32cud_U5">TOPANN_mul_32s_32cud, 0, 4, 166, 49</column>
<column name="TOPANN_mul_32s_33dEe_U3">TOPANN_mul_32s_33dEe, 0, 4, 170, 51</column>
<column name="TOPANN_mul_32s_33dEe_U6">TOPANN_mul_32s_33dEe, 0, 4, 170, 51</column>
<column name="TOPANN_mux_32_32_bkb_U1">TOPANN_mux_32_32_bkb, 0, 0, 0, 15</column>
<column name="TOPANN_mux_32_32_bkb_U4">TOPANN_mux_32_32_bkb, 0, 0, 0, 15</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="coeTanSig_V_U">TOPANN_coeTanSig_V, 6, 0, 0, 4096, 25, 1, 102400</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_960_p2">+, 0, 0, 10, 2, 1</column>
<column name="i_2_fu_557_p2">+, 0, 0, 10, 2, 1</column>
<column name="indvar_next_fu_480_p2">+, 0, 0, 10, 2, 1</column>
<column name="neuronIndex_1_fu_536_p2">+, 0, 0, 10, 2, 1</column>
<column name="r_V_1_fu_713_p2">+, 0, 0, 40, 27, 33</column>
<column name="r_V_fu_1075_p2">+, 0, 0, 40, 27, 33</column>
<column name="ret_V_1_fu_1116_p2">+, 0, 0, 24, 1, 17</column>
<column name="ret_V_3_fu_754_p2">+, 0, 0, 24, 1, 17</column>
<column name="tmpCalc_V_1_fu_1048_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmpCalc_V_4_fu_692_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmpCalc_V_5_fu_1054_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmpCalc_V_fu_686_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_19_fu_1043_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_21_fu_681_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_24_fu_584_p2">+, 0, 0, 12, 3, 3</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 8, 1, 1</column>
<column name="qb_assign_1_fu_1034_p2">and, 0, 0, 8, 1, 1</column>
<column name="qb_assign_3_fu_672_p2">and, 0, 0, 8, 1, 1</column>
<column name="sel_tmp3_fu_1148_p2">and, 0, 0, 8, 1, 1</column>
<column name="exitcond1_fu_530_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond2_fu_551_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond3_fu_474_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond_fu_954_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="r_1_fu_1016_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="r_fu_654_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="sel_tmp5_fu_777_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="sel_tmp7_fu_492_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="sel_tmp8_fu_791_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="sel_tmp_fu_486_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_10_fu_703_p2">icmp, 0, 0, 18, 32, 28</column>
<column name="tmp_17_fu_749_p2">icmp, 0, 0, 24, 48, 1</column>
<column name="tmp_3_fu_1111_p2">icmp, 0, 0, 24, 48, 1</column>
<column name="tmp_4_fu_1065_p2">icmp, 0, 0, 18, 32, 28</column>
<column name="tmp_5_fu_697_p2">icmp, 0, 0, 18, 32, 27</column>
<column name="tmp_s_fu_1059_p2">icmp, 0, 0, 18, 32, 27</column>
<column name="r_i_i1_fu_666_p2">or, 0, 0, 8, 1, 1</column>
<column name="r_i_i_fu_1028_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_12_fu_1161_p2">or, 0, 0, 8, 1, 1</column>
<column name="Ainputs_2_V_1_fu_504_p3">select, 0, 0, 32, 1, 32</column>
<column name="Ainputs_2_V_2_fu_511_p3">select, 0, 0, 32, 1, 32</column>
<column name="Ainputs_2_V_3_fu_517_p3">select, 0, 0, 32, 1, 32</column>
<column name="Ainputs_2_V_5_fu_524_p3">select, 0, 0, 32, 1, 32</column>
<column name="Ainputs_2_V_fu_498_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_0_V_2_fu_864_p3">select, 0, 0, 32, 1, 26</column>
<column name="layerResult_0_V_4_fu_926_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_0_V_5_fu_947_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_0_V_s_fu_821_p3">select, 0, 0, 32, 1, 25</column>
<column name="layerResult_1_V_1_fu_813_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_1_V_2_fu_856_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_1_V_4_fu_919_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_1_V_5_fu_940_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_2_V_11_fu_904_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_2_V_1_fu_797_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_2_V_2_fu_840_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_2_V_3_fu_880_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_2_V_4_fu_912_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_2_V_5_fu_933_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_2_V_7_fu_872_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_2_V_8_fu_888_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_2_V_9_fu_896_p3">select, 0, 0, 32, 1, 32</column>
<column name="layerResult_V_gep_fu_1166_p3">select, 0, 0, 26, 1, 26</column>
<column name="layerWeigth_V_load_p_fu_614_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_1_fu_1121_p3">select, 0, 0, 17, 1, 17</column>
<column name="p_2_fu_1128_p3">select, 0, 0, 17, 1, 17</column>
<column name="p_3_fu_766_p3">select, 0, 0, 17, 1, 17</column>
<column name="p_s_fu_759_p3">select, 0, 0, 17, 1, 17</column>
<column name="sel_tmp10_fu_848_p3">select, 0, 0, 32, 1, 26</column>
<column name="sel_tmp1_fu_832_p3">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp4_fu_1153_p3">select, 0, 0, 26, 1, 26</column>
<column name="sel_tmp6_fu_783_p3">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp9_fu_805_p3">select, 0, 0, 32, 1, 25</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
<column name="sel_tmp2_fu_1143_p2">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUTS_blk_n_AR">9, 2, 1, 2</column>
<column name="INPUTS_blk_n_R">9, 2, 1, 2</column>
<column name="OUTPUTS_blk_n_AW">9, 2, 1, 2</column>
<column name="OUTPUTS_blk_n_B">9, 2, 1, 2</column>
<column name="OUTPUTS_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">213, 49, 1, 49</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_INPUTS_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_OUTPUTS_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_OUTPUTS_WREADY">9, 2, 1, 2</column>
<column name="coeTanSig_V_address0">15, 3, 12, 36</column>
<column name="i2_reg_423">9, 2, 2, 4</column>
<column name="i_reg_400">9, 2, 2, 4</column>
<column name="indvar_reg_329">9, 2, 2, 4</column>
<column name="neuronIndex_reg_376">9, 2, 2, 4</column>
<column name="p_Val2_5_reg_388">9, 2, 32, 64</column>
<column name="p_Val2_s_reg_411">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Ainputs_1_V_s_reg_305">32, 0, 32, 0</column>
<column name="Ainputs_2_V_4_reg_317">32, 0, 32, 0</column>
<column name="Ainputs_2_V_7_reg_1227">32, 0, 32, 0</column>
<column name="Ainputs_2_V_s_reg_293">32, 0, 32, 0</column>
<column name="OUTPUTS_addr_reg_1194">30, 0, 32, 2</column>
<column name="ap_CS_fsm">48, 0, 48, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_INPUTS_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_OUTPUTS_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_OUTPUTS_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond3_reg_1205">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_sel_tmp7_reg_1220">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_sel_tmp_reg_1214">1, 0, 1, 0</column>
<column name="bias_V_addr_reg_1262">2, 0, 2, 0</column>
<column name="exitcond3_reg_1205">1, 0, 1, 0</column>
<column name="i2_reg_423">2, 0, 2, 0</column>
<column name="i_1_reg_1415">2, 0, 2, 0</column>
<column name="i_2_reg_1270">2, 0, 2, 0</column>
<column name="i_reg_400">2, 0, 2, 0</column>
<column name="indvar_reg_329">2, 0, 2, 0</column>
<column name="inputs_V1_reg_1183">30, 0, 30, 0</column>
<column name="layerResult_1_V_reg_352">32, 0, 32, 0</column>
<column name="layerResult_2_V_10_reg_364">32, 0, 32, 0</column>
<column name="layerResult_2_V_12_reg_1392">25, 0, 25, 0</column>
<column name="layerResult_2_V_reg_340">32, 0, 32, 0</column>
<column name="layerResult_V_gep_reg_1524">26, 0, 26, 0</column>
<column name="layerWeigth_V_load_p_reg_1295">32, 0, 32, 0</column>
<column name="neuronIndex_1_reg_1252">2, 0, 2, 0</column>
<column name="neuronIndex_reg_376">2, 0, 2, 0</column>
<column name="outputLayerWeigth_V_1_reg_1425">32, 0, 32, 0</column>
<column name="p_2_reg_1514">17, 0, 17, 0</column>
<column name="p_3_reg_1382">17, 0, 17, 0</column>
<column name="p_Val2_1_reg_1471">32, 0, 32, 0</column>
<column name="p_Val2_2_reg_1445">64, 0, 64, 0</column>
<column name="p_Val2_3_reg_1451">32, 0, 32, 0</column>
<column name="p_Val2_5_reg_388">32, 0, 32, 0</column>
<column name="p_Val2_7_reg_1336">32, 0, 32, 0</column>
<column name="p_Val2_8_reg_1310">64, 0, 64, 0</column>
<column name="p_Val2_9_reg_1316">32, 0, 32, 0</column>
<column name="p_Val2_s_reg_411">32, 0, 32, 0</column>
<column name="qb_assign_1_reg_1461">1, 0, 1, 0</column>
<column name="qb_assign_3_reg_1326">1, 0, 1, 0</column>
<column name="r_V_1_reg_1355">33, 0, 33, 0</column>
<column name="r_V_4_reg_1365">65, 0, 65, 0</column>
<column name="r_V_5_reg_1497">65, 0, 65, 0</column>
<column name="r_V_reg_1487">33, 0, 33, 0</column>
<column name="result_V3_reg_1178">30, 0, 30, 0</column>
<column name="ret_V_2_reg_1370">17, 0, 17, 0</column>
<column name="ret_V_reg_1502">17, 0, 17, 0</column>
<column name="sel_tmp7_reg_1220">1, 0, 1, 0</column>
<column name="sel_tmp_reg_1214">1, 0, 1, 0</column>
<column name="tmp_10_reg_1348">1, 0, 1, 0</column>
<column name="tmp_15_reg_1430">32, 0, 32, 0</column>
<column name="tmp_20_reg_1290">32, 0, 32, 0</column>
<column name="tmp_25_reg_1509">48, 0, 48, 0</column>
<column name="tmp_27_reg_1456">23, 0, 23, 0</column>
<column name="tmp_30_reg_1377">48, 0, 48, 0</column>
<column name="tmp_32_reg_1285">1, 0, 1, 0</column>
<column name="tmp_34_reg_1321">23, 0, 23, 0</column>
<column name="tmp_4_reg_1482">1, 0, 1, 0</column>
<column name="tmp_5_reg_1341">1, 0, 1, 0</column>
<column name="tmp_cast_reg_1257">2, 0, 3, 1</column>
<column name="tmp_s_reg_1476">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, TOPANN, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, TOPANN, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, TOPANN, return value</column>
<column name="m_axi_INPUTS_AWVALID">out, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_AWREADY">in, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_AWADDR">out, 32, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_AWID">out, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_AWLEN">out, 8, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_AWSIZE">out, 3, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_AWBURST">out, 2, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_AWLOCK">out, 2, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_AWCACHE">out, 4, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_AWPROT">out, 3, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_AWQOS">out, 4, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_AWREGION">out, 4, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_AWUSER">out, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_WVALID">out, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_WREADY">in, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_WDATA">out, 32, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_WSTRB">out, 4, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_WLAST">out, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_WID">out, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_WUSER">out, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_ARVALID">out, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_ARREADY">in, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_ARADDR">out, 32, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_ARID">out, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_ARLEN">out, 8, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_ARSIZE">out, 3, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_ARBURST">out, 2, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_ARLOCK">out, 2, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_ARCACHE">out, 4, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_ARPROT">out, 3, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_ARQOS">out, 4, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_ARREGION">out, 4, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_ARUSER">out, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_RVALID">in, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_RREADY">out, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_RDATA">in, 32, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_RLAST">in, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_RID">in, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_RUSER">in, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_RRESP">in, 2, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_BVALID">in, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_BREADY">out, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_BRESP">in, 2, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_BID">in, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_INPUTS_BUSER">in, 1, m_axi, INPUTS, pointer</column>
<column name="m_axi_OUTPUTS_AWVALID">out, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_AWREADY">in, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_AWADDR">out, 32, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_AWID">out, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_AWLEN">out, 8, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_AWSIZE">out, 3, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_AWBURST">out, 2, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_AWLOCK">out, 2, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_AWCACHE">out, 4, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_AWPROT">out, 3, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_AWQOS">out, 4, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_AWREGION">out, 4, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_AWUSER">out, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_WVALID">out, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_WREADY">in, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_WDATA">out, 32, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_WSTRB">out, 4, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_WLAST">out, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_WID">out, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_WUSER">out, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_ARVALID">out, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_ARREADY">in, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_ARADDR">out, 32, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_ARID">out, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_ARLEN">out, 8, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_ARSIZE">out, 3, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_ARBURST">out, 2, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_ARLOCK">out, 2, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_ARCACHE">out, 4, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_ARPROT">out, 3, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_ARQOS">out, 4, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_ARREGION">out, 4, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_ARUSER">out, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_RVALID">in, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_RREADY">out, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_RDATA">in, 32, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_RLAST">in, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_RID">in, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_RUSER">in, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_RRESP">in, 2, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_BVALID">in, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_BREADY">out, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_BRESP">in, 2, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_BID">in, 1, m_axi, OUTPUTS, pointer</column>
<column name="m_axi_OUTPUTS_BUSER">in, 1, m_axi, OUTPUTS, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">5.76</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_1'">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'INPUTS_addr'">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'INPUTS_addr_rd_req', ANN/ANN.cpp:10">readreq, 5.76, 5.76, -, -, -, m_axi, request, &apos;INPUTS&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
