#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-955-gd6e01d0c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55dd72df9df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55dd72e15460 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale -9 -11;
P_0x55dd72df2b50 .param/str "RAM_INIT_FILE" 0 3 4, "test/Assembly/slti-1.hex.txt";
P_0x55dd72df2b90 .param/l "REF_OUT" 0 3 6, +C4<00000000000000000000000000000101>;
P_0x55dd72df2bd0 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000000001111101000>;
v0x55dd72e609d0_0 .net "active", 0 0, v0x55dd72e5d230_0;  1 drivers
v0x55dd72e60aa0_0 .var "clk", 0 0;
v0x55dd72e60b40_0 .var "clk_enable", 0 0;
v0x55dd72e60c40_0 .net "data_address", 31 0, v0x55dd72e5d5d0_0;  1 drivers
v0x55dd72e60ce0_0 .net "data_read", 0 0, v0x55dd72e5d6a0_0;  1 drivers
v0x55dd72e60dd0_0 .net "data_readdata", 31 0, L_0x55dd72e72ce0;  1 drivers
v0x55dd72e60ec0_0 .net "data_write", 0 0, v0x55dd72e5d840_0;  1 drivers
v0x55dd72e60fb0_0 .net "data_writedata", 31 0, v0x55dd72e5d910_0;  1 drivers
v0x55dd72e610a0_0 .net "instr_address", 31 0, L_0x55dd72e733d0;  1 drivers
v0x55dd72e61160_0 .net "instr_readdata", 31 0, L_0x55dd72e71dd0;  1 drivers
v0x55dd72e61270_0 .net "register_v0", 31 0, L_0x55dd72e75d70;  1 drivers
v0x55dd72e61380_0 .var "rst", 0 0;
S_0x55dd72e1b510 .scope module, "dMemory" "mips_cpu_dMemory" 3 23, 4 1 0, S_0x55dd72e15460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /OUTPUT 32 "readdata";
L_0x55dd72e447b0 .functor BUFZ 8, L_0x55dd72e723d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55dd72e72730 .functor BUFZ 8, L_0x55dd72e724c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55dd72e72b30 .functor BUFZ 8, L_0x55dd72e728c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55dd72e73100 .functor BUFZ 8, L_0x55dd72e72ec0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55dd72e42d00_0 .net *"_ivl_10", 32 0, L_0x55dd72e72560;  1 drivers
L_0x7f8328093210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dd72e433a0_0 .net *"_ivl_13", 0 0, L_0x7f8328093210;  1 drivers
L_0x7f8328093258 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55dd72e43ed0_0 .net/2u *"_ivl_14", 32 0, L_0x7f8328093258;  1 drivers
v0x55dd72e417d0_0 .net *"_ivl_16", 32 0, L_0x55dd72e72690;  1 drivers
v0x55dd72e263c0_0 .net *"_ivl_19", 7 0, L_0x55dd72e72730;  1 drivers
v0x55dd72e1b020_0 .net *"_ivl_2", 7 0, L_0x55dd72e723d0;  1 drivers
v0x55dd72e543c0_0 .net *"_ivl_22", 7 0, L_0x55dd72e728c0;  1 drivers
v0x55dd72e544a0_0 .net *"_ivl_24", 32 0, L_0x55dd72e72960;  1 drivers
L_0x7f83280932a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dd72e54580_0 .net *"_ivl_27", 0 0, L_0x7f83280932a0;  1 drivers
L_0x7f83280932e8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55dd72e54660_0 .net/2u *"_ivl_28", 32 0, L_0x7f83280932e8;  1 drivers
v0x55dd72e54740_0 .net *"_ivl_30", 32 0, L_0x55dd72e72a90;  1 drivers
v0x55dd72e54820_0 .net *"_ivl_33", 7 0, L_0x55dd72e72b30;  1 drivers
v0x55dd72e54900_0 .net *"_ivl_37", 7 0, L_0x55dd72e72ec0;  1 drivers
v0x55dd72e549e0_0 .net *"_ivl_39", 32 0, L_0x55dd72e72f60;  1 drivers
L_0x7f8328093330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dd72e54ac0_0 .net *"_ivl_42", 0 0, L_0x7f8328093330;  1 drivers
L_0x7f8328093378 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55dd72e54ba0_0 .net/2u *"_ivl_43", 32 0, L_0x7f8328093378;  1 drivers
v0x55dd72e54c80_0 .net *"_ivl_45", 32 0, L_0x55dd72e73060;  1 drivers
v0x55dd72e54d60_0 .net *"_ivl_48", 7 0, L_0x55dd72e73100;  1 drivers
v0x55dd72e54e40_0 .net *"_ivl_5", 7 0, L_0x55dd72e447b0;  1 drivers
v0x55dd72e54f20_0 .net *"_ivl_8", 7 0, L_0x55dd72e724c0;  1 drivers
v0x55dd72e55000_0 .net "address", 31 0, v0x55dd72e5d5d0_0;  alias, 1 drivers
v0x55dd72e550e0_0 .net "clk", 0 0, v0x55dd72e60aa0_0;  1 drivers
v0x55dd72e551a0 .array "memory", 0 100, 7 0;
v0x55dd72e55260_0 .net "read", 0 0, v0x55dd72e5d6a0_0;  alias, 1 drivers
v0x55dd72e55320_0 .net "readdata", 31 0, L_0x55dd72e72ce0;  alias, 1 drivers
v0x55dd72e55400_0 .net "write", 0 0, v0x55dd72e5d840_0;  alias, 1 drivers
v0x55dd72e554c0_0 .net "writedata", 31 0, v0x55dd72e5d910_0;  alias, 1 drivers
E_0x55dd72d91610 .event posedge, v0x55dd72e550e0_0;
L_0x55dd72e723d0 .array/port v0x55dd72e551a0, v0x55dd72e5d5d0_0;
L_0x55dd72e724c0 .array/port v0x55dd72e551a0, L_0x55dd72e72690;
L_0x55dd72e72560 .concat [ 32 1 0 0], v0x55dd72e5d5d0_0, L_0x7f8328093210;
L_0x55dd72e72690 .arith/sum 33, L_0x55dd72e72560, L_0x7f8328093258;
L_0x55dd72e728c0 .array/port v0x55dd72e551a0, L_0x55dd72e72a90;
L_0x55dd72e72960 .concat [ 32 1 0 0], v0x55dd72e5d5d0_0, L_0x7f83280932a0;
L_0x55dd72e72a90 .arith/sum 33, L_0x55dd72e72960, L_0x7f83280932e8;
L_0x55dd72e72ce0 .concat8 [ 8 8 8 8], L_0x55dd72e447b0, L_0x55dd72e72730, L_0x55dd72e72b30, L_0x55dd72e73100;
L_0x55dd72e72ec0 .array/port v0x55dd72e551a0, L_0x55dd72e73060;
L_0x55dd72e72f60 .concat [ 32 1 0 0], v0x55dd72e5d5d0_0, L_0x7f8328093330;
L_0x55dd72e73060 .arith/sum 33, L_0x55dd72e72f60, L_0x7f8328093378;
S_0x55dd72e1b900 .scope module, "harvardCpu" "mips_cpu_harvard" 3 24, 5 1 0, S_0x55dd72e15460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
enum0x55dd72d1e130 .enum4 (2)
   "FETCH" 2'b00,
   "DECODE" 2'b01,
   "EXEC" 2'b10,
   "HALTED" 2'b11
 ;
enum0x55dd72d41600 .enum4 (6)
   "OP_R" 6'b000000,
   "OP_BLTZ" 6'b000001,
   "OP_JUMP" 6'b000010,
   "OP_JAL" 6'b000011,
   "OP_BEQ" 6'b000100,
   "OP_BNE" 6'b000101,
   "OP_BLEZ" 6'b000110,
   "OP_BGTZ" 6'b000111,
   "OP_ADDIU" 6'b001001,
   "OP_SLTI" 6'b001010,
   "OP_SLTIU" 6'b001011,
   "OP_ANDI" 6'b001100,
   "OP_ORI" 6'b001101,
   "OP_XORI" 6'b001110,
   "OP_LUI" 6'b001111,
   "OP_LB" 6'b100000,
   "OP_LH" 6'b100001,
   "OP_LWL" 6'b100010,
   "OP_LW" 6'b100011,
   "OP_LBU" 6'b100100,
   "OP_LHU" 6'b100101,
   "OP_LWR" 6'b100110,
   "OP_SB" 6'b101000,
   "OP_SH" 6'b101001,
   "OP_SW" 6'b101011
 ;
enum0x55dd72dd3440 .enum4 (6)
   "F_SLL" 6'b000000,
   "F_SRL" 6'b000010,
   "F_SRA" 6'b000011,
   "F_SLLV" 6'b000100,
   "F_SRLV" 6'b000110,
   "F_SRAV" 6'b000111,
   "F_JR" 6'b001000,
   "F_JALR" 6'b001001,
   "F_MFHI" 6'b010000,
   "F_MTHI" 6'b010001,
   "F_MFLO" 6'b010010,
   "F_MTLO" 6'b010011,
   "F_MULT" 6'b011000,
   "F_MULTU" 6'b011001,
   "F_DIV" 6'b011010,
   "F_DIVU" 6'b011011,
   "F_ADD" 6'b100000,
   "F_ADDU" 6'b100001,
   "F_SUB" 6'b100010,
   "F_SUBU" 6'b100011,
   "F_AND" 6'b100100,
   "F_OR" 6'b100101,
   "F_XOR" 6'b100110,
   "F_NOR" 6'b100111,
   "F_SLT" 6'b101010,
   "F_SLTU" 6'b101011
 ;
L_0x55dd72e733d0 .functor BUFZ 32, v0x55dd72e5e170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dd72e73740 .functor BUFZ 32, L_0x55dd72e76320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dd72e73840 .functor BUFZ 32, L_0x55dd72e76950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e5c0b0_0 .net "AluOP", 5 0, L_0x55dd72e736a0;  1 drivers
v0x55dd72e5c190_0 .net "Alu_A", 31 0, L_0x55dd72e73740;  1 drivers
v0x55dd72e5c270_0 .net "Alu_B", 31 0, L_0x55dd72e73840;  1 drivers
v0x55dd72e5c330_0 .net "Alu_Immediate", 15 0, L_0x55dd72e73940;  1 drivers
v0x55dd72e5c3f0_0 .net "Alu_Out", 31 0, v0x55dd72e55ac0_0;  1 drivers
v0x55dd72e5c4e0_0 .net "Alu_Shamt", 4 0, L_0x55dd72e73a10;  1 drivers
v0x55dd72e5c5b0_0 .var "Branch", 0 0;
v0x55dd72e5c650_0 .var "Branch_Addr", 31 0;
v0x55dd72e5c730_0 .var "DivFlag", 0 0;
v0x55dd72e5c7f0_0 .var "Div_Reg", 0 0;
v0x55dd72e5c8b0_0 .var "Div_Valid_In", 0 0;
v0x55dd72e5c980_0 .net "Div_Valid_Out", 0 0, v0x55dd72e5bed0_0;  1 drivers
v0x55dd72e5ca50_0 .net "HiLoOut", 31 0, L_0x55dd72e73ab0;  1 drivers
v0x55dd72e5caf0_0 .var "HiLoSel", 0 0;
v0x55dd72e5cbb0_0 .var "HiLoSrc", 0 0;
v0x55dd72e5cc70_0 .net "HiOut", 31 0, v0x55dd72e5b280_0;  1 drivers
v0x55dd72e5cd60_0 .var "Jump", 0 0;
v0x55dd72e5cf10_0 .net "LoOut", 31 0, v0x55dd72e5b440_0;  1 drivers
v0x55dd72e5d000_0 .var "Mem_Reg_Select", 0 0;
v0x55dd72e5d0a0_0 .net "ZF", 0 0, v0x55dd72e566b0_0;  1 drivers
L_0x7f83280933c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55dd72e5d170_0 .net/2u *"_ivl_0", 31 0, L_0x7f83280933c0;  1 drivers
v0x55dd72e5d230_0 .var "active", 0 0;
v0x55dd72e5d2f0_0 .net "carryNext", 0 0, v0x55dd72e55c40_0;  1 drivers
v0x55dd72e5d3c0_0 .var "carryReg", 0 0;
v0x55dd72e5d490_0 .net "clk", 0 0, v0x55dd72e60aa0_0;  alias, 1 drivers
v0x55dd72e5d530_0 .net "clk_enable", 0 0, v0x55dd72e60b40_0;  1 drivers
v0x55dd72e5d5d0_0 .var "data_address", 31 0;
v0x55dd72e5d6a0_0 .var "data_read", 0 0;
v0x55dd72e5d770_0 .net "data_readdata", 31 0, L_0x55dd72e72ce0;  alias, 1 drivers
v0x55dd72e5d840_0 .var "data_write", 0 0;
v0x55dd72e5d910_0 .var "data_writedata", 31 0;
v0x55dd72e5d9e0_0 .var "delay_slot", 0 0;
v0x55dd72e5da80_0 .var "instr", 31 0;
v0x55dd72e5dd30_0 .net "instr_address", 31 0, L_0x55dd72e733d0;  alias, 1 drivers
v0x55dd72e5de10_0 .net "instr_readdata", 31 0, L_0x55dd72e71dd0;  alias, 1 drivers
v0x55dd72e5def0_0 .net "linkNext", 0 0, v0x55dd72e55f10_0;  1 drivers
v0x55dd72e5dfc0_0 .var "lw_shift", 31 0;
v0x55dd72e5e080_0 .net "opcode", 5 0, L_0x55dd72e73520;  1 drivers
v0x55dd72e5e170_0 .var "pc", 31 0;
v0x55dd72e5e230_0 .net "pc_next", 31 0, L_0x55dd72e73330;  1 drivers
v0x55dd72e5e310_0 .net "read_data_rs", 31 0, L_0x55dd72e76320;  1 drivers
v0x55dd72e5e3d0_0 .net "read_data_rt", 31 0, L_0x55dd72e76950;  1 drivers
v0x55dd72e5e490_0 .var "read_index_rs", 4 0;
v0x55dd72e5e580_0 .var "read_index_rt", 4 0;
v0x55dd72e5e620_0 .var "reg_write_data", 31 0;
v0x55dd72e5e6e0_0 .var "reg_write_enable", 0 0;
v0x55dd72e5e7b0_0 .net "register_v0", 31 0, L_0x55dd72e75d70;  alias, 1 drivers
v0x55dd72e5e880_0 .net "reset", 0 0, v0x55dd72e61380_0;  1 drivers
v0x55dd72e5e970_0 .net "sig_Branch", 0 0, v0x55dd72e56430_0;  1 drivers
v0x55dd72e5ea10_0 .var "state", 1 0;
v0x55dd72e5eab0_0 .var "write_index", 4 0;
v0x55dd72e5eb80_0 .var "write_on_next", 0 0;
L_0x55dd72e73330 .arith/sum 32, v0x55dd72e5e170_0, L_0x7f83280933c0;
L_0x55dd72e73520 .part L_0x55dd72e71dd0, 26, 6;
L_0x55dd72e736a0 .part v0x55dd72e5da80_0, 0, 6;
L_0x55dd72e73940 .part v0x55dd72e5da80_0, 0, 16;
L_0x55dd72e73a10 .part v0x55dd72e5da80_0, 6, 5;
L_0x55dd72e73ab0 .functor MUXZ 32, v0x55dd72e5b440_0, v0x55dd72e5b280_0, v0x55dd72e5caf0_0, C4<>;
S_0x55dd72dfacf0 .scope module, "ALU" "mips_cpu_ALU" 5 459, 6 1 0, S_0x55dd72e1b900;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "ALU_control";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 16 "immediate";
    .port_info 4 /INPUT 32 "rs_content";
    .port_info 5 /INPUT 32 "rt_content";
    .port_info 6 /INPUT 1 "carry_in";
    .port_info 7 /INPUT 5 "rt_index";
    .port_info 8 /OUTPUT 1 "sig_branch";
    .port_info 9 /OUTPUT 32 "ALU_result";
    .port_info 10 /OUTPUT 1 "carry_out";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 1 "link";
v0x55dd72e559c0_0 .net "ALU_control", 5 0, L_0x55dd72e736a0;  alias, 1 drivers
v0x55dd72e55ac0_0 .var "ALU_result", 31 0;
v0x55dd72e55ba0_0 .net "carry_in", 0 0, v0x55dd72e5d3c0_0;  1 drivers
v0x55dd72e55c40_0 .var "carry_out", 0 0;
v0x55dd72e55d00_0 .var/i "i", 31 0;
v0x55dd72e55e30_0 .net "immediate", 15 0, L_0x55dd72e73940;  alias, 1 drivers
v0x55dd72e55f10_0 .var "link", 0 0;
v0x55dd72e55fd0_0 .net "opcode", 5 0, L_0x55dd72e73520;  alias, 1 drivers
v0x55dd72e560b0_0 .net "rs_content", 31 0, L_0x55dd72e76320;  alias, 1 drivers
v0x55dd72e56190_0 .net "rt_content", 31 0, L_0x55dd72e76950;  alias, 1 drivers
v0x55dd72e56270_0 .net "rt_index", 4 0, v0x55dd72e5e580_0;  1 drivers
v0x55dd72e56350_0 .net "shamt", 4 0, L_0x55dd72e73a10;  alias, 1 drivers
v0x55dd72e56430_0 .var "sig_branch", 0 0;
v0x55dd72e564f0_0 .var "signExtend", 31 0;
v0x55dd72e565d0_0 .var "temp", 31 0;
v0x55dd72e566b0_0 .var "zero", 0 0;
v0x55dd72e56770_0 .var "zeroExtend", 31 0;
E_0x55dd72d92680/0 .event edge, v0x55dd72e55fd0_0, v0x55dd72e559c0_0, v0x55dd72e560b0_0, v0x55dd72e56190_0;
E_0x55dd72d92680/1 .event edge, v0x55dd72e56350_0, v0x55dd72e565d0_0, v0x55dd72e55e30_0, v0x55dd72e564f0_0;
E_0x55dd72d92680/2 .event edge, v0x55dd72e56770_0, v0x55dd72e55ac0_0, v0x55dd72e56270_0;
E_0x55dd72d92680 .event/or E_0x55dd72d92680/0, E_0x55dd72d92680/1, E_0x55dd72d92680/2;
S_0x55dd72dfb090 .scope module, "Regs" "mips_cpu_regs" 5 460, 7 1 0, S_0x55dd72e1b900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_index_rs";
    .port_info 3 /OUTPUT 32 "read_data_rs";
    .port_info 4 /INPUT 5 "read_index_rt";
    .port_info 5 /OUTPUT 32 "read_data_rt";
    .port_info 6 /INPUT 5 "write_index";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /INPUT 32 "write_data";
    .port_info 9 /OUTPUT 32 "reg_v0";
v0x55dd72e59db0_0 .array/port v0x55dd72e59db0, 0;
L_0x55dd72e73c30 .functor BUFZ 32, v0x55dd72e59db0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_1 .array/port v0x55dd72e59db0, 1;
L_0x55dd72e73ca0 .functor BUFZ 32, v0x55dd72e59db0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_3 .array/port v0x55dd72e59db0, 3;
L_0x55dd72e73d80 .functor BUFZ 32, v0x55dd72e59db0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_4 .array/port v0x55dd72e59db0, 4;
L_0x55dd72e73e20 .functor BUFZ 32, v0x55dd72e59db0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_5 .array/port v0x55dd72e59db0, 5;
L_0x55dd72e73ef0 .functor BUFZ 32, v0x55dd72e59db0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_6 .array/port v0x55dd72e59db0, 6;
L_0x55dd72e74000 .functor BUFZ 32, v0x55dd72e59db0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_7 .array/port v0x55dd72e59db0, 7;
L_0x55dd72e740a0 .functor BUFZ 32, v0x55dd72e59db0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_8 .array/port v0x55dd72e59db0, 8;
L_0x55dd72e741c0 .functor BUFZ 32, v0x55dd72e59db0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_9 .array/port v0x55dd72e59db0, 9;
L_0x55dd72e74290 .functor BUFZ 32, v0x55dd72e59db0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_10 .array/port v0x55dd72e59db0, 10;
L_0x55dd72e743c0 .functor BUFZ 32, v0x55dd72e59db0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_11 .array/port v0x55dd72e59db0, 11;
L_0x55dd72e74490 .functor BUFZ 32, v0x55dd72e59db0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_12 .array/port v0x55dd72e59db0, 12;
L_0x55dd72e745d0 .functor BUFZ 32, v0x55dd72e59db0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_13 .array/port v0x55dd72e59db0, 13;
L_0x55dd72e746a0 .functor BUFZ 32, v0x55dd72e59db0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_14 .array/port v0x55dd72e59db0, 14;
L_0x55dd72e74560 .functor BUFZ 32, v0x55dd72e59db0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_15 .array/port v0x55dd72e59db0, 15;
L_0x55dd72e74850 .functor BUFZ 32, v0x55dd72e59db0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_16 .array/port v0x55dd72e59db0, 16;
L_0x55dd72e749b0 .functor BUFZ 32, v0x55dd72e59db0_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_17 .array/port v0x55dd72e59db0, 17;
L_0x55dd72e74a80 .functor BUFZ 32, v0x55dd72e59db0_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_18 .array/port v0x55dd72e59db0, 18;
L_0x55dd72e74bf0 .functor BUFZ 32, v0x55dd72e59db0_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_19 .array/port v0x55dd72e59db0, 19;
L_0x55dd72e74cc0 .functor BUFZ 32, v0x55dd72e59db0_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_20 .array/port v0x55dd72e59db0, 20;
L_0x55dd72e74e40 .functor BUFZ 32, v0x55dd72e59db0_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_21 .array/port v0x55dd72e59db0, 21;
L_0x55dd72e74f10 .functor BUFZ 32, v0x55dd72e59db0_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_22 .array/port v0x55dd72e59db0, 22;
L_0x55dd72e750a0 .functor BUFZ 32, v0x55dd72e59db0_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_23 .array/port v0x55dd72e59db0, 23;
L_0x55dd72e75170 .functor BUFZ 32, v0x55dd72e59db0_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_24 .array/port v0x55dd72e59db0, 24;
L_0x55dd72e75310 .functor BUFZ 32, v0x55dd72e59db0_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_25 .array/port v0x55dd72e59db0, 25;
L_0x55dd72e753e0 .functor BUFZ 32, v0x55dd72e59db0_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_26 .array/port v0x55dd72e59db0, 26;
L_0x55dd72e75590 .functor BUFZ 32, v0x55dd72e59db0_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_27 .array/port v0x55dd72e59db0, 27;
L_0x55dd72e75660 .functor BUFZ 32, v0x55dd72e59db0_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_28 .array/port v0x55dd72e59db0, 28;
L_0x55dd72e75820 .functor BUFZ 32, v0x55dd72e59db0_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_29 .array/port v0x55dd72e59db0, 29;
L_0x55dd72e758f0 .functor BUFZ 32, v0x55dd72e59db0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_30 .array/port v0x55dd72e59db0, 30;
L_0x55dd72e75ac0 .functor BUFZ 32, v0x55dd72e59db0_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_31 .array/port v0x55dd72e59db0, 31;
L_0x55dd72e75b90 .functor BUFZ 32, v0x55dd72e59db0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd72e59db0_2 .array/port v0x55dd72e59db0, 2;
L_0x55dd72e75d70 .functor BUFZ 32, v0x55dd72e59db0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8328093408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd72e56b10_0 .net *"_ivl_101", 30 0, L_0x7f8328093408;  1 drivers
L_0x7f8328093450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55dd72e56bf0_0 .net/2u *"_ivl_102", 31 0, L_0x7f8328093450;  1 drivers
v0x55dd72e56cd0_0 .net *"_ivl_104", 0 0, L_0x55dd72e75e10;  1 drivers
L_0x7f8328093498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd72e56d70_0 .net/2u *"_ivl_106", 31 0, L_0x7f8328093498;  1 drivers
v0x55dd72e56e50_0 .net *"_ivl_108", 31 0, L_0x55dd72e76090;  1 drivers
v0x55dd72e56f80_0 .net *"_ivl_110", 6 0, L_0x55dd72e76160;  1 drivers
L_0x7f83280934e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dd72e57060_0 .net *"_ivl_113", 1 0, L_0x7f83280934e0;  1 drivers
v0x55dd72e57140_0 .net *"_ivl_116", 31 0, L_0x55dd72e764b0;  1 drivers
L_0x7f8328093528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd72e57220_0 .net *"_ivl_119", 30 0, L_0x7f8328093528;  1 drivers
L_0x7f8328093570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55dd72e57300_0 .net/2u *"_ivl_120", 31 0, L_0x7f8328093570;  1 drivers
v0x55dd72e573e0_0 .net *"_ivl_122", 0 0, L_0x55dd72e765e0;  1 drivers
L_0x7f83280935b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd72e574a0_0 .net/2u *"_ivl_124", 31 0, L_0x7f83280935b8;  1 drivers
v0x55dd72e57580_0 .net *"_ivl_126", 31 0, L_0x55dd72e76720;  1 drivers
v0x55dd72e57660_0 .net *"_ivl_128", 6 0, L_0x55dd72e76810;  1 drivers
L_0x7f8328093600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dd72e57740_0 .net *"_ivl_131", 1 0, L_0x7f8328093600;  1 drivers
v0x55dd72e57820_0 .net *"_ivl_98", 31 0, L_0x55dd72e74b50;  1 drivers
v0x55dd72e57900_0 .net "clk", 0 0, v0x55dd72e60aa0_0;  alias, 1 drivers
v0x55dd72e57ab0_0 .var/i "index", 31 0;
v0x55dd72e57b70_0 .net "read_data_rs", 31 0, L_0x55dd72e76320;  alias, 1 drivers
v0x55dd72e57c60_0 .net "read_data_rt", 31 0, L_0x55dd72e76950;  alias, 1 drivers
v0x55dd72e57d30_0 .net "read_index_rs", 4 0, v0x55dd72e5e490_0;  1 drivers
v0x55dd72e57df0_0 .net "read_index_rt", 4 0, v0x55dd72e5e580_0;  alias, 1 drivers
v0x55dd72e57ee0_0 .net "reg_0", 31 0, L_0x55dd72e73c30;  1 drivers
v0x55dd72e57fa0_0 .net "reg_1", 31 0, L_0x55dd72e73ca0;  1 drivers
v0x55dd72e58080_0 .net "reg_10", 31 0, L_0x55dd72e743c0;  1 drivers
v0x55dd72e58160_0 .net "reg_11", 31 0, L_0x55dd72e74490;  1 drivers
v0x55dd72e58240_0 .net "reg_12", 31 0, L_0x55dd72e745d0;  1 drivers
v0x55dd72e58320_0 .net "reg_13", 31 0, L_0x55dd72e746a0;  1 drivers
v0x55dd72e58400_0 .net "reg_14", 31 0, L_0x55dd72e74560;  1 drivers
v0x55dd72e584e0_0 .net "reg_15", 31 0, L_0x55dd72e74850;  1 drivers
v0x55dd72e585c0_0 .net "reg_16", 31 0, L_0x55dd72e749b0;  1 drivers
v0x55dd72e586a0_0 .net "reg_17", 31 0, L_0x55dd72e74a80;  1 drivers
v0x55dd72e58780_0 .net "reg_18", 31 0, L_0x55dd72e74bf0;  1 drivers
v0x55dd72e58a70_0 .net "reg_19", 31 0, L_0x55dd72e74cc0;  1 drivers
v0x55dd72e58b50_0 .net "reg_2", 31 0, v0x55dd72e59db0_2;  1 drivers
v0x55dd72e58c30_0 .net "reg_20", 31 0, L_0x55dd72e74e40;  1 drivers
v0x55dd72e58d10_0 .net "reg_21", 31 0, L_0x55dd72e74f10;  1 drivers
v0x55dd72e58df0_0 .net "reg_22", 31 0, L_0x55dd72e750a0;  1 drivers
v0x55dd72e58ed0_0 .net "reg_23", 31 0, L_0x55dd72e75170;  1 drivers
v0x55dd72e58fb0_0 .net "reg_24", 31 0, L_0x55dd72e75310;  1 drivers
v0x55dd72e59090_0 .net "reg_25", 31 0, L_0x55dd72e753e0;  1 drivers
v0x55dd72e59170_0 .net "reg_26", 31 0, L_0x55dd72e75590;  1 drivers
v0x55dd72e59250_0 .net "reg_27", 31 0, L_0x55dd72e75660;  1 drivers
v0x55dd72e59330_0 .net "reg_28", 31 0, L_0x55dd72e75820;  1 drivers
v0x55dd72e59410_0 .net "reg_29", 31 0, L_0x55dd72e758f0;  1 drivers
v0x55dd72e594f0_0 .net "reg_3", 31 0, L_0x55dd72e73d80;  1 drivers
v0x55dd72e595d0_0 .net "reg_30", 31 0, L_0x55dd72e75ac0;  1 drivers
v0x55dd72e596b0_0 .net "reg_31", 31 0, L_0x55dd72e75b90;  1 drivers
v0x55dd72e59790_0 .net "reg_4", 31 0, L_0x55dd72e73e20;  1 drivers
v0x55dd72e59870_0 .net "reg_5", 31 0, L_0x55dd72e73ef0;  1 drivers
v0x55dd72e59950_0 .net "reg_6", 31 0, L_0x55dd72e74000;  1 drivers
v0x55dd72e59a30_0 .net "reg_7", 31 0, L_0x55dd72e740a0;  1 drivers
v0x55dd72e59b10_0 .net "reg_8", 31 0, L_0x55dd72e741c0;  1 drivers
v0x55dd72e59bf0_0 .net "reg_9", 31 0, L_0x55dd72e74290;  1 drivers
v0x55dd72e59cd0_0 .net "reg_v0", 31 0, L_0x55dd72e75d70;  alias, 1 drivers
v0x55dd72e59db0 .array "regs", 0 31, 31 0;
v0x55dd72e5a270_0 .net "reset", 0 0, v0x55dd72e61380_0;  alias, 1 drivers
v0x55dd72e5a330_0 .net "write_data", 31 0, v0x55dd72e5e620_0;  1 drivers
v0x55dd72e5a410_0 .net "write_enable", 0 0, v0x55dd72e5e6e0_0;  1 drivers
v0x55dd72e5a4d0_0 .net "write_index", 4 0, v0x55dd72e5eab0_0;  1 drivers
L_0x55dd72e74b50 .concat [ 1 31 0 0], v0x55dd72e61380_0, L_0x7f8328093408;
L_0x55dd72e75e10 .cmp/eq 32, L_0x55dd72e74b50, L_0x7f8328093450;
L_0x55dd72e76090 .array/port v0x55dd72e59db0, L_0x55dd72e76160;
L_0x55dd72e76160 .concat [ 5 2 0 0], v0x55dd72e5e490_0, L_0x7f83280934e0;
L_0x55dd72e76320 .functor MUXZ 32, L_0x55dd72e76090, L_0x7f8328093498, L_0x55dd72e75e10, C4<>;
L_0x55dd72e764b0 .concat [ 1 31 0 0], v0x55dd72e61380_0, L_0x7f8328093528;
L_0x55dd72e765e0 .cmp/eq 32, L_0x55dd72e764b0, L_0x7f8328093570;
L_0x55dd72e76720 .array/port v0x55dd72e59db0, L_0x55dd72e76810;
L_0x55dd72e76810 .concat [ 5 2 0 0], v0x55dd72e5e580_0, L_0x7f8328093600;
L_0x55dd72e76950 .functor MUXZ 32, L_0x55dd72e76720, L_0x7f83280935b8, L_0x55dd72e765e0, C4<>;
S_0x55dd72e5a750 .scope module, "hilo" "mips_cpu_hilo" 5 461, 8 1 0, S_0x55dd72e1b900;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 32 "lo_reg";
    .port_info 8 /OUTPUT 32 "hi_reg";
v0x55dd72e5aa40_0 .var "RestoreDivisor", 0 0;
v0x55dd72e5ab00_0 .net "a", 31 0, L_0x55dd72e76320;  alias, 1 drivers
v0x55dd72e5ac10_0 .net "b", 31 0, L_0x55dd72e76950;  alias, 1 drivers
v0x55dd72e5ad00_0 .net "clk", 0 0, v0x55dd72e60aa0_0;  alias, 1 drivers
v0x55dd72e5adf0_0 .var "dd", 31 0;
v0x55dd72e5af20_0 .var/i "divCount", 31 0;
v0x55dd72e5b000_0 .var "div_finish", 0 0;
v0x55dd72e5b0c0_0 .var "ds", 63 0;
v0x55dd72e5b1a0_0 .var "ds_u", 93 0;
v0x55dd72e5b280_0 .var "hi", 31 0;
v0x55dd72e5b360_0 .net "hi_reg", 31 0, v0x55dd72e5b280_0;  alias, 1 drivers
v0x55dd72e5b440_0 .var "lo", 31 0;
v0x55dd72e5b520_0 .net "lo_reg", 31 0, v0x55dd72e5b440_0;  alias, 1 drivers
v0x55dd72e5b600_0 .var "negDividend", 0 0;
v0x55dd72e5b6c0_0 .var "negFlag", 0 0;
v0x55dd72e5b780_0 .net "opcode", 5 0, L_0x55dd72e736a0;  alias, 1 drivers
v0x55dd72e5b840_0 .var "prevR", 63 0;
v0x55dd72e5ba10_0 .var "prodreg", 63 0;
v0x55dd72e5baf0_0 .var "q", 31 0;
v0x55dd72e5bbd0_0 .var "r", 63 0;
v0x55dd72e5bcb0_0 .var "r_u", 93 0;
v0x55dd72e5bd90_0 .net "reset", 0 0, v0x55dd72e61380_0;  alias, 1 drivers
v0x55dd72e5be30_0 .net "valid_in", 0 0, v0x55dd72e5c8b0_0;  1 drivers
v0x55dd72e5bed0_0 .var "valid_out", 0 0;
S_0x55dd72e5eda0 .scope module, "iMemory" "mips_cpu_iMemory" 3 22, 9 1 0, S_0x55dd72e15460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_address";
    .port_info 1 /OUTPUT 32 "readdata";
P_0x55dd72e5efb0 .param/str "MEM_INIT_FILE" 0 9 6, "test/Assembly/slti-1.hex.txt";
L_0x55dd72e3e750 .functor BUFZ 8, L_0x55dd72e71520, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55dd72d58b70 .functor BUFZ 8, L_0x55dd72e71660, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55dd72d91910 .functor BUFZ 8, L_0x55dd72e719d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55dd72e44740 .functor BUFZ 8, L_0x55dd72e71f60, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f8328093018 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd72e5f3b0_0 .net/2u *"_ivl_0", 31 0, L_0x7f8328093018;  1 drivers
v0x55dd72e5f4b0_0 .net *"_ivl_12", 7 0, L_0x55dd72e71660;  1 drivers
v0x55dd72e5f590_0 .net *"_ivl_14", 32 0, L_0x55dd72e71700;  1 drivers
L_0x7f8328093060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dd72e5f650_0 .net *"_ivl_17", 0 0, L_0x7f8328093060;  1 drivers
L_0x7f83280930a8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55dd72e5f730_0 .net/2u *"_ivl_18", 32 0, L_0x7f83280930a8;  1 drivers
v0x55dd72e5f860_0 .net *"_ivl_20", 32 0, L_0x55dd72e717f0;  1 drivers
v0x55dd72e5f940_0 .net *"_ivl_23", 7 0, L_0x55dd72d58b70;  1 drivers
v0x55dd72e5fa20_0 .net *"_ivl_26", 7 0, L_0x55dd72e719d0;  1 drivers
v0x55dd72e5fb00_0 .net *"_ivl_28", 32 0, L_0x55dd72e71ab0;  1 drivers
L_0x7f83280930f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dd72e5fbe0_0 .net *"_ivl_31", 0 0, L_0x7f83280930f0;  1 drivers
L_0x7f8328093138 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55dd72e5fcc0_0 .net/2u *"_ivl_32", 32 0, L_0x7f8328093138;  1 drivers
v0x55dd72e5fda0_0 .net *"_ivl_34", 32 0, L_0x55dd72e71ba0;  1 drivers
v0x55dd72e5fe80_0 .net *"_ivl_37", 7 0, L_0x55dd72d91910;  1 drivers
v0x55dd72e5ff60_0 .net *"_ivl_41", 7 0, L_0x55dd72e71f60;  1 drivers
v0x55dd72e60040_0 .net *"_ivl_43", 32 0, L_0x55dd72e72060;  1 drivers
L_0x7f8328093180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dd72e60120_0 .net *"_ivl_46", 0 0, L_0x7f8328093180;  1 drivers
L_0x7f83280931c8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55dd72e60200_0 .net/2u *"_ivl_47", 32 0, L_0x7f83280931c8;  1 drivers
v0x55dd72e602e0_0 .net *"_ivl_49", 32 0, L_0x55dd72e72100;  1 drivers
v0x55dd72e603c0_0 .net *"_ivl_52", 7 0, L_0x55dd72e44740;  1 drivers
v0x55dd72e604a0_0 .net *"_ivl_6", 7 0, L_0x55dd72e71520;  1 drivers
v0x55dd72e60580_0 .net *"_ivl_9", 7 0, L_0x55dd72e3e750;  1 drivers
v0x55dd72e60660_0 .net "address", 31 0, L_0x55dd72e71430;  1 drivers
v0x55dd72e60740 .array "memory", 0 400, 7 0;
v0x55dd72e60800_0 .net "read_address", 31 0, L_0x55dd72e733d0;  alias, 1 drivers
v0x55dd72e608c0_0 .net "readdata", 31 0, L_0x55dd72e71dd0;  alias, 1 drivers
L_0x55dd72e71430 .arith/sub 32, L_0x55dd72e733d0, L_0x7f8328093018;
L_0x55dd72e71520 .array/port v0x55dd72e60740, L_0x55dd72e71430;
L_0x55dd72e71660 .array/port v0x55dd72e60740, L_0x55dd72e717f0;
L_0x55dd72e71700 .concat [ 32 1 0 0], L_0x55dd72e71430, L_0x7f8328093060;
L_0x55dd72e717f0 .arith/sum 33, L_0x55dd72e71700, L_0x7f83280930a8;
L_0x55dd72e719d0 .array/port v0x55dd72e60740, L_0x55dd72e71ba0;
L_0x55dd72e71ab0 .concat [ 32 1 0 0], L_0x55dd72e71430, L_0x7f83280930f0;
L_0x55dd72e71ba0 .arith/sum 33, L_0x55dd72e71ab0, L_0x7f8328093138;
L_0x55dd72e71dd0 .concat8 [ 8 8 8 8], L_0x55dd72e3e750, L_0x55dd72d58b70, L_0x55dd72d91910, L_0x55dd72e44740;
L_0x55dd72e71f60 .array/port v0x55dd72e60740, L_0x55dd72e72100;
L_0x55dd72e72060 .concat [ 32 1 0 0], L_0x55dd72e71430, L_0x7f8328093180;
L_0x55dd72e72100 .arith/sum 33, L_0x55dd72e72060, L_0x7f83280931c8;
S_0x55dd72e5f0b0 .scope begin, "$unm_blk_9" "$unm_blk_9" 9 13, 9 13 0, S_0x55dd72e5eda0;
 .timescale 0 0;
v0x55dd72e5f2b0_0 .var/i "i", 31 0;
    .scope S_0x55dd72e5eda0;
T_0 ;
    %fork t_1, S_0x55dd72e5f0b0;
    %jmp t_0;
    .scope S_0x55dd72e5f0b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dd72e5f2b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55dd72e5f2b0_0;
    %cmpi/s 401, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55dd72e5f2b0_0;
    %store/vec4a v0x55dd72e60740, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55dd72e5f2b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55dd72e5f2b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 9 19 "$readmemh", P_0x55dd72e5efb0, v0x55dd72e60740, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000110010000 {0 0 0};
    %end;
    .scope S_0x55dd72e5eda0;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x55dd72e1b510;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x55dd72e1b510;
T_2 ;
    %wait E_0x55dd72d91610;
    %load/vec4 v0x55dd72e55400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55dd72e554c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55dd72e55000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd72e551a0, 0, 4;
    %load/vec4 v0x55dd72e554c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55dd72e55000_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd72e551a0, 0, 4;
    %load/vec4 v0x55dd72e554c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55dd72e55000_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd72e551a0, 0, 4;
    %load/vec4 v0x55dd72e554c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55dd72e55000_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd72e551a0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55dd72dfacf0;
T_3 ;
    %wait E_0x55dd72d92680;
    %load/vec4 v0x55dd72e55fd0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x55dd72e559c0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e56190_0;
    %add;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e56190_0;
    %sub;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e56190_0;
    %and;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e56190_0;
    %or;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e56190_0;
    %xor;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x55dd72e56190_0;
    %store/vec4 v0x55dd72e565d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dd72e55d00_0, 0, 32;
T_3.16 ;
    %load/vec4 v0x55dd72e55d00_0;
    %load/vec4 v0x55dd72e56350_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.17, 5;
    %load/vec4 v0x55dd72e565d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55dd72e565d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55dd72e565d0_0, 0, 32;
    %load/vec4 v0x55dd72e55d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dd72e55d00_0, 0, 32;
    %jmp T_3.16;
T_3.17 ;
    %load/vec4 v0x55dd72e565d0_0;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x55dd72e56190_0;
    %store/vec4 v0x55dd72e565d0_0, 0, 32;
    %load/vec4 v0x55dd72e560b0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dd72e55d00_0, 0, 32;
T_3.20 ;
    %load/vec4 v0x55dd72e55d00_0;
    %load/vec4 v0x55dd72e560b0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.21, 5;
    %load/vec4 v0x55dd72e565d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55dd72e565d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55dd72e565d0_0, 0, 32;
    %load/vec4 v0x55dd72e55d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dd72e55d00_0, 0, 32;
    %jmp T_3.20;
T_3.21 ;
T_3.18 ;
    %load/vec4 v0x55dd72e565d0_0;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x55dd72e56190_0;
    %ix/getv 4, v0x55dd72e56350_0;
    %shiftr 4;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x55dd72e56190_0;
    %load/vec4 v0x55dd72e560b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x55dd72e56190_0;
    %ix/getv 4, v0x55dd72e56350_0;
    %shiftl 4;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x55dd72e56190_0;
    %load/vec4 v0x55dd72e560b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e56190_0;
    %cmp/s;
    %jmp/0xz  T_3.22, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
T_3.23 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e56190_0;
    %cmp/u;
    %jmp/0xz  T_3.24, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
T_3.25 ;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55dd72e55e30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55dd72e55e30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55dd72e564f0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55dd72e55e30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55dd72e56770_0, 0, 32;
    %load/vec4 v0x55dd72e55fd0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e564f0_0;
    %add;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e56770_0;
    %and;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e56190_0;
    %sub;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %load/vec4 v0x55dd72e55ac0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
T_3.40 ;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e56190_0;
    %sub;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %load/vec4 v0x55dd72e55ac0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.42;
T_3.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
T_3.42 ;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x55dd72e56270_0;
    %pad/u 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.43, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e55f10_0, 0, 1;
    %load/vec4 v0x55dd72e560b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.45, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
    %jmp T_3.46;
T_3.45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
T_3.46 ;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x55dd72e56270_0;
    %pad/u 6;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_3.47, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e55f10_0, 0, 1;
    %load/vec4 v0x55dd72e560b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.49, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
    %jmp T_3.50;
T_3.49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
T_3.50 ;
    %jmp T_3.48;
T_3.47 ;
    %load/vec4 v0x55dd72e56270_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_3.51, 4;
    %load/vec4 v0x55dd72e560b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.53, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd72e55f10_0, 0, 1;
    %jmp T_3.54;
T_3.53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e55f10_0, 0, 1;
T_3.54 ;
    %jmp T_3.52;
T_3.51 ;
    %load/vec4 v0x55dd72e56270_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_3.55, 4;
    %load/vec4 v0x55dd72e560b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd72e55f10_0, 0, 1;
    %jmp T_3.58;
T_3.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e55f10_0, 0, 1;
T_3.58 ;
T_3.55 ;
T_3.52 ;
T_3.48 ;
T_3.44 ;
    %jmp T_3.38;
T_3.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e55f10_0, 0, 1;
    %load/vec4 v0x55dd72e560b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
    %jmp T_3.60;
T_3.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
T_3.60 ;
    %jmp T_3.38;
T_3.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e55f10_0, 0, 1;
    %load/vec4 v0x55dd72e560b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
    %jmp T_3.62;
T_3.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e56430_0, 0, 1;
T_3.62 ;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x55dd72e55e30_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e56770_0;
    %or;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e56770_0;
    %xor;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e564f0_0;
    %cmp/s;
    %jmp/0xz  T_3.63, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.64;
T_3.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
T_3.64 ;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x55dd72e560b0_0;
    %load/vec4 v0x55dd72e564f0_0;
    %cmp/u;
    %jmp/0xz  T_3.65, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
    %jmp T_3.66;
T_3.65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dd72e55ac0_0, 0, 32;
T_3.66 ;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55dd72dfacf0;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x55dd72dfb090;
T_5 ;
    %wait E_0x55dd72d91610;
    %load/vec4 v0x55dd72e5a270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dd72e57ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55dd72e57ab0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55dd72e57ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd72e59db0, 0, 4;
    %load/vec4 v0x55dd72e57ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dd72e57ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55dd72e5a410_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dd72e5a4d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55dd72e5a330_0;
    %load/vec4 v0x55dd72e5a4d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd72e59db0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55dd72e5a750;
T_6 ;
    %wait E_0x55dd72d91610;
    %load/vec4 v0x55dd72e5b780_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x55dd72e5ab00_0;
    %assign/vec4 v0x55dd72e5b280_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x55dd72e5ab00_0;
    %assign/vec4 v0x55dd72e5b440_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x55dd72e5ab00_0;
    %pad/u 64;
    %load/vec4 v0x55dd72e5ac10_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x55dd72e5ba10_0, 0;
    %load/vec4 v0x55dd72e5ba10_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55dd72e5b280_0, 0;
    %load/vec4 v0x55dd72e5ba10_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55dd72e5b440_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x55dd72e5ab00_0;
    %pad/s 64;
    %load/vec4 v0x55dd72e5ac10_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x55dd72e5ba10_0, 0;
    %load/vec4 v0x55dd72e5ba10_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55dd72e5b280_0, 0;
    %load/vec4 v0x55dd72e5ba10_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55dd72e5b440_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x55dd72e5be30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x55dd72e5ab00_0;
    %assign/vec4 v0x55dd72e5adf0_0, 0;
    %load/vec4 v0x55dd72e5ac10_0;
    %pad/u 94;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55dd72e5b1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5aa40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd72e5baf0_0, 0;
    %pushi/vec4 33, 0, 32;
    %assign/vec4 v0x55dd72e5af20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5bed0_0, 0;
    %load/vec4 v0x55dd72e5ab00_0;
    %pad/u 94;
    %assign/vec4 v0x55dd72e5bcb0_0, 0;
    %load/vec4 v0x55dd72e5ab00_0;
    %pad/u 64;
    %assign/vec4 v0x55dd72e5b840_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x55dd72e5af20_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.9, 5;
    %pushi/vec4 0, 0, 94;
    %load/vec4 v0x55dd72e5bcb0_0;
    %load/vec4 v0x55dd72e5b1a0_0;
    %sub;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55dd72e5af20_0;
    %pushi/vec4 33, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x55dd72e5baf0_0;
    %concati/vec4 1, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x55dd72e5baf0_0, 0;
    %load/vec4 v0x55dd72e5bcb0_0;
    %load/vec4 v0x55dd72e5b1a0_0;
    %sub;
    %assign/vec4 v0x55dd72e5bcb0_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x55dd72e5baf0_0;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x55dd72e5baf0_0, 0;
T_6.12 ;
    %load/vec4 v0x55dd72e5b1a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55dd72e5b1a0_0, 0;
    %load/vec4 v0x55dd72e5af20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.13, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5bed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5b000_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5bed0_0, 0;
T_6.14 ;
    %load/vec4 v0x55dd72e5af20_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55dd72e5af20_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x55dd72e5b000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x55dd72e5baf0_0;
    %assign/vec4 v0x55dd72e5b440_0, 0;
    %load/vec4 v0x55dd72e5bcb0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55dd72e5b280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5bed0_0, 0;
T_6.15 ;
T_6.10 ;
T_6.8 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x55dd72e5be30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x55dd72e5ab00_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55dd72e5ac10_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %load/vec4 v0x55dd72e5ab00_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dd72e5adf0_0, 0;
    %load/vec4 v0x55dd72e5ac10_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55dd72e5b0c0_0, 0;
    %pushi/vec4 65535, 0, 64;
    %load/vec4 v0x55dd72e5ab00_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %and;
    %assign/vec4 v0x55dd72e5bbd0_0, 0;
    %load/vec4 v0x55dd72e5ab00_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x55dd72e5b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5b6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5b600_0, 0;
    %jmp T_6.20;
T_6.19 ;
    %load/vec4 v0x55dd72e5ab00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.21, 5;
    %load/vec4 v0x55dd72e5ab00_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dd72e5adf0_0, 0;
    %load/vec4 v0x55dd72e5ac10_0;
    %pad/u 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55dd72e5b0c0_0, 0;
    %load/vec4 v0x55dd72e5ab00_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x55dd72e5bbd0_0, 0;
    %load/vec4 v0x55dd72e5ab00_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x55dd72e5b840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5b6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5b600_0, 0;
    %jmp T_6.22;
T_6.21 ;
    %load/vec4 v0x55dd72e5ac10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.23, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5b6c0_0, 0;
    %load/vec4 v0x55dd72e5ab00_0;
    %assign/vec4 v0x55dd72e5adf0_0, 0;
    %load/vec4 v0x55dd72e5ac10_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55dd72e5b0c0_0, 0;
    %load/vec4 v0x55dd72e5ab00_0;
    %pad/u 64;
    %assign/vec4 v0x55dd72e5bbd0_0, 0;
    %load/vec4 v0x55dd72e5ab00_0;
    %pad/u 64;
    %assign/vec4 v0x55dd72e5b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5b600_0, 0;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5b6c0_0, 0;
    %load/vec4 v0x55dd72e5ab00_0;
    %assign/vec4 v0x55dd72e5adf0_0, 0;
    %load/vec4 v0x55dd72e5ac10_0;
    %pad/u 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55dd72e5b0c0_0, 0;
    %load/vec4 v0x55dd72e5ab00_0;
    %pad/u 64;
    %assign/vec4 v0x55dd72e5bbd0_0, 0;
    %load/vec4 v0x55dd72e5ab00_0;
    %pad/u 64;
    %assign/vec4 v0x55dd72e5b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5b600_0, 0;
T_6.24 ;
T_6.22 ;
T_6.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5aa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5bed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5b000_0, 0;
    %pushi/vec4 33, 0, 32;
    %assign/vec4 v0x55dd72e5af20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd72e5baf0_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0x55dd72e5af20_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.25, 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55dd72e5bbd0_0;
    %load/vec4 v0x55dd72e5b0c0_0;
    %sub;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55dd72e5af20_0;
    %pushi/vec4 33, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.27, 8;
    %load/vec4 v0x55dd72e5baf0_0;
    %concati/vec4 1, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x55dd72e5baf0_0, 0;
    %load/vec4 v0x55dd72e5bbd0_0;
    %load/vec4 v0x55dd72e5b0c0_0;
    %sub;
    %assign/vec4 v0x55dd72e5bbd0_0, 0;
    %jmp T_6.28;
T_6.27 ;
    %load/vec4 v0x55dd72e5baf0_0;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x55dd72e5baf0_0, 0;
T_6.28 ;
    %load/vec4 v0x55dd72e5b0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55dd72e5b0c0_0, 0;
    %load/vec4 v0x55dd72e5af20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.29, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5b000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5bed0_0, 0;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5bed0_0, 0;
T_6.30 ;
    %load/vec4 v0x55dd72e5af20_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55dd72e5af20_0, 0;
    %jmp T_6.26;
T_6.25 ;
    %load/vec4 v0x55dd72e5b000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.31, 8;
    %load/vec4 v0x55dd72e5b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.33, 8;
    %load/vec4 v0x55dd72e5ab00_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55dd72e5bbd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_6.35, 4;
    %load/vec4 v0x55dd72e5bbd0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55dd72e5b280_0, 0;
    %jmp T_6.36;
T_6.35 ;
    %load/vec4 v0x55dd72e5bbd0_0;
    %parti/s 32, 0, 2;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dd72e5b280_0, 0;
T_6.36 ;
    %jmp T_6.34;
T_6.33 ;
    %load/vec4 v0x55dd72e5bbd0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55dd72e5b280_0, 0;
T_6.34 ;
    %load/vec4 v0x55dd72e5b6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.37, 8;
    %load/vec4 v0x55dd72e5baf0_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dd72e5b440_0, 0;
    %jmp T_6.38;
T_6.37 ;
    %load/vec4 v0x55dd72e5baf0_0;
    %assign/vec4 v0x55dd72e5b440_0, 0;
T_6.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5bed0_0, 0;
T_6.31 ;
T_6.26 ;
T_6.18 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55dd72e1b900;
T_7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55dd72e5ea10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e5d230_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55dd72e1b900;
T_8 ;
    %wait E_0x55dd72d91610;
    %load/vec4 v0x55dd72e5e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5c730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55dd72e5e170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d230_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dd72e5ea10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55dd72e5d530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55dd72e5ea10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x55dd72e5de10_0;
    %assign/vec4 v0x55dd72e5da80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5cd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5c5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5cbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5c7f0_0, 0;
    %load/vec4 v0x55dd72e5de10_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x55dd72e5e490_0, 0;
    %load/vec4 v0x55dd72e5de10_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x55dd72e5e580_0, 0;
    %load/vec4 v0x55dd72e5de10_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x55dd72e5de10_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x55dd72e5eab0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x55dd72e5de10_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x55dd72e5eab0_0, 0;
T_8.9 ;
    %load/vec4 v0x55dd72e5e170_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d230_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55dd72e5ea10_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55dd72e5ea10_0, 0;
T_8.11 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x55dd72e5e080_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %jmp T_8.37;
T_8.12 ;
    %load/vec4 v0x55dd72e5e230_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55dd72e5c650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5cd60_0, 0;
    %jmp T_8.37;
T_8.13 ;
    %load/vec4 v0x55dd72e5c0b0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.47, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.48, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.49, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.50, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.51, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.52, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.53, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.54, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.55, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.56, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.57, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.58, 6;
    %jmp T_8.59;
T_8.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.59;
T_8.39 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.59;
T_8.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.59;
T_8.41 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.59;
T_8.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.59;
T_8.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.59;
T_8.44 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.59;
T_8.45 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.59;
T_8.46 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.59;
T_8.47 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.59;
T_8.48 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.59;
T_8.49 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.59;
T_8.50 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.59;
T_8.51 ;
    %load/vec4 v0x55dd72e5e310_0;
    %assign/vec4 v0x55dd72e5c650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5cd60_0, 0;
    %jmp T_8.59;
T_8.52 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %load/vec4 v0x55dd72e5e230_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55dd72e5e620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5cd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %load/vec4 v0x55dd72e5e310_0;
    %assign/vec4 v0x55dd72e5c650_0, 0;
    %jmp T_8.59;
T_8.53 ;
    %jmp T_8.59;
T_8.54 ;
    %jmp T_8.59;
T_8.55 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5caf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5cbb0_0, 0;
    %jmp T_8.59;
T_8.56 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5caf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5cbb0_0, 0;
    %jmp T_8.59;
T_8.57 ;
    %load/vec4 v0x55dd72e5c7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5c730_0, 0;
    %jmp T_8.61;
T_8.60 ;
    %load/vec4 v0x55dd72e5c730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.62, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5c8b0_0, 0;
    %jmp T_8.63;
T_8.62 ;
    %load/vec4 v0x55dd72e5c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.64, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5c8b0_0, 0;
T_8.64 ;
    %load/vec4 v0x55dd72e5c980_0;
    %assign/vec4 v0x55dd72e5c7f0_0, 0;
T_8.63 ;
T_8.61 ;
    %jmp T_8.59;
T_8.58 ;
    %load/vec4 v0x55dd72e5c7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.66, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5c730_0, 0;
    %jmp T_8.67;
T_8.66 ;
    %load/vec4 v0x55dd72e5c730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.68, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5c8b0_0, 0;
    %jmp T_8.69;
T_8.68 ;
    %load/vec4 v0x55dd72e5c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.70, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5c8b0_0, 0;
T_8.70 ;
    %load/vec4 v0x55dd72e5c980_0;
    %assign/vec4 v0x55dd72e5c7f0_0, 0;
T_8.69 ;
T_8.67 ;
    %jmp T_8.59;
T_8.59 ;
    %pop/vec4 1;
    %jmp T_8.37;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55dd72e5eab0_0, 0;
    %load/vec4 v0x55dd72e5e230_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55dd72e5e620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5cd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %load/vec4 v0x55dd72e5e230_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55dd72e5c650_0, 0;
    %jmp T_8.37;
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.37;
T_8.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.37;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.37;
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.37;
T_8.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.37;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.37;
T_8.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.37;
T_8.22 ;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55dd72e5d5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %jmp T_8.37;
T_8.23 ;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55dd72e5d5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %jmp T_8.37;
T_8.24 ;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55dd72e5d5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %jmp T_8.37;
T_8.25 ;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55dd72e5d5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %jmp T_8.37;
T_8.26 ;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55dd72e5d5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %jmp T_8.37;
T_8.27 ;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x55dd72e5d5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x55dd72e5dfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %jmp T_8.37;
T_8.28 ;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x55dd72e5d5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x55dd72e5dfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %jmp T_8.37;
T_8.29 ;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x55dd72e5d5d0_0, 0;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x55dd72e5dfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %jmp T_8.37;
T_8.30 ;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x55dd72e5d5d0_0, 0;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55dd72e5dfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %jmp T_8.37;
T_8.31 ;
    %load/vec4 v0x55dd72e5e310_0;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55dd72e5da80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55dd72e5d5d0_0, 0;
    %load/vec4 v0x55dd72e5e3d0_0;
    %assign/vec4 v0x55dd72e5d910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %jmp T_8.37;
T_8.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %load/vec4 v0x55dd72e5e970_0;
    %assign/vec4 v0x55dd72e5c5b0_0, 0;
    %jmp T_8.37;
T_8.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %load/vec4 v0x55dd72e5e970_0;
    %assign/vec4 v0x55dd72e5c5b0_0, 0;
    %jmp T_8.37;
T_8.34 ;
    %load/vec4 v0x55dd72e5e970_0;
    %assign/vec4 v0x55dd72e5c5b0_0, 0;
    %load/vec4 v0x55dd72e5def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.72, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55dd72e5eab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %load/vec4 v0x55dd72e5e230_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55dd72e5e620_0, 0;
T_8.72 ;
    %jmp T_8.37;
T_8.35 ;
    %load/vec4 v0x55dd72e5e970_0;
    %assign/vec4 v0x55dd72e5c5b0_0, 0;
    %load/vec4 v0x55dd72e5def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.74, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55dd72e5eab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %load/vec4 v0x55dd72e5e230_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55dd72e5e620_0, 0;
T_8.74 ;
    %jmp T_8.37;
T_8.36 ;
    %load/vec4 v0x55dd72e5e970_0;
    %assign/vec4 v0x55dd72e5c5b0_0, 0;
    %load/vec4 v0x55dd72e5def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.76, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d000_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55dd72e5eab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %load/vec4 v0x55dd72e5e230_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55dd72e5e620_0, 0;
T_8.76 ;
    %jmp T_8.37;
T_8.37 ;
    %pop/vec4 1;
    %load/vec4 v0x55dd72e5c730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.78, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55dd72e5ea10_0, 0;
T_8.78 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x55dd72e5c730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.80, 8;
    %load/vec4 v0x55dd72e5d2f0_0;
    %assign/vec4 v0x55dd72e5d3c0_0, 0;
    %load/vec4 v0x55dd72e5e080_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_8.82, 4;
    %load/vec4 v0x55dd72e5dfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.84, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.85, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_8.86, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_8.87, 6;
    %jmp T_8.88;
T_8.84 ;
    %pushi/vec4 4294967040, 0, 32;
    %load/vec4 v0x55dd72e5d770_0;
    %and;
    %load/vec4 v0x55dd72e5e3d0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %or;
    %assign/vec4 v0x55dd72e5d910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %jmp T_8.88;
T_8.85 ;
    %pushi/vec4 4294902015, 0, 32;
    %load/vec4 v0x55dd72e5d770_0;
    %and;
    %load/vec4 v0x55dd72e5e3d0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x55dd72e5d910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %jmp T_8.88;
T_8.86 ;
    %pushi/vec4 4278255615, 0, 32;
    %load/vec4 v0x55dd72e5d770_0;
    %and;
    %load/vec4 v0x55dd72e5e3d0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x55dd72e5d910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %jmp T_8.88;
T_8.87 ;
    %pushi/vec4 16777215, 0, 32;
    %load/vec4 v0x55dd72e5d770_0;
    %and;
    %load/vec4 v0x55dd72e5e3d0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x55dd72e5d910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %jmp T_8.88;
T_8.88 ;
    %pop/vec4 1;
    %jmp T_8.83;
T_8.82 ;
    %load/vec4 v0x55dd72e5e080_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_8.89, 4;
    %load/vec4 v0x55dd72e5dfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.91, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.92, 6;
    %jmp T_8.93;
T_8.91 ;
    %pushi/vec4 4294901760, 0, 32;
    %load/vec4 v0x55dd72e5d770_0;
    %and;
    %load/vec4 v0x55dd72e5e3d0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %or;
    %assign/vec4 v0x55dd72e5d910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %jmp T_8.93;
T_8.92 ;
    %pushi/vec4 65535, 0, 32;
    %load/vec4 v0x55dd72e5d770_0;
    %and;
    %load/vec4 v0x55dd72e5e3d0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x55dd72e5d910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d6a0_0, 0;
    %jmp T_8.93;
T_8.93 ;
    %pop/vec4 1;
T_8.89 ;
T_8.83 ;
    %load/vec4 v0x55dd72e5d000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.94, 8;
    %load/vec4 v0x55dd72e5e080_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.96, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.97, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.98, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.99, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.100, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.101, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.102, 6;
    %jmp T_8.103;
T_8.96 ;
    %load/vec4 v0x55dd72e5d770_0;
    %assign/vec4 v0x55dd72e5e620_0, 0;
    %jmp T_8.103;
T_8.97 ;
    %load/vec4 v0x55dd72e5d770_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55dd72e5d770_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dd72e5e620_0, 0;
    %jmp T_8.103;
T_8.98 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55dd72e5d770_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dd72e5e620_0, 0;
    %jmp T_8.103;
T_8.99 ;
    %load/vec4 v0x55dd72e5d770_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55dd72e5d770_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dd72e5e620_0, 0;
    %jmp T_8.103;
T_8.100 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55dd72e5d770_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dd72e5e620_0, 0;
    %jmp T_8.103;
T_8.101 ;
    %load/vec4 v0x55dd72e5e3d0_0;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x55dd72e5dfc0_0;
    %addi 1, 0, 32;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %and;
    %load/vec4 v0x55dd72e5d770_0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x55dd72e5dfc0_0;
    %sub;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55dd72e5e620_0, 0;
    %jmp T_8.103;
T_8.102 ;
    %load/vec4 v0x55dd72e5e3d0_0;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55dd72e5dfc0_0;
    %sub;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftl 4;
    %and;
    %load/vec4 v0x55dd72e5d770_0;
    %load/vec4 v0x55dd72e5dfc0_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %add;
    %assign/vec4 v0x55dd72e5e620_0, 0;
    %jmp T_8.103;
T_8.103 ;
    %pop/vec4 1;
    %jmp T_8.95;
T_8.94 ;
    %load/vec4 v0x55dd72e5cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.104, 8;
    %load/vec4 v0x55dd72e5ca50_0;
    %assign/vec4 v0x55dd72e5e620_0, 0;
    %jmp T_8.105;
T_8.104 ;
    %load/vec4 v0x55dd72e5c5b0_0;
    %nor/r;
    %load/vec4 v0x55dd72e5cd60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.106, 8;
    %load/vec4 v0x55dd72e5c3f0_0;
    %assign/vec4 v0x55dd72e5e620_0, 0;
T_8.106 ;
T_8.105 ;
T_8.95 ;
    %load/vec4 v0x55dd72e5eb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.108, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5eb80_0, 0;
    %jmp T_8.109;
T_8.108 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5e6e0_0, 0;
T_8.109 ;
    %load/vec4 v0x55dd72e5d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.110, 8;
    %load/vec4 v0x55dd72e5c650_0;
    %assign/vec4 v0x55dd72e5e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5cd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5c5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e5d9e0_0, 0;
    %jmp T_8.111;
T_8.110 ;
    %load/vec4 v0x55dd72e5c5b0_0;
    %load/vec4 v0x55dd72e5cd60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.112, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e5d9e0_0, 0;
    %load/vec4 v0x55dd72e5e230_0;
    %assign/vec4 v0x55dd72e5e170_0, 0;
    %jmp T_8.113;
T_8.112 ;
    %load/vec4 v0x55dd72e5e230_0;
    %assign/vec4 v0x55dd72e5e170_0, 0;
T_8.113 ;
T_8.111 ;
    %load/vec4 v0x55dd72e5c5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.114, 8;
    %load/vec4 v0x55dd72e5e230_0;
    %load/vec4 v0x55dd72e5c330_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55dd72e5c330_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x55dd72e5c650_0, 0;
T_8.114 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dd72e5ea10_0, 0;
    %jmp T_8.81;
T_8.80 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55dd72e5ea10_0, 0;
T_8.81 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55dd72e15460;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd72e60aa0_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x55dd72e60aa0_0;
    %nor/r;
    %store/vec4 v0x55dd72e60aa0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x55dd72e60aa0_0;
    %nor/r;
    %store/vec4 v0x55dd72e60aa0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$fatal", 32'sb00000000000000000000000000000010, "CPU Timed Out, Infinite Loop", P_0x55dd72df2bd0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55dd72e15460;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e61380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e60b40_0, 0;
    %wait E_0x55dd72d91610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dd72e61380_0, 0;
    %wait E_0x55dd72d91610;
    %delay 100, 0;
    %load/vec4 v0x55dd72e60ce0_0;
    %load/vec4 v0x55dd72e60ec0_0;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 46 "$fatal", 32'sb00000000000000000000000000000100, "Trying to read/write while being reset" {0 0 0};
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dd72e61380_0, 0;
    %wait E_0x55dd72d91610;
    %load/vec4 v0x55dd72e609d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 51 "$fatal", 32'sb00000000000000000000000000000011, "CPU signal active != 1 after reset" {0 0 0};
T_10.3 ;
T_10.4 ;
    %load/vec4 v0x55dd72e609d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_10.5, 8;
    %wait E_0x55dd72d91610;
    %load/vec4 v0x55dd72e60ce0_0;
    %load/vec4 v0x55dd72e60ec0_0;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 3 57 "$fatal", 32'sb00000000000000000000000000000101, "Data_read and data_write both high at same time" {0 0 0};
T_10.7 ;
    %load/vec4 v0x55dd72e60ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x55dd72e610a0_0;
    %load/vec4 v0x55dd72e60c40_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 60 "$fatal", 32'sb00000000000000000000000000000110, "Instr_address == Data_Address Conflict" {0 0 0};
T_10.11 ;
T_10.8 ;
    %jmp T_10.4;
T_10.5 ;
    %load/vec4 v0x55dd72e61270_0;
    %cmpi/ne 5, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "Reference Outputs do not match Testbench Output: %h, %h", v0x55dd72e61270_0, P_0x55dd72df2b90 {0 0 0};
T_10.12 ;
    %vpi_call/w 3 71 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "test/mips_cpu_harvard_tb.v";
    "test/mips_cpu_dMemory.v";
    "rtl//mips_cpu_harvard.v";
    "rtl//mips_cpu/mips_cpu_ALU.v";
    "rtl//mips_cpu/mips_cpu_regs.v";
    "rtl//mips_cpu/mips_cpu_hilo.v";
    "test/mips_cpu_iMemory.v";
