Analysis & Synthesis report for color_recognize_draw
Fri Jul 12 10:09:19 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state
  9. State Machine - |color_recognize|draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state
 10. State Machine - |color_recognize|draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out_pulse
 11. State Machine - |color_recognize|draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst
 19. Parameter Settings for User Entity Instance: draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst
 20. Parameter Settings for User Entity Instance: draw_top:ws2812_top_inst|counter:counter_inst
 21. Parameter Settings for User Entity Instance: draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst
 22. Port Connectivity Checks: "cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 12 10:09:19 2024           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; color_recognize_draw                            ;
; Top-level Entity Name              ; color_recognize                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,128                                           ;
;     Total combinational functions  ; 3,034                                           ;
;     Dedicated logic registers      ; 277                                             ;
; Total registers                    ; 277                                             ;
; Total pins                         ; 10                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+--------------------+----------------------+
; Option                                                           ; Setting            ; Default Value        ;
+------------------------------------------------------------------+--------------------+----------------------+
; Device                                                           ; EP4CE6F17C8        ;                      ;
; Top-level entity name                                            ; color_recognize    ; color_recognize_draw ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V            ;
; Use smart compilation                                            ; Off                ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                   ;
; Enable compact report table                                      ; Off                ; Off                  ;
; Restructure Multiplexers                                         ; Auto               ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                  ;
; Preserve fewer node names                                        ; On                 ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable               ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                         ; Auto               ; Auto                 ;
; Safe State Machine                                               ; Off                ; Off                  ;
; Extract Verilog State Machines                                   ; On                 ; On                   ;
; Extract VHDL State Machines                                      ; On                 ; On                   ;
; Ignore Verilog initial constructs                                ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                   ;
; Parallel Synthesis                                               ; On                 ; On                   ;
; DSP Block Balancing                                              ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                               ; On                 ; On                   ;
; Power-Up Don't Care                                              ; On                 ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                  ;
; Remove Duplicate Registers                                       ; On                 ; On                   ;
; Ignore CARRY Buffers                                             ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                ; Off                  ;
; Ignore SOFT Buffers                                              ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                  ;
; Optimization Technique                                           ; Balanced           ; Balanced             ;
; Carry Chain Length                                               ; 70                 ; 70                   ;
; Auto Carry Chains                                                ; On                 ; On                   ;
; Auto Open-Drain Pins                                             ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                  ;
; Auto ROM Replacement                                             ; On                 ; On                   ;
; Auto RAM Replacement                                             ; On                 ; On                   ;
; Auto DSP Block Replacement                                       ; On                 ; On                   ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                 ; On                   ;
; Strict RAM Replacement                                           ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                  ;
; Auto RAM Block Balancing                                         ; On                 ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                  ;
; Auto Resource Sharing                                            ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                  ;
; Timing-Driven Synthesis                                          ; On                 ; On                   ;
; Report Parameter Settings                                        ; On                 ; On                   ;
; Report Source Assignments                                        ; On                 ; On                   ;
; Report Connectivity Checks                                       ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                  ;
; Synchronization Register Chain Length                            ; 2                  ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation   ;
; HDL message level                                                ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                  ;
; Clock MUX Protection                                             ; On                 ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                  ;
; Block Design Naming                                              ; Auto               ; Auto                 ;
; SDC constraint protection                                        ; Off                ; Off                  ;
; Synthesis Effort                                                 ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                   ;
+------------------------------------------------------------------+--------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processor 9            ;   0.1%      ;
;     Processors 10-16       ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+---------------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type              ; File Name with Absolute Path                                  ; Library ;
+---------------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+
; ../../rtl/rtl_draw/ws2812_draw.v      ; yes             ; User Verilog HDL File  ; D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v      ;         ;
; ../../rtl/rtl_draw/ws2812_ctrl.v      ; yes             ; User Verilog HDL File  ; D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_ctrl.v      ;         ;
; ../../rtl/rtl_draw/FSM_KEY.v          ; yes             ; User Verilog HDL File  ; D:/study/FPGA/color_recognize/rtl/rtl_draw/FSM_KEY.v          ;         ;
; ../../rtl/rtl_draw/counter.v          ; yes             ; User Verilog HDL File  ; D:/study/FPGA/color_recognize/rtl/rtl_draw/counter.v          ;         ;
; ../../rtl/rtl_draw/i2c_ctrl.v         ; yes             ; User Verilog HDL File  ; D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v         ;         ;
; ../../rtl/rtl_draw/draw_top.v         ; yes             ; User Verilog HDL File  ; D:/study/FPGA/color_recognize/rtl/rtl_draw/draw_top.v         ;         ;
; ../../rtl/rtl_draw/color_recognize.v  ; yes             ; User Verilog HDL File  ; D:/study/FPGA/color_recognize/rtl/rtl_draw/color_recognize.v  ;         ;
; ../../rtl/rtl_draw/cls381_top_multi.v ; yes             ; User Verilog HDL File  ; D:/study/FPGA/color_recognize/rtl/rtl_draw/cls381_top_multi.v ;         ;
; ../../rtl/rtl_draw/cls381_cfg_ctrl.v  ; yes             ; User Verilog HDL File  ; D:/study/FPGA/color_recognize/rtl/rtl_draw/cls381_cfg_ctrl.v  ;         ;
+---------------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 3,128           ;
;                                             ;                 ;
; Total combinational functions               ; 3034            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 2397            ;
;     -- 3 input functions                    ; 441             ;
;     -- <=2 input functions                  ; 196             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 2917            ;
;     -- arithmetic mode                      ; 117             ;
;                                             ;                 ;
; Total registers                             ; 277             ;
;     -- Dedicated logic registers            ; 277             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 10              ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; sys_rst_n~input ;
; Maximum fan-out                             ; 1237            ;
; Total fan-out                               ; 12323           ;
; Average fan-out                             ; 3.70            ;
+---------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+------------------+--------------+
; |color_recognize                             ; 3034 (1)            ; 277 (0)                   ; 0           ; 0            ; 0       ; 0         ; 10   ; 0            ; |color_recognize                                                                       ; color_recognize  ; work         ;
;    |cls381_top_multi:cls381_top_inst|        ; 157 (0)             ; 146 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|cls381_top_multi:cls381_top_inst                                      ; cls381_top_multi ; work         ;
;       |cls381_cfg_ctrl:cls381_cfg_ctrl_inst| ; 38 (38)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst ; cls381_cfg_ctrl  ; work         ;
;       |i2c_ctrl:i2c_ctrl_inst|               ; 119 (119)           ; 125 (125)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst               ; i2c_ctrl         ; work         ;
;    |draw_top:ws2812_top_inst|                ; 2876 (0)            ; 131 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|draw_top:ws2812_top_inst                                              ; draw_top         ; work         ;
;       |FSM_KEY:FSM_KEY_inst|                 ; 72 (72)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst                         ; FSM_KEY          ; work         ;
;       |counter:counter_inst|                 ; 47 (47)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|draw_top:ws2812_top_inst|counter:counter_inst                         ; counter          ; work         ;
;       |ws2812_ctrl:ws2812_ctrl_inst|         ; 591 (591)           ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst                 ; ws2812_ctrl      ; work         ;
;       |ws2812_draw:ws2812_cfg_ctrl_inst|     ; 2166 (2166)         ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |color_recognize|draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst             ; ws2812_draw      ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state                                                                                                      ;
+--------------------+--------------+--------------+--------------+---------------+--------------+---------------+------------------+---------------+--------------------+---------------+--------------+
; Name               ; c_state.WAIT ; c_state.NACK ; c_state.STOP ; c_state.ACK_3 ; c_state.DATA ; c_state.ACK_2 ; c_state.REG_ADDR ; c_state.ACK_1 ; c_state.SLAVE_ADDR ; c_state.START ; c_state.IDLE ;
+--------------------+--------------+--------------+--------------+---------------+--------------+---------------+------------------+---------------+--------------------+---------------+--------------+
; c_state.IDLE       ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 0            ;
; c_state.START      ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 1             ; 1            ;
; c_state.SLAVE_ADDR ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 1                  ; 0             ; 1            ;
; c_state.ACK_1      ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 1             ; 0                  ; 0             ; 1            ;
; c_state.REG_ADDR   ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 1                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.ACK_2      ; 0            ; 0            ; 0            ; 0             ; 0            ; 1             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.DATA       ; 0            ; 0            ; 0            ; 0             ; 1            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.ACK_3      ; 0            ; 0            ; 0            ; 1             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.STOP       ; 0            ; 0            ; 1            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.NACK       ; 0            ; 1            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.WAIT       ; 1            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
+--------------------+--------------+--------------+--------------+---------------+--------------+---------------+------------------+---------------+--------------------+---------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |color_recognize|draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state          ;
+-------------------+------------------+-------------------+---------------+--------------+---------------+
; Name              ; c_state.SEND_ONE ; c_state.SEND_ZERO ; c_state.ARBIT ; c_state.IDLE ; c_state.RST_N ;
+-------------------+------------------+-------------------+---------------+--------------+---------------+
; c_state.IDLE      ; 0                ; 0                 ; 0             ; 0            ; 0             ;
; c_state.ARBIT     ; 0                ; 0                 ; 1             ; 1            ; 0             ;
; c_state.SEND_ZERO ; 0                ; 1                 ; 0             ; 1            ; 0             ;
; c_state.SEND_ONE  ; 1                ; 0                 ; 0             ; 1            ; 0             ;
; c_state.RST_N     ; 0                ; 0                 ; 0             ; 1            ; 1             ;
+-------------------+------------------+-------------------+---------------+--------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |color_recognize|draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out_pulse ;
+------------------+---------------------------------------------------------------------------+
; Name             ; key_out_pulse.01                                                          ;
+------------------+---------------------------------------------------------------------------+
; key_out_pulse.00 ; 0                                                                         ;
; key_out_pulse.01 ; 1                                                                         ;
+------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |color_recognize|draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c ;
+--------------+------------+--------------+--------------+------------------------------+
; Name         ; state_c.UP ; state_c.HOLD ; state_c.DOWN ; state_c.IDLE                 ;
+--------------+------------+--------------+--------------+------------------------------+
; state_c.IDLE ; 0          ; 0            ; 0            ; 0                            ;
; state_c.DOWN ; 0          ; 0            ; 1            ; 1                            ;
; state_c.HOLD ; 0          ; 1            ; 0            ; 1                            ;
; state_c.UP   ; 1          ; 0            ; 0            ; 1                            ;
+--------------+------------+--------------+--------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                       ;
+------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[22] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[21] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[20] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[19] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[18] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[17] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[16] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[15] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[14] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[13] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[12] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[11] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[10] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[9]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[8]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[7]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[6]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[5]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[4]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[3]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[2]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[1]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[0]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[22] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[21] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[20] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[19] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[18] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[17] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[16] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[15] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[14] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[13] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[12] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[11] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[10] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[8]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[7]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[6]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[5]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[4]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[3]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[2]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[1]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[0]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 69                              ;                                                                  ;                                            ;
+------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                          ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
; Latch Name                                                                        ; Latch Enable Signal                                             ; Free of Timing Hazards ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]                ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]               ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0]             ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[50][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[42][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[58][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[52][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[44][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[36][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[60][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[40][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[32][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[56][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[54][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[46][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[62][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[19][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[21][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[23][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[13][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[9][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[15][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[5][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[1][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[27][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[31][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[18][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[22][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[12][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[8][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[14][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[2][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[4][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[0][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][23]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[26][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[30][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[53][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[45][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[37][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[51][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[43][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[35][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[59][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[41][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[33][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[55][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[47][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[63][23] ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[52][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[21][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[20][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[53][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[56][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[25][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[24][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[57][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[48][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[17][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[16][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[49][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[60][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[29][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[28][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[61][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[42][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[11][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[10][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[43][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[38][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[7][7]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[6][7]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[39][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[34][7]  ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[3][7]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|data_background[2][7]   ; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]        ; yes                    ;
; Number of user-specified and inferred latches = 969                               ;                                                                 ;                        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                             ;
+-------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal                                                         ;
+-------------------------------------------------------------------+----------------------------------------------------------------------------+
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_g    ; Merged with cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_r    ; Merged with cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~4 ; Lost fanout                                                                ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~5 ; Lost fanout                                                                ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~6 ; Lost fanout                                                                ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~7 ; Lost fanout                                                                ;
; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state~4   ; Lost fanout                                                                ;
; draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state~5   ; Lost fanout                                                                ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out_pulse~7     ; Lost fanout                                                                ;
; Total Number of Removed Registers = 9                             ;                                                                            ;
+-------------------------------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 277   ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 277   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 112   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[4] ; 3       ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[1] ; 3       ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[2] ; 3       ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[3] ; 3       ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[0] ; 3       ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[0] ; 5       ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[3] ; 4       ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[4] ; 4       ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[2] ; 4       ;
; draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[1] ; 4       ;
; Total number of inverted registers = 10                 ;         ;
+---------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[0]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[0]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                 ;
; 18:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |color_recognize|draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[2]           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |color_recognize|draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst|now_index[5]           ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |color_recognize|draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]                 ;
; 9:1                ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |color_recognize|draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[5]                ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_1                ;
; 1:1                ; 5 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux7                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst ;
+---------------------------+-------+------+-------------------------------------+
; Assignment                ; Value ; From ; To                                  ;
+---------------------------+-------+------+-------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[23]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[23]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[22]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[22]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[21]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[21]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[20]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[20]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[19]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[19]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[18]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[18]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[17]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[17]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[16]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[16]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[23]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[23]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[22]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[22]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[21]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[21]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[20]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[20]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[19]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[19]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[18]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[18]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[17]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[17]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[16]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[16]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[23]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[23]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[22]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[22]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[21]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[21]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[20]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[20]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[19]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[19]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[18]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[18]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[17]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[17]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[16]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[16]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[0]                       ;
+---------------------------+-------+------+-------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst ;
+----------------+---------+-----------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                            ;
+----------------+---------+-----------------------------------------------------------------+
; TIME_20MS      ; 1000000 ; Signed Integer                                                  ;
; width          ; 5       ; Signed Integer                                                  ;
+----------------+---------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw_top:ws2812_top_inst|counter:counter_inst ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; TIME_1S        ; 25000000 ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; len            ; 0100  ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_r[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_r[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_g[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_g[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_b[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_b[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 277                         ;
;     CLR               ; 116                         ;
;     CLR SCLR          ; 14                          ;
;     CLR SLD           ; 35                          ;
;     ENA CLR           ; 105                         ;
;     ENA CLR SCLR      ; 5                           ;
;     ENA CLR SLD       ; 2                           ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 3034                        ;
;     arith             ; 117                         ;
;         2 data inputs ; 116                         ;
;         3 data inputs ; 1                           ;
;     normal            ; 2917                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 440                         ;
;         4 data inputs ; 2397                        ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Fri Jul 12 10:09:06 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off color_recognize_draw -c color_recognize_draw
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Warning (10229): Verilog HDL Expression warning at ws2812_draw.v(33): truncated literal to match 6 bits File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 33
Warning (10229): Verilog HDL Expression warning at ws2812_draw.v(41): truncated literal to match 6 bits File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/ws2812_draw.v
    Info (12023): Found entity 1: ws2812_draw File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/ws2812_ctrl.v
    Info (12023): Found entity 1: ws2812_ctrl File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/fsm_key.v
    Info (12023): Found entity 1: FSM_KEY File: D:/study/FPGA/color_recognize/rtl/rtl_draw/FSM_KEY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/counter.v
    Info (12023): Found entity 1: counter File: D:/study/FPGA/color_recognize/rtl/rtl_draw/counter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/draw_top.v
    Info (12023): Found entity 1: draw_top File: D:/study/FPGA/color_recognize/rtl/rtl_draw/draw_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/color_recognize.v
    Info (12023): Found entity 1: color_recognize File: D:/study/FPGA/color_recognize/rtl/rtl_draw/color_recognize.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/cls381_top_multi.v
    Info (12023): Found entity 1: cls381_top_multi File: D:/study/FPGA/color_recognize/rtl/rtl_draw/cls381_top_multi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/cls381_cfg_ctrl.v
    Info (12023): Found entity 1: cls381_cfg_ctrl File: D:/study/FPGA/color_recognize/rtl/rtl_draw/cls381_cfg_ctrl.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at FSM_KEY.v(21): Parameter Declaration in module "FSM_KEY" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/study/FPGA/color_recognize/rtl/rtl_draw/FSM_KEY.v Line: 21
Info (12127): Elaborating entity "color_recognize" for the top level hierarchy
Info (12128): Elaborating entity "draw_top" for hierarchy "draw_top:ws2812_top_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_draw/color_recognize.v Line: 28
Info (12128): Elaborating entity "FSM_KEY" for hierarchy "draw_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_draw/draw_top.v Line: 25
Info (12128): Elaborating entity "counter" for hierarchy "draw_top:ws2812_top_inst|counter:counter_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_draw/draw_top.v Line: 30
Info (12128): Elaborating entity "ws2812_draw" for hierarchy "draw_top:ws2812_top_inst|ws2812_draw:ws2812_cfg_ctrl_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_draw/draw_top.v Line: 45
Info (10264): Verilog HDL Case Statement information at ws2812_draw.v(30): all case item expressions in this case statement are onehot File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 30
Info (10041): Inferred latch for "data_background[63][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[63][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[62][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[61][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[60][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[59][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[58][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[57][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[56][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[55][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[54][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[53][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[52][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[51][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[50][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[49][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[48][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[47][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[46][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[45][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[44][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[43][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[42][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[41][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[40][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[39][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[38][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[37][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[36][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[35][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[34][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[33][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[32][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[31][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[30][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[29][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[28][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[27][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[26][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[25][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[24][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[23][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[22][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[21][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[20][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[19][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[18][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[17][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[16][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[15][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[14][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[13][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[12][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[11][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[10][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[9][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[8][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[7][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[6][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[5][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[4][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[3][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[2][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[1][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][3]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][4]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][5]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][6]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][7]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][11]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][12]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][13]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][14]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][15]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][19]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][20]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][21]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][22]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (10041): Inferred latch for "data_background[0][23]" at ws2812_draw.v(134) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v Line: 134
Info (12128): Elaborating entity "ws2812_ctrl" for hierarchy "draw_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_draw/draw_top.v Line: 57
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(110): truncated value with size 6 to match size of target (5) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_ctrl.v Line: 110
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(139): truncated value with size 6 to match size of target (5) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_ctrl.v Line: 139
Info (10264): Verilog HDL Case Statement information at ws2812_ctrl.v(83): all case item expressions in this case statement are onehot File: D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_ctrl.v Line: 83
Info (12128): Elaborating entity "cls381_top_multi" for hierarchy "cls381_top_multi:cls381_top_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_draw/color_recognize.v Line: 39
Info (12128): Elaborating entity "i2c_ctrl" for hierarchy "cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_draw/cls381_top_multi.v Line: 38
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable "slave_addr", which holds its previous value in one or more paths through the always construct File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable "reg_addr", which holds its previous value in one or more paths through the always construct File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable "wr_data", which holds its previous value in one or more paths through the always construct File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10264): Verilog HDL Case Statement information at i2c_ctrl.v(520): all case item expressions in this case statement are onehot File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 520
Info (10041): Inferred latch for "wr_data[0]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[1]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[2]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[3]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[4]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[5]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[6]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[7]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[0]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[1]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[2]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[3]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[4]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[5]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[6]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[7]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[0]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[1]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[2]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[3]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[4]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[5]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[6]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[7]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v Line: 70
Info (12128): Elaborating entity "cls381_cfg_ctrl" for hierarchy "cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_draw/cls381_top_multi.v Line: 48
Info (13000): Registers with preset signals will power-up high File: D:/study/FPGA/color_recognize/rtl/rtl_draw/FSM_KEY.v Line: 60
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/study/FPGA/color_recognize/prj/prj_draw/output_files/color_recognize_draw.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3140 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 3130 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Fri Jul 12 10:09:19 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/study/FPGA/color_recognize/prj/prj_draw/output_files/color_recognize_draw.map.smsg.


