

================================================================
== Vivado HLS Report for 'AddRoundKey'
================================================================
* Date:           Tue Jul  4 18:06:36 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_dma_prj
* Solution:       sol1
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.335|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- AddRoundKey_label0   |   40|   40|        10|          -|          -|     4|    no    |
        | + AddRoundKey_label1  |    8|    8|         2|          -|          -|     4|    no    |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|    78|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    60|    -|
|Register         |        -|      -|     25|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|     25|   138|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       20|     20|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|   ~0  |     1|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln274_2_fu_165_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln274_fu_144_p2    |     +    |      0|  0|  13|           4|           4|
    |i_fu_98_p2             |     +    |      0|  0|  12|           3|           1|
    |j_fu_134_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln272_fu_92_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln273_fu_128_p2   |   icmp   |      0|  0|   9|           3|           4|
    |state_d0               |    xor   |      0|  0|   8|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  78|          30|          28|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  27|          5|    1|          5|
    |i_0_reg_70      |   9|          2|    3|          6|
    |j_0_reg_81      |   9|          2|    3|          6|
    |state_address0  |  15|          3|    4|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  60|         12|   11|         29|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  4|   0|    4|          0|
    |i_0_reg_70          |  3|   0|    3|          0|
    |i_reg_190           |  3|   0|    3|          0|
    |j_0_reg_81          |  3|   0|    3|          0|
    |j_reg_208           |  3|   0|    3|          0|
    |shl_ln_reg_195      |  2|   0|    4|          2|
    |state_addr_reg_218  |  4|   0|    4|          0|
    |zext_ln273_reg_200  |  3|   0|    6|          3|
    +--------------------+---+----+-----+-----------+
    |Total               | 25|   0|   30|          5|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_done            | out |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  AddRoundKey | return value |
|round              |  in |    8|   ap_none  |     round    |    scalar    |
|state_address0     | out |    4|  ap_memory |     state    |     array    |
|state_ce0          | out |    1|  ap_memory |     state    |     array    |
|state_we0          | out |    1|  ap_memory |     state    |     array    |
|state_d0           | out |    8|  ap_memory |     state    |     array    |
|state_q0           |  in |    8|  ap_memory |     state    |     array    |
|RoundKey_address0  | out |    8|  ap_memory |   RoundKey   |     array    |
|RoundKey_ce0       | out |    1|  ap_memory |   RoundKey   |     array    |
|RoundKey_q0        |  in |    8|  ap_memory |   RoundKey   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%round_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %round)" [c_src/aes.c:269]   --->   Operation 5 'read' 'round_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.39ns)   --->   "br label %1" [c_src/aes.c:272]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.39>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %AddRoundKey_label0_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.98ns)   --->   "%icmp_ln272 = icmp eq i3 %i_0, -4" [c_src/aes.c:272]   --->   Operation 8 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.45ns)   --->   "%i = add i3 %i_0, 1" [c_src/aes.c:272]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %4, label %AddRoundKey_label0_begin" [c_src/aes.c:272]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1) nounwind" [c_src/aes.c:272]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str1)" [c_src/aes.c:272]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln274 = trunc i3 %i_0 to i2" [c_src/aes.c:274]   --->   Operation 14 'trunc' 'trunc_ln274' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln274, i2 0)" [c_src/aes.c:274]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [c_src/aes.c:274]   --->   Operation 16 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i5 %tmp_s to i6" [c_src/aes.c:273]   --->   Operation 17 'zext' 'zext_ln273' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.39ns)   --->   "br label %2" [c_src/aes.c:273]   --->   Operation 18 'br' <Predicate = (!icmp_ln272)> <Delay = 1.39>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [c_src/aes.c:277]   --->   Operation 19 'ret' <Predicate = (icmp_ln272)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %AddRoundKey_label0_begin ], [ %j, %3 ]"   --->   Operation 20 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.98ns)   --->   "%icmp_ln273 = icmp eq i3 %j_0, -4" [c_src/aes.c:273]   --->   Operation 21 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 22 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.45ns)   --->   "%j = add i3 %j_0, 1" [c_src/aes.c:273]   --->   Operation 23 'add' 'j' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln273, label %AddRoundKey_label0_end, label %3" [c_src/aes.c:273]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i3 %j_0 to i4" [c_src/aes.c:274]   --->   Operation 25 'zext' 'zext_ln274' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.56ns)   --->   "%add_ln274 = add i4 %zext_ln274, %shl_ln" [c_src/aes.c:274]   --->   Operation 26 'add' 'add_ln274' <Predicate = (!icmp_ln273)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%add_ln274_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %round_read, i4 %add_ln274)" [c_src/aes.c:274]   --->   Operation 27 'bitconcatenate' 'add_ln274_1' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln274_1 = zext i12 %add_ln274_1 to i64" [c_src/aes.c:274]   --->   Operation 28 'zext' 'zext_ln274_1' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%RoundKey_addr = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_1" [c_src/aes.c:274]   --->   Operation 29 'getelementptr' 'RoundKey_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.77ns)   --->   "%RoundKey_load = load i8* %RoundKey_addr, align 1" [c_src/aes.c:274]   --->   Operation 30 'load' 'RoundKey_load' <Predicate = (!icmp_ln273)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln274_2 = zext i3 %j_0 to i6" [c_src/aes.c:274]   --->   Operation 31 'zext' 'zext_ln274_2' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%add_ln274_2 = add i6 %zext_ln273, %zext_ln274_2" [c_src/aes.c:274]   --->   Operation 32 'add' 'add_ln274_2' <Predicate = (!icmp_ln273)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln274_3 = zext i6 %add_ln274_2 to i64" [c_src/aes.c:274]   --->   Operation 33 'zext' 'zext_ln274_3' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln274_3" [c_src/aes.c:274]   --->   Operation 34 'getelementptr' 'state_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.76ns)   --->   "%state_load = load i8* %state_addr, align 1" [c_src/aes.c:274]   --->   Operation 35 'load' 'state_load' <Predicate = (!icmp_ln273)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str1, i32 %tmp)" [c_src/aes.c:276]   --->   Operation 36 'specregionend' 'empty_47' <Predicate = (icmp_ln273)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [c_src/aes.c:272]   --->   Operation 37 'br' <Predicate = (icmp_ln273)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.33>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str2) nounwind" [c_src/aes.c:273]   --->   Operation 38 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (2.77ns)   --->   "%RoundKey_load = load i8* %RoundKey_addr, align 1" [c_src/aes.c:274]   --->   Operation 39 'load' 'RoundKey_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 40 [1/2] (1.76ns)   --->   "%state_load = load i8* %state_addr, align 1" [c_src/aes.c:274]   --->   Operation 40 'load' 'state_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 41 [1/1] (0.79ns)   --->   "%xor_ln274 = xor i8 %state_load, %RoundKey_load" [c_src/aes.c:274]   --->   Operation 41 'xor' 'xor_ln274' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.76ns)   --->   "store i8 %xor_ln274, i8* %state_addr, align 1" [c_src/aes.c:274]   --->   Operation 42 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %2" [c_src/aes.c:273]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ round]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ RoundKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
round_read         (read             ) [ 00111]
br_ln272           (br               ) [ 01111]
i_0                (phi              ) [ 00100]
icmp_ln272         (icmp             ) [ 00111]
empty              (speclooptripcount) [ 00000]
i                  (add              ) [ 01111]
br_ln272           (br               ) [ 00000]
specloopname_ln272 (specloopname     ) [ 00000]
tmp                (specregionbegin  ) [ 00011]
trunc_ln274        (trunc            ) [ 00000]
shl_ln             (bitconcatenate   ) [ 00011]
tmp_s              (bitconcatenate   ) [ 00000]
zext_ln273         (zext             ) [ 00011]
br_ln273           (br               ) [ 00111]
ret_ln277          (ret              ) [ 00000]
j_0                (phi              ) [ 00010]
icmp_ln273         (icmp             ) [ 00111]
empty_46           (speclooptripcount) [ 00000]
j                  (add              ) [ 00111]
br_ln273           (br               ) [ 00000]
zext_ln274         (zext             ) [ 00000]
add_ln274          (add              ) [ 00000]
add_ln274_1        (bitconcatenate   ) [ 00000]
zext_ln274_1       (zext             ) [ 00000]
RoundKey_addr      (getelementptr    ) [ 00001]
zext_ln274_2       (zext             ) [ 00000]
add_ln274_2        (add              ) [ 00000]
zext_ln274_3       (zext             ) [ 00000]
state_addr         (getelementptr    ) [ 00001]
empty_47           (specregionend    ) [ 00000]
br_ln272           (br               ) [ 01111]
specloopname_ln273 (specloopname     ) [ 00000]
RoundKey_load      (load             ) [ 00000]
state_load         (load             ) [ 00000]
xor_ln274          (xor              ) [ 00000]
store_ln274        (store            ) [ 00000]
br_ln273           (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="round">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="RoundKey">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="round_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="round_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="RoundKey_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="12" slack="0"/>
<pin id="48" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_load/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="state_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="6" slack="0"/>
<pin id="61" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/3 store_ln274/4 "/>
</bind>
</comp>

<comp id="70" class="1005" name="i_0_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="1"/>
<pin id="72" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_0_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="81" class="1005" name="j_0_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="1"/>
<pin id="83" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="j_0_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="3" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln272_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln274_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln274/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="shl_ln_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="2" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_s_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln273_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln273_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln273/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln274_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln274_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="1"/>
<pin id="147" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln274/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln274_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="2"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln274_1/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln274_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_1/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln274_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_2/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln274_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="1"/>
<pin id="167" dir="0" index="1" bw="3" slack="0"/>
<pin id="168" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln274_2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln274_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_3/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="xor_ln274_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274/4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="round_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="2"/>
<pin id="184" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="round_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="195" class="1005" name="shl_ln_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="1"/>
<pin id="197" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="200" class="1005" name="zext_ln273_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="1"/>
<pin id="202" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln273 "/>
</bind>
</comp>

<comp id="208" class="1005" name="j_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="213" class="1005" name="RoundKey_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="1"/>
<pin id="215" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr "/>
</bind>
</comp>

<comp id="218" class="1005" name="state_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="32" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="32" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="74" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="74" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="74" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="74" pin="4"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="85" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="85" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="85" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="144" pin="2"/><net_sink comp="149" pin=2"/></net>

<net id="159"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="164"><net_src comp="85" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="165" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="179"><net_src comp="64" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="51" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="175" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="185"><net_src comp="38" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="193"><net_src comp="98" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="198"><net_src comp="108" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="203"><net_src comp="124" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="211"><net_src comp="134" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="216"><net_src comp="44" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="221"><net_src comp="57" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="64" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {4 }
	Port: RoundKey | {}
 - Input state : 
	Port: AddRoundKey : round | {1 }
	Port: AddRoundKey : state | {3 4 }
	Port: AddRoundKey : RoundKey | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln272 : 1
		i : 1
		br_ln272 : 2
		trunc_ln274 : 1
		shl_ln : 2
		tmp_s : 1
		zext_ln273 : 2
	State 3
		icmp_ln273 : 1
		j : 1
		br_ln273 : 2
		zext_ln274 : 1
		add_ln274 : 2
		add_ln274_1 : 3
		zext_ln274_1 : 4
		RoundKey_addr : 5
		RoundKey_load : 6
		zext_ln274_2 : 1
		add_ln274_2 : 2
		zext_ln274_3 : 3
		state_addr : 4
		state_load : 5
	State 4
		xor_ln274 : 1
		store_ln274 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |        i_fu_98        |    0    |    12   |
|    add   |        j_fu_134       |    0    |    12   |
|          |    add_ln274_fu_144   |    0    |    13   |
|          |   add_ln274_2_fu_165  |    0    |    15   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln272_fu_92   |    0    |    9    |
|          |   icmp_ln273_fu_128   |    0    |    9    |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln274_fu_175   |    0    |    8    |
|----------|-----------------------|---------|---------|
|   read   | round_read_read_fu_38 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln274_fu_104  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     shl_ln_fu_108     |    0    |    0    |
|bitconcatenate|      tmp_s_fu_116     |    0    |    0    |
|          |   add_ln274_1_fu_149  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln273_fu_124   |    0    |    0    |
|          |   zext_ln274_fu_140   |    0    |    0    |
|   zext   |  zext_ln274_1_fu_156  |    0    |    0    |
|          |  zext_ln274_2_fu_161  |    0    |    0    |
|          |  zext_ln274_3_fu_170  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    78   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|RoundKey_addr_reg_213|    8   |
|      i_0_reg_70     |    3   |
|      i_reg_190      |    3   |
|      j_0_reg_81     |    3   |
|      j_reg_208      |    3   |
|  round_read_reg_182 |    8   |
|    shl_ln_reg_195   |    4   |
|  state_addr_reg_218 |    4   |
|  zext_ln273_reg_200 |    6   |
+---------------------+--------+
|        Total        |   42   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_64 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  2.786  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   78   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   42   |   96   |
+-----------+--------+--------+--------+
