GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v'
Analyzing Verilog file '/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v'
Compiling module 'sipeed_tang_mega_138k_pro'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":21)
WARN  (EX3780) : Using initial value of 'builder_interface0_err' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":744)
WARN  (EX3780) : Using initial value of 'builder_locked0' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":763)
WARN  (EX3780) : Using initial value of 'builder_locked1' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":764)
WARN  (EX3780) : Using initial value of 'builder_locked2' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":765)
WARN  (EX3780) : Using initial value of 'builder_locked3' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":766)
WARN  (EX3780) : Using initial value of 'builder_locked4' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":767)
WARN  (EX3780) : Using initial value of 'builder_locked5' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":768)
WARN  (EX3780) : Using initial value of 'builder_locked6' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":769)
WARN  (EX3780) : Using initial value of 'builder_locked7' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":770)
WARN  (EX3780) : Using initial value of 'main_basesoc_basesoc_adr_burst' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":900)
WARN  (EX3780) : Using initial value of 'main_basesoc_basesoc_ram_bus_err' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":909)
WARN  (EX3780) : Using initial value of 'main_basesoc_litedram_wb_err' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":950)
WARN  (EX3780) : Using initial value of 'main_basesoc_ram_adr_burst' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":968)
WARN  (EX3780) : Using initial value of 'main_basesoc_ram_bus_ram_bus_err' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":976)
WARN  (EX3780) : Using initial value of 'main_basesoc_rx_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":996)
WARN  (EX3780) : Using initial value of 'main_basesoc_rx_source_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":997)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine0_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1043)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine0_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1057)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine0_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1058)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine1_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1139)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine1_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1153)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine1_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1154)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine2_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1235)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine2_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1249)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine2_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1250)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine3_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1331)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine3_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1345)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine3_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1346)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine4_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1427)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine4_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1441)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine4_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1442)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine5_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1523)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine5_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1537)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine5_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1538)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine6_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1619)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine6_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1633)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine6_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1634)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine7_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1715)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine7_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1729)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_bankmachine7_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1730)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_choose_cmd_want_cmds' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1788)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_choose_cmd_want_reads' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1789)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_choose_cmd_want_writes' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1790)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_choose_req_want_activates' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1805)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_choose_req_want_cmds' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1806)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_cmd_payload_is_read' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1814)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_cmd_payload_is_write' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1815)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_csr_dfi_p0_act_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1820)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_csr_dfi_p1_act_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1836)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_dfi_p0_act_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1852)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_dfi_p1_act_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1868)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_act_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1886)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_address' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1887)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_bank' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1888)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_cas_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1889)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_cke' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1890)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_cs_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1891)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_odt' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1892)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_ras_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1893)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_rddata_en' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1895)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_reset_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1897)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_we_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1898)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_wrdata' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1899)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_wrdata_en' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1900)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p0_wrdata_mask' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1901)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_act_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1902)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_address' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1903)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_bank' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1904)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_cas_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1905)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_cke' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1906)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_cs_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1907)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_odt' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1908)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_ras_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1909)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_rddata_en' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1911)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_reset_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1913)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_we_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1914)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_wrdata' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1915)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_wrdata_en' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1916)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_p1_wrdata_mask' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1917)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_ext_dfi_sel' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1918)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_nop_a' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2013)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_nop_ba' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2014)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_phaseinjector0_command_issue_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2022)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_phaseinjector1_command_issue_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2045)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_steerer0' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2108)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_steerer1' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2109)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_steerer2' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2110)
WARN  (EX3780) : Using initial value of 'main_basesoc_sdram_steerer3' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2111)
WARN  (EX3780) : Using initial value of 'main_basesoc_uart_rx_fifo_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2220)
WARN  (EX3780) : Using initial value of 'main_basesoc_uart_tx_fifo_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2278)
WARN  (EX3780) : Using initial value of 'main_basesoc_uart_tx_fifo_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2279)
WARN  (EX3780) : Using initial value of 'main_basesoc_uart_tx_fifo_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2280)
WARN  (EX3780) : Using initial value of 'main_basesoc_vexriscv' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2319)
WARN  (EX3780) : Using initial value of 'main_gw5ddrphy_burstdet_clr_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2543)
WARN  (EX3780) : Using initial value of 'main_gw5ddrphy_rdly_dq_bitslip_rst_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2942)
WARN  (EX3780) : Using initial value of 'main_gw5ddrphy_rdly_dq_bitslip_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2944)
WARN  (EX3780) : Using initial value of 'main_gw5ddrphy_rdly_dq_inc_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2948)
WARN  (EX3780) : Using initial value of 'main_gw5ddrphy_rdly_dq_rst_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2952)
WARN  (EX3780) : Using initial value of 'por_rst' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2980)
Extracting RAM for identifier 'rom'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11448)
Extracting RAM for identifier 'sram'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11463)
Extracting RAM for identifier 'mem'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11486)
Extracting RAM for identifier 'storage'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11502)
Extracting RAM for identifier 'storage_1'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11523)
Extracting RAM for identifier 'storage_2'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15052)
Extracting RAM for identifier 'storage_3'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15070)
Extracting RAM for identifier 'storage_4'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15088)
Extracting RAM for identifier 'storage_5'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15106)
Extracting RAM for identifier 'storage_6'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15124)
Extracting RAM for identifier 'storage_7'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15142)
Extracting RAM for identifier 'storage_8'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15160)
Extracting RAM for identifier 'storage_9'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15178)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 1("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3111)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4776)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4807)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 25("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6731)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 14("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6831)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":10601)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":10663)
Compiling module 'VexRiscv'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":7)
Extracting RAM for identifier 'RegFilePlugin_regFile'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":1323)
Compiling module 'InstructionCache'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":6021)
Extracting RAM for identifier 'banks_0'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":6127)
Extracting RAM for identifier 'ways_0_tags'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":6128)
Compiling module 'DataCache'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5167)
Extracting RAM for identifier 'ways_0_tags'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5381)
Extracting RAM for identifier 'ways_0_data_symbol0'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5382)
Extracting RAM for identifier 'ways_0_data_symbol1'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5383)
Extracting RAM for identifier 'ways_0_data_symbol2'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5384)
Extracting RAM for identifier 'ways_0_data_symbol3'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5385)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5993)
WARN  (EX1998) : Net 'IBusCachedPlugin_cache_io_cpu_fetch_isRemoved' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":67)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SW' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":81)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SR' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":82)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SO' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":83)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SI' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":84)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PW' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":85)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PR' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":86)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PO' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":87)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PI' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":88)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_FM[3]' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":89)
WARN  (EX1998) : Net 'IBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":604)
WARN  (EX1998) : Net 'dBus_rsp_payload_last' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":617)
WARN  (EX1998) : Net 'DBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":632)
WARN  (EX1998) : Net 'CsrPlugin_mtvec_mode[1]' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":930)
NOTE  (EX0101) : Current top module is "sipeed_tang_mega_138k_pro"
WARN  (EX0346) : Instance "PLL" 's parameter value "1'b0" truncated to "2'b00" to fit 2 bits("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15336)
WARN  (EX0211) : The output port "io_cpu_writeBack_exclusiveOk" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5210)
WARN  (EX0211) : The output port "io_cpu_writesPending" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5216)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/impl/gwsynthesis/project.vg" completed
[100%] Generate report file "/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/impl/gwsynthesis/project_syn.rpt.html" completed
GowinSynthesis finish
