<root><simulation><result_generated_time />2023-05-12 15:22:54<layer><layer_spec />{'B': 1, 'K': 64, 'C': 64, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />12845056<total_data_size_element />{'W': 4096, 'I': 200704, 'O': 200704}<total_data_reuse />{'W': 3136, 'I': 64.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />18/46</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [32, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 4)]], [[('K', 32)], [('C', 8)]], [], []]<I />[[[('K', 32)], []], [[], [('OY', 4), ('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 32)], [('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('C', 2), ('OX', 2), ('OX', 7)], [('K', 2), ('OX', 4), ('OY', 7), ('C', 4)], []]<I />[[('OY', 2), ('C', 2), ('OX', 2), ('OX', 7), ('K', 2)], [('OX', 4), ('OY', 7), ('C', 4)], []]<O />[[('OY', 2), ('C', 2)], [('OX', 2), ('OX', 7), ('K', 2), ('OX', 4), ('OY', 7), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [4.0, 28, 28, 1], 'I': [32.0, 2.0, 1.0, 1.0], 'O': [8.0, 2, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 32768, 32768], 'I': [448, 1605632, 1605632], 'O': [16, 1605632, 1605632], 'O_partial': [16, 1605632, 0], 'O_final': [0, 0, 1605632]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.88, 0.05, 0.0], 'O': [0.03, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.1, 0.0], 'I': [0.88, 0.1, 0.0], 'O': [0.03, 0.1, 0.0]}<effective_mem_size_bit />{'W': [16, 8192, 32768], 'I': [448, 401408, 1605632], 'O': [16, 1605632, 1605632], 'O_partial': [16, 1605632, 0], 'O_final': [0, 0, 1605632]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [32, 32, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1605632, 114688], [114688, 4096], [4096, 0]]<I />[[401408, 200704], [200704, 200704], [200704, 0]]<O />[[(1404928, 1605632), (802816, 602112)], [(602112, 802816), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(1404928, 1605632), (802816, 602112)], [(602112, 802816), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[200704, 14336], [1792, 64], [16, 0]]<I />[[50176, 25088], [3136, 3136], [784, 0]]<O />[[(175616, 200704), (100352, 75264)], [(9408, 12544), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([175616, 200704], [100352, 75264]), ([9408, 12544], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />12845056<idle />0</mac_count></basic_info><energy><total_energy />28084996.3<mem_energy_breakdown><W />[72.7, 194.6, 21.3]<I />[26.0, 621.5, 1044.2]<O />[193.3, 2486.1, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />28079292.4<idle_MAC />0.0<total />28079292.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6076<utilization_without_data_loading />0.7194<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.6076<mac_utilize_temporal_without_data_loading />0.7194</mac_array_utilization><latency><latency_cycle_with_data_loading />20644<latency_cycle_without_data_loading />17436<ideal_computing_cycle />12544<data_loading><load_cycle_total />3208<load_cycle_individual />{'W': [8, 64, 0], 'I': [28, 3136, 0]}<load_cycle_combined />{'W': 64, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />4892<mem_stall_cycle_individual />{'W': [[-12543], [-12488, -10704], [-12544, -12544]], 'I': [[-12543], [-5439, -3108], [-12544, -12544]], 'O': [[-12544], [-12544, 0], [-9408, -11760]]}<mem_stall_cycle_shared />{'W': [[-12543], [-12488, 4892], [0, 0]], 'I': [[-12543], [-5439, 4892], [0, 0]], 'O': [[-12544], [-12544, 0], [-9408, -11760]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 32768, 32768], 'I': [448, 1605632, 1605632], 'O': [16, 1605632, 1605632], 'O_partial': [16, 1605632, 0], 'O_final': [0, 0, 1605632]}<data_size_each_level_total />{'W': [4096, 32768, 32768], 'I': [14336, 1605632, 1605632], 'O': [2048, 1605632, 1605632]}<loop_cycles_each_level />{'W': [56, 12544, 12544], 'I': [112, 12544, 12544], 'O': [4, 12544, 12544]}<top_ir_loop_size />{'W': [14, 1, 1], 'I': [2, 1, 1], 'O': [2, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [73.1, 2.6], [2.6, 2.6]], 'I': [[8.0, 4.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 4.0], [512.0, 128.0], [128.0, 128.0]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [1024.0, 2.6], [2.6, 2.6]], 'I': [[8.0, 8.0], [256.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [1024.0, 512.0], [512.0, 128.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [73.1, 2.6], [2.6, 0]], 'I': [[8.0, 8.0], [256.0, 128.0], [128.0, 0]], 'O': [[8.0, 4.0], [512.0, 128.0], [128.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [969.1, 642.6], [130.6, 128.0]], 'I': [[8.0, 8.0], [969.1, 642.6], [130.6, 128.0]], 'O': [[8.0, 4.0], [969.1, 642.6], [130.6, 128.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12544], [56, 56, 224], [12544, 12544, 1]], 'I': [[1, 1, 12544], [56, 112, 112], [12544, 12544, 1]], 'O': [[1, 1, 12544], [4, 4, 3136], [12544, 12544, 1]]}<trans_time_real />{'W': [[0, 1, 12544], [[0, 56, 224], [8, 56, 224]], [[64, 12544, 1], [16, 12544, 1]]], 'I': [[0, 1, 12544], [[7, 112, 112], [28, 112, 112]], [[3136, 12544, 1], [784, 12544, 1]]], 'O': [[0, 1, 12544], [[0, 4, 3136], [4, 4, 3136]], [[3136, 12544, 1], [784, 12544, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -48], [-12480, -12528]], 'I': [[-1], [-49, -28], [-9408, -11760]], 'O': [[-1], [-4, 0], [-9408, -11760]]}<single_stall_count />{'W': [12543, 223, 0], 'I': [12543, 111, 0], 'O': [12544, 3136, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1784, 0], 'I': [3108, 0], 'O': [12544, 3136]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[4892, -12544], [0, -9408]], 1: [[-12544, -12544], [-9408, -12544]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />5</simulation></root>