
*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace

WARNING: Default location for XILINX_HLS not found

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Aug 22 20:02:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1503.371 ; gain = 70.840 ; free physical = 609 ; free virtual = 3691
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top top_wrapper -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.dcp' for cell 'top_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/top_ila_1_0.dcp' for cell 'top_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.dcp' for cell 'top_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.dcp' for cell 'top_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_1_0/top_mmio_subsystem_1_0.dcp' for cell 'top_i/mmio_subsystem_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.dcp' for cell 'top_i/rst_clk_wiz_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1821.691 ; gain = 0.000 ; free physical = 280 ; free virtual = 3412
INFO: [Netlist 29-17] Analyzing 467 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_i/ila_1 UUID: f178a93f-6110-5027-8edc-7404612e6827 
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2616.148 ; gain = 563.836 ; free physical = 201 ; free virtual = 2964
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.148 ; gain = 0.000 ; free physical = 187 ; free virtual = 2953
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 212 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 148 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.148 ; gain = 1055.926 ; free physical = 187 ; free virtual = 2953
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2648.109 ; gain = 31.961 ; free physical = 189 ; free virtual = 2871

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2f87a6dd5

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2667.953 ; gain = 19.844 ; free physical = 182 ; free virtual = 2867

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.

*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace

WARNING: Default location for XILINX_HLS not found

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Aug 22 20:32:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1504.062 ; gain = 25.840 ; free physical = 3109 ; free virtual = 12968
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top top_wrapper -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.dcp' for cell 'top_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/top_ila_1_0.dcp' for cell 'top_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.dcp' for cell 'top_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.dcp' for cell 'top_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_1_0/top_mmio_subsystem_1_0.dcp' for cell 'top_i/mmio_subsystem_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.dcp' for cell 'top_i/rst_clk_wiz_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1820.859 ; gain = 0.000 ; free physical = 2805 ; free virtual = 12664
INFO: [Netlist 29-17] Analyzing 467 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_i/ila_1 UUID: f178a93f-6110-5027-8edc-7404612e6827 
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2616.254 ; gain = 563.836 ; free physical = 2219 ; free virtual = 12096
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.254 ; gain = 0.000 ; free physical = 2214 ; free virtual = 12091
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 212 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 148 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2616.254 ; gain = 1055.832 ; free physical = 2214 ; free virtual = 12091
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2635.512 ; gain = 19.258 ; free physical = 2141 ; free virtual = 12019

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 27d719473

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2671.324 ; gain = 35.812 ; free physical = 2140 ; free virtual = 12018

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = ad4012e8f513f5ff.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3004.035 ; gain = 0.000 ; free physical = 1776 ; free virtual = 11675
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3004.035 ; gain = 0.000 ; free physical = 1779 ; free virtual = 11678
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 30626f61f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3004.035 ; gain = 21.812 ; free physical = 1779 ; free virtual = 11678
Phase 1.1 Core Generation And Design Setup | Checksum: 30626f61f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3004.035 ; gain = 21.812 ; free physical = 1779 ; free virtual = 11678

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 30626f61f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3004.035 ; gain = 21.812 ; free physical = 1779 ; free virtual = 11678
Phase 1 Initialization | Checksum: 30626f61f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3004.035 ; gain = 21.812 ; free physical = 1779 ; free virtual = 11678

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 30626f61f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3004.035 ; gain = 21.812 ; free physical = 1779 ; free virtual = 11678

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 30626f61f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3004.035 ; gain = 21.812 ; free physical = 1779 ; free virtual = 11678
Phase 2 Timer Update And Timing Data Collection | Checksum: 30626f61f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3004.035 ; gain = 21.812 ; free physical = 1779 ; free virtual = 11678

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 294e225a1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3004.035 ; gain = 21.812 ; free physical = 1779 ; free virtual = 11678
Retarget | Checksum: 294e225a1
INFO: [Opt 31-389] Phase Retarget created 61 cells and removed 115 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 29d1db466

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3004.035 ; gain = 21.812 ; free physical = 1779 ; free virtual = 11678
Constant propagation | Checksum: 29d1db466
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 24 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3004.035 ; gain = 0.000 ; free physical = 1779 ; free virtual = 11678
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.035 ; gain = 0.000 ; free physical = 1779 ; free virtual = 11678
Phase 5 Sweep | Checksum: 2b4701b8f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3004.035 ; gain = 21.812 ; free physical = 1778 ; free virtual = 11678
Sweep | Checksum: 2b4701b8f
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 95 cells
INFO: [Opt 31-1021] In phase Sweep, 982 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-194] Inserted BUFG top_i/mmio_subsystem_1/inst/control/r_addr_reg[1]_0[0]_BUFG_inst to drive 32 load(s) on clock net top_i/mmio_subsystem_1/inst/control/r_addr_reg[1]_0_BUFG[0]
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2ad414ea9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3036.051 ; gain = 53.828 ; free physical = 1778 ; free virtual = 11678
BUFG optimization | Checksum: 2ad414ea9
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2ad414ea9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3036.051 ; gain = 53.828 ; free physical = 1778 ; free virtual = 11678
Shift Register Optimization | Checksum: 2ad414ea9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 269bc9f09

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3036.051 ; gain = 53.828 ; free physical = 1778 ; free virtual = 11678
Post Processing Netlist | Checksum: 269bc9f09
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 327c5a4d3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3036.051 ; gain = 53.828 ; free physical = 1778 ; free virtual = 11677

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3036.051 ; gain = 0.000 ; free physical = 1778 ; free virtual = 11677
Phase 9.2 Verifying Netlist Connectivity | Checksum: 327c5a4d3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3036.051 ; gain = 53.828 ; free physical = 1778 ; free virtual = 11677
Phase 9 Finalization | Checksum: 327c5a4d3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3036.051 ; gain = 53.828 ; free physical = 1778 ; free virtual = 11677
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              61  |             115  |                                             67  |
|  Constant propagation         |               2  |              24  |                                             50  |
|  Sweep                        |               1  |              95  |                                            982  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             58  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 327c5a4d3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3036.051 ; gain = 53.828 ; free physical = 1778 ; free virtual = 11677

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 2289d379b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1644 ; free virtual = 11547
Ending Power Optimization Task | Checksum: 2289d379b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3295.934 ; gain = 259.883 ; free physical = 1644 ; free virtual = 11547

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2289d379b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1644 ; free virtual = 11547

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1644 ; free virtual = 11547
Ending Netlist Obfuscation Task | Checksum: 22f8011e0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1644 ; free virtual = 11547
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3295.934 ; gain = 679.680 ; free physical = 1644 ; free virtual = 11547
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1637 ; free virtual = 11540
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1637 ; free virtual = 11540
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1636 ; free virtual = 11540
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1636 ; free virtual = 11540
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1636 ; free virtual = 11540
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1636 ; free virtual = 11540
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1636 ; free virtual = 11540
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1612 ; free virtual = 11518
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19137f357

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1612 ; free virtual = 11518
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1612 ; free virtual = 11519

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ee6290e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1612 ; free virtual = 11523

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23f0aac4b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1615 ; free virtual = 11527

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23f0aac4b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1615 ; free virtual = 11527
Phase 1 Placer Initialization | Checksum: 23f0aac4b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1615 ; free virtual = 11527

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23bec410c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1688 ; free virtual = 11600

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 23b54f47f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1686 ; free virtual = 11598

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 23b54f47f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1686 ; free virtual = 11598

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1a8920a65

Time (s): cpu = 00:00:49 ; elapsed = 00:00:13 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1682 ; free virtual = 11594

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 272cb8686

Time (s): cpu = 00:00:51 ; elapsed = 00:00:14 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1681 ; free virtual = 11594

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 252 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 116 nets or LUTs. Breaked 0 LUT, combined 116 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1678 ; free virtual = 11593

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            116  |                   116  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            116  |                   116  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: ec4e1d1c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1677 ; free virtual = 11592
Phase 2.5 Global Place Phase2 | Checksum: fcecfae9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:16 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1676 ; free virtual = 11592
Phase 2 Global Placement | Checksum: fcecfae9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:16 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1676 ; free virtual = 11592

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19c8734b8

Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1676 ; free virtual = 11591

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23ac5ca27

Time (s): cpu = 00:01:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1675 ; free virtual = 11591

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26b9f2752

Time (s): cpu = 00:01:04 ; elapsed = 00:00:18 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1675 ; free virtual = 11591

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17fb3cb22

Time (s): cpu = 00:01:04 ; elapsed = 00:00:18 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1675 ; free virtual = 11591

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ec00e97e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:20 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1670 ; free virtual = 11589

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19fae0ee1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:21 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1670 ; free virtual = 11589

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f74903c8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:21 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1674 ; free virtual = 11589
Phase 3 Detail Placement | Checksum: 1f74903c8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:21 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1674 ; free virtual = 11589

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bb0e8ba8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.985 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e3e6c57b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24a2695cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bb0e8ba8

Time (s): cpu = 00:01:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.985. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2a9f5a967

Time (s): cpu = 00:01:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586

Time (s): cpu = 00:01:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586
Phase 4.1 Post Commit Optimization | Checksum: 2a9f5a967

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a9f5a967

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a9f5a967

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586
Phase 4.3 Placer Reporting | Checksum: 2a9f5a967

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 34e07dc6c

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586
Ending Placer Task | Checksum: 24ff0aa47

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1671 ; free virtual = 11586
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1658 ; free virtual = 11574
INFO: [Vivado 12-24828] Executing command : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1636 ; free virtual = 11552
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1648 ; free virtual = 11565
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1633 ; free virtual = 11560
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1633 ; free virtual = 11560
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1633 ; free virtual = 11560
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1633 ; free virtual = 11561
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1633 ; free virtual = 11561
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1633 ; free virtual = 11561
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1640 ; free virtual = 11560
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.985 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1640 ; free virtual = 11561
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1636 ; free virtual = 11567
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1636 ; free virtual = 11567
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1636 ; free virtual = 11567
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1636 ; free virtual = 11568
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1636 ; free virtual = 11568
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3295.934 ; gain = 0.000 ; free physical = 1636 ; free virtual = 11568
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dd54f952 ConstDB: 0 ShapeSum: da80c591 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 1ef864be | NumContArr: 457cee33 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1e9c7482b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 3351.898 ; gain = 55.965 ; free physical = 1325 ; free virtual = 11289

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e9c7482b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 3351.898 ; gain = 55.965 ; free physical = 1325 ; free virtual = 11289

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e9c7482b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 3351.898 ; gain = 55.965 ; free physical = 1325 ; free virtual = 11289
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 129d89ca2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:57 . Memory (MB): peak = 3419.656 ; gain = 123.723 ; free physical = 1266 ; free virtual = 11210
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.289  | TNS=0.000  | WHS=-0.240 | THS=-249.959|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 18b737199

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 3419.656 ; gain = 123.723 ; free physical = 1266 ; free virtual = 11210
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.289  | TNS=0.000  | WHS=-0.130 | THS=-0.719 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1403ad1d5

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 3419.656 ; gain = 123.723 ; free physical = 1258 ; free virtual = 11205

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0161352 %
  Global Horizontal Routing Utilization  = 0.0160278 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8237
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8212
  Number of Partially Routed Nets     = 25
  Number of Node Overlaps             = 32

Phase 2 Router Initialization | Checksum: 123bdde11

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1251 ; free virtual = 11198

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 123bdde11

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1251 ; free virtual = 11198

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2f4e28d67

Time (s): cpu = 00:01:23 ; elapsed = 00:00:59 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1240 ; free virtual = 11200
Phase 4 Initial Routing | Checksum: 2f4e28d67

Time (s): cpu = 00:01:24 ; elapsed = 00:00:59 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1240 ; free virtual = 11200

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 677
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.995  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1761b6880

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1230 ; free virtual = 11178
Phase 5 Rip-up And Reroute | Checksum: 1761b6880

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1230 ; free virtual = 11178

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ab4caf0b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:03 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1224 ; free virtual = 11186
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.068  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 15558c175

Time (s): cpu = 00:01:33 ; elapsed = 00:01:03 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1224 ; free virtual = 11186

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 15558c175

Time (s): cpu = 00:01:33 ; elapsed = 00:01:03 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1224 ; free virtual = 11186
Phase 6 Delay and Skew Optimization | Checksum: 15558c175

Time (s): cpu = 00:01:33 ; elapsed = 00:01:03 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1224 ; free virtual = 11186

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.068  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 21f73090e

Time (s): cpu = 00:01:35 ; elapsed = 00:01:04 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1237 ; free virtual = 11187
Phase 7 Post Hold Fix | Checksum: 21f73090e

Time (s): cpu = 00:01:35 ; elapsed = 00:01:04 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1237 ; free virtual = 11187

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.580828 %
  Global Horizontal Routing Utilization  = 0.817581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 21f73090e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1237 ; free virtual = 11187

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21f73090e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1237 ; free virtual = 11187

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f9d18c20

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1242 ; free virtual = 11192

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1f9d18c20

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1245 ; free virtual = 11195

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.068  | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1f9d18c20

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1245 ; free virtual = 11195
Total Elapsed time in route_design: 64.56 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 234599a84

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1245 ; free virtual = 11192
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 234599a84

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1245 ; free virtual = 11181

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 3430.742 ; gain = 134.809 ; free physical = 1245 ; free virtual = 11181
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
147 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3519.488 ; gain = 88.746 ; free physical = 1205 ; free virtual = 11150
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3519.488 ; gain = 0.000 ; free physical = 1203 ; free virtual = 11151
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3519.488 ; gain = 0.000 ; free physical = 1194 ; free virtual = 11151
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3519.488 ; gain = 0.000 ; free physical = 1194 ; free virtual = 11151
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3519.488 ; gain = 0.000 ; free physical = 1192 ; free virtual = 11150
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3519.488 ; gain = 0.000 ; free physical = 1192 ; free virtual = 11151
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3519.488 ; gain = 0.000 ; free physical = 1192 ; free virtual = 11152
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3519.488 ; gain = 0.000 ; free physical = 1192 ; free virtual = 11152
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Aug 22 20:35:34 2025...

*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace

WARNING: Default location for XILINX_HLS not found

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Aug 22 23:01:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
Command: open_checkpoint top_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1748.020 ; gain = 0.000 ; free physical = 2714 ; free virtual = 12660
INFO: [Netlist 29-17] Analyzing 483 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1855.582 ; gain = 1.000 ; free physical = 2608 ; free virtual = 12554
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2518.582 ; gain = 0.000 ; free physical = 2044 ; free virtual = 11990
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.582 ; gain = 0.000 ; free physical = 2044 ; free virtual = 11990
Read PlaceDB: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2518.582 ; gain = 0.000 ; free physical = 2040 ; free virtual = 11985
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.582 ; gain = 0.000 ; free physical = 2040 ; free virtual = 11985
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2518.582 ; gain = 0.000 ; free physical = 2036 ; free virtual = 11981
Read Physdb Files: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2518.582 ; gain = 0.000 ; free physical = 2036 ; free virtual = 11981
Restored from archive | CPU: 0.600000 secs | Memory: 12.454834 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2518.582 ; gain = 2.969 ; free physical = 2036 ; free virtual = 11981
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.582 ; gain = 0.000 ; free physical = 2036 ; free virtual = 11981
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 217 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 148 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 47 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 22 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2522.582 ; gain = 1019.340 ; free physical = 2036 ; free virtual = 11981
Command: write_bitstream -force top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3155.211 ; gain = 632.629 ; free physical = 1437 ; free virtual = 11395
INFO: [Common 17-206] Exiting Vivado at Fri Aug 22 23:01:51 2025...
