Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 13:26:16 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SAM/fir_SAM_ED97_12_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.905ns (26.625%)  route 2.494ns (73.375%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 6.442 - 4.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 1.167ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.795ns (routing 1.060ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=13914, routed)       2.056     2.993    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X113Y398       FDCE                                         r  Delay1No10_instance/Y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y398       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.072 r  Delay1No10_instance/Y_reg[20]/Q
                         net (fo=4, routed)           0.713     3.785    Delay1No10_instance/Delay1No10_out[0]
    SLICE_X99Y389        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     3.930 r  Delay1No10_instance/geqOp_carry__0_i_14__2/O
                         net (fo=1, routed)           0.021     3.951    Sum13_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[2]
    SLICE_X99Y389        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.112 r  Sum13_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.052     4.164    Sum13_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X99Y390        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.216 r  Sum13_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.403     4.619    Delay1No11_instance/CO[0]
    SLICE_X101Y389       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     4.684 f  Delay1No11_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.176     4.860    Delay1No10_instance/Y_reg[23]_0[0]
    SLICE_X101Y388       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     4.984 f  Delay1No10_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.209     5.193    Delay1No10_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X99Y390        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     5.230 r  Delay1No10_instance/shiftedFracY_d1[45]_i_4__2/O
                         net (fo=31, routed)          0.308     5.538    Delay1No11_instance/Y_reg[23]_0
    SLICE_X100Y387       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     5.637 r  Delay1No11_instance/shiftedFracY_d1[26]_i_2__2/O
                         net (fo=5, routed)           0.280     5.917    Delay1No11_instance/level2[19]
    SLICE_X97Y384        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     6.060 r  Delay1No11_instance/shiftedFracY_d1[42]_i_1__2/O
                         net (fo=1, routed)           0.332     6.392    Sum13_impl_instance/FPAddSubOp_instance/Y_reg[26]_3
    SLICE_X97Y384        FDRE                                         r  Sum13_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=13914, routed)       1.795     6.442    Sum13_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X97Y384        FDRE                                         r  Sum13_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/C
                         clock pessimism              0.437     6.879    
                         clock uncertainty           -0.035     6.843    
    SLICE_X97Y384        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     6.868    Sum13_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                  0.476    




