Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89ee3ceef70f48a891bc3f87c32c7ee8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port pc_next [D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sim_1/imports/processor_source_files/processor_tb.v:111]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port instIn [D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sim_1/imports/processor_source_files/processor_tb.v:134]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port LEDR [D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sim_1/imports/processor_source_files/processor_tb.v:136]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port LEDG [D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sim_1/imports/processor_source_files/processor_tb.v:171]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sim_1/imports/processor_source_files/processor_tb.v:176]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/control_main_decoder.v" Line 1. Module control_main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/control_alu_decoder.v" Line 1. Module control_alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_Projects/RV32I_Processor/pipelined_processor/pipelined_processor.srcs/sources_1/imports/processor_source_files/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_main_decoder
Compiling module xil_defaultlib.pipeline_register(NUM_BITS=2)
Compiling module xil_defaultlib.pipeline_register(NUM_BITS=7)
Compiling module xil_defaultlib.pipeline_register(NUM_BITS=3)
Compiling module xil_defaultlib.control_alu_decoder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder(BUS_WIDTH=32)
Compiling module xil_defaultlib.imem_default
Compiling module xil_defaultlib.pipeline_register(NUM_BITS=32)
Compiling module xil_defaultlib.pipeline_register
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.pipeline_register(NUM_BITS=1)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
