rm -rf 100_logic_synthesis/reports 100_logic_synthesis/rundata 100_logic_synthesis/synthesis
rm -rf 110_remove_dangling_nets/verilog
rm -rf 200_floorplanning/bookshelf
rm -rf 210_create_def/def
rm -rf 300_placement/placement
rm -rf 310_write_def/def
rm -rf 320_timing/timing
rm -rf 400_gate_sizing/sizing
rm -rf 410_write_bookshelf/bookshelf
rm -rf 420_legalization/placement
rm -rf 430_write_def/def
rm -rf 440_timing/timing
rm -rf 500_gr_bench_gen/gr_bench
rm -rf 510_global_route/global_route
rm -rf 600_dr_benchmark_checker/lefdef
rm -rf 610_detail_route/detail_route
