/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* PRS */
.set PRS_ClkSp_CtrlReg__0__MASK, 0x01
.set PRS_ClkSp_CtrlReg__0__POS, 0
.set PRS_ClkSp_CtrlReg__1__MASK, 0x02
.set PRS_ClkSp_CtrlReg__1__POS, 1
.set PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PRS_ClkSp_CtrlReg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set PRS_ClkSp_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set PRS_ClkSp_CtrlReg__COUNT_REG, CYREG_B1_UDB11_CTL
.set PRS_ClkSp_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set PRS_ClkSp_CtrlReg__MASK, 0x03
.set PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PRS_ClkSp_CtrlReg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set PRS_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set PRS_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set PRS_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set PRS_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set PRS_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PRS_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set PRS_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set PRS_sC16_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set PRS_sC16_PRSdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set PRS_sC16_PRSdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set PRS_sC16_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set PRS_sC16_PRSdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set PRS_sC16_PRSdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set PRS_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PRS_sC16_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set PRS_sC16_PRSdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set PRS_sC16_PRSdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set PRS_sC16_PRSdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set PRS_sC16_PRSdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set PRS_sC16_PRSdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set PRS_sC16_PRSdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set PRS_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PRS_sC16_PRSdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set PRS_sC16_PRSdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set PRS_sC16_PRSdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set PRS_sC16_PRSdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set PRS_sC16_PRSdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set PRS_sC16_PRSdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set PRS_sC16_PRSdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set PRS_sC16_PRSdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set PRS_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PRS_sC16_PRSdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set PRS_sC16_PRSdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set PRS_sC16_PRSdp_u1__F1_REG, CYREG_B0_UDB11_F1

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL__0__MASK, 0x01
.set SCL__0__PC, CYREG_PRT12_PC0
.set SCL__0__PORT, 12
.set SCL__0__SHIFT, 0
.set SCL__AG, CYREG_PRT12_AG
.set SCL__BIE, CYREG_PRT12_BIE
.set SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL__BYP, CYREG_PRT12_BYP
.set SCL__DM0, CYREG_PRT12_DM0
.set SCL__DM1, CYREG_PRT12_DM1
.set SCL__DM2, CYREG_PRT12_DM2
.set SCL__DR, CYREG_PRT12_DR
.set SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL__MASK, 0x01
.set SCL__PORT, 12
.set SCL__PRT, CYREG_PRT12_PRT
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL__PS, CYREG_PRT12_PS
.set SCL__SHIFT, 0
.set SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL__SLW, CYREG_PRT12_SLW
.set SCL_RTC__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set SCL_RTC__0__MASK, 0x80
.set SCL_RTC__0__PC, CYREG_PRT3_PC7
.set SCL_RTC__0__PORT, 3
.set SCL_RTC__0__SHIFT, 7
.set SCL_RTC__AG, CYREG_PRT3_AG
.set SCL_RTC__AMUX, CYREG_PRT3_AMUX
.set SCL_RTC__BIE, CYREG_PRT3_BIE
.set SCL_RTC__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SCL_RTC__BYP, CYREG_PRT3_BYP
.set SCL_RTC__CTL, CYREG_PRT3_CTL
.set SCL_RTC__DM0, CYREG_PRT3_DM0
.set SCL_RTC__DM1, CYREG_PRT3_DM1
.set SCL_RTC__DM2, CYREG_PRT3_DM2
.set SCL_RTC__DR, CYREG_PRT3_DR
.set SCL_RTC__INP_DIS, CYREG_PRT3_INP_DIS
.set SCL_RTC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SCL_RTC__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SCL_RTC__LCD_EN, CYREG_PRT3_LCD_EN
.set SCL_RTC__MASK, 0x80
.set SCL_RTC__PORT, 3
.set SCL_RTC__PRT, CYREG_PRT3_PRT
.set SCL_RTC__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SCL_RTC__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SCL_RTC__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SCL_RTC__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SCL_RTC__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SCL_RTC__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SCL_RTC__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SCL_RTC__PS, CYREG_PRT3_PS
.set SCL_RTC__SHIFT, 7
.set SCL_RTC__SLW, CYREG_PRT3_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA__0__MASK, 0x02
.set SDA__0__PC, CYREG_PRT12_PC1
.set SDA__0__PORT, 12
.set SDA__0__SHIFT, 1
.set SDA__AG, CYREG_PRT12_AG
.set SDA__BIE, CYREG_PRT12_BIE
.set SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA__BYP, CYREG_PRT12_BYP
.set SDA__DM0, CYREG_PRT12_DM0
.set SDA__DM1, CYREG_PRT12_DM1
.set SDA__DM2, CYREG_PRT12_DM2
.set SDA__DR, CYREG_PRT12_DR
.set SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA__MASK, 0x02
.set SDA__PORT, 12
.set SDA__PRT, CYREG_PRT12_PRT
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA__PS, CYREG_PRT12_PS
.set SDA__SHIFT, 1
.set SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA__SLW, CYREG_PRT12_SLW
.set SDA_RTC__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set SDA_RTC__0__MASK, 0x40
.set SDA_RTC__0__PC, CYREG_PRT3_PC6
.set SDA_RTC__0__PORT, 3
.set SDA_RTC__0__SHIFT, 6
.set SDA_RTC__AG, CYREG_PRT3_AG
.set SDA_RTC__AMUX, CYREG_PRT3_AMUX
.set SDA_RTC__BIE, CYREG_PRT3_BIE
.set SDA_RTC__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SDA_RTC__BYP, CYREG_PRT3_BYP
.set SDA_RTC__CTL, CYREG_PRT3_CTL
.set SDA_RTC__DM0, CYREG_PRT3_DM0
.set SDA_RTC__DM1, CYREG_PRT3_DM1
.set SDA_RTC__DM2, CYREG_PRT3_DM2
.set SDA_RTC__DR, CYREG_PRT3_DR
.set SDA_RTC__INP_DIS, CYREG_PRT3_INP_DIS
.set SDA_RTC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SDA_RTC__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SDA_RTC__LCD_EN, CYREG_PRT3_LCD_EN
.set SDA_RTC__MASK, 0x40
.set SDA_RTC__PORT, 3
.set SDA_RTC__PRT, CYREG_PRT3_PRT
.set SDA_RTC__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SDA_RTC__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SDA_RTC__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SDA_RTC__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SDA_RTC__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SDA_RTC__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SDA_RTC__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SDA_RTC__PS, CYREG_PRT3_PS
.set SDA_RTC__SHIFT, 6
.set SDA_RTC__SLW, CYREG_PRT3_SLW

/* sw1 */
.set sw1__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set sw1__0__MASK, 0x04
.set sw1__0__PC, CYREG_PRT2_PC2
.set sw1__0__PORT, 2
.set sw1__0__SHIFT, 2
.set sw1__AG, CYREG_PRT2_AG
.set sw1__AMUX, CYREG_PRT2_AMUX
.set sw1__BIE, CYREG_PRT2_BIE
.set sw1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set sw1__BYP, CYREG_PRT2_BYP
.set sw1__CTL, CYREG_PRT2_CTL
.set sw1__DM0, CYREG_PRT2_DM0
.set sw1__DM1, CYREG_PRT2_DM1
.set sw1__DM2, CYREG_PRT2_DM2
.set sw1__DR, CYREG_PRT2_DR
.set sw1__INP_DIS, CYREG_PRT2_INP_DIS
.set sw1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set sw1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set sw1__LCD_EN, CYREG_PRT2_LCD_EN
.set sw1__MASK, 0x04
.set sw1__PORT, 2
.set sw1__PRT, CYREG_PRT2_PRT
.set sw1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set sw1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set sw1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set sw1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set sw1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set sw1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set sw1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set sw1__PS, CYREG_PRT2_PS
.set sw1__SHIFT, 2
.set sw1__SLW, CYREG_PRT2_SLW
.set sw1_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set sw1_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set sw1_int__INTC_MASK, 0x10
.set sw1_int__INTC_NUMBER, 4
.set sw1_int__INTC_PRIOR_NUM, 7
.set sw1_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set sw1_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set sw1_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Dial */
.set Dial_bQuadDec_Stsreg__0__MASK, 0x01
.set Dial_bQuadDec_Stsreg__0__POS, 0
.set Dial_bQuadDec_Stsreg__1__MASK, 0x02
.set Dial_bQuadDec_Stsreg__1__POS, 1
.set Dial_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Dial_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set Dial_bQuadDec_Stsreg__2__MASK, 0x04
.set Dial_bQuadDec_Stsreg__2__POS, 2
.set Dial_bQuadDec_Stsreg__3__MASK, 0x08
.set Dial_bQuadDec_Stsreg__3__POS, 3
.set Dial_bQuadDec_Stsreg__MASK, 0x0F
.set Dial_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set Dial_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Dial_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB08_ST
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Dial_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Dial_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set Dial_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB11_ST

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* enc_a */
.set enc_a__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set enc_a__0__MASK, 0x80
.set enc_a__0__PC, CYREG_PRT0_PC7
.set enc_a__0__PORT, 0
.set enc_a__0__SHIFT, 7
.set enc_a__AG, CYREG_PRT0_AG
.set enc_a__AMUX, CYREG_PRT0_AMUX
.set enc_a__BIE, CYREG_PRT0_BIE
.set enc_a__BIT_MASK, CYREG_PRT0_BIT_MASK
.set enc_a__BYP, CYREG_PRT0_BYP
.set enc_a__CTL, CYREG_PRT0_CTL
.set enc_a__DM0, CYREG_PRT0_DM0
.set enc_a__DM1, CYREG_PRT0_DM1
.set enc_a__DM2, CYREG_PRT0_DM2
.set enc_a__DR, CYREG_PRT0_DR
.set enc_a__INP_DIS, CYREG_PRT0_INP_DIS
.set enc_a__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set enc_a__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set enc_a__LCD_EN, CYREG_PRT0_LCD_EN
.set enc_a__MASK, 0x80
.set enc_a__PORT, 0
.set enc_a__PRT, CYREG_PRT0_PRT
.set enc_a__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set enc_a__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set enc_a__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set enc_a__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set enc_a__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set enc_a__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set enc_a__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set enc_a__PS, CYREG_PRT0_PS
.set enc_a__SHIFT, 7
.set enc_a__SLW, CYREG_PRT0_SLW

/* enc_b */
.set enc_b__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set enc_b__0__MASK, 0x40
.set enc_b__0__PC, CYREG_PRT0_PC6
.set enc_b__0__PORT, 0
.set enc_b__0__SHIFT, 6
.set enc_b__AG, CYREG_PRT0_AG
.set enc_b__AMUX, CYREG_PRT0_AMUX
.set enc_b__BIE, CYREG_PRT0_BIE
.set enc_b__BIT_MASK, CYREG_PRT0_BIT_MASK
.set enc_b__BYP, CYREG_PRT0_BYP
.set enc_b__CTL, CYREG_PRT0_CTL
.set enc_b__DM0, CYREG_PRT0_DM0
.set enc_b__DM1, CYREG_PRT0_DM1
.set enc_b__DM2, CYREG_PRT0_DM2
.set enc_b__DR, CYREG_PRT0_DR
.set enc_b__INP_DIS, CYREG_PRT0_INP_DIS
.set enc_b__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set enc_b__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set enc_b__LCD_EN, CYREG_PRT0_LCD_EN
.set enc_b__MASK, 0x40
.set enc_b__PORT, 0
.set enc_b__PRT, CYREG_PRT0_PRT
.set enc_b__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set enc_b__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set enc_b__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set enc_b__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set enc_b__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set enc_b__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set enc_b__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set enc_b__PS, CYREG_PRT0_PS
.set enc_b__SHIFT, 6
.set enc_b__SLW, CYREG_PRT0_SLW

/* I2CRTC */
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB04_A0
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB04_A1
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB04_D0
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB04_D1
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB04_F0
.set I2CRTC_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB04_F1
.set I2CRTC_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set I2CRTC_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set I2CRTC_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set I2CRTC_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set I2CRTC_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set I2CRTC_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set I2CRTC_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set I2CRTC_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set I2CRTC_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB05_A0
.set I2CRTC_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB05_A1
.set I2CRTC_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set I2CRTC_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB05_D0
.set I2CRTC_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB05_D1
.set I2CRTC_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set I2CRTC_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set I2CRTC_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB05_F0
.set I2CRTC_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB05_F1
.set I2CRTC_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2CRTC_bI2C_UDB_StsReg__0__POS, 0
.set I2CRTC_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2CRTC_bI2C_UDB_StsReg__1__POS, 1
.set I2CRTC_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set I2CRTC_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set I2CRTC_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2CRTC_bI2C_UDB_StsReg__2__POS, 2
.set I2CRTC_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2CRTC_bI2C_UDB_StsReg__3__POS, 3
.set I2CRTC_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2CRTC_bI2C_UDB_StsReg__4__POS, 4
.set I2CRTC_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2CRTC_bI2C_UDB_StsReg__5__POS, 5
.set I2CRTC_bI2C_UDB_StsReg__MASK, 0x3F
.set I2CRTC_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB02_MSK
.set I2CRTC_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2CRTC_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2CRTC_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set I2CRTC_bI2C_UDB_StsReg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set I2CRTC_bI2C_UDB_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set I2CRTC_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB02_ST
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB02_CTL
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set I2CRTC_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set I2CRTC_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2CRTC_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2CRTC_I2C_IRQ__INTC_MASK, 0x01
.set I2CRTC_I2C_IRQ__INTC_NUMBER, 0
.set I2CRTC_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2CRTC_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set I2CRTC_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2CRTC_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2CRTC_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set I2CRTC_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set I2CRTC_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set I2CRTC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2CRTC_IntClock__INDEX, 0x01
.set I2CRTC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2CRTC_IntClock__PM_ACT_MSK, 0x02
.set I2CRTC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2CRTC_IntClock__PM_STBY_MSK, 0x02

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB03_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB03_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB03_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB03_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB03_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB03_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04

/* enc_sw */
.set enc_sw__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set enc_sw__0__MASK, 0x01
.set enc_sw__0__PC, CYREG_PRT2_PC0
.set enc_sw__0__PORT, 2
.set enc_sw__0__SHIFT, 0
.set enc_sw__AG, CYREG_PRT2_AG
.set enc_sw__AMUX, CYREG_PRT2_AMUX
.set enc_sw__BIE, CYREG_PRT2_BIE
.set enc_sw__BIT_MASK, CYREG_PRT2_BIT_MASK
.set enc_sw__BYP, CYREG_PRT2_BYP
.set enc_sw__CTL, CYREG_PRT2_CTL
.set enc_sw__DM0, CYREG_PRT2_DM0
.set enc_sw__DM1, CYREG_PRT2_DM1
.set enc_sw__DM2, CYREG_PRT2_DM2
.set enc_sw__DR, CYREG_PRT2_DR
.set enc_sw__INP_DIS, CYREG_PRT2_INP_DIS
.set enc_sw__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set enc_sw__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set enc_sw__LCD_EN, CYREG_PRT2_LCD_EN
.set enc_sw__MASK, 0x01
.set enc_sw__PORT, 2
.set enc_sw__PRT, CYREG_PRT2_PRT
.set enc_sw__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set enc_sw__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set enc_sw__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set enc_sw__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set enc_sw__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set enc_sw__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set enc_sw__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set enc_sw__PS, CYREG_PRT2_PS
.set enc_sw__SHIFT, 0
.set enc_sw__SLW, CYREG_PRT2_SLW
.set enc_sw_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set enc_sw_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set enc_sw_int__INTC_MASK, 0x04
.set enc_sw_int__INTC_NUMBER, 2
.set enc_sw_int__INTC_PRIOR_NUM, 7
.set enc_sw_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set enc_sw_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set enc_sw_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* rx_int */
.set rx_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set rx_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set rx_int__INTC_MASK, 0x08
.set rx_int__INTC_NUMBER, 3
.set rx_int__INTC_PRIOR_NUM, 7
.set rx_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set rx_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set rx_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* tx_int */
.set tx_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set tx_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set tx_int__INTC_MASK, 0x20
.set tx_int__INTC_NUMBER, 5
.set tx_int__INTC_PRIOR_NUM, 7
.set tx_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set tx_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set tx_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* I2COLED */
.set I2COLED_I2C_FF__ADR, CYREG_I2C_ADR
.set I2COLED_I2C_FF__CFG, CYREG_I2C_CFG
.set I2COLED_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2COLED_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2COLED_I2C_FF__CSR, CYREG_I2C_CSR
.set I2COLED_I2C_FF__D, CYREG_I2C_D
.set I2COLED_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2COLED_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2COLED_I2C_FF__PM_ACT_MSK, 0x04
.set I2COLED_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2COLED_I2C_FF__PM_STBY_MSK, 0x04
.set I2COLED_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2COLED_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2COLED_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2COLED_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2COLED_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2COLED_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2COLED_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2COLED_I2C_IRQ__INTC_MASK, 0x8000
.set I2COLED_I2C_IRQ__INTC_NUMBER, 15
.set I2COLED_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2COLED_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2COLED_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2COLED_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_1 */
.set USBFS_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_1_arb_int__INTC_MASK, 0x400000
.set USBFS_1_arb_int__INTC_NUMBER, 22
.set USBFS_1_arb_int__INTC_PRIOR_NUM, 7
.set USBFS_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBFS_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBFS_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_1_bus_reset__INTC_MASK, 0x800000
.set USBFS_1_bus_reset__INTC_NUMBER, 23
.set USBFS_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBFS_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBFS_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBFS_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBFS_1_Dm__0__MASK, 0x80
.set USBFS_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBFS_1_Dm__0__PORT, 15
.set USBFS_1_Dm__0__SHIFT, 7
.set USBFS_1_Dm__AG, CYREG_PRT15_AG
.set USBFS_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBFS_1_Dm__BIE, CYREG_PRT15_BIE
.set USBFS_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_1_Dm__BYP, CYREG_PRT15_BYP
.set USBFS_1_Dm__CTL, CYREG_PRT15_CTL
.set USBFS_1_Dm__DM0, CYREG_PRT15_DM0
.set USBFS_1_Dm__DM1, CYREG_PRT15_DM1
.set USBFS_1_Dm__DM2, CYREG_PRT15_DM2
.set USBFS_1_Dm__DR, CYREG_PRT15_DR
.set USBFS_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBFS_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_1_Dm__MASK, 0x80
.set USBFS_1_Dm__PORT, 15
.set USBFS_1_Dm__PRT, CYREG_PRT15_PRT
.set USBFS_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_1_Dm__PS, CYREG_PRT15_PS
.set USBFS_1_Dm__SHIFT, 7
.set USBFS_1_Dm__SLW, CYREG_PRT15_SLW
.set USBFS_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBFS_1_Dp__0__MASK, 0x40
.set USBFS_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBFS_1_Dp__0__PORT, 15
.set USBFS_1_Dp__0__SHIFT, 6
.set USBFS_1_Dp__AG, CYREG_PRT15_AG
.set USBFS_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBFS_1_Dp__BIE, CYREG_PRT15_BIE
.set USBFS_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_1_Dp__BYP, CYREG_PRT15_BYP
.set USBFS_1_Dp__CTL, CYREG_PRT15_CTL
.set USBFS_1_Dp__DM0, CYREG_PRT15_DM0
.set USBFS_1_Dp__DM1, CYREG_PRT15_DM1
.set USBFS_1_Dp__DM2, CYREG_PRT15_DM2
.set USBFS_1_Dp__DR, CYREG_PRT15_DR
.set USBFS_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBFS_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBFS_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_1_Dp__MASK, 0x40
.set USBFS_1_Dp__PORT, 15
.set USBFS_1_Dp__PRT, CYREG_PRT15_PRT
.set USBFS_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_1_Dp__PS, CYREG_PRT15_PS
.set USBFS_1_Dp__SHIFT, 6
.set USBFS_1_Dp__SLW, CYREG_PRT15_SLW
.set USBFS_1_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBFS_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_1_dp_int__INTC_MASK, 0x1000
.set USBFS_1_dp_int__INTC_NUMBER, 12
.set USBFS_1_dp_int__INTC_PRIOR_NUM, 7
.set USBFS_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBFS_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBFS_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_1_ep_0__INTC_MASK, 0x1000000
.set USBFS_1_ep_0__INTC_NUMBER, 24
.set USBFS_1_ep_0__INTC_PRIOR_NUM, 7
.set USBFS_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBFS_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBFS_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_1_ep_1__INTC_MASK, 0x02
.set USBFS_1_ep_1__INTC_NUMBER, 1
.set USBFS_1_ep_1__INTC_PRIOR_NUM, 7
.set USBFS_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set USBFS_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBFS_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBFS_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBFS_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBFS_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBFS_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBFS_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBFS_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBFS_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBFS_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBFS_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBFS_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBFS_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBFS_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBFS_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBFS_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBFS_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBFS_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBFS_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBFS_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBFS_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBFS_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBFS_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBFS_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBFS_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBFS_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBFS_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBFS_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBFS_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBFS_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBFS_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBFS_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBFS_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBFS_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBFS_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBFS_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBFS_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBFS_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBFS_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBFS_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBFS_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBFS_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBFS_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBFS_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBFS_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBFS_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBFS_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBFS_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBFS_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBFS_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBFS_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBFS_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBFS_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBFS_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBFS_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBFS_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBFS_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBFS_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBFS_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBFS_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBFS_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBFS_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBFS_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBFS_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBFS_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBFS_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBFS_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBFS_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBFS_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBFS_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBFS_1_USB__CR0, CYREG_USB_CR0
.set USBFS_1_USB__CR1, CYREG_USB_CR1
.set USBFS_1_USB__CWA, CYREG_USB_CWA
.set USBFS_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBFS_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBFS_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBFS_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBFS_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBFS_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBFS_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBFS_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBFS_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBFS_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBFS_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBFS_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBFS_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBFS_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBFS_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBFS_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBFS_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBFS_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBFS_1_USB__PM_ACT_MSK, 0x01
.set USBFS_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBFS_1_USB__PM_STBY_MSK, 0x01
.set USBFS_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBFS_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBFS_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBFS_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBFS_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBFS_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBFS_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBFS_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBFS_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBFS_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBFS_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBFS_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBFS_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBFS_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBFS_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBFS_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBFS_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBFS_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBFS_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBFS_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBFS_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBFS_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBFS_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBFS_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBFS_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBFS_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBFS_1_USB__SOF0, CYREG_USB_SOF0
.set USBFS_1_USB__SOF1, CYREG_USB_SOF1
.set USBFS_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBFS_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBFS_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000803D
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
