

Implementation tool: Xilinx Vivado v.2019.1
Project:             HLS
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Tue Dec 31 14:10:28 JST 2019

#=== Post-Implementation Resource usage ===
SLICE:         1890
LUT:           4085
FF:            4564
DSP:             63
BRAM:            39
SRL:             46
#=== Final timing ===
CP required:    6.667
CP achieved post-synthesis:    8.260
CP achieved post-implementation:    6.579
Timing met
