Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  6 03:41:36 2022
| Host         : DESKTOP-SUFF1L6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FSM_timing_summary_routed.rpt -pb FSM_timing_summary_routed.pb -rpx FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_count_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sta_n_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sta_n_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sta_n_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sta_n_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sta_n_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sta_n_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sta_n_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sta_n_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sta_n_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.296        0.000                      0                   25        0.336        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               7.296        0.000                      0                   25        0.336        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        7.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.296ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 1.923ns (71.231%)  route 0.777ns (28.769%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.387    clk_count_reg[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_count_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_count_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_count_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_count_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    clk_count_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  clk_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    clk_count_reg[20]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.854 r  clk_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.854    clk_count_reg[24]_i_1_n_7
    SLICE_X0Y19          FDRE                                         r  clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  clk_count_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                  7.296    

Slack (MET) :             7.300ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 1.920ns (71.199%)  route 0.777ns (28.801%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.387    clk_count_reg[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_count_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_count_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_count_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_count_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    clk_count_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.851 r  clk_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.851    clk_count_reg[20]_i_1_n_6
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    clock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[21]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  7.300    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 1.899ns (70.973%)  route 0.777ns (29.027%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.387    clk_count_reg[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_count_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_count_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_count_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_count_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    clk_count_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.830 r  clk_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.830    clk_count_reg[20]_i_1_n_4
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    clock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[23]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 1.825ns (70.147%)  route 0.777ns (29.853%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.387    clk_count_reg[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_count_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_count_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_count_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_count_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    clk_count_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.756 r  clk_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.756    clk_count_reg[20]_i_1_n_5
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    clock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[22]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    clk_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 1.809ns (69.962%)  route 0.777ns (30.038%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.387    clk_count_reg[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_count_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_count_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_count_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_count_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.517    clk_count_reg[16]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.740 r  clk_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.740    clk_count_reg[20]_i_1_n_7
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.509    14.850    clock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[20]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 1.806ns (69.927%)  route 0.777ns (30.073%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.387    clk_count_reg[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_count_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_count_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_count_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_count_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.737 r  clk_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.737    clk_count_reg[16]_i_1_n_6
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[17]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  7.416    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.785ns (69.681%)  route 0.777ns (30.319%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.387    clk_count_reg[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_count_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_count_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_count_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_count_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.716 r  clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.716    clk_count_reg[16]_i_1_n_4
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[19]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 1.711ns (68.779%)  route 0.777ns (31.221%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.387    clk_count_reg[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_count_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_count_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_count_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_count_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.642 r  clk_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.642    clk_count_reg[16]_i_1_n_5
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[18]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 1.695ns (68.577%)  route 0.777ns (31.423%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.387    clk_count_reg[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_count_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_count_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_count_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk_count_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.626 r  clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.626    clk_count_reg[16]_i_1_n_7
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[16]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.531ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 1.692ns (68.539%)  route 0.777ns (31.461%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clk_count_reg[1]/Q
                         net (fo=2, routed)           0.777     6.387    clk_count_reg[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    clk_count_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk_count_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.289 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk_count_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.623 r  clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.623    clk_count_reg[12]_i_1_n_6
    SLICE_X0Y16          FDRE                                         r  clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512    14.853    clock_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  clk_count_reg[13]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.062    15.154    clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  7.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  clk_count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.800    clk_count_reg[0]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     1.845 r  clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.845    clk_count[0]_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.915 r  clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    clk_count_reg[0]_i_1_n_7
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (57.987%)  route 0.185ns (42.013%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_count_reg[20]/Q
                         net (fo=2, routed)           0.185     1.798    clk_count_reg[20]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.913 r  clk_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    clk_count_reg[20]_i_1_n_7
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[20]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clk_count_reg[12]/Q
                         net (fo=2, routed)           0.189     1.803    clk_count_reg[12]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    clk_count_reg[12]_i_1_n_7
    SLICE_X0Y16          FDRE                                         r  clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  clk_count_reg[12]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clk_count_reg[16]/Q
                         net (fo=2, routed)           0.189     1.802    clk_count_reg[16]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.917 r  clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    clk_count_reg[16]_i_1_n_7
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[16]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clk_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clk_count_reg[24]/Q
                         net (fo=2, routed)           0.189     1.800    clk_count_reg[24]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  clk_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    clk_count_reg[24]_i_1_n_7
    SLICE_X0Y19          FDRE                                         r  clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.983    clock_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  clk_count_reg[24]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.242%)  route 0.185ns (38.758%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  clk_count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.800    clk_count_reg[0]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     1.845 r  clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.845    clk_count[0]_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.951 r  clk_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.951    clk_count_reg[0]_i_1_n_6
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.154%)  route 0.185ns (38.846%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_count_reg[20]/Q
                         net (fo=2, routed)           0.185     1.798    clk_count_reg[20]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.949 r  clk_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.949    clk_count_reg[20]_i_1_n_6
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  clk_count_reg[21]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clk_count_reg[12]/Q
                         net (fo=2, routed)           0.189     1.803    clk_count_reg[12]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.954 r  clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    clk_count_reg[12]_i_1_n_6
    SLICE_X0Y16          FDRE                                         r  clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  clk_count_reg[13]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clk_count_reg[16]/Q
                         net (fo=2, routed)           0.189     1.802    clk_count_reg[16]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.953 r  clk_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.953    clk_count_reg[16]_i_1_n_6
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  clk_count_reg[17]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.332ns (64.242%)  route 0.185ns (35.758%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  clk_count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.800    clk_count_reg[0]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     1.845 r  clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.845    clk_count[0]_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.991 r  clk_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.991    clk_count_reg[0]_i_1_n_5
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  clk_count_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.412    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    clk_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    clk_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    clk_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    clk_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    clk_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    clk_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    clk_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clk_count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clk_count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_count_reg[15]/C



