<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
    <head>
        <link rel="stylesheet" href="default.css" type="text/css" />
        <meta http-equiv="Content-Type" content="application/xhtml+xml; charset=utf-8" />
        <meta http-equiv="Content-Language" content="en" />
        <meta name="description" content="Giovanni Funchal" />
        <meta name="keywords" content="Giovanni Funchal, Giovanni, Funchal" />
        <meta name="robots" content="INDEX, FOLLOW" />
        <title>Giovanni Funchal</title>
    </head>
    <body>
        <div id="wrap">
            <div id="body">
                <div id="sidebar">
                    <img src="photo.png" alt="" width="150" height="150" />
                </div>

                <h1>Giovanni Funchal</h1>
                <div id="info">
                    Brazilian, born May 5th, 1985.<br/>
                    34, rue du Colonel Bougault - 38100 Grenoble, France.<br/>
                    Phone: +33(0)648299276 — Email: <a href="mailto:gafunchal@gmail.com">gafunchal@gmail.com</a>
                </div>

                <h2>Current position</h2>
                <h3>May 2008 - May 2011 (expected)</h3>
                <p>
                    <i>Ph.D candidate in Computer Science</i>, STMicroelectronics/Verimag (CIFRE)
                </p>

                <h2>Experience</h2>
                <h3>May 2008 - May 2011 (expected)</h3>
                <p>
                    <i>R&amp;D Engineer</i> (for my Ph.D),
                    STMicroelectronics, Grenoble, France.
                </p>
                <h3>Nov 2007 - April 2008 (6 months)</h3>
                <p>
                    <i>Research engineer</i>,
                    Joseph Fourier University, Grenoble, France.
                </p>
                <h3>Oct 2006 - Jun 2007 (9 months)</h3>
                <p>
                    <i>Research intern</i>,
                    Verimag Research Lab, Gières, France.<br/>
                    I worked on the comparison of models of embedded systems.
                </p>
                <h3>Feb 2006 - Aug 2006 (7 months)</h3>
                <p>
                    <i>Engineering intern</i>,
                    STMicroelectronics, Grenoble, France.
                    I integrated state-of-the art technology to the SystemC TLM model of the
                    STn8815
                    Nomadik Multimedia Processor.
                </p>
                <h3>Nov 2003 - Aug 2005 (1 year 10 months)</h3>
                <p>
                    Working as an undergraduate assistant engineer of the
                    Microelectronics group at the Embedded Systems Lab
                    of the Federal University of Rio Grande do Sul at Porto Alegre,
                    Brazil, I took part of the Brazil-IP project by integrating
                    SystemC RTL IP cores, by writing glue SystemC models and by developing a C/Linux application for
                    testing.
                </p>

                <h2>Education</h2>
                <h3>2011 (expected)</h3>
                <p>
                    Ph.D, Computer Science, Grenoble University, France.
                </p>
                <h3>2007</h3>
                <p>
                    Double degree<br/>
                    M.Sc, Computer Science, Joseph Fourier University, France.<br/>
                    M.Eng, Telecommunications, ENSIMAG, Grenoble Institute of Technology, France.
                </p>
                <h3>2005</h3>
                <p>
                    B.Eng, Computer Engineering, Federal University of Rio Grande do Sul, Brazil.
                </p>

                <h2>Languages</h2>
                <h3>English</h3>
                <p>Excelent, TOEIC 920 (Feb 2006)</p>
                <h3>French</h3>
                <p>Fluent, TCF level 4 (Mar 2006)</p>
                <h3>Portuguese</h3>
                <p>Mother tongue</p>

                <h2>Student monitoring</h2>
                <h3>Portability with respect to execution model in system-on-chip simulation</h3>
                <p>
                    Rafael Velasquez, short research internship (french TER). 2 Feb - 25 Jun 2010.<br />
                </p>
                <h3>Modeling time in system-on-chip simulators</h3>
                <p>
                    Mohamed El Aissaoui, short research internship (french TER). 1 Feb - 1 Jun 2010.<br />
                </p>
                <h3>Design of an experimental simulator for systems-on-chip</h3>
                <p>
                    Nabila Abdessaied, master's thesis. 5 Jan - 4 Jul 2009.<br />
                </p>

                <h2>Teaching</h2>
                <h3>2009 - 2010</h3>
                <p>
                    Project, Transaction-level Modeling of System-on-chip (12h)<br />
                    ENSIMAG, Grenoble Institute of Technology, France.
                </p>
                <p>
                    Tutorial, Topics of Object Oriented Programming with Java (15h)<br />
                    Master on Computer Science, Joseph Fourier University, France.
                </p>
                <h3>2008 - 2009</h3>
                <p>
                    Tutorial, Introduction to Unix (10h30)<br />
                    ENSIMAG, Grenoble Institute of Technology, France.
                </p>
                <h3>2007 - 2008</h3>
                <p>
                    Project, Introduction to C (11h)<br />
                    Project, Computer Architecture, Separate Data/Control path (12h)<br />
                    ENSIMAG, Grenoble Institute of Technology, France.
                </p>
                <span class="nbsp"></span>
            </div>
        </div>
    </body>
</html>
