{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519269056937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519269056945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 22:10:56 2018 " "Processing started: Wed Feb 21 22:10:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519269056945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1519269056945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Project -c Project " "Command: quartus_drc Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1519269056945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1519269058893 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1519269059252 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1519269059273 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1519269059273 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1519269059273 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1519269059273 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519269059322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519269059322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1519269059322 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1519269059322 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1519269059385 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 150 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 150 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 8107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\]~DUPLICATE " "Node  \"PC\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 10451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " Selector47~2 " "Node  \"Selector47~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " PC\[8\]~_wirecell " "Node  \"PC\[8\]~_wirecell\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 7996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " PC\[7\] " "Node  \"PC\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " Selector43~2 " "Node  \"Selector43~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " PC~21 " "Node  \"PC~21\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " dmem~44 " "Node  \"dmem~44\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " LdMAR~0 " "Node  \"LdMAR~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\]~DUPLICATE " "Node  \"PC\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 10453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " regs~2607 " "Node  \"regs~2607\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " Selector44~2 " "Node  \"Selector44~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " PC~15 " "Node  \"PC~15\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " imem~0DUPLICATE " "Node  \"imem~0DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 10425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " Selector50~1 " "Node  \"Selector50~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " regs~2661 " "Node  \"regs~2661\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " Selector46~2 " "Node  \"Selector46~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " PC~17 " "Node  \"PC~17\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " thebus\[0\]~6 " "Node  \"thebus\[0\]~6\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " regs~2603 " "Node  \"regs~2603\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " Selector48~4 " "Node  \"Selector48~4\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\] " "Node  \"PC\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " Selector45~2 " "Node  \"Selector45~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " PC~13 " "Node  \"PC~13\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " Selector39~1 " "Node  \"Selector39~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\] " "Node  \"PC\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " regs~2645 " "Node  \"regs~2645\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " WideOr49~0 " "Node  \"WideOr49~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_NODES_INFO" " PC~19 " "Node  \"PC~19\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061102 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1519269061102 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1519269061102 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 8107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " Selector44~2 " "Node  \"Selector44~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " Selector43~2 " "Node  \"Selector43~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " Selector45~2 " "Node  \"Selector45~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " Selector46~2 " "Node  \"Selector46~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " Selector48~4 " "Node  \"Selector48~4\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " Selector47~2 " "Node  \"Selector47~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 276 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[6\]~65 " "Node  \"thebus\[6\]~65\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[5\]~56 " "Node  \"thebus\[5\]~56\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[3\]~38 " "Node  \"thebus\[3\]~38\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[8\]~83 " "Node  \"thebus\[8\]~83\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[10\]~99 " "Node  \"thebus\[10\]~99\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[13\]~120 " "Node  \"thebus\[13\]~120\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[2\]~28 " "Node  \"thebus\[2\]~28\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[4\]~47 " "Node  \"thebus\[4\]~47\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[12\]~113 " "Node  \"thebus\[12\]~113\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[9\]~92 " "Node  \"thebus\[9\]~92\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[11\]~106 " "Node  \"thebus\[11\]~106\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[7\]~74 " "Node  \"thebus\[7\]~74\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[14\]~127 " "Node  \"thebus\[14\]~127\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " LdMAR~0 " "Node  \"LdMAR~0\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[0\]~6 " "Node  \"thebus\[0\]~6\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[15\]~135 " "Node  \"thebus\[15\]~135\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[1\]~17 " "Node  \"thebus\[1\]~17\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[16\]~142 " "Node  \"thebus\[16\]~142\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[22\]~184 " "Node  \"thebus\[22\]~184\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[21\]~178 " "Node  \"thebus\[21\]~178\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[20\]~170 " "Node  \"thebus\[20\]~170\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[17\]~149 " "Node  \"thebus\[17\]~149\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 3948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_NODES_INFO" " thebus\[23\]~191 " "Node  \"thebus\[23\]~191\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/Project.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Dropbox/School/Tech/!2017-18/Spring 2018/CS 3220 - Processor Design/Project1_restored/" { { 0 { 0 ""} 0 4188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1519269061108 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1519269061108 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1519269061108 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "200 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 200 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1519269061110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 1  Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "747 " "Peak virtual memory: 747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519269061302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 22:11:01 2018 " "Processing ended: Wed Feb 21 22:11:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519269061302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519269061302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519269061302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1519269061302 ""}
