#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 25 10:28:21 2023
# Process ID: 3104
# Current directory: D:/FPGACode/XilinxProject/kernel3x3x3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3736 D:\FPGACode\XilinxProject\kernel3x3x3\kernel3x3x3.xpr
# Log file: D:/FPGACode/XilinxProject/kernel3x3x3/vivado.log
# Journal file: D:/FPGACode/XilinxProject/kernel3x3x3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.xpr
update_compile_order -fileset sources_1
close [ open D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/bias_distribution.v w ]
add_files D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/bias_distribution.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sim_1/new/bias_distrbution_tb.v w ]
add_files -fileset sim_1 D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sim_1/new/bias_distrbution_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bias_distribution_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source bias_distribution_tb.tcl
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top single_layer_conv_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source single_layer_conv_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/single_layer_conv_tb/single_layer_conv_dut/distriKernel}} 
current_wave_config {Untitled 2}
add_wave {{/single_layer_conv_tb/single_layer_conv_dut/distriField}} 
current_wave_config {Untitled 2}
add_wave {{/single_layer_conv_tb/single_layer_conv_dut/distriBias}} 
relaunch_sim
relaunch_sim
close_sim
