#@ # 
#@ # Running dc_shell Version S-2021.06-SP4 for linux64 -- Nov 23, 2021
#@ # Date:   Sun Dec 18 16:46:12 2022
#@ # Run by: isa09_2022_2023@isaserver
#@ 

source /eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/admin/setup/.synopsys_dc.setup
#@ # -- Starting source /eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/admin/setup/.synopsys_dc.setup

#@ #
#@ #		".synopsys_dc.setup" Initialization File for
#@ #
#@ #		    Dc_Shell and Design_Analyzer
#@ #
#@ #	The variables in this file define the behavior of many parts
#@ #	of the Synopsys Synthesis Tools.  Upon installation, they should 
#@ #	be reviewed and modified to fit your site's needs.  Each engineer
#@ #	can have a .synopsys file in his/her home directory or current
#@ #	directory to override variable settings in this file.  
#@ #
#@ #  	Each logical grouping of variables is commented as to their 
#@ #	nature and effect on the Synthesis Commands.  Examples of
#@ #	variable groups are the Compile Variable Group, which affects 
#@ #	the designs produced by the COMPILE command, and the Schematic 
#@ #	Variable Group, which affects the output of the create_schematic
#@ #	command.
#@ #
#@ #	You can type "man <group_name>_variables" in dc_shell or 
#@ #	design_analyzer to get help about a group of variables.
#@ #	For instance, to get help about the "system" variable group, 
#@ #	type "help system_variables".  You can also type
#@ #	"man <variable name>", to get help on the that variable's 
#@ #	group.
#@ #
#@ 
#@ # System variables
#@ set sh_command_abbrev_mode       "Anywhere"
#@ set sh_continue_on_error         "true"
#@ update_app_var -default true sh_continue_on_error
#@ Initializing gui preferences from file  /home/isa09_2022_2023/.synopsys_dc_gui/preferences.tcl
define_design_lib WORK -path ./WORK
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/PPG.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/PPG.sv
Presto compilation completed successfully.
Loading db file '/eda/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/libraries/syn/dw_foundation.sldb'
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/BoothEncoder.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/BoothEncoder.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/BEU.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/BEU.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/BoothSelector.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/BoothSelector.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/BSU.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/BSU.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/part_prod_top.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/part_prod_top.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/PPRU.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/PPRU.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/ADJUST.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/ADJUST.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/DADDA_STAGE1.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/DADDA_STAGE1.sv
Opening include file ../src/mantissa_multiplier/half_adder.sv
Opening include file ../src/mantissa_multiplier/full_adder.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/DADDA_STAGE2.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/DADDA_STAGE2.sv
Opening include file ../src/mantissa_multiplier/half_adder.sv
Opening include file ../src/mantissa_multiplier/full_adder.sv
Opening include file ../src/mantissa_multiplier/compressor_5_to_3.sv
Opening include file ../src/mantissa_multiplier/full_adder.sv
Warning:  ../src/mantissa_multiplier/full_adder.sv:2: Overwriting existing design element 'full_adder' with newer version. (VER-64)
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/DADDA_STAGE3.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/DADDA_STAGE3.sv
Opening include file ../src/mantissa_multiplier/half_adder.sv
Opening include file ../src/mantissa_multiplier/full_adder.sv
Opening include file ../src/mantissa_multiplier/compressor_5_to_3.sv
Opening include file ../src/mantissa_multiplier/full_adder.sv
Warning:  ../src/mantissa_multiplier/full_adder.sv:2: Overwriting existing design element 'full_adder' with newer version. (VER-64)
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/FINAL_ADDER.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/FINAL_ADDER.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/AU.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/AU.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/mantissa_multiplier/mantissa_multiplier.sv}
Running PRESTO HDLC
Compiling source file ../src/mantissa_multiplier/mantissa_multiplier.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/FPU/cf_math_pkg.sv}
Running PRESTO HDLC
Compiling source file ../src/FPU/cf_math_pkg.sv
Warning:  ../src/FPU/cf_math_pkg.sv:18: The package cf_math_pkg has already been analyzed. It is being replaced. (VER-26)
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/FPU/lzc.sv}
Running PRESTO HDLC
Compiling source file ../src/FPU/lzc.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/FPU/rr_arb_tree.sv}
Running PRESTO HDLC
Compiling source file ../src/FPU/rr_arb_tree.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/FPU/fpnew_pkg.sv}
Running PRESTO HDLC
Compiling source file ../src/FPU/fpnew_pkg.sv
Warning:  ../src/FPU/fpnew_pkg.sv:17: The package fpnew_pkg has already been analyzed. It is being replaced. (VER-26)
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/FPU/fpnew_classifier.sv}
Running PRESTO HDLC
Compiling source file ../src/FPU/fpnew_classifier.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/FPU/fpnew_rounding.sv}
Running PRESTO HDLC
Compiling source file ../src/FPU/fpnew_rounding.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/FPU/fpnew_fma.sv}
Running PRESTO HDLC
Compiling source file ../src/FPU/fpnew_fma.sv
Opening include file ../src/FPU/registers.svh
Opening include file ../src/FPU/../mantissa_multiplier/mantissa_multiplier.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/FPU/fpnew_opgroup_fmt_slice.sv}
Running PRESTO HDLC
Compiling source file ../src/FPU/fpnew_opgroup_fmt_slice.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/FPU/fpnew_opgroup_block.sv}
Running PRESTO HDLC
Compiling source file ../src/FPU/fpnew_opgroup_block.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog {../src/FPU/fpnew_top.sv}
Running PRESTO HDLC
Compiling source file ../src/FPU/fpnew_top.sv
Presto compilation completed successfully.
1
set power_preserve_rtl_hier_names true
true
elaborate fpnew_top -lib WORK
Loading db file '/eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../src/FPU/fpnew_pkg.sv:391: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 83 in file
	'../src/FPU/fpnew_top.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           380            |    user/user     |
===============================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   fpnew_top/83   |   4    |    1    |      2       |
======================================================
Presto compilation completed successfully. (fpnew_top)
Elaborated 1 design.
Current design is now 'fpnew_top'.
Information: Building the design 'fpnew_opgroup_block' instantiated from design 'fpnew_top' with
	the parameters "OpGroup=2'h0,Width=32'h00000020,EnableVectors=1'h0,FpFmtMask=5'h10,IntFmtMask=4'h2,FmtPipeRegs=160'h0000000300000003000000030000000300000003@parray[31:0][0:4],FmtUnitTypes=10'h155@parray[1:0][0:4],PipeConfig=2'h3,TagType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../src/FPU/fpnew_pkg.sv:391: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_block_0_00000020_0_10_2_155_3__logic_Z_1yB__622949)
Information: Building the design 'fpnew_opgroup_block' instantiated from design 'fpnew_top' with
	the parameters "OpGroup=2'h1,Width=32'h00000020,EnableVectors=1'h0,FpFmtMask=5'h10,IntFmtMask=4'h2,FmtPipeRegs=160'h0000000300000003000000030000000300000003@parray[31:0][0:4],FmtUnitTypes=10'h000@parray[1:0][0:4],PipeConfig=2'h3,TagType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../src/FPU/fpnew_pkg.sv:391: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_block_1_00000020_0_10_2_000_3__logic_Z_1yB__622949)
Information: Building the design 'fpnew_opgroup_block' instantiated from design 'fpnew_top' with
	the parameters "OpGroup=2'h2,Width=32'h00000020,EnableVectors=1'h0,FpFmtMask=5'h10,IntFmtMask=4'h2,FmtPipeRegs=160'h0000000300000003000000030000000300000003@parray[31:0][0:4],FmtUnitTypes=10'h000@parray[1:0][0:4],PipeConfig=2'h3,TagType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../src/FPU/fpnew_pkg.sv:391: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_block_2_00000020_0_10_2_000_3__logic_Z_1yB__622949)
Information: Building the design 'fpnew_opgroup_block' instantiated from design 'fpnew_top' with
	the parameters "OpGroup=2'h3,Width=32'h00000020,EnableVectors=1'h0,FpFmtMask=5'h10,IntFmtMask=4'h2,FmtPipeRegs=160'h0000000300000003000000030000000300000003@parray[31:0][0:4],FmtUnitTypes=10'h000@parray[1:0][0:4],PipeConfig=2'h3,TagType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../src/FPU/fpnew_pkg.sv:391: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_block_3_00000020_0_10_2_000_3__logic_Z_1yB__622949)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_top' with
	the parameters "NumIn=32'h00000004,DataType="struct(0%fpnew_top:_Pr0o09Q3Si%(result%sywREG%array(0%31%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(tag%sywREG%logic))%O0WTy6a",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../src/FPU/rr_arb_tree.sv:210: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000004_1_635242 line 238 in file
		'../src/FPU/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000004_1_635242)
Information: Building the design 'fpnew_opgroup_fmt_slice' instantiated from design 'fpnew_opgroup_block_0_00000020_0_10_2_155_3__logic_Z_1yB__622949' with
	the parameters "OpGroup=2'h0,FpFormat=3'h0,Width=32'h00000020,EnableVectors=1'h0,NumPipeRegs=32'h00000003,PipeConfig=2'h3,TagType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../src/FPU/fpnew_opgroup_fmt_slice.sv:249: signed to unsigned assignment occurs. (VER-318)
Warning:  ../src/FPU/fpnew_pkg.sv:391: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_fmt_slice_0_0_00000020_0_00000003_3__logic_Z_1yB_)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_opgroup_block_0_00000020_0_10_2_155_3__logic_Z_1yB__622949' with
	the parameters "NumIn=32'h00000005,DataType="struct(0%fpnew_opgroup_block_0_00000020_0_10_2_155_3__logic_Z_1yB__622949:_Pr0OIIBAMa%(result%sywREG%array(0%31%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(ext_bit%sywREG%logic)(tag%sywREG%logic))%3C@v3fa",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../src/FPU/rr_arb_tree.sv:210: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000005_1_064242 line 238 in file
		'../src/FPU/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000005_1_064242)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_opgroup_block_1_00000020_0_10_2_000_3__logic_Z_1yB__622949' with
	the parameters "NumIn=32'h00000005,DataType="struct(0%fpnew_opgroup_block_1_00000020_0_10_2_000_3__logic_Z_1yB__622949:_Pr0OIIBAMa%(result%sywREG%array(0%31%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(ext_bit%sywREG%logic)(tag%sywREG%logic))%x0Chfsi",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../src/FPU/rr_arb_tree.sv:210: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000005_1_328242 line 238 in file
		'../src/FPU/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000005_1_328242)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_opgroup_block_2_00000020_0_10_2_000_3__logic_Z_1yB__622949' with
	the parameters "NumIn=32'h00000005,DataType="struct(0%fpnew_opgroup_block_2_00000020_0_10_2_000_3__logic_Z_1yB__622949:_Pr0OIIBAMa%(result%sywREG%array(0%31%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(ext_bit%sywREG%logic)(tag%sywREG%logic))%Zs56&nd",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../src/FPU/rr_arb_tree.sv:210: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000005_1_236242 line 238 in file
		'../src/FPU/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000005_1_236242)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_opgroup_block_3_00000020_0_10_2_000_3__logic_Z_1yB__622949' with
	the parameters "NumIn=32'h00000005,DataType="struct(0%fpnew_opgroup_block_3_00000020_0_10_2_000_3__logic_Z_1yB__622949:_Pr0OIIBAMa%(result%sywREG%array(0%31%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(ext_bit%sywREG%logic)(tag%sywREG%logic))%32oq8Zi",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../src/FPU/rr_arb_tree.sv:210: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000005_1_072242 line 238 in file
		'../src/FPU/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000005_1_072242)
Information: Building the design 'lzc' instantiated from design 'rr_arb_tree_00000004_1_635242' with
	the parameters "WIDTH=32'h00000004,MODE=1'h0". (HDL-193)
Presto compilation completed successfully. (lzc_00000004_0)
Information: Building the design 'fpnew_fma' instantiated from design 'fpnew_opgroup_fmt_slice_0_0_00000020_0_00000003_3__logic_Z_1yB_' with
	the parameters "FpFormat=3'h0,NumPipeRegs=32'h00000003,PipeConfig=2'h3,TagType="logic%Z@1yB@&",AuxType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../src/FPU/fpnew_fma.sv:145: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/FPU/fpnew_fma.sv:466: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/FPU/fpnew_fma.sv:671: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/FPU/fpnew_fma.sv:422: signed to unsigned assignment occurs. (VER-318)
Warning:  ../src/FPU/fpnew_fma.sv:423: signed to unsigned assignment occurs. (VER-318)
Warning:  ../src/FPU/fpnew_fma.sv:424: signed to unsigned assignment occurs. (VER-318)
Warning:  ../src/FPU/fpnew_fma.sv:469: unsigned to signed assignment occurs. (VER-318)
Warning:  ../src/FPU/fpnew_fma.sv:470: unsigned to signed assignment occurs. (VER-318)
Warning:  ../src/FPU/fpnew_fma.sv:471: unsigned to signed assignment occurs. (VER-318)
Warning:  ../src/FPU/fpnew_fma.sv:587: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 177 in file
	'../src/FPU/fpnew_fma.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           190            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 134 in file
		'../src/FPU/fpnew_fma.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| inp_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 138 in file
		'../src/FPU/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_operands_q_reg | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 139 in file
		'../src/FPU/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_is_boxed_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 140 in file
		'../src/FPU/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 141 in file
		'../src/FPU/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inp_pipe_op_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 142 in file
		'../src/FPU/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| inp_pipe_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 143 in file
		'../src/FPU/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_tag_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 144 in file
		'../src/FPU/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 448 in file
		'../src/FPU/fpnew_fma.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| mid_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 452 in file
		'../src/FPU/fpnew_fma.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mid_pipe_eff_sub_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 453 in file
		'../src/FPU/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_exp_prod_q_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 454 in file
		'../src/FPU/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_exp_diff_q_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 455 in file
		'../src/FPU/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_tent_exp_q_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 456 in file
		'../src/FPU/fpnew_fma.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_add_shamt_q_reg | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 457 in file
		'../src/FPU/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| mid_pipe_sticky_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 458 in file
		'../src/FPU/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_sum_q_reg  | Flip-flop |  76   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 459 in file
		'../src/FPU/fpnew_fma.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| mid_pipe_final_sign_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 460 in file
		'../src/FPU/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 461 in file
		'../src/FPU/fpnew_fma.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| mid_pipe_res_is_spec_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 462 in file
		'../src/FPU/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_spec_res_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 463 in file
		'../src/FPU/fpnew_fma.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_spec_stat_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 464 in file
		'../src/FPU/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_tag_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 465 in file
		'../src/FPU/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 663 in file
		'../src/FPU/fpnew_fma.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| out_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 667 in file
		'../src/FPU/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_pipe_result_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 668 in file
		'../src/FPU/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_pipe_status_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 669 in file
		'../src/FPU/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_tag_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_ line 670 in file
		'../src/FPU/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_)
Information: Building the design 'lzc' instantiated from design 'rr_arb_tree_00000005_1_064242' with
	the parameters "WIDTH=32'h00000005,MODE=1'h0". (HDL-193)
Presto compilation completed successfully. (lzc_00000005_0)
Information: Building the design 'fpnew_classifier' instantiated from design 'fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_' with
	the parameters "FpFormat=3'h0,NumOperands=3". (HDL-193)
Presto compilation completed successfully. (fpnew_classifier_0_3)
Information: Building the design 'mantissa_multiplier'. (HDL-193)
Presto compilation completed successfully. (mantissa_multiplier)
Information: Building the design 'lzc' instantiated from design 'fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_' with
	the parameters "WIDTH=32'h00000033,MODE=1". (HDL-193)
Presto compilation completed successfully. (lzc_00000033_1)
Information: Building the design 'fpnew_rounding' instantiated from design 'fpnew_fma_0_00000003_3__logic_Z_1yB___logic_Z_1yB_' with
	the parameters "AbsWidth=32'h0000001f". (HDL-193)
Warning:  ../src/FPU/fpnew_rounding.sv:47: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 44 in file
	'../src/FPU/fpnew_rounding.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    user/user     |
|            47            |    user/user     |
===============================================
Presto compilation completed successfully. (fpnew_rounding_0000001f)
Information: Building the design 'part_prod_top' instantiated from design 'mantissa_multiplier' with
	the parameters "num_par_prod=9,input_nbit=24,res_nbit=26". (HDL-193)
Presto compilation completed successfully. (part_prod_top_num_par_prod9_input_nbit24_res_nbit26)
Information: Building the design 'AU'. (HDL-193)
Presto compilation completed successfully. (AU)
Information: Building the design 'PPG' instantiated from design 'part_prod_top_num_par_prod9_input_nbit24_res_nbit26' with
	the parameters "input_nbit=24,res_nbit=26". (HDL-193)
Presto compilation completed successfully. (PPG_input_nbit24_res_nbit26)
Information: Building the design 'BEU' instantiated from design 'part_prod_top_num_par_prod9_input_nbit24_res_nbit26' with
	the parameters "num_par_prod=9,input_nbit=24". (HDL-193)
Presto compilation completed successfully. (BEU_num_par_prod9_input_nbit24)
Information: Building the design 'BSU' instantiated from design 'part_prod_top_num_par_prod9_input_nbit24_res_nbit26' with
	the parameters "num_par_prod=9,res_nbit=26". (HDL-193)
Presto compilation completed successfully. (BSU_num_par_prod9_res_nbit26)
Information: Building the design 'PPRU'. (HDL-193)
Presto compilation completed successfully. (PPRU)
Information: Building the design 'ADJUST'. (HDL-193)
Presto compilation completed successfully. (ADJUST)
Information: Building the design 'DADDA_STAGE1'. (HDL-193)
Presto compilation completed successfully. (DADDA_STAGE1)
Information: Building the design 'DADDA_STAGE2'. (HDL-193)
Presto compilation completed successfully. (DADDA_STAGE2)
Information: Building the design 'DADDA_STAGE3'. (HDL-193)
Presto compilation completed successfully. (DADDA_STAGE3)
Information: Building the design 'FINAL_ADDER'. (HDL-193)
Presto compilation completed successfully. (FINAL_ADDER)
Information: Building the design 'BoothEncoder'. (HDL-193)
Warning:  ../src/mantissa_multiplier/BoothEncoder.sv:12: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 11 in file
	'../src/mantissa_multiplier/BoothEncoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully. (BoothEncoder)
Information: Building the design 'BoothSelector' instantiated from design 'BSU_num_par_prod9_res_nbit26' with
	the parameters "nbit=26". (HDL-193)
Presto compilation completed successfully. (BoothSelector_nbit26)
Information: Building the design 'half_adder'. (HDL-193)
Presto compilation completed successfully. (half_adder)
Information: Building the design 'full_adder'. (HDL-193)
Presto compilation completed successfully. (full_adder)
Information: Building the design 'compressor_5_to_3'. (HDL-193)
Presto compilation completed successfully. (compressor_5_to_3)
Information: Building the design 'BoothSelector_j'. (HDL-193)
Presto compilation completed successfully. (BoothSelector_j)
1
uniquify
Information: Uniquified 2 instances of design 'lzc_00000004_0'. (OPT-1056)
Information: Uniquified 8 instances of design 'lzc_00000005_0'. (OPT-1056)
Information: Uniquified 9 instances of design 'BoothEncoder'. (OPT-1056)
Information: Uniquified 9 instances of design 'BoothSelector_nbit26'. (OPT-1056)
Information: Uniquified 16 instances of design 'half_adder'. (OPT-1056)
Information: Uniquified 171 instances of design 'full_adder'. (OPT-1056)
Information: Uniquified 75 instances of design 'compressor_5_to_3'. (OPT-1056)
Information: Uniquified 234 instances of design 'BoothSelector_j'. (OPT-1056)
1
link

  Linking design 'fpnew_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (551 designs)             /home/isa09_2022_2023/lab2/Assignment2/syn/fpnew_top.db, etc
  NangateOpenCellLibrary (library) /eda/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/libraries/syn/dw_foundation.sldb

1
create_clock -name MY_CLK -period 2.5 clk_i
1
set_dont_touch_network MY_CLK
1
set_clock_uncertainty 0.07 [get_clocks MY_CLK]
1
set_input_delay 0.5 -max -clock MY_CLK [remove_from_collection [all_inputs] clk_i]
1
set_output_delay 0.5 -max -clock MY_CLK [all_outputs]
1
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set_load $OLOAD [all_outputs]
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.4 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.4 |     *     |
============================================================================

============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                       |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 0              |
| Leaf Cell Count                                         | 7484           |
| Number of User Hierarchies                              | 550            |
| Sequential Cell Count                                   | 324            |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
============================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2164 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fpnew_top'
Information: Removing unused design 'BoothSelector_j_0'. (OPT-1055)
Information: Removing unused design 'BoothSelector_j_1'. (OPT-1055)
Information: The register 'gen_operation_groups[0].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[2]' will be removed. (OPT-1207)
Information: The register 'gen_operation_groups[0].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[1]' will be removed. (OPT-1207)
Information: The register 'gen_operation_groups[0].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[0]' will be removed. (OPT-1207)
Information: The register 'gen_operation_groups[1].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[2]' will be removed. (OPT-1207)
Information: The register 'gen_operation_groups[1].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[1]' will be removed. (OPT-1207)
Information: The register 'gen_operation_groups[1].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[0]' will be removed. (OPT-1207)
Information: The register 'gen_operation_groups[2].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[2]' will be removed. (OPT-1207)
Information: The register 'gen_operation_groups[2].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[1]' will be removed. (OPT-1207)
Information: The register 'gen_operation_groups[2].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[0]' will be removed. (OPT-1207)
Information: The register 'gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[2]' will be removed. (OPT-1207)
Information: The register 'gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[1]' will be removed. (OPT-1207)
Information: The register 'gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.rr_q_reg[0]' will be removed. (OPT-1207)

Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ecsm_nowlm.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[1].i_opgroup_block before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[2].i_opgroup_block before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[3].i_opgroup_block before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_arbiter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/i_arbiter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[1].i_opgroup_block/i_arbiter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[2].i_opgroup_block/i_arbiter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[3].i_opgroup_block/i_arbiter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[3].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[2].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[2].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[1].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[1].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/i_class_inputs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/i_lzc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/i_fpnew_rounding before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/ppg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/beu before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/RU before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/AD before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/FADD before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/beu/genblk1[0].genblk1.BE_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S1/H0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S1/genblk1[0].f_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[0].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/beu/genblk1[8].genblk1.BE_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/beu/genblk1[7].genblk1.BE_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/beu/genblk1[6].genblk1.BE_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/beu/genblk1[5].genblk1.BE_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/beu/genblk1[4].genblk1.BE_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/beu/genblk1[3].genblk1.BE_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/beu/genblk1[2].genblk1.BE_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/beu/genblk1[1].genblk1.BE_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/H2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/H1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/H0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/H9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/H8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/H7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/H6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/H5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/H4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/H3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/H2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/H1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/H0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S1/H2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S1/H1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/F4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/F3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/F2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/F1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/F0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/F9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/F8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/F7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/F6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/F5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/F4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/F3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/F2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/F1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/F0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S1/genblk1[5].f_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S1/genblk1[4].f_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S1/genblk1[3].f_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S1/genblk1[2].f_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S1/genblk1[1].f_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[36].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[35].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[34].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[33].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[32].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[31].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[30].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[29].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[28].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[27].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[26].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[25].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[24].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[23].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[22].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[21].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[20].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[19].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[18].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[17].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[16].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[15].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[14].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[13].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[12].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[11].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[10].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[9].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[8].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[7].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[6].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[5].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[4].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[3].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[2].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[1].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[0].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[12].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[11].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[10].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[9].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[8].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[7].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[6].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[5].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[4].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[3].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[2].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[1].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[0].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[24].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[23].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[22].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[21].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[20].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[19].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[18].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[17].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[16].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[15].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[14].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[13].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[12].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[11].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[10].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[9].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[8].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[7].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[6].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[5].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[4].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[3].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[2].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[1].genblk1.comp_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[0].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[36].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[36].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[35].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[35].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[34].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[34].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[33].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[33].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[32].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[32].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[31].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[31].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[30].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[30].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[29].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[29].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[28].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[28].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[27].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[27].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[26].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[26].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[25].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[25].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[24].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[24].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[23].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[23].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[22].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[22].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[21].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[21].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[20].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[20].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[19].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[19].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[18].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[18].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[17].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[17].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[16].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[16].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[15].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[15].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[14].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[14].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[13].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[13].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[12].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[12].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[11].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[11].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[10].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[10].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[9].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[9].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[8].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[8].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[7].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[7].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[6].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[6].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[5].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[5].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[4].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[4].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[3].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[3].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[2].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[2].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[1].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[1].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[0].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S3/genblk1[0].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[12].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[12].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[11].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[11].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[10].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[10].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[9].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[9].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[8].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[8].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[7].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[7].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[6].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[6].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[5].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[5].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[4].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[4].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[3].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[3].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[2].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[2].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[1].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[1].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[0].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk2[0].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[24].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[24].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[23].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[23].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[22].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[22].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[21].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[21].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[20].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[20].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[19].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[19].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[18].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[18].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[17].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[17].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[16].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[16].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[15].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[15].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[14].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[14].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[13].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[13].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[12].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[12].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[11].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[11].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[10].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[10].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[9].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[9].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[8].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[8].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[7].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[7].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[6].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[6].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[5].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[5].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[4].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[4].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[3].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[3].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[2].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[2].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[1].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[1].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[0].genblk1.comp_x/FA2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/adder_unit/S2/genblk1[0].genblk1.comp_x/FA1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[23].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[22].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[21].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[20].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[19].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[18].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[17].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[16].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[15].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[14].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[13].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[12].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[11].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[10].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[9].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[8].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[7].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[6].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[5].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[4].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[3].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[2].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[1].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[8].BS_x/genblk1[0].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[25].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[24].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[23].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[22].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[21].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[20].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[19].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[18].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[17].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[16].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[15].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[14].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[13].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[12].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[11].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[10].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[9].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[8].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[7].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[6].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[5].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[4].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[3].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[2].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[1].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[7].BS_x/genblk1[0].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[25].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[24].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[23].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[22].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[21].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[20].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[19].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[18].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[17].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[16].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[15].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[14].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[13].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[12].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[11].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[10].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[9].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[8].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[7].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[6].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[5].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[4].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[3].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[2].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[1].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[6].BS_x/genblk1[0].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[25].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[24].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[23].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[22].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[21].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[20].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[19].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[18].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[17].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[16].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[15].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[14].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[13].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[12].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[11].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[10].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[9].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[8].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[7].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[6].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[5].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[4].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[3].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[2].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[1].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[5].BS_x/genblk1[0].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[25].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[24].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[23].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[22].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[21].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[20].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[19].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[18].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[17].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[16].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[15].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[14].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[13].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[12].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[11].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[10].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[9].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[8].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[7].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[6].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[5].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[4].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[3].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[2].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[1].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[4].BS_x/genblk1[0].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[25].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[24].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[23].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[22].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[21].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[20].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[19].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[18].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[17].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[16].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[15].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[14].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[13].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[12].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[11].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[10].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[9].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[8].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[7].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[6].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[5].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[4].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[3].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[2].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[1].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[3].BS_x/genblk1[0].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[25].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[24].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[23].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[22].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[21].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[20].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[19].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[18].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[17].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[16].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[15].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[14].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[13].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[12].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[11].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[10].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[9].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[8].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[7].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[6].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[5].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[4].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[3].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[2].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[1].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[2].BS_x/genblk1[0].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[25].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[24].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[23].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[22].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[21].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[20].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[19].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[18].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[17].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[16].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[15].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[14].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[13].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[12].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[11].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[10].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[9].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[8].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[7].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[6].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[5].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[4].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[3].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[2].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[1].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[1].BS_x/genblk1[0].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[25].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[24].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[23].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[22].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[21].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[20].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[19].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[18].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[17].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[16].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[15].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[14].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[13].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[12].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[11].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[10].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[9].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[8].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[7].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[6].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[5].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[4].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[3].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[2].BSj before Pass 1 (OPT-776)
Information: Ungrouping hierarchy gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mant_mul/pp_top/bsu/genblk1[0].BS_x/genblk1[1].BSj before Pass 1 (OPT-776)
Information: Ungrouping 548 of 549 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fpnew_top'
Information: Added key list 'DesignWare' to design 'fpnew_top'. (DDB-72)
Information: The register 'i_arbiter/gen_arbiter.rr_q_reg[1]' will be removed. (OPT-1207)
Information: The register 'i_arbiter/gen_arbiter.rr_q_reg[0]' will be removed. (OPT-1207)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_stat_q_reg[1][DZ]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_stat_q_reg[1][OF]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_stat_q_reg[1][UF]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_stat_q_reg[1][NX]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][mantissa][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/out_pipe_status_q_reg[1][DZ]' is a constant and will be removed. (OPT-1206)
Information: In design 'fpnew_top', the register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/inp_pipe_is_boxed_q_reg[1][0]' is removed because it is merged to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/inp_pipe_is_boxed_q_reg[1][1]'. (OPT-1215)
Information: In design 'fpnew_top', the register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/inp_pipe_is_boxed_q_reg[1][2]' is removed because it is merged to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/inp_pipe_is_boxed_q_reg[1][1]'. (OPT-1215)
Information: In design 'fpnew_top', the register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][6]' is removed because it is merged to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][7]'. (OPT-1215)
Information: In design 'fpnew_top', the register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][5]' is removed because it is merged to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][7]'. (OPT-1215)
Information: In design 'fpnew_top', the register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][4]' is removed because it is merged to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][7]'. (OPT-1215)
Information: In design 'fpnew_top', the register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][3]' is removed because it is merged to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][7]'. (OPT-1215)
Information: In design 'fpnew_top', the register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][2]' is removed because it is merged to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][7]'. (OPT-1215)
Information: In design 'fpnew_top', the register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][1]' is removed because it is merged to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][7]'. (OPT-1215)
Information: In design 'fpnew_top', the register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][0]' is removed because it is merged to 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_spec_res_q_reg[1][exponent][7]'. (OPT-1215)
 Implement Synthetic for 'fpnew_top'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/inp_pipe_op_q_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/inp_pipe_op_q_reg[1][3]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'fpnew_top_RSOP_260'. (DDB-72)
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:35   16007.3      1.27     151.4      14.8                           472151.3438
    0:01:36   15916.9      1.47     167.2      59.0                           469440.4375

  Beginning Constant Register Removal
  -----------------------------------
    0:01:38   16562.8      2.65     275.8      14.8                           503753.0938
    0:01:39   16562.8      2.65     275.8      14.8                           503753.0938

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'fpnew_top_DP_OP_264J1_124_1851_3'
  Mapping 'fpnew_top_DP_OP_263J1_123_2996_2'
  Mapping 'fpnew_top_DW01_add_5'
  Mapping 'fpnew_top_DW01_add_6'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:01:54   10764.2      1.28     112.8      85.8                           247199.0000
    0:02:31   11124.4      0.71      71.3      72.5                           263244.5000
    0:02:31   11124.4      0.71      71.3      72.5                           263244.5000
    0:02:32   11124.9      0.70      70.6      72.5                           263305.0938
Information: The register 'gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_tent_exp_q_reg[1][9]' is a constant and will be removed. (OPT-1206)
    0:02:37   11088.7      0.70      69.9      72.5                           262523.5312
    0:02:40   11061.1      0.73      70.9      72.5                           261660.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:02:49   10242.3      0.71      68.7       0.0                           225324.5938
    0:02:50   10239.7      0.71      66.2       0.0                           225137.3125
    0:02:50   10239.7      0.71      66.2       0.0                           225137.3125
    0:02:52   10194.2      0.71      65.9       0.0                           223533.7031
    0:02:52   10194.2      0.71      65.9       0.0                           223533.7031
    0:03:17   10705.4      0.31      27.0      11.7                           241539.3750
    0:03:17   10705.4      0.31      27.0      11.7                           241539.3750
    0:03:18   10705.2      0.31      26.9      11.7                           241603.5312
    0:03:18   10705.2      0.31      26.9      11.7                           241603.5312
    0:04:04   11166.9      0.21      16.2     103.7                           258417.5469
    0:04:04   11166.9      0.21      16.2     103.7                           258417.5469
    0:04:28   11152.3      0.13       8.8     106.5                           258316.1094
    0:04:28   11152.3      0.13       8.8     106.5                           258316.1094
    0:04:34   11155.2      0.13       8.8     106.5                           258440.5000
    0:04:34   11155.2      0.13       8.8     106.5                           258440.5000
    0:04:35   11155.2      0.13       8.8     106.5                           258440.5000
    0:04:35   11155.2      0.13       8.8     106.5                           258440.5000
    0:04:38   11155.2      0.13       8.8     106.5                           258440.5000
    0:04:38   11155.2      0.13       8.8     106.5                           258440.5000
    0:04:39   11155.2      0.13       8.8     106.5                           258440.5000
    0:04:39   11155.2      0.13       8.8     106.5                           258440.5000
    0:04:43   11155.2      0.13       8.8     106.5                           258440.5000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:43   11155.2      0.13       8.8     106.5                           258440.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:04:51   11126.0      0.09       5.7       0.0 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q_reg[1][52]/D 257001.1719
    0:04:52   11121.5      0.09       5.3       0.0                           256765.9219
    0:04:57   11159.5      0.09       5.2       0.0                           258274.1875


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:57   11159.5      0.09       5.2       0.0                           258274.1875
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:05:06   10790.3      0.07       4.3       0.0 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q_reg[1][52]/D 245289.7656
    0:05:10   10812.9      0.05       3.1       0.0 gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q_reg[1][70]/D 245770.2656
    0:05:11   10825.7      0.04       2.5       0.0                           246288.9219
    0:05:28   10915.3      0.03       2.1       0.0                           249688.7031
    0:05:28   10915.3      0.03       2.1       0.0                           249688.7031
    0:05:30   10570.8      0.03       2.0       0.0                           230866.7812
    0:05:30   10570.8      0.03       2.0       0.0                           230866.7812
    0:05:33   10576.2      0.03       2.0       0.0                           231100.9062
    0:05:33   10576.2      0.03       2.0       0.0                           231100.9062
    0:05:33   10583.1      0.03       2.1       0.0                           231504.5312
    0:05:33   10583.1      0.03       2.1       0.0                           231504.5312
    0:05:37   10583.1      0.03       2.1       0.0                           231504.5312
    0:05:37   10583.1      0.03       2.1       0.0                           231504.5312
    0:05:56   10624.6      0.01       0.0       0.0                           233638.1562
    0:05:56   10624.6      0.01       0.0       0.0                           233638.1562
    0:05:59   10624.6      0.01       0.0       0.0                           233638.1562
    0:05:59   10624.6      0.01       0.0       0.0                           233638.1562
    0:06:03   10624.6      0.01       0.0       0.0                           233638.1562
    0:06:03   10624.6      0.01       0.0       0.0                           233638.1562
    0:06:06   10624.6      0.01       0.0       0.0                           233638.1562
    0:06:06   10624.6      0.01       0.0       0.0                           233638.1562
    0:06:09   10624.6      0.01       0.0       0.0                           233638.1562
    0:06:09   10624.6      0.01       0.0       0.0                           233638.1562
    0:06:13   10624.6      0.01       0.0       0.0                           233638.1562

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:14   10624.6      0.01       0.0       0.0                           233638.1562
    0:06:17   10393.9      0.03       0.4       0.0                           222140.4219
    0:06:19   10423.7      0.00       0.0       0.0                           223195.0625
    0:06:19   10423.7      0.00       0.0       0.0                           223195.0625
    0:06:20   10424.3      0.00       0.0       0.0                           223180.3594
    0:06:23   10343.4      0.00       0.0       0.0                           220843.7188
    0:06:23   10343.4      0.00       0.0       0.0                           220843.7188
    0:06:23   10343.4      0.00       0.0       0.0                           220843.7188
    0:06:23   10343.4      0.00       0.0       0.0                           220843.7188
    0:06:23   10343.4      0.00       0.0       0.0                           220843.7188
    0:06:23   10343.4      0.00       0.0       0.0                           220843.7188
    0:06:25   10336.2      0.00       0.0       0.0                           220300.4062
Loading db file '/eda/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
check_design
 
****************************************
check_design summary:
Version:     S-2021.06-SP4
Date:        Sun Dec 18 16:52:54 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      7
    Unconnected ports (LINT-28)                                     6
    Constant outputs (LINT-52)                                      1
--------------------------------------------------------------------------------

Warning: In design 'fpnew_top', port 'src_fmt_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'fpnew_top', port 'src_fmt_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'fpnew_top', port 'src_fmt_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'fpnew_top', port 'int_fmt_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'fpnew_top', port 'int_fmt_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'fpnew_top', port 'vectorial_op_i' is not connected to any nets. (LINT-28)
Warning: In design 'fpnew_top', output port 'status_o[DZ]' is connected directly to 'logic 0'. (LINT-52)
1
report_timing > ./timing_report/report_timing.txt
report_area > ./area_report/report_area.txt
change_names -hierarchy -rules verilog
1
write_sdf ../netlist/fpnew_top.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa09_2022_2023/lab2/Assignment2/netlist/fpnew_top.sdf'. (WT-3)
1
write -f verilog -hierarchy -output ../netlist/fpnew_top.v
Writing verilog file '/home/isa09_2022_2023/lab2/Assignment2/netlist/fpnew_top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc ../netlist/fpnew_top.sdc
1
quit

Memory usage for this session 239 Mbytes.
Memory usage for this session including child processes 239 Mbytes.
CPU usage for this session 358 seconds ( 0.10 hours ).
Elapsed time for this session 411 seconds ( 0.11 hours ).

Thank you...
value  "0SF"
#@ #set mentor_output_value  "OUT"
#@ #set mentor_primitive_property_name  "PRIMITIVE"
#@ #set mentor_primitive_property_value  "MODULE"
#@ #set mentor_reference_property_name  "COMP"
#@ #set mentor_search_path   ""
#@ #set mentor_write_symbols   "true"
#@ 
#@ ## [wjchen] 0606_simp
#@ #set pla_read_create_flip_flop   "false"
#@ #set tdlout_upcase   "true"
#@ 
#@ # # [wjchen] 2006/08/14: The following4 variables are obsoleted for DC simpilification.
#@ # set xnfout_constraints_per_endpoint   "50"
#@ # set xnfout_default_time_constraints   true
#@ # set xnfout_clock_attribute_style   "CLK_ONLY"
#@ # set xnfout_library_version  ""
#@ 
#@ # # [wjchen] 2006/08/11: The following 8 variables are obsoleted for DC simpilification.
#@ # set xnfin_family   "4000"
#@ # set xnfin_ignore_pins   "GTS GSR GR"
#@ # set xnfin_dff_reset_pin_name             "RD"
#@ # set xnfin_dff_set_pin_name               "SD"
#@ # set xnfin_dff_clock_enable_pin_name      "CE"
#@ # set xnfin_dff_data_pin_name              "D"
#@ # set xnfin_dff_clock_pin_name             "C"
#@ # set xnfin_dff_q_pin_name                 "Q"
#@ # 
#@ 
#@ #
#@ #       EDIF Variable Group:
#@ #
#@ #       These variables define the behavior of the DC system
#@ #       EDIF interface.
#@ #
#@ 
#@ ##[wjchen] 2006/08/24
#@ 
#@ # set bus_extraction_style   {%s[%d:%d]}
#@ 
#@ ##[wjchen] 2006/08/24
#@ #set edifin_autoconnect_offpageconnectors   "false"
#@ #set edifin_autoconnect_ports   "false"
#@ #set edifin_dc_script_flag   ""
#@ #set edifin_delete_empty_cells   "true"
#@ #set edifin_delete_ripper_cells   "true"
#@ #set edifin_ground_net_name   ""
#@ #set edifin_ground_net_property_name   ""
#@ #set edifin_ground_net_property_value   ""
#@ #set edifin_ground_port_name   ""
#@ #set edifin_instance_property_name    ""
#@ #set edifin_portinstance_disabled_property_name   ""
#@ #set edifin_portinstance_disabled_property_value   ""
#@ #set edifin_portinstance_property_name   ""
#@ #set edifin_power_net_name  ""
#@ #set edifin_power_net_property_name  ""
#@ #set edifin_power_net_property_value  ""
#@ #set edifin_power_port_name  ""
#@ #set edifin_use_identifier_in_rename  "false"
#@ #set edifin_view_identifier_property_name  ""
#@ #set edifin_lib_logic_1_symbol  ""
#@ #set edifin_lib_logic_0_symbol  ""
#@ #set edifin_lib_in_port_symbol  ""
#@ #set edifin_lib_out_port_symbol  ""
#@ #set edifin_lib_inout_port_symbol  ""
#@ #set edifin_lib_in_osc_symbol  ""
#@ #set edifin_lib_out_osc_symbol  ""
#@ #set edifin_lib_inout_osc_symbol  ""
#@ #set edifin_lib_mentor_netcon_symbol  ""
#@ #set edifin_lib_ripper_bits_property  ""
#@ #set edifin_lib_ripper_bus_end  ""
#@ #set edifin_lib_ripper_cell_name  ""
#@ #set edifin_lib_ripper_view_name  ""
#@ #set edifin_lib_route_grid  1024
#@ #set edifin_lib_templates  {}
#@ #set edifout_dc_script_flag  ""
#@ #set edifout_design_name  "Synopsys_edif"
#@ #set edifout_designs_library_name  "DESIGNS"
#@ #set edifout_display_instance_names  "false"
#@ #set edifout_display_net_names  "false"
#@ #set edifout_external  "true"
#@ #set edifout_external_graphic_view_name  "Graphic_representation"
#@ #set edifout_external_netlist_view_name  "Netlist_representation"
#@ #set edifout_external_schematic_view_name  "Schematic_representation"
#@ #set edifout_ground_name  "logic_0"
#@ #set edifout_ground_net_name  ""
#@ #set edifout_ground_net_property_name  ""
#@ #set edifout_ground_net_property_value  ""
#@ #set edifout_ground_pin_name  "logic_0_pin"
#@ #set edifout_ground_port_name  "GND"
#@ #set edifout_instance_property_name   ""
#@ #set edifout_instantiate_ports  "false"
#@ #set edifout_library_graphic_view_name  "Graphic_representation"
#@ #set edifout_library_netlist_view_name  "Netlist_representation"
#@ #set edifout_library_schematic_view_name  "Schematic_representation"
#@ #set edifout_merge_libraries  "false"
#@ #set edifout_multidimension_arrays  "false"
#@ #set edifout_name_oscs_different_from_ports  "false"
#@ #set edifout_name_rippers_same_as_wires  "false"
#@ #set edifout_netlist_only   "false"
#@ #set edifout_no_array   "false"
#@ #set edifout_numerical_array_members   "false"
#@ #set edifout_pin_direction_in_value   ""
#@ #set edifout_pin_direction_inout_value   ""
#@ #set edifout_pin_direction_out_value   ""
#@ #set edifout_pin_direction_property_name   ""
#@ #set edifout_pin_name_property_name   ""
#@ #set edifout_portinstance_disabled_property_name    ""
#@ #set edifout_portinstance_disabled_property_value    ""
#@ #set edifout_portinstance_property_name    ""
#@ #set edifout_power_and_ground_representation   "cell"
#@ #set edifout_power_name    "logic_1"
#@ #set edifout_power_net_name   ""
#@ #set edifout_power_net_property_name   ""
#@ #set edifout_power_net_property_value   ""
#@ #set edifout_power_pin_name    "logic_1_pin"
#@ #set edifout_power_port_name    "VDD"
#@ #set edifout_skip_port_implementations   "false"
#@ #set edifout_target_system   ""
#@ #set edifout_top_level_symbol   "true"
#@ #set edifout_translate_origin   ""
#@ #set edifout_unused_property_value   ""
#@ #set edifout_write_attributes   "false"
#@ #set edifout_write_constraints   "false"
#@ #set edifout_write_properties_list   {}
#@ #set read_name_mapping_nowarn_libraries   {}
#@ #set write_name_mapping_nowarn_libraries    {}
#@ 
#@ #
#@ #       Hdl and Vhdlio Variable Groups:
#@ #
#@ #       These variables are for controlling hdl reading, writing,
#@ #       and optimizing.
#@ #
#@ set hdlin_unified_rtl_read              "FALSE"
#@ set hdlin_vcs_home                      ""
#@ set hdlin_legacy_naming                 "FALSE"
#@ set hdlin_enable_upf_compatible_naming	"FALSE"
#@ set hdlin_auto_save_templates		"FALSE"
#@ set hdlin_generate_naming_style   	"%s_%d"
#@ set hdlin_enable_relative_placement     "rb"
#@ set hdlin_mux_rp_limit                  "128x4"
#@ set hdlin_generate_separator_style	"_"
#@ set hdlin_ignore_textio_constructs      "TRUE"
#@ set hdlin_infer_function_local_latches	"FALSE"
#@ set hdlin_infer_local_sync_enable_only	"FALSE"
#@ set hdlin_keep_signal_name		"all_driving"
#@ set hdlin_module_arch_name_splitting	"FALSE"
#@ set hdlin_preserve_sequential           "none"
#@ set hdlin_presto_net_name_prefix	"N"
#@ set hdlin_presto_cell_name_prefix	"C"
#@ set hdlin_v2005_replication_semantics	"TRUE"
#@ set hdlin_strict_verilog_reader		"FALSE"
#@ set hdlin_prohibit_nontri_multiple_drivers  "TRUE"
#@ if { $synopsys_program_name == "de_shell" } { 
#@   set hdlin_elab_errors_deep		"TRUE"
#@ } else {
#@   set hdlin_elab_errors_deep		"FALSE"
#@ }
#@ set hdlin_mux_size_min			2
#@ set hdlin_subprogram_default_values	"FALSE"
#@ set hdlin_field_naming_style		"" 
#@ set hdlin_upcase_names            	"FALSE"
#@ set hdlin_sv_union_member_naming        "FALSE"
#@ set hdlin_enable_hier_map               "FALSE"
#@ set hdlin_sv_interface_only_modules     ""
#@ set hdlin_elaborate_black_box    	""
#@ set hdlin_elaborate_black_box_all_except	""
#@ set hdlin_intermediate_file_method      "legacy"
#@ set hdlin_sv_enable_rtl_attributes      "FALSE"
#@ set hdlin_vhdl_std		        2008
#@ set hdlin_vhdl93_concat				"TRUE"
#@ set hdlin_vhdl_syntax_extensions	"FALSE"
#@ set hdlin_analyze_verbose_mode		0
#@ set hdlin_report_sequential_pruning	"FALSE"
#@ set hdlin_sv_enforce_standalone_generate_blocks "TRUE"
#@ set hdlin_vrlg_std                	2005
#@ set hdlin_sverilog_std                	2012
#@ set hdlin_while_loop_iterations   	4096	
#@ set hdlin_reporting_level        	"basic"
#@ set hdlin_autoread_verilog_extensions ".v"
#@ set hdlin_autoread_sverilog_extensions ".sv .sverilog"
#@ set hdlin_autoread_vhdl_extensions ".vhd .vhdl"
#@ set hdlin_autoread_exclude_extensions ""
#@ 
#@ set bus_minus_style   "-%d"
#@ set hdlin_latch_always_async_set_reset   FALSE
#@ set hdlin_ff_always_sync_set_reset   FALSE
#@ set hdlin_ff_always_async_set_reset   TRUE
#@ set hdlin_always_fsm_complete   FALSE
#@ set hdlin_failsafe_fsm   FALSE
#@ set hdlin_check_input_netlist   FALSE
#@ set hdlin_check_no_latch   FALSE
#@ set hdlin_mux_for_array_read_sparseness_limit 90
#@ set hdlin_tic_tic_discards_whitespace  FALSE
#@ set hdlin_infer_mux   "default"
#@ set hdlin_mux_oversize_ratio   100
#@ set hdlin_mux_size_limit   32
#@ set hdlin_mux_size_only    1
#@ set hdlin_infer_multibit   "default_none"
#@ set hdlin_enable_rtldrc_info "false"
#@ set hdlin_enable_ieee_1735_support "true"
#@ set hdlin_interface_port_ABI 2
#@ set hdlin_interface_port_downto "FALSE"
#@ set hdlin_shorten_long_module_name "false"
#@ set hdlin_module_name_limit 256
#@ set hdlin_enable_assertions "FALSE"
#@ set hdlin_enable_configurations "FALSE"
#@ set hdlin_sv_blackbox_modules ""
#@ set hdlin_sv_tokens "FALSE"
#@ set hdlin_enable_persistent_macros "FALSE"
#@ set hdlin_persistent_macros_filename "syn_auto_generated_macro_file.sv"
#@ set hdlin_sv_packages "dont_chain"
#@ set hdlin_verification_priority "FALSE"
#@ set hdlin_enable_elaborate_ref_linking "FALSE"
#@ set hdlin_enable_hier_naming "FALSE"
#@ set hdlin_enable_elaborate_update "true"
#@ set hdlin_vhdl_mixed_language_instantiation "FALSE"
#@ set hdlin_netlist_unloaded_signals "FALSE"
#@ set hdl_preferred_license   ""
#@ set hdl_keep_licenses   "true"
#@ set hlo_resource_allocation   "constraint_driven"
#@ set sdfout_top_instance_name   ""
#@ set sdfout_time_scale   1.0
#@ set sdfout_min_rise_net_delay   0.
#@ set sdfout_min_fall_net_delay   0.
#@ set sdfout_min_rise_cell_delay   0.
#@ set sdfout_min_fall_cell_delay   0.
#@ set sdfout_write_to_output   "false"
#@ set sdfout_allow_non_positive_constraints   "false"
#@ set sdfin_top_instance_name   ""
#@ set sdfin_min_rise_net_delay   0.
#@ set sdfin_min_fall_net_delay   0. 
#@ set sdfin_min_rise_cell_delay   0.
#@ set sdfin_min_fall_cell_delay   0.
#@ set sdfin_rise_net_delay_type   "maximum"
#@ set sdfin_fall_net_delay_type   "maximum"
#@ set sdfin_rise_cell_delay_type   "maximum"
#@ set sdfin_fall_cell_delay_type   "maximum"
#@ set site_info_file ${synopsys_root}/admin/license/site_info
#@ if { [string compare $dc_shell_mode "tcl"] == 0 } {
#@   alias site_info sh cat $site_info_file
#@ } else {
#@   alias site_info "sh cat site_info_file"
#@ }
#@ set template_naming_style   "%s_%p"
#@ set template_parameter_style   "%s%d"
#@ set template_separator_style   "_"
#@ set verilogout_equation "false" 
#@ set verilogout_ignore_case   "false"
#@ set verilogout_no_tri   "false"
#@ set verilogout_inout_is_in   "false"
#@ set verilogout_single_bit   "false"
#@ set verilogout_higher_designs_first   "FALSE"
#@ # set verilogout_levelize   "FALSE"
#@ set verilogout_include_files   {}
#@ set verilogout_unconnected_prefix   "SYNOPSYS_UNCONNECTED_"
#@ set verilogout_show_unconnected_pins   "FALSE"
#@ set verilogout_no_negative_index   "FALSE"
#@ #set enable_2003.03_verilog_reader TRUE 
#@ # to have a net instead of 1'b0 and 1'b1 in inouts:
#@ set verilogout_indirect_inout_connection "FALSE"
#@ 
#@ # set vhdlout_architecture_name   "SYN_%a_%u"
#@ set vhdlout_bit_type   "std_logic"
#@ # set vhdlout_bit_type_resolved   "TRUE"
#@ set vhdlout_bit_vector_type   "std_logic_vector"
#@ # set vhdlout_conversion_functions   {}
#@ # set vhdlout_dont_write_types   "FALSE"
#@ set vhdlout_equations   "FALSE"
#@ set vhdlout_one_name   "'1'"
#@ set vhdlout_package_naming_style   "CONV_PACK_%d"
#@ set vhdlout_preserve_hierarchical_types   "VECTOR"
#@ set vhdlout_separate_scan_in   "FALSE"
#@ set vhdlout_single_bit   "USER"
#@ set vhdlout_target_simulator   ""
#@ set vhdlout_three_state_name   "'Z'"
#@ set vhdlout_three_state_res_func   ""
#@ # set vhdlout_time_scale   1.0
#@ set vhdlout_top_configuration_arch_name   "A"
#@ set vhdlout_top_configuration_entity_name   "E"
#@ set vhdlout_top_configuration_name  "CFG_TB_E"
#@ set vhdlout_unknown_name   "'X'"
#@ set vhdlout_upcase   "FALSE"
#@ set vhdlout_use_packages   {IEEE.std_logic_1164}
#@ set vhdlout_wired_and_res_func   ""
#@ set vhdlout_wired_or_res_func   ""
#@ set vhdlout_write_architecture   "TRUE"
#@ set vhdlout_write_components   "TRUE"
#@ set vhdlout_write_entity   "TRUE"
#@ set vhdlout_write_top_configuration   "FALSE"
#@ # set vhdlout_synthesis_off   "TRUE"
#@ set vhdlout_zero_name   "'0'"
#@ #set vhdlout_levelize   "FALSE"
#@ set vhdlout_dont_create_dummy_nets   "FALSE"
#@ set vhdlout_follow_vector_direction   "TRUE"
#@ 
#@ 
#@ # vhdl netlist reader variables 
#@ set enable_vhdl_netlist_reader "FALSE"
#@ 
#@ # variables pertaining to VHDL library generation 
#@ set vhdllib_timing_mesg   "true"
#@ set vhdllib_timing_xgen   "false"
#@ set vhdllib_timing_checks   "true"
#@ set vhdllib_negative_constraint   "false"
#@ set vhdllib_glitch_handle   "true"
#@ set vhdllib_pulse_handle   "use_vhdllib_glitch_handle"
#@ # /*vhdllib_architecture = {FTBM, UDSM, FTSM, FTGS, VITAL}; */
#@ set vhdllib_architecture   {VITAL}
#@ set vhdllib_tb_compare   0
#@ set vhdllib_tb_x_eq_dontcare   FALSE
#@ set vhdllib_logic_system   "ieee-1164"
#@ set vhdllib_logical_name   ""
#@ 
#@ # variables pertaining to technology library processing 
#@ set read_db_lib_warnings   FALSE
#@ set read_translate_msff    TRUE
#@ set libgen_max_differences   -1
#@ 
#@ #
#@ # Gui Variable Group
#@ #  used for design_vision and psyn_gui
#@ #
#@ set gui_auto_start 0
#@ set gui_start_option_no_windows 0
#@ group_variable  gui_variables  "gui_auto_start" 
#@ group_variable  gui_variables  "gui_start_option_no_windows"
#@ 
#@ #
#@ # If you like emacs, uncomment the next line 
#@ # set text_editor_command  "emacs -fn 8x13 %s &" ; 
#@ 
#@ # You can delete pairs from this list, but you can't add new ones
#@ # unless you also update the UIL files.  So, customers can not add
#@ # dialogs to this list, only Synopsys can do that.
#@ #
#@ set view_independent_dialogs   { "test_report"    " Test Reports "                              "report_print"   " Report "                              "report_options" " Report Options "                              "report_win"     " Report Output "                              "manual_page"    " Manual Page " } 
#@ 
#@ # if color Silicon Graphics workstation 
#@ if { [info exists x11_vendor_string] && [info exists x11_is_color]} {
#@   if {  $x11_vendor_string == "Silicon" && $x11_is_color == "true" } {
#@     set x11_set_cursor_foreground "magenta" 
#@     set view_use_small_cursor "true"
#@     set view_set_selecting_color "white"
#@   } 
#@ } 
#@ 
#@ # if running on an Apollo machine 
#@ set found_x11_vendor_string_apollo 0
#@ set found_arch_apollo 0
#@ if { [info exists x11_vendor_string]} {
#@   if { $x11_vendor_string == "Apollo "} {
#@     set found_x11_vendor_string_apollo 1
#@   }
#@ }
#@ if { [info exists arch]} {
#@   if { $arch == "apollo"} {
#@     set found_arch_apollo 1
#@   }
#@ }
#@ if { $found_x11_vendor_string_apollo == 1 || $found_arch_apollo == 1} {
#@   set enable_page_mode  "false"
#@ } else {
#@   set enable_page_mode  "true"
#@ }
#@ 
#@ # don't work around this bug on the Apollo 
#@ if { $found_x11_vendor_string_apollo == 1} {
#@   set view_extend_thick_lines "false"
#@ } else {
#@   set view_extend_thick_lines "true" 
#@ }
#@ 
#@ #
#@ #        Suffix Variable Group:
#@ #
#@ #        Suffixes recognized by the Design Analyzer menu in file choices
#@ #
#@ if { $synopsys_program_name == "design_vision" || $synopsys_program_name == "psyn_gui" } { 
#@   # For star 93040 do NOT include NET in list, 108991 : pdb suffix added
#@   set view_read_file_suffix    {db gdb sdb pdb edif eqn fnc lsi mif pla st tdl v vhd vhdl xnf}
#@ } else {
#@   set view_read_file_suffix    {db gdb sdb edif eqn fnc lsi mif NET pla st tdl v vhd vhdl xnf} 
#@ }
#@ 
#@ set view_analyze_file_suffix    {v vhd vhdl} 
#@ set view_write_file_suffix   {gdb db sdb do edif eqn fnc lsi NET neted pla st tdl v vhd vhdl xnf} 
#@ set view_execute_script_suffix   {.script .scr .dcs .dcv .dc .con} 
#@ set view_arch_types   {sparcOS5 hpux10 rs6000 sgimips} 
#@ 
#@ #
#@ #        links_to_layout Variable Group:
#@ #
#@ #        These variables affect the read_timing, write_timing
#@ #        set_annotated_delay, compile, create_wire_load and reoptimize_design
#@ #        commands.
#@ #
#@ if {$synopsys_program_name != "dc_sms_shell"} {
#@   set auto_wire_load_selection   "true" 
#@   set compile_create_wire_load_table   "false" 
#@ }
#@ set rtl_load_resistance_factor 0.0
#@ 
#@ #      power Variable Group:
#@ #
#@ #      These variables affect the behavior of power optimization and analysis.
#@ #
#@ 
#@ set power_keep_license_after_power_commands   "false"
#@ set power_rtl_saif_file                       "power_rtl.saif"
#@ set power_sdpd_saif_file                      "power_sdpd.saif"
#@ set power_preserve_rtl_hier_names             "false"
#@ set power_do_not_size_icg_cells               "true"
#@ set power_hdlc_do_not_split_cg_cells          "false"
#@ set power_cg_flatten                          "false"
#@ set power_opto_extra_high_dynamic_power_effort "false"
#@ set power_default_static_probability          0.5
#@ set power_default_toggle_rate                 0.1
#@ set power_default_toggle_rate_type            "fastest_clock"
#@ set power_model_preference                    "nlpm"
#@ set power_sa_propagation_effort               "low"
#@ set power_sa_propagation_verbose              "false"
#@ set power_fix_sdpd_annotation                 "true"
#@ set power_fix_sdpd_annotation_verbose         "false"
#@ set power_sdpd_message_tolerance              0.00001
#@ set do_operand_isolation                      "false"
#@ set power_cg_module_naming_style              ""
#@ set power_cg_cell_naming_style                ""
#@ set power_cg_gated_clock_net_naming_style     ""
#@ set power_rclock_use_asynch_inputs            "false"
#@ set power_rclock_inputs_use_clocks_fanout     "true"
#@ set power_rclock_unrelated_use_fastest        "true"
#@ set power_lib2saif_rise_fall_pd               "false"
#@ set power_min_internal_power_threshold        ""
#@ 
#@ 
#@ # SystemC related variables
#@ set systemcout_levelize "true"
#@ set systemcout_debug_mode "false"
#@ 
#@ # ACS Variables
#@ if { [info exists acs_work_dir] } {
#@   set acs_area_report_suffix                  "area"
#@   set acs_autopart_max_area                   "0.0"
#@   set acs_autopart_max_percent                "0.0"
#@   set acs_budgeted_cstr_suffix                "con"
#@   set acs_compile_script_suffix               "autoscr"
#@   set acs_constraint_file_suffix              "con"
#@   set acs_cstr_report_suffix                  "cstr"
#@   set acs_db_suffix                           "db"
#@   set acs_dc_exec                             ""
#@   set acs_default_pass_name                   "pass"
#@   set acs_exclude_extensions                  {}
#@   set acs_exclude_list                        [list $synopsys_root]
#@   set acs_global_user_compile_strategy_script "default"
#@   set acs_hdl_verilog_define_list             {}
#@   set acs_hdl_source                          {}
#@   set acs_lic_wait                              0
#@   set acs_log_file_suffix                     "log"
#@   set acs_make_args                           "set acs_make_args" 
#@   set acs_make_exec                           "gmake"
#@   set acs_makefile_name                       "Makefile"
#@   set acs_num_parallel_jobs                     1
#@   set acs_override_report_suffix              "report"
#@   set acs_override_script_suffix              "scr"
#@   set acs_qor_report_suffix                   "qor"
#@   set acs_timing_report_suffix                "tim"
#@   set acs_use_autopartition                   "false"
#@   set acs_use_default_delays                  "false"
#@   set acs_user_budgeting_script               "budget.scr"
#@   set acs_user_compile_strategy_script_suffix "compile"
#@   set acs_verilog_extensions                  {.v}
#@   set acs_vhdl_extensions                     {.vhd}
#@   set acs_work_dir                            [pwd]
#@   set check_error_list [list         CMD-004 CMD-006 CMD-007 CMD-008 CMD-009 CMD-010 CMD-011 CMD-012         CMD-014 CMD-015 CMD-016 CMD-019 CMD-026 CMD-031 CMD-037         DB-1         DCSH-11         DES-001 	ACS-193         FILE-1 FILE-2 FILE-3 FILE-4         LINK-7 LINT-7 LINT-20 LNK-023         OPT-100 OPT-101 OPT-102 OPT-114 OPT-124 OPT-127 OPT-128 OPT-155 	OPT-157 OPT-181 OPT-462         UI-11 UI-14 UI-15 UI-16 UI-17 UI-19 UI-20 UI-21 UI-22 UI-23 UI-40         UI-41          UID-4 UID-6 UID-7 UID-8 UID-9 UID-13 UID-14 UID-15 UID-19 UID-20         UID-25 UID-27 UID-28 UID-29 UID-30 UID-32 UID-58 UID-87 UID-103         UID-109 UID-270  UID-272 UID-403 UID-440 UID-444          UIO-2 UIO-3 UIO-4 UIO-25 UIO-65 UIO-66 UIO-75 UIO-94 UIO-95         EQN-6 EQN-11 EQN-15 EQN-16 EQN-18 EQN-20       ]
#@   set ilm_preserve_core_constraints                       "false"
#@ }
#@ 
#@ #
#@ #
#@ #        DesignTime Variable Group
#@ #
#@ #        The variables which affect the DesignTime timing engine
#@ #
#@ 
#@ set case_analysis_log_file ""
#@ set case_analysis_sequential_propagate "false"
#@ set create_clock_no_input_delay "false"
#@ set disable_auto_time_borrow "false"
#@ set disable_case_analysis "false"
#@ set disable_conditional_mode_analysis "false"
#@ set disable_library_transition_degradation "false"
#@ set dont_bind_unused_pins_to_logic_constant "false"
#@ set enable_slew_degradation "true"
#@ set high_fanout_net_pin_capacitance 1.000000
#@ set high_fanout_net_threshold 1000
#@ set lib_thresholds_per_lib "true"
#@ set rc_adjust_rd_when_less_than_rnet "true"
#@ set rc_ceff_delay_min_diff_ps 0.250000
#@ set rc_degrade_min_slew_when_rd_less_than_rnet "false"
#@ set rc_driver_model_max_error_pct 0.160000
#@ set rc_filter_rd_less_than_rnet "true"
#@ set rc_input_threshold_pct_fall 50.000000
#@ set rc_input_threshold_pct_rise 50.000000
#@ set rc_output_threshold_pct_fall 50.000000
#@ set rc_output_threshold_pct_rise 50.000000
#@ set rc_rd_less_than_rnet_threshold 0.450000
#@ set rc_slew_derate_from_library 1.000000
#@ set rc_slew_lower_threshold_pct_fall 20.000000
#@ set rc_slew_lower_threshold_pct_rise 20.000000
#@ set rc_slew_upper_threshold_pct_fall 80.000000
#@ set rc_slew_upper_threshold_pct_rise 80.000000
#@ set timing_disable_cond_default_arcs "false"
#@ #timing_enable_multiple_clocks_per_reg is on by default
#@ #set timing_enable_multiple_clocks_per_reg "false"
#@ set timing_report_attributes {dont_touch dont_use map_only size_only ideal_net infeasible_paths}
#@ set timing_self_loops_no_skew "false"
#@ set when_analysis_permitted "true"
#@ set when_analysis_without_case_analysis "false"
#@ 
#@ 
#@ #
#@ #        Variable Group Definitions:
#@ #
#@ #        The group_variable() command groups variables for display
#@ #        in the "File/Defaults" dialog and defines groups of variables
#@ #        for the list() command.
#@ #
#@ 
#@ set enable_instances_in_report_net   "true"
#@ # Set report options env variables
#@ set view_report_interactive     "true"
#@ set view_report_output2file     "false"
#@ set view_report_append          "true"
#@ 
#@ if { $synopsys_program_name != "ptxr" } {
#@ 
#@   group_variable  report_variables  "enable_instances_in_report_net" 
#@   group_variable  report_variables  "view_report_interactive"
#@   group_variable  report_variables  "view_report_output2file"
#@   group_variable  report_variables  "view_report_append"
#@ 
#@   # "links_to_layout" variables are used by multiple commands 
#@   # auto_wire_load_selection is also in the "compile" variable group. 
#@   group_variable  links_to_layout  "auto_wire_load_selection" 
#@ 
#@   # variables starting with "compile" are also in the compile variable group 
#@   group_variable  links_to_layout  "compile_dont_touch_annotated_cell_during_inplace_opt" 
#@ 
#@   group_variable  links_to_layout  "compile_update_annotated_delays_during_inplace_opt" 
#@   group_variable  links_to_layout  "compile_create_wire_load_table" 
#@ 
#@   group_variable  links_to_layout  "reoptimize_design_changed_list_file_name" 
#@   group_variable  links_to_layout  "sdfout_allow_non_positive_constraints" 
#@ 
#@ }	;# $synopsys_program_name != "ptxr"
#@ 
#@ #
#@ # to find the XErrorDB and XKeySymDB for X11 file 
#@ set motif_files ${synopsys_root}/admin/setup
#@ # set filename for logging input file 
#@ set filename_log_file   "filenames.log"  
#@ # whether to delete the filename log after the normal exits 
#@ set exit_delete_filename_log_file   "true"
#@ 
#@ # executable to fire off RTLA/BCV 
#@ set xterm_executable   "xterm"
#@ 
#@ if { $synopsys_program_name != "ptxr" } {
#@ 
#@   # "system" variables are used by multiple commands 
#@   group_variable  system  auto_link_disable 
#@   group_variable  system  auto_link_options 
#@   group_variable  system  command_log_file 
#@   group_variable  system  company  
#@   group_variable  system  compatibility_version 
#@ 
#@   if { [string compare $dc_shell_mode "default"] == 0 } {
#@     group_variable  system  "current_design"  
#@     group_variable  system  "current_instance" 
#@     group_variable  system  "dc_shell_status"  
#@   } else {
#@     set current_design   ""
#@     set current_instance ""
#@     group_variable  system  "current_design"  
#@     group_variable  system  "current_instance" 
#@   }
#@ 
#@   group_variable  system  "designer"  
#@   group_variable  system  "echo_include_commands"  
#@   group_variable  system  "enable_page_mode"  
#@   group_variable  system  "change_names_update_inst_tree"  
#@   group_variable  system  "change_names_dont_change_bus_members"  
#@   group_variable  system  "default_name_rules"  
#@   group_variable  system  "verbose_messages" 
#@   group_variable  system  "link_library"  
#@   group_variable  system  "link_force_case"  
#@   group_variable  system  "search_path"  
#@   group_variable  system  "synthetic_library"  
#@   group_variable  system  "target_library"  
#@   group_variable  system  "uniquify_naming_style"  
#@   group_variable  system  "suppress_errors"  
#@   group_variable  system  "find_converts_name_lists" 
#@   group_variable  system  "filename_log_file" 
#@   group_variable  system  "exit_delete_filename_log_file" 
#@   group_variable  system  "syntax_check_status" 
#@   group_variable  system  "context_check_status" 
#@ 
#@   #/* "compile" variables are used by the compile command */
#@   group_variable  compile  "compile_assume_fully_decoded_three_state_busses"  
#@   group_variable  compile  "compile_no_new_cells_at_top_level"  
#@   group_variable  compile  "compile_dont_touch_annotated_cell_during_inplace_opt"
#@   group_variable  compile  "reoptimize_design_changed_list_file_name" 
#@   group_variable  compile  "compile_create_wire_load_table" 
#@   group_variable  compile  "compile_update_annotated_delays_during_inplace_opt"
#@   group_variable  compile  "compile_instance_name_prefix"  
#@   group_variable  compile  "compile_instance_name_suffix"  
#@   group_variable  compile  "compile_negative_logic_methodology"  
#@   group_variable  compile  "compile_disable_hierarchical_inverter_opt" 
#@ 
#@   group_variable  compile  "port_complement_naming_style"  
#@   group_variable  compile  "auto_wire_load_selection"  
#@   group_variable  compile  "rtl_load_resistance_factor"
#@   group_variable  compile  "compile_implementation_selection"  
#@   group_variable  compile  "compile_use_low_timing_effort"  
#@   group_variable  compile  "compile_fix_cell_degradation"  
#@   group_variable  compile  "compile_preserve_subdesign_interfaces" 
#@   group_variable  compile  "compile_enable_constant_propagation_with_no_boundary_opt"
#@   group_variable  compile  "compile_delete_unloaded_sequential_cells" 
#@   group_variable  compile  "enable_recovery_removal_arcs" 
#@   group_variable  compile  "compile_checkpoint_phases"
#@   group_variable  compile  "compile_cpu_limit"
#@   group_variable  compile  "compile_top_all_paths"  
#@   group_variable  compile  "compile_top_all_paths"
#@   group_variable  compile  "compile_top_acs_partition"
#@   group_variable  compile  "default_port_connection_class"
#@   group_variable  compile  "compile_retime_license_behavior"
#@   group_variable  compile  "dont_touch_nets_with_size_only_cells"
#@   group_variable  compile  "compile_seqmap_no_scan_cell"
#@ 
#@   if { $synopsys_program_name == "dc_shell" && [shell_is_in_topographical_mode] } {
#@     group_variable  compile  "dct_prioritize_area_correlation"
#@     group_variable  compile  "compile_error_on_missing_physical_cells"
#@   }
#@ 
#@   # "multibit" variables are used by the the multibit mapping functionality 
#@ 
#@   group_variable  multibit  "bus_multiple_separator_style" 
#@ 
#@   # "ilm" variables are used by Interface Logic Model functionality 
#@ 
#@   group_variable  ilm  "ilm_ignore_percentage" 
#@ 
#@   # "estimate" variables are used by the estimate command 
#@   # The estimate command also recognizes the "compile" variables. 
#@   group_variable  estimate  "estimate_resource_preference"  
#@ 
#@   # "synthetic_library" variables 
#@   group_variable  synlib  "cache_dir_chmod_octal"  
#@   group_variable  synlib  "cache_file_chmod_octal"  
#@   group_variable  synlib  "cache_read"  
#@   group_variable  synlib  "cache_read_info"  
#@   group_variable  synlib  "cache_write"  
#@   group_variable  synlib  "cache_write_info"  
#@   group_variable  synlib  "synlib_dont_get_license"  
#@   group_variable  synlib  "synlib_wait_for_design_license"
#@   group_variable  synlib  "synthetic_library"
#@ 
#@   # "insert_dft" variables are used by the insert_dft and preview_dft commands
#@   #group_variable insert_dft   "test_default_client_order"
#@   group_variable  insert_dft   "insert_dft_clean_up"
#@   group_variable  insert_dft  "insert_test_design_naming_style"  
#@   group_variable  insert_dft  "test_clock_port_naming_style"  
#@   group_variable  insert_dft  "test_default_min_fault_coverage" 
#@   group_variable  insert_dft  "test_scan_clock_a_port_naming_style"  
#@   group_variable  insert_dft  "test_scan_clock_b_port_naming_style"  
#@   group_variable  insert_dft  "test_scan_clock_port_naming_style"  
#@   group_variable  insert_dft  "test_scan_enable_inverted_port_naming_style"  
#@   group_variable  insert_dft  "test_scan_enable_port_naming_style"  
#@   group_variable  insert_dft  "test_scan_in_port_naming_style"  
#@   group_variable  insert_dft  "test_scan_out_port_naming_style"  
#@   group_variable  insert_dft  "test_non_scan_clock_port_naming_style" 
#@   group_variable  insert_dft  "test_dedicated_subdesign_scan_outs" 
#@   group_variable  insert_dft  "test_disable_find_best_scan_out" 
#@   group_variable  insert_dft  "test_dont_fix_constraint_violations" 
#@   group_variable  insert_dft  "test_isolate_hier_scan_out" 
#@   group_variable  insert_dft  "test_mode_port_naming_style" 
#@   group_variable  insert_dft  "test_mode_port_inverted_naming_style" 
#@   group_variable  insert_dft  "compile_dont_use_dedicated_scanout" 
#@   group_variable  insert_dft  "test_mux_constant_si" 
#@ 
#@   # "preview_scan" variables are used by the preview_scan command 
#@   group_variable preview_scan "test_preview_scan_shows_cell_types" 
#@   group_variable  preview_scan  "test_scan_link_so_lockup_key" 
#@   group_variable  preview_scan  "test_scan_link_wire_key" 
#@   group_variable  preview_scan  "test_scan_segment_key" 
#@   group_variable  preview_scan  "test_scan_true_key" 
#@ 
#@   # "bsd" variables are used by the check_bsd and write_bsdl commands 
#@   group_variable  bsd  "test_user_test_data_register_naming_style" 
#@   group_variable  bsd  "test_user_defined_instruction_naming_style" 
#@   group_variable  bsd  "test_bsdl_default_suffix_name" 
#@   group_variable  bsd  "test_bsdl_max_line_length" 
#@   group_variable  bsd  "test_cc_ir_masked_bits" 
#@   group_variable  bsd  "test_cc_ir_value_of_masked_bits" 
#@ 
#@   group_variable  bsd  "test_bsd_allow_tolerable_violations" 
#@   group_variable  bsd  "test_bsd_optimize_control_cell" 
#@   group_variable  bsd  "test_bsd_control_cell_drive_limit" 
#@   group_variable  bsd  "test_bsd_manufacturer_id" 
#@   group_variable  bsd  "test_bsd_part_number" 
#@   group_variable  bsd  "test_bsd_version_number" 
#@   group_variable  bsd  "bsd_max_in_switching_limit" 
#@   group_variable  bsd  "bsd_max_out_switching_limit" 
#@ 
#@   # testmanager variables 
#@   group_variable  testmanager  "multi_pass_test_generation"  
#@ 
#@   # "testsim" variables 
#@   # group_variable  testsim  "testsim_print_stats_file"  
#@ 
#@   # "test" variables 
#@   group_variable  test  "test_default_bidir_delay" 
#@   group_variable  test  "test_default_delay" 
#@   group_variable  test  "test_default_period" 
#@   group_variable  test  "test_default_strobe" 
#@   group_variable  test  "test_default_strobe_width" 
#@   group_variable  test  "test_capture_clock_skew" 
#@   group_variable  test  "test_allow_clock_reconvergence" 
#@   group_variable  test  "test_check_port_changes_in_capture" 
#@   group_variable  test  "test_stil_max_line_length"
#@   group_variable  test  "test_infer_slave_clock_pulse_after_capture"
#@   group_variable  test  "test_rtldrc_latch_check_style"
#@   group_variable  test  "test_enable_capture_checks"
#@ 
#@   # "write_test" variables are used by the write_test command 
#@   group_variable  write_test  "write_test_formats" 
#@   group_variable  write_test  "write_test_include_scan_cell_info" 
#@   group_variable  write_test  "write_test_input_dont_care_value" 
#@   group_variable  write_test  "write_test_max_cycles" 
#@   group_variable  write_test  "write_test_max_scan_patterns" 
#@   group_variable  write_test  "write_test_pattern_set_naming_style" 
#@   group_variable  write_test  "write_test_scan_check_file_naming_style" 
#@   group_variable  write_test  "write_test_vector_file_naming_style" 
#@   group_variable  write_test  "write_test_round_timing_values" 
#@ 
#@   group_variable  view  "test_design_analyzer_uses_insert_scan"
#@ 
#@   # "io" variables are used by the read, read_lib, db2sge and write commands 
#@   group_variable  io  "bus_inference_descending_sort"
#@   group_variable  io  "bus_inference_style"
#@   #group_variable  io  "db2sge_output_directory"
#@   #group_variable  io  "db2sge_scale"
#@   #group_variable  io  "db2sge_overwrite"
#@   #group_variable  io  "db2sge_display_symbol_names"
#@   #group_variable  io  "db2sge_display_pin_names"
#@   #group_variable  io  "db2sge_display_instance_names"
#@   #group_variable  io  "db2sge_use_bustaps"
#@   #group_variable  io  "db2sge_use_compound_names"
#@   #group_variable  io  "db2sge_bit_type"
#@   #group_variable  io  "db2sge_bit_vector_type"
#@   #group_variable  io  "db2sge_one_name"
#@   #group_variable  io  "db2sge_zero_name"
#@   #group_variable  io  "db2sge_unknown_name"
#@   #group_variable  io  "db2sge_target_xp"
#@   #group_variable  io  "db2sge_tcf_package_file"
#@   #group_variable  io  "db2sge_use_lib_section"
#@   #group_variable  io  "db2sge_script"
#@   #group_variable  io  "db2sge_command" 
#@ 
#@ #  group_variable  io  "equationout_and_sign"
#@ #  group_variable  io  "equationout_or_sign"
#@ #  group_variable  io  "equationout_postfix_negation"
#@ 
#@   #  group_variable  io  "lsiin_net_name_prefix"
#@   #  group_variable  io  "lsiout_inverter_cell"
#@   #  group_variable  io  "lsiout_upcase"
#@ 
#@   #group_variable  io  "mentor_bidirect_value"
#@   #group_variable  io  "mentor_do_path"
#@   #group_variable  io  "mentor_input_output_property_name"
#@   #group_variable  io  "mentor_input_value"
#@   #group_variable  io  "mentor_logic_one_value"
#@   #group_variable  io  "mentor_logic_zero_one_property_name"
#@   #group_variable  io  "mentor_logic_zero_value"
#@   #group_variable  io  "mentor_output_value"
#@   #group_variable  io  "mentor_primitive_property_name"
#@   #group_variable  io  "mentor_primitive_property_value"
#@   #group_variable  io  "mentor_reference_property_name"
#@   #group_variable  io  "mentor_search_path"
#@   #group_variable  io  "mentor_write_symbols"
#@ #  group_variable  io  "pla_read_create_flip_flop"
#@ #  group_variable  io  "tdlout_upcase"
#@   group_variable  io  "write_name_nets_same_as_ports"
#@  
#@  # # [wjchen] 2006/08/14: The following 4 variables are obsoleted for DC simpilification.
#@  
#@  # group_variable  io  "xnfout_constraints_per_endpoint"
#@  # group_variable  io  "xnfout_default_time_constraints"
#@  # group_variable  io  "xnfout_clock_attribute_style"
#@  # group_variable  io  "xnfout_library_version"
#@ 
#@  # # [wjchen] 2006/08/11: The following 8 variables are obsoleted for DC simpilification.
#@  # group_variable  io  "xnfin_family"
#@  # group_variable  io  "xnfin_ignore_pins"
#@  # group_variable  io  "xnfin_dff_reset_pin_name"
#@  # group_variable  io  "xnfin_dff_set_pin_name"
#@  # group_variable  io  "xnfin_dff_clock_enable_pin_name"
#@  # group_variable  io  "xnfin_dff_data_pin_name"
#@  # group_variable  io  "xnfin_dff_clock_pin_name"  ;
#@  # group_variable  io  "xnfin_dff_q_pin_name";
#@  
#@   group_variable  io  "sdfin_min_rise_net_delay" ;
#@   group_variable  io  "sdfin_min_fall_net_delay" ;
#@   group_variable  io  "sdfin_min_rise_cell_delay" ;
#@   group_variable  io  "sdfin_min_fall_cell_delay" ;
#@   group_variable  io  "sdfin_rise_net_delay_type" ;
#@   group_variable  io  "sdfin_fall_net_delay_type" ;
#@   group_variable  io  "sdfin_rise_cell_delay_type" ;
#@   group_variable  io  "sdfin_fall_cell_delay_type" ;
#@   group_variable  io  "sdfin_top_instance_name" ;
#@   group_variable  io  "sdfout_time_scale" ;
#@   group_variable  io  "sdfout_write_to_output" ;
#@   group_variable  io  "sdfout_top_instance_name" ;
#@   group_variable  io  "sdfout_min_rise_net_delay" ;
#@   group_variable  io  "sdfout_min_fall_net_delay" ;
#@   group_variable  io  "sdfout_min_rise_cell_delay" ;
#@   group_variable  io  "sdfout_min_fall_cell_delay" ;
#@   group_variable  io  "read_db_lib_warnings" ;
#@   group_variable  io  "read_translate_msff" ;
#@   group_variable  io  "libgen_max_differences" ;
#@ 
#@ # #[wjchen] 2006/08/22: The following variables are hidden for XG mode for DC simpilification. 
#@   # group_variable  io "read_name_mapping_nowarn_libraries"  ;
#@   # group_variable  io "write_name_mapping_nowarn_libraries"  ;
#@ 
#@ 
#@   # "edif" variables are used by the EDIF format read, read_lib, write,
#@   #        and write_lib commands 
#@   # group_variable  edif  "bus_dimension_separator_style"  ;
#@   # group_variable  edif  "bus_extraction_style"  ;
#@   group_variable  edif  "bus_inference_descending_sort"  ;
#@   group_variable  edif  "bus_inference_style"  ;
#@   group_variable  edif  "bus_naming_style"  ;
#@   group_variable  edif  "bus_range_separator_style"  ;
#@   # group_variable  edif  "edifin_autoconnect_offpageconnectors"  ;
#@   # group_variable  edif  "edifin_autoconnect_ports"  ;
#@   # group_variable  edif  "edifin_delete_empty_cells"  ;
#@   # group_variable  edif  "edifin_delete_ripper_cells"  ;
#@   # group_variable  edif  "edifin_ground_net_name"  ;
#@   # group_variable  edif  "edifin_ground_net_property_name"  ;
#@   # group_variable  edif  "edifin_ground_net_property_value"  ;
#@   # group_variable  edif  "edifin_ground_port_name"  ;
#@   # group_variable  edif  "edifin_instance_property_name"  ;
#@   # group_variable  edif  "edifin_portinstance_disabled_property_name"  ;
#@   # group_variable  edif  "edifin_portinstance_disabled_property_value"  ;
#@   # group_variable  edif  "edifin_portinstance_property_name"  ;
#@   # group_variable  edif  "edifin_power_net_name"  ;
#@   # group_variable  edif  "edifin_power_net_property_name"  ;
#@   # group_variable  edif  "edifin_power_net_property_value"  ;
#@   # group_variable  edif  "edifin_power_port_name"  ;
#@   # group_variable  edif  "edifin_use_identifier_in_rename"  ;
#@   # group_variable  edif  "edifin_view_identifier_property_name"  ;
#@   # group_variable  edif  "edifin_dc_script_flag"  ;
#@   # group_variable  edif  "edifin_lib_logic_1_symbol"  ;
#@   # group_variable  edif  "edifin_lib_logic_0_symbol"  ;
#@   # group_variable  edif  "edifin_lib_in_port_symbol"  ;
#@   # group_variable  edif  "edifin_lib_out_port_symbol"  ;
#@   # group_variable  edif  "edifin_lib_inout_port_symbol"  ;
#@   # group_variable  edif  "edifin_lib_in_osc_symbol"  ;
#@   # group_variable  edif  "edifin_lib_out_osc_symbol"  ;
#@   # group_variable  edif  "edifin_lib_inout_osc_symbol"  ;
#@   # group_variable  edif  "edifin_lib_mentor_netcon_symbol"  ;
#@   # group_variable  edif  "edifin_lib_ripper_bits_property"  ;
#@   # group_variable  edif  "edifin_lib_ripper_bus_end"  ;
#@   # group_variable  edif  "edifin_lib_ripper_cell_name"  ;
#@   # group_variable  edif  "edifin_lib_ripper_view_name"  ;
#@   # group_variable  edif  "edifin_lib_route_grid"  ;
#@   # group_variable  edif  "edifin_lib_templates"  ;
#@   # group_variable  edif  "edifout_dc_script_flag"  ;
#@   # group_variable  edif  "edifout_design_name"  ;
#@   # group_variable  edif  "edifout_designs_library_name"  ;
#@   # group_variable  edif  "edifout_display_instance_names"  ;
#@   # group_variable  edif  "edifout_display_net_names"  ;
#@   # group_variable  edif  "edifout_external"  ;
#@   # group_variable  edif  "edifout_external_graphic_view_name" ;
#@   # group_variable  edif  "edifout_external_netlist_view_name" ;
#@   # group_variable  edif "edifout_external_schematic_view_name" ;
#@   # group_variable  edif  "edifout_ground_name" ;
#@   # group_variable  edif  "edifout_ground_net_name" ;
#@   # group_variable  edif  "edifout_ground_net_property_name" ;
#@   # group_variable  edif  "edifout_ground_net_property_value" ;
#@   # group_variable  edif  "edifout_ground_pin_name" ;
#@   # group_variable  edif  "edifout_ground_port_name" ;
#@   # group_variable  edif  "edifout_instance_property_name" ;
#@   # group_variable  edif  "edifout_instantiate_ports" ;
#@   # group_variable  edif  "edifout_library_graphic_view_name" ;
#@   # group_variable  edif  "edifout_library_netlist_view_name" ;
#@   # group_variable  edif  "edifout_library_schematic_view_name" ;
#@   # group_variable  edif  "edifout_merge_libraries" ;
#@   # group_variable  edif  "edifout_multidimension_arrays" ;
#@   # group_variable  edif  "edifout_name_oscs_different_from_ports" ;
#@   # group_variable  edif  "edifout_name_rippers_same_as_wires" ;
#@   # group_variable  edif  "edifout_netlist_only" ;
#@   # group_variable  edif  "edifout_no_array" ;
#@   # group_variable  edif  "edifout_numerical_array_members" ;
#@   # group_variable  edif  "edifout_pin_direction_property_name" ;
#@   # group_variable  edif  "edifout_pin_direction_in_value" ;
#@   # group_variable  edif  "edifout_pin_direction_inout_value" ;
#@   # group_variable  edif  "edifout_pin_direction_out_value" ;
#@   # group_variable  edif  "edifout_pin_name_property_name" ;
#@   # group_variable  edif  "edifout_portinstance_disabled_property_name" ;
#@   # group_variable  edif  "edifout_portinstance_disabled_property_value" ;
#@   # group_variable  edif  "edifout_portinstance_property_name"
#@   # group_variable  edif  "edifout_power_and_ground_representation"
#@   # group_variable  edif  "edifout_power_name"
#@   # group_variable  edif  "edifout_power_net_name"
#@   # group_variable  edif  "edifout_power_net_property_name"
#@   # group_variable  edif  "edifout_power_net_property_value"
#@   # group_variable  edif  "edifout_power_pin_name"
#@   # group_variable  edif  "edifout_power_port_name"
#@   # group_variable  edif  "edifout_skip_port_implementations"
#@   # group_variable  edif  "edifout_target_system"
#@   # group_variable  edif  "edifout_top_level_symbol"
#@   # group_variable  edif  "edifout_translate_origin"
#@   # group_variable  edif  "edifout_unused_property_value"
#@   # group_variable  edif  "edifout_write_attributes"
#@   # group_variable  edif  "edifout_write_constraints"
#@   # group_variable  edif  "edifout_write_properties_list"
#@   # group_variable  edif  "write_name_nets_same_as_ports"
#@ 
#@   # "hdl" variables are variables pertaining to hdl reading and optimizing 
#@   group_variable hdl "hdlin_unified_rtl_read"
#@   group_variable hdl "hdlin_vcs_home"
#@   group_variable hdl "hdlin_legacy_naming"
#@   group_variable hdl "bus_dimension_separator_style"
#@   group_variable hdl "bus_minus_style"
#@   group_variable hdl "bus_naming_style"
#@   group_variable hdl "hdlin_ignore_textio_constructs"
#@   group_variable hdl "hdlin_latch_always_async_set_reset"
#@   group_variable hdl "hdlin_ff_always_sync_set_reset"
#@   group_variable hdl "hdlin_ff_always_async_set_reset"
#@   group_variable hdl "hdlin_always_fsm_complete"
#@   group_variable hdl "hdlin_failsafe_fsm"
#@   group_variable hdl "hdlin_check_input_netlist"
#@   group_variable hdl "hdlin_check_no_latch"
#@   group_variable hdl "hdlin_tic_tic_discards_whitespace"
#@   group_variable hdl "hdlin_reporting_level"
#@   group_variable hdl "hdlin_infer_mux"
#@   group_variable hdl "hdlin_mux_oversize_ratio"
#@   group_variable hdl "hdlin_mux_size_limit"
#@   group_variable hdl "hdlin_infer_multibit"
#@   group_variable hdl "hdl_preferred_license"
#@   group_variable hdl "hdl_keep_licenses"
#@   group_variable hdl "hlo_resource_allocation"
#@   group_variable hdl "template_naming_style"
#@   group_variable hdl "template_parameter_style"
#@   group_variable hdl "template_separator_style"
#@   group_variable hdl "verilogout_equation"
#@   group_variable hdl "verilogout_ignore_case"
#@   group_variable hdl "verilogout_no_tri"
#@   group_variable hdl "verilogout_inout_is_in"
#@   group_variable hdl "verilogout_single_bit"
#@   group_variable hdl "verilogout_higher_designs_first"
#@ #  group_variable hdl "verilogout_levelize"
#@   group_variable hdl "verilogout_include_files"
#@   group_variable hdl "verilogout_unconnected_prefix"
#@   group_variable hdl "verilogout_show_unconnected_pins"
#@   group_variable hdl "verilogout_no_negative_index"
#@   group_variable hdl "hdlin_enable_rtldrc_info"
#@   group_variable hdl "hdlin_sv_blackbox_modules"
#@   group_variable hdl "hdlin_sv_enable_rtl_attributes"
#@   group_variable hdl "hdlin_enable_hier_map"
#@   group_variable hdl "hdlin_sv_interface_only_modules"
#@   group_variable hdl "hdlin_intermediate_file_method"
#@   group_variable hdl "hdlin_infer_function_local_latches"
#@   group_variable hdl "hdlin_infer_local_sync_enable_only"
#@   group_variable hdl "hdlin_module_arch_name_splitting"
#@   group_variable hdl "hdlin_mux_size_min"
#@   group_variable hdl "hdlin_prohibit_nontri_multiple_drivers"
#@   group_variable hdl "hdlin_subprogram_default_values"
#@   group_variable hdl "hdlin_upcase_names"
#@   group_variable hdl "hdlin_vhdl_std"
#@   group_variable hdl "hdlin_vhdl93_concat"
#@   group_variable hdl "hdlin_vhdl_syntax_extensions"
#@   group_variable hdl "hdlin_sv_enforce_standalone_generate_blocks"
#@   group_variable hdl "hdlin_vrlg_std"
#@   group_variable hdl "hdlin_while_loop_iterations"
#@   group_variable hdl "hdlin_auto_save_templates"
#@   group_variable hdl "hdlin_elab_errors_deep"
#@   group_variable hdl "hdlin_enable_assertions"
#@   group_variable hdl "hdlin_enable_configurations"
#@   group_variable hdl "hdlin_field_naming_style"
#@   group_variable hdl "hdlin_generate_naming_style"
#@   group_variable hdl "hdlin_generate_separator_style"
#@   group_variable hdl "hdlin_enable_relative_placement"
#@   group_variable hdl "hdlin_mux_rp_limit"
#@   group_variable hdl "hdlin_keep_signal_name"
#@   group_variable hdl "hdlin_module_name_limit"
#@   group_variable hdl "hdlin_mux_size_only"
#@   group_variable hdl "hdlin_preserve_sequential"
#@   group_variable hdl "hdlin_presto_cell_name_prefix"
#@   group_variable hdl "hdlin_presto_net_name_prefix"
#@   group_variable hdl "hdlin_strict_verilog_reader"
#@   group_variable hdl "hdlin_shorten_long_module_name"
#@   group_variable hdl "hdlin_sv_packages"
#@   group_variable hdl "hdlin_sv_tokens"
#@   group_variable hdl "hdlin_enable_elaborate_ref_linking"
#@   group_variable hdl "hdlin_enable_hier_naming"
#@   group_variable hdl "hdlin_enable_elaborate_update"
#@   group_variable hdl "hdlin_autoread_verilog_extensions"
#@   group_variable hdl "hdlin_autoread_sverilog_extensions"
#@   group_variable hdl "hdlin_autoread_vhdl_extensions"
#@   group_variable hdl "hdlin_autoread_exclude_extensions"
#@   group_variable hdl "hdlin_enable_upf_compatible_naming"
#@   group_variable hdl "hdlin_report_sequential_pruning"
#@   group_variable hdl "hdlin_analyze_verbose_mode"
#@   group_variable hdl "hdlin_enable_ieee_1735_support"
#@   group_variable hdl "hdlin_netlist_unloaded_signals"
#@ 
#@   # "vhdlio" variables are variables pertaining to VHDL generation 
#@   group_variable vhdlio "vhdllib_timing_mesg"
#@   group_variable vhdlio "vhdllib_timing_xgen"
#@   group_variable vhdlio "vhdllib_timing_checks"
#@   group_variable vhdlio "vhdllib_negative_constraint"
#@   group_variable vhdlio "vhdllib_pulse_handle"
#@   group_variable vhdlio "vhdllib_glitch_handle"
#@   group_variable vhdlio "vhdllib_architecture"
#@   group_variable vhdlio "vhdllib_tb_compare"
#@   group_variable vhdlio "vhdllib_tb_x_eq_dontcare"
#@   group_variable vhdlio "vhdllib_logic_system"
#@   group_variable vhdlio "vhdllib_logical_name"
#@ 
#@ #  group_variable vhdlio "vhdlout_architecture_name"
#@   group_variable vhdlio "vhdlout_bit_type"
#@ #  group_variable vhdlio "vhdlout_bit_type_resolved"
#@   group_variable vhdlio "vhdlout_bit_vector_type"
#@ #  group_variable vhdlio "vhdlout_conversion_functions"
#@ #  group_variable vhdlio "vhdlout_dont_write_types"
#@   group_variable vhdlio "vhdlout_equations"
#@   group_variable vhdlio "vhdlout_one_name"
#@   group_variable vhdlio "vhdlout_package_naming_style"
#@   group_variable vhdlio "vhdlout_preserve_hierarchical_types"
#@   group_variable vhdlio "vhdlout_separate_scan_in"
#@   group_variable vhdlio "vhdlout_single_bit"
#@   group_variable vhdlio "vhdlout_target_simulator"
#@   group_variable vhdlio "vhdlout_top_configuration_arch_name"
#@   group_variable vhdlio "vhdlout_top_configuration_entity_name"
#@   group_variable vhdlio "vhdlout_top_configuration_name"
#@   group_variable vhdlio "vhdlout_three_state_name"
#@   group_variable vhdlio "vhdlout_three_state_res_func"
#@ #  group_variable vhdlio "vhdlout_time_scale"
#@   group_variable vhdlio "vhdlout_unknown_name"
#@   group_variable vhdlio "vhdlout_use_packages"
#@   group_variable vhdlio "vhdlout_wired_and_res_func"
#@   group_variable vhdlio "vhdlout_wired_or_res_func"
#@   group_variable vhdlio "vhdlout_write_architecture"
#@   group_variable vhdlio "vhdlout_write_entity"
#@   group_variable vhdlio "vhdlout_write_top_configuration"
#@ #  group_variable vhdlio "vhdlout_synthesis_off"
#@   group_variable vhdlio "vhdlout_write_components"
#@   group_variable vhdlio "vhdlout_zero_name"
#@ #  group_variable vhdlio "vhdlout_levelize"
#@   group_variable vhdlio "vhdlout_dont_create_dummy_nets"
#@   group_variable vhdlio "vhdlout_follow_vector_direction"
#@  
#@   # "suffix" variables are used to find the suffixes of different file types 
#@   group_variable suffix "view_execute_script_suffix"
#@   group_variable suffix "view_read_file_suffix"
#@   group_variable suffix "view_analyze_file_suffix"
#@   group_variable suffix "view_write_file_suffix"
#@ 
#@   # Meenakshi: Added new group scc (for SystemC compiler)
#@   group_variable scc {systemcout_levelize}
#@   group_variable scc {systemcout_debug_mode}
#@ 
#@   # "power" variables are for power-analysis. 
#@   group_variable power {power_keep_license_after_power_commands}
#@   group_variable power {power_preserve_rtl_hier_names}
#@   group_variable power {power_do_not_size_icg_cells}
#@   group_variable power {power_hdlc_do_not_split_cg_cells}
#@   group_variable power {power_rtl_saif_file}
#@   group_variable power {power_sdpd_saif_file}
#@   group_variable power {power_cg_flatten}
#@   group_variable power {power_opto_extra_high_dynamic_power_effort}
#@   group_variable power {power_default_static_probability}
#@   group_variable power {power_default_toggle_rate}
#@   group_variable power {power_default_toggle_rate_type}
#@   group_variable power {power_model_preference}
#@   group_variable power {power_sa_propagation_effort}
#@   group_variable power {power_sa_propagation_verbose}
#@   group_variable power {power_fix_sdpd_annotation}
#@   group_variable power {power_fix_sdpd_annotation_verbose}
#@   group_variable power {power_sdpd_message_tolerance}
#@   group_variable power {power_rclock_use_asynch_inputs}
#@   group_variable power {power_rclock_inputs_use_clocks_fanout}
#@   group_variable power {power_rclock_unrelated_use_fastest}
#@   group_variable power {power_lib2saif_rise_fall_pd}
#@   group_variable power {power_min_internal_power_threshold}
#@   group_variable power {power_cg_module_naming_style}
#@   group_variable power {power_cg_cell_naming_style}
#@   group_variable power {power_cg_gated_clock_net_naming_style}
#@   group_variable power {do_operand_isolation}
#@ 
#@   # dpcm variables are used by DPCM lib and controllong DC when using DPCM
#@ 
#@   if { [info exists dpcm_debuglevel] } {
#@     group_variable dpcm "dpcm_debuglevel"
#@     group_variable dpcm "dpcm_rulespath"
#@     group_variable dpcm "dpcm_rulepath"
#@     group_variable dpcm "dpcm_tablepath"
#@     group_variable dpcm "dpcm_libraries"
#@     group_variable dpcm "dpcm_version"
#@     group_variable dpcm "dpcm_level"
#@     group_variable dpcm "dpcm_temperaturescope"
#@     group_variable dpcm "dpcm_voltagescope"
#@     group_variable dpcm "dpcm_functionscope"
#@     group_variable dpcm "dpcm_wireloadscope"
#@     group_variable dpcm "dpcm_slewlimit"
#@     group_variable dpcm "dpcm_arc_sense_mapping"
#@ 
#@   }
#@ 
#@   set dpcm_slewlimit "TRUE"
#@ 
#@   # executable to fire off RTLA/BCV 
#@   group_variable hdl {xterm_executable}
#@ 
#@   # Variable group for Chip Compiler
#@   if {[info exists acs_work_dir]} {
#@     group_variable acs acs_area_report_suffix 
#@     group_variable acs acs_autopart_max_area
#@     group_variable acs acs_autopart_max_percent
#@     group_variable acs acs_budgeted_cstr_suffix
#@     group_variable acs acs_compile_script_suffix
#@     group_variable acs acs_constraint_file_suffix  
#@     group_variable acs acs_cstr_report_suffix 
#@     group_variable acs acs_db_suffix
#@     group_variable acs acs_dc_exec
#@     group_variable acs acs_default_pass_name
#@     group_variable acs acs_exclude_extensions
#@     group_variable acs acs_exclude_list
#@     group_variable acs acs_global_user_compile_strategy_script
#@     group_variable acs acs_hdl_verilog_define_list
#@     group_variable acs acs_hdl_source
#@     group_variable acs acs_lic_wait
#@     group_variable acs acs_log_file_suffix
#@     group_variable acs acs_make_args
#@     group_variable acs acs_make_exec
#@     group_variable acs acs_makefile_name 
#@     group_variable acs acs_num_parallel_jobs
#@     group_variable acs acs_override_report_suffix
#@     group_variable acs acs_override_script_suffix
#@     group_variable acs acs_qor_report_suffix
#@     group_variable acs acs_timing_report_suffix
#@     group_variable acs acs_use_autopartition
#@     group_variable acs acs_use_default_delays
#@     group_variable acs acs_user_budgeting_script
#@     group_variable acs acs_user_compile_strategy_script_suffix
#@     group_variable acs acs_verilog_extensions 
#@     group_variable acs acs_vhdl_extensions 
#@     group_variable acs acs_work_dir
#@     group_variable acs check_error_list
#@     group_variable acs ilm_preserve_core_constraints
#@ 
#@   }
#@ 
#@   #
#@   # DesignTime Variable Group timing
#@   #
#@ 
#@   group_variable timing case_analysis_log_file
#@   group_variable timing case_analysis_sequential_propagate
#@   group_variable timing case_analysis_with_logic_constants
#@   group_variable timing create_clock_no_input_delay
#@   group_variable timing disable_auto_time_borrow
#@   group_variable timing disable_case_analysis
#@   group_variable timing disable_conditional_mode_analysis
#@   group_variable timing disable_library_transition_degradation
#@   group_variable timing dont_bind_unused_pins_to_logic_constant
#@   group_variable timing enable_slew_degradation
#@   group_variable timing high_fanout_net_pin_capacitance
#@   group_variable timing high_fanout_net_threshold
#@   group_variable timing lib_thresholds_per_lib
#@   group_variable timing rc_adjust_rd_when_less_than_rnet
#@   group_variable timing rc_ceff_delay_min_diff_ps
#@   group_variable timing rc_degrade_min_slew_when_rd_less_than_rnet
#@   group_variable timing rc_driver_model_max_error_pct
#@   group_variable timing rc_filter_rd_less_than_rnet
#@   group_variable timing rc_input_threshold_pct_fall
#@   group_variable timing rc_input_threshold_pct_rise
#@   group_variable timing rc_output_threshold_pct_fall
#@   group_variable timing rc_output_threshold_pct_rise
#@   group_variable timing rc_rd_less_than_rnet_threshold
#@   group_variable timing rc_slew_derate_from_library
#@   group_variable timing rc_slew_lower_threshold_pct_fall
#@   group_variable timing rc_slew_lower_threshold_pct_rise
#@   group_variable timing rc_slew_upper_threshold_pct_fall
#@   group_variable timing rc_slew_upper_threshold_pct_rise
#@   group_variable timing timing_disable_cond_default_arcs
#@ # group_variable timing timing_enable_multiple_clocks_per_reg
#@   group_variable timing timing_report_attributes
#@   group_variable timing timing_self_loops_no_skew
#@   group_variable timing when_analysis_permitted
#@   group_variable timing when_analysis_without_case_analysis
#@ 
#@ }	;# $synopsys_program_name != "ptxr"
#@ 
#@ if { $synopsys_program_name == "icc_shell"} {
#@ #
#@ #       IC Compile Variable Group:
#@ #
#@ #       These variables affect the designs created by the route_opt command.
#@ #
#@   group_variable routeopt routeopt_checkpoint
#@   group_variable routeopt routeopt_disable_cpulimit
#@ }
#@ 
#@ if { $synopsys_program_name == "icc_shell"} {
#@ #
#@ #       IC Compiler Variable Group: MCMM
#@ #
#@ #       These variables affect Multi-Corner/Multi-Mode. Currently, MCMM is 
#@ #       only supported in ICC--hence the "icc_shell" qualification, above
#@ #
#@   group_variable MCMM mcmm_enable_high_capacity_flow
#@ }
#@ 
#@ # Aliases for backwards compatibility or other reasons 
#@ group_variable compile  {compile_log_format}
#@ alias view_cursor_number x11_set_cursor_number
#@ alias set_internal_load set_load
#@ alias set_internal_arrival set_arrival
#@ alias set_connect_delay    "set_annotated_delay -net"
#@ alias create_test_vectors  create_test_patterns
#@ alias compile_test         insert_test
#@ alias check_clocks      check_timing
#@ alias lint              check_design
#@ # gen removed; alias gen               create_schematic
#@ alias free              remove_design
#@ alias group_bus         create_bus
#@ alias ungroup_bus       remove_bus
#@ alias groupvar          group_variable
#@ alias report_constraints report_constraint
#@ alias report_attributes report_attribute
#@ alias fsm_reduce        reduce_fsm
#@ alias fsm_minimize      minimize_fsm
#@ alias disable_timing    set_disable_timing
#@ alias dont_touch        set_dont_touch
#@ alias dont_touch_network set_dont_touch_network
#@ alias dont_use          set_dont_use
#@ alias fix_hold          set_fix_hold
#@ alias prefer            set_prefer
#@ alias remove_package "echo remove_package command is obsolete: packages are stored on disk not in-memory:"
#@ alias analyze_scan      preview_scan
#@ alias get_clock         get_clocks
#@ alias dc_shell_is_in_incr_mode	shell_is_in_xg_mode
#@ alias set_vh_module_options set_dps_module_options
#@ alias set_vh_physopt_options set_dps_options
#@ alias update_vh_design update_dps_design
#@ alias vh_start dps_start
#@ alias vh_end dps_end
#@ alias all_vh_modules all_dps_modules
#@ alias all_designs_of_vh all_designs_of_dps
#@ alias vh_use_auto_partitioning dps_auto_partitioning
#@ alias vh_write_changes dps_write_changes
#@ alias vh_read_changes dps_read_changes
#@ alias vh_write_module_clock dps_write_module_clock
#@ alias get_lib get_libs
#@ 
#@ # Enable unsupported psyn commands
#@ if { $synopsys_program_name == "psyn_shell" || $synopsys_program_name == "icc_shell"} {
#@   proc enable_unsupported_commands { { arg "default" } } {
#@     global cgpi_use_new_wire_factors
#@     global cgpi_use_relative_wire_factors
#@     global cgpi_use_new_path_factors
#@     global pwlm_use_new_wire_factors
#@     global pwlm_use_relative_wire_factors
#@     global pwlm_use_new_path_factors
#@     global psyn_unsupported_commands_dir
#@     global synopsys_root
#@     if {![info exists psyn_unsupported_commands_dir]} {
#@       set psyn_unsupported_commands_dir $synopsys_root/auxx/syn/psyn/unsupported_commands
#@     }
#@     set psyn_unsupported_commands_option1 $arg
#@     if {[file readable $psyn_unsupported_commands_dir/setup.tcl]} {
#@       source $psyn_unsupported_commands_dir/setup.tcl
#@     } else {
#@       source -encrypted $psyn_unsupported_commands_dir/setup.tcl.e
#@     }
#@   }
#@ }
#@ # For Intel
#@ if { $synopsys_program_name == "icc_shell"} {
#@       set psyn_unsupported_commands_dir $synopsys_root/auxx/syn/psyn/unsupported_commands
#@       source -encrypted $psyn_unsupported_commands_dir/max_dist.tcl.e
#@ }	
#@ 
#@ 
#@ if { $synopsys_program_name == "icc_shell"} {
#@   # to enable CLE readline-ish terminal by default for ICC
#@   set sh_enable_line_editing true
#@ 
#@   # Astro forms create an enormous number of new variables which are
#@   # very annoying for users to see, so the default of this variable
#@   # for ICC is false
#@   set sh_new_variable_message false
#@ }
#@ 
#@ if { $synopsys_program_name == "icc_shell" ||      (($synopsys_program_name == "dc_shell") && ([shell_is_in_topographical_mode])) } {
#@     source $synopsys_root/auxx/syn/psyn/verify_ilm.tcl
#@ }
#@ 
#@ # Enable vh psyn commands
#@ if { $synopsys_program_name == "psyn_shell" } {
#@   proc enable_vh_flow { } {
#@     global VH_SCRIPT_FILE
#@     global synopsys_root
#@     global suppress_errors
#@     set suppress_errors "$suppress_errors CMD-041 UID-95 SEL-003 SEL-005" 
#@     if {![info exists VH_SCRIPT_FILE]} {
#@       set VH_SCRIPT_FILE $synopsys_root/auxx/syn/psyn/vh_pc.tcl.e
#@     }
#@     if {[file readable $VH_SCRIPT_FILE]} {
#@       if {[string match *.tcl $VH_SCRIPT_FILE]} {
#@         source $VH_SCRIPT_FILE
#@       } else {
#@         source -encrypted $VH_SCRIPT_FILE
#@       }
#@     } else {
#@       puts "Error: VH script file $VH_SCRIPT_FILE not found."
#@     }
#@   }
#@ }
#@ 
#@ 
#@ #Turn on enable_netl_view to true by default.
#@ set enable_netl_view  "TRUE"
#@ 
#@ 
#@ #Turn on physopt_bypass_multiple_plib_check by default
#@ if { $synopsys_program_name == "psyn_shell" } {
#@  set physopt_bypass_multiple_plib_check  TRUE
#@ }
#@ 
#@ # The ls command is gone, now it is just an alias for dc_shell eqn mode
#@ 
#@ if { [string compare $dc_shell_mode "default"] == 0 } {
#@   if {  ( $sh_arch == {mips}) && ( ( $synopsys_program_name == {design_analyzer}) || ( $isatty == 0)) } {
#@     alias ls "sh ls -a "
#@   } else {
#@    if {  ( $sh_arch == {mips}) || ( $sh_arch == {necmips}) } {
#@       alias ls "sh ls -aC "
#@    } else {
#@       alias ls "sh ls -aC "
#@    }
#@   }
#@ }
#@ 
#@ # Aliases for RouteCompiler
#@ alias run_rodeo_router route66
#@ 
#@ # Removing route_global from the code. Earlier it was hidden. --Mukesh
#@ #proc route_global {} {
#@ #	global route_global_keep_tmp_data
#@ #	global rt66_dont_lock_dir
#@ #
#@ #	set rt66_dont_lock_dir TRUE
#@ #
#@ #	for { set i 0} {1==1} {incr i} {
#@ #		set wdir [file join [pwd] ".route_global.$i"]
#@ #		if {[file exist $wdir] == 0} {
#@ #			break;
#@ #		}
#@ #	}
#@ #		
#@ #	set_routing_options -cut_out_covered_port CORE_ONLY
#@ #	set_routing_options -internal_routing FALSE
#@ #	set_routing_options -stick_routing FALSE
#@ #
#@ #	###puts "wdir = $wdir"
#@ # 
#@ #	set success [route66 -global -dontstop -dir $wdir]
#@ #
#@ #	#clean tmp data if required:
#@ #	if { $success == 1 } {
#@ #		if [catch {string toupper $route_global_keep_tmp_data} result] {
#@ #			#variable is not defined
#@ #			###puts "result_1 =  $result => removing dir ..."
#@ #			catch { file delete -force $wdir }
#@ #		} else {
#@ #			#variable is set to FALSE
#@ #			if { [string compare $result "TRUE"] != 0} {
#@ #				###puts "result_2 =  $result => removing dir ..."
#@ #				catch { file delete -force $wdir }
#@ #			}
#@ #		}
#@ #	}
#@ #
#@ #	set rt66_dont_lock_dir FALSE
#@ #	return 1
#@ #}
#@ #define_proc_attributes route_global -hidden
#@ 
#@ #/* Aliases added for report command */
#@ alias report_clock_constraint   "report_timing -path end -to all_registers(-data_pins)"
#@ alias report_clock_fanout         "report_transitive_fanout -clock_tree"
#@ alias report_clocks             report_clock
#@ alias report_synthetic          report_cell
#@ 
#@ # Alias added for Ultra backward compatibility mode
#@ alias set_ultra_mode          set_ultra_optimization
#@ 
#@ # alias for write_sge and menu item in DA for db2sge 
#@ 
#@ #if { [string compare $dc_shell_mode "tcl"] == 0 } {
#@ #  set db2sge_script ${synopsys_root}/admin/setup/.dc_write_sge.tcl
#@ #} else {
#@ #  set db2sge_script ${synopsys_root}/admin/setup/.dc_write_sge
#@ #}
#@ 
#@ #set db2sge_command ${synopsys_root}/${sh_arch}/syn/bin/db2sge
#@ set view_script_submenu_items "\"DA to SGE Transfer\" write_sge"
#@ 
#@ 
#@ if { $synopsys_program_name != "lc_shell"} {
#@   # read schematic annotation setup file 
#@   #source ${synopsys_root}/admin/setup/.dc_annotate
#@ 
#@   # setup the default layer settings 
#@   #source ${synopsys_root}/admin/setup/.dc_layers
#@ 
#@   if {$synopsys_program_name != "dc_sms_shell"} {
#@     source ${synopsys_root}/admin/setup/.dc_name_rules
#@   }
#@ } else {
#@   #for read_lib -html	
#@   source ${synopsys_root}/auxx/syn/lc/read_lib_html_msg_list.tcl
#@ }
#@ # -- Starting source /eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/admin/setup/.dc_name_rules

#@ #
#@ 
#@ #	.dc_name_rules Initialization file for
#@ 
#@ #	   Dc_Shell and Design_Analyzer
#@ 
#@ #	This files defines name rules for target systems. Change_names
#@ #	will use this rules to fix the object names.
#@ 
#@ #*/
#@ 
#@ 
#@ define_name_rules sverilog -type net -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules sverilog -type port -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules sverilog -type cell -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ define_name_rules sverilog -reserved { "always" "always_comb" "always_ff"	"always_latch" "and" "assert" "assert_strobe" "assign" "automatic"	"begin" "bit" "break" "buf" "bufif0" "bufif1" "byte" "case" "casex" "casez"	"cell" "changed" "char" "cmos" "config" "const" "continue" "deassign"	"default" "defparam" "design" "disable" "do" "edge" "else" "end"	"endcase" "endconfig" "endfunction" "endgenerate" "endinterface" "endmodule" "endprimitive"	"endspecify" "endtable" "endtask" "endtransition" "enum" "event" "export" "extern"	"for" "force" "forever" "fork" "forkjoin" "function" "generate" "genvar"	"highz0" "highz1" "if" "iff" "ifnone" "import" "incdir" "include" "initial"	"inout" "input" "instance" "int" "integer" "interface" "join" "large"	"liblist" "library" "localparam" "logic" "longint" "longreal" "macromodule" "medium"	"modport" "module" "nand" "negedge" "nmos" "nor" "noshowcancelled" "not" "notif0"	"notif1" "or" "output" "packed" "parameter" "pmos" "posedge"	"primitive" "process" "priority" "pull0" "pull1" "pullup"  "pulldown"	"pulsestyle_onevent" "pulsestyle_ondetect"	"rcmos" "real" "realtime" "reg" "release" "repeat" "return" "rnmos" "rpmos" "rtran"	"rtranif0" "rtranif1" "scalared" "shortint" "shortreal" "showcancelled"	"signed" "small" "specify" "specparam" "static"	"strong0" "strong1" "struct" "supply0" "supply1" "table" "task"	"time" "timeprecision" "timeunit" "tran" "tranif0" "tranif1" "transition" "tri" "tri0" "tri1"	"triand" "trior" "trireg" "type" "typedef" "union" "unique" "use" "unsigned" "vectored"	"void" "wait" "wand" "weak0" "weak1" "while" "wire" "wor" "xor" "xnor" }		-special verilog -target_bus_naming_style {%s[%d]}		-flatten_multi_dimension_busses          -check_internal_net_name 	-check_bus_indexing 
#@ 
#@ define_name_rules verilog -type net -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules verilog -type port -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules verilog -type cell -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ define_name_rules verilog -reserved { "always"	"and" "assign" "automatic"	"begin" "buf" "bufif0" "bufif1" "case" "casex" "casez"	"cell" "cmos" "config" "deassign"	"default" "defparam" "design" "disable" "edge" "else" "end"	"endcase" "endconfig" "endfunction" "endgenerate" "endmodule" "endprimitive"	"endspecify" "endtable" "endtask" "event" "for" "force" "forever" "fork" "function" "generate" "genvar"	"highz0" "highz1" "if" "ifnone" "incdir" "include" "initial"	"inout" "input" "instance" "integer" "join" "large"	"liblist" "library" "localparam" "macromodule" "medium"	"module" "nand" "negedge" "nmos" "nor" "noshowcancelled" "not" "notif0"	"notif1" "or" "output" "parameter" "pmos" "posedge"	"primitive" "pull0" "pull1" "pullup"  "pulldown"	"pulsestyle_onevent" "pulsestyle_ondetect"	"rcmos" "real" "realtime" "reg" "release" "repeat" "rnmos" "rpmos" "rtran"	"rtranif0" "rtranif1" "scalared" "showcancelled"	"signed" "small" "specify" "specparam"	"strong0" "strong1" "supply0" "supply1" "table" "task"	"time" "tran" "tranif0" "tranif1" "tri" "tri0" "tri1"	"triand" "trior" "trireg" "unsigned" "use" "vectored"	"wait" "wand" "weak0" "weak1" "while" "wire" "wor" "xor" "xnor" }		-special verilog -target_bus_naming_style {%s[%d]}		-flatten_multi_dimension_busses  	-check_internal_net_name         -check_bus_indexing
#@ 
#@ define_name_rules verilog_1995 -type net -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules verilog_1995 -type port -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules verilog_1995 -type cell -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ define_name_rules verilog_1995 -reserved { "always"	"and" "assign"	"begin" "buf" "bufif0" "bufif1" "case" "casex" "casez"	"cell" "cmos" "deassign"	"default" "defparam" "design" "disable" "edge" "else" "end"	"endcase" "endfunction" "endmodule" "endprimitive"	"endspecify" "endtable" "endtask" "event" "for" "force" "forever" "fork" "function"	"highz0" "highz1" "if" "ifnone" "initial"	"inout" "input" "integer" "join" "large"	"macromodule" "medium"	"module" "nand" "negedge" "nmos" "nor" "notif0"	"notif1" "or" "output" "parameter" "pmos" "posedge"	"primitive" "pull0" "pull1" "pullup"  "pulldown"	"rcmos" "real" "realtime" "reg" "release" "repeat" "rnmos" "rpmos" "rtran"	"rtranif0" "rtranif1" "scalared"	"small" "specify" "specparam"	"strong0" "strong1" "supply0" "supply1" "table" "task"	"time" "tran" "tranif0" "tranif1" "tri" "tri0" "tri1"	"triand" "trior" "trireg" "vectored"	"wait" "wand" "weak0" "weak1" "while" "wire" "wor" "xor" "xnor" }		-special verilog -target_bus_naming_style {%s[%d]}		-flatten_multi_dimension_busses  	-check_internal_net_name 	-check_bus_indexing
#@ 
#@ 
#@ ####/* Name rule for VHDL */
#@ 
#@ ####/* Name rule for VHDL */
#@ 
#@ ####/* Name rule for VHDL */
#@ 
#@ define_name_rules vhdl -reserved_words {                                        "abs"  "access"  "after" "alias"  "all"  "and"                          "architecture"  "array"  "assert" "attribute"                   \                  
#@         "begin"  "block"  "body"  "buffer"  "bus"                               "case" "component"  "configuration"  "constant"                         "disconnect" "downto"                                                   "else"  "elsif"  "end"  "entity"  "exit"                                "file" "for"  "function"                                                "generate"  "generic" "group" "guarded"                                 "if" "impure" "in" "inertial" "inout"  "is"                             "label"  "library"  "linkage" "literal" "loop"                          "map"  "mod"                                                            "nand"  "new"  "next"  "nor"  "not"  "null"                             "of"  "on"  "open"  "or"  "others"  "out"                               "package"  "port" "postponed" "procedure"  "process" "pure"             "range"  "record"  "register" "reject" "rem"                            "report"  "return"  "rol" "ror"                                         "select"  "severity"  "signal" "shared" "sla" "sll"                     "sra" "srl" "subtype"                                                   "then"  "to"  "transport"  "type"                                       "unaffected" "units"  "until"  "use"                                    "variable"                                                              "wait"  "when"  "while"  "with"                                         "xnor" "xor"}                                                   	-case_insensitive 							-target_bus_naming_style "%s(%d)"					-replacement_char "x"							-special vhdl
#@ define_name_rules vhdl -type net						-allowed "A-Z a-z _ 0-9 " 						-first_restricted "0-9 _"  						-last_restricted "_"
#@ define_name_rules vhdl -type port						-allowed "A-Z a-z _ 0-9 " 						-first_restricted "0-9 _"  						-last_restricted "_"
#@ define_name_rules vhdl -type cell						-allowed "A-Z a-z _ 0-9" 						-first_restricted "0-9 _"  						-last_restricted "_"						
#@ define_name_rules vhdl -map { {{"__","_"},{"_$",""}} }
#@ 
#@ define_name_rules vhdl2008 -reserved_words {                                    "abs"  "access"  "after" "alias"  "all"  "and"                          "architecture"  "array"  "assert" "assume"                      \                  
#@         "assume_guarantee"  "attribute"                                 \                  
#@         "begin"  "block"  "body"  "buffer"  "bus"                               "case" "component"  "configuration"  "constant"                         "context"  "cover"  "default"  "disconnect" "downto"                    "else"  "elsif"  "end"  "entity"  "exit"                                "fairness"  "file" "for"  "force"  "function"                           "generate"  "generic" "group" "guarded"                                 "if" "impure" "in" "inertial" "inout"  "is"                             "label"  "library"  "linkage" "literal" "loop"                          "map"  "mod"                                                            "nand"  "new"  "next"  "nor"  "not"  "null"                             "of"  "on"  "open"  "or"  "others"  "out"                               "package"  "parameter"  "port" "postponed" "procedure"                  "process" "property"  "protected"  "pure"                               "range"  "record"  "register" "reject" "release"                        "restrict"  "restrict_guarantee"  "rem"                                 "report"  "return"  "rol" "ror"                                         "select"  "sequence"  "severity"  "signal" "shared"                     "sla"  "sll" "sra" "srl" "subtype"  "strong"                            "then"  "to"  "transport"  "type"                                       "unaffected" "units"  "until"  "use"                                    "variable"  "vmode"  "vprop"  "vunit"                                   "wait"  "when"  "while"  "with"                                         "xnor" "xor"}                                                   	-case_insensitive 							-target_bus_naming_style "%s(%d)"					-replacement_char "x"							-special vhdl
#@ define_name_rules vhdl2008 -type net						-allowed "A-Z a-z _ 0-9 " 						-first_restricted "0-9 _"  						-last_restricted "_"
#@ define_name_rules vhdl2008 -type port						-allowed "A-Z a-z _ 0-9 " 						-first_restricted "0-9 _"  						-last_restricted "_"
#@ define_name_rules vhdl2008 -type cell						-allowed "A-Z a-z _ 0-9" 						-first_restricted "0-9 _"  						-last_restricted "_"						
#@ define_name_rules vhdl2008 -map { {{"__","_"},{"_$",""}} }
#@ 
#@ 
#@ ####/* Name rule for VHDL */
#@ 
#@ 
#@ ####/* Name rule for System Verilog with keywords updated to 1800-2017 */
#@ define_name_rules sverilog2017 -type net -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules sverilog2017 -type port -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ 
#@ define_name_rules sverilog2017 -type cell -allow "a-z A-Z 0-9 _ " 					  -first_restrict "_ 0-9"		
#@ define_name_rules sverilog2017 -reserved { "accept_on" "alias" "always" "always_comb"	"always_ff" "always_latch" "and" "assert" "assign"	"assume" "automatic" "before" "begin" "bind" "bins" "binsof" "bit" "break" "buf" "bufif0"	"bufif1" "byte" "case" "casex" "casez" "cell" "chandle" "checker" "class" "clocking" "cmos"	"config" "const" "constraint" "context" "continue" "cover" "covergroup" "coverpoint" "cross"	"deassign" "default" "defparam" "design" "disable" "dist" "do" "edge" "else" "end" "endcase"	"endchecker" "endclass" "endclocking" "endconfig" "endfunction" "endgenerate" "endgroup"	"endinterface" "endmodule" "endpackage" "endprimitive" "endprogram" "endproperty"	"endsequence" "endspecify" "endtable" "endtask" "enum" "event" "eventually" "expect" "export"	"extends" "extern" "final" "first_match" "for" "force" "foreach" "forever" "fork" "forkjoin"	"function" "generate" "genvar" "global" "highz0" "highz1" "if" "iff" "ifnone" "ignore_bins"	"illegal_bins" "implements" "implies" "import" "incdir" "include" "initial" "inout" "input"	"inside" "instance" "int" "integer" "interconnect" "interface" "intersect" "join" "join_any"	"join_none" "large" "let" "liblist" "library" "local" "localparam" "logic" "longint"	"macromodule" "matches" "medium" "modport" "module" "nand" "negedge" "nettype" "new" "nexttime"	"nmos" "nor" "noshowcancelled" "not" "notif0" "notif1" "null" "or" "output" "package" "packed"	"parameter" "pmos" "posedge" "primitive" "priority" "program" "property" "protected" "pull0"	"pull1" "pulldown" "pullup" "pulsestyle_ondetect" "pulsestyle_onevent" "pure" "rand" "randc"	"randcase" "randsequence" "rcmos" "real" "realtime" "ref" "reg" "reject_on" "release" "repeat"	"restrict" "return" "rnmos" "rpmos" "rtran" "rtranif0" "rtranif1" "s_always" "s_eventually"	"s_nexttime" "s_until" "s_until_with" "scalared" "sequence" "shortint" "shortreal"	"showcancelled" "signed" "small" "soft" "solve" "specify" "specparam" "static" "string" "strong"	"strong0" "strong1" "struct" "super" "supply0" "supply1" "sync_accept_on" "sync_reject_on"	"table" "tagged" "task" "this" "throughout" "time" "timeprecision" "timeunit" "tran" "tranif0"	"tranif1" "tri" "tri0" "tri1" "triand" "trior" "trireg" "type" "typedef" "union" "unique"	"unique0" "unsigned" "until" "until_with" "untyped" "use" "uwire" "var" "vectored" "virtual"	"void" "wait" "wait_order" "wand" "weak" "weak0" "weak1" "while" "wildcard" "wire" "with"	"within" "wor" "xnor" "xor"}		-special verilog -target_bus_naming_style {%s[%d]}		-flatten_multi_dimension_busses          -check_internal_net_name 	-check_bus_indexing 
#@ ####/* Name rule for System Verilog with keywords updated to 1800-2017 */
#@ ####/* END */
#@ # -- End source /eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/admin/setup/.dc_name_rules

#@ 
#@ if { $synopsys_program_name == "psyn_gui"} {
#@     # read RouteCompiler GUI file for timing critical pathes.
#@     source ${synopsys_root}/auxx/syn/route_gui/write_route_timing_path.tcl
#@ }
#@ 
#@ # Set physopt_dw_opto to false
#@ if { [string match -nocase {*icc_shell*} $synopsys_program_name] } {
#@     set physopt_dw_opto FALSE
#@ }
#@ 
#@ #/* Read budgeting setup script  */
#@ 
#@ if { [string compare $dc_shell_mode "default"] == 0 } {
#@ 
#@ #  Need a encrypted file in Tcl format for budget.setup.et
#@   if { $sh_arch != "msvc50" && $sh_arch != "alpha_nt" } {
#@ #    source  -e synopsys_root + "/admin/setup/budget.setup.et"
#@   }
#@ }
#@ 
#@ if { $synopsys_program_name == "icc_shell"} {
#@   source $synopsys_root/auxx/syn/.icc_procs.tcl
#@   source -encrypted $synopsys_root/auxx/syn/cts/fast_atomic_cts.tcl.e
#@ }
#@ 
#@ if { $synopsys_program_name == "icc_shell"} {
#@   alias report_scenario report_scenarios
#@ }
#@ 
#@ # floorplanning preferences globals
#@ global fp_snap_type
#@ 
#@ set fp_snap_type(port) wiretrack
#@ set fp_snap_type(cell) litho
#@ set fp_snap_type(pin) wiretrack
#@ set fp_snap_type(movebound) litho
#@ set fp_snap_type(port_shape) wiretrack
#@ set fp_snap_type(wiring_keepout) wiretrack
#@ set fp_snap_type(placement_keepout) litho
#@ set fp_snap_type(net_shape) wiretrack
#@ set fp_snap_type(route_shape) wiretrack
#@ set fp_snap_type(none) litho
#@ 
#@ # STAR 9000615813.  PWR-18 is no longer internally suppressed.
#@ # Instead call tcl suppress_message so that it can be unsuppressed by users in
#@ # command line if needed
#@ suppress_message PWR-18
#@ 
#@ # alias for write_sge is always the last line of the setup file
#@ #if { [string compare $dc_shell_mode "tcl"] == 0 } {
#@ #   alias write_sge "source db2sge_script"
#@ #} else {
#@ #   alias write_sge "include db2sge_script"
#@ #}
#@ 
#@ if { $dc_shell_mode == "tcl" } {
#@         # Configure Execute script dialog to display .tcl files
#@ 	  set view_execute_script_suffix "$view_execute_script_suffix .tcl"
#@    }
#@ 
#@ #
#@ # Shirley Lu 5/15/2007
#@ #
#@ # Invoke NCX validation/correlation/fomatter from lc_shell:
#@ #
#@ # UNIX shell:
#@ # setenv SYNOPSYS_NCX_ROOT /mydisk/ncx_2007.06
#@ #
#@ 
#@ if {[info exists env(SYNOPSYS_NCX_ROOT)]} {
#@ 
#@   set ncx_path $env(SYNOPSYS_NCX_ROOT)/ncx/${sh_arch}/bin
#@ 
#@ #
#@ # check_ccs_lib
#@ # use libchecker under $ncx_path defined above
#@ # Disable this command since 2010.12-SP3 (should be done in 2010.12 release)
#@ #proc check_ccs_lib {args} {
#@ #    global ncx_path
#@ #    set cmdStr [linsert  $args 0 ${ncx_path}/libchecker -lc_shell]
#@ #    set cmd [open "| $cmdStr 2>@ stdout"]
#@ #    catch {
#@ #      while {[gets $cmd info] >= 0} {
#@ #        echo $info
#@ #      }
#@ #    }
#@ #    if {[catch {close $cmd} msg]} {
#@ #    }
#@ #}
#@ 
#@ #
#@ # format_lib
#@ # use ncx under $ncx_path defined above
#@ # Disable format_lib command in 2014.09 release -- xwwang, 7/25/2014
#@ #proc format_lib {args} {
#@ #    global ncx_path
#@ #    echo "Warning: format_lib command is scheduled to become obsolete in a future production release."
#@ #    set cmdStr [linsert  $args 0 ${ncx_path}/ncx -lc_shell]
#@ #    set cmd [open "| $cmdStr 2>@ stdout"]
#@ #    catch {
#@ #      while {[gets $cmd info] >= 0} {
#@ #        echo $info
#@ #      }
#@ #    }
#@ #    if {[catch {close $cmd} msg]} {
#@ #    }
#@ #}
#@ 
#@ }
#@ 
#@ proc valias {v_orig v_alias} {
#@    uplevel 1 "upvar 0 $v_orig $v_alias"
#@ }
#@ 
#@ set lc_run_from_legacy_library_compiler "true"
#@ 
#@ set lc_enable_legacy_library_compiler "false"
#@ 
#@ valias lc_enable_legacy_library_compiler lc_enable_common_shell_lc
#@ 
#@ if {[info exists ::env(SYNOPSYS_LC_ROOT)] && [file exists $::env(SYNOPSYS_LC_ROOT)/$::sh_arch/lc/bin/lc_shell_exec]} {
#@     # make lc man pages search path override the default man page search path
#@     append man_path " $::env(SYNOPSYS_LC_ROOT)/doc/lc/man"
#@ } else {
#@     set lc_link "$::synopsys_root/$::sh_arch/syn/bin/lc_shell_exec"
#@     while { [file exists $lc_link] && [file type $lc_link] == "link"} {
#@         set lc_link  [file readlink $lc_link]
#@     }
#@     # resolve symbol-link to get $exec_path of lc_shell_exec
#@     if { [file exists $lc_link] } {
#@       set LC_ROOT [file dirname [file dirname [file dirname [file dirname $lc_link]]]]
#@       append man_path " $LC_ROOT/doc/lc/man"
#@     }
#@ } 
#@ 
#@ source ${synopsys_root}/auxx/syn/lc_commands.tbc
#@ # -- Starting source /eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/auxx/syn/lc_commands.tbc

#@ ##############################################################################
#@ # Author : Liping Zhao
#@ # History: 2016/11/21 created
#@ # Description: This is the source tcl file of run_nglc.tbc.
#@ #              The procs are all for run library compiler under the hood.
#@ #              These procs are exracted from .synopsys_dc.setup
#@ ##############################################################################
#@ # TclPro::Compiler::Include
#@ 
#@ if {[catch {package require tbcload 1.6} err] == 1} {
#@     return -code error "[info script]: The TclPro ByteCode Loader is not available or does not support the correct version -- $err"
#@ }
#@ tbcload::bceval {
#@ TclPro ByteCode 2 0 1.7 8.5
#@ 41 0 415 59 0 0 308 0 5 41 41 -1 -1
#@ 415
#@ ^4G<!(H&s!/HW<!(3E<!2`8s!cawpv2/YQ#/HW<!-Qr<!2`8s!5v!!!k!!!!*Qr<!3HN<!`w
#@ :C25v!!!3!!!!/oJ=!7;kpv:uW<!A^w!!/K!!!0J60%^d1J!B8#>!@lJs!@kUNwOmm<v9uW<
#@ !qPG>!?..rv-TA9v<;|Tv.EW<!syY>!A:@rv-TA9v>A|Tv.EW<!uhk>!xLxrv-TA9v@G|Tv.
#@ EW<!#&2?!a^!sv-TA9vCP|Tv.EW<!&8M?!gp<sv-TA9vFY|Tv.EW<!)Jh?!L'Osv-TA9vIb|
#@ Tv.EW<!+V%@!q9jsv-TA9vKh|Tv.EW<!.h@@!QE'tv-TA9vNq|Tv.EW<!0tR@!SQ9tv-TA9v
#@ Pv^Tv.EW<!2+e@!*dTtv-TA9vR(^Tv.EW<!5=+A!Xoftv-TA9vU1^Tv.EW<!7I=A!4--uv-T
#@ A9vW7^Tv.EW<!:xXA!v9?uv-TA9vZ@^Tv.EW<!<gjA!>KZuv-TA9vyF^Tv.EW<!?w1B!D|uu
#@ v-TA9v_O^Tv**!!
#@ 41
#@ @1IOwI7xOwMjrPwI%%n#I%%n#I%%n#I%%n#I%%n#I%%n#I%%n#,!
#@ 41
#@ I%%n#62qqvY(.OwI1IOwI1IOwI1IOwI1IOwI1IOwI1IOwI1IOw)!
#@ 59
#@ x
#@ 4
#@ ,CHr@
#@ x
#@ 23
#@ lj|Z?!aiaEw>m#H8&Z)F5mNaEt-E-
#@ x
#@ 1
#@ A!
#@ p
#@ 5 0 29 3 0 0 20 0 9 5 5 -1 -1
#@ 29
#@ w0E<!w0E<!w0E<!w0E<!6P1qv3&5pv-E<!!z
#@ 5
#@ )|y9v%!
#@ 5
#@ 'wwi%*!
#@ 3
#@ x
#@ 4
#@ m'cSA
#@ x
#@ 7
#@ %H9KDUvg+
#@ x
#@ 18
#@ kaT5BnEi'Fh!cr@eRo;@Syw
#@ 0
#@ 0
#@ 0 0
#@ x
#@ 22
#@ epCkBo0m*EpvnX?3DccE,&MEFO(%
#@ x
#@ 7
#@ /^,8AY@c,
#@ x
#@ 20
#@ lj|Z?qd,r@eLa:@iqEY?%xRQB
#@ x
#@ 6
#@ !>PQ9/-v
#@ p
#@ 29 0 418 18 2 0 156 1 7 29 41 -1 -1
#@ 418
#@ 4;,>!8^w!!KJv!!,`&v!Wx;bB.A-0%v*<<!5>,>!fr2,!.oAv!#0E<!8u&s!5v!!!.!!!!7%
#@ `H&:N2,!#+0*!w6N<!X/ucJlb#pv.`A9v7>o=!?qcjw7/B=!4oSs!YGUNwTJpiw(W3,!<nk#
#@ !#0E<!:t;g%4;tl#Be64w==rH&F5v!!Af2,!:bY#!#0E<!C>YQ#88T=!?ryTv=,9s!5v!!!c
#@ #!!!*Qr<!B43kw4;tl#F(x4w2/Gpv6#1%!WP6!Ckiy)Tv*<<!k-6,!y/:'!#0E<!82o=!B4m
#@ 4w3&5pvc!/J/io2,!+|&v!crgl5l/3,!4>##!#0E<!B4m4w>4`H&;N2,!KsI%!#0E<!9Sp3w
#@ m2_Q5io2,!+|&v!d&.36ci2,!+|&v!crgl58^w!!D5v!!gn?(!#0E<!B4m4w.NW<!Ev(g7.C
#@ I.!&H/s!+NTq,?:u8F9>e`BFodl,v*<<!0#>6#7iSs!Wx;bB.A-0%v*<<!AMGY!H3*!!H3*!
#@ !8^w!!-E!!!.ryX!z
#@ 29
#@ Ca8h%Mk17#/pXo#SG5:vP4IOwLCdOwcpIOw7!
#@ 41
#@ kfO1%/w*!!?bR'(Vr3<!vfP^'!w!!!it&S#px6L.`b47,c6v1%-!
#@ 18
#@ x
#@ 0
#@ 
#@ x
#@ 13
#@ nEi'FrZ!iCnc%UA/v
#@ x
#@ 14
#@ -,ZS?w:7hCu5(yG?Mw
#@ x
#@ 7
#@ &OQ<@xe|+
#@ x
#@ 5
#@ ijkIDBv
#@ x
#@ 16
#@ k%PJ:qw!d;oLIU?f:6)<
#@ x
#@ 4
#@ m'cSA
#@ x
#@ 6
#@ 1lo(F^(%
#@ x
#@ 1
#@ P!
#@ x
#@ 9
#@ q3HQBb!cr@4v
#@ x
#@ 8
#@ OfS405Kb50
#@ x
#@ 1
#@ R!
#@ i
#@ 0
#@ x
#@ 15
#@ -#l#H8&Z)F5mNaEt-E-
#@ x
#@ 9
#@ V:wLD5Q<JDP!
#@ x
#@ 8
#@ %xRQB:p2TA
#@ x
#@ 8
#@ i%97A&jmMC
#@ x
#@ 8
#@ qLK;@0dhTA
#@ 2
#@ L 0 214 102 360 317 -1
#@ C 0 331 14 -1 -1 343
#@ 0
#@ 1 4
#@ 4
#@ DQMV6
#@ 0 0 256
#@ 8
#@ rmBq@NjkSA
#@ 1 0 0
#@ 9
#@ rmBq@q,BCF4v
#@ 2 0 0
#@ 4
#@ %xRQB
#@ 3 0 0
#@ x
#@ 4
#@ 8w`TA
#@ x
#@ 7
#@ &OQ<@xe|+
#@ x
#@ 18
#@ kaT5BnEi'Fh!cr@eRo;@Syw
#@ x
#@ 2
#@ FVw
#@ x
#@ 5
#@ ijkIDBv
#@ x
#@ 15
#@ |1CO9@wLu5'@xg:T'^(
#@ x
#@ 137
#@ 6dV<+:tJTA5lC&G1RRU?Kr3F;m8gW?Olq58/Y:EF(FV5B%ZACFi35SA5lC&G1RRU?Kr3F;m8
#@ gW?Olq58mbB'F5-=JDmEL:@gy,x3&KQ3Bq9VgCkg,<@1;wLDCqm#H+3TfD-)0C+&@?x3ALFY
#@ ?k'cOBOfS40(I%lB#1-C+svV<+A!
#@ x
#@ 4
#@ !xMTA
#@ x
#@ 94
#@ 6dV<+:tJTA5lC&G1RRU?Kr3F;m8gW?Olq58/Y:EF(FV5B%ZACFi35SAu-%lBatxX?Ai0fDGh
#@ V*F'Z9fD50:s+>Ny|3hy*:@9j+50>w_vFlXKV@uB;:+a,v
#@ x
#@ 5
#@ 3aMTA@v
#@ x
#@ 0
#@ 
#@ x
#@ 13
#@ #k|Z?qd,r@u,aaE?v
#@ p
#@ 39 0 404 20 0 0 160 0 3 39 39 -1 -1
#@ 404
#@ w0E<!KN2,!Gx%%!#0E<!+`vpvTvZH/m&3,!/uJv!#0E<!9=J*'M`yTv8^w!!JGv!!*cvpv2/
#@ YQ#'qrD!:1fg&5v!!!/!!!!,|/=!dKn<v>Me`BJ>'0.#3WW!0#>6#6,Ts!TG;I/m&3,!/uJv
#@ !#0E<!Lm=+'M`yTv8^w!!a7#!!*cvpv7y60%'qrD!QV-4.5v!!!3!!!!1&|=!+`vpvMvf`B3
#@ n_c&v*<<!3c`W!.c8X!xSa<!=N2,!Jm@%!w6N<!0W&=!5v.w;)No7-G^w!!/K!!!2ylf%x(k
#@ q+.|Js!5v!!!J!!!!+Qr<!?eUqv*m!m#EaDbB/JHK%v*<<!7&B9vxSa<!=N2,!Jm@%!w6N<!
#@ 0W&=!7v.w;)No7-G^w!!/K!!!4nMH&x(kq+.|Js!5v!!!J!!!!+Qr<!Aqgqv*m!m#EaDbB/J
#@ HK%v*<<!:5|TvxSa<!=N2,!Jm@%!w6N<!0W&=!9v.w;)No7-G^w!!/K!!!6+/*'y+kq++BN!
#@ !
#@ 39
#@ ;vIOwKeHK%KeHK%KeHK%K=!kwK!P+'K!P+'K!P+'K!P+'8uJv
#@ 39
#@ b9+L%j@<L%j@<L%1nn*'iLwL.j^lL.j^lL.j^lL.iUQ1.@8Kv
#@ 20
#@ x
#@ 12
#@ kaT5B`qARA@/;EF
#@ x
#@ 4
#@ 8w`TA
#@ x
#@ 20
#@ lj|Z?qd,r@eLa:@iqEY?%xRQB
#@ x
#@ 7
#@ &OQ<@xe|+
#@ x
#@ 5
#@ s85)F1v
#@ x
#@ 0
#@ 
#@ x
#@ 4
#@ wm<eD
#@ x
#@ 3
#@ kL2-
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ i
#@ 0
#@ x
#@ 4
#@ MyB,E
#@ x
#@ 22
#@ kaT5Bm<NaEomK;@'(ur@g^CkBHSw
#@ x
#@ 22
#@ qd,r@l-?SAg%ap@vkT;@A*q=FFhw
#@ x
#@ 18
#@ kaT5BnEi'Fh!cr@eRo;@Syw
#@ x
#@ 19
#@ kaT5BnEi'Fh!cr@eRo;@05A&
#@ x
#@ 24
#@ kaT5Bd@YjB'p/fDsT/CFyqEY?m'cSA
#@ x
#@ 21
#@ kaT5Bd@YjB6>m#Hvd<iCgKxhC1v
#@ x
#@ 27
#@ kaT5BfR:LCfR9Z?qd,r@rfR.Dk^CkBf^;-
#@ x
#@ 28
#@ kaT5Bd@YjB1?0bEld1kBf=+Y?Xv|mA%0K(F
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ 0
#@ 0
#@ 0 0
#@ x
#@ 15
#@ 3aMTAu'V5Bq`ewGh0<-
#@ p
#@ 40 0 331 16 0 0 160 0 3 40 40 -1 -1
#@ 331
#@ w0E<!-fSs!O,uc/ViA9v,|8X!M`yTv8^w!!B/v!!w-*!!*`vpv'qrD!-A77w.r=6#Omm<v>M
#@ e`BBKMT+#3WW!w0E<!3#Ts!O,uc/ViA9v2o8X!M`yTv8^w!!B/v!!w-*!!-&tl#'qrD!-A77
#@ w0/tl#Omm<v>Me`BBKMT+#3WW!w0E<!5)Ts!O,uc/ViA9v4u8X!M`yTv8^w!!B/v!!w-*!!/
#@ 8UNw'qrD!-A77w2AUNwOmm<v>Me`BBKMT+#3WW!w0E<!7/Ts!O,uc/ViA9v6&9X!M`yTv8^w
#@ !!B/v!!w-*!!1J60%'qrD!-A77w4S60%Omm<v>Me`BBKMT+#3WW!w0E<!95Ts!O,uc/ViA9v
#@ 8,9X!M`yTv8^w!!B/v!!w-*!!3ylf%'qrD!-A77w6elf%Omm<v'0!!
#@ 40
#@ /JHK%CeHK%CeHK%CeHK%CeHK%CeHK%CeHK%CeHK%CeHK%CeHK%
#@ 40
#@ QMbpvZMbpvZMbpvZMbpvZMbpvZMbpvZMbpvZMbpvZMbpvYMbpv
#@ 16
#@ x
#@ 4
#@ wm<eD
#@ x
#@ 3
#@ kL2-
#@ x
#@ 12
#@ kaT5B`qARA@/;EF
#@ i
#@ 0
#@ x
#@ 5
#@ 3aMTA@v
#@ x
#@ 0
#@ 
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 16
#@ qd,r@!BK(F,+^Z?%xRQB
#@ x
#@ 22
#@ kaT5Bm<NaEomK;@'(ur@g^CkBHSw
#@ x
#@ 18
#@ kaT5BnEi'Fh!cr@eRo;@Syw
#@ x
#@ 19
#@ kaT5BnEi'Fh!cr@eRo;@05A&
#@ x
#@ 24
#@ kaT5Bd@YjB'p/fDsT/CFyqEY?m'cSA
#@ x
#@ 21
#@ kaT5Bd@YjB6>m#Hvd<iCgKxhC1v
#@ x
#@ 27
#@ kaT5BfR:LCfR9Z?qd,r@rfR.Dk^CkBf^;-
#@ x
#@ 28
#@ kaT5Bd@YjB1?0bEld1kBf=+Y?Xv|mA%0K(F
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ 0
#@ 0
#@ 0 0
#@ x
#@ 8
#@ k^YSAqP(yG
#@ x
#@ 1
#@ ?v
#@ p
#@ 2 0 26 4 0 0 8 0 5 2 2 -1 -1
#@ 26
#@ w0E<!.9`W!0&5Uv8^w!!-E!!!-iA=!z
#@ 2
#@ .H!
#@ 2
#@ :E!
#@ 4
#@ x
#@ 6
#@ gd|;@b:%
#@ x
#@ 4
#@ rwIID
#@ x
#@ 2
#@ >Kv
#@ x
#@ 3
#@ g'i-
#@ 0
#@ 0
#@ 1 2
#@ 1
#@ ?v
#@ 0 0 256
#@ 3
#@ g'i-
#@ 1 0 0
#@ x
#@ 13
#@ qd,r@dIa:@e-%lB.v
#@ x
#@ 6
#@ 'E%6B_-v
#@ p
#@ 1 0 7 1 0 0 4 0 2 1 1 -1 -1
#@ 7
#@ ,|&v!)'!!
#@ 1
#@ z
#@ 1
#@ '!
#@ 1
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iCdIa:@e-%lB.v
#@ 0
#@ 0
#@ 1 1
#@ 4
#@ %N|(F
#@ 0 0 256
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iCdIa:@e-%lB.v
#@ x
#@ 5
#@ %N|(FA!
#@ p
#@ 10 0 94 14 0 0 40 0 5 10 10 -1 -1
#@ 94
#@ )Nr<!8^w!!;o!!!w3E<!19N<!3|`W!7MkUv;u&s!5v!!!4!!!!2G^3w/)Ppv:&0s!5/|X!-B
#@ W<!?PC3w-`8s!75|X!-BW<!7NE<!8`8s!5rr<!8S:qvv!!
#@ 10
#@ Jwao#CV17#/0!
#@ 10
#@ |3yS#AbUm#*-!
#@ 14
#@ x
#@ 14
#@ #k|Z?r0H8Aw9fwGJ%%
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 22
#@ kaT5Bm<NaEomK;@'(ur@g^CkBHSw
#@ x
#@ 4
#@ *dmID
#@ x
#@ 1
#@ -v
#@ x
#@ 14
#@ 4rBfD1-0CFq&fwGJ%%
#@ x
#@ 27
#@ fF'Z?qd,r@dIa:@e-%lBpA>cEh7|7An1g+
#@ x
#@ 5
#@ )lP)F1v
#@ x
#@ 19
#@ ,v(Z?!aiaEmo3mBm+BRAyOl,
#@ x
#@ 4
#@ 8w`TA
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iCdIa:@VhrU@?v
#@ x
#@ 18
#@ #k|Z?(FuSAhaBq@c^CkBHSw
#@ 0
#@ 0
#@ 1 3
#@ 4
#@ %N|(F
#@ 0 0 256
#@ 8
#@ o4jY?m'cSA
#@ 1 0 0
#@ 4
#@ g3IID
#@ 2 0 0
#@ x
#@ 14
#@ #k|Z?r0H8Aw9fwGJ%%
#@ p
#@ 7 0 70 13 0 0 28 0 6 7 7 -1 -1
#@ 70
#@ )Nr<!I>e`B;a9?)v*<<!&<`W!*TA9v.lvpv3on9v?o=6#4;tl#9;T=!:Apiw3rn9v-W&=!Dv
#@ mjw/QE<!;#5pvw!!
#@ 7
#@ 3Y6OwDy##
#@ 7
#@ UN>N%Je|v
#@ 13
#@ x
#@ 3
#@ _e|+
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 6
#@ sT2TAIPw
#@ x
#@ 8
#@ m'cSANjkSA
#@ x
#@ 1
#@ +v
#@ x
#@ 5
#@ n0Hr@7v
#@ x
#@ 12
#@ #graEv_Bq@,0B(F
#@ x
#@ 4
#@ m'cSA
#@ x
#@ 6
#@ gpbSAPSw
#@ x
#@ 6
#@ AP5cE?Sw
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 5
#@ r!2kB>v
#@ 0
#@ 0
#@ 0 1
#@ 8
#@ m'cSANjkSA
#@ 0 0 0
#@ x
#@ 14
#@ 4rBfD1-0CFq&fwGJ%%
#@ x
#@ 10
#@ (KxhCN1-.DQ-v
#@ p
#@ 17 0 213 23 2 1 88 2 10 17 21 -1 -1
#@ 213
#@ w0E<!(H&s!*N&s!+Q&s!,T&s!CY,>!8^w!!2V'!!*i=6#4;tl#=MGY!g@#!!ee6(!H,FN-gE
#@ EfR8SUNw<P>:v8P60%.EW<!--<<!BJ:3w0T`<!Q.taBLP|f.v*<<!f!!!!6^w!!/K!!!12>:
#@ vI,s<!Hv(g7.CI.!4qVH&7P60%DPe`Bbl^l5#3WW!@A#>!T,PU,=;'v!Bb>:vJjJE'5v!!!-
#@ !!!!@=N-&?@e`'4oSs!eFNH&>thc&FO+'(2iSs!G;O8sBA6-&z
#@ 17
#@ C^No#L2#Y!_cpw)>2|X!7!
#@ 21
#@ Pf3<!:'Le#-kv:wIT%m5`NOkw/!
#@ 23
#@ x
#@ 4
#@ q#TCF
#@ x
#@ 6
#@ hIa:@PSw
#@ x
#@ 11
#@ m9.bEi`JT8eIl,
#@ x
#@ 1
#@ R!
#@ x
#@ 22
#@ q3HQBl#sJD8o(`FnlrJDu_PcEX%%
#@ x
#@ 21
#@ q3HQBkoW/DmgY8AnT_5BgKxhC1v
#@ x
#@ 18
#@ hgtdD!CIIDkcreDb^CkBHSw
#@ x
#@ 4
#@ wm<eD
#@ x
#@ 4
#@ 4|k)F
#@ x
#@ 3
#@ j#L%
#@ x
#@ 2
#@ FVw
#@ x
#@ 5
#@ sB-<@Ev
#@ x
#@ 6
#@ 1lo(F^(%
#@ x
#@ 21
#@ 6dV<+:mui@26nlBPPW(46dV<+A!
#@ x
#@ 6
#@ !xMTAFVw
#@ i
#@ 0
#@ x
#@ 0
#@ 
#@ x
#@ 4
#@ DP)*F
#@ x
#@ 12
#@ h-ur@E5>F+91VE+
#@ x
#@ 25
#@ ruwlB/wJ9>gd|;@>AufA'%U;@(y(S.A!
#@ x
#@ 8
#@ k^YSAqP(yG
#@ x
#@ 4
#@ wg;3I
#@ x
#@ 5
#@ P!i<+Iv
#@ 2
#@ L 0 60 144 210 50 -1
#@ C 1 105 20 -1 -1 123
#@ 1
#@ F
#@ 1 2 3
#@ 1
#@ 4
#@ 1 7
#@ 8
#@ m'cSANjkSA
#@ 0 0 256
#@ 12
#@ 'ZPDFd%+:@EAl)F
#@ 1 0 0
#@ 0
#@ 
#@ 2 0 512
#@ 0
#@ 
#@ 3 0 512
#@ 3
#@ kL2-
#@ 4 0 0
#@ 6
#@ 7,V`FW+%
#@ 5 0 0
#@ 4
#@ .0B,E
#@ 6 0 0
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iCdIa:@VhrU@?v
#@ p
#@ 5 0 80 12 1 1 20 1 6 5 5 -1 -1
#@ 80
#@ 32fv!8^w!!y(#!!w3E<!(H&s!3)T=!9_Hjw1o=6#>J,>!g@#!!ee6(!G#+3-:|/=!?e64w1f
#@ As!3L2!!8^w!!/K!!!.8UNw>>##!
#@ 5
#@ RM+7,1!
#@ 5
#@ +T>5w/!
#@ 12
#@ x
#@ 0
#@ 
#@ x
#@ 4
#@ q'-W@
#@ x
#@ 11
#@ :6Hr@06FiCZLc,
#@ x
#@ 10
#@ 9&TbE#KffDb:%
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 4
#@ @)qU@
#@ x
#@ 6
#@ sT2TAIPw
#@ x
#@ 7
#@ B9:8@g^;-
#@ x
#@ 1
#@ A!
#@ x
#@ 28
#@ kaT5Bd@YjB1?0bEld1kBf=+Y?Xv|mA%0K(F
#@ 1
#@ L 0 49 10 62 42 -1
#@ 1
#@ F
#@ 1 1 2
#@ 1
#@ 3
#@ 0 4
#@ 7
#@ B9:8@g^;-
#@ 0 0 0
#@ 0
#@ 
#@ 1 0 512
#@ 0
#@ 
#@ 2 0 512
#@ 3
#@ kL2-
#@ 3 0 0
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iC`jbSAp#K^F<v
#@ p
#@ 3 0 36 10 0 0 12 0 6 3 3 -1 -1
#@ 36
#@ /rS=!6U(+((H&s!,`yTv5Qr<!<)Ks!Qsm<v.TW<!19*!!
#@ 3
#@ @nG#
#@ 3
#@ VoE!
#@ 10
#@ x
#@ 27
#@ kaT5BfR:LCfR9Z?qd,r@rfR.Dk^CkBf^;-
#@ x
#@ 5
#@ s85)F1v
#@ x
#@ 4
#@ m'cSA
#@ x
#@ 6
#@ gpbSAPSw
#@ x
#@ 6
#@ AP5cE?Sw
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 0
#@ 
#@ x
#@ 15
#@ 3aMTAu'V5Bq`ewGh0<-
#@ 0
#@ 0
#@ 0 0
#@ x
#@ 27
#@ fF'Z?qd,r@dIa:@e-%lBpA>cEh7|7An1g+
#@ x
#@ 14
#@ (KxhCN1-.D%)^aEQ(%
#@ p
#@ 14 0 131 13 0 0 60 0 4 14 14 -1 -1
#@ 131
#@ ,|&v!,cSs!/)13w8;y`B64y`'#3WW!><u+!3oh)Bz1fSs!/)13w+l4pv(0*!!0KA9v.EW<!,
#@ H<<!2`8s!,|&v!1rSs!/)13w//Ypv(0*!!4oXQ#.EW<!,H<<!6`8s!,|&v!5)Ts!/)13w3G(
#@ qv(0*!!8>piw**!!
#@ 14
#@ 9yLm#Mngm#Engm#3<!
#@ 14
#@ f?J8#Engm#Engm#29!
#@ 13
#@ x
#@ 4
#@ DP)*F
#@ x
#@ 33
#@ =P6X5r*r<+fF'Z?w3F/D'gi'FrZ!iCdIa:@e-%lB.v
#@ x
#@ 5
#@ uKhgCA!
#@ x
#@ 7
#@ =P6X5R^`w
#@ x
#@ 31
#@ 91VE+ri+@G,XVTAp<HSAihrU@gKxhCnWg:@f4g+
#@ x
#@ 20
#@ 91VE+!aiaEvLQ3Bq9VgChIs#?
#@ x
#@ 51
#@ 4CDE+?NfCFP'bH0^YU^,ycU?+wDblB,7DoA;%#lB4RME+B`xQHw!saEQ0(d0:i,.
#@ x
#@ 38
#@ :tJTA6ovlBh|2jB'E(yGjf<iCulSCF3+uD+(XKV@K/qT,=;w
#@ x
#@ 38
#@ 9nATAqKDTAF.fK/6nCE+6NZ?E=Jd#Hg*;1C)+VE+(XKV@c,v
#@ x
#@ 40
#@ 9nATA,rP-E`:p!.).Kp-ZT<p>il+t+/=4=I<NQC+'OcC++xuC+
#@ x
#@ 56
#@ KW&dEn=+Y?w&|C+LReK/C?pBDbnmX?7,V`F'^m*E9H,502WIhCjcreDdRo;@QhNV,%*qU@
#@ x
#@ 1
#@ Iv
#@ x
#@ 4
#@ 2u5DF
#@ 0
#@ 0
#@ 2 2
#@ 8
#@ m'cSANjkSA
#@ 0 0 256
#@ 4
#@ %N|(F
#@ 1 0 256
#@ x
#@ 18
#@ #k|Z?(FuSAhaBq@c^CkBHSw
#@ p
#@ 8 0 116 12 0 0 36 0 6 8 8 -1 -1
#@ 116
#@ w0E<!1#T=!5S6jw0re9v;Yq9-#_w!!/K!!!)`vpv?ntt!5v!!!Q!!!!w-<<!1Gwjw*TA9v;,
#@ GUvn2_Q5m&3,!/uJv!#0E<!EOe*'R8:3w!N3,!/uJv!#0E<!Fg4+'8^w!!/K!!!,&tl#@_##
#@ !
#@ 8
#@ E'#i%b`oh%
#@ 8
#@ ;enF0^w'M%
#@ 12
#@ x
#@ 4
#@ m'cSA
#@ x
#@ 6
#@ 1lo(F^(%
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 17
#@ 7pTZ?ve'Z?qUbOBgKxhC1v
#@ x
#@ 24
#@ kaT5Bd@YjB'p/fDsT/CFyqEY?m'cSA
#@ x
#@ 4
#@ 8w`TA
#@ x
#@ 15
#@ 7pTZ?3CpV@m@|mAytf+
#@ x
#@ 21
#@ kaT5Bd@YjB6>m#Hvd<iCgKxhC1v
#@ x
#@ 0
#@ 
#@ x
#@ 5
#@ s85)F1v
#@ 0
#@ 0
#@ 0 0
#@ x
#@ 19
#@ ,v(Z?!aiaEmo3mBm+BRAyOl,
#@ x
#@ 14
#@ o4jY?m'cSA:uMTAxA#
#@ p
#@ 31 0 418 32 2 0 152 1 8 31 35 -1 -1
#@ 418
#@ =Sq9-|^w!!E8v!!#**!!&<`W!2?W<!-BE<!1H<<!4c&=!B4`H&*#PdBEfIQ,v*<<!w0E<!75
#@ T=!4;kpv2G^3w-u4Uv6/Ypv:&0s!5v!!!Q!!!!9vmjwgfvdB>'6<*v*<<!.5UNw;uS=!ItQK
#@ %:elf%>Vbt!Xn2-&8^w!!.H!!!4nMH&MJe`B.A-0%v*<<!J@DVv8^w!!2V'!!EL_w!+GPqB<
#@ jTZ)v*<<!#uxR5gL/*'>GtpvPpm<vIne`B^HGT4v*<<!L!f`'P9GB(Jga|(>bq9-X^w!!5|!
#@ !!=d'w)J%?:vCOAI&<N2,!+|&v!d&.36Xn2-&8^w!!a7#!!0/>:v##heBOkYc/v*<<!A_q9-
#@ Q^w!!.H!!!>s|Z)NMe`B+&13wv*<<!9l0=!JDPpvJSa<!Q-w!*K3?<*<tMH&#BO8s7u5-&8^
#@ w!!OVv!!hq?(!#0E<!Q,,pvWhXq+P#wS7Jv!!!>D|s!2l#8-ig-s+9JYt!5v!!!:!!!!9vmj
#@ w=/C=!R25pvJSa<!1!!
#@ 31
#@ 8bgm#Zsv+'`Q,N%Yp`1%PLdjwZsrL%Txmn#V4Uv
#@ 35
#@ |Ir;v>@&a0l*sL%!w!!!@.Wp4WF.4wRxy4w#@;D)F;X!
#@ 32
#@ x
#@ 4
#@ *dmID
#@ x
#@ 1
#@ Hv
#@ x
#@ 18
#@ kaT5BnEi'Fh!cr@eRo;@Syw
#@ x
#@ 16
#@ JaGQB*kbD+))2dEV%BE+
#@ x
#@ 23
#@ lj|Z?!aiaEw>m#H8&Z)F5mNaEt-E-
#@ x
#@ 4
#@ J2*D+
#@ x
#@ 12
#@ vAE-0;oU6036viC
#@ x
#@ 1
#@ >v
#@ x
#@ 19
#@ kaT5BnEi'Fh!cr@eRo;@05A&
#@ x
#@ 23
#@ lj|Z?!aiaEw>m#H8&Z)F5mNaEt-E-
#@ x
#@ 27
#@ kaT5BfR:LCfR9Z?qd,r@rfR.Dk^CkBf^;-
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 10
#@ 3XKV@:.BbCMYw
#@ x
#@ 1
#@ Cv
#@ x
#@ 0
#@ 
#@ i
#@ 0
#@ x
#@ 4
#@ 8w`TA
#@ x
#@ 4
#@ DP)*F
#@ x
#@ 6
#@ :<ylBLYw
#@ x
#@ 5
#@ wRH<@8v
#@ x
#@ 7
#@ 9WmIDeI-,
#@ x
#@ 1
#@ X!
#@ x
#@ 7
#@ =P6X5R^`w
#@ x
#@ 1
#@ B!
#@ x
#@ 1
#@ A!
#@ x
#@ 5
#@ s85)F1v
#@ x
#@ 4
#@ +u(*F
#@ x
#@ 4
#@ u3uSA
#@ x
#@ 5
#@ )lP)F1v
#@ x
#@ 0
#@ 
#@ 2
#@ L 0 171 154 342 326 -1
#@ C 0 359 12 -1 -1 369
#@ 0
#@ 2 8
#@ 8
#@ o4jY?m'cSA
#@ 0 0 256
#@ 5
#@ f9&P9d!
#@ 1 0 256
#@ 4
#@ g3IID
#@ 2 0 0
#@ 3
#@ d4w,
#@ 3 0 0
#@ 4
#@ lWNeD
#@ 4 0 0
#@ 9
#@ ,uk)Fdd;JD1v
#@ 5 0 0
#@ 4
#@ u3uSA
#@ 6 0 0
#@ 5
#@ bT/bE>v
#@ 7 0 0
#@ x
#@ 15
#@ qd,r@s&O+E,=^Z?YYK+
#@ p
#@ 9 0 80 13 0 0 36 0 5 9 9 -1 -1
#@ 80
#@ /rS=!1Gwjw'E&s!H=rH&*TA9v?Ae`B4v&*'v*<<!2uA=!1rSs!8BW<!:,,pv/#YQ#7c&v!.E
#@ W<!<,,pv15:3w88UNw.EW<!49*!!
#@ 9
#@ AqCm#CV17#*!
#@ 9
#@ TFxS#AbUm#%!
#@ 13
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 22
#@ kaT5Bm<NaEomK;@'(ur@g^CkBHSw
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iCdIa:@VhrU@?v
#@ x
#@ 4
#@ *dmID
#@ x
#@ 1
#@ -v
#@ x
#@ 14
#@ 4rBfD1-0CFq&fwGJ%%
#@ x
#@ 29
#@ fF'Z?qd,r@s&O+E,=^Z?c_dX?,CHr@v9siC1v
#@ x
#@ 5
#@ )lP)F1v
#@ x
#@ 19
#@ ,v(Z?!aiaEmo3mBm+BRAyOl,
#@ x
#@ 4
#@ 8w`TA
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iC`jbSAp#K^F<v
#@ 0
#@ 0
#@ 1 3
#@ 4
#@ %N|(F
#@ 0 0 256
#@ 8
#@ o4jY?m'cSA
#@ 1 0 0
#@ 4
#@ g3IID
#@ 2 0 0
#@ x
#@ 29
#@ fF'Z?qd,r@s&O+E,=^Z?c_dX?,CHr@v9siC1v
#@ x
#@ 13
#@ m'cSANjkSA'E%6B?v
#@ p
#@ 9 0 109 8 1 1 36 1 4 9 9 -1 -1
#@ 109
#@ ,|&v!,cSs!8^w!!MPv!!%<`W!C&0s!d!!!!eC#!!XJIL&,|&v!35>:v1fSs!4!MU!)0*!!1T
#@ yTv.EW<!?JJ`B64y`'#3WW!><u+!3oh)Bz.EW<!,H<<!3`8s!,|&v!2uSs!z
#@ 9
#@ W,Vf&F@`g%*!
#@ 9
#@ lB/n#b1Vm#)!
#@ 8
#@ x
#@ 4
#@ DP)*F
#@ x
#@ 30
#@ 91VE+yM*:@!^IIDX_!Y?o4jY?r^oRAuoggCOSw
#@ x
#@ 28
#@ kaT5Bd@YjB1?0bEld1kBf=+Y?Xv|mA%0K(F
#@ x
#@ 8
#@ i%97AgkyC+
#@ x
#@ 0
#@ 
#@ x
#@ 36
#@ =P6X5r*r<+fF'Z?qd,r@s&O+E,=^Z?c_dX?,CHr@pN_TA
#@ x
#@ 7
#@ =P6X5R^`w
#@ x
#@ 4
#@ 2u5DF
#@ 1
#@ L 0 36 12 51 29 -1
#@ 1
#@ F
#@ 1 2 3
#@ 1
#@ 4
#@ 2 5
#@ 8
#@ m'cSANjkSA
#@ 0 0 256
#@ 4
#@ %N|(F
#@ 1 0 256
#@ 0
#@ 
#@ 2 0 512
#@ 0
#@ 
#@ 3 0 512
#@ 2
#@ =Jw
#@ 4 0 0
#@ x
#@ 18
#@ qd,r@yR>SAfsUgCkg,<@b:%
#@ x
#@ 11
#@ 0Q%hCgKxhC,tEw
#@ p
#@ 10 0 97 15 0 0 40 0 5 10 10 -1 -1
#@ 97
#@ /rS=!1Gwjw'E&s!H=rH&9N2,!4>##!#0E<!1NE<!@4`H&-fvpv5|8X!6Sp3w25bpv/o=6#7)
#@ tl#2Q/X!.EW<!5TN<!7`8s!9;|X!-BW<!9NE<!:`8s!7#s<!z
#@ 10
#@ GFIOwG17n#1<!
#@ 10
#@ Vv)7#Gh17#.-!
#@ 15
#@ x
#@ 18
#@ kaT5Bm<NaE1fsiCqRo;@Syw
#@ x
#@ 1
#@ P!
#@ x
#@ 15
#@ kaT5BgxUgCr6m*E_I-,
#@ x
#@ 22
#@ kaT5Bm<NaEomK;@'(ur@g^CkBHSw
#@ x
#@ 4
#@ *dmID
#@ x
#@ 1
#@ -v
#@ x
#@ 14
#@ 4rBfD1-0CFq&fwGJ%%
#@ x
#@ 4
#@ DP)*F
#@ x
#@ 36
#@ =P6X5r*r<+fF'Z?qd,r@yR>SAfsUgCg'm*E!YfRA(pDTA
#@ x
#@ 7
#@ A;lcE_iGw
#@ x
#@ 7
#@ =P6X5R^`w
#@ x
#@ 5
#@ )lP)F1v
#@ x
#@ 19
#@ ,v(Z?!aiaEmo3mBm+BRAyOl,
#@ x
#@ 5
#@ s85)F1v
#@ x
#@ 21
#@ w3F/D'gi'FrZ!iC`jbSAp#K^F<v
#@ 0
#@ 0
#@ 1 3
#@ 9
#@ o4jY?m'cSAQ!
#@ 0 0 256
#@ 8
#@ o4jY?m'cSA
#@ 1 0 0
#@ 4
#@ g3IID
#@ 2 0 0
#@ x
#@ 15
#@ rpwhC;Z2b3<?<+EfqT+
#@ 0
#@ 0
#@ }
#@ # -- End source /eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/auxx/syn/lc_commands.tbc

#@ # -- End source /eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/admin/setup/.synopsys_dc.setup

source /home/isa09_2022_2023/lab2/Assignment2/syn/.synopsys_dc.setup
#@ # -- Starting source /home/isa09_2022_2023/lab2/Assignment2/syn/.synopsys_dc.setup

#@ define_design_lib WORK -path ./work
#@ set search_path [list . /eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/libraries/syn /eda/dk/nangate45/synopsys ]
#@ set link_library [list "*" "NangateOpenCellLibrary_typical_ecsm_nowlm.db" "dw_foundation.sldb" ]
#@ set target_library [list "NangateOpenCellLibrary_typical_ecsm_nowlm.db" ]
#@ set synthetic_library [list "dw_foundation.sldb" ]
#@ # -- End source /home/isa09_2022_2023/lab2/Assignment2/syn/.synopsys_dc.setup

source -echo -verbose /home/isa09_2022_2023/lab2/Assignment2/syn/synth.syn
#@ # -- Starting source /home/isa09_2022_2023/lab2/Assignment2/syn/synth.syn

#@ define_design_lib WORK -path ./WORK
#@ 
#@ 
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/PPG.sv}
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/BoothEncoder.sv}
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/BEU.sv}
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/BoothSelector.sv}
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/BSU.sv}
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/part_prod_top.sv}
#@ 
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/PPRU.sv}
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/ADJUST.sv}
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/DADDA_STAGE1.sv}
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/DADDA_STAGE2.sv}
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/DADDA_STAGE3.sv}
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/FINAL_ADDER.sv}
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/AU.sv}
#@ analyze -library WORK -format sverilog {../src/mantissa_multiplier/mantissa_multiplier.sv}
#@ 
#@ analyze -library WORK -format sverilog {../src/FPU/cf_math_pkg.sv}
#@ analyze -library WORK -format sverilog {../src/FPU/lzc.sv}
#@ analyze -library WORK -format sverilog {../src/FPU/rr_arb_tree.sv}
#@ analyze -library WORK -format sverilog {../src/FPU/fpnew_pkg.sv}
#@ analyze -library WORK -format sverilog {../src/FPU/fpnew_classifier.sv}
#@ analyze -library WORK -format sverilog {../src/FPU/fpnew_rounding.sv}
#@ analyze -library WORK -format sverilog {../src/FPU/fpnew_fma.sv}
#@ analyze -library WORK -format sverilog {../src/FPU/fpnew_opgroup_fmt_slice.sv}
#@ analyze -library WORK -format sverilog {../src/FPU/fpnew_opgroup_block.sv}
#@ analyze -library WORK -format sverilog {../src/FPU/fpnew_top.sv}
#@ 
#@ 
#@ set power_preserve_rtl_hier_names true
#@ elaborate fpnew_top -lib WORK
#@ uniquify
#@ link
#@ 
#@ 
#@ create_clock -name MY_CLK -period 2.5 clk_i
#@ set_dont_touch_network MY_CLK
#@ set_clock_uncertainty 0.07 [get_clocks MY_CLK]
#@ set_input_delay 0.5 -max -clock MY_CLK [remove_from_collection [all_inputs] clk_i]
#@ set_output_delay 0.5 -max -clock MY_CLK [all_outputs]
#@ 
#@ 
#@ set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
#@ set_load $OLOAD [all_outputs]
#@ compile_ultra
#@ check_design
#@ 
#@ 
#@ report_timing > ./timing_report/report_timing.txt
#@ report_area > ./area_report/report_area.txt
#@ 
#@ change_names -hierarchy -rules verilog
#@ write_sdf ../netlist/fpnew_top.sdf
#@ write -f verilog -hierarchy -output ../netlist/fpnew_top.v
#@ write_sdc ../netlist/fpnew_top.sdc
#@ quit
