================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.4
  Build 1412921 on Wed Nov 18 09:58:55 AM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [HLS-10] Running 'C:/Xilinx/Vivado_HLS/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'chan_' on host 'desktop-ao4g6al' (Windows NT_amd64 version 6.2) on Wed Feb 22 22:12:32 -0500 2017
            in directory 'C:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1'
@I [HLS-10] Creating and opening project 'C:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/bd_0_v_hscaler_0'.
@I [HLS-10] Adding design file 'c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler_config.h' to the project
@I [HLS-10] Adding design file 'c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp' to the project
@I [HLS-10] Adding design file 'c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.h' to the project
@I [HLS-10] Creating and opening solution 'C:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/bd_0_v_hscaler_0/prj'.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'ap_clk' with a period of 6.667ns.
@I [HLS-10] Analyzing design file 'c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp' ... 
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (C:/Xilinx/Vivado_HLS/2015.4/common/technology/autopilot/hls/hls_axi_io.h:71).
@I [XFORM-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1045).
@I [XFORM-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1044).
@I [XFORM-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1043).
@I [XFORM-603] Inlining function 'std::max<unsigned short>' into 'hscale_core_polyphase' (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:472).
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:594: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [XFORM-502] Unrolling all loops for pipelining in function 'hscale_polyphase'.
@I [XFORM-502] Unrolling all sub-loops inside loop 'loop_width' (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1018) in function 'AXIvideo2MultiPixStream' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-4.1' in function 'v_hcresampler_core' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'loop_width' in function 'hscale_core_polyphase' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.1' (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1138) in function 'MultiPixStream2AXIvideo' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'hscale_polyphase' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1' in function 'hscale_polyphase' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.2' in function 'hscale_polyphase' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.2.1' in function 'hscale_polyphase' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1' (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1036) in function 'AXIvideo2MultiPixStream' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1.1' (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1038) in function 'AXIvideo2MultiPixStream' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1.1' in function 'v_hcresampler_core' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1.2' in function 'v_hcresampler_core' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1.3' in function 'v_hcresampler_core' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1.3.1' in function 'v_hcresampler_core' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1.4' in function 'v_hcresampler_core' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1.5' in function 'v_hcresampler_core' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1.5.1' in function 'v_hcresampler_core' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1.5.1.1' in function 'v_hcresampler_core' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1.5.1.2' in function 'v_hcresampler_core' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1.5.2' in function 'v_hcresampler_core' completely.
@I [XFORM-501] Unrolling loop 'Loop-4.1.6' in function 'v_hcresampler_core' completely.
@I [XFORM-501] Unrolling loop 'Loop-3.1.1' in function 'hscale_core_polyphase' completely.
@I [XFORM-501] Unrolling loop 'Loop-3.1.1.1' in function 'hscale_core_polyphase' completely.
@I [XFORM-501] Unrolling loop 'Loop-3.1.2' in function 'hscale_core_polyphase' completely.
@I [XFORM-501] Unrolling loop 'Loop-3.1.3' in function 'hscale_core_polyphase' completely.
@I [XFORM-501] Unrolling loop 'Loop-3.1.3.1' in function 'hscale_core_polyphase' completely.
@I [XFORM-501] Unrolling loop 'Loop-3.1.4' in function 'hscale_core_polyphase' completely.
@I [XFORM-501] Unrolling loop 'Loop-3.1.4.1' in function 'hscale_core_polyphase' completely.
@I [XFORM-501] Unrolling loop 'loop_samples' in function 'hscale_core_polyphase' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1' (C:/Xilinx/Vivado_HLS/2015.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2' (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1164) in function 'MultiPixStream2AXIvideo' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2.1' (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1166) in function 'MultiPixStream2AXIvideo' completely.
@I [XFORM-102] Partitioning array 'PhaseH' automatically.
@I [XFORM-101] Partitioning array 'pix.val.V' (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:988) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'map'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pix.val.V' (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1092) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'map.V' (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1127) in dimension 1 completely.
@W [XFORM-732] An internal stream 'stream_in.V.val.V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@W [XFORM-732] An internal stream 'stream_upsampled.V.val.V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@W [XFORM-732] An internal stream 'stream_scaled.V.val.V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@W [XFORM-732] An internal stream 'stream_out.V.val.V' with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream'.
@I [XFORM-712] Applying dataflow to function 'v_hscaler', detected/extracted 6 process function(s):
	 'AXIvideo2MultiPixStream83'
	 'Block__proc'
	 'v_hcresampler_core721'
	 'hscale_core_polyphase'
	 'v_hcresampler_core731'
	 'MultiPixStream2AXIvideo'.
@W [XFORM-561] Ignored multiple trip count directives for loop 'loop_init_coeff_tap' in function 'hscale_core_polyphase'.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'v_hcresampler_core731'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'v_hcresampler_core721'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hscale_polyphase'... converting 145 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1131:7) to (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1129:64) in function 'MultiPixStream2AXIvideo'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado_HLS/2015.4/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1017:57) in function 'AXIvideo2MultiPixStream83'... converting 10 basic blocks.
@I [HLS-111] Elapsed time: 56.923 seconds; current memory usage: 362 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'v_hscaler' ...
@W [SYN-103] Legalizing function name 'v_hscaler_Block__proc' to 'v_hscaler_Block_proc'.
@W [SYN-103] Legalizing function name 'v_hscaler_reg<ap_uint<9> >' to 'v_hscaler_reg_ap_uint_9_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_hscaler_AXIvideo2MultiPixStream83' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining loop 'loop_wait_for_start'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'loop_width'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'loop_wait_for_eol'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.321 seconds; current memory usage: 362 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_hscaler_AXIvideo2MultiPixStream83' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.765 seconds; current memory usage: 362 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_hscaler_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.844 seconds; current memory usage: 362 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_hscaler_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.109 seconds; current memory usage: 362 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_hscaler_v_hcresampler_core721' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SYN-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('mpix_cr_val_V_0_3_pixbuf_cr_va_1', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1324)
   b  'select' operation ('mpix_cr_val_V_0_3_pixbuf_cr_va', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1324)
   c  constant 1

@I [SYN-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('mpix_cb_val_V_0_3_pixbuf_cb_va_1', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1324)
   b  'select' operation ('outpix.val[1].V', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1324)
   c  constant 1

@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.411 seconds; current memory usage: 362 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_hscaler_v_hcresampler_core721' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.346 seconds; current memory usage: 362 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_hscaler_reg_ap_uint_9_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_hscaler_reg<ap_uint<9> >'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.332 seconds; current memory usage: 362 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_hscaler_reg_ap_uint_9_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.114 seconds; current memory usage: 362 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_hscaler_hscale_polyphase' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_7'
   b  'select' operation ('PixArray_val_V_load_0_2_7_phi', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_2_6', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_2_7 = sum_1_0_2_6 + rhs_V_0_0_7 * lhs_V_0_2_7
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_6'
   b  'select' operation ('PixArray_val_V_load_0_2_6_phi', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_2_5', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_2_6 = sum_1_0_2_5 + rhs_V_0_0_6 * lhs_V_0_2_6
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_5'
   b  'select' operation ('newSel56', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_2_4', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_2_5 = lhs_V_0_2_5 * rhs_V_0_0_5 + sum_1_0_2_4
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_4'
   b  'select' operation ('newSel53', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_2_3', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_2_4 = lhs_V_0_2_4 * rhs_V_0_0_4 + sum_1_0_2_3_cast
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_3'
   b  'select' operation ('newSel49', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_2_2', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_2_3 = lhs_V_0_2_3 * rhs_V_0_0_3 + sum_1_0_2_2
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_2'
   b  'select' operation ('newSel45', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_2_1', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_2_2 = lhs_V_0_2_2 * rhs_V_0_0_2 + sum_1_0_2_1_cast
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_1'
   b  'select' operation ('newSel41', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_2', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_2_1 = lhs_V_0_2_1 * rhs_V_0_0_1 + sum_1_0_2_cast
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_0'
   b  'mux' operation ('tmp_8', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:681)
   c  constant 2048
  DSP48 Expression: sum_1_0_2 = 2048 + lhs_V_0_2 * rhs_V
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_7'
   b  'select' operation ('PixArray_val_V_load_0_1_7_phi', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_1_6', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_1_7 = sum_1_0_1_6 + rhs_V_0_0_7 * lhs_V_0_1_7
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_6'
   b  'select' operation ('PixArray_val_V_load_0_1_6_phi', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_1_5', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_1_6 = sum_1_0_1_5 + rhs_V_0_0_6 * lhs_V_0_1_6
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_5'
   b  'select' operation ('newSel37', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_1_4', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_1_5 = lhs_V_0_1_5 * rhs_V_0_0_5 + sum_1_0_1_4
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_4'
   b  'select' operation ('newSel34', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_1_3', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_1_4 = lhs_V_0_1_4 * rhs_V_0_0_4 + sum_1_0_1_3_cast
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_3'
   b  'select' operation ('newSel30', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_1_2', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_1_3 = lhs_V_0_1_3 * rhs_V_0_0_3 + sum_1_0_1_2
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_2'
   b  'select' operation ('newSel26', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_1_1', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_1_2 = lhs_V_0_1_2 * rhs_V_0_0_2 + sum_1_0_1_1_cast
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_1'
   b  'select' operation ('newSel22', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_1', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_1_1 = lhs_V_0_1_1 * rhs_V_0_0_1 + sum_1_0_1_cast
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_0'
   b  'mux' operation ('tmp_7', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:681)
   c  constant 2048
  DSP48 Expression: sum_1_0_1 = 2048 + lhs_V_0_1 * rhs_V
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_7'
   b  'select' operation ('PixArray_val_V_load_0_0_7_phi', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_0_6', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_0_7 = sum_1_0_0_6 + rhs_V_0_0_7 * lhs_V_0_0_7
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_6'
   b  'select' operation ('PixArray_val_V_load_0_0_6_phi', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_0_5', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_0_6 = sum_1_0_0_5 + rhs_V_0_0_6 * lhs_V_0_0_6
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_5'
   b  'select' operation ('newSel18', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_0_4', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_0_5 = lhs_V_0_0_5 * rhs_V_0_0_5 + sum_1_0_0_4
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_4'
   b  'select' operation ('newSel15', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_0_3', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_0_4 = lhs_V_0_0_4 * rhs_V_0_0_4 + sum_1_0_0_3_cast
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_3'
   b  'select' operation ('newSel11', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_0_2', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_0_3 = lhs_V_0_0_3 * rhs_V_0_0_3 + sum_1_0_0_2
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_2'
   b  'select' operation ('newSel7', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1_0_0_1', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_0_2 = lhs_V_0_0_2 * rhs_V_0_0_2 + sum_1_0_0_1_cast
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_1'
   b  'select' operation ('newSel3', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
   c  'add' operation ('sum_1', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699)
  DSP48 Expression: sum_1_0_0_1 = lhs_V_0_0_1 * rhs_V_0_0_1 + sum_1_0_0_cast
@I [SYN-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_load', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:685) on array 'FiltCoeff_0'
   b  'mux' operation ('tmp', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:681)
   c  constant 2048
  DSP48 Expression: sum_1 = 2048 + lhs_V * rhs_V
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining function 'v_hscaler_hscale_polyphase'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@W [SCHED-21] Estimated clock period (8.35ns) exceeds the target (target clock period: 6.67ns, clock uncertainty: 0.833ns, effective delay budget: 5.83ns).
@W [SCHED-21] The critical path consists of the following:
	'mul' operation ('r_V_0_0_7', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699) (3.36 ns)
	'add' operation ('sum_1_0_0_7', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:699) (3.02 ns)
	'partselect' operation ('tmp_12', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:702) (0 ns)
	'icmp' operation ('icmp', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:702) (1.97 ns)
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.38 seconds; current memory usage: 365 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_hscaler_hscale_polyphase' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.625 seconds; current memory usage: 365 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_hscaler_hscale_core_polyphase' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (8.35ns) of 'call' operation ('call_ret', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:610) to 'v_hscaler_hscale_polyphase' exceeds the target cycle time (target cycle time: 6.67ns, clock uncertainty: 0.833ns, effective cycle time: 5.83ns).
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining loop 'loop_width'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 16.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@W [SCHED-21] Estimated clock period (8.35ns) exceeds the target (target clock period: 6.67ns, clock uncertainty: 0.833ns, effective delay budget: 5.83ns).
@W [SCHED-21] The critical path consists of the following:
	'call' operation ('call_ret', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:610) to 'v_hscaler_hscale_polyphase' (8.35 ns)
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.903 seconds; current memory usage: 366 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_hscaler_hscale_core_polyphase' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@W [BIND-102] The specified resource core for memory 'FiltCoeff_0_0' will be ignored if a simpler one can be used.
@W [BIND-102] The specified resource core for memory 'FiltCoeff_1_0' will be ignored if a simpler one can be used.
@W [BIND-102] The specified resource core for memory 'FiltCoeff_2_0' will be ignored if a simpler one can be used.
@W [BIND-102] The specified resource core for memory 'FiltCoeff_3_0' will be ignored if a simpler one can be used.
@W [BIND-102] The specified resource core for memory 'FiltCoeff_4_0' will be ignored if a simpler one can be used.
@W [BIND-102] The specified resource core for memory 'FiltCoeff_5_0' will be ignored if a simpler one can be used.
@W [BIND-102] The specified resource core for memory 'FiltCoeff_6_0' will be ignored if a simpler one can be used.
@W [BIND-102] The specified resource core for memory 'FiltCoeff_7_0' will be ignored if a simpler one can be used.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.777 seconds; current memory usage: 366 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_hscaler_v_hcresampler_core731' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SYN-351] The following objects are mapped to a ternary adder tree.
   a  'bitconcatenate' operation ('r_V_3_i', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1356)
   b  'add' operation ('r_V_5_i', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1356)
   c  'select' operation ('mpix_cr_val_V_0_2_pixbuf_cr_va', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1324)

@I [SYN-351] The following objects are mapped to a ternary adder tree.
   a  'bitconcatenate' operation ('r_V_i', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1355)
   b  'add' operation ('r_V_2_i', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1355)
   c  'select' operation ('mpix_cb_val_V_0_2_pixbuf_cb_va_2', c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/src/v_hscaler.cpp:1324)

@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.946 seconds; current memory usage: 366 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_hscaler_v_hcresampler_core731' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.357 seconds; current memory usage: 366 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_hscaler_MultiPixStream2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining loop 'Loop 2.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.461 seconds; current memory usage: 367 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_hscaler_MultiPixStream2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.44 seconds; current memory usage: 367 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'v_hscaler' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-11] Generating DSP mapping constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.432 seconds; current memory usage: 367 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'v_hscaler' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.542 seconds; current memory usage: 367 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_hscaler_AXIvideo2MultiPixStream83' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_hscaler_AXIvideo2MultiPixStream83'.
@I [HLS-111] Elapsed time: 0.397 seconds; current memory usage: 367 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_hscaler_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_hscaler_Block_proc'.
@I [HLS-111] Elapsed time: 0.927 seconds; current memory usage: 368 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_hscaler_v_hcresampler_core721' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_hscaler_v_hcresampler_core721'.
@I [HLS-111] Elapsed time: 0.224 seconds; current memory usage: 368 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_hscaler_reg_ap_uint_9_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_hscaler_reg_ap_uint_9_s'.
@I [HLS-111] Elapsed time: 0.473 seconds; current memory usage: 369 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_hscaler_hscale_polyphase' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'v_hscaler_mac_muladd_16s_8ns_27s_27_1': 6 instance(s).
@I [RTGEN-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_13ns_24_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_24s_25_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_25s_26_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_26s_26_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_26s_27_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_27s_27_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'v_hscaler_mux_10to1_sel4_8_1': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'v_hscaler_hscale_polyphase'.
@I [HLS-111] Elapsed time: 0.233 seconds; current memory usage: 371 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_hscaler_hscale_core_polyphase' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_hscaler_hscale_core_polyphase'.
@I [HLS-111] Elapsed time: 0.896 seconds; current memory usage: 372 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_hscaler_v_hcresampler_core731' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'v_hscaler_v_hcresampler_core731'.
@I [HLS-111] Elapsed time: 0.904 seconds; current memory usage: 373 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_hscaler_MultiPixStream2AXIvideo' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'v_hscaler_mux_3to1_sel2_8_1': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'v_hscaler_MultiPixStream2AXIvideo'.
@I [HLS-111] Elapsed time: 0.488 seconds; current memory usage: 374 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'v_hscaler' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/HwReg_Height' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/HwReg_WidthIn' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/HwReg_WidthOut' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/HwReg_ColorMode' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/HwReg_PixelRate' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/HwReg_hfltCoeff' to 's_axilite & ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/HwReg_phasesH_V' to 's_axilite & ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_data_V' to 'axis' (register).
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_keep_V' to 'axis' (register).
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_strb_V' to 'axis' (register).
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_user_V' to 'axis' (register).
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_last_V' to 'axis' (register).
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_id_V' to 'axis' (register).
@I [RTGEN-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_dest_V' to 'axis' (register).
@I [RTGEN-500] Setting interface mode on function 'v_hscaler' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'v_hscaler'.
@I [HLS-111] Elapsed time: 0.713 seconds; current memory usage: 375 MB.
@I [WVHDL-304] Encrypting RTL VHDL done.
@I [WVHDL-304] Encrypting RTL Verilog done.
@I [RTMG-278] Implementing memory 'bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase_FiltCoeff_0_0_ram' using distributed RAMs.
@I [RTMG-279] Implementing memory 'bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo_mapComp_rom' using distributed ROMs.
@I [RTMG-285] Implementing FIFO 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel16' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel19' using Shift Registers.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'v_hscaler' with prefix 'bd_0_v_hscaler_0_'.
@I [WVHDL-304] Generating RTL VHDL for 'v_hscaler' with prefix 'bd_0_v_hscaler_0_'.
@I [WVLOG-307] Generating RTL Verilog for 'v_hscaler' with prefix 'bd_0_v_hscaler_0_'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb 22 22:13:54 2017...
@I [HLS-112] Total elapsed time: 96.381 seconds; peak memory usage: 375 MB.
