|IITB_RISC2022
clk => datapath:data_inst.clk
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => datapath:data_inst.rst


|IITB_RISC2022|datapath:data_inst
clk => my_register:pc_reg.clk
clk => my_register:temp_reg.clk
clk => ram:im.clk
clk => my_register:ir_reg.clk
clk => register_file:reg.clk
clk => my_register:t1reg.clk
clk => my_register:t2reg.clk
clk => my_register:xreg.clk
clk => my_register1bit:creg.clk
clk => my_register1bit:zreg.clk
clk => ram:dm.clk
clk => my_register:t4reg.clk
clk => my_register:t3reg.clk
rst => my_register:pc_reg.clr
rst => my_register:temp_reg.clr
rst => my_register:ir_reg.clr
rst => register_file:reg.reset
rst => my_register:t1reg.clr
rst => my_register:t2reg.clr
rst => my_register:xreg.clr
rst => my_register1bit:creg.clr
rst => my_register1bit:zreg.clr
rst => my_register:t4reg.clr
rst => my_register:t3reg.clr
pcw => my_register:pc_reg.ena
tempw => my_register:temp_reg.ena
irw => my_register:ir_reg.ena
rfw => register_file:reg.wr_ena
t1w => my_register:t1reg.ena
t2w => my_register:t2reg.ena
t3w => my_register:t3reg.ena
t4w => my_register:t4reg.ena
dmw => ram:dm.en_wr
xw => my_register:xreg.ena
zw => my_register1bit:zreg.ena
cw => my_register1bit:creg.ena
t4m => muxe_2bit:t4muxe.flag
pcm[0] => muxe_4bit:pc_muxe.flag[0]
pcm[1] => muxe_4bit:pc_muxe.flag[1]
a3m[0] => muxe_3bit:a3muxe.flag[0]
a3m[1] => muxe_3bit:a3muxe.flag[1]
d3m[0] => muxe_4bit:d3muxe.flag[0]
d3m[1] => muxe_4bit:d3muxe.flag[1]
aluAm[0] => muxe_4bit:aluAmuxe.flag[0]
aluAm[1] => muxe_4bit:aluAmuxe.flag[1]
aluBm[0] => muxe_4bit:aluBmuxe.flag[0]
aluBm[1] => muxe_4bit:aluBmuxe.flag[1]
aluin[0] => alu:main_alu.sel[0]
aluin[1] => alu:main_alu.sel[1]
cout <= my_register1bit:creg.output
zout <= my_register1bit:zreg.output
aluZ <= alu:main_alu.zero
ins[0] <= my_register:ir_reg.output[12]
ins[1] <= my_register:ir_reg.output[13]
ins[2] <= my_register:ir_reg.output[14]
ins[3] <= my_register:ir_reg.output[15]
func[0] <= my_register:ir_reg.output[0]
func[1] <= my_register:ir_reg.output[1]


|IITB_RISC2022|datapath:data_inst|my_register:pc_reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|my_register:temp_reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|ram:im
addr[0] => ram_mem~15.DATAIN
addr[0] => ram_mem.WADDR
addr[0] => ram_mem.RADDR
addr[1] => ram_mem~14.DATAIN
addr[1] => ram_mem.WADDR1
addr[1] => ram_mem.RADDR1
addr[2] => ram_mem~13.DATAIN
addr[2] => ram_mem.WADDR2
addr[2] => ram_mem.RADDR2
addr[3] => ram_mem~12.DATAIN
addr[3] => ram_mem.WADDR3
addr[3] => ram_mem.RADDR3
addr[4] => ram_mem~11.DATAIN
addr[4] => ram_mem.WADDR4
addr[4] => ram_mem.RADDR4
addr[5] => ram_mem~10.DATAIN
addr[5] => ram_mem.WADDR5
addr[5] => ram_mem.RADDR5
addr[6] => ram_mem~9.DATAIN
addr[6] => ram_mem.WADDR6
addr[6] => ram_mem.RADDR6
addr[7] => ram_mem~8.DATAIN
addr[7] => ram_mem.WADDR7
addr[7] => ram_mem.RADDR7
addr[8] => ram_mem~7.DATAIN
addr[8] => ram_mem.WADDR8
addr[8] => ram_mem.RADDR8
addr[9] => ram_mem~6.DATAIN
addr[9] => ram_mem.WADDR9
addr[9] => ram_mem.RADDR9
addr[10] => ram_mem~5.DATAIN
addr[10] => ram_mem.WADDR10
addr[10] => ram_mem.RADDR10
addr[11] => ram_mem~4.DATAIN
addr[11] => ram_mem.WADDR11
addr[11] => ram_mem.RADDR11
addr[12] => ram_mem~3.DATAIN
addr[12] => ram_mem.WADDR12
addr[12] => ram_mem.RADDR12
addr[13] => ram_mem~2.DATAIN
addr[13] => ram_mem.WADDR13
addr[13] => ram_mem.RADDR13
addr[14] => ram_mem~1.DATAIN
addr[14] => ram_mem.WADDR14
addr[14] => ram_mem.RADDR14
addr[15] => ram_mem~0.DATAIN
addr[15] => ram_mem.WADDR15
addr[15] => ram_mem.RADDR15
data_in[0] => ram_mem~31.DATAIN
data_in[0] => ram_mem.DATAIN
data_in[1] => ram_mem~30.DATAIN
data_in[1] => ram_mem.DATAIN1
data_in[2] => ram_mem~29.DATAIN
data_in[2] => ram_mem.DATAIN2
data_in[3] => ram_mem~28.DATAIN
data_in[3] => ram_mem.DATAIN3
data_in[4] => ram_mem~27.DATAIN
data_in[4] => ram_mem.DATAIN4
data_in[5] => ram_mem~26.DATAIN
data_in[5] => ram_mem.DATAIN5
data_in[6] => ram_mem~25.DATAIN
data_in[6] => ram_mem.DATAIN6
data_in[7] => ram_mem~24.DATAIN
data_in[7] => ram_mem.DATAIN7
data_in[8] => ram_mem~23.DATAIN
data_in[8] => ram_mem.DATAIN8
data_in[9] => ram_mem~22.DATAIN
data_in[9] => ram_mem.DATAIN9
data_in[10] => ram_mem~21.DATAIN
data_in[10] => ram_mem.DATAIN10
data_in[11] => ram_mem~20.DATAIN
data_in[11] => ram_mem.DATAIN11
data_in[12] => ram_mem~19.DATAIN
data_in[12] => ram_mem.DATAIN12
data_in[13] => ram_mem~18.DATAIN
data_in[13] => ram_mem.DATAIN13
data_in[14] => ram_mem~17.DATAIN
data_in[14] => ram_mem.DATAIN14
data_in[15] => ram_mem~16.DATAIN
data_in[15] => ram_mem.DATAIN15
en_wr => ram_mem~32.DATAIN
en_wr => ram_mem.WE
clk => ram_mem~32.CLK
clk => ram_mem~0.CLK
clk => ram_mem~1.CLK
clk => ram_mem~2.CLK
clk => ram_mem~3.CLK
clk => ram_mem~4.CLK
clk => ram_mem~5.CLK
clk => ram_mem~6.CLK
clk => ram_mem~7.CLK
clk => ram_mem~8.CLK
clk => ram_mem~9.CLK
clk => ram_mem~10.CLK
clk => ram_mem~11.CLK
clk => ram_mem~12.CLK
clk => ram_mem~13.CLK
clk => ram_mem~14.CLK
clk => ram_mem~15.CLK
clk => ram_mem~16.CLK
clk => ram_mem~17.CLK
clk => ram_mem~18.CLK
clk => ram_mem~19.CLK
clk => ram_mem~20.CLK
clk => ram_mem~21.CLK
clk => ram_mem~22.CLK
clk => ram_mem~23.CLK
clk => ram_mem~24.CLK
clk => ram_mem~25.CLK
clk => ram_mem~26.CLK
clk => ram_mem~27.CLK
clk => ram_mem~28.CLK
clk => ram_mem~29.CLK
clk => ram_mem~30.CLK
clk => ram_mem~31.CLK
clk => ram_mem.CLK0
data_out[0] <= ram_mem.DATAOUT
data_out[1] <= ram_mem.DATAOUT1
data_out[2] <= ram_mem.DATAOUT2
data_out[3] <= ram_mem.DATAOUT3
data_out[4] <= ram_mem.DATAOUT4
data_out[5] <= ram_mem.DATAOUT5
data_out[6] <= ram_mem.DATAOUT6
data_out[7] <= ram_mem.DATAOUT7
data_out[8] <= ram_mem.DATAOUT8
data_out[9] <= ram_mem.DATAOUT9
data_out[10] <= ram_mem.DATAOUT10
data_out[11] <= ram_mem.DATAOUT11
data_out[12] <= ram_mem.DATAOUT12
data_out[13] <= ram_mem.DATAOUT13
data_out[14] <= ram_mem.DATAOUT14
data_out[15] <= ram_mem.DATAOUT15


|IITB_RISC2022|datapath:data_inst|my_register:ir_reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|muxe_3bit:a3muxe
input1[0] => output.DATAB
input1[1] => output.DATAB
input1[2] => output.DATAB
input2[0] => output.DATAB
input2[1] => output.DATAB
input2[2] => output.DATAB
input3[0] => output.DATAB
input3[1] => output.DATAB
input3[2] => output.DATAB
input4[0] => output.DATAA
input4[1] => output.DATAA
input4[2] => output.DATAA
flag[0] => Equal0.IN0
flag[0] => Equal1.IN1
flag[0] => Equal2.IN1
flag[1] => Equal0.IN1
flag[1] => Equal1.IN0
flag[1] => Equal2.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|muxe_4bit:d3muxe
input1[0] => output.DATAB
input1[1] => output.DATAB
input1[2] => output.DATAB
input1[3] => output.DATAB
input1[4] => output.DATAB
input1[5] => output.DATAB
input1[6] => output.DATAB
input1[7] => output.DATAB
input1[8] => output.DATAB
input1[9] => output.DATAB
input1[10] => output.DATAB
input1[11] => output.DATAB
input1[12] => output.DATAB
input1[13] => output.DATAB
input1[14] => output.DATAB
input1[15] => output.DATAB
input2[0] => output.DATAB
input2[1] => output.DATAB
input2[2] => output.DATAB
input2[3] => output.DATAB
input2[4] => output.DATAB
input2[5] => output.DATAB
input2[6] => output.DATAB
input2[7] => output.DATAB
input2[8] => output.DATAB
input2[9] => output.DATAB
input2[10] => output.DATAB
input2[11] => output.DATAB
input2[12] => output.DATAB
input2[13] => output.DATAB
input2[14] => output.DATAB
input2[15] => output.DATAB
input3[0] => output.DATAB
input3[1] => output.DATAB
input3[2] => output.DATAB
input3[3] => output.DATAB
input3[4] => output.DATAB
input3[5] => output.DATAB
input3[6] => output.DATAB
input3[7] => output.DATAB
input3[8] => output.DATAB
input3[9] => output.DATAB
input3[10] => output.DATAB
input3[11] => output.DATAB
input3[12] => output.DATAB
input3[13] => output.DATAB
input3[14] => output.DATAB
input3[15] => output.DATAB
input4[0] => output.DATAA
input4[1] => output.DATAA
input4[2] => output.DATAA
input4[3] => output.DATAA
input4[4] => output.DATAA
input4[5] => output.DATAA
input4[6] => output.DATAA
input4[7] => output.DATAA
input4[8] => output.DATAA
input4[9] => output.DATAA
input4[10] => output.DATAA
input4[11] => output.DATAA
input4[12] => output.DATAA
input4[13] => output.DATAA
input4[14] => output.DATAA
input4[15] => output.DATAA
flag[0] => Equal0.IN0
flag[0] => Equal1.IN1
flag[0] => Equal2.IN1
flag[1] => Equal0.IN1
flag[1] => Equal1.IN0
flag[1] => Equal2.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|register_file:reg
data_in[0] => my_register:GEN_REG:0:REG.input[0]
data_in[0] => my_register:GEN_REG:1:REG.input[0]
data_in[0] => my_register:GEN_REG:2:REG.input[0]
data_in[0] => my_register:GEN_REG:3:REG.input[0]
data_in[0] => my_register:GEN_REG:4:REG.input[0]
data_in[0] => my_register:GEN_REG:5:REG.input[0]
data_in[0] => my_register:GEN_REG:6:REG.input[0]
data_in[0] => my_register:GEN_REG:7:REG.input[0]
data_in[1] => my_register:GEN_REG:0:REG.input[1]
data_in[1] => my_register:GEN_REG:1:REG.input[1]
data_in[1] => my_register:GEN_REG:2:REG.input[1]
data_in[1] => my_register:GEN_REG:3:REG.input[1]
data_in[1] => my_register:GEN_REG:4:REG.input[1]
data_in[1] => my_register:GEN_REG:5:REG.input[1]
data_in[1] => my_register:GEN_REG:6:REG.input[1]
data_in[1] => my_register:GEN_REG:7:REG.input[1]
data_in[2] => my_register:GEN_REG:0:REG.input[2]
data_in[2] => my_register:GEN_REG:1:REG.input[2]
data_in[2] => my_register:GEN_REG:2:REG.input[2]
data_in[2] => my_register:GEN_REG:3:REG.input[2]
data_in[2] => my_register:GEN_REG:4:REG.input[2]
data_in[2] => my_register:GEN_REG:5:REG.input[2]
data_in[2] => my_register:GEN_REG:6:REG.input[2]
data_in[2] => my_register:GEN_REG:7:REG.input[2]
data_in[3] => my_register:GEN_REG:0:REG.input[3]
data_in[3] => my_register:GEN_REG:1:REG.input[3]
data_in[3] => my_register:GEN_REG:2:REG.input[3]
data_in[3] => my_register:GEN_REG:3:REG.input[3]
data_in[3] => my_register:GEN_REG:4:REG.input[3]
data_in[3] => my_register:GEN_REG:5:REG.input[3]
data_in[3] => my_register:GEN_REG:6:REG.input[3]
data_in[3] => my_register:GEN_REG:7:REG.input[3]
data_in[4] => my_register:GEN_REG:0:REG.input[4]
data_in[4] => my_register:GEN_REG:1:REG.input[4]
data_in[4] => my_register:GEN_REG:2:REG.input[4]
data_in[4] => my_register:GEN_REG:3:REG.input[4]
data_in[4] => my_register:GEN_REG:4:REG.input[4]
data_in[4] => my_register:GEN_REG:5:REG.input[4]
data_in[4] => my_register:GEN_REG:6:REG.input[4]
data_in[4] => my_register:GEN_REG:7:REG.input[4]
data_in[5] => my_register:GEN_REG:0:REG.input[5]
data_in[5] => my_register:GEN_REG:1:REG.input[5]
data_in[5] => my_register:GEN_REG:2:REG.input[5]
data_in[5] => my_register:GEN_REG:3:REG.input[5]
data_in[5] => my_register:GEN_REG:4:REG.input[5]
data_in[5] => my_register:GEN_REG:5:REG.input[5]
data_in[5] => my_register:GEN_REG:6:REG.input[5]
data_in[5] => my_register:GEN_REG:7:REG.input[5]
data_in[6] => my_register:GEN_REG:0:REG.input[6]
data_in[6] => my_register:GEN_REG:1:REG.input[6]
data_in[6] => my_register:GEN_REG:2:REG.input[6]
data_in[6] => my_register:GEN_REG:3:REG.input[6]
data_in[6] => my_register:GEN_REG:4:REG.input[6]
data_in[6] => my_register:GEN_REG:5:REG.input[6]
data_in[6] => my_register:GEN_REG:6:REG.input[6]
data_in[6] => my_register:GEN_REG:7:REG.input[6]
data_in[7] => my_register:GEN_REG:0:REG.input[7]
data_in[7] => my_register:GEN_REG:1:REG.input[7]
data_in[7] => my_register:GEN_REG:2:REG.input[7]
data_in[7] => my_register:GEN_REG:3:REG.input[7]
data_in[7] => my_register:GEN_REG:4:REG.input[7]
data_in[7] => my_register:GEN_REG:5:REG.input[7]
data_in[7] => my_register:GEN_REG:6:REG.input[7]
data_in[7] => my_register:GEN_REG:7:REG.input[7]
data_in[8] => my_register:GEN_REG:0:REG.input[8]
data_in[8] => my_register:GEN_REG:1:REG.input[8]
data_in[8] => my_register:GEN_REG:2:REG.input[8]
data_in[8] => my_register:GEN_REG:3:REG.input[8]
data_in[8] => my_register:GEN_REG:4:REG.input[8]
data_in[8] => my_register:GEN_REG:5:REG.input[8]
data_in[8] => my_register:GEN_REG:6:REG.input[8]
data_in[8] => my_register:GEN_REG:7:REG.input[8]
data_in[9] => my_register:GEN_REG:0:REG.input[9]
data_in[9] => my_register:GEN_REG:1:REG.input[9]
data_in[9] => my_register:GEN_REG:2:REG.input[9]
data_in[9] => my_register:GEN_REG:3:REG.input[9]
data_in[9] => my_register:GEN_REG:4:REG.input[9]
data_in[9] => my_register:GEN_REG:5:REG.input[9]
data_in[9] => my_register:GEN_REG:6:REG.input[9]
data_in[9] => my_register:GEN_REG:7:REG.input[9]
data_in[10] => my_register:GEN_REG:0:REG.input[10]
data_in[10] => my_register:GEN_REG:1:REG.input[10]
data_in[10] => my_register:GEN_REG:2:REG.input[10]
data_in[10] => my_register:GEN_REG:3:REG.input[10]
data_in[10] => my_register:GEN_REG:4:REG.input[10]
data_in[10] => my_register:GEN_REG:5:REG.input[10]
data_in[10] => my_register:GEN_REG:6:REG.input[10]
data_in[10] => my_register:GEN_REG:7:REG.input[10]
data_in[11] => my_register:GEN_REG:0:REG.input[11]
data_in[11] => my_register:GEN_REG:1:REG.input[11]
data_in[11] => my_register:GEN_REG:2:REG.input[11]
data_in[11] => my_register:GEN_REG:3:REG.input[11]
data_in[11] => my_register:GEN_REG:4:REG.input[11]
data_in[11] => my_register:GEN_REG:5:REG.input[11]
data_in[11] => my_register:GEN_REG:6:REG.input[11]
data_in[11] => my_register:GEN_REG:7:REG.input[11]
data_in[12] => my_register:GEN_REG:0:REG.input[12]
data_in[12] => my_register:GEN_REG:1:REG.input[12]
data_in[12] => my_register:GEN_REG:2:REG.input[12]
data_in[12] => my_register:GEN_REG:3:REG.input[12]
data_in[12] => my_register:GEN_REG:4:REG.input[12]
data_in[12] => my_register:GEN_REG:5:REG.input[12]
data_in[12] => my_register:GEN_REG:6:REG.input[12]
data_in[12] => my_register:GEN_REG:7:REG.input[12]
data_in[13] => my_register:GEN_REG:0:REG.input[13]
data_in[13] => my_register:GEN_REG:1:REG.input[13]
data_in[13] => my_register:GEN_REG:2:REG.input[13]
data_in[13] => my_register:GEN_REG:3:REG.input[13]
data_in[13] => my_register:GEN_REG:4:REG.input[13]
data_in[13] => my_register:GEN_REG:5:REG.input[13]
data_in[13] => my_register:GEN_REG:6:REG.input[13]
data_in[13] => my_register:GEN_REG:7:REG.input[13]
data_in[14] => my_register:GEN_REG:0:REG.input[14]
data_in[14] => my_register:GEN_REG:1:REG.input[14]
data_in[14] => my_register:GEN_REG:2:REG.input[14]
data_in[14] => my_register:GEN_REG:3:REG.input[14]
data_in[14] => my_register:GEN_REG:4:REG.input[14]
data_in[14] => my_register:GEN_REG:5:REG.input[14]
data_in[14] => my_register:GEN_REG:6:REG.input[14]
data_in[14] => my_register:GEN_REG:7:REG.input[14]
data_in[15] => my_register:GEN_REG:0:REG.input[15]
data_in[15] => my_register:GEN_REG:1:REG.input[15]
data_in[15] => my_register:GEN_REG:2:REG.input[15]
data_in[15] => my_register:GEN_REG:3:REG.input[15]
data_in[15] => my_register:GEN_REG:4:REG.input[15]
data_in[15] => my_register:GEN_REG:5:REG.input[15]
data_in[15] => my_register:GEN_REG:6:REG.input[15]
data_in[15] => my_register:GEN_REG:7:REG.input[15]
sel_in[0] => Decoder0.IN2
sel_in[1] => Decoder0.IN1
sel_in[2] => Decoder0.IN0
sel_out1[0] => Mux0.IN2
sel_out1[0] => Mux1.IN2
sel_out1[0] => Mux2.IN2
sel_out1[0] => Mux3.IN2
sel_out1[0] => Mux4.IN2
sel_out1[0] => Mux5.IN2
sel_out1[0] => Mux6.IN2
sel_out1[0] => Mux7.IN2
sel_out1[0] => Mux8.IN2
sel_out1[0] => Mux9.IN2
sel_out1[0] => Mux10.IN2
sel_out1[0] => Mux11.IN2
sel_out1[0] => Mux12.IN2
sel_out1[0] => Mux13.IN2
sel_out1[0] => Mux14.IN2
sel_out1[0] => Mux15.IN2
sel_out1[1] => Mux0.IN1
sel_out1[1] => Mux1.IN1
sel_out1[1] => Mux2.IN1
sel_out1[1] => Mux3.IN1
sel_out1[1] => Mux4.IN1
sel_out1[1] => Mux5.IN1
sel_out1[1] => Mux6.IN1
sel_out1[1] => Mux7.IN1
sel_out1[1] => Mux8.IN1
sel_out1[1] => Mux9.IN1
sel_out1[1] => Mux10.IN1
sel_out1[1] => Mux11.IN1
sel_out1[1] => Mux12.IN1
sel_out1[1] => Mux13.IN1
sel_out1[1] => Mux14.IN1
sel_out1[1] => Mux15.IN1
sel_out1[2] => Mux0.IN0
sel_out1[2] => Mux1.IN0
sel_out1[2] => Mux2.IN0
sel_out1[2] => Mux3.IN0
sel_out1[2] => Mux4.IN0
sel_out1[2] => Mux5.IN0
sel_out1[2] => Mux6.IN0
sel_out1[2] => Mux7.IN0
sel_out1[2] => Mux8.IN0
sel_out1[2] => Mux9.IN0
sel_out1[2] => Mux10.IN0
sel_out1[2] => Mux11.IN0
sel_out1[2] => Mux12.IN0
sel_out1[2] => Mux13.IN0
sel_out1[2] => Mux14.IN0
sel_out1[2] => Mux15.IN0
sel_out2[0] => Mux16.IN2
sel_out2[0] => Mux17.IN2
sel_out2[0] => Mux18.IN2
sel_out2[0] => Mux19.IN2
sel_out2[0] => Mux20.IN2
sel_out2[0] => Mux21.IN2
sel_out2[0] => Mux22.IN2
sel_out2[0] => Mux23.IN2
sel_out2[0] => Mux24.IN2
sel_out2[0] => Mux25.IN2
sel_out2[0] => Mux26.IN2
sel_out2[0] => Mux27.IN2
sel_out2[0] => Mux28.IN2
sel_out2[0] => Mux29.IN2
sel_out2[0] => Mux30.IN2
sel_out2[0] => Mux31.IN2
sel_out2[1] => Mux16.IN1
sel_out2[1] => Mux17.IN1
sel_out2[1] => Mux18.IN1
sel_out2[1] => Mux19.IN1
sel_out2[1] => Mux20.IN1
sel_out2[1] => Mux21.IN1
sel_out2[1] => Mux22.IN1
sel_out2[1] => Mux23.IN1
sel_out2[1] => Mux24.IN1
sel_out2[1] => Mux25.IN1
sel_out2[1] => Mux26.IN1
sel_out2[1] => Mux27.IN1
sel_out2[1] => Mux28.IN1
sel_out2[1] => Mux29.IN1
sel_out2[1] => Mux30.IN1
sel_out2[1] => Mux31.IN1
sel_out2[2] => Mux16.IN0
sel_out2[2] => Mux17.IN0
sel_out2[2] => Mux18.IN0
sel_out2[2] => Mux19.IN0
sel_out2[2] => Mux20.IN0
sel_out2[2] => Mux21.IN0
sel_out2[2] => Mux22.IN0
sel_out2[2] => Mux23.IN0
sel_out2[2] => Mux24.IN0
sel_out2[2] => Mux25.IN0
sel_out2[2] => Mux26.IN0
sel_out2[2] => Mux27.IN0
sel_out2[2] => Mux28.IN0
sel_out2[2] => Mux29.IN0
sel_out2[2] => Mux30.IN0
sel_out2[2] => Mux31.IN0
clk => my_register:GEN_REG:0:REG.clk
clk => my_register:GEN_REG:1:REG.clk
clk => my_register:GEN_REG:2:REG.clk
clk => my_register:GEN_REG:3:REG.clk
clk => my_register:GEN_REG:4:REG.clk
clk => my_register:GEN_REG:5:REG.clk
clk => my_register:GEN_REG:6:REG.clk
clk => my_register:GEN_REG:7:REG.clk
wr_ena => ena[7].DATAB
wr_ena => ena[6].DATAB
wr_ena => ena[5].DATAB
wr_ena => ena[4].DATAB
wr_ena => ena[3].DATAB
wr_ena => ena[2].DATAB
wr_ena => ena[1].DATAB
wr_ena => ena[0].DATAB
reset => my_register:GEN_REG:0:REG.clr
reset => my_register:GEN_REG:1:REG.clr
reset => my_register:GEN_REG:2:REG.clr
reset => my_register:GEN_REG:3:REG.clr
reset => my_register:GEN_REG:4:REG.clr
reset => my_register:GEN_REG:5:REG.clr
reset => my_register:GEN_REG:6:REG.clr
reset => my_register:GEN_REG:7:REG.clr
data_out1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|register_file:reg|my_register:\GEN_REG:0:REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|register_file:reg|my_register:\GEN_REG:1:REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|register_file:reg|my_register:\GEN_REG:2:REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|register_file:reg|my_register:\GEN_REG:3:REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|register_file:reg|my_register:\GEN_REG:4:REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|register_file:reg|my_register:\GEN_REG:5:REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|register_file:reg|my_register:\GEN_REG:6:REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|register_file:reg|my_register:\GEN_REG:7:REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|left_shift7bit:l7shift
input[0] => output[7].DATAIN
input[1] => output[8].DATAIN
input[2] => output[9].DATAIN
input[3] => output[10].DATAIN
input[4] => output[11].DATAIN
input[5] => output[12].DATAIN
input[6] => output[13].DATAIN
input[7] => output[14].DATAIN
input[8] => output[15].DATAIN
output[0] <= <GND>
output[1] <= <GND>
output[2] <= <GND>
output[3] <= <GND>
output[4] <= <GND>
output[5] <= <GND>
output[6] <= <GND>
output[7] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[8].DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|sign_extend6bit:extend6bit
inp[0] => output[0].DATAIN
inp[1] => output[1].DATAIN
inp[2] => output[2].DATAIN
inp[3] => output[3].DATAIN
inp[4] => output[4].DATAIN
inp[5] => output[15].DATAIN
inp[5] => output[5].DATAIN
inp[5] => output[6].DATAIN
inp[5] => output[7].DATAIN
inp[5] => output[8].DATAIN
inp[5] => output[9].DATAIN
inp[5] => output[10].DATAIN
inp[5] => output[11].DATAIN
inp[5] => output[12].DATAIN
inp[5] => output[13].DATAIN
inp[5] => output[14].DATAIN
output[0] <= inp[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inp[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inp[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inp[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inp[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|sign_extend9bit:extend9bit
inp[0] => output[0].DATAIN
inp[1] => output[1].DATAIN
inp[2] => output[2].DATAIN
inp[3] => output[3].DATAIN
inp[4] => output[4].DATAIN
inp[5] => output[5].DATAIN
inp[6] => output[6].DATAIN
inp[7] => output[7].DATAIN
inp[8] => output[15].DATAIN
inp[8] => output[8].DATAIN
inp[8] => output[9].DATAIN
inp[8] => output[10].DATAIN
inp[8] => output[11].DATAIN
inp[8] => output[12].DATAIN
inp[8] => output[13].DATAIN
inp[8] => output[14].DATAIN
output[0] <= inp[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inp[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inp[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inp[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inp[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= inp[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= inp[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|my_register:t1reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|my_register:t2reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|muxe_4bit:aluAmuxe
input1[0] => output.DATAB
input1[1] => output.DATAB
input1[2] => output.DATAB
input1[3] => output.DATAB
input1[4] => output.DATAB
input1[5] => output.DATAB
input1[6] => output.DATAB
input1[7] => output.DATAB
input1[8] => output.DATAB
input1[9] => output.DATAB
input1[10] => output.DATAB
input1[11] => output.DATAB
input1[12] => output.DATAB
input1[13] => output.DATAB
input1[14] => output.DATAB
input1[15] => output.DATAB
input2[0] => output.DATAB
input2[1] => output.DATAB
input2[2] => output.DATAB
input2[3] => output.DATAB
input2[4] => output.DATAB
input2[5] => output.DATAB
input2[6] => output.DATAB
input2[7] => output.DATAB
input2[8] => output.DATAB
input2[9] => output.DATAB
input2[10] => output.DATAB
input2[11] => output.DATAB
input2[12] => output.DATAB
input2[13] => output.DATAB
input2[14] => output.DATAB
input2[15] => output.DATAB
input3[0] => output.DATAB
input3[1] => output.DATAB
input3[2] => output.DATAB
input3[3] => output.DATAB
input3[4] => output.DATAB
input3[5] => output.DATAB
input3[6] => output.DATAB
input3[7] => output.DATAB
input3[8] => output.DATAB
input3[9] => output.DATAB
input3[10] => output.DATAB
input3[11] => output.DATAB
input3[12] => output.DATAB
input3[13] => output.DATAB
input3[14] => output.DATAB
input3[15] => output.DATAB
input4[0] => output.DATAA
input4[1] => output.DATAA
input4[2] => output.DATAA
input4[3] => output.DATAA
input4[4] => output.DATAA
input4[5] => output.DATAA
input4[6] => output.DATAA
input4[7] => output.DATAA
input4[8] => output.DATAA
input4[9] => output.DATAA
input4[10] => output.DATAA
input4[11] => output.DATAA
input4[12] => output.DATAA
input4[13] => output.DATAA
input4[14] => output.DATAA
input4[15] => output.DATAA
flag[0] => Equal0.IN0
flag[0] => Equal1.IN1
flag[0] => Equal2.IN1
flag[1] => Equal0.IN1
flag[1] => Equal1.IN0
flag[1] => Equal2.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|muxe_4bit:aluBmuxe
input1[0] => output.DATAB
input1[1] => output.DATAB
input1[2] => output.DATAB
input1[3] => output.DATAB
input1[4] => output.DATAB
input1[5] => output.DATAB
input1[6] => output.DATAB
input1[7] => output.DATAB
input1[8] => output.DATAB
input1[9] => output.DATAB
input1[10] => output.DATAB
input1[11] => output.DATAB
input1[12] => output.DATAB
input1[13] => output.DATAB
input1[14] => output.DATAB
input1[15] => output.DATAB
input2[0] => output.DATAB
input2[1] => output.DATAB
input2[2] => output.DATAB
input2[3] => output.DATAB
input2[4] => output.DATAB
input2[5] => output.DATAB
input2[6] => output.DATAB
input2[7] => output.DATAB
input2[8] => output.DATAB
input2[9] => output.DATAB
input2[10] => output.DATAB
input2[11] => output.DATAB
input2[12] => output.DATAB
input2[13] => output.DATAB
input2[14] => output.DATAB
input2[15] => output.DATAB
input3[0] => output.DATAB
input3[1] => output.DATAB
input3[2] => output.DATAB
input3[3] => output.DATAB
input3[4] => output.DATAB
input3[5] => output.DATAB
input3[6] => output.DATAB
input3[7] => output.DATAB
input3[8] => output.DATAB
input3[9] => output.DATAB
input3[10] => output.DATAB
input3[11] => output.DATAB
input3[12] => output.DATAB
input3[13] => output.DATAB
input3[14] => output.DATAB
input3[15] => output.DATAB
input4[0] => output.DATAA
input4[1] => output.DATAA
input4[2] => output.DATAA
input4[3] => output.DATAA
input4[4] => output.DATAA
input4[5] => output.DATAA
input4[6] => output.DATAA
input4[7] => output.DATAA
input4[8] => output.DATAA
input4[9] => output.DATAA
input4[10] => output.DATAA
input4[11] => output.DATAA
input4[12] => output.DATAA
input4[13] => output.DATAA
input4[14] => output.DATAA
input4[15] => output.DATAA
flag[0] => Equal0.IN0
flag[0] => Equal1.IN1
flag[0] => Equal2.IN1
flag[1] => Equal0.IN1
flag[1] => Equal1.IN0
flag[1] => Equal2.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu
inp1[0] => output_temp.IN0
inp1[0] => sub_16bit:subtract_element.A[0]
inp1[0] => inp_temp[0].DATAB
inp1[0] => inp_temp[1].DATAA
inp1[1] => output_temp.IN0
inp1[1] => sub_16bit:subtract_element.A[1]
inp1[1] => inp_temp[1].DATAB
inp1[1] => inp_temp[2].DATAA
inp1[2] => output_temp.IN0
inp1[2] => sub_16bit:subtract_element.A[2]
inp1[2] => inp_temp[2].DATAB
inp1[2] => inp_temp[3].DATAA
inp1[3] => output_temp.IN0
inp1[3] => sub_16bit:subtract_element.A[3]
inp1[3] => inp_temp[3].DATAB
inp1[3] => inp_temp[4].DATAA
inp1[4] => output_temp.IN0
inp1[4] => sub_16bit:subtract_element.A[4]
inp1[4] => inp_temp[4].DATAB
inp1[4] => inp_temp[5].DATAA
inp1[5] => output_temp.IN0
inp1[5] => sub_16bit:subtract_element.A[5]
inp1[5] => inp_temp[5].DATAB
inp1[5] => inp_temp[6].DATAA
inp1[6] => output_temp.IN0
inp1[6] => sub_16bit:subtract_element.A[6]
inp1[6] => inp_temp[6].DATAB
inp1[6] => inp_temp[7].DATAA
inp1[7] => output_temp.IN0
inp1[7] => sub_16bit:subtract_element.A[7]
inp1[7] => inp_temp[7].DATAB
inp1[7] => inp_temp[8].DATAA
inp1[8] => output_temp.IN0
inp1[8] => sub_16bit:subtract_element.A[8]
inp1[8] => inp_temp[8].DATAB
inp1[8] => inp_temp[9].DATAA
inp1[9] => output_temp.IN0
inp1[9] => sub_16bit:subtract_element.A[9]
inp1[9] => inp_temp[9].DATAB
inp1[9] => inp_temp[10].DATAA
inp1[10] => output_temp.IN0
inp1[10] => sub_16bit:subtract_element.A[10]
inp1[10] => inp_temp[10].DATAB
inp1[10] => inp_temp[11].DATAA
inp1[11] => output_temp.IN0
inp1[11] => sub_16bit:subtract_element.A[11]
inp1[11] => inp_temp[11].DATAB
inp1[11] => inp_temp[12].DATAA
inp1[12] => output_temp.IN0
inp1[12] => sub_16bit:subtract_element.A[12]
inp1[12] => inp_temp[12].DATAB
inp1[12] => inp_temp[13].DATAA
inp1[13] => output_temp.IN0
inp1[13] => sub_16bit:subtract_element.A[13]
inp1[13] => inp_temp[13].DATAB
inp1[13] => inp_temp[14].DATAA
inp1[14] => output_temp.IN0
inp1[14] => sub_16bit:subtract_element.A[14]
inp1[14] => inp_temp[14].DATAB
inp1[14] => inp_temp[15].DATAA
inp1[15] => output_temp.IN0
inp1[15] => sub_16bit:subtract_element.A[15]
inp1[15] => inp_temp[15].DATAB
inp2[0] => output_temp.IN1
inp2[0] => adder:adder_element.B[0]
inp2[0] => sub_16bit:subtract_element.B[0]
inp2[1] => output_temp.IN1
inp2[1] => adder:adder_element.B[1]
inp2[1] => sub_16bit:subtract_element.B[1]
inp2[2] => output_temp.IN1
inp2[2] => adder:adder_element.B[2]
inp2[2] => sub_16bit:subtract_element.B[2]
inp2[3] => output_temp.IN1
inp2[3] => adder:adder_element.B[3]
inp2[3] => sub_16bit:subtract_element.B[3]
inp2[4] => output_temp.IN1
inp2[4] => adder:adder_element.B[4]
inp2[4] => sub_16bit:subtract_element.B[4]
inp2[5] => output_temp.IN1
inp2[5] => adder:adder_element.B[5]
inp2[5] => sub_16bit:subtract_element.B[5]
inp2[6] => output_temp.IN1
inp2[6] => adder:adder_element.B[6]
inp2[6] => sub_16bit:subtract_element.B[6]
inp2[7] => output_temp.IN1
inp2[7] => adder:adder_element.B[7]
inp2[7] => sub_16bit:subtract_element.B[7]
inp2[8] => output_temp.IN1
inp2[8] => adder:adder_element.B[8]
inp2[8] => sub_16bit:subtract_element.B[8]
inp2[9] => output_temp.IN1
inp2[9] => adder:adder_element.B[9]
inp2[9] => sub_16bit:subtract_element.B[9]
inp2[10] => output_temp.IN1
inp2[10] => adder:adder_element.B[10]
inp2[10] => sub_16bit:subtract_element.B[10]
inp2[11] => output_temp.IN1
inp2[11] => adder:adder_element.B[11]
inp2[11] => sub_16bit:subtract_element.B[11]
inp2[12] => output_temp.IN1
inp2[12] => adder:adder_element.B[12]
inp2[12] => sub_16bit:subtract_element.B[12]
inp2[13] => output_temp.IN1
inp2[13] => adder:adder_element.B[13]
inp2[13] => sub_16bit:subtract_element.B[13]
inp2[14] => output_temp.IN1
inp2[14] => adder:adder_element.B[14]
inp2[14] => sub_16bit:subtract_element.B[14]
inp2[15] => output_temp.IN1
inp2[15] => adder:adder_element.B[15]
inp2[15] => sub_16bit:subtract_element.B[15]
sel[0] => Equal0.IN1
sel[0] => Equal1.IN1
sel[0] => Equal2.IN0
sel[1] => Equal0.IN0
sel[1] => Equal1.IN0
sel[1] => Equal2.IN1
output[0] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal3.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element
A[0] => full_adder:sum_element:0:fulladder.a
A[1] => full_adder:sum_element:1:fulladder.a
A[2] => full_adder:sum_element:2:fulladder.a
A[3] => full_adder:sum_element:3:fulladder.a
A[4] => full_adder:sum_element:4:fulladder.a
A[5] => full_adder:sum_element:5:fulladder.a
A[6] => full_adder:sum_element:6:fulladder.a
A[7] => full_adder:sum_element:7:fulladder.a
A[8] => full_adder:sum_element:8:fulladder.a
A[9] => full_adder:sum_element:9:fulladder.a
A[10] => full_adder:sum_element:10:fulladder.a
A[11] => full_adder:sum_element:11:fulladder.a
A[12] => full_adder:sum_element:12:fulladder.a
A[13] => full_adder:sum_element:13:fulladder.a
A[14] => full_adder:sum_element:14:fulladder.a
A[15] => full_adder:sum_element:15:fulladder.a
B[0] => full_adder:sum_element:0:fulladder.b
B[1] => full_adder:sum_element:1:fulladder.b
B[2] => full_adder:sum_element:2:fulladder.b
B[3] => full_adder:sum_element:3:fulladder.b
B[4] => full_adder:sum_element:4:fulladder.b
B[5] => full_adder:sum_element:5:fulladder.b
B[6] => full_adder:sum_element:6:fulladder.b
B[7] => full_adder:sum_element:7:fulladder.b
B[8] => full_adder:sum_element:8:fulladder.b
B[9] => full_adder:sum_element:9:fulladder.b
B[10] => full_adder:sum_element:10:fulladder.b
B[11] => full_adder:sum_element:11:fulladder.b
B[12] => full_adder:sum_element:12:fulladder.b
B[13] => full_adder:sum_element:13:fulladder.b
B[14] => full_adder:sum_element:14:fulladder.b
B[15] => full_adder:sum_element:15:fulladder.b
cin => full_adder:sum_element:0:fulladder.cin
cin => carry_generate:carry_element:0:carrygenerate.cin
S[0] <= full_adder:sum_element:0:fulladder.s
S[1] <= full_adder:sum_element:1:fulladder.s
S[2] <= full_adder:sum_element:2:fulladder.s
S[3] <= full_adder:sum_element:3:fulladder.s
S[4] <= full_adder:sum_element:4:fulladder.s
S[5] <= full_adder:sum_element:5:fulladder.s
S[6] <= full_adder:sum_element:6:fulladder.s
S[7] <= full_adder:sum_element:7:fulladder.s
S[8] <= full_adder:sum_element:8:fulladder.s
S[9] <= full_adder:sum_element:9:fulladder.s
S[10] <= full_adder:sum_element:10:fulladder.s
S[11] <= full_adder:sum_element:11:fulladder.s
S[12] <= full_adder:sum_element:12:fulladder.s
S[13] <= full_adder:sum_element:13:fulladder.s
S[14] <= full_adder:sum_element:14:fulladder.s
S[15] <= full_adder:sum_element:15:fulladder.s
cout[0] <= carry_generate:carry_element:0:carrygenerate.cout[0]
cout[1] <= carry_generate:carry_element:0:carrygenerate.cout[1]
cout[2] <= carry_generate:carry_element:0:carrygenerate.cout[2]
cout[3] <= carry_generate:carry_element:0:carrygenerate.cout[3]
cout[4] <= carry_generate:carry_element:1:carrygenerate.cout[0]
cout[5] <= carry_generate:carry_element:1:carrygenerate.cout[1]
cout[6] <= carry_generate:carry_element:1:carrygenerate.cout[2]
cout[7] <= carry_generate:carry_element:1:carrygenerate.cout[3]
cout[8] <= carry_generate:carry_element:2:carrygenerate.cout[0]
cout[9] <= carry_generate:carry_element:2:carrygenerate.cout[1]
cout[10] <= carry_generate:carry_element:2:carrygenerate.cout[2]
cout[11] <= carry_generate:carry_element:2:carrygenerate.cout[3]
cout[12] <= carry_generate:carry_element:3:carrygenerate.cout[0]
cout[13] <= carry_generate:carry_element:3:carrygenerate.cout[1]
cout[14] <= carry_generate:carry_element:3:carrygenerate.cout[2]
cout[15] <= carry_generate:carry_element:3:carrygenerate.cout[3]


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:0:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:1:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:2:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:3:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:4:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:5:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:6:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:7:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:8:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:9:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:10:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:11:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:12:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:13:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:14:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:15:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|carry_generate:\carry_element:0:carrygenerate
p[0] => c.IN0
p[1] => c.IN1
p[2] => c.IN1
p[3] => c.IN1
g[0] => c.IN1
g[1] => c.IN1
g[2] => c.IN1
g[3] => c.IN1
cin => c.IN1
cout[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= c.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|carry_generate:\carry_element:1:carrygenerate
p[0] => c.IN0
p[1] => c.IN1
p[2] => c.IN1
p[3] => c.IN1
g[0] => c.IN1
g[1] => c.IN1
g[2] => c.IN1
g[3] => c.IN1
cin => c.IN1
cout[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= c.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|carry_generate:\carry_element:2:carrygenerate
p[0] => c.IN0
p[1] => c.IN1
p[2] => c.IN1
p[3] => c.IN1
g[0] => c.IN1
g[1] => c.IN1
g[2] => c.IN1
g[3] => c.IN1
cin => c.IN1
cout[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= c.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|adder:adder_element|carry_generate:\carry_element:3:carrygenerate
p[0] => c.IN0
p[1] => c.IN1
p[2] => c.IN1
p[3] => c.IN1
g[0] => c.IN1
g[1] => c.IN1
g[2] => c.IN1
g[3] => c.IN1
cin => c.IN1
cout[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= c.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element
A[0] => add_8bit:adder1.A[0]
A[1] => add_8bit:adder1.A[1]
A[2] => add_8bit:adder1.A[2]
A[3] => add_8bit:adder1.A[3]
A[4] => add_8bit:adder1.A[4]
A[5] => add_8bit:adder1.A[5]
A[6] => add_8bit:adder1.A[6]
A[7] => add_8bit:adder1.A[7]
A[8] => add_8bit:adder2.A[0]
A[9] => add_8bit:adder2.A[1]
A[10] => add_8bit:adder2.A[2]
A[11] => add_8bit:adder2.A[3]
A[12] => add_8bit:adder2.A[4]
A[13] => add_8bit:adder2.A[5]
A[14] => add_8bit:adder2.A[6]
A[15] => add_8bit:adder2.A[7]
B[0] => add_8bit:adder1.B[0]
B[1] => add_8bit:adder1.B[1]
B[2] => add_8bit:adder1.B[2]
B[3] => add_8bit:adder1.B[3]
B[4] => add_8bit:adder1.B[4]
B[5] => add_8bit:adder1.B[5]
B[6] => add_8bit:adder1.B[6]
B[7] => add_8bit:adder1.B[7]
B[8] => add_8bit:adder2.B[0]
B[9] => add_8bit:adder2.B[1]
B[10] => add_8bit:adder2.B[2]
B[11] => add_8bit:adder2.B[3]
B[12] => add_8bit:adder2.B[4]
B[13] => add_8bit:adder2.B[5]
B[14] => add_8bit:adder2.B[6]
B[15] => add_8bit:adder2.B[7]
S[0] <= add_8bit:adder1.S[0]
S[1] <= add_8bit:adder1.S[1]
S[2] <= add_8bit:adder1.S[2]
S[3] <= add_8bit:adder1.S[3]
S[4] <= add_8bit:adder1.S[4]
S[5] <= add_8bit:adder1.S[5]
S[6] <= add_8bit:adder1.S[6]
S[7] <= add_8bit:adder1.S[7]
S[8] <= add_8bit:adder2.S[0]
S[9] <= add_8bit:adder2.S[1]
S[10] <= add_8bit:adder2.S[2]
S[11] <= add_8bit:adder2.S[3]
S[12] <= add_8bit:adder2.S[4]
S[13] <= add_8bit:adder2.S[5]
S[14] <= add_8bit:adder2.S[6]
S[15] <= add_8bit:adder2.S[7]
carry <= add_8bit:adder2.c8


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1
A[0] => add_2bit:inst1.a0
A[1] => add_2bit:inst1.a1
A[2] => add_2bit:inst2.a0
A[3] => add_2bit:inst2.a1
A[4] => add_2bit:inst3.a0
A[5] => add_2bit:inst3.a1
A[6] => add_2bit:inst4.a0
A[7] => add_2bit:inst4.a1
B[0] => add_2bit:inst1.b0
B[1] => add_2bit:inst1.b1
B[2] => add_2bit:inst2.b0
B[3] => add_2bit:inst2.b1
B[4] => add_2bit:inst3.b0
B[5] => add_2bit:inst3.b1
B[6] => add_2bit:inst4.b0
B[7] => add_2bit:inst4.b1
c0 => add_2bit:inst1.c0
c8 <= add_2bit:inst4.c2
S[0] <= add_2bit:inst1.s0
S[1] <= add_2bit:inst1.s1
S[2] <= add_2bit:inst2.s0
S[3] <= add_2bit:inst2.s1
S[4] <= add_2bit:inst3.s0
S[5] <= add_2bit:inst3.s1
S[6] <= add_2bit:inst4.s0
S[7] <= add_2bit:inst4.s1


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst1
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst1|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst1|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst2
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst2|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst2|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst3
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst3|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst3|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst4
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst4|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst4|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder2
A[0] => add_2bit:inst1.a0
A[1] => add_2bit:inst1.a1
A[2] => add_2bit:inst2.a0
A[3] => add_2bit:inst2.a1
A[4] => add_2bit:inst3.a0
A[5] => add_2bit:inst3.a1
A[6] => add_2bit:inst4.a0
A[7] => add_2bit:inst4.a1
B[0] => add_2bit:inst1.b0
B[1] => add_2bit:inst1.b1
B[2] => add_2bit:inst2.b0
B[3] => add_2bit:inst2.b1
B[4] => add_2bit:inst3.b0
B[5] => add_2bit:inst3.b1
B[6] => add_2bit:inst4.b0
B[7] => add_2bit:inst4.b1
c0 => add_2bit:inst1.c0
c8 <= add_2bit:inst4.c2
S[0] <= add_2bit:inst1.s0
S[1] <= add_2bit:inst1.s1
S[2] <= add_2bit:inst2.s0
S[3] <= add_2bit:inst2.s1
S[4] <= add_2bit:inst3.s0
S[5] <= add_2bit:inst3.s1
S[6] <= add_2bit:inst4.s0
S[7] <= add_2bit:inst4.s1


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst1
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst1|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst1|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst2
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst2|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst2|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst3
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst3|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst3|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst4
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst4|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst4|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|my_register:xreg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|my_register1bit:creg
clk => output~reg0.CLK
ena => output~reg0.ENA
clr => output~reg0.ACLR
input => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|my_register1bit:zreg
clk => output~reg0.CLK
ena => output~reg0.ENA
clr => output~reg0.ACLR
input => output~reg0.DATAIN
output <= output~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|ram:dm
addr[0] => ram_mem~15.DATAIN
addr[0] => ram_mem.WADDR
addr[0] => ram_mem.RADDR
addr[1] => ram_mem~14.DATAIN
addr[1] => ram_mem.WADDR1
addr[1] => ram_mem.RADDR1
addr[2] => ram_mem~13.DATAIN
addr[2] => ram_mem.WADDR2
addr[2] => ram_mem.RADDR2
addr[3] => ram_mem~12.DATAIN
addr[3] => ram_mem.WADDR3
addr[3] => ram_mem.RADDR3
addr[4] => ram_mem~11.DATAIN
addr[4] => ram_mem.WADDR4
addr[4] => ram_mem.RADDR4
addr[5] => ram_mem~10.DATAIN
addr[5] => ram_mem.WADDR5
addr[5] => ram_mem.RADDR5
addr[6] => ram_mem~9.DATAIN
addr[6] => ram_mem.WADDR6
addr[6] => ram_mem.RADDR6
addr[7] => ram_mem~8.DATAIN
addr[7] => ram_mem.WADDR7
addr[7] => ram_mem.RADDR7
addr[8] => ram_mem~7.DATAIN
addr[8] => ram_mem.WADDR8
addr[8] => ram_mem.RADDR8
addr[9] => ram_mem~6.DATAIN
addr[9] => ram_mem.WADDR9
addr[9] => ram_mem.RADDR9
addr[10] => ram_mem~5.DATAIN
addr[10] => ram_mem.WADDR10
addr[10] => ram_mem.RADDR10
addr[11] => ram_mem~4.DATAIN
addr[11] => ram_mem.WADDR11
addr[11] => ram_mem.RADDR11
addr[12] => ram_mem~3.DATAIN
addr[12] => ram_mem.WADDR12
addr[12] => ram_mem.RADDR12
addr[13] => ram_mem~2.DATAIN
addr[13] => ram_mem.WADDR13
addr[13] => ram_mem.RADDR13
addr[14] => ram_mem~1.DATAIN
addr[14] => ram_mem.WADDR14
addr[14] => ram_mem.RADDR14
addr[15] => ram_mem~0.DATAIN
addr[15] => ram_mem.WADDR15
addr[15] => ram_mem.RADDR15
data_in[0] => ram_mem~31.DATAIN
data_in[0] => ram_mem.DATAIN
data_in[1] => ram_mem~30.DATAIN
data_in[1] => ram_mem.DATAIN1
data_in[2] => ram_mem~29.DATAIN
data_in[2] => ram_mem.DATAIN2
data_in[3] => ram_mem~28.DATAIN
data_in[3] => ram_mem.DATAIN3
data_in[4] => ram_mem~27.DATAIN
data_in[4] => ram_mem.DATAIN4
data_in[5] => ram_mem~26.DATAIN
data_in[5] => ram_mem.DATAIN5
data_in[6] => ram_mem~25.DATAIN
data_in[6] => ram_mem.DATAIN6
data_in[7] => ram_mem~24.DATAIN
data_in[7] => ram_mem.DATAIN7
data_in[8] => ram_mem~23.DATAIN
data_in[8] => ram_mem.DATAIN8
data_in[9] => ram_mem~22.DATAIN
data_in[9] => ram_mem.DATAIN9
data_in[10] => ram_mem~21.DATAIN
data_in[10] => ram_mem.DATAIN10
data_in[11] => ram_mem~20.DATAIN
data_in[11] => ram_mem.DATAIN11
data_in[12] => ram_mem~19.DATAIN
data_in[12] => ram_mem.DATAIN12
data_in[13] => ram_mem~18.DATAIN
data_in[13] => ram_mem.DATAIN13
data_in[14] => ram_mem~17.DATAIN
data_in[14] => ram_mem.DATAIN14
data_in[15] => ram_mem~16.DATAIN
data_in[15] => ram_mem.DATAIN15
en_wr => ram_mem~32.DATAIN
en_wr => ram_mem.WE
clk => ram_mem~32.CLK
clk => ram_mem~0.CLK
clk => ram_mem~1.CLK
clk => ram_mem~2.CLK
clk => ram_mem~3.CLK
clk => ram_mem~4.CLK
clk => ram_mem~5.CLK
clk => ram_mem~6.CLK
clk => ram_mem~7.CLK
clk => ram_mem~8.CLK
clk => ram_mem~9.CLK
clk => ram_mem~10.CLK
clk => ram_mem~11.CLK
clk => ram_mem~12.CLK
clk => ram_mem~13.CLK
clk => ram_mem~14.CLK
clk => ram_mem~15.CLK
clk => ram_mem~16.CLK
clk => ram_mem~17.CLK
clk => ram_mem~18.CLK
clk => ram_mem~19.CLK
clk => ram_mem~20.CLK
clk => ram_mem~21.CLK
clk => ram_mem~22.CLK
clk => ram_mem~23.CLK
clk => ram_mem~24.CLK
clk => ram_mem~25.CLK
clk => ram_mem~26.CLK
clk => ram_mem~27.CLK
clk => ram_mem~28.CLK
clk => ram_mem~29.CLK
clk => ram_mem~30.CLK
clk => ram_mem~31.CLK
clk => ram_mem.CLK0
data_out[0] <= ram_mem.DATAOUT
data_out[1] <= ram_mem.DATAOUT1
data_out[2] <= ram_mem.DATAOUT2
data_out[3] <= ram_mem.DATAOUT3
data_out[4] <= ram_mem.DATAOUT4
data_out[5] <= ram_mem.DATAOUT5
data_out[6] <= ram_mem.DATAOUT6
data_out[7] <= ram_mem.DATAOUT7
data_out[8] <= ram_mem.DATAOUT8
data_out[9] <= ram_mem.DATAOUT9
data_out[10] <= ram_mem.DATAOUT10
data_out[11] <= ram_mem.DATAOUT11
data_out[12] <= ram_mem.DATAOUT12
data_out[13] <= ram_mem.DATAOUT13
data_out[14] <= ram_mem.DATAOUT14
data_out[15] <= ram_mem.DATAOUT15


|IITB_RISC2022|datapath:data_inst|muxe_2bit:t4muxe
input1[0] => output.DATAB
input1[1] => output.DATAB
input1[2] => output.DATAB
input1[3] => output.DATAB
input1[4] => output.DATAB
input1[5] => output.DATAB
input1[6] => output.DATAB
input1[7] => output.DATAB
input1[8] => output.DATAB
input1[9] => output.DATAB
input1[10] => output.DATAB
input1[11] => output.DATAB
input1[12] => output.DATAB
input1[13] => output.DATAB
input1[14] => output.DATAB
input1[15] => output.DATAB
input2[0] => output.DATAA
input2[1] => output.DATAA
input2[2] => output.DATAA
input2[3] => output.DATAA
input2[4] => output.DATAA
input2[5] => output.DATAA
input2[6] => output.DATAA
input2[7] => output.DATAA
input2[8] => output.DATAA
input2[9] => output.DATAA
input2[10] => output.DATAA
input2[11] => output.DATAA
input2[12] => output.DATAA
input2[13] => output.DATAA
input2[14] => output.DATAA
input2[15] => output.DATAA
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
flag => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|my_register:t4reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|my_register:t3reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
ena => output[15]~reg0.ENA
ena => output[14]~reg0.ENA
ena => output[13]~reg0.ENA
ena => output[12]~reg0.ENA
ena => output[11]~reg0.ENA
ena => output[10]~reg0.ENA
ena => output[9]~reg0.ENA
ena => output[8]~reg0.ENA
ena => output[7]~reg0.ENA
ena => output[6]~reg0.ENA
ena => output[5]~reg0.ENA
ena => output[4]~reg0.ENA
ena => output[3]~reg0.ENA
ena => output[2]~reg0.ENA
ena => output[1]~reg0.ENA
ena => output[0]~reg0.ENA
clr => output[0]~reg0.ACLR
clr => output[1]~reg0.ACLR
clr => output[2]~reg0.ACLR
clr => output[3]~reg0.ACLR
clr => output[4]~reg0.ACLR
clr => output[5]~reg0.ACLR
clr => output[6]~reg0.ACLR
clr => output[7]~reg0.ACLR
clr => output[8]~reg0.ACLR
clr => output[9]~reg0.ACLR
clr => output[10]~reg0.ACLR
clr => output[11]~reg0.ACLR
clr => output[12]~reg0.ACLR
clr => output[13]~reg0.ACLR
clr => output[14]~reg0.ACLR
clr => output[15]~reg0.ACLR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu
inp1[0] => output_temp.IN0
inp1[0] => sub_16bit:subtract_element.A[0]
inp1[0] => inp_temp[0].DATAB
inp1[0] => inp_temp[1].DATAA
inp1[1] => output_temp.IN0
inp1[1] => sub_16bit:subtract_element.A[1]
inp1[1] => inp_temp[1].DATAB
inp1[1] => inp_temp[2].DATAA
inp1[2] => output_temp.IN0
inp1[2] => sub_16bit:subtract_element.A[2]
inp1[2] => inp_temp[2].DATAB
inp1[2] => inp_temp[3].DATAA
inp1[3] => output_temp.IN0
inp1[3] => sub_16bit:subtract_element.A[3]
inp1[3] => inp_temp[3].DATAB
inp1[3] => inp_temp[4].DATAA
inp1[4] => output_temp.IN0
inp1[4] => sub_16bit:subtract_element.A[4]
inp1[4] => inp_temp[4].DATAB
inp1[4] => inp_temp[5].DATAA
inp1[5] => output_temp.IN0
inp1[5] => sub_16bit:subtract_element.A[5]
inp1[5] => inp_temp[5].DATAB
inp1[5] => inp_temp[6].DATAA
inp1[6] => output_temp.IN0
inp1[6] => sub_16bit:subtract_element.A[6]
inp1[6] => inp_temp[6].DATAB
inp1[6] => inp_temp[7].DATAA
inp1[7] => output_temp.IN0
inp1[7] => sub_16bit:subtract_element.A[7]
inp1[7] => inp_temp[7].DATAB
inp1[7] => inp_temp[8].DATAA
inp1[8] => output_temp.IN0
inp1[8] => sub_16bit:subtract_element.A[8]
inp1[8] => inp_temp[8].DATAB
inp1[8] => inp_temp[9].DATAA
inp1[9] => output_temp.IN0
inp1[9] => sub_16bit:subtract_element.A[9]
inp1[9] => inp_temp[9].DATAB
inp1[9] => inp_temp[10].DATAA
inp1[10] => output_temp.IN0
inp1[10] => sub_16bit:subtract_element.A[10]
inp1[10] => inp_temp[10].DATAB
inp1[10] => inp_temp[11].DATAA
inp1[11] => output_temp.IN0
inp1[11] => sub_16bit:subtract_element.A[11]
inp1[11] => inp_temp[11].DATAB
inp1[11] => inp_temp[12].DATAA
inp1[12] => output_temp.IN0
inp1[12] => sub_16bit:subtract_element.A[12]
inp1[12] => inp_temp[12].DATAB
inp1[12] => inp_temp[13].DATAA
inp1[13] => output_temp.IN0
inp1[13] => sub_16bit:subtract_element.A[13]
inp1[13] => inp_temp[13].DATAB
inp1[13] => inp_temp[14].DATAA
inp1[14] => output_temp.IN0
inp1[14] => sub_16bit:subtract_element.A[14]
inp1[14] => inp_temp[14].DATAB
inp1[14] => inp_temp[15].DATAA
inp1[15] => output_temp.IN0
inp1[15] => sub_16bit:subtract_element.A[15]
inp1[15] => inp_temp[15].DATAB
inp2[0] => output_temp.IN1
inp2[0] => adder:adder_element.B[0]
inp2[0] => sub_16bit:subtract_element.B[0]
inp2[1] => output_temp.IN1
inp2[1] => adder:adder_element.B[1]
inp2[1] => sub_16bit:subtract_element.B[1]
inp2[2] => output_temp.IN1
inp2[2] => adder:adder_element.B[2]
inp2[2] => sub_16bit:subtract_element.B[2]
inp2[3] => output_temp.IN1
inp2[3] => adder:adder_element.B[3]
inp2[3] => sub_16bit:subtract_element.B[3]
inp2[4] => output_temp.IN1
inp2[4] => adder:adder_element.B[4]
inp2[4] => sub_16bit:subtract_element.B[4]
inp2[5] => output_temp.IN1
inp2[5] => adder:adder_element.B[5]
inp2[5] => sub_16bit:subtract_element.B[5]
inp2[6] => output_temp.IN1
inp2[6] => adder:adder_element.B[6]
inp2[6] => sub_16bit:subtract_element.B[6]
inp2[7] => output_temp.IN1
inp2[7] => adder:adder_element.B[7]
inp2[7] => sub_16bit:subtract_element.B[7]
inp2[8] => output_temp.IN1
inp2[8] => adder:adder_element.B[8]
inp2[8] => sub_16bit:subtract_element.B[8]
inp2[9] => output_temp.IN1
inp2[9] => adder:adder_element.B[9]
inp2[9] => sub_16bit:subtract_element.B[9]
inp2[10] => output_temp.IN1
inp2[10] => adder:adder_element.B[10]
inp2[10] => sub_16bit:subtract_element.B[10]
inp2[11] => output_temp.IN1
inp2[11] => adder:adder_element.B[11]
inp2[11] => sub_16bit:subtract_element.B[11]
inp2[12] => output_temp.IN1
inp2[12] => adder:adder_element.B[12]
inp2[12] => sub_16bit:subtract_element.B[12]
inp2[13] => output_temp.IN1
inp2[13] => adder:adder_element.B[13]
inp2[13] => sub_16bit:subtract_element.B[13]
inp2[14] => output_temp.IN1
inp2[14] => adder:adder_element.B[14]
inp2[14] => sub_16bit:subtract_element.B[14]
inp2[15] => output_temp.IN1
inp2[15] => adder:adder_element.B[15]
inp2[15] => sub_16bit:subtract_element.B[15]
sel[0] => Equal0.IN1
sel[0] => Equal1.IN1
sel[0] => Equal2.IN0
sel[1] => Equal0.IN0
sel[1] => Equal1.IN0
sel[1] => Equal2.IN1
output[0] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal3.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element
A[0] => full_adder:sum_element:0:fulladder.a
A[1] => full_adder:sum_element:1:fulladder.a
A[2] => full_adder:sum_element:2:fulladder.a
A[3] => full_adder:sum_element:3:fulladder.a
A[4] => full_adder:sum_element:4:fulladder.a
A[5] => full_adder:sum_element:5:fulladder.a
A[6] => full_adder:sum_element:6:fulladder.a
A[7] => full_adder:sum_element:7:fulladder.a
A[8] => full_adder:sum_element:8:fulladder.a
A[9] => full_adder:sum_element:9:fulladder.a
A[10] => full_adder:sum_element:10:fulladder.a
A[11] => full_adder:sum_element:11:fulladder.a
A[12] => full_adder:sum_element:12:fulladder.a
A[13] => full_adder:sum_element:13:fulladder.a
A[14] => full_adder:sum_element:14:fulladder.a
A[15] => full_adder:sum_element:15:fulladder.a
B[0] => full_adder:sum_element:0:fulladder.b
B[1] => full_adder:sum_element:1:fulladder.b
B[2] => full_adder:sum_element:2:fulladder.b
B[3] => full_adder:sum_element:3:fulladder.b
B[4] => full_adder:sum_element:4:fulladder.b
B[5] => full_adder:sum_element:5:fulladder.b
B[6] => full_adder:sum_element:6:fulladder.b
B[7] => full_adder:sum_element:7:fulladder.b
B[8] => full_adder:sum_element:8:fulladder.b
B[9] => full_adder:sum_element:9:fulladder.b
B[10] => full_adder:sum_element:10:fulladder.b
B[11] => full_adder:sum_element:11:fulladder.b
B[12] => full_adder:sum_element:12:fulladder.b
B[13] => full_adder:sum_element:13:fulladder.b
B[14] => full_adder:sum_element:14:fulladder.b
B[15] => full_adder:sum_element:15:fulladder.b
cin => full_adder:sum_element:0:fulladder.cin
cin => carry_generate:carry_element:0:carrygenerate.cin
S[0] <= full_adder:sum_element:0:fulladder.s
S[1] <= full_adder:sum_element:1:fulladder.s
S[2] <= full_adder:sum_element:2:fulladder.s
S[3] <= full_adder:sum_element:3:fulladder.s
S[4] <= full_adder:sum_element:4:fulladder.s
S[5] <= full_adder:sum_element:5:fulladder.s
S[6] <= full_adder:sum_element:6:fulladder.s
S[7] <= full_adder:sum_element:7:fulladder.s
S[8] <= full_adder:sum_element:8:fulladder.s
S[9] <= full_adder:sum_element:9:fulladder.s
S[10] <= full_adder:sum_element:10:fulladder.s
S[11] <= full_adder:sum_element:11:fulladder.s
S[12] <= full_adder:sum_element:12:fulladder.s
S[13] <= full_adder:sum_element:13:fulladder.s
S[14] <= full_adder:sum_element:14:fulladder.s
S[15] <= full_adder:sum_element:15:fulladder.s
cout[0] <= carry_generate:carry_element:0:carrygenerate.cout[0]
cout[1] <= carry_generate:carry_element:0:carrygenerate.cout[1]
cout[2] <= carry_generate:carry_element:0:carrygenerate.cout[2]
cout[3] <= carry_generate:carry_element:0:carrygenerate.cout[3]
cout[4] <= carry_generate:carry_element:1:carrygenerate.cout[0]
cout[5] <= carry_generate:carry_element:1:carrygenerate.cout[1]
cout[6] <= carry_generate:carry_element:1:carrygenerate.cout[2]
cout[7] <= carry_generate:carry_element:1:carrygenerate.cout[3]
cout[8] <= carry_generate:carry_element:2:carrygenerate.cout[0]
cout[9] <= carry_generate:carry_element:2:carrygenerate.cout[1]
cout[10] <= carry_generate:carry_element:2:carrygenerate.cout[2]
cout[11] <= carry_generate:carry_element:2:carrygenerate.cout[3]
cout[12] <= carry_generate:carry_element:3:carrygenerate.cout[0]
cout[13] <= carry_generate:carry_element:3:carrygenerate.cout[1]
cout[14] <= carry_generate:carry_element:3:carrygenerate.cout[2]
cout[15] <= carry_generate:carry_element:3:carrygenerate.cout[3]


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:0:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:1:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:2:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:3:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:4:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:5:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:6:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:7:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:8:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:9:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:10:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:11:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:12:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:13:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:14:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|full_adder:\sum_element:15:fulladder
a => g.IN0
a => p.IN0
a => s.IN0
b => g.IN1
b => p.IN1
b => s.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
p <= p.DB_MAX_OUTPUT_PORT_TYPE
g <= g.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|carry_generate:\carry_element:0:carrygenerate
p[0] => c.IN0
p[1] => c.IN1
p[2] => c.IN1
p[3] => c.IN1
g[0] => c.IN1
g[1] => c.IN1
g[2] => c.IN1
g[3] => c.IN1
cin => c.IN1
cout[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= c.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|carry_generate:\carry_element:1:carrygenerate
p[0] => c.IN0
p[1] => c.IN1
p[2] => c.IN1
p[3] => c.IN1
g[0] => c.IN1
g[1] => c.IN1
g[2] => c.IN1
g[3] => c.IN1
cin => c.IN1
cout[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= c.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|carry_generate:\carry_element:2:carrygenerate
p[0] => c.IN0
p[1] => c.IN1
p[2] => c.IN1
p[3] => c.IN1
g[0] => c.IN1
g[1] => c.IN1
g[2] => c.IN1
g[3] => c.IN1
cin => c.IN1
cout[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= c.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|adder:adder_element|carry_generate:\carry_element:3:carrygenerate
p[0] => c.IN0
p[1] => c.IN1
p[2] => c.IN1
p[3] => c.IN1
g[0] => c.IN1
g[1] => c.IN1
g[2] => c.IN1
g[3] => c.IN1
cin => c.IN1
cout[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= c.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element
A[0] => add_8bit:adder1.A[0]
A[1] => add_8bit:adder1.A[1]
A[2] => add_8bit:adder1.A[2]
A[3] => add_8bit:adder1.A[3]
A[4] => add_8bit:adder1.A[4]
A[5] => add_8bit:adder1.A[5]
A[6] => add_8bit:adder1.A[6]
A[7] => add_8bit:adder1.A[7]
A[8] => add_8bit:adder2.A[0]
A[9] => add_8bit:adder2.A[1]
A[10] => add_8bit:adder2.A[2]
A[11] => add_8bit:adder2.A[3]
A[12] => add_8bit:adder2.A[4]
A[13] => add_8bit:adder2.A[5]
A[14] => add_8bit:adder2.A[6]
A[15] => add_8bit:adder2.A[7]
B[0] => add_8bit:adder1.B[0]
B[1] => add_8bit:adder1.B[1]
B[2] => add_8bit:adder1.B[2]
B[3] => add_8bit:adder1.B[3]
B[4] => add_8bit:adder1.B[4]
B[5] => add_8bit:adder1.B[5]
B[6] => add_8bit:adder1.B[6]
B[7] => add_8bit:adder1.B[7]
B[8] => add_8bit:adder2.B[0]
B[9] => add_8bit:adder2.B[1]
B[10] => add_8bit:adder2.B[2]
B[11] => add_8bit:adder2.B[3]
B[12] => add_8bit:adder2.B[4]
B[13] => add_8bit:adder2.B[5]
B[14] => add_8bit:adder2.B[6]
B[15] => add_8bit:adder2.B[7]
S[0] <= add_8bit:adder1.S[0]
S[1] <= add_8bit:adder1.S[1]
S[2] <= add_8bit:adder1.S[2]
S[3] <= add_8bit:adder1.S[3]
S[4] <= add_8bit:adder1.S[4]
S[5] <= add_8bit:adder1.S[5]
S[6] <= add_8bit:adder1.S[6]
S[7] <= add_8bit:adder1.S[7]
S[8] <= add_8bit:adder2.S[0]
S[9] <= add_8bit:adder2.S[1]
S[10] <= add_8bit:adder2.S[2]
S[11] <= add_8bit:adder2.S[3]
S[12] <= add_8bit:adder2.S[4]
S[13] <= add_8bit:adder2.S[5]
S[14] <= add_8bit:adder2.S[6]
S[15] <= add_8bit:adder2.S[7]
carry <= add_8bit:adder2.c8


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder1
A[0] => add_2bit:inst1.a0
A[1] => add_2bit:inst1.a1
A[2] => add_2bit:inst2.a0
A[3] => add_2bit:inst2.a1
A[4] => add_2bit:inst3.a0
A[5] => add_2bit:inst3.a1
A[6] => add_2bit:inst4.a0
A[7] => add_2bit:inst4.a1
B[0] => add_2bit:inst1.b0
B[1] => add_2bit:inst1.b1
B[2] => add_2bit:inst2.b0
B[3] => add_2bit:inst2.b1
B[4] => add_2bit:inst3.b0
B[5] => add_2bit:inst3.b1
B[6] => add_2bit:inst4.b0
B[7] => add_2bit:inst4.b1
c0 => add_2bit:inst1.c0
c8 <= add_2bit:inst4.c2
S[0] <= add_2bit:inst1.s0
S[1] <= add_2bit:inst1.s1
S[2] <= add_2bit:inst2.s0
S[3] <= add_2bit:inst2.s1
S[4] <= add_2bit:inst3.s0
S[5] <= add_2bit:inst3.s1
S[6] <= add_2bit:inst4.s0
S[7] <= add_2bit:inst4.s1


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst1
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst1|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst1|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst2
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst2|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst2|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst3
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst3|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst3|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst4
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst4|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst4|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder2
A[0] => add_2bit:inst1.a0
A[1] => add_2bit:inst1.a1
A[2] => add_2bit:inst2.a0
A[3] => add_2bit:inst2.a1
A[4] => add_2bit:inst3.a0
A[5] => add_2bit:inst3.a1
A[6] => add_2bit:inst4.a0
A[7] => add_2bit:inst4.a1
B[0] => add_2bit:inst1.b0
B[1] => add_2bit:inst1.b1
B[2] => add_2bit:inst2.b0
B[3] => add_2bit:inst2.b1
B[4] => add_2bit:inst3.b0
B[5] => add_2bit:inst3.b1
B[6] => add_2bit:inst4.b0
B[7] => add_2bit:inst4.b1
c0 => add_2bit:inst1.c0
c8 <= add_2bit:inst4.c2
S[0] <= add_2bit:inst1.s0
S[1] <= add_2bit:inst1.s1
S[2] <= add_2bit:inst2.s0
S[3] <= add_2bit:inst2.s1
S[4] <= add_2bit:inst3.s0
S[5] <= add_2bit:inst3.s1
S[6] <= add_2bit:inst4.s0
S[7] <= add_2bit:inst4.s1


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst1
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst1|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst1|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst2
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst2|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst2|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst3
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst3|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst3|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst4
a0 => full_adder1bit:inst1.a
a1 => full_adder1bit:inst2.a
b0 => full_adder1bit:inst1.b
b1 => full_adder1bit:inst2.b
c0 => full_adder1bit:inst1.c
s0 <= full_adder1bit:inst1.s
s1 <= full_adder1bit:inst2.s
c2 <= full_adder1bit:inst2.carry


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst4|full_adder1bit:inst1
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|alu:asm_alu|sub_16bit:subtract_element|add_8bit:adder2|add_2bit:inst4|full_adder1bit:inst2
a => s.IN0
a => carry.IN0
a => carry.IN0
b => s.IN1
b => carry.IN1
b => carry.IN0
c => s.IN1
c => carry.IN1
c => carry.IN1
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|datapath:data_inst|muxe_4bit:pc_muxe
input1[0] => output.DATAB
input1[1] => output.DATAB
input1[2] => output.DATAB
input1[3] => output.DATAB
input1[4] => output.DATAB
input1[5] => output.DATAB
input1[6] => output.DATAB
input1[7] => output.DATAB
input1[8] => output.DATAB
input1[9] => output.DATAB
input1[10] => output.DATAB
input1[11] => output.DATAB
input1[12] => output.DATAB
input1[13] => output.DATAB
input1[14] => output.DATAB
input1[15] => output.DATAB
input2[0] => output.DATAB
input2[1] => output.DATAB
input2[2] => output.DATAB
input2[3] => output.DATAB
input2[4] => output.DATAB
input2[5] => output.DATAB
input2[6] => output.DATAB
input2[7] => output.DATAB
input2[8] => output.DATAB
input2[9] => output.DATAB
input2[10] => output.DATAB
input2[11] => output.DATAB
input2[12] => output.DATAB
input2[13] => output.DATAB
input2[14] => output.DATAB
input2[15] => output.DATAB
input3[0] => output.DATAB
input3[1] => output.DATAB
input3[2] => output.DATAB
input3[3] => output.DATAB
input3[4] => output.DATAB
input3[5] => output.DATAB
input3[6] => output.DATAB
input3[7] => output.DATAB
input3[8] => output.DATAB
input3[9] => output.DATAB
input3[10] => output.DATAB
input3[11] => output.DATAB
input3[12] => output.DATAB
input3[13] => output.DATAB
input3[14] => output.DATAB
input3[15] => output.DATAB
input4[0] => output.DATAA
input4[1] => output.DATAA
input4[2] => output.DATAA
input4[3] => output.DATAA
input4[4] => output.DATAA
input4[5] => output.DATAA
input4[6] => output.DATAA
input4[7] => output.DATAA
input4[8] => output.DATAA
input4[9] => output.DATAA
input4[10] => output.DATAA
input4[11] => output.DATAA
input4[12] => output.DATAA
input4[13] => output.DATAA
input4[14] => output.DATAA
input4[15] => output.DATAA
flag[0] => Equal0.IN0
flag[0] => Equal1.IN1
flag[0] => Equal2.IN1
flag[1] => Equal0.IN1
flag[1] => Equal1.IN0
flag[1] => Equal2.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC2022|control:control_inst
control_in[0] => pc.IN0
control_in[0] => aluA.IN0
control_in[0] => aluA.IN0
control_in[0] => d3.IN1
control_in[0] => pc[0].DATAIN
control_in[1] => aluA.IN0
control_in[1] => d3.IN0
control_in[1] => pc.IN1
control_in[1] => aluB[0].DATAIN
control_in[1] => aluB.IN0
control_in[1] => aluA.IN1
control_in[2] => aluA.IN1
control_in[2] => pc.IN1
control_in[2] => aluA.IN1
control_in[2] => a3.IN0
control_in[2] => t4.DATAIN
control_in[3] => d3.IN1
control_in[3] => a3[1].DATAIN
control_in[3] => aluB.IN1
control_in[3] => a3.IN1
control_in[3] => d3[1].DATAIN
t4 <= control_in[2].DB_MAX_OUTPUT_PORT_TYPE
aluB[0] <= control_in[1].DB_MAX_OUTPUT_PORT_TYPE
aluB[1] <= aluB.DB_MAX_OUTPUT_PORT_TYPE
aluA[0] <= aluA.DB_MAX_OUTPUT_PORT_TYPE
aluA[1] <= aluA.DB_MAX_OUTPUT_PORT_TYPE
d3[0] <= d3.DB_MAX_OUTPUT_PORT_TYPE
d3[1] <= control_in[3].DB_MAX_OUTPUT_PORT_TYPE
a3[0] <= a3.DB_MAX_OUTPUT_PORT_TYPE
a3[1] <= control_in[3].DB_MAX_OUTPUT_PORT_TYPE
pc[0] <= control_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc.DB_MAX_OUTPUT_PORT_TYPE


