
F429_03_ConfigurationClock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000118c  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001338  08001338  00011338  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001348  08001348  00011348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001350  08001350  00011350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001354  08001354  00011354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08001358  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  8 .bss          00000060  2000000c  2000000c  0002000c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000006c  2000006c  0002000c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000f970  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001ec6  00000000  00000000  0002f9ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00004907  00000000  00000000  00031872  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000718  00000000  00000000  00036180  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000968  00000000  00000000  00036898  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00003b27  00000000  00000000  00037200  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000031a6  00000000  00000000  0003ad27  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0003decd  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001410  00000000  00000000  0003df4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000000c 	.word	0x2000000c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001320 	.word	0x08001320

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000010 	.word	0x20000010
 80001e8:	08001320 	.word	0x08001320

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b97a 	b.w	80004f8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	468c      	mov	ip, r1
 8000222:	460d      	mov	r5, r1
 8000224:	4604      	mov	r4, r0
 8000226:	9e08      	ldr	r6, [sp, #32]
 8000228:	2b00      	cmp	r3, #0
 800022a:	d151      	bne.n	80002d0 <__udivmoddi4+0xb4>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d96d      	bls.n	800030e <__udivmoddi4+0xf2>
 8000232:	fab2 fe82 	clz	lr, r2
 8000236:	f1be 0f00 	cmp.w	lr, #0
 800023a:	d00b      	beq.n	8000254 <__udivmoddi4+0x38>
 800023c:	f1ce 0c20 	rsb	ip, lr, #32
 8000240:	fa01 f50e 	lsl.w	r5, r1, lr
 8000244:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000248:	fa02 f70e 	lsl.w	r7, r2, lr
 800024c:	ea4c 0c05 	orr.w	ip, ip, r5
 8000250:	fa00 f40e 	lsl.w	r4, r0, lr
 8000254:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000258:	0c25      	lsrs	r5, r4, #16
 800025a:	fbbc f8fa 	udiv	r8, ip, sl
 800025e:	fa1f f987 	uxth.w	r9, r7
 8000262:	fb0a cc18 	mls	ip, sl, r8, ip
 8000266:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800026a:	fb08 f309 	mul.w	r3, r8, r9
 800026e:	42ab      	cmp	r3, r5
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x6c>
 8000272:	19ed      	adds	r5, r5, r7
 8000274:	f108 32ff 	add.w	r2, r8, #4294967295
 8000278:	f080 8123 	bcs.w	80004c2 <__udivmoddi4+0x2a6>
 800027c:	42ab      	cmp	r3, r5
 800027e:	f240 8120 	bls.w	80004c2 <__udivmoddi4+0x2a6>
 8000282:	f1a8 0802 	sub.w	r8, r8, #2
 8000286:	443d      	add	r5, r7
 8000288:	1aed      	subs	r5, r5, r3
 800028a:	b2a4      	uxth	r4, r4
 800028c:	fbb5 f0fa 	udiv	r0, r5, sl
 8000290:	fb0a 5510 	mls	r5, sl, r0, r5
 8000294:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000298:	fb00 f909 	mul.w	r9, r0, r9
 800029c:	45a1      	cmp	r9, r4
 800029e:	d909      	bls.n	80002b4 <__udivmoddi4+0x98>
 80002a0:	19e4      	adds	r4, r4, r7
 80002a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002a6:	f080 810a 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80002aa:	45a1      	cmp	r9, r4
 80002ac:	f240 8107 	bls.w	80004be <__udivmoddi4+0x2a2>
 80002b0:	3802      	subs	r0, #2
 80002b2:	443c      	add	r4, r7
 80002b4:	eba4 0409 	sub.w	r4, r4, r9
 80002b8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002bc:	2100      	movs	r1, #0
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d061      	beq.n	8000386 <__udivmoddi4+0x16a>
 80002c2:	fa24 f40e 	lsr.w	r4, r4, lr
 80002c6:	2300      	movs	r3, #0
 80002c8:	6034      	str	r4, [r6, #0]
 80002ca:	6073      	str	r3, [r6, #4]
 80002cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d907      	bls.n	80002e4 <__udivmoddi4+0xc8>
 80002d4:	2e00      	cmp	r6, #0
 80002d6:	d054      	beq.n	8000382 <__udivmoddi4+0x166>
 80002d8:	2100      	movs	r1, #0
 80002da:	e886 0021 	stmia.w	r6, {r0, r5}
 80002de:	4608      	mov	r0, r1
 80002e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e4:	fab3 f183 	clz	r1, r3
 80002e8:	2900      	cmp	r1, #0
 80002ea:	f040 808e 	bne.w	800040a <__udivmoddi4+0x1ee>
 80002ee:	42ab      	cmp	r3, r5
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xdc>
 80002f2:	4282      	cmp	r2, r0
 80002f4:	f200 80fa 	bhi.w	80004ec <__udivmoddi4+0x2d0>
 80002f8:	1a84      	subs	r4, r0, r2
 80002fa:	eb65 0503 	sbc.w	r5, r5, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	46ac      	mov	ip, r5
 8000302:	2e00      	cmp	r6, #0
 8000304:	d03f      	beq.n	8000386 <__udivmoddi4+0x16a>
 8000306:	e886 1010 	stmia.w	r6, {r4, ip}
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	b912      	cbnz	r2, 8000316 <__udivmoddi4+0xfa>
 8000310:	2701      	movs	r7, #1
 8000312:	fbb7 f7f2 	udiv	r7, r7, r2
 8000316:	fab7 fe87 	clz	lr, r7
 800031a:	f1be 0f00 	cmp.w	lr, #0
 800031e:	d134      	bne.n	800038a <__udivmoddi4+0x16e>
 8000320:	1beb      	subs	r3, r5, r7
 8000322:	0c3a      	lsrs	r2, r7, #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	2101      	movs	r1, #1
 800032a:	fbb3 f8f2 	udiv	r8, r3, r2
 800032e:	0c25      	lsrs	r5, r4, #16
 8000330:	fb02 3318 	mls	r3, r2, r8, r3
 8000334:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000338:	fb0c f308 	mul.w	r3, ip, r8
 800033c:	42ab      	cmp	r3, r5
 800033e:	d907      	bls.n	8000350 <__udivmoddi4+0x134>
 8000340:	19ed      	adds	r5, r5, r7
 8000342:	f108 30ff 	add.w	r0, r8, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x132>
 8000348:	42ab      	cmp	r3, r5
 800034a:	f200 80d1 	bhi.w	80004f0 <__udivmoddi4+0x2d4>
 800034e:	4680      	mov	r8, r0
 8000350:	1aed      	subs	r5, r5, r3
 8000352:	b2a3      	uxth	r3, r4
 8000354:	fbb5 f0f2 	udiv	r0, r5, r2
 8000358:	fb02 5510 	mls	r5, r2, r0, r5
 800035c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000360:	fb0c fc00 	mul.w	ip, ip, r0
 8000364:	45a4      	cmp	ip, r4
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x15c>
 8000368:	19e4      	adds	r4, r4, r7
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x15a>
 8000370:	45a4      	cmp	ip, r4
 8000372:	f200 80b8 	bhi.w	80004e6 <__udivmoddi4+0x2ca>
 8000376:	4618      	mov	r0, r3
 8000378:	eba4 040c 	sub.w	r4, r4, ip
 800037c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000380:	e79d      	b.n	80002be <__udivmoddi4+0xa2>
 8000382:	4631      	mov	r1, r6
 8000384:	4630      	mov	r0, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	f1ce 0420 	rsb	r4, lr, #32
 800038e:	fa05 f30e 	lsl.w	r3, r5, lr
 8000392:	fa07 f70e 	lsl.w	r7, r7, lr
 8000396:	fa20 f804 	lsr.w	r8, r0, r4
 800039a:	0c3a      	lsrs	r2, r7, #16
 800039c:	fa25 f404 	lsr.w	r4, r5, r4
 80003a0:	ea48 0803 	orr.w	r8, r8, r3
 80003a4:	fbb4 f1f2 	udiv	r1, r4, r2
 80003a8:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003ac:	fb02 4411 	mls	r4, r2, r1, r4
 80003b0:	fa1f fc87 	uxth.w	ip, r7
 80003b4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003b8:	fb01 f30c 	mul.w	r3, r1, ip
 80003bc:	42ab      	cmp	r3, r5
 80003be:	fa00 f40e 	lsl.w	r4, r0, lr
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1bc>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f101 30ff 	add.w	r0, r1, #4294967295
 80003ca:	f080 808a 	bcs.w	80004e2 <__udivmoddi4+0x2c6>
 80003ce:	42ab      	cmp	r3, r5
 80003d0:	f240 8087 	bls.w	80004e2 <__udivmoddi4+0x2c6>
 80003d4:	3902      	subs	r1, #2
 80003d6:	443d      	add	r5, r7
 80003d8:	1aeb      	subs	r3, r5, r3
 80003da:	fa1f f588 	uxth.w	r5, r8
 80003de:	fbb3 f0f2 	udiv	r0, r3, r2
 80003e2:	fb02 3310 	mls	r3, r2, r0, r3
 80003e6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ea:	fb00 f30c 	mul.w	r3, r0, ip
 80003ee:	42ab      	cmp	r3, r5
 80003f0:	d907      	bls.n	8000402 <__udivmoddi4+0x1e6>
 80003f2:	19ed      	adds	r5, r5, r7
 80003f4:	f100 38ff 	add.w	r8, r0, #4294967295
 80003f8:	d26f      	bcs.n	80004da <__udivmoddi4+0x2be>
 80003fa:	42ab      	cmp	r3, r5
 80003fc:	d96d      	bls.n	80004da <__udivmoddi4+0x2be>
 80003fe:	3802      	subs	r0, #2
 8000400:	443d      	add	r5, r7
 8000402:	1aeb      	subs	r3, r5, r3
 8000404:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000408:	e78f      	b.n	800032a <__udivmoddi4+0x10e>
 800040a:	f1c1 0720 	rsb	r7, r1, #32
 800040e:	fa22 f807 	lsr.w	r8, r2, r7
 8000412:	408b      	lsls	r3, r1
 8000414:	fa05 f401 	lsl.w	r4, r5, r1
 8000418:	ea48 0303 	orr.w	r3, r8, r3
 800041c:	fa20 fe07 	lsr.w	lr, r0, r7
 8000420:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000424:	40fd      	lsrs	r5, r7
 8000426:	ea4e 0e04 	orr.w	lr, lr, r4
 800042a:	fbb5 f9fc 	udiv	r9, r5, ip
 800042e:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000432:	fb0c 5519 	mls	r5, ip, r9, r5
 8000436:	fa1f f883 	uxth.w	r8, r3
 800043a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800043e:	fb09 f408 	mul.w	r4, r9, r8
 8000442:	42ac      	cmp	r4, r5
 8000444:	fa02 f201 	lsl.w	r2, r2, r1
 8000448:	fa00 fa01 	lsl.w	sl, r0, r1
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x244>
 800044e:	18ed      	adds	r5, r5, r3
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d243      	bcs.n	80004de <__udivmoddi4+0x2c2>
 8000456:	42ac      	cmp	r4, r5
 8000458:	d941      	bls.n	80004de <__udivmoddi4+0x2c2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	441d      	add	r5, r3
 8000460:	1b2d      	subs	r5, r5, r4
 8000462:	fa1f fe8e 	uxth.w	lr, lr
 8000466:	fbb5 f0fc 	udiv	r0, r5, ip
 800046a:	fb0c 5510 	mls	r5, ip, r0, r5
 800046e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45a0      	cmp	r8, r4
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x26e>
 800047a:	18e4      	adds	r4, r4, r3
 800047c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000480:	d229      	bcs.n	80004d6 <__udivmoddi4+0x2ba>
 8000482:	45a0      	cmp	r8, r4
 8000484:	d927      	bls.n	80004d6 <__udivmoddi4+0x2ba>
 8000486:	3802      	subs	r0, #2
 8000488:	441c      	add	r4, r3
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba4 0408 	sub.w	r4, r4, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454c      	cmp	r4, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	464d      	mov	r5, r9
 800049c:	d315      	bcc.n	80004ca <__udivmoddi4+0x2ae>
 800049e:	d012      	beq.n	80004c6 <__udivmoddi4+0x2aa>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x29c>
 80004a2:	ebba 030e 	subs.w	r3, sl, lr
 80004a6:	eb64 0405 	sbc.w	r4, r4, r5
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40cb      	lsrs	r3, r1
 80004b0:	431f      	orrs	r7, r3
 80004b2:	40cc      	lsrs	r4, r1
 80004b4:	6037      	str	r7, [r6, #0]
 80004b6:	6074      	str	r4, [r6, #4]
 80004b8:	2100      	movs	r1, #0
 80004ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004be:	4618      	mov	r0, r3
 80004c0:	e6f8      	b.n	80002b4 <__udivmoddi4+0x98>
 80004c2:	4690      	mov	r8, r2
 80004c4:	e6e0      	b.n	8000288 <__udivmoddi4+0x6c>
 80004c6:	45c2      	cmp	sl, r8
 80004c8:	d2ea      	bcs.n	80004a0 <__udivmoddi4+0x284>
 80004ca:	ebb8 0e02 	subs.w	lr, r8, r2
 80004ce:	eb69 0503 	sbc.w	r5, r9, r3
 80004d2:	3801      	subs	r0, #1
 80004d4:	e7e4      	b.n	80004a0 <__udivmoddi4+0x284>
 80004d6:	4628      	mov	r0, r5
 80004d8:	e7d7      	b.n	800048a <__udivmoddi4+0x26e>
 80004da:	4640      	mov	r0, r8
 80004dc:	e791      	b.n	8000402 <__udivmoddi4+0x1e6>
 80004de:	4681      	mov	r9, r0
 80004e0:	e7be      	b.n	8000460 <__udivmoddi4+0x244>
 80004e2:	4601      	mov	r1, r0
 80004e4:	e778      	b.n	80003d8 <__udivmoddi4+0x1bc>
 80004e6:	3802      	subs	r0, #2
 80004e8:	443c      	add	r4, r7
 80004ea:	e745      	b.n	8000378 <__udivmoddi4+0x15c>
 80004ec:	4608      	mov	r0, r1
 80004ee:	e708      	b.n	8000302 <__udivmoddi4+0xe6>
 80004f0:	f1a8 0802 	sub.w	r8, r8, #2
 80004f4:	443d      	add	r5, r7
 80004f6:	e72b      	b.n	8000350 <__udivmoddi4+0x134>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004fc:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004fe:	4a0e      	ldr	r2, [pc, #56]	; (8000538 <HAL_InitTick+0x3c>)
 8000500:	4b0e      	ldr	r3, [pc, #56]	; (800053c <HAL_InitTick+0x40>)
{
 8000502:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000504:	7818      	ldrb	r0, [r3, #0]
 8000506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800050a:	fbb3 f3f0 	udiv	r3, r3, r0
 800050e:	6810      	ldr	r0, [r2, #0]
 8000510:	fbb0 f0f3 	udiv	r0, r0, r3
 8000514:	f000 f894 	bl	8000640 <HAL_SYSTICK_Config>
 8000518:	4604      	mov	r4, r0
 800051a:	b958      	cbnz	r0, 8000534 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800051c:	2d0f      	cmp	r5, #15
 800051e:	d809      	bhi.n	8000534 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000520:	4602      	mov	r2, r0
 8000522:	4629      	mov	r1, r5
 8000524:	f04f 30ff 	mov.w	r0, #4294967295
 8000528:	f000 f84a 	bl	80005c0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800052c:	4b04      	ldr	r3, [pc, #16]	; (8000540 <HAL_InitTick+0x44>)
 800052e:	4620      	mov	r0, r4
 8000530:	601d      	str	r5, [r3, #0]
 8000532:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000534:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000536:	bd38      	pop	{r3, r4, r5, pc}
 8000538:	20000008 	.word	0x20000008
 800053c:	20000000 	.word	0x20000000
 8000540:	20000004 	.word	0x20000004

08000544 <HAL_Init>:
{
 8000544:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000546:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <HAL_Init+0x30>)
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800054e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000556:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000558:	681a      	ldr	r2, [r3, #0]
 800055a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800055e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000560:	2003      	movs	r0, #3
 8000562:	f000 f81b 	bl	800059c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000566:	2000      	movs	r0, #0
 8000568:	f7ff ffc8 	bl	80004fc <HAL_InitTick>
  HAL_MspInit();
 800056c:	f000 fe00 	bl	8001170 <HAL_MspInit>
}
 8000570:	2000      	movs	r0, #0
 8000572:	bd08      	pop	{r3, pc}
 8000574:	40023c00 	.word	0x40023c00

08000578 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000578:	4a03      	ldr	r2, [pc, #12]	; (8000588 <HAL_IncTick+0x10>)
 800057a:	4b04      	ldr	r3, [pc, #16]	; (800058c <HAL_IncTick+0x14>)
 800057c:	6811      	ldr	r1, [r2, #0]
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	440b      	add	r3, r1
 8000582:	6013      	str	r3, [r2, #0]
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	2000002c 	.word	0x2000002c
 800058c:	20000000 	.word	0x20000000

08000590 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000590:	4b01      	ldr	r3, [pc, #4]	; (8000598 <HAL_GetTick+0x8>)
 8000592:	6818      	ldr	r0, [r3, #0]
}
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	2000002c 	.word	0x2000002c

0800059c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800059c:	4a07      	ldr	r2, [pc, #28]	; (80005bc <HAL_NVIC_SetPriorityGrouping+0x20>)
 800059e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005a0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005a4:	041b      	lsls	r3, r3, #16
 80005a6:	0c1b      	lsrs	r3, r3, #16
 80005a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80005ac:	0200      	lsls	r0, r0, #8
 80005ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005b2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005b6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005b8:	60d3      	str	r3, [r2, #12]
 80005ba:	4770      	bx	lr
 80005bc:	e000ed00 	.word	0xe000ed00

080005c0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005c0:	4b17      	ldr	r3, [pc, #92]	; (8000620 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	68dc      	ldr	r4, [r3, #12]
 80005c6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005ca:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005ce:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005d0:	2b04      	cmp	r3, #4
 80005d2:	bf28      	it	cs
 80005d4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005d6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005d8:	f04f 0501 	mov.w	r5, #1
 80005dc:	fa05 f303 	lsl.w	r3, r5, r3
 80005e0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005e4:	bf8c      	ite	hi
 80005e6:	3c03      	subhi	r4, #3
 80005e8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005ea:	4019      	ands	r1, r3
 80005ec:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005ee:	fa05 f404 	lsl.w	r4, r5, r4
 80005f2:	3c01      	subs	r4, #1
 80005f4:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80005f6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005f8:	ea42 0201 	orr.w	r2, r2, r1
 80005fc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000600:	bfaf      	iteee	ge
 8000602:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000606:	f000 000f 	andlt.w	r0, r0, #15
 800060a:	4b06      	ldrlt	r3, [pc, #24]	; (8000624 <HAL_NVIC_SetPriority+0x64>)
 800060c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800060e:	bfa5      	ittet	ge
 8000610:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000614:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000616:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000618:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800061c:	bd30      	pop	{r4, r5, pc}
 800061e:	bf00      	nop
 8000620:	e000ed00 	.word	0xe000ed00
 8000624:	e000ed14 	.word	0xe000ed14

08000628 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000628:	0942      	lsrs	r2, r0, #5
 800062a:	2301      	movs	r3, #1
 800062c:	f000 001f 	and.w	r0, r0, #31
 8000630:	fa03 f000 	lsl.w	r0, r3, r0
 8000634:	4b01      	ldr	r3, [pc, #4]	; (800063c <HAL_NVIC_EnableIRQ+0x14>)
 8000636:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800063a:	4770      	bx	lr
 800063c:	e000e100 	.word	0xe000e100

08000640 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000640:	3801      	subs	r0, #1
 8000642:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000646:	d20a      	bcs.n	800065e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000648:	4b06      	ldr	r3, [pc, #24]	; (8000664 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064a:	4a07      	ldr	r2, [pc, #28]	; (8000668 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800064c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064e:	21f0      	movs	r1, #240	; 0xf0
 8000650:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000654:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000656:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000658:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800065a:	601a      	str	r2, [r3, #0]
 800065c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800065e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	e000e010 	.word	0xe000e010
 8000668:	e000ed00 	.word	0xe000ed00

0800066c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800066c:	4b04      	ldr	r3, [pc, #16]	; (8000680 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800066e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000670:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000672:	bf0c      	ite	eq
 8000674:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000678:	f022 0204 	bicne.w	r2, r2, #4
 800067c:	601a      	str	r2, [r3, #0]
 800067e:	4770      	bx	lr
 8000680:	e000e010 	.word	0xe000e010

08000684 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000684:	4770      	bx	lr

08000686 <HAL_SYSTICK_IRQHandler>:
{
 8000686:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000688:	f7ff fffc 	bl	8000684 <HAL_SYSTICK_Callback>
 800068c:	bd08      	pop	{r3, pc}
	...

08000690 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000694:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000696:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000698:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8000860 <HAL_GPIO_Init+0x1d0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800069c:	4a6e      	ldr	r2, [pc, #440]	; (8000858 <HAL_GPIO_Init+0x1c8>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800069e:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8000864 <HAL_GPIO_Init+0x1d4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006a2:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80006a4:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80006a6:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006aa:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80006ac:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006b0:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80006b4:	45b6      	cmp	lr, r6
 80006b6:	f040 80b6 	bne.w	8000826 <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006ba:	684c      	ldr	r4, [r1, #4]
 80006bc:	f024 0710 	bic.w	r7, r4, #16
 80006c0:	2f02      	cmp	r7, #2
 80006c2:	d116      	bne.n	80006f2 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 80006c4:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80006c8:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006cc:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80006d0:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006d4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80006d8:	f04f 0c0f 	mov.w	ip, #15
 80006dc:	fa0c fc0b 	lsl.w	ip, ip, fp
 80006e0:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80006e4:	690d      	ldr	r5, [r1, #16]
 80006e6:	fa05 f50b 	lsl.w	r5, r5, fp
 80006ea:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 80006ee:	f8ca 5020 	str.w	r5, [sl, #32]
 80006f2:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006f6:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80006f8:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006fc:	fa05 f50a 	lsl.w	r5, r5, sl
 8000700:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000702:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000706:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800070a:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800070e:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000710:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000714:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000716:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800071a:	d811      	bhi.n	8000740 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 800071c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800071e:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000722:	68cf      	ldr	r7, [r1, #12]
 8000724:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000728:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 800072c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800072e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000730:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000734:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000738:	409f      	lsls	r7, r3
 800073a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800073e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000740:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000742:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000744:	688f      	ldr	r7, [r1, #8]
 8000746:	fa07 f70a 	lsl.w	r7, r7, sl
 800074a:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800074c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800074e:	00e5      	lsls	r5, r4, #3
 8000750:	d569      	bpl.n	8000826 <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000752:	f04f 0b00 	mov.w	fp, #0
 8000756:	f8cd b00c 	str.w	fp, [sp, #12]
 800075a:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800075e:	4d3f      	ldr	r5, [pc, #252]	; (800085c <HAL_GPIO_Init+0x1cc>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000760:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000764:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000768:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 800076c:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000770:	9703      	str	r7, [sp, #12]
 8000772:	9f03      	ldr	r7, [sp, #12]
 8000774:	f023 0703 	bic.w	r7, r3, #3
 8000778:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800077c:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000780:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000784:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000788:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800078c:	f04f 0e0f 	mov.w	lr, #15
 8000790:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000794:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000796:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800079a:	d04b      	beq.n	8000834 <HAL_GPIO_Init+0x1a4>
 800079c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007a0:	42a8      	cmp	r0, r5
 80007a2:	d049      	beq.n	8000838 <HAL_GPIO_Init+0x1a8>
 80007a4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007a8:	42a8      	cmp	r0, r5
 80007aa:	d047      	beq.n	800083c <HAL_GPIO_Init+0x1ac>
 80007ac:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007b0:	42a8      	cmp	r0, r5
 80007b2:	d045      	beq.n	8000840 <HAL_GPIO_Init+0x1b0>
 80007b4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007b8:	42a8      	cmp	r0, r5
 80007ba:	d043      	beq.n	8000844 <HAL_GPIO_Init+0x1b4>
 80007bc:	4548      	cmp	r0, r9
 80007be:	d043      	beq.n	8000848 <HAL_GPIO_Init+0x1b8>
 80007c0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80007c4:	42a8      	cmp	r0, r5
 80007c6:	d041      	beq.n	800084c <HAL_GPIO_Init+0x1bc>
 80007c8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007cc:	42a8      	cmp	r0, r5
 80007ce:	d03f      	beq.n	8000850 <HAL_GPIO_Init+0x1c0>
 80007d0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007d4:	42a8      	cmp	r0, r5
 80007d6:	d03d      	beq.n	8000854 <HAL_GPIO_Init+0x1c4>
 80007d8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007dc:	42a8      	cmp	r0, r5
 80007de:	bf14      	ite	ne
 80007e0:	250a      	movne	r5, #10
 80007e2:	2509      	moveq	r5, #9
 80007e4:	fa05 f50c 	lsl.w	r5, r5, ip
 80007e8:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80007ec:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80007ee:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80007f0:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007f2:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80007f6:	bf0c      	ite	eq
 80007f8:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80007fa:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80007fc:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80007fe:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000800:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000804:	bf0c      	ite	eq
 8000806:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000808:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800080a:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800080c:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800080e:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000812:	bf0c      	ite	eq
 8000814:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000816:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000818:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800081a:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800081c:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800081e:	bf54      	ite	pl
 8000820:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000822:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000824:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000826:	3301      	adds	r3, #1
 8000828:	2b10      	cmp	r3, #16
 800082a:	f47f af3c 	bne.w	80006a6 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800082e:	b005      	add	sp, #20
 8000830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000834:	465d      	mov	r5, fp
 8000836:	e7d5      	b.n	80007e4 <HAL_GPIO_Init+0x154>
 8000838:	2501      	movs	r5, #1
 800083a:	e7d3      	b.n	80007e4 <HAL_GPIO_Init+0x154>
 800083c:	2502      	movs	r5, #2
 800083e:	e7d1      	b.n	80007e4 <HAL_GPIO_Init+0x154>
 8000840:	2503      	movs	r5, #3
 8000842:	e7cf      	b.n	80007e4 <HAL_GPIO_Init+0x154>
 8000844:	2504      	movs	r5, #4
 8000846:	e7cd      	b.n	80007e4 <HAL_GPIO_Init+0x154>
 8000848:	2505      	movs	r5, #5
 800084a:	e7cb      	b.n	80007e4 <HAL_GPIO_Init+0x154>
 800084c:	2506      	movs	r5, #6
 800084e:	e7c9      	b.n	80007e4 <HAL_GPIO_Init+0x154>
 8000850:	2507      	movs	r5, #7
 8000852:	e7c7      	b.n	80007e4 <HAL_GPIO_Init+0x154>
 8000854:	2508      	movs	r5, #8
 8000856:	e7c5      	b.n	80007e4 <HAL_GPIO_Init+0x154>
 8000858:	40013c00 	.word	0x40013c00
 800085c:	40020000 	.word	0x40020000
 8000860:	40023800 	.word	0x40023800
 8000864:	40021400 	.word	0x40021400

08000868 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000868:	b10a      	cbz	r2, 800086e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800086a:	6181      	str	r1, [r0, #24]
 800086c:	4770      	bx	lr
 800086e:	0409      	lsls	r1, r1, #16
 8000870:	e7fb      	b.n	800086a <HAL_GPIO_WritePin+0x2>

08000872 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000872:	6943      	ldr	r3, [r0, #20]
 8000874:	4059      	eors	r1, r3
 8000876:	6141      	str	r1, [r0, #20]
 8000878:	4770      	bx	lr
	...

0800087c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800087c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	9301      	str	r3, [sp, #4]
 8000882:	4b18      	ldr	r3, [pc, #96]	; (80008e4 <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000884:	4c18      	ldr	r4, [pc, #96]	; (80008e8 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000886:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000888:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800088c:	641a      	str	r2, [r3, #64]	; 0x40
 800088e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000890:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000894:	9301      	str	r3, [sp, #4]
 8000896:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000898:	4b14      	ldr	r3, [pc, #80]	; (80008ec <HAL_PWREx_EnableOverDrive+0x70>)
 800089a:	2201      	movs	r2, #1
 800089c:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800089e:	f7ff fe77 	bl	8000590 <HAL_GetTick>
 80008a2:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80008a4:	6863      	ldr	r3, [r4, #4]
 80008a6:	03da      	lsls	r2, r3, #15
 80008a8:	d50b      	bpl.n	80008c2 <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80008aa:	4b11      	ldr	r3, [pc, #68]	; (80008f0 <HAL_PWREx_EnableOverDrive+0x74>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80008ac:	4c0e      	ldr	r4, [pc, #56]	; (80008e8 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80008ae:	2201      	movs	r2, #1
 80008b0:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80008b2:	f7ff fe6d 	bl	8000590 <HAL_GetTick>
 80008b6:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80008b8:	6863      	ldr	r3, [r4, #4]
 80008ba:	039b      	lsls	r3, r3, #14
 80008bc:	d50a      	bpl.n	80008d4 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 80008be:	2000      	movs	r0, #0
 80008c0:	e006      	b.n	80008d0 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80008c2:	f7ff fe65 	bl	8000590 <HAL_GetTick>
 80008c6:	1b40      	subs	r0, r0, r5
 80008c8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80008cc:	d9ea      	bls.n	80008a4 <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 80008ce:	2003      	movs	r0, #3
}
 80008d0:	b003      	add	sp, #12
 80008d2:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80008d4:	f7ff fe5c 	bl	8000590 <HAL_GetTick>
 80008d8:	1b40      	subs	r0, r0, r5
 80008da:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80008de:	d9eb      	bls.n	80008b8 <HAL_PWREx_EnableOverDrive+0x3c>
 80008e0:	e7f5      	b.n	80008ce <HAL_PWREx_EnableOverDrive+0x52>
 80008e2:	bf00      	nop
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40007000 	.word	0x40007000
 80008ec:	420e0040 	.word	0x420e0040
 80008f0:	420e0044 	.word	0x420e0044

080008f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008f4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008f8:	4604      	mov	r4, r0
 80008fa:	b918      	cbnz	r0, 8000904 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80008fc:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80008fe:	b002      	add	sp, #8
 8000900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000904:	6803      	ldr	r3, [r0, #0]
 8000906:	07dd      	lsls	r5, r3, #31
 8000908:	d410      	bmi.n	800092c <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800090a:	6823      	ldr	r3, [r4, #0]
 800090c:	0798      	lsls	r0, r3, #30
 800090e:	d458      	bmi.n	80009c2 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000910:	6823      	ldr	r3, [r4, #0]
 8000912:	071a      	lsls	r2, r3, #28
 8000914:	f100 809a 	bmi.w	8000a4c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000918:	6823      	ldr	r3, [r4, #0]
 800091a:	075b      	lsls	r3, r3, #29
 800091c:	f100 80b8 	bmi.w	8000a90 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000920:	69a2      	ldr	r2, [r4, #24]
 8000922:	2a00      	cmp	r2, #0
 8000924:	f040 8119 	bne.w	8000b5a <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8000928:	2000      	movs	r0, #0
 800092a:	e7e8      	b.n	80008fe <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800092c:	4ba6      	ldr	r3, [pc, #664]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
 800092e:	689a      	ldr	r2, [r3, #8]
 8000930:	f002 020c 	and.w	r2, r2, #12
 8000934:	2a04      	cmp	r2, #4
 8000936:	d007      	beq.n	8000948 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000938:	689a      	ldr	r2, [r3, #8]
 800093a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800093e:	2a08      	cmp	r2, #8
 8000940:	d10a      	bne.n	8000958 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	0259      	lsls	r1, r3, #9
 8000946:	d507      	bpl.n	8000958 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000948:	4b9f      	ldr	r3, [pc, #636]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	039a      	lsls	r2, r3, #14
 800094e:	d5dc      	bpl.n	800090a <HAL_RCC_OscConfig+0x16>
 8000950:	6863      	ldr	r3, [r4, #4]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d1d9      	bne.n	800090a <HAL_RCC_OscConfig+0x16>
 8000956:	e7d1      	b.n	80008fc <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000958:	6863      	ldr	r3, [r4, #4]
 800095a:	4d9b      	ldr	r5, [pc, #620]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
 800095c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000960:	d111      	bne.n	8000986 <HAL_RCC_OscConfig+0x92>
 8000962:	682b      	ldr	r3, [r5, #0]
 8000964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000968:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800096a:	f7ff fe11 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800096e:	4d96      	ldr	r5, [pc, #600]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000970:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000972:	682b      	ldr	r3, [r5, #0]
 8000974:	039b      	lsls	r3, r3, #14
 8000976:	d4c8      	bmi.n	800090a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000978:	f7ff fe0a 	bl	8000590 <HAL_GetTick>
 800097c:	1b80      	subs	r0, r0, r6
 800097e:	2864      	cmp	r0, #100	; 0x64
 8000980:	d9f7      	bls.n	8000972 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000982:	2003      	movs	r0, #3
 8000984:	e7bb      	b.n	80008fe <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000986:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800098a:	d104      	bne.n	8000996 <HAL_RCC_OscConfig+0xa2>
 800098c:	682b      	ldr	r3, [r5, #0]
 800098e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000992:	602b      	str	r3, [r5, #0]
 8000994:	e7e5      	b.n	8000962 <HAL_RCC_OscConfig+0x6e>
 8000996:	682a      	ldr	r2, [r5, #0]
 8000998:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800099c:	602a      	str	r2, [r5, #0]
 800099e:	682a      	ldr	r2, [r5, #0]
 80009a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80009a4:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d1df      	bne.n	800096a <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 80009aa:	f7ff fdf1 	bl	8000590 <HAL_GetTick>
 80009ae:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009b0:	682b      	ldr	r3, [r5, #0]
 80009b2:	039f      	lsls	r7, r3, #14
 80009b4:	d5a9      	bpl.n	800090a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009b6:	f7ff fdeb 	bl	8000590 <HAL_GetTick>
 80009ba:	1b80      	subs	r0, r0, r6
 80009bc:	2864      	cmp	r0, #100	; 0x64
 80009be:	d9f7      	bls.n	80009b0 <HAL_RCC_OscConfig+0xbc>
 80009c0:	e7df      	b.n	8000982 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009c2:	4b81      	ldr	r3, [pc, #516]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
 80009c4:	689a      	ldr	r2, [r3, #8]
 80009c6:	f012 0f0c 	tst.w	r2, #12
 80009ca:	d007      	beq.n	80009dc <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009cc:	689a      	ldr	r2, [r3, #8]
 80009ce:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009d2:	2a08      	cmp	r2, #8
 80009d4:	d111      	bne.n	80009fa <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	025e      	lsls	r6, r3, #9
 80009da:	d40e      	bmi.n	80009fa <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009dc:	4b7a      	ldr	r3, [pc, #488]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	0795      	lsls	r5, r2, #30
 80009e2:	d502      	bpl.n	80009ea <HAL_RCC_OscConfig+0xf6>
 80009e4:	68e2      	ldr	r2, [r4, #12]
 80009e6:	2a01      	cmp	r2, #1
 80009e8:	d188      	bne.n	80008fc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	6921      	ldr	r1, [r4, #16]
 80009ee:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80009f2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80009f6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009f8:	e78a      	b.n	8000910 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80009fa:	68e2      	ldr	r2, [r4, #12]
 80009fc:	4b73      	ldr	r3, [pc, #460]	; (8000bcc <HAL_RCC_OscConfig+0x2d8>)
 80009fe:	b1b2      	cbz	r2, 8000a2e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000a00:	2201      	movs	r2, #1
 8000a02:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a04:	f7ff fdc4 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a08:	4d6f      	ldr	r5, [pc, #444]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000a0a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a0c:	682b      	ldr	r3, [r5, #0]
 8000a0e:	0798      	lsls	r0, r3, #30
 8000a10:	d507      	bpl.n	8000a22 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a12:	682b      	ldr	r3, [r5, #0]
 8000a14:	6922      	ldr	r2, [r4, #16]
 8000a16:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000a1a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000a1e:	602b      	str	r3, [r5, #0]
 8000a20:	e776      	b.n	8000910 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a22:	f7ff fdb5 	bl	8000590 <HAL_GetTick>
 8000a26:	1b80      	subs	r0, r0, r6
 8000a28:	2802      	cmp	r0, #2
 8000a2a:	d9ef      	bls.n	8000a0c <HAL_RCC_OscConfig+0x118>
 8000a2c:	e7a9      	b.n	8000982 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000a2e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a30:	f7ff fdae 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a34:	4d64      	ldr	r5, [pc, #400]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000a36:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a38:	682b      	ldr	r3, [r5, #0]
 8000a3a:	0799      	lsls	r1, r3, #30
 8000a3c:	f57f af68 	bpl.w	8000910 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a40:	f7ff fda6 	bl	8000590 <HAL_GetTick>
 8000a44:	1b80      	subs	r0, r0, r6
 8000a46:	2802      	cmp	r0, #2
 8000a48:	d9f6      	bls.n	8000a38 <HAL_RCC_OscConfig+0x144>
 8000a4a:	e79a      	b.n	8000982 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a4c:	6962      	ldr	r2, [r4, #20]
 8000a4e:	4b60      	ldr	r3, [pc, #384]	; (8000bd0 <HAL_RCC_OscConfig+0x2dc>)
 8000a50:	b17a      	cbz	r2, 8000a72 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000a52:	2201      	movs	r2, #1
 8000a54:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a56:	f7ff fd9b 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a5a:	4d5b      	ldr	r5, [pc, #364]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000a5c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a5e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a60:	079f      	lsls	r7, r3, #30
 8000a62:	f53f af59 	bmi.w	8000918 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a66:	f7ff fd93 	bl	8000590 <HAL_GetTick>
 8000a6a:	1b80      	subs	r0, r0, r6
 8000a6c:	2802      	cmp	r0, #2
 8000a6e:	d9f6      	bls.n	8000a5e <HAL_RCC_OscConfig+0x16a>
 8000a70:	e787      	b.n	8000982 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000a72:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a74:	f7ff fd8c 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a78:	4d53      	ldr	r5, [pc, #332]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000a7a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a7c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a7e:	0798      	lsls	r0, r3, #30
 8000a80:	f57f af4a 	bpl.w	8000918 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a84:	f7ff fd84 	bl	8000590 <HAL_GetTick>
 8000a88:	1b80      	subs	r0, r0, r6
 8000a8a:	2802      	cmp	r0, #2
 8000a8c:	d9f6      	bls.n	8000a7c <HAL_RCC_OscConfig+0x188>
 8000a8e:	e778      	b.n	8000982 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a90:	4b4d      	ldr	r3, [pc, #308]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
 8000a92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a94:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000a98:	d128      	bne.n	8000aec <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a9a:	9201      	str	r2, [sp, #4]
 8000a9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a9e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000aa2:	641a      	str	r2, [r3, #64]	; 0x40
 8000aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aaa:	9301      	str	r3, [sp, #4]
 8000aac:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000aae:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ab0:	4d48      	ldr	r5, [pc, #288]	; (8000bd4 <HAL_RCC_OscConfig+0x2e0>)
 8000ab2:	682b      	ldr	r3, [r5, #0]
 8000ab4:	05d9      	lsls	r1, r3, #23
 8000ab6:	d51b      	bpl.n	8000af0 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ab8:	68a3      	ldr	r3, [r4, #8]
 8000aba:	4d43      	ldr	r5, [pc, #268]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d127      	bne.n	8000b10 <HAL_RCC_OscConfig+0x21c>
 8000ac0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ac2:	f043 0301 	orr.w	r3, r3, #1
 8000ac6:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000ac8:	f7ff fd62 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000acc:	4d3e      	ldr	r5, [pc, #248]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000ace:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ad0:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ad4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ad6:	079b      	lsls	r3, r3, #30
 8000ad8:	d539      	bpl.n	8000b4e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000ada:	2e00      	cmp	r6, #0
 8000adc:	f43f af20 	beq.w	8000920 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ae0:	4a39      	ldr	r2, [pc, #228]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
 8000ae2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000ae4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8000aea:	e719      	b.n	8000920 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000aec:	2600      	movs	r6, #0
 8000aee:	e7df      	b.n	8000ab0 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000af0:	682b      	ldr	r3, [r5, #0]
 8000af2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000af6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000af8:	f7ff fd4a 	bl	8000590 <HAL_GetTick>
 8000afc:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000afe:	682b      	ldr	r3, [r5, #0]
 8000b00:	05da      	lsls	r2, r3, #23
 8000b02:	d4d9      	bmi.n	8000ab8 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b04:	f7ff fd44 	bl	8000590 <HAL_GetTick>
 8000b08:	1bc0      	subs	r0, r0, r7
 8000b0a:	2802      	cmp	r0, #2
 8000b0c:	d9f7      	bls.n	8000afe <HAL_RCC_OscConfig+0x20a>
 8000b0e:	e738      	b.n	8000982 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b10:	2b05      	cmp	r3, #5
 8000b12:	d104      	bne.n	8000b1e <HAL_RCC_OscConfig+0x22a>
 8000b14:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b16:	f043 0304 	orr.w	r3, r3, #4
 8000b1a:	672b      	str	r3, [r5, #112]	; 0x70
 8000b1c:	e7d0      	b.n	8000ac0 <HAL_RCC_OscConfig+0x1cc>
 8000b1e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000b20:	f022 0201 	bic.w	r2, r2, #1
 8000b24:	672a      	str	r2, [r5, #112]	; 0x70
 8000b26:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000b28:	f022 0204 	bic.w	r2, r2, #4
 8000b2c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d1ca      	bne.n	8000ac8 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000b32:	f7ff fd2d 	bl	8000590 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b36:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000b3a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b3c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b3e:	0798      	lsls	r0, r3, #30
 8000b40:	d5cb      	bpl.n	8000ada <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b42:	f7ff fd25 	bl	8000590 <HAL_GetTick>
 8000b46:	1bc0      	subs	r0, r0, r7
 8000b48:	4540      	cmp	r0, r8
 8000b4a:	d9f7      	bls.n	8000b3c <HAL_RCC_OscConfig+0x248>
 8000b4c:	e719      	b.n	8000982 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b4e:	f7ff fd1f 	bl	8000590 <HAL_GetTick>
 8000b52:	1bc0      	subs	r0, r0, r7
 8000b54:	4540      	cmp	r0, r8
 8000b56:	d9bd      	bls.n	8000ad4 <HAL_RCC_OscConfig+0x1e0>
 8000b58:	e713      	b.n	8000982 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000b5a:	4d1b      	ldr	r5, [pc, #108]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
 8000b5c:	68ab      	ldr	r3, [r5, #8]
 8000b5e:	f003 030c 	and.w	r3, r3, #12
 8000b62:	2b08      	cmp	r3, #8
 8000b64:	f43f aeca 	beq.w	80008fc <HAL_RCC_OscConfig+0x8>
 8000b68:	4e1b      	ldr	r6, [pc, #108]	; (8000bd8 <HAL_RCC_OscConfig+0x2e4>)
 8000b6a:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b6c:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000b6e:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b70:	d134      	bne.n	8000bdc <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000b72:	f7ff fd0d 	bl	8000590 <HAL_GetTick>
 8000b76:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b78:	682b      	ldr	r3, [r5, #0]
 8000b7a:	0199      	lsls	r1, r3, #6
 8000b7c:	d41e      	bmi.n	8000bbc <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b7e:	6a22      	ldr	r2, [r4, #32]
 8000b80:	69e3      	ldr	r3, [r4, #28]
 8000b82:	4313      	orrs	r3, r2
 8000b84:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b86:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b8a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b8c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b90:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b92:	4c0d      	ldr	r4, [pc, #52]	; (8000bc8 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b94:	0852      	lsrs	r2, r2, #1
 8000b96:	3a01      	subs	r2, #1
 8000b98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b9c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000ba2:	f7ff fcf5 	bl	8000590 <HAL_GetTick>
 8000ba6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ba8:	6823      	ldr	r3, [r4, #0]
 8000baa:	019a      	lsls	r2, r3, #6
 8000bac:	f53f aebc 	bmi.w	8000928 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bb0:	f7ff fcee 	bl	8000590 <HAL_GetTick>
 8000bb4:	1b40      	subs	r0, r0, r5
 8000bb6:	2802      	cmp	r0, #2
 8000bb8:	d9f6      	bls.n	8000ba8 <HAL_RCC_OscConfig+0x2b4>
 8000bba:	e6e2      	b.n	8000982 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bbc:	f7ff fce8 	bl	8000590 <HAL_GetTick>
 8000bc0:	1bc0      	subs	r0, r0, r7
 8000bc2:	2802      	cmp	r0, #2
 8000bc4:	d9d8      	bls.n	8000b78 <HAL_RCC_OscConfig+0x284>
 8000bc6:	e6dc      	b.n	8000982 <HAL_RCC_OscConfig+0x8e>
 8000bc8:	40023800 	.word	0x40023800
 8000bcc:	42470000 	.word	0x42470000
 8000bd0:	42470e80 	.word	0x42470e80
 8000bd4:	40007000 	.word	0x40007000
 8000bd8:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000bdc:	f7ff fcd8 	bl	8000590 <HAL_GetTick>
 8000be0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000be2:	682b      	ldr	r3, [r5, #0]
 8000be4:	019b      	lsls	r3, r3, #6
 8000be6:	f57f ae9f 	bpl.w	8000928 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bea:	f7ff fcd1 	bl	8000590 <HAL_GetTick>
 8000bee:	1b00      	subs	r0, r0, r4
 8000bf0:	2802      	cmp	r0, #2
 8000bf2:	d9f6      	bls.n	8000be2 <HAL_RCC_OscConfig+0x2ee>
 8000bf4:	e6c5      	b.n	8000982 <HAL_RCC_OscConfig+0x8e>
 8000bf6:	bf00      	nop

08000bf8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000bf8:	4913      	ldr	r1, [pc, #76]	; (8000c48 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000bfa:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000bfc:	688b      	ldr	r3, [r1, #8]
 8000bfe:	f003 030c 	and.w	r3, r3, #12
 8000c02:	2b04      	cmp	r3, #4
 8000c04:	d003      	beq.n	8000c0e <HAL_RCC_GetSysClockFreq+0x16>
 8000c06:	2b08      	cmp	r3, #8
 8000c08:	d003      	beq.n	8000c12 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000c0a:	4810      	ldr	r0, [pc, #64]	; (8000c4c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000c0c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000c0e:	4810      	ldr	r0, [pc, #64]	; (8000c50 <HAL_RCC_GetSysClockFreq+0x58>)
 8000c10:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c12:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c14:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c16:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c18:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c1c:	bf14      	ite	ne
 8000c1e:	480c      	ldrne	r0, [pc, #48]	; (8000c50 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c20:	480a      	ldreq	r0, [pc, #40]	; (8000c4c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c22:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000c26:	bf18      	it	ne
 8000c28:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c2a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c2e:	fba1 0100 	umull	r0, r1, r1, r0
 8000c32:	f7ff fadb 	bl	80001ec <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000c36:	4b04      	ldr	r3, [pc, #16]	; (8000c48 <HAL_RCC_GetSysClockFreq+0x50>)
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000c3e:	3301      	adds	r3, #1
 8000c40:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000c42:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c46:	bd08      	pop	{r3, pc}
 8000c48:	40023800 	.word	0x40023800
 8000c4c:	00f42400 	.word	0x00f42400
 8000c50:	007a1200 	.word	0x007a1200

08000c54 <HAL_RCC_ClockConfig>:
{
 8000c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c58:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	b910      	cbnz	r0, 8000c64 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000c5e:	2001      	movs	r0, #1
 8000c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c64:	4b44      	ldr	r3, [pc, #272]	; (8000d78 <HAL_RCC_ClockConfig+0x124>)
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	f002 020f 	and.w	r2, r2, #15
 8000c6c:	428a      	cmp	r2, r1
 8000c6e:	d328      	bcc.n	8000cc2 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c70:	6821      	ldr	r1, [r4, #0]
 8000c72:	078f      	lsls	r7, r1, #30
 8000c74:	d42d      	bmi.n	8000cd2 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c76:	07c8      	lsls	r0, r1, #31
 8000c78:	d440      	bmi.n	8000cfc <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000c7a:	4b3f      	ldr	r3, [pc, #252]	; (8000d78 <HAL_RCC_ClockConfig+0x124>)
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	f002 020f 	and.w	r2, r2, #15
 8000c82:	4295      	cmp	r5, r2
 8000c84:	d366      	bcc.n	8000d54 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c86:	6822      	ldr	r2, [r4, #0]
 8000c88:	0751      	lsls	r1, r2, #29
 8000c8a:	d46c      	bmi.n	8000d66 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c8c:	0713      	lsls	r3, r2, #28
 8000c8e:	d507      	bpl.n	8000ca0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000c90:	4a3a      	ldr	r2, [pc, #232]	; (8000d7c <HAL_RCC_ClockConfig+0x128>)
 8000c92:	6921      	ldr	r1, [r4, #16]
 8000c94:	6893      	ldr	r3, [r2, #8]
 8000c96:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000c9a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c9e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000ca0:	f7ff ffaa 	bl	8000bf8 <HAL_RCC_GetSysClockFreq>
 8000ca4:	4b35      	ldr	r3, [pc, #212]	; (8000d7c <HAL_RCC_ClockConfig+0x128>)
 8000ca6:	4a36      	ldr	r2, [pc, #216]	; (8000d80 <HAL_RCC_ClockConfig+0x12c>)
 8000ca8:	689b      	ldr	r3, [r3, #8]
 8000caa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000cae:	5cd3      	ldrb	r3, [r2, r3]
 8000cb0:	40d8      	lsrs	r0, r3
 8000cb2:	4b34      	ldr	r3, [pc, #208]	; (8000d84 <HAL_RCC_ClockConfig+0x130>)
 8000cb4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f7ff fc20 	bl	80004fc <HAL_InitTick>
  return HAL_OK;
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cc2:	b2ca      	uxtb	r2, r1
 8000cc4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f003 030f 	and.w	r3, r3, #15
 8000ccc:	4299      	cmp	r1, r3
 8000cce:	d1c6      	bne.n	8000c5e <HAL_RCC_ClockConfig+0xa>
 8000cd0:	e7ce      	b.n	8000c70 <HAL_RCC_ClockConfig+0x1c>
 8000cd2:	4b2a      	ldr	r3, [pc, #168]	; (8000d7c <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cd4:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000cd8:	bf1e      	ittt	ne
 8000cda:	689a      	ldrne	r2, [r3, #8]
 8000cdc:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000ce0:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ce2:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ce4:	bf42      	ittt	mi
 8000ce6:	689a      	ldrmi	r2, [r3, #8]
 8000ce8:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000cec:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000cee:	689a      	ldr	r2, [r3, #8]
 8000cf0:	68a0      	ldr	r0, [r4, #8]
 8000cf2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000cf6:	4302      	orrs	r2, r0
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	e7bc      	b.n	8000c76 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cfc:	6862      	ldr	r2, [r4, #4]
 8000cfe:	4b1f      	ldr	r3, [pc, #124]	; (8000d7c <HAL_RCC_ClockConfig+0x128>)
 8000d00:	2a01      	cmp	r2, #1
 8000d02:	d11d      	bne.n	8000d40 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d0a:	d0a8      	beq.n	8000c5e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d0c:	4e1b      	ldr	r6, [pc, #108]	; (8000d7c <HAL_RCC_ClockConfig+0x128>)
 8000d0e:	68b3      	ldr	r3, [r6, #8]
 8000d10:	f023 0303 	bic.w	r3, r3, #3
 8000d14:	4313      	orrs	r3, r2
 8000d16:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000d18:	f7ff fc3a 	bl	8000590 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d1c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000d20:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d22:	68b3      	ldr	r3, [r6, #8]
 8000d24:	6862      	ldr	r2, [r4, #4]
 8000d26:	f003 030c 	and.w	r3, r3, #12
 8000d2a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000d2e:	d0a4      	beq.n	8000c7a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d30:	f7ff fc2e 	bl	8000590 <HAL_GetTick>
 8000d34:	1bc0      	subs	r0, r0, r7
 8000d36:	4540      	cmp	r0, r8
 8000d38:	d9f3      	bls.n	8000d22 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000d3a:	2003      	movs	r0, #3
}
 8000d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d40:	1e91      	subs	r1, r2, #2
 8000d42:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d44:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d46:	d802      	bhi.n	8000d4e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d48:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d4c:	e7dd      	b.n	8000d0a <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d4e:	f013 0f02 	tst.w	r3, #2
 8000d52:	e7da      	b.n	8000d0a <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d54:	b2ea      	uxtb	r2, r5
 8000d56:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f003 030f 	and.w	r3, r3, #15
 8000d5e:	429d      	cmp	r5, r3
 8000d60:	f47f af7d 	bne.w	8000c5e <HAL_RCC_ClockConfig+0xa>
 8000d64:	e78f      	b.n	8000c86 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d66:	4905      	ldr	r1, [pc, #20]	; (8000d7c <HAL_RCC_ClockConfig+0x128>)
 8000d68:	68e0      	ldr	r0, [r4, #12]
 8000d6a:	688b      	ldr	r3, [r1, #8]
 8000d6c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000d70:	4303      	orrs	r3, r0
 8000d72:	608b      	str	r3, [r1, #8]
 8000d74:	e78a      	b.n	8000c8c <HAL_RCC_ClockConfig+0x38>
 8000d76:	bf00      	nop
 8000d78:	40023c00 	.word	0x40023c00
 8000d7c:	40023800 	.word	0x40023800
 8000d80:	08001338 	.word	0x08001338
 8000d84:	20000008 	.word	0x20000008

08000d88 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000d88:	4b01      	ldr	r3, [pc, #4]	; (8000d90 <HAL_RCC_GetHCLKFreq+0x8>)
 8000d8a:	6818      	ldr	r0, [r3, #0]
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	20000008 	.word	0x20000008

08000d94 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000d94:	6803      	ldr	r3, [r0, #0]
 8000d96:	68da      	ldr	r2, [r3, #12]
 8000d98:	f042 0201 	orr.w	r2, r2, #1
 8000d9c:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	f042 0201 	orr.w	r2, r2, #1
 8000da4:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8000da6:	2000      	movs	r0, #0
 8000da8:	4770      	bx	lr

08000daa <HAL_TIM_OC_DelayElapsedCallback>:
 8000daa:	4770      	bx	lr

08000dac <HAL_TIM_IC_CaptureCallback>:
 8000dac:	4770      	bx	lr

08000dae <HAL_TIM_PWM_PulseFinishedCallback>:
 8000dae:	4770      	bx	lr

08000db0 <HAL_TIM_TriggerCallback>:
 8000db0:	4770      	bx	lr

08000db2 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000db2:	6803      	ldr	r3, [r0, #0]
 8000db4:	691a      	ldr	r2, [r3, #16]
 8000db6:	0791      	lsls	r1, r2, #30
{
 8000db8:	b510      	push	{r4, lr}
 8000dba:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000dbc:	d50e      	bpl.n	8000ddc <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000dbe:	68da      	ldr	r2, [r3, #12]
 8000dc0:	0792      	lsls	r2, r2, #30
 8000dc2:	d50b      	bpl.n	8000ddc <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000dc4:	f06f 0202 	mvn.w	r2, #2
 8000dc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000dca:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000dcc:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000dce:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000dd0:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000dd2:	d077      	beq.n	8000ec4 <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000dd4:	f7ff ffea 	bl	8000dac <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000ddc:	6823      	ldr	r3, [r4, #0]
 8000dde:	691a      	ldr	r2, [r3, #16]
 8000de0:	0750      	lsls	r0, r2, #29
 8000de2:	d510      	bpl.n	8000e06 <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000de4:	68da      	ldr	r2, [r3, #12]
 8000de6:	0751      	lsls	r1, r2, #29
 8000de8:	d50d      	bpl.n	8000e06 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000dea:	f06f 0204 	mvn.w	r2, #4
 8000dee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000df0:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000df2:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000df4:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000df8:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000dfa:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000dfc:	d068      	beq.n	8000ed0 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8000dfe:	f7ff ffd5 	bl	8000dac <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e02:	2300      	movs	r3, #0
 8000e04:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000e06:	6823      	ldr	r3, [r4, #0]
 8000e08:	691a      	ldr	r2, [r3, #16]
 8000e0a:	0712      	lsls	r2, r2, #28
 8000e0c:	d50f      	bpl.n	8000e2e <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000e0e:	68da      	ldr	r2, [r3, #12]
 8000e10:	0710      	lsls	r0, r2, #28
 8000e12:	d50c      	bpl.n	8000e2e <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000e14:	f06f 0208 	mvn.w	r2, #8
 8000e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e1a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000e1c:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e1e:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000e20:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000e22:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e24:	d05a      	beq.n	8000edc <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000e26:	f7ff ffc1 	bl	8000dac <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000e2e:	6823      	ldr	r3, [r4, #0]
 8000e30:	691a      	ldr	r2, [r3, #16]
 8000e32:	06d2      	lsls	r2, r2, #27
 8000e34:	d510      	bpl.n	8000e58 <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000e36:	68da      	ldr	r2, [r3, #12]
 8000e38:	06d0      	lsls	r0, r2, #27
 8000e3a:	d50d      	bpl.n	8000e58 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000e3c:	f06f 0210 	mvn.w	r2, #16
 8000e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000e42:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000e44:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000e46:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000e4a:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000e4c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000e4e:	d04b      	beq.n	8000ee8 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8000e50:	f7ff ffac 	bl	8000dac <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e54:	2300      	movs	r3, #0
 8000e56:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000e58:	6823      	ldr	r3, [r4, #0]
 8000e5a:	691a      	ldr	r2, [r3, #16]
 8000e5c:	07d1      	lsls	r1, r2, #31
 8000e5e:	d508      	bpl.n	8000e72 <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000e60:	68da      	ldr	r2, [r3, #12]
 8000e62:	07d2      	lsls	r2, r2, #31
 8000e64:	d505      	bpl.n	8000e72 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000e66:	f06f 0201 	mvn.w	r2, #1
 8000e6a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000e6c:	4620      	mov	r0, r4
 8000e6e:	f000 f8c3 	bl	8000ff8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000e72:	6823      	ldr	r3, [r4, #0]
 8000e74:	691a      	ldr	r2, [r3, #16]
 8000e76:	0610      	lsls	r0, r2, #24
 8000e78:	d508      	bpl.n	8000e8c <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000e7a:	68da      	ldr	r2, [r3, #12]
 8000e7c:	0611      	lsls	r1, r2, #24
 8000e7e:	d505      	bpl.n	8000e8c <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000e80:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000e84:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000e86:	4620      	mov	r0, r4
 8000e88:	f000 f8b5 	bl	8000ff6 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000e8c:	6823      	ldr	r3, [r4, #0]
 8000e8e:	691a      	ldr	r2, [r3, #16]
 8000e90:	0652      	lsls	r2, r2, #25
 8000e92:	d508      	bpl.n	8000ea6 <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000e94:	68da      	ldr	r2, [r3, #12]
 8000e96:	0650      	lsls	r0, r2, #25
 8000e98:	d505      	bpl.n	8000ea6 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000e9a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000e9e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000ea0:	4620      	mov	r0, r4
 8000ea2:	f7ff ff85 	bl	8000db0 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000ea6:	6823      	ldr	r3, [r4, #0]
 8000ea8:	691a      	ldr	r2, [r3, #16]
 8000eaa:	0691      	lsls	r1, r2, #26
 8000eac:	d522      	bpl.n	8000ef4 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000eae:	68da      	ldr	r2, [r3, #12]
 8000eb0:	0692      	lsls	r2, r2, #26
 8000eb2:	d51f      	bpl.n	8000ef4 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000eb4:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8000eb8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000eba:	611a      	str	r2, [r3, #16]
    }
  }
}
 8000ebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8000ec0:	f000 b898 	b.w	8000ff4 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000ec4:	f7ff ff71 	bl	8000daa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000ec8:	4620      	mov	r0, r4
 8000eca:	f7ff ff70 	bl	8000dae <HAL_TIM_PWM_PulseFinishedCallback>
 8000ece:	e783      	b.n	8000dd8 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000ed0:	f7ff ff6b 	bl	8000daa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000ed4:	4620      	mov	r0, r4
 8000ed6:	f7ff ff6a 	bl	8000dae <HAL_TIM_PWM_PulseFinishedCallback>
 8000eda:	e792      	b.n	8000e02 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000edc:	f7ff ff65 	bl	8000daa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8000ee0:	4620      	mov	r0, r4
 8000ee2:	f7ff ff64 	bl	8000dae <HAL_TIM_PWM_PulseFinishedCallback>
 8000ee6:	e7a0      	b.n	8000e2a <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000ee8:	f7ff ff5f 	bl	8000daa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000eec:	4620      	mov	r0, r4
 8000eee:	f7ff ff5e 	bl	8000dae <HAL_TIM_PWM_PulseFinishedCallback>
 8000ef2:	e7af      	b.n	8000e54 <HAL_TIM_IRQHandler+0xa2>
 8000ef4:	bd10      	pop	{r4, pc}
	...

08000ef8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000ef8:	4a2e      	ldr	r2, [pc, #184]	; (8000fb4 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8000efa:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000efc:	4290      	cmp	r0, r2
 8000efe:	d012      	beq.n	8000f26 <TIM_Base_SetConfig+0x2e>
 8000f00:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000f04:	d00f      	beq.n	8000f26 <TIM_Base_SetConfig+0x2e>
 8000f06:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000f0a:	4290      	cmp	r0, r2
 8000f0c:	d00b      	beq.n	8000f26 <TIM_Base_SetConfig+0x2e>
 8000f0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f12:	4290      	cmp	r0, r2
 8000f14:	d007      	beq.n	8000f26 <TIM_Base_SetConfig+0x2e>
 8000f16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f1a:	4290      	cmp	r0, r2
 8000f1c:	d003      	beq.n	8000f26 <TIM_Base_SetConfig+0x2e>
 8000f1e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000f22:	4290      	cmp	r0, r2
 8000f24:	d11d      	bne.n	8000f62 <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000f26:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000f28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000f2c:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000f2e:	4a21      	ldr	r2, [pc, #132]	; (8000fb4 <TIM_Base_SetConfig+0xbc>)
 8000f30:	4290      	cmp	r0, r2
 8000f32:	d104      	bne.n	8000f3e <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000f34:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000f36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	e028      	b.n	8000f90 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000f3e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000f42:	d0f7      	beq.n	8000f34 <TIM_Base_SetConfig+0x3c>
 8000f44:	4a1c      	ldr	r2, [pc, #112]	; (8000fb8 <TIM_Base_SetConfig+0xc0>)
 8000f46:	4290      	cmp	r0, r2
 8000f48:	d0f4      	beq.n	8000f34 <TIM_Base_SetConfig+0x3c>
 8000f4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f4e:	4290      	cmp	r0, r2
 8000f50:	d0f0      	beq.n	8000f34 <TIM_Base_SetConfig+0x3c>
 8000f52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f56:	4290      	cmp	r0, r2
 8000f58:	d0ec      	beq.n	8000f34 <TIM_Base_SetConfig+0x3c>
 8000f5a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000f5e:	4290      	cmp	r0, r2
 8000f60:	d0e8      	beq.n	8000f34 <TIM_Base_SetConfig+0x3c>
 8000f62:	4a16      	ldr	r2, [pc, #88]	; (8000fbc <TIM_Base_SetConfig+0xc4>)
 8000f64:	4290      	cmp	r0, r2
 8000f66:	d0e5      	beq.n	8000f34 <TIM_Base_SetConfig+0x3c>
 8000f68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f6c:	4290      	cmp	r0, r2
 8000f6e:	d0e1      	beq.n	8000f34 <TIM_Base_SetConfig+0x3c>
 8000f70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f74:	4290      	cmp	r0, r2
 8000f76:	d0dd      	beq.n	8000f34 <TIM_Base_SetConfig+0x3c>
 8000f78:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8000f7c:	4290      	cmp	r0, r2
 8000f7e:	d0d9      	beq.n	8000f34 <TIM_Base_SetConfig+0x3c>
 8000f80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f84:	4290      	cmp	r0, r2
 8000f86:	d0d5      	beq.n	8000f34 <TIM_Base_SetConfig+0x3c>
 8000f88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f8c:	4290      	cmp	r0, r2
 8000f8e:	d0d1      	beq.n	8000f34 <TIM_Base_SetConfig+0x3c>
  }

  TIMx->CR1 = tmpcr1;
 8000f90:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000f92:	688b      	ldr	r3, [r1, #8]
 8000f94:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000f96:	680b      	ldr	r3, [r1, #0]
 8000f98:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8000f9a:	4b06      	ldr	r3, [pc, #24]	; (8000fb4 <TIM_Base_SetConfig+0xbc>)
 8000f9c:	4298      	cmp	r0, r3
 8000f9e:	d006      	beq.n	8000fae <TIM_Base_SetConfig+0xb6>
 8000fa0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000fa4:	4298      	cmp	r0, r3
 8000fa6:	d002      	beq.n	8000fae <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	6143      	str	r3, [r0, #20]
}
 8000fac:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8000fae:	690b      	ldr	r3, [r1, #16]
 8000fb0:	6303      	str	r3, [r0, #48]	; 0x30
 8000fb2:	e7f9      	b.n	8000fa8 <TIM_Base_SetConfig+0xb0>
 8000fb4:	40010000 	.word	0x40010000
 8000fb8:	40000400 	.word	0x40000400
 8000fbc:	40014000 	.word	0x40014000

08000fc0 <HAL_TIM_Base_Init>:
{ 
 8000fc0:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000fc2:	4604      	mov	r4, r0
 8000fc4:	b1a0      	cbz	r0, 8000ff0 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000fc6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000fca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000fce:	b91b      	cbnz	r3, 8000fd8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000fd0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8000fd4:	f000 f8fc 	bl	80011d0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8000fde:	6820      	ldr	r0, [r4, #0]
 8000fe0:	1d21      	adds	r1, r4, #4
 8000fe2:	f7ff ff89 	bl	8000ef8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8000fec:	2000      	movs	r0, #0
 8000fee:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000ff0:	2001      	movs	r0, #1
}
 8000ff2:	bd10      	pop	{r4, pc}

08000ff4 <HAL_TIMEx_CommutationCallback>:
 8000ff4:	4770      	bx	lr

08000ff6 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8000ff6:	4770      	bx	lr

08000ff8 <HAL_TIM_PeriodElapsedCallback>:
/* Private function prototypes -----------------------------------------------*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){

	static uint16_t counter = 0; // licznik

	++counter; // inkrementacja licznika z czestotliwoscia 2 Hz
 8000ff8:	4a09      	ldr	r2, [pc, #36]	; (8001020 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000ffa:	8813      	ldrh	r3, [r2, #0]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	b29b      	uxth	r3, r3

	if(counter == 10){ //jezelei counter dolicz do 10
 8001000:	2b0a      	cmp	r3, #10
 8001002:	d001      	beq.n	8001008 <HAL_TIM_PeriodElapsedCallback+0x10>
	++counter; // inkrementacja licznika z czestotliwoscia 2 Hz
 8001004:	8013      	strh	r3, [r2, #0]
 8001006:	4770      	bx	lr
		counter = 0;//wyzeruj counter
 8001008:	2300      	movs	r3, #0
 800100a:	8013      	strh	r3, [r2, #0]
		if(htim->Instance == TIM10){
 800100c:	6802      	ldr	r2, [r0, #0]
 800100e:	4b05      	ldr	r3, [pc, #20]	; (8001024 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001010:	429a      	cmp	r2, r3
 8001012:	d104      	bne.n	800101e <HAL_TIM_PeriodElapsedCallback+0x26>
			HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port,LED_BLUE_Pin);//przelacza diode
 8001014:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001018:	4803      	ldr	r0, [pc, #12]	; (8001028 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800101a:	f7ff bc2a 	b.w	8000872 <HAL_GPIO_TogglePin>
 800101e:	4770      	bx	lr
 8001020:	20000028 	.word	0x20000028
 8001024:	40014400 	.word	0x40014400
 8001028:	40021800 	.word	0x40021800

0800102c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800102c:	b530      	push	{r4, r5, lr}
 800102e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001030:	2200      	movs	r2, #0
 8001032:	4b29      	ldr	r3, [pc, #164]	; (80010d8 <SystemClock_Config+0xac>)
 8001034:	9201      	str	r2, [sp, #4]
 8001036:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001038:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800103c:	6419      	str	r1, [r3, #64]	; 0x40
 800103e:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001040:	4926      	ldr	r1, [pc, #152]	; (80010dc <SystemClock_Config+0xb0>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001046:	9301      	str	r3, [sp, #4]
 8001048:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800104a:	9202      	str	r2, [sp, #8]
 800104c:	680b      	ldr	r3, [r1, #0]
 800104e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001052:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001056:	600b      	str	r3, [r1, #0]
 8001058:	680b      	ldr	r3, [r1, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800105a:	920f      	str	r2, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800105c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001060:	9302      	str	r3, [sp, #8]
 8001062:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001064:	2301      	movs	r3, #1
 8001066:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001068:	2310      	movs	r3, #16
 800106a:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 8;
 800106c:	2308      	movs	r3, #8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800106e:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001070:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 90;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001072:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 90;
 8001074:	235a      	movs	r3, #90	; 0x5a
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001076:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001078:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800107a:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 90;
 800107c:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800107e:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001080:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001082:	f7ff fc37 	bl	80008f4 <HAL_RCC_OscConfig>
 8001086:	b100      	cbz	r0, 800108a <SystemClock_Config+0x5e>
 8001088:	e7fe      	b.n	8001088 <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800108a:	f7ff fbf7 	bl	800087c <HAL_PWREx_EnableOverDrive>
 800108e:	b100      	cbz	r0, 8001092 <SystemClock_Config+0x66>
 8001090:	e7fe      	b.n	8001090 <SystemClock_Config+0x64>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001092:	230f      	movs	r3, #15
 8001094:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001096:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001098:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800109c:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800109e:	4621      	mov	r1, r4
 80010a0:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a2:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010a4:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010a6:	f7ff fdd5 	bl	8000c54 <HAL_RCC_ClockConfig>
 80010aa:	4604      	mov	r4, r0
 80010ac:	b100      	cbz	r0, 80010b0 <SystemClock_Config+0x84>
 80010ae:	e7fe      	b.n	80010ae <SystemClock_Config+0x82>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80010b0:	f7ff fe6a 	bl	8000d88 <HAL_RCC_GetHCLKFreq>
 80010b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010b8:	fbb0 f0f3 	udiv	r0, r0, r3
 80010bc:	f7ff fac0 	bl	8000640 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80010c0:	4628      	mov	r0, r5
 80010c2:	f7ff fad3 	bl	800066c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80010c6:	4622      	mov	r2, r4
 80010c8:	4621      	mov	r1, r4
 80010ca:	f04f 30ff 	mov.w	r0, #4294967295
 80010ce:	f7ff fa77 	bl	80005c0 <HAL_NVIC_SetPriority>
}
 80010d2:	b015      	add	sp, #84	; 0x54
 80010d4:	bd30      	pop	{r4, r5, pc}
 80010d6:	bf00      	nop
 80010d8:	40023800 	.word	0x40023800
 80010dc:	40007000 	.word	0x40007000

080010e0 <main>:
{
 80010e0:	b500      	push	{lr}
 80010e2:	b089      	sub	sp, #36	; 0x24
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010e4:	2500      	movs	r5, #0
  HAL_Init();
 80010e6:	f7ff fa2d 	bl	8000544 <HAL_Init>
  SystemClock_Config();
 80010ea:	f7ff ff9f 	bl	800102c <SystemClock_Config>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010ee:	4b1c      	ldr	r3, [pc, #112]	; (8001160 <main+0x80>)
 80010f0:	9501      	str	r5, [sp, #4]
 80010f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOG_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 80010f4:	481b      	ldr	r0, [pc, #108]	; (8001164 <main+0x84>)
  htim10.Instance = TIM10;
 80010f6:	4c1c      	ldr	r4, [pc, #112]	; (8001168 <main+0x88>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80010fc:	631a      	str	r2, [r3, #48]	; 0x30
 80010fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001100:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001104:	9201      	str	r2, [sp, #4]
 8001106:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001108:	9502      	str	r5, [sp, #8]
 800110a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800110c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001110:	631a      	str	r2, [r3, #48]	; 0x30
 8001112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001118:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 800111a:	462a      	mov	r2, r5
 800111c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001120:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 8001122:	f7ff fba1 	bl	8000868 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 8001126:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800112a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 800112c:	480d      	ldr	r0, [pc, #52]	; (8001164 <main+0x84>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001130:	2301      	movs	r3, #1
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8001132:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001134:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001136:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8001138:	f7ff faaa 	bl	8000690 <HAL_GPIO_Init>
  htim10.Instance = TIM10;
 800113c:	4b0b      	ldr	r3, [pc, #44]	; (800116c <main+0x8c>)
 800113e:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001140:	4620      	mov	r0, r4
  htim10.Init.Prescaler = 4499;
 8001142:	f241 1393 	movw	r3, #4499	; 0x1193
 8001146:	6063      	str	r3, [r4, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001148:	60a5      	str	r5, [r4, #8]
  htim10.Init.Period = 4499;
 800114a:	60e3      	str	r3, [r4, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800114c:	6125      	str	r5, [r4, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800114e:	f7ff ff37 	bl	8000fc0 <HAL_TIM_Base_Init>
 8001152:	b100      	cbz	r0, 8001156 <main+0x76>
 8001154:	e7fe      	b.n	8001154 <main+0x74>
 HAL_TIM_Base_Start_IT(&htim10);
 8001156:	4620      	mov	r0, r4
 8001158:	f7ff fe1c 	bl	8000d94 <HAL_TIM_Base_Start_IT>
 800115c:	e7fe      	b.n	800115c <main+0x7c>
 800115e:	bf00      	nop
 8001160:	40023800 	.word	0x40023800
 8001164:	40021800 	.word	0x40021800
 8001168:	20000030 	.word	0x20000030
 800116c:	40014400 	.word	0x40014400

08001170 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001170:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001172:	2003      	movs	r0, #3
 8001174:	f7ff fa12 	bl	800059c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001178:	2200      	movs	r2, #0
 800117a:	4611      	mov	r1, r2
 800117c:	f06f 000b 	mvn.w	r0, #11
 8001180:	f7ff fa1e 	bl	80005c0 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001184:	2200      	movs	r2, #0
 8001186:	4611      	mov	r1, r2
 8001188:	f06f 000a 	mvn.w	r0, #10
 800118c:	f7ff fa18 	bl	80005c0 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001190:	2200      	movs	r2, #0
 8001192:	4611      	mov	r1, r2
 8001194:	f06f 0009 	mvn.w	r0, #9
 8001198:	f7ff fa12 	bl	80005c0 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800119c:	2200      	movs	r2, #0
 800119e:	4611      	mov	r1, r2
 80011a0:	f06f 0004 	mvn.w	r0, #4
 80011a4:	f7ff fa0c 	bl	80005c0 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80011a8:	2200      	movs	r2, #0
 80011aa:	4611      	mov	r1, r2
 80011ac:	f06f 0003 	mvn.w	r0, #3
 80011b0:	f7ff fa06 	bl	80005c0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80011b4:	2200      	movs	r2, #0
 80011b6:	4611      	mov	r1, r2
 80011b8:	f06f 0001 	mvn.w	r0, #1
 80011bc:	f7ff fa00 	bl	80005c0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80011c0:	2200      	movs	r2, #0
 80011c2:	4611      	mov	r1, r2
 80011c4:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80011cc:	f7ff b9f8 	b.w	80005c0 <HAL_NVIC_SetPriority>

080011d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011d0:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM10)
 80011d2:	4b0d      	ldr	r3, [pc, #52]	; (8001208 <HAL_TIM_Base_MspInit+0x38>)
 80011d4:	6802      	ldr	r2, [r0, #0]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d113      	bne.n	8001202 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80011da:	2200      	movs	r2, #0
 80011dc:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
 80011e0:	9201      	str	r2, [sp, #4]
 80011e2:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80011e4:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80011e8:	6459      	str	r1, [r3, #68]	; 0x44
 80011ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f0:	9301      	str	r3, [sp, #4]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80011f2:	2019      	movs	r0, #25
 80011f4:	4611      	mov	r1, r2
    __HAL_RCC_TIM10_CLK_ENABLE();
 80011f6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80011f8:	f7ff f9e2 	bl	80005c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80011fc:	2019      	movs	r0, #25
 80011fe:	f7ff fa13 	bl	8000628 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8001202:	b003      	add	sp, #12
 8001204:	f85d fb04 	ldr.w	pc, [sp], #4
 8001208:	40014400 	.word	0x40014400

0800120c <NMI_Handler>:
 800120c:	4770      	bx	lr

0800120e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800120e:	e7fe      	b.n	800120e <HardFault_Handler>

08001210 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001210:	e7fe      	b.n	8001210 <MemManage_Handler>

08001212 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001212:	e7fe      	b.n	8001212 <BusFault_Handler>

08001214 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001214:	e7fe      	b.n	8001214 <UsageFault_Handler>

08001216 <SVC_Handler>:
 8001216:	4770      	bx	lr

08001218 <DebugMon_Handler>:
 8001218:	4770      	bx	lr

0800121a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800121a:	4770      	bx	lr

0800121c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800121c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800121e:	f7ff f9ab 	bl	8000578 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001222:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001226:	f7ff ba2e 	b.w	8000686 <HAL_SYSTICK_IRQHandler>
	...

0800122c <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 800122c:	4801      	ldr	r0, [pc, #4]	; (8001234 <TIM1_UP_TIM10_IRQHandler+0x8>)
 800122e:	f7ff bdc0 	b.w	8000db2 <HAL_TIM_IRQHandler>
 8001232:	bf00      	nop
 8001234:	20000030 	.word	0x20000030

08001238 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001238:	490f      	ldr	r1, [pc, #60]	; (8001278 <SystemInit+0x40>)
 800123a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800123e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001242:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001246:	4b0d      	ldr	r3, [pc, #52]	; (800127c <SystemInit+0x44>)
 8001248:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800124a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 800124c:	f042 0201 	orr.w	r2, r2, #1
 8001250:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001252:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800125a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800125e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001260:	4a07      	ldr	r2, [pc, #28]	; (8001280 <SystemInit+0x48>)
 8001262:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800126a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800126c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800126e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001272:	608b      	str	r3, [r1, #8]
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	e000ed00 	.word	0xe000ed00
 800127c:	40023800 	.word	0x40023800
 8001280:	24003010 	.word	0x24003010

08001284 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001284:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012bc <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001288:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800128a:	e003      	b.n	8001294 <LoopCopyDataInit>

0800128c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800128c:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800128e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001290:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001292:	3104      	adds	r1, #4

08001294 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001294:	480b      	ldr	r0, [pc, #44]	; (80012c4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001296:	4b0c      	ldr	r3, [pc, #48]	; (80012c8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001298:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800129a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800129c:	d3f6      	bcc.n	800128c <CopyDataInit>
  ldr  r2, =_sbss
 800129e:	4a0b      	ldr	r2, [pc, #44]	; (80012cc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80012a0:	e002      	b.n	80012a8 <LoopFillZerobss>

080012a2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80012a2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80012a4:	f842 3b04 	str.w	r3, [r2], #4

080012a8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80012a8:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80012aa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80012ac:	d3f9      	bcc.n	80012a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80012ae:	f7ff ffc3 	bl	8001238 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012b2:	f000 f811 	bl	80012d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012b6:	f7ff ff13 	bl	80010e0 <main>
  bx  lr    
 80012ba:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80012bc:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80012c0:	08001358 	.word	0x08001358
  ldr  r0, =_sdata
 80012c4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80012c8:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 80012cc:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 80012d0:	2000006c 	.word	0x2000006c

080012d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012d4:	e7fe      	b.n	80012d4 <ADC_IRQHandler>
	...

080012d8 <__libc_init_array>:
 80012d8:	b570      	push	{r4, r5, r6, lr}
 80012da:	4e0d      	ldr	r6, [pc, #52]	; (8001310 <__libc_init_array+0x38>)
 80012dc:	4c0d      	ldr	r4, [pc, #52]	; (8001314 <__libc_init_array+0x3c>)
 80012de:	1ba4      	subs	r4, r4, r6
 80012e0:	10a4      	asrs	r4, r4, #2
 80012e2:	2500      	movs	r5, #0
 80012e4:	42a5      	cmp	r5, r4
 80012e6:	d109      	bne.n	80012fc <__libc_init_array+0x24>
 80012e8:	4e0b      	ldr	r6, [pc, #44]	; (8001318 <__libc_init_array+0x40>)
 80012ea:	4c0c      	ldr	r4, [pc, #48]	; (800131c <__libc_init_array+0x44>)
 80012ec:	f000 f818 	bl	8001320 <_init>
 80012f0:	1ba4      	subs	r4, r4, r6
 80012f2:	10a4      	asrs	r4, r4, #2
 80012f4:	2500      	movs	r5, #0
 80012f6:	42a5      	cmp	r5, r4
 80012f8:	d105      	bne.n	8001306 <__libc_init_array+0x2e>
 80012fa:	bd70      	pop	{r4, r5, r6, pc}
 80012fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001300:	4798      	blx	r3
 8001302:	3501      	adds	r5, #1
 8001304:	e7ee      	b.n	80012e4 <__libc_init_array+0xc>
 8001306:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800130a:	4798      	blx	r3
 800130c:	3501      	adds	r5, #1
 800130e:	e7f2      	b.n	80012f6 <__libc_init_array+0x1e>
 8001310:	08001350 	.word	0x08001350
 8001314:	08001350 	.word	0x08001350
 8001318:	08001350 	.word	0x08001350
 800131c:	08001354 	.word	0x08001354

08001320 <_init>:
 8001320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001322:	bf00      	nop
 8001324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001326:	bc08      	pop	{r3}
 8001328:	469e      	mov	lr, r3
 800132a:	4770      	bx	lr

0800132c <_fini>:
 800132c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800132e:	bf00      	nop
 8001330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001332:	bc08      	pop	{r3}
 8001334:	469e      	mov	lr, r3
 8001336:	4770      	bx	lr
