{
  "design": {
    "design_info": {
      "boundary_crc": "0xBFEB79802E666AB7",
      "device": "xczu7ev-ffvc1156-2-e",
      "name": "bnnTop",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_1": "",
      "axi_cdma_0": "",
      "axi_dma_0": "",
      "axi_crossbar_0": "",
      "axi_crossbar_1": "",
      "axi_intc_0": "",
      "xlconcat_0": "",
      "systolic_array_wrapp_0": "",
      "axi_apb_bridge_0": "",
      "axi_bram_ctrl_2": "",
      "registers_0": "",
      "activationsTop_wrapp_0": ""
    },
    "interface_ports": {
      "M00_AXI": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "M00_AXI",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          }
        }
      },
      "S_AXI_LITE": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S_AXI_LITE",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          }
        }
      },
      "interrupt_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mbinterrupt_rtl:1.0"
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "resetn"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "resetn": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "bnnTop_blk_mem_gen_0_1",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "bnnTop_axi_bram_ctrl_0_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "bnnTop_axi_bram_ctrl_1_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_cdma_0": {
        "vlnv": "xilinx.com:ip:axi_cdma:4.1",
        "xci_name": "bnnTop_axi_cdma_0_0",
        "parameters": {
          "C_INCLUDE_SG": {
            "value": "0"
          },
          "C_USE_DATAMOVER_LITE": {
            "value": "1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            },
            "S_AXI_LITE": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI_LITE"
            }
          }
        }
      },
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "bnnTop_axi_dma_0_0",
        "parameters": {
          "c_include_s2mm": {
            "value": "0"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_micro_dma": {
            "value": "1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "S_AXI_LITE": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI_LITE"
            },
            "M_AXI_MM2S": {
              "mode": "Master",
              "address_space_ref": "Data_MM2S",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "axi_crossbar_0": {
        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
        "xci_name": "bnnTop_axi_crossbar_0_0",
        "parameters": {
          "M01_S00_READ_CONNECTIVITY": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "3"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "addressing": {
          "interface_ports": {
            "S00_AXI": {
              "mode": "Slave",
              "bridges": [
                "M00_AXI",
                "M01_AXI",
                "M02_AXI"
              ]
            }
          }
        }
      },
      "axi_crossbar_1": {
        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
        "xci_name": "bnnTop_axi_crossbar_1_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "STRATEGY": {
            "value": "1"
          }
        },
        "addressing": {
          "interface_ports": {
            "S00_AXI": {
              "mode": "Slave",
              "bridges": [
                "M00_AXI",
                "M01_AXI",
                "M02_AXI",
                "M03_AXI"
              ]
            }
          }
        }
      },
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "bnnTop_axi_intc_0_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "bnnTop_xlconcat_0_0"
      },
      "systolic_array_wrapp_0": {
        "vlnv": "xilinx.com:module_ref:systolic_array_wrapper:1.0",
        "xci_name": "bnnTop_systolic_array_wrapp_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "systolic_array_wrapper",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "bnnTop_clk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "s_axis_tkeep",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "weight_transfer": {
            "direction": "I"
          },
          "activation_in": {
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "activation_in_valid": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "last_row": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "last_col": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "partialsum_out": {
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "partialsum_out_valid": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "axi_apb_bridge_0": {
        "vlnv": "xilinx.com:ip:axi_apb_bridge:3.0",
        "xci_name": "bnnTop_axi_apb_bridge_0_0",
        "parameters": {
          "C_APB_NUM_SLAVES": {
            "value": "1"
          }
        },
        "addressing": {
          "interface_ports": {
            "AXI4_LITE": {
              "mode": "Slave",
              "bridges": [
                "APB_M"
              ]
            }
          }
        }
      },
      "axi_bram_ctrl_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "bnnTop_axi_bram_ctrl_2_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "registers_0": {
        "vlnv": "xilinx.com:module_ref:registers:1.0",
        "xci_name": "bnnTop_registers_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "registers",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "APB_S": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "memory_map_ref": "APB_S",
            "port_maps": {
              "PADDR": {
                "physical_name": "s_apb_paddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "PSEL": {
                "physical_name": "s_apb_psel",
                "direction": "I"
              },
              "PENABLE": {
                "physical_name": "s_apb_penable",
                "direction": "I"
              },
              "PWRITE": {
                "physical_name": "s_apb_pwrite",
                "direction": "I"
              },
              "PWDATA": {
                "physical_name": "s_apb_pwdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "PREADY": {
                "physical_name": "s_apb_pready",
                "direction": "O"
              },
              "PRDATA": {
                "physical_name": "s_apb_prdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "PSLVERR": {
                "physical_name": "s_apb_pslverr",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "weight_transfer": {
            "direction": "O"
          },
          "last_row": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "last_col": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "systolic_start": {
            "direction": "O"
          },
          "activations_addr_start": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "batch": {
            "direction": "O",
            "left": "5",
            "right": "0"
          }
        }
      },
      "activationsTop_wrapp_0": {
        "vlnv": "xilinx.com:module_ref:activationsTop_wrapper:1.0",
        "xci_name": "bnnTop_activationsTop_wrapp_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "activationsTop_wrapper",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "BRAM_PORTA": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MASTER_TYPE": {
                "value": "Stand Alone",
                "value_src": "constant"
              },
              "MEM_ECC": {
                "value": "No ECC",
                "value_src": "constant"
              },
              "MEM_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "MEM_SIZE": {
                "value": "131072",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ WRITE",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "s_en",
                "direction": "I"
              },
              "DOUT": {
                "physical_name": "s_dout",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "s_din",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "s_we",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "s_addr",
                "direction": "I",
                "left": "16",
                "right": "0"
              },
              "CLK": {
                "physical_name": "s_clk",
                "direction": "I"
              },
              "RST": {
                "physical_name": "s_rst",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "start": {
            "direction": "I"
          },
          "last_row": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "addr_start": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "batch": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "activation_in": {
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "activation_in_valid": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXIS_MM2S",
          "systolic_array_wrapp_0/S_AXIS"
        ]
      },
      "axi_crossbar_1_M03_AXI": {
        "interface_ports": [
          "axi_crossbar_1/M03_AXI",
          "axi_apb_bridge_0/AXI4_LITE"
        ]
      },
      "axi_apb_bridge_0_APB_M": {
        "interface_ports": [
          "registers_0/APB_S",
          "axi_apb_bridge_0/APB_M"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXI_MM2S",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "axi_crossbar_1_M01_AXI": {
        "interface_ports": [
          "axi_crossbar_1/M01_AXI",
          "axi_cdma_0/S_AXI_LITE"
        ]
      },
      "axi_intc_0_interrupt": {
        "interface_ports": [
          "interrupt_0",
          "axi_intc_0/interrupt"
        ]
      },
      "axi_cdma_0_M_AXI": {
        "interface_ports": [
          "axi_cdma_0/M_AXI",
          "axi_crossbar_0/S00_AXI"
        ]
      },
      "axi_crossbar_1_M02_AXI": {
        "interface_ports": [
          "axi_crossbar_1/M02_AXI",
          "axi_intc_0/s_axi"
        ]
      },
      "axi_crossbar_0_M01_AXI": {
        "interface_ports": [
          "axi_crossbar_0/M01_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_1/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTB"
        ]
      },
      "axi_crossbar_1_M00_AXI": {
        "interface_ports": [
          "axi_crossbar_1/M00_AXI",
          "axi_dma_0/S_AXI_LITE"
        ]
      },
      "S00_AXI_0_1": {
        "interface_ports": [
          "S_AXI_LITE",
          "axi_crossbar_1/S00_AXI"
        ]
      },
      "axi_crossbar_0_M00_AXI": {
        "interface_ports": [
          "M00_AXI",
          "axi_crossbar_0/M00_AXI"
        ]
      },
      "axi_crossbar_0_M02_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_2/S_AXI",
          "axi_crossbar_0/M02_AXI"
        ]
      },
      "axi_bram_ctrl_2_BRAM_PORTA": {
        "interface_ports": [
          "activationsTop_wrapp_0/BRAM_PORTA",
          "axi_bram_ctrl_2/BRAM_PORTA"
        ]
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_crossbar_0/aclk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "axi_dma_0/m_axi_mm2s_aclk",
          "axi_cdma_0/m_axi_aclk",
          "axi_cdma_0/s_axi_lite_aclk",
          "axi_crossbar_1/aclk",
          "axi_dma_0/s_axi_lite_aclk",
          "axi_intc_0/s_axi_aclk",
          "systolic_array_wrapp_0/clk",
          "axi_apb_bridge_0/s_axi_aclk",
          "axi_bram_ctrl_2/s_axi_aclk",
          "registers_0/clk",
          "activationsTop_wrapp_0/clk"
        ]
      },
      "resetn_1": {
        "ports": [
          "resetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_crossbar_0/aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "axi_cdma_0/s_axi_lite_aresetn",
          "axi_crossbar_1/aresetn",
          "axi_dma_0/axi_resetn",
          "axi_intc_0/s_axi_aresetn",
          "axi_apb_bridge_0/s_axi_aresetn",
          "axi_bram_ctrl_2/s_axi_aresetn",
          "registers_0/resetn",
          "activationsTop_wrapp_0/resetn"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "axi_intc_0/intr"
        ]
      },
      "axi_cdma_0_cdma_introut": {
        "ports": [
          "axi_cdma_0/cdma_introut",
          "xlconcat_0/In0"
        ]
      },
      "axi_dma_0_mm2s_introut": {
        "ports": [
          "axi_dma_0/mm2s_introut",
          "xlconcat_0/In1"
        ]
      },
      "registers_0_weight_transfer": {
        "ports": [
          "registers_0/weight_transfer",
          "systolic_array_wrapp_0/weight_transfer"
        ]
      },
      "registers_0_last_row": {
        "ports": [
          "registers_0/last_row",
          "systolic_array_wrapp_0/last_row"
        ]
      },
      "registers_0_last_col": {
        "ports": [
          "registers_0/last_col",
          "systolic_array_wrapp_0/last_col"
        ]
      },
      "registers_0_systolic_start": {
        "ports": [
          "registers_0/systolic_start",
          "activationsTop_wrapp_0/start"
        ]
      },
      "registers_0_activations_addr_start": {
        "ports": [
          "registers_0/activations_addr_start",
          "activationsTop_wrapp_0/addr_start"
        ]
      },
      "registers_0_batch": {
        "ports": [
          "registers_0/batch",
          "activationsTop_wrapp_0/batch"
        ]
      },
      "activationsTop_wrapp_0_activation_in": {
        "ports": [
          "activationsTop_wrapp_0/activation_in",
          "systolic_array_wrapp_0/activation_in"
        ]
      },
      "activationsTop_wrapp_0_activation_in_valid": {
        "ports": [
          "activationsTop_wrapp_0/activation_in_valid",
          "systolic_array_wrapp_0/activation_in_valid"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_LITE": {
            "range": "4G",
            "width": "32"
          }
        },
        "memory_maps": {
          "M00_AXI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_cdma_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_2_Mem0": {
                "address_block": "/axi_bram_ctrl_2/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "128K"
              }
            }
          }
        }
      },
      "/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32"
          }
        }
      }
    }
  }
}