{
  "module_name": "clk-imx6sx.c",
  "hash_id": "c3bd2a5720bc5ecf6cd5b98caa1c6f917143585b14782969703d032d051d44c7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/imx/clk-imx6sx.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/imx6sx-clock.h>\n#include <linux/bits.h>\n#include <linux/clk.h>\n#include <linux/clkdev.h>\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/init.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/of_irq.h>\n#include <linux/types.h>\n\n#include \"clk.h\"\n\nstatic const char *step_sels[]\t\t= { \"osc\", \"pll2_pfd2_396m\", };\nstatic const char *pll1_sw_sels[]\t= { \"pll1_sys\", \"step\", };\nstatic const char *periph_pre_sels[]\t= { \"pll2_bus\", \"pll2_pfd2_396m\", \"pll2_pfd0_352m\", \"pll2_198m\", };\nstatic const char *periph2_pre_sels[]\t= { \"pll2_bus\", \"pll2_pfd2_396m\", \"pll2_pfd0_352m\", \"pll4_audio_div\", };\nstatic const char *periph_clk2_sels[]\t= { \"pll3_usb_otg\", \"osc\", \"osc\", };\nstatic const char *periph2_clk2_sels[]\t= { \"pll3_usb_otg\", \"osc\", };\nstatic const char *periph_sels[]\t= { \"periph_pre\", \"periph_clk2\", };\nstatic const char *periph2_sels[]\t= { \"periph2_pre\", \"periph2_clk2\", };\nstatic const char *ocram_sels[]\t\t= { \"periph\", \"pll2_pfd2_396m\", \"periph\", \"pll3_pfd1_540m\", };\nstatic const char *audio_sels[]\t\t= { \"pll4_audio_div\", \"pll3_pfd2_508m\", \"pll5_video_div\", \"pll3_usb_otg\", };\nstatic const char *gpu_axi_sels[]\t= { \"pll2_pfd2_396m\", \"pll3_pfd0_720m\", \"pll3_pfd1_540m\", \"pll2_bus\", };\nstatic const char *gpu_core_sels[]\t= { \"pll3_pfd1_540m\", \"pll3_pfd0_720m\", \"pll2_bus\", \"pll2_pfd2_396m\", };\nstatic const char *ldb_di0_div_sels[]\t= { \"ldb_di0_div_3_5\", \"ldb_di0_div_7\", };\nstatic const char *ldb_di1_div_sels[]\t= { \"ldb_di1_div_3_5\", \"ldb_di1_div_7\", };\nstatic const char *ldb_di0_sels[]\t= { \"pll5_video_div\", \"pll2_pfd0_352m\", \"pll2_pfd2_396m\", \"pll2_pfd3_594m\", \"pll2_pfd1_594m\", \"pll3_pfd3_454m\", };\nstatic const char *ldb_di1_sels[]\t= { \"pll3_usb_otg\", \"pll2_pfd0_352m\", \"pll2_pfd2_396m\", \"pll2_bus\", \"pll3_pfd3_454m\", \"pll3_pfd2_508m\", };\nstatic const char *pcie_axi_sels[]\t= { \"axi\", \"ahb\", };\nstatic const char *ssi_sels[]\t\t= { \"pll3_pfd2_508m\", \"pll5_video_div\", \"pll4_audio_div\", };\nstatic const char *qspi1_sels[]\t\t= { \"pll3_usb_otg\", \"pll2_pfd0_352m\", \"pll2_pfd2_396m\", \"pll2_bus\", \"pll3_pfd3_454m\", \"pll3_pfd2_508m\", };\nstatic const char *perclk_sels[]\t= { \"ipg\", \"osc\", };\nstatic const char *usdhc_sels[]\t\t= { \"pll2_pfd2_396m\", \"pll2_pfd0_352m\", };\nstatic const char *vid_sels[]\t\t= { \"pll3_pfd1_540m\", \"pll3_usb_otg\", \"pll3_pfd3_454m\", \"pll4_audio_div\", \"pll5_video_div\", };\nstatic const char *can_sels[]\t\t= { \"pll3_60m\", \"osc\", \"pll3_80m\", \"dummy\", };\nstatic const char *uart_sels[]\t\t= { \"pll3_80m\", \"osc\", };\nstatic const char *qspi2_sels[]\t\t= { \"pll2_pfd0_352m\", \"pll2_bus\", \"pll3_usb_otg\", \"pll2_pfd2_396m\", \"pll3_pfd3_454m\", \"dummy\", \"dummy\", \"dummy\", };\nstatic const char *enet_pre_sels[]\t= { \"pll2_bus\", \"pll3_usb_otg\", \"pll5_video_div\", \"pll2_pfd0_352m\", \"pll2_pfd2_396m\", \"pll3_pfd2_508m\", };\nstatic const char *enet_sels[]\t\t= { \"enet_podf\", \"ipp_di0\", \"ipp_di1\", \"ldb_di0\", \"ldb_di1\", };\nstatic const char *m4_pre_sels[]\t= { \"pll2_bus\", \"pll3_usb_otg\", \"osc\", \"pll2_pfd0_352m\", \"pll2_pfd2_396m\", \"pll3_pfd3_454m\", };\nstatic const char *m4_sels[]\t\t= { \"m4_pre_sel\", \"ipp_di0\", \"ipp_di1\", \"ldb_di0\", \"ldb_di1\", };\nstatic const char *eim_slow_sels[]\t= { \"ocram\", \"pll3_usb_otg\", \"pll2_pfd2_396m\", \"pll2_pfd0_352m\", };\nstatic const char *ecspi_sels[]\t\t= { \"pll3_60m\", \"osc\", };\nstatic const char *lcdif1_pre_sels[]\t= { \"pll2_bus\", \"pll3_pfd3_454m\", \"pll5_video_div\", \"pll2_pfd0_352m\", \"pll2_pfd1_594m\", \"pll3_pfd1_540m\", };\nstatic const char *lcdif1_sels[]\t= { \"lcdif1_podf\", \"ipp_di0\", \"ipp_di1\", \"ldb_di0\", \"ldb_di1\", };\nstatic const char *lcdif2_pre_sels[]\t= { \"pll2_bus\", \"pll3_pfd3_454m\", \"pll5_video_div\", \"pll2_pfd0_352m\", \"pll2_pfd3_594m\", \"pll3_pfd1_540m\", };\nstatic const char *lcdif2_sels[]\t= { \"lcdif2_podf\", \"ipp_di0\", \"ipp_di1\", \"ldb_di0\", \"ldb_di1\", };\nstatic const char *display_sels[]\t= { \"pll2_bus\", \"pll2_pfd2_396m\", \"pll3_usb_otg\", \"pll3_pfd1_540m\", };\nstatic const char *csi_sels[]\t\t= { \"osc\", \"pll2_pfd2_396m\", \"pll3_120m\", \"pll3_pfd1_540m\", };\nstatic const char *cko1_sels[]\t\t= {\n\t\"dummy\", \"dummy\", \"dummy\", \"dummy\",\n\t\"vadc\", \"ocram\", \"qspi2\", \"m4\", \"enet_ahb\", \"lcdif2_pix\",\n\t\"lcdif1_pix\", \"ahb\", \"ipg\", \"perclk\", \"ckil\", \"pll4_audio_div\",\n};\nstatic const char *cko2_sels[]\t\t= {\n\t\"dummy\", \"mmdc_p0_fast\", \"usdhc4\", \"usdhc1\", \"dummy\", \"wrck\",\n\t\"ecspi_root\", \"dummy\", \"usdhc3\", \"pcie\", \"arm\", \"csi_core\",\n\t\"display_axi\", \"dummy\", \"osc\", \"dummy\", \"dummy\",\n\t\"usdhc2\", \"ssi1\", \"ssi2\", \"ssi3\", \"gpu_axi_podf\", \"dummy\",\n\t\"can_podf\", \"lvds1_out\", \"qspi1\", \"esai_extal\", \"eim_slow\",\n\t\"uart_serial\", \"spdif\", \"audio\", \"dummy\",\n};\nstatic const char *cko_sels[] = { \"cko1\", \"cko2\", };\nstatic const char *lvds_sels[]\t= {\n\t\"arm\", \"pll1_sys\", \"dummy\", \"dummy\", \"dummy\", \"dummy\", \"dummy\", \"pll5_video_div\",\n\t\"dummy\", \"dummy\", \"pcie_ref_125m\", \"dummy\", \"usbphy1\", \"usbphy2\",\n};\nstatic const char *pll_bypass_src_sels[] = { \"osc\", \"lvds1_in\", \"lvds2_in\", \"dummy\", };\nstatic const char *pll1_bypass_sels[] = { \"pll1\", \"pll1_bypass_src\", };\nstatic const char *pll2_bypass_sels[] = { \"pll2\", \"pll2_bypass_src\", };\nstatic const char *pll3_bypass_sels[] = { \"pll3\", \"pll3_bypass_src\", };\nstatic const char *pll4_bypass_sels[] = { \"pll4\", \"pll4_bypass_src\", };\nstatic const char *pll5_bypass_sels[] = { \"pll5\", \"pll5_bypass_src\", };\nstatic const char *pll6_bypass_sels[] = { \"pll6\", \"pll6_bypass_src\", };\nstatic const char *pll7_bypass_sels[] = { \"pll7\", \"pll7_bypass_src\", };\n\nstatic struct clk_hw **hws;\nstatic struct clk_hw_onecell_data *clk_hw_data;\n\nstatic const struct clk_div_table clk_enet_ref_table[] = {\n\t{ .val = 0, .div = 20, },\n\t{ .val = 1, .div = 10, },\n\t{ .val = 2, .div = 5, },\n\t{ .val = 3, .div = 4, },\n\t{ }\n};\n\nstatic const struct clk_div_table post_div_table[] = {\n\t{ .val = 2, .div = 1, },\n\t{ .val = 1, .div = 2, },\n\t{ .val = 0, .div = 4, },\n\t{ }\n};\n\nstatic const struct clk_div_table video_div_table[] = {\n\t{ .val = 0, .div = 1, },\n\t{ .val = 1, .div = 2, },\n\t{ .val = 2, .div = 1, },\n\t{ .val = 3, .div = 4, },\n\t{ }\n};\n\nstatic u32 share_count_asrc;\nstatic u32 share_count_audio;\nstatic u32 share_count_esai;\nstatic u32 share_count_ssi1;\nstatic u32 share_count_ssi2;\nstatic u32 share_count_ssi3;\nstatic u32 share_count_sai1;\nstatic u32 share_count_sai2;\n\nstatic void __init imx6sx_clocks_init(struct device_node *ccm_node)\n{\n\tstruct device_node *np;\n\tvoid __iomem *base;\n\n\tclk_hw_data = kzalloc(struct_size(clk_hw_data, hws,\n\t\t\t\t\t  IMX6SX_CLK_CLK_END), GFP_KERNEL);\n\tif (WARN_ON(!clk_hw_data))\n\t\treturn;\n\n\tclk_hw_data->num = IMX6SX_CLK_CLK_END;\n\thws = clk_hw_data->hws;\n\n\thws[IMX6SX_CLK_DUMMY] = imx_clk_hw_fixed(\"dummy\", 0);\n\n\thws[IMX6SX_CLK_CKIL] = imx_get_clk_hw_by_name(ccm_node, \"ckil\");\n\thws[IMX6SX_CLK_OSC] = imx_get_clk_hw_by_name(ccm_node, \"osc\");\n\n\t \n\thws[IMX6SX_CLK_IPP_DI0] = imx_get_clk_hw_by_name(ccm_node, \"ipp_di0\");\n\thws[IMX6SX_CLK_IPP_DI1] = imx_get_clk_hw_by_name(ccm_node, \"ipp_di1\");\n\n\t \n\thws[IMX6SX_CLK_ANACLK1] = imx_get_clk_hw_by_name(ccm_node, \"anaclk1\");\n\thws[IMX6SX_CLK_ANACLK2] = imx_get_clk_hw_by_name(ccm_node, \"anaclk2\");\n\n\tnp = of_find_compatible_node(NULL, NULL, \"fsl,imx6sx-anatop\");\n\tbase = of_iomap(np, 0);\n\tWARN_ON(!base);\n\tof_node_put(np);\n\n\thws[IMX6SX_PLL1_BYPASS_SRC] = imx_clk_hw_mux(\"pll1_bypass_src\", base + 0x00, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels));\n\thws[IMX6SX_PLL2_BYPASS_SRC] = imx_clk_hw_mux(\"pll2_bypass_src\", base + 0x30, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels));\n\thws[IMX6SX_PLL3_BYPASS_SRC] = imx_clk_hw_mux(\"pll3_bypass_src\", base + 0x10, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels));\n\thws[IMX6SX_PLL4_BYPASS_SRC] = imx_clk_hw_mux(\"pll4_bypass_src\", base + 0x70, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels));\n\thws[IMX6SX_PLL5_BYPASS_SRC] = imx_clk_hw_mux(\"pll5_bypass_src\", base + 0xa0, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels));\n\thws[IMX6SX_PLL6_BYPASS_SRC] = imx_clk_hw_mux(\"pll6_bypass_src\", base + 0xe0, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels));\n\thws[IMX6SX_PLL7_BYPASS_SRC] = imx_clk_hw_mux(\"pll7_bypass_src\", base + 0x20, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels));\n\n\t \n\thws[IMX6SX_CLK_PLL1] = imx_clk_hw_pllv3(IMX_PLLV3_SYS,     \"pll1\", \"osc\", base + 0x00, 0x7f);\n\thws[IMX6SX_CLK_PLL2] = imx_clk_hw_pllv3(IMX_PLLV3_GENERIC, \"pll2\", \"osc\", base + 0x30, 0x1);\n\thws[IMX6SX_CLK_PLL3] = imx_clk_hw_pllv3(IMX_PLLV3_USB,     \"pll3\", \"osc\", base + 0x10, 0x3);\n\thws[IMX6SX_CLK_PLL4] = imx_clk_hw_pllv3(IMX_PLLV3_AV,      \"pll4\", \"osc\", base + 0x70, 0x7f);\n\thws[IMX6SX_CLK_PLL5] = imx_clk_hw_pllv3(IMX_PLLV3_AV,      \"pll5\", \"osc\", base + 0xa0, 0x7f);\n\thws[IMX6SX_CLK_PLL6] = imx_clk_hw_pllv3(IMX_PLLV3_ENET,    \"pll6\", \"osc\", base + 0xe0, 0x3);\n\thws[IMX6SX_CLK_PLL7] = imx_clk_hw_pllv3(IMX_PLLV3_USB,     \"pll7\", \"osc\", base + 0x20, 0x3);\n\n\thws[IMX6SX_PLL1_BYPASS] = imx_clk_hw_mux_flags(\"pll1_bypass\", base + 0x00, 16, 1, pll1_bypass_sels, ARRAY_SIZE(pll1_bypass_sels), CLK_SET_RATE_PARENT);\n\thws[IMX6SX_PLL2_BYPASS] = imx_clk_hw_mux_flags(\"pll2_bypass\", base + 0x30, 16, 1, pll2_bypass_sels, ARRAY_SIZE(pll2_bypass_sels), CLK_SET_RATE_PARENT);\n\thws[IMX6SX_PLL3_BYPASS] = imx_clk_hw_mux_flags(\"pll3_bypass\", base + 0x10, 16, 1, pll3_bypass_sels, ARRAY_SIZE(pll3_bypass_sels), CLK_SET_RATE_PARENT);\n\thws[IMX6SX_PLL4_BYPASS] = imx_clk_hw_mux_flags(\"pll4_bypass\", base + 0x70, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT);\n\thws[IMX6SX_PLL5_BYPASS] = imx_clk_hw_mux_flags(\"pll5_bypass\", base + 0xa0, 16, 1, pll5_bypass_sels, ARRAY_SIZE(pll5_bypass_sels), CLK_SET_RATE_PARENT);\n\thws[IMX6SX_PLL6_BYPASS] = imx_clk_hw_mux_flags(\"pll6_bypass\", base + 0xe0, 16, 1, pll6_bypass_sels, ARRAY_SIZE(pll6_bypass_sels), CLK_SET_RATE_PARENT);\n\thws[IMX6SX_PLL7_BYPASS] = imx_clk_hw_mux_flags(\"pll7_bypass\", base + 0x20, 16, 1, pll7_bypass_sels, ARRAY_SIZE(pll7_bypass_sels), CLK_SET_RATE_PARENT);\n\n\t \n\tclk_set_parent(hws[IMX6SX_PLL1_BYPASS]->clk, hws[IMX6SX_CLK_PLL1]->clk);\n\tclk_set_parent(hws[IMX6SX_PLL2_BYPASS]->clk, hws[IMX6SX_CLK_PLL2]->clk);\n\tclk_set_parent(hws[IMX6SX_PLL3_BYPASS]->clk, hws[IMX6SX_CLK_PLL3]->clk);\n\tclk_set_parent(hws[IMX6SX_PLL4_BYPASS]->clk, hws[IMX6SX_CLK_PLL4]->clk);\n\tclk_set_parent(hws[IMX6SX_PLL5_BYPASS]->clk, hws[IMX6SX_CLK_PLL5]->clk);\n\tclk_set_parent(hws[IMX6SX_PLL6_BYPASS]->clk, hws[IMX6SX_CLK_PLL6]->clk);\n\tclk_set_parent(hws[IMX6SX_PLL7_BYPASS]->clk, hws[IMX6SX_CLK_PLL7]->clk);\n\n\thws[IMX6SX_CLK_PLL1_SYS]      = imx_clk_hw_gate(\"pll1_sys\",      \"pll1_bypass\", base + 0x00, 13);\n\thws[IMX6SX_CLK_PLL2_BUS]      = imx_clk_hw_gate(\"pll2_bus\",      \"pll2_bypass\", base + 0x30, 13);\n\thws[IMX6SX_CLK_PLL3_USB_OTG]  = imx_clk_hw_gate(\"pll3_usb_otg\",  \"pll3_bypass\", base + 0x10, 13);\n\thws[IMX6SX_CLK_PLL4_AUDIO]    = imx_clk_hw_gate(\"pll4_audio\",    \"pll4_bypass\", base + 0x70, 13);\n\thws[IMX6SX_CLK_PLL5_VIDEO]    = imx_clk_hw_gate(\"pll5_video\",    \"pll5_bypass\", base + 0xa0, 13);\n\thws[IMX6SX_CLK_PLL6_ENET]     = imx_clk_hw_gate(\"pll6_enet\",     \"pll6_bypass\", base + 0xe0, 13);\n\thws[IMX6SX_CLK_PLL7_USB_HOST] = imx_clk_hw_gate(\"pll7_usb_host\", \"pll7_bypass\", base + 0x20, 13);\n\n\t \n\thws[IMX6SX_CLK_USBPHY1] = imx_clk_hw_gate(\"usbphy1\", \"pll3_usb_otg\",  base + 0x10, 20);\n\thws[IMX6SX_CLK_USBPHY2] = imx_clk_hw_gate(\"usbphy2\", \"pll7_usb_host\", base + 0x20, 20);\n\n\t \n\thws[IMX6SX_CLK_USBPHY1_GATE] = imx_clk_hw_gate(\"usbphy1_gate\", \"dummy\", base + 0x10, 6);\n\thws[IMX6SX_CLK_USBPHY2_GATE] = imx_clk_hw_gate(\"usbphy2_gate\", \"dummy\", base + 0x20, 6);\n\n\t \n\thws[IMX6SX_CLK_PCIE_REF] = imx_clk_hw_fixed_factor(\"pcie_ref\", \"pll6_enet\", 1, 5);\n\thws[IMX6SX_CLK_PCIE_REF_125M] = imx_clk_hw_gate(\"pcie_ref_125m\", \"pcie_ref\", base + 0xe0, 19);\n\n\thws[IMX6SX_CLK_LVDS1_OUT] = imx_clk_hw_gate_exclusive(\"lvds1_out\", \"lvds1_sel\", base + 0x160, 10, BIT(12));\n\thws[IMX6SX_CLK_LVDS2_OUT] = imx_clk_hw_gate_exclusive(\"lvds2_out\", \"lvds2_sel\", base + 0x160, 11, BIT(13));\n\thws[IMX6SX_CLK_LVDS1_IN]  = imx_clk_hw_gate_exclusive(\"lvds1_in\",  \"anaclk1\",   base + 0x160, 12, BIT(10));\n\thws[IMX6SX_CLK_LVDS2_IN]  = imx_clk_hw_gate_exclusive(\"lvds2_in\",  \"anaclk2\",   base + 0x160, 13, BIT(11));\n\n\thws[IMX6SX_CLK_ENET_REF] = clk_hw_register_divider_table(NULL, \"enet_ref\", \"pll6_enet\", 0,\n\t\t\tbase + 0xe0, 0, 2, 0, clk_enet_ref_table,\n\t\t\t&imx_ccm_lock);\n\thws[IMX6SX_CLK_ENET2_REF] = clk_hw_register_divider_table(NULL, \"enet2_ref\", \"pll6_enet\", 0,\n\t\t\tbase + 0xe0, 2, 2, 0, clk_enet_ref_table,\n\t\t\t&imx_ccm_lock);\n\thws[IMX6SX_CLK_ENET2_REF_125M] = imx_clk_hw_gate(\"enet2_ref_125m\", \"enet2_ref\", base + 0xe0, 20);\n\n\thws[IMX6SX_CLK_ENET_PTP_REF] = imx_clk_hw_fixed_factor(\"enet_ptp_ref\", \"pll6_enet\", 1, 20);\n\thws[IMX6SX_CLK_ENET_PTP] = imx_clk_hw_gate(\"enet_ptp_25m\", \"enet_ptp_ref\", base + 0xe0, 21);\n\n\t \n\thws[IMX6SX_CLK_PLL2_PFD0] = imx_clk_hw_pfd(\"pll2_pfd0_352m\", \"pll2_bus\",     base + 0x100, 0);\n\thws[IMX6SX_CLK_PLL2_PFD1] = imx_clk_hw_pfd(\"pll2_pfd1_594m\", \"pll2_bus\",     base + 0x100, 1);\n\thws[IMX6SX_CLK_PLL2_PFD2] = imx_clk_hw_pfd(\"pll2_pfd2_396m\", \"pll2_bus\",     base + 0x100, 2);\n\thws[IMX6SX_CLK_PLL2_PFD3] = imx_clk_hw_pfd(\"pll2_pfd3_594m\", \"pll2_bus\",     base + 0x100, 3);\n\thws[IMX6SX_CLK_PLL3_PFD0] = imx_clk_hw_pfd(\"pll3_pfd0_720m\", \"pll3_usb_otg\", base + 0xf0,  0);\n\thws[IMX6SX_CLK_PLL3_PFD1] = imx_clk_hw_pfd(\"pll3_pfd1_540m\", \"pll3_usb_otg\", base + 0xf0,  1);\n\thws[IMX6SX_CLK_PLL3_PFD2] = imx_clk_hw_pfd(\"pll3_pfd2_508m\", \"pll3_usb_otg\", base + 0xf0,  2);\n\thws[IMX6SX_CLK_PLL3_PFD3] = imx_clk_hw_pfd(\"pll3_pfd3_454m\", \"pll3_usb_otg\", base + 0xf0,  3);\n\n\t \n\thws[IMX6SX_CLK_PLL2_198M] = imx_clk_hw_fixed_factor(\"pll2_198m\", \"pll2_pfd2_396m\", 1,   2);\n\thws[IMX6SX_CLK_PLL3_120M] = imx_clk_hw_fixed_factor(\"pll3_120m\", \"pll3_usb_otg\",   1,   4);\n\thws[IMX6SX_CLK_PLL3_80M]  = imx_clk_hw_fixed_factor(\"pll3_80m\",  \"pll3_usb_otg\",   1,   6);\n\thws[IMX6SX_CLK_PLL3_60M]  = imx_clk_hw_fixed_factor(\"pll3_60m\",  \"pll3_usb_otg\",   1,   8);\n\thws[IMX6SX_CLK_TWD]       = imx_clk_hw_fixed_factor(\"twd\",       \"arm\",            1,   2);\n\thws[IMX6SX_CLK_GPT_3M]    = imx_clk_hw_fixed_factor(\"gpt_3m\",    \"osc\",            1,   8);\n\n\thws[IMX6SX_CLK_PLL4_POST_DIV]  = clk_hw_register_divider_table(NULL, \"pll4_post_div\", \"pll4_audio\",\n\t\t\t\tCLK_SET_RATE_PARENT, base + 0x70, 19, 2, 0, post_div_table, &imx_ccm_lock);\n\thws[IMX6SX_CLK_PLL4_AUDIO_DIV] = clk_hw_register_divider(NULL, \"pll4_audio_div\", \"pll4_post_div\",\n\t\t\t\tCLK_SET_RATE_PARENT, base + 0x170, 15, 1, 0, &imx_ccm_lock);\n\thws[IMX6SX_CLK_PLL5_POST_DIV]  = clk_hw_register_divider_table(NULL, \"pll5_post_div\", \"pll5_video\",\n\t\t\t\tCLK_SET_RATE_PARENT, base + 0xa0, 19, 2, 0, post_div_table, &imx_ccm_lock);\n\thws[IMX6SX_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, \"pll5_video_div\", \"pll5_post_div\",\n\t\t\t\tCLK_SET_RATE_PARENT, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_lock);\n\n\t \n\thws[IMX6SX_CLK_LVDS1_SEL]          = imx_clk_hw_mux(\"lvds1_sel\",        base + 0x160, 0,      5,      lvds_sels,         ARRAY_SIZE(lvds_sels));\n\thws[IMX6SX_CLK_LVDS2_SEL]          = imx_clk_hw_mux(\"lvds2_sel\",        base + 0x160, 5,      5,      lvds_sels,         ARRAY_SIZE(lvds_sels));\n\n\tnp = ccm_node;\n\tbase = of_iomap(np, 0);\n\tWARN_ON(!base);\n\n\t \n\thws[IMX6SX_CLK_STEP]               = imx_clk_hw_mux(\"step\",             base + 0xc,   8,      1,      step_sels,         ARRAY_SIZE(step_sels));\n\thws[IMX6SX_CLK_PLL1_SW]            = imx_clk_hw_mux(\"pll1_sw\",          base + 0xc,   2,      1,      pll1_sw_sels,      ARRAY_SIZE(pll1_sw_sels));\n\thws[IMX6SX_CLK_OCRAM_SEL]          = imx_clk_hw_mux(\"ocram_sel\",        base + 0x14,  6,      2,      ocram_sels,        ARRAY_SIZE(ocram_sels));\n\thws[IMX6SX_CLK_PERIPH_PRE]         = imx_clk_hw_mux(\"periph_pre\",       base + 0x18,  18,     2,      periph_pre_sels,   ARRAY_SIZE(periph_pre_sels));\n\thws[IMX6SX_CLK_PERIPH2_PRE]        = imx_clk_hw_mux(\"periph2_pre\",      base + 0x18,  21,     2,      periph2_pre_sels,   ARRAY_SIZE(periph2_pre_sels));\n\thws[IMX6SX_CLK_PERIPH_CLK2_SEL]    = imx_clk_hw_mux(\"periph_clk2_sel\",  base + 0x18,  12,     2,      periph_clk2_sels,  ARRAY_SIZE(periph_clk2_sels));\n\thws[IMX6SX_CLK_PERIPH2_CLK2_SEL]   = imx_clk_hw_mux(\"periph2_clk2_sel\", base + 0x18,  20,     1,      periph2_clk2_sels, ARRAY_SIZE(periph2_clk2_sels));\n\thws[IMX6SX_CLK_PCIE_AXI_SEL]       = imx_clk_hw_mux(\"pcie_axi_sel\",     base + 0x18,  10,     1,      pcie_axi_sels,     ARRAY_SIZE(pcie_axi_sels));\n\thws[IMX6SX_CLK_GPU_AXI_SEL]        = imx_clk_hw_mux(\"gpu_axi_sel\",      base + 0x18,  8,      2,      gpu_axi_sels,      ARRAY_SIZE(gpu_axi_sels));\n\thws[IMX6SX_CLK_GPU_CORE_SEL]       = imx_clk_hw_mux(\"gpu_core_sel\",     base + 0x18,  4,      2,      gpu_core_sels,     ARRAY_SIZE(gpu_core_sels));\n\thws[IMX6SX_CLK_EIM_SLOW_SEL]       = imx_clk_hw_mux(\"eim_slow_sel\",     base + 0x1c,  29,     2,      eim_slow_sels,     ARRAY_SIZE(eim_slow_sels));\n\thws[IMX6SX_CLK_USDHC1_SEL]         = imx_clk_hw_mux(\"usdhc1_sel\",       base + 0x1c,  16,     1,      usdhc_sels,        ARRAY_SIZE(usdhc_sels));\n\thws[IMX6SX_CLK_USDHC2_SEL]         = imx_clk_hw_mux(\"usdhc2_sel\",       base + 0x1c,  17,     1,      usdhc_sels,        ARRAY_SIZE(usdhc_sels));\n\thws[IMX6SX_CLK_USDHC3_SEL]         = imx_clk_hw_mux(\"usdhc3_sel\",       base + 0x1c,  18,     1,      usdhc_sels,        ARRAY_SIZE(usdhc_sels));\n\thws[IMX6SX_CLK_USDHC4_SEL]         = imx_clk_hw_mux(\"usdhc4_sel\",       base + 0x1c,  19,     1,      usdhc_sels,        ARRAY_SIZE(usdhc_sels));\n\thws[IMX6SX_CLK_SSI3_SEL]           = imx_clk_hw_mux(\"ssi3_sel\",         base + 0x1c,  14,     2,      ssi_sels,          ARRAY_SIZE(ssi_sels));\n\thws[IMX6SX_CLK_SSI2_SEL]           = imx_clk_hw_mux(\"ssi2_sel\",         base + 0x1c,  12,     2,      ssi_sels,          ARRAY_SIZE(ssi_sels));\n\thws[IMX6SX_CLK_SSI1_SEL]           = imx_clk_hw_mux(\"ssi1_sel\",         base + 0x1c,  10,     2,      ssi_sels,          ARRAY_SIZE(ssi_sels));\n\thws[IMX6SX_CLK_QSPI1_SEL]          = imx_clk_hw_mux(\"qspi1_sel\",        base + 0x1c,  7,      3,      qspi1_sels,        ARRAY_SIZE(qspi1_sels));\n\thws[IMX6SX_CLK_PERCLK_SEL]         = imx_clk_hw_mux(\"perclk_sel\",       base + 0x1c,  6,      1,      perclk_sels,       ARRAY_SIZE(perclk_sels));\n\thws[IMX6SX_CLK_VID_SEL]            = imx_clk_hw_mux(\"vid_sel\",          base + 0x20,  21,     3,      vid_sels,          ARRAY_SIZE(vid_sels));\n\thws[IMX6SX_CLK_ESAI_SEL]           = imx_clk_hw_mux(\"esai_sel\",         base + 0x20,  19,     2,      audio_sels,        ARRAY_SIZE(audio_sels));\n\thws[IMX6SX_CLK_CAN_SEL]            = imx_clk_hw_mux(\"can_sel\",          base + 0x20,  8,      2,      can_sels,          ARRAY_SIZE(can_sels));\n\thws[IMX6SX_CLK_UART_SEL]           = imx_clk_hw_mux(\"uart_sel\",         base + 0x24,  6,      1,      uart_sels,         ARRAY_SIZE(uart_sels));\n\thws[IMX6SX_CLK_QSPI2_SEL]          = imx_clk_hw_mux(\"qspi2_sel\",        base + 0x2c,  15,     3,      qspi2_sels,        ARRAY_SIZE(qspi2_sels));\n\thws[IMX6SX_CLK_SPDIF_SEL]          = imx_clk_hw_mux(\"spdif_sel\",        base + 0x30,  20,     2,      audio_sels,        ARRAY_SIZE(audio_sels));\n\thws[IMX6SX_CLK_AUDIO_SEL]          = imx_clk_hw_mux(\"audio_sel\",        base + 0x30,  7,      2,      audio_sels,        ARRAY_SIZE(audio_sels));\n\thws[IMX6SX_CLK_ENET_PRE_SEL]       = imx_clk_hw_mux(\"enet_pre_sel\",     base + 0x34,  15,     3,      enet_pre_sels,     ARRAY_SIZE(enet_pre_sels));\n\thws[IMX6SX_CLK_ENET_SEL]           = imx_clk_hw_mux(\"enet_sel\",         base + 0x34,  9,      3,      enet_sels,         ARRAY_SIZE(enet_sels));\n\thws[IMX6SX_CLK_M4_PRE_SEL]         = imx_clk_hw_mux(\"m4_pre_sel\",       base + 0x34,  6,      3,      m4_pre_sels,       ARRAY_SIZE(m4_pre_sels));\n\thws[IMX6SX_CLK_M4_SEL]             = imx_clk_hw_mux(\"m4_sel\",           base + 0x34,  0,      3,      m4_sels,           ARRAY_SIZE(m4_sels));\n\thws[IMX6SX_CLK_ECSPI_SEL]          = imx_clk_hw_mux(\"ecspi_sel\",        base + 0x38,  18,     1,      ecspi_sels,        ARRAY_SIZE(ecspi_sels));\n\thws[IMX6SX_CLK_LCDIF2_PRE_SEL]     = imx_clk_hw_mux(\"lcdif2_pre_sel\",   base + 0x38,  6,      3,      lcdif2_pre_sels,   ARRAY_SIZE(lcdif2_pre_sels));\n\thws[IMX6SX_CLK_LCDIF2_SEL]         = imx_clk_hw_mux(\"lcdif2_sel\",       base + 0x38,  0,      3,      lcdif2_sels,       ARRAY_SIZE(lcdif2_sels));\n\thws[IMX6SX_CLK_DISPLAY_SEL]        = imx_clk_hw_mux(\"display_sel\",      base + 0x3c,  14,     2,      display_sels,      ARRAY_SIZE(display_sels));\n\thws[IMX6SX_CLK_CSI_SEL]            = imx_clk_hw_mux(\"csi_sel\",          base + 0x3c,  9,      2,      csi_sels,          ARRAY_SIZE(csi_sels));\n\thws[IMX6SX_CLK_CKO1_SEL]           = imx_clk_hw_mux(\"cko1_sel\",         base + 0x60,  0,      4,      cko1_sels,         ARRAY_SIZE(cko1_sels));\n\thws[IMX6SX_CLK_CKO2_SEL]           = imx_clk_hw_mux(\"cko2_sel\",         base + 0x60,  16,     5,      cko2_sels,         ARRAY_SIZE(cko2_sels));\n\thws[IMX6SX_CLK_CKO]                = imx_clk_hw_mux(\"cko\",              base + 0x60,  8,      1,      cko_sels,          ARRAY_SIZE(cko_sels));\n\n\thws[IMX6SX_CLK_LDB_DI1_DIV_SEL]    = imx_clk_hw_mux(\"ldb_di1_div_sel\", base + 0x20, 11, 1, ldb_di1_div_sels, ARRAY_SIZE(ldb_di1_div_sels));\n\thws[IMX6SX_CLK_LDB_DI0_DIV_SEL]    = imx_clk_hw_mux(\"ldb_di0_div_sel\", base + 0x20, 10, 1, ldb_di0_div_sels, ARRAY_SIZE(ldb_di0_div_sels));\n\thws[IMX6SX_CLK_LDB_DI1_SEL]        = imx_clk_hw_mux(\"ldb_di1_sel\",     base + 0x2c, 12, 3, ldb_di1_sels,      ARRAY_SIZE(ldb_di1_sels));\n\thws[IMX6SX_CLK_LDB_DI0_SEL]        = imx_clk_hw_mux(\"ldb_di0_sel\",     base + 0x2c, 9,  3, ldb_di0_sels,      ARRAY_SIZE(ldb_di0_sels));\n\thws[IMX6SX_CLK_LCDIF1_PRE_SEL]     = imx_clk_hw_mux_flags(\"lcdif1_pre_sel\",  base + 0x38, 15, 3, lcdif1_pre_sels,   ARRAY_SIZE(lcdif1_pre_sels), CLK_SET_RATE_PARENT);\n\thws[IMX6SX_CLK_LCDIF1_SEL]         = imx_clk_hw_mux_flags(\"lcdif1_sel\",      base + 0x38, 9,  3, lcdif1_sels,       ARRAY_SIZE(lcdif1_sels),     CLK_SET_RATE_PARENT);\n\n\t \n\thws[IMX6SX_CLK_PERIPH_CLK2]        = imx_clk_hw_divider(\"periph_clk2\",    \"periph_clk2_sel\",   base + 0x14, 27,   3);\n\thws[IMX6SX_CLK_PERIPH2_CLK2]       = imx_clk_hw_divider(\"periph2_clk2\",   \"periph2_clk2_sel\",  base + 0x14, 0,    3);\n\thws[IMX6SX_CLK_IPG]                = imx_clk_hw_divider(\"ipg\",            \"ahb\",               base + 0x14, 8,    2);\n\thws[IMX6SX_CLK_GPU_CORE_PODF]      = imx_clk_hw_divider(\"gpu_core_podf\",  \"gpu_core_sel\",      base + 0x18, 29,   3);\n\thws[IMX6SX_CLK_GPU_AXI_PODF]       = imx_clk_hw_divider(\"gpu_axi_podf\",   \"gpu_axi_sel\",       base + 0x18, 26,   3);\n\thws[IMX6SX_CLK_LCDIF1_PODF]        = imx_clk_hw_divider(\"lcdif1_podf\",    \"lcdif1_pred\",       base + 0x18, 23,   3);\n\thws[IMX6SX_CLK_QSPI1_PODF]         = imx_clk_hw_divider(\"qspi1_podf\",     \"qspi1_sel\",         base + 0x1c, 26,   3);\n\thws[IMX6SX_CLK_EIM_SLOW_PODF]      = imx_clk_hw_divider(\"eim_slow_podf\",  \"eim_slow_sel\",      base + 0x1c, 23,   3);\n\thws[IMX6SX_CLK_LCDIF2_PODF]        = imx_clk_hw_divider(\"lcdif2_podf\",    \"lcdif2_pred\",       base + 0x1c, 20,   3);\n\thws[IMX6SX_CLK_PERCLK]             = imx_clk_hw_divider_flags(\"perclk\", \"perclk_sel\", base + 0x1c, 0, 6, CLK_IS_CRITICAL);\n\thws[IMX6SX_CLK_VID_PODF]           = imx_clk_hw_divider(\"vid_podf\",       \"vid_sel\",           base + 0x20, 24,   2);\n\thws[IMX6SX_CLK_CAN_PODF]           = imx_clk_hw_divider(\"can_podf\",       \"can_sel\",           base + 0x20, 2,    6);\n\thws[IMX6SX_CLK_USDHC4_PODF]        = imx_clk_hw_divider(\"usdhc4_podf\",    \"usdhc4_sel\",        base + 0x24, 22,   3);\n\thws[IMX6SX_CLK_USDHC3_PODF]        = imx_clk_hw_divider(\"usdhc3_podf\",    \"usdhc3_sel\",        base + 0x24, 19,   3);\n\thws[IMX6SX_CLK_USDHC2_PODF]        = imx_clk_hw_divider(\"usdhc2_podf\",    \"usdhc2_sel\",        base + 0x24, 16,   3);\n\thws[IMX6SX_CLK_USDHC1_PODF]        = imx_clk_hw_divider(\"usdhc1_podf\",    \"usdhc1_sel\",        base + 0x24, 11,   3);\n\thws[IMX6SX_CLK_UART_PODF]          = imx_clk_hw_divider(\"uart_podf\",      \"uart_sel\",          base + 0x24, 0,    6);\n\thws[IMX6SX_CLK_ESAI_PRED]          = imx_clk_hw_divider(\"esai_pred\",      \"esai_sel\",          base + 0x28, 9,    3);\n\thws[IMX6SX_CLK_ESAI_PODF]          = imx_clk_hw_divider(\"esai_podf\",      \"esai_pred\",         base + 0x28, 25,   3);\n\thws[IMX6SX_CLK_SSI3_PRED]          = imx_clk_hw_divider(\"ssi3_pred\",      \"ssi3_sel\",          base + 0x28, 22,   3);\n\thws[IMX6SX_CLK_SSI3_PODF]          = imx_clk_hw_divider(\"ssi3_podf\",      \"ssi3_pred\",         base + 0x28, 16,   6);\n\thws[IMX6SX_CLK_SSI1_PRED]          = imx_clk_hw_divider(\"ssi1_pred\",      \"ssi1_sel\",          base + 0x28, 6,    3);\n\thws[IMX6SX_CLK_SSI1_PODF]          = imx_clk_hw_divider(\"ssi1_podf\",      \"ssi1_pred\",         base + 0x28, 0,    6);\n\thws[IMX6SX_CLK_QSPI2_PRED]         = imx_clk_hw_divider(\"qspi2_pred\",     \"qspi2_sel\",         base + 0x2c, 18,   3);\n\thws[IMX6SX_CLK_QSPI2_PODF]         = imx_clk_hw_divider(\"qspi2_podf\",     \"qspi2_pred\",        base + 0x2c, 21,   6);\n\thws[IMX6SX_CLK_SSI2_PRED]          = imx_clk_hw_divider(\"ssi2_pred\",      \"ssi2_sel\",          base + 0x2c, 6,    3);\n\thws[IMX6SX_CLK_SSI2_PODF]          = imx_clk_hw_divider(\"ssi2_podf\",      \"ssi2_pred\",         base + 0x2c, 0,    6);\n\thws[IMX6SX_CLK_SPDIF_PRED]         = imx_clk_hw_divider(\"spdif_pred\",     \"spdif_sel\",         base + 0x30, 25,   3);\n\thws[IMX6SX_CLK_SPDIF_PODF]         = imx_clk_hw_divider(\"spdif_podf\",     \"spdif_pred\",        base + 0x30, 22,   3);\n\thws[IMX6SX_CLK_AUDIO_PRED]         = imx_clk_hw_divider(\"audio_pred\",     \"audio_sel\",         base + 0x30, 12,   3);\n\thws[IMX6SX_CLK_AUDIO_PODF]         = imx_clk_hw_divider(\"audio_podf\",     \"audio_pred\",        base + 0x30, 9,    3);\n\thws[IMX6SX_CLK_ENET_PODF]          = imx_clk_hw_divider(\"enet_podf\",      \"enet_pre_sel\",      base + 0x34, 12,   3);\n\thws[IMX6SX_CLK_M4_PODF]            = imx_clk_hw_divider(\"m4_podf\",        \"m4_sel\",            base + 0x34, 3,    3);\n\thws[IMX6SX_CLK_ECSPI_PODF]         = imx_clk_hw_divider(\"ecspi_podf\",     \"ecspi_sel\",         base + 0x38, 19,   6);\n\thws[IMX6SX_CLK_LCDIF1_PRED]        = imx_clk_hw_divider(\"lcdif1_pred\",    \"lcdif1_pre_sel\",    base + 0x38, 12,   3);\n\thws[IMX6SX_CLK_LCDIF2_PRED]        = imx_clk_hw_divider(\"lcdif2_pred\",    \"lcdif2_pre_sel\",    base + 0x38, 3,    3);\n\thws[IMX6SX_CLK_DISPLAY_PODF]       = imx_clk_hw_divider(\"display_podf\",   \"display_sel\",       base + 0x3c, 16,   3);\n\thws[IMX6SX_CLK_CSI_PODF]           = imx_clk_hw_divider(\"csi_podf\",       \"csi_sel\",           base + 0x3c, 11,   3);\n\thws[IMX6SX_CLK_CKO1_PODF]          = imx_clk_hw_divider(\"cko1_podf\",      \"cko1_sel\",          base + 0x60, 4,    3);\n\thws[IMX6SX_CLK_CKO2_PODF]          = imx_clk_hw_divider(\"cko2_podf\",      \"cko2_sel\",          base + 0x60, 21,   3);\n\n\thws[IMX6SX_CLK_LDB_DI0_DIV_3_5]    = imx_clk_hw_fixed_factor(\"ldb_di0_div_3_5\", \"ldb_di0_sel\", 2, 7);\n\thws[IMX6SX_CLK_LDB_DI0_DIV_7]      = imx_clk_hw_fixed_factor(\"ldb_di0_div_7\",   \"ldb_di0_sel\", 1, 7);\n\thws[IMX6SX_CLK_LDB_DI1_DIV_3_5]    = imx_clk_hw_fixed_factor(\"ldb_di1_div_3_5\", \"ldb_di1_sel\", 2, 7);\n\thws[IMX6SX_CLK_LDB_DI1_DIV_7]      = imx_clk_hw_fixed_factor(\"ldb_di1_div_7\",   \"ldb_di1_sel\", 1, 7);\n\n\t \n\thws[IMX6SX_CLK_PERIPH]       = imx_clk_hw_busy_mux(\"periph\",   base + 0x14, 25,   1,    base + 0x48, 5,    periph_sels,       ARRAY_SIZE(periph_sels));\n\thws[IMX6SX_CLK_PERIPH2]      = imx_clk_hw_busy_mux(\"periph2\",  base + 0x14, 26,   1,    base + 0x48, 3,    periph2_sels,      ARRAY_SIZE(periph2_sels));\n\t \n\thws[IMX6SX_CLK_OCRAM_PODF]   = imx_clk_hw_busy_divider(\"ocram_podf\",    \"ocram_sel\",   base + 0x14, 16,   3,    base + 0x48, 0);\n\thws[IMX6SX_CLK_AHB]          = imx_clk_hw_busy_divider(\"ahb\",           \"periph\",      base + 0x14, 10,   3,    base + 0x48, 1);\n\thws[IMX6SX_CLK_MMDC_PODF]    = imx_clk_hw_busy_divider(\"mmdc_podf\",     \"periph2\",     base + 0x14, 3,    3,    base + 0x48, 2);\n\thws[IMX6SX_CLK_ARM]          = imx_clk_hw_busy_divider(\"arm\",           \"pll1_sw\",     base + 0x10, 0,    3,    base + 0x48, 16);\n\n\t \n\t \n\thws[IMX6SX_CLK_AIPS_TZ1]     = imx_clk_hw_gate2_flags(\"aips_tz1\", \"ahb\", base + 0x68, 0, CLK_IS_CRITICAL);\n\thws[IMX6SX_CLK_AIPS_TZ2]     = imx_clk_hw_gate2_flags(\"aips_tz2\", \"ahb\", base + 0x68, 2, CLK_IS_CRITICAL);\n\thws[IMX6SX_CLK_APBH_DMA]     = imx_clk_hw_gate2(\"apbh_dma\",      \"usdhc3\",            base + 0x68, 4);\n\thws[IMX6SX_CLK_ASRC_MEM]     = imx_clk_hw_gate2_shared(\"asrc_mem\", \"ahb\",             base + 0x68, 6, &share_count_asrc);\n\thws[IMX6SX_CLK_ASRC_IPG]     = imx_clk_hw_gate2_shared(\"asrc_ipg\", \"ahb\",             base + 0x68, 6, &share_count_asrc);\n\thws[IMX6SX_CLK_CAAM_MEM]     = imx_clk_hw_gate2(\"caam_mem\",      \"ahb\",               base + 0x68, 8);\n\thws[IMX6SX_CLK_CAAM_ACLK]    = imx_clk_hw_gate2(\"caam_aclk\",     \"ahb\",               base + 0x68, 10);\n\thws[IMX6SX_CLK_CAAM_IPG]     = imx_clk_hw_gate2(\"caam_ipg\",      \"ipg\",               base + 0x68, 12);\n\thws[IMX6SX_CLK_CAN1_IPG]     = imx_clk_hw_gate2(\"can1_ipg\",      \"ipg\",               base + 0x68, 14);\n\thws[IMX6SX_CLK_CAN1_SERIAL]  = imx_clk_hw_gate2(\"can1_serial\",   \"can_podf\",          base + 0x68, 16);\n\thws[IMX6SX_CLK_CAN2_IPG]     = imx_clk_hw_gate2(\"can2_ipg\",      \"ipg\",               base + 0x68, 18);\n\thws[IMX6SX_CLK_CAN2_SERIAL]  = imx_clk_hw_gate2(\"can2_serial\",   \"can_podf\",          base + 0x68, 20);\n\thws[IMX6SX_CLK_DCIC1]        = imx_clk_hw_gate2(\"dcic1\",         \"display_podf\",      base + 0x68, 24);\n\thws[IMX6SX_CLK_DCIC2]        = imx_clk_hw_gate2(\"dcic2\",         \"display_podf\",      base + 0x68, 26);\n\thws[IMX6SX_CLK_AIPS_TZ3]     = imx_clk_hw_gate2_flags(\"aips_tz3\", \"ahb\", base + 0x68, 30, CLK_IS_CRITICAL);\n\n\t \n\thws[IMX6SX_CLK_ECSPI1]       = imx_clk_hw_gate2(\"ecspi1\",        \"ecspi_podf\",        base + 0x6c, 0);\n\thws[IMX6SX_CLK_ECSPI2]       = imx_clk_hw_gate2(\"ecspi2\",        \"ecspi_podf\",        base + 0x6c, 2);\n\thws[IMX6SX_CLK_ECSPI3]       = imx_clk_hw_gate2(\"ecspi3\",        \"ecspi_podf\",        base + 0x6c, 4);\n\thws[IMX6SX_CLK_ECSPI4]       = imx_clk_hw_gate2(\"ecspi4\",        \"ecspi_podf\",        base + 0x6c, 6);\n\thws[IMX6SX_CLK_ECSPI5]       = imx_clk_hw_gate2(\"ecspi5\",        \"ecspi_podf\",        base + 0x6c, 8);\n\thws[IMX6SX_CLK_EPIT1]        = imx_clk_hw_gate2(\"epit1\",         \"perclk\",            base + 0x6c, 12);\n\thws[IMX6SX_CLK_EPIT2]        = imx_clk_hw_gate2(\"epit2\",         \"perclk\",            base + 0x6c, 14);\n\thws[IMX6SX_CLK_ESAI_EXTAL]   = imx_clk_hw_gate2_shared(\"esai_extal\", \"esai_podf\",     base + 0x6c, 16, &share_count_esai);\n\thws[IMX6SX_CLK_ESAI_IPG]     = imx_clk_hw_gate2_shared(\"esai_ipg\",   \"ahb\",           base + 0x6c, 16, &share_count_esai);\n\thws[IMX6SX_CLK_ESAI_MEM]     = imx_clk_hw_gate2_shared(\"esai_mem\",   \"ahb\",           base + 0x6c, 16, &share_count_esai);\n\thws[IMX6SX_CLK_WAKEUP]       = imx_clk_hw_gate2_flags(\"wakeup\", \"ipg\", base + 0x6c, 18, CLK_IS_CRITICAL);\n\thws[IMX6SX_CLK_GPT_BUS]      = imx_clk_hw_gate2(\"gpt_bus\",       \"perclk\",            base + 0x6c, 20);\n\thws[IMX6SX_CLK_GPT_SERIAL]   = imx_clk_hw_gate2(\"gpt_serial\",    \"perclk\",            base + 0x6c, 22);\n\thws[IMX6SX_CLK_GPU]          = imx_clk_hw_gate2(\"gpu\",           \"gpu_core_podf\",     base + 0x6c, 26);\n\thws[IMX6SX_CLK_OCRAM_S]      = imx_clk_hw_gate2(\"ocram_s\",       \"ahb\",               base + 0x6c, 28);\n\thws[IMX6SX_CLK_CANFD]        = imx_clk_hw_gate2(\"canfd\",         \"can_podf\",          base + 0x6c, 30);\n\n\t \n\thws[IMX6SX_CLK_CSI]          = imx_clk_hw_gate2(\"csi\",           \"csi_podf\",          base + 0x70, 2);\n\thws[IMX6SX_CLK_I2C1]         = imx_clk_hw_gate2(\"i2c1\",          \"perclk\",            base + 0x70, 6);\n\thws[IMX6SX_CLK_I2C2]         = imx_clk_hw_gate2(\"i2c2\",          \"perclk\",            base + 0x70, 8);\n\thws[IMX6SX_CLK_I2C3]         = imx_clk_hw_gate2(\"i2c3\",          \"perclk\",            base + 0x70, 10);\n\thws[IMX6SX_CLK_OCOTP]        = imx_clk_hw_gate2(\"ocotp\",         \"ipg\",               base + 0x70, 12);\n\thws[IMX6SX_CLK_IOMUXC]       = imx_clk_hw_gate2(\"iomuxc\",        \"lcdif1_podf\",       base + 0x70, 14);\n\thws[IMX6SX_CLK_IPMUX1]       = imx_clk_hw_gate2_flags(\"ipmux1\", \"ahb\", base + 0x70, 16, CLK_IS_CRITICAL);\n\thws[IMX6SX_CLK_IPMUX2]       = imx_clk_hw_gate2_flags(\"ipmux2\", \"ahb\", base + 0x70, 18, CLK_IS_CRITICAL);\n\thws[IMX6SX_CLK_IPMUX3]       = imx_clk_hw_gate2_flags(\"ipmux3\", \"ahb\", base + 0x70, 20, CLK_IS_CRITICAL);\n\thws[IMX6SX_CLK_TZASC1]       = imx_clk_hw_gate2_flags(\"tzasc1\", \"mmdc_podf\", base + 0x70, 22, CLK_IS_CRITICAL);\n\thws[IMX6SX_CLK_LCDIF_APB]    = imx_clk_hw_gate2(\"lcdif_apb\",     \"display_podf\",      base + 0x70, 28);\n\thws[IMX6SX_CLK_PXP_AXI]      = imx_clk_hw_gate2(\"pxp_axi\",       \"display_podf\",      base + 0x70, 30);\n\n\t \n\thws[IMX6SX_CLK_M4]           = imx_clk_hw_gate2(\"m4\",            \"m4_podf\",           base + 0x74, 2);\n\thws[IMX6SX_CLK_ENET]         = imx_clk_hw_gate2(\"enet\",          \"ipg\",               base + 0x74, 4);\n\thws[IMX6SX_CLK_ENET_AHB]     = imx_clk_hw_gate2(\"enet_ahb\",      \"enet_sel\",          base + 0x74, 4);\n\thws[IMX6SX_CLK_DISPLAY_AXI]  = imx_clk_hw_gate2(\"display_axi\",   \"display_podf\",      base + 0x74, 6);\n\thws[IMX6SX_CLK_LCDIF2_PIX]   = imx_clk_hw_gate2(\"lcdif2_pix\",    \"lcdif2_sel\",        base + 0x74, 8);\n\thws[IMX6SX_CLK_LCDIF1_PIX]   = imx_clk_hw_gate2(\"lcdif1_pix\",    \"lcdif1_sel\",        base + 0x74, 10);\n\thws[IMX6SX_CLK_LDB_DI0]      = imx_clk_hw_gate2(\"ldb_di0\",       \"ldb_di0_div_sel\",   base + 0x74, 12);\n\thws[IMX6SX_CLK_QSPI1]        = imx_clk_hw_gate2(\"qspi1\",         \"qspi1_podf\",        base + 0x74, 14);\n\thws[IMX6SX_CLK_MLB]          = imx_clk_hw_gate2(\"mlb\",           \"ahb\",               base + 0x74, 18);\n\thws[IMX6SX_CLK_MMDC_P0_FAST] = imx_clk_hw_gate2_flags(\"mmdc_p0_fast\", \"mmdc_podf\", base + 0x74, 20, CLK_IS_CRITICAL);\n\thws[IMX6SX_CLK_MMDC_P0_IPG]  = imx_clk_hw_gate2_flags(\"mmdc_p0_ipg\", \"ipg\", base + 0x74, 24, CLK_IS_CRITICAL);\n\thws[IMX6SX_CLK_MMDC_P1_IPG]  = imx_clk_hw_gate2_flags(\"mmdc_p1_ipg\", \"ipg\", base + 0x74, 26, CLK_IS_CRITICAL);\n\thws[IMX6SX_CLK_OCRAM]        = imx_clk_hw_gate2_flags(\"ocram\", \"ocram_podf\", base + 0x74, 28, CLK_IS_CRITICAL);\n\n\t \n\thws[IMX6SX_CLK_PCIE_AXI]     = imx_clk_hw_gate2(\"pcie_axi\",      \"display_podf\",      base + 0x78, 0);\n\thws[IMX6SX_CLK_QSPI2]        = imx_clk_hw_gate2(\"qspi2\",         \"qspi2_podf\",        base + 0x78, 10);\n\thws[IMX6SX_CLK_PER1_BCH]     = imx_clk_hw_gate2(\"per1_bch\",      \"usdhc3\",            base + 0x78, 12);\n\thws[IMX6SX_CLK_PER2_MAIN]    = imx_clk_hw_gate2_flags(\"per2_main\", \"ahb\", base + 0x78, 14, CLK_IS_CRITICAL);\n\thws[IMX6SX_CLK_PWM1]         = imx_clk_hw_gate2(\"pwm1\",          \"perclk\",            base + 0x78, 16);\n\thws[IMX6SX_CLK_PWM2]         = imx_clk_hw_gate2(\"pwm2\",          \"perclk\",            base + 0x78, 18);\n\thws[IMX6SX_CLK_PWM3]         = imx_clk_hw_gate2(\"pwm3\",          \"perclk\",            base + 0x78, 20);\n\thws[IMX6SX_CLK_PWM4]         = imx_clk_hw_gate2(\"pwm4\",          \"perclk\",            base + 0x78, 22);\n\thws[IMX6SX_CLK_GPMI_BCH_APB] = imx_clk_hw_gate2(\"gpmi_bch_apb\",  \"usdhc3\",            base + 0x78, 24);\n\thws[IMX6SX_CLK_GPMI_BCH]     = imx_clk_hw_gate2(\"gpmi_bch\",      \"usdhc4\",            base + 0x78, 26);\n\thws[IMX6SX_CLK_GPMI_IO]      = imx_clk_hw_gate2(\"gpmi_io\",       \"qspi2_podf\",        base + 0x78, 28);\n\thws[IMX6SX_CLK_GPMI_APB]     = imx_clk_hw_gate2(\"gpmi_apb\",      \"usdhc3\",            base + 0x78, 30);\n\n\t \n\thws[IMX6SX_CLK_ROM]          = imx_clk_hw_gate2_flags(\"rom\", \"ahb\", base + 0x7c, 0, CLK_IS_CRITICAL);\n\thws[IMX6SX_CLK_SDMA]         = imx_clk_hw_gate2(\"sdma\",          \"ahb\",               base + 0x7c, 6);\n\thws[IMX6SX_CLK_SPBA]         = imx_clk_hw_gate2(\"spba\",          \"ipg\",               base + 0x7c, 12);\n\thws[IMX6SX_CLK_AUDIO]        = imx_clk_hw_gate2_shared(\"audio\",  \"audio_podf\",        base + 0x7c, 14, &share_count_audio);\n\thws[IMX6SX_CLK_SPDIF]        = imx_clk_hw_gate2_shared(\"spdif\",  \"spdif_podf\",        base + 0x7c, 14, &share_count_audio);\n\thws[IMX6SX_CLK_SPDIF_GCLK]   = imx_clk_hw_gate2_shared(\"spdif_gclk\",    \"ipg\",        base + 0x7c, 14, &share_count_audio);\n\thws[IMX6SX_CLK_SSI1_IPG]     = imx_clk_hw_gate2_shared(\"ssi1_ipg\",      \"ipg\",        base + 0x7c, 18, &share_count_ssi1);\n\thws[IMX6SX_CLK_SSI2_IPG]     = imx_clk_hw_gate2_shared(\"ssi2_ipg\",      \"ipg\",        base + 0x7c, 20, &share_count_ssi2);\n\thws[IMX6SX_CLK_SSI3_IPG]     = imx_clk_hw_gate2_shared(\"ssi3_ipg\",      \"ipg\",        base + 0x7c, 22, &share_count_ssi3);\n\thws[IMX6SX_CLK_SSI1]         = imx_clk_hw_gate2_shared(\"ssi1\",          \"ssi1_podf\",  base + 0x7c, 18, &share_count_ssi1);\n\thws[IMX6SX_CLK_SSI2]         = imx_clk_hw_gate2_shared(\"ssi2\",          \"ssi2_podf\",  base + 0x7c, 20, &share_count_ssi2);\n\thws[IMX6SX_CLK_SSI3]         = imx_clk_hw_gate2_shared(\"ssi3\",          \"ssi3_podf\",  base + 0x7c, 22, &share_count_ssi3);\n\thws[IMX6SX_CLK_UART_IPG]     = imx_clk_hw_gate2(\"uart_ipg\",      \"ipg\",               base + 0x7c, 24);\n\thws[IMX6SX_CLK_UART_SERIAL]  = imx_clk_hw_gate2(\"uart_serial\",   \"uart_podf\",         base + 0x7c, 26);\n\thws[IMX6SX_CLK_SAI1_IPG]     = imx_clk_hw_gate2_shared(\"sai1_ipg\", \"ipg\",             base + 0x7c, 28, &share_count_sai1);\n\thws[IMX6SX_CLK_SAI2_IPG]     = imx_clk_hw_gate2_shared(\"sai2_ipg\", \"ipg\",             base + 0x7c, 30, &share_count_sai2);\n\thws[IMX6SX_CLK_SAI1]         = imx_clk_hw_gate2_shared(\"sai1\",\t\"ssi1_podf\",        base + 0x7c, 28, &share_count_sai1);\n\thws[IMX6SX_CLK_SAI2]         = imx_clk_hw_gate2_shared(\"sai2\",\t\"ssi2_podf\",        base + 0x7c, 30, &share_count_sai2);\n\n\t \n\thws[IMX6SX_CLK_USBOH3]       = imx_clk_hw_gate2(\"usboh3\",        \"ipg\",               base + 0x80, 0);\n\thws[IMX6SX_CLK_USDHC1]       = imx_clk_hw_gate2(\"usdhc1\",        \"usdhc1_podf\",       base + 0x80, 2);\n\thws[IMX6SX_CLK_USDHC2]       = imx_clk_hw_gate2(\"usdhc2\",        \"usdhc2_podf\",       base + 0x80, 4);\n\thws[IMX6SX_CLK_USDHC3]       = imx_clk_hw_gate2(\"usdhc3\",        \"usdhc3_podf\",       base + 0x80, 6);\n\thws[IMX6SX_CLK_USDHC4]       = imx_clk_hw_gate2(\"usdhc4\",        \"usdhc4_podf\",       base + 0x80, 8);\n\thws[IMX6SX_CLK_EIM_SLOW]     = imx_clk_hw_gate2(\"eim_slow\",      \"eim_slow_podf\",     base + 0x80, 10);\n\thws[IMX6SX_CLK_PWM8]         = imx_clk_hw_gate2(\"pwm8\",          \"perclk\",            base + 0x80, 16);\n\thws[IMX6SX_CLK_VADC]         = imx_clk_hw_gate2(\"vadc\",          \"vid_podf\",          base + 0x80, 20);\n\thws[IMX6SX_CLK_GIS]          = imx_clk_hw_gate2(\"gis\",           \"display_podf\",      base + 0x80, 22);\n\thws[IMX6SX_CLK_I2C4]         = imx_clk_hw_gate2(\"i2c4\",          \"perclk\",            base + 0x80, 24);\n\thws[IMX6SX_CLK_PWM5]         = imx_clk_hw_gate2(\"pwm5\",          \"perclk\",            base + 0x80, 26);\n\thws[IMX6SX_CLK_PWM6]         = imx_clk_hw_gate2(\"pwm6\",          \"perclk\",            base + 0x80, 28);\n\thws[IMX6SX_CLK_PWM7]         = imx_clk_hw_gate2(\"pwm7\",          \"perclk\",            base + 0x80, 30);\n\n\thws[IMX6SX_CLK_CKO1]         = imx_clk_hw_gate(\"cko1\",           \"cko1_podf\",         base + 0x60, 7);\n\thws[IMX6SX_CLK_CKO2]         = imx_clk_hw_gate(\"cko2\",           \"cko2_podf\",         base + 0x60, 24);\n\n\t \n\timx_mmdc_mask_handshake(base, 0);\n\n\timx_check_clk_hws(hws, IMX6SX_CLK_CLK_END);\n\n\tof_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data);\n\n\tif (IS_ENABLED(CONFIG_USB_MXS_PHY)) {\n\t\tclk_prepare_enable(hws[IMX6SX_CLK_USBPHY1_GATE]->clk);\n\t\tclk_prepare_enable(hws[IMX6SX_CLK_USBPHY2_GATE]->clk);\n\t}\n\n\t \n\tclk_set_parent(hws[IMX6SX_CLK_EIM_SLOW_SEL]->clk, hws[IMX6SX_CLK_PLL2_PFD2]->clk);\n\tclk_set_rate(hws[IMX6SX_CLK_EIM_SLOW]->clk, 132000000);\n\n\t \n\tclk_set_parent(hws[IMX6SX_CLK_LCDIF1_PRE_SEL]->clk, hws[IMX6SX_CLK_PLL5_VIDEO_DIV]->clk);\n\tclk_set_parent(hws[IMX6SX_CLK_LCDIF1_SEL]->clk, hws[IMX6SX_CLK_LCDIF1_PODF]->clk);\n\n\t \n\tif (clk_set_parent(hws[IMX6SX_CLK_LVDS1_SEL]->clk, hws[IMX6SX_CLK_PCIE_REF_125M]->clk))\n\t\tpr_err(\"Failed to set pcie bus parent clk.\\n\");\n\n\t \n\tclk_set_parent(hws[IMX6SX_CLK_ENET_PRE_SEL]->clk, hws[IMX6SX_CLK_PLL2_PFD2]->clk);\n\tclk_set_parent(hws[IMX6SX_CLK_ENET_SEL]->clk, hws[IMX6SX_CLK_ENET_PODF]->clk);\n\tclk_set_rate(hws[IMX6SX_CLK_ENET_PODF]->clk, 200000000);\n\tclk_set_rate(hws[IMX6SX_CLK_ENET_REF]->clk, 125000000);\n\tclk_set_rate(hws[IMX6SX_CLK_ENET2_REF]->clk, 125000000);\n\n\t \n\tclk_set_rate(hws[IMX6SX_CLK_PLL4_AUDIO_DIV]->clk, 393216000);\n\n\tclk_set_parent(hws[IMX6SX_CLK_SPDIF_SEL]->clk, hws[IMX6SX_CLK_PLL4_AUDIO_DIV]->clk);\n\tclk_set_rate(hws[IMX6SX_CLK_SPDIF_PODF]->clk, 98304000);\n\n\tclk_set_parent(hws[IMX6SX_CLK_AUDIO_SEL]->clk, hws[IMX6SX_CLK_PLL3_USB_OTG]->clk);\n\tclk_set_rate(hws[IMX6SX_CLK_AUDIO_PODF]->clk, 24000000);\n\n\tclk_set_parent(hws[IMX6SX_CLK_SSI1_SEL]->clk, hws[IMX6SX_CLK_PLL4_AUDIO_DIV]->clk);\n\tclk_set_parent(hws[IMX6SX_CLK_SSI2_SEL]->clk, hws[IMX6SX_CLK_PLL4_AUDIO_DIV]->clk);\n\tclk_set_parent(hws[IMX6SX_CLK_SSI3_SEL]->clk, hws[IMX6SX_CLK_PLL4_AUDIO_DIV]->clk);\n\tclk_set_rate(hws[IMX6SX_CLK_SSI1_PODF]->clk, 24576000);\n\tclk_set_rate(hws[IMX6SX_CLK_SSI2_PODF]->clk, 24576000);\n\tclk_set_rate(hws[IMX6SX_CLK_SSI3_PODF]->clk, 24576000);\n\n\tclk_set_parent(hws[IMX6SX_CLK_ESAI_SEL]->clk, hws[IMX6SX_CLK_PLL4_AUDIO_DIV]->clk);\n\tclk_set_rate(hws[IMX6SX_CLK_ESAI_PODF]->clk, 24576000);\n\n\t \n\tclk_set_parent(hws[IMX6SX_CLK_VID_SEL]->clk, hws[IMX6SX_CLK_PLL3_USB_OTG]->clk);\n\n\t \n\tclk_set_parent(hws[IMX6SX_CLK_CAN_SEL]->clk, hws[IMX6SX_CLK_PLL3_60M]->clk);\n\n\t \n\tclk_set_parent(hws[IMX6SX_CLK_GPU_CORE_SEL]->clk, hws[IMX6SX_CLK_PLL3_PFD0]->clk);\n\tclk_set_parent(hws[IMX6SX_CLK_GPU_AXI_SEL]->clk, hws[IMX6SX_CLK_PLL3_PFD0]->clk);\n\n\tclk_set_parent(hws[IMX6SX_CLK_QSPI1_SEL]->clk, hws[IMX6SX_CLK_PLL2_BUS]->clk);\n\tclk_set_parent(hws[IMX6SX_CLK_QSPI2_SEL]->clk, hws[IMX6SX_CLK_PLL2_BUS]->clk);\n\n\timx_register_uart_clocks();\n}\nCLK_OF_DECLARE(imx6sx, \"fsl,imx6sx-ccm\", imx6sx_clocks_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}