<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_PCB_Stack-up"><title>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</title><body><section id="SECTION_C8F0D554-BD51-4F46-B8E9-570F46FE9A87"><p>Pcb Type: Type-4 2-x-2+</p><p>Pcb Thickness: 0.8mm</p><p>Pcb Layer Count: 10</p><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Variant: For LPDDR5/x Memory Down</p><table id="TABLE_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_1" scale="60"><title>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML), For LPDDR5/x Memory Down</title><tgroup cols="9"><thead><row valign="top"><entry outputclass="rotate90">Routing Layer</entry><entry outputclass="rotate90">Description</entry><entry outputclass="rotate90">Tline Type</entry><entry outputclass="rotate90">Description Memory</entry><entry outputclass="rotate90">Tline Type Memory</entry><entry outputclass="rotate90">Thickness (um)</entry><entry outputclass="rotate90">EDW</entry><entry outputclass="rotate90">Dielectric Constant</entry><entry outputclass="rotate90">Loss Tangent</entry></row></thead><tbody><row><entry><p /></entry><entry><p>S/M</p></entry><entry><p>None</p></entry><entry><p>S/M</p></entry><entry><p>None</p></entry><entry><p>13</p></entry><entry><p /></entry><entry><p>4</p></entry><entry><p>0.031</p></entry></row><row><entry><p>1</p></entry><entry><p>Power, Main Route</p></entry><entry><p>MS</p></entry><entry><p>Power</p></entry><entry><p>GND/Power</p></entry><entry><p>30</p></entry><entry><p>9.6</p></entry><entry><p /></entry><entry><p /></entry></row><row><entry><p /></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>55</p></entry><entry><p /></entry><entry><p>3.4</p></entry><entry><p>0.009</p></entry></row><row><entry><p>2</p></entry><entry><p>GND</p></entry><entry><p>GND/Power</p></entry><entry><p>BO, Main Route, Power</p></entry><entry><p>SL</p></entry><entry><p>20</p></entry><entry><p>6.7</p></entry><entry><p /></entry><entry><p /></entry></row><row><entry><p /></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>60</p></entry><entry><p /></entry><entry><p>3.4</p></entry><entry><p>0.009</p></entry></row><row><entry><p>3</p></entry><entry><p>BO, Main Route, Power</p></entry><entry><p>SL</p></entry><entry><p>GND</p></entry><entry><p>GND/Power</p></entry><entry><p>25</p></entry><entry><p>8.2</p></entry><entry><p /></entry><entry><p /></entry></row><row><entry><p /></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>55</p></entry><entry><p /></entry><entry><p>3.4</p></entry><entry><p>0.009</p></entry></row><row><entry><p>4</p></entry><entry><p>GND, Power</p></entry><entry><p>GND/Power</p></entry><entry><p>BO, Main Route</p></entry><entry><p>SL</p></entry><entry><p>15</p></entry><entry><p>5.3</p></entry><entry><p /></entry><entry><p /></entry></row><row><entry><p /></entry><entry><p>CORE</p></entry><entry><p>None</p></entry><entry><p>CORE</p></entry><entry><p>None</p></entry><entry><p>64</p></entry><entry><p /></entry><entry><p>3.7</p></entry><entry><p>0.008</p></entry></row><row><entry><p>5</p></entry><entry><p>GND</p></entry><entry><p>GND/Power</p></entry><entry><p>GND</p></entry><entry><p>GND/Power</p></entry><entry><p>30</p></entry><entry><p /></entry><entry><p /></entry><entry><p /></entry></row><row><entry><p /></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>3.7</p></entry><entry><p>0.009</p></entry></row><row><entry><p>6</p></entry><entry><p>BO, Main Route, Power</p></entry><entry><p>SL</p></entry><entry><p>BO, Main Route, Power</p></entry><entry><p>SL</p></entry><entry><p>30</p></entry><entry><p>9.6</p></entry><entry><p /></entry><entry><p /></entry></row><row><entry><p /></entry><entry><p>CORE</p></entry><entry><p>None</p></entry><entry><p>CORE</p></entry><entry><p>None</p></entry><entry><p>64</p></entry><entry><p /></entry><entry><p>3.7</p></entry><entry><p>0.008</p></entry></row><row><entry><p>7</p></entry><entry><p>GND</p></entry><entry><p>GND/Power</p></entry><entry><p>GND</p></entry><entry><p>GND/Power</p></entry><entry><p>15</p></entry><entry><p /></entry><entry><p /></entry><entry><p /></entry></row><row><entry><p /></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>55</p></entry><entry><p /></entry><entry><p>3.4</p></entry><entry><p>0.009</p></entry></row><row><entry><p>8</p></entry><entry><p>BO, Main Route, Power</p></entry><entry><p>SL</p></entry><entry><p>BO, Main Route, Power</p></entry><entry><p>SL</p></entry><entry><p>25</p></entry><entry><p>8.2</p></entry><entry><p /></entry><entry><p /></entry></row><row><entry><p /></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>60</p></entry><entry><p /></entry><entry><p>3.4</p></entry><entry><p>0.009</p></entry></row><row><entry><p>9</p></entry><entry><p>GND</p></entry><entry><p>GND/Power</p></entry><entry><p>GND</p></entry><entry><p>GND/Power</p></entry><entry><p>20</p></entry><entry><p /></entry><entry><p /></entry><entry><p /></entry></row><row><entry><p /></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>PP</p></entry><entry><p>None</p></entry><entry><p>55</p></entry><entry><p /></entry><entry><p>3.4</p></entry><entry><p>0.009</p></entry></row><row><entry><p>10</p></entry><entry><p>Power, Main Route</p></entry><entry><p>MS</p></entry><entry><p>Power</p></entry><entry><p>GND/Power</p></entry><entry><p>30</p></entry><entry><p>9.6</p></entry><entry><p /></entry><entry><p /></entry></row><row><entry><p /></entry><entry><p>S/M</p></entry><entry><p>None</p></entry><entry><p>S/M</p></entry><entry><p>None</p></entry><entry><p>13</p></entry><entry><p /></entry><entry><p>4</p></entry><entry><p>0.031</p></entry></row></tbody></tgroup></table><table id="TABLE_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Thinner dielectric thickness has been chosen specifically on SL layers to ensure POR memory speeds can be met for DQ/DQS/WCK signals. Customers following thicker dielectrics from POR stack-up will need to ensure cross talk co-efficient are equal to or less than those specified in memory Tline spec.</p></entry></row></tbody></tgroup></table></section></body></topic>