// Seed: 985286602
module module_0 (
    output wand id_0,
    input wire id_1,
    input wand id_2,
    output wand id_3,
    input tri id_4,
    output tri1 id_5,
    output wor id_6,
    input tri id_7,
    input supply1 id_8,
    input tri id_9
    , id_11
);
  genvar id_12;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wor id_2,
    input supply1 id_3,
    output wire id_4,
    output wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wand id_8,
    input tri1 id_9,
    input supply0 id_10,
    inout tri0 id_11,
    output wire id_12,
    output wire id_13,
    input wire id_14,
    output wire id_15,
    input tri0 id_16,
    input supply1 id_17
);
  wire id_19;
  assign id_4 = 1;
  supply1 id_20;
  wire id_21;
  xor (id_15, id_7, id_1, id_11, id_17, id_14, id_3, id_6, id_9, id_21, id_19, id_8, id_0);
  assign id_20 = {id_8};
  module_0(
      id_2, id_1, id_7, id_5, id_3, id_15, id_4, id_0, id_14, id_16
  );
  wire id_22 = id_11;
endmodule
