// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Analog Devices AD4134
 * https://wiki.analog.com/resources/tools-software/linux-drivers/iio-adc/ad4134
 * https://wiki.analog.com/resources/eval/user-guides/ad4134
 *
 * hdl_project: <ad4134_fmc/zed>
 *
 * Copyright (C) 2022 Analog Devices, Inc.
 */
/dts-v1/;

#include <dt-bindings/gpio/gpio.h>

#include "zynq-zed.dtsi"
#include "zynq-zed-adv7511.dtsi"

/ {
	avdd5: regulator-avdd5 {
		compatible = "regulator-fixed";
		regulator-name = "avdd5";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		regulator-always-on;
	};

	avdd1v8: regulator-avdd1v8 {
		compatible = "regulator-fixed";
		regulator-name = "avdd1v8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	iovdd: regulator-iovdd {
		compatible = "regulator-fixed";
		regulator-name = "iovdd";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	refin: regulator-refin {
		compatible = "regulator-fixed";
		regulator-name = "refin";
		regulator-min-microvolt = <4096000>;
		regulator-max-microvolt = <4096000>;
		regulator-always-on;
	};

	sys_clk: sys-clk {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <48000000>;
	};
};

&fpga_axi {
	rx_dma: rx-dmac@44a30000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x44a30000 0x1000>;
		#dma-cells = <1>;
		interrupt-parent = <&intc>;
		interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc 15>;

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <128>;
				adi,source-bus-type = <1>;
				adi,destination-bus-width = <64>;
				adi,destination-bus-type = <0>;
			};
		};
	};

	axi_spi_engine_0: spi@44a00000 {
		compatible = "adi,axi-spi-engine-1.00.a";
		reg = <0x44a00000 0x10000>;
		interrupt-parent = <&intc>;
		interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc 15 &spi_clk>;
		clock-names = "s_axi_aclk", "spi_clk";
		num-cs = <1>;

		#address-cells = <0x1>;
		#size-cells = <0x0>;

		ad4134_spi_engine: spi_engine@0 {
			compatible = "adi,ad4134-spi-engine";
			reg = <0>;

			spi-max-frequency = <48000000>;

			spi-cpha;
		};
	};

	ad4134_odr_generator: odr_generator@44b00000 {
		compatible = "adi,axi-pwmgen";
		reg = <0x44b00000 0x10000>;
		#pwm-cells = <2>;
		clocks = <&clkc 15>;
	};

	spi_clk: axi_clkgen@44b10000 {
		compatible = "adi,axi-clkgen-2.00.a";
		reg = <0x44b10000 0x10000>;
		#clock-cells = <0>;
		clocks = <&clkc 15>, <&clkc 15>;
		clock-names = "s_axi_aclk", "clkin1";
	};
};

&spi0 {
	status = "okay";

	ad4134: adc@0 {
		compatible = "adi,ad4134";
		reg = <0>;

		spi-max-frequency = <1000000>;

		reset-gpios = <&gpio0 86 GPIO_ACTIVE_LOW>;

		clocks = <&sys_clk>;
		clock-names = "sys_clk";

		dmas = <&rx_dma 0>;
		dma-names = "rx";

		pwms = <&ad4134_odr_generator 0 0>;
		pwm-names = "odr_pwm";

		avdd5-supply = <&avdd5>;
		avdd1v8-supply = <&avdd1v8>;
		iovdd-supply = <&iovdd>;
		refin-supply = <&refin>;

		adi,spi-engine = <&ad4134_spi_engine>;
	};
};
