<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_2" LaunchPart="xc7a35tcsg324-3" LaunchTime="1529252039">
  <File Type="PA-TCL" Name="whole_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="whole_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="whole_wrapper.vds"/>
  <File Type="RDS-DCP" Name="whole_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/whole/whole.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/whole/hdl/whole_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../users/think/desktop/component.xml">
      <FileInfo SFType="IPXACT"/>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="whole_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/new.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/new.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_5_2"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_6_1"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_8_0"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_11_0"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_13_0"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_13_1"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_13_2"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_5_1"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_6_0"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_3_1"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_13_3"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_counter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_alu4_wrapper_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_util_vector_logic_13_4"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_fp_even_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_alu4_wrapper_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="whole_Three_to_Seven_0_0"/>
</GenRun>
