// Seed: 2261363385
module module_0 (
    output uwire id_0,
    input uwire id_1
    , id_6,
    input supply0 id_2,
    input wire id_3,
    output wand id_4
);
  logic id_7;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd84,
    parameter id_2 = 32'd3,
    parameter id_3 = 32'd51
) (
    input  tri   id_0,
    output wor   _id_1,
    input  wor   _id_2,
    input  uwire _id_3,
    output uwire id_4,
    output logic id_5
);
  always @(posedge -1 or negedge 1) begin : LABEL_0
    id_5 <= -1'b0;
  end
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_0,
      id_4
  );
  logic [id_3 : {  id_2  &  1 'd0 &  -1  ,  1  }  <=  id_1] id_7;
  wire id_8;
  assign id_4 = id_7;
  always @(posedge id_2) force id_4 = -1;
endmodule
