// Seed: 390420702
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output wor id_2,
    output wand id_3,
    output supply1 id_4
);
  initial id_3 = id_0;
  xor primCall (id_2, id_0, id_1, id_6, id_7);
  integer id_6 = id_0;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1,
    input wire id_2,
    input tri id_3,
    output wire id_4,
    input wire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  tri1 id_8 = id_2;
endmodule
