[Library]
others = $MODEL_TECH/../modelsim.ini
fusion = C:/Microsemi/Libero_SoC_v11.7/Designer/lib/modelsim/precompiled/vhdl/fusion








presynth = presynth
COREAPBSRAM_LIB = COREAPBSRAM_LIB
COREUARTAPB_LIB = ../component/Actel/DirectCore/CoreUARTapb/3.1.105/mti/lib_vhdl_rtl/COREUARTAPB_LIB




























syncad_vhdl_lib = C:\Microsemi\Libero_SoC_v11.7\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
