{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606389237728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606389237794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 12:13:57 2020 " "Processing started: Thu Nov 26 12:13:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606389237794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606389237794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Com_NMEA -c Com_NMEA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Com_NMEA -c Com_NMEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606389237795 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606389239878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmea_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmea_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nmea_tx-arch_nmea_tx " "Found design unit 1: nmea_tx-arch_nmea_tx" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606389263728 ""} { "Info" "ISGN_ENTITY_NAME" "1 nmea_tx " "Found entity 1: nmea_tx" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606389263728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606389263728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmea_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmea_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nmea_rx-arch_nmea_rx " "Found design unit 1: nmea_rx-arch_nmea_rx" {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606389263745 ""} { "Info" "ISGN_ENTITY_NAME" "1 nmea_rx " "Found entity 1: nmea_rx" {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606389263745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606389263745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "com_nmea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file com_nmea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Com_NMEA-arch_Com_NMEA " "Found design unit 1: Com_NMEA-arch_Com_NMEA" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606389263747 ""} { "Info" "ISGN_ENTITY_NAME" "1 Com_NMEA " "Found entity 1: Com_NMEA" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606389263747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606389263747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Com_NMEA " "Elaborating entity \"Com_NMEA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606389263793 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chipselect Com_NMEA.vhd(54) " "VHDL Signal Declaration warning at Com_NMEA.vhd(54): used implicit default value for signal \"chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606389263795 "|Com_NMEA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_n Com_NMEA.vhd(54) " "VHDL Signal Declaration warning at Com_NMEA.vhd(54): used implicit default value for signal \"write_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606389263795 "|Com_NMEA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address Com_NMEA.vhd(55) " "VHDL Signal Declaration warning at Com_NMEA.vhd(55): used implicit default value for signal \"address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606389263795 "|Com_NMEA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writedata Com_NMEA.vhd(56) " "VHDL Signal Declaration warning at Com_NMEA.vhd(56): used implicit default value for signal \"writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606389263795 "|Com_NMEA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readdata Com_NMEA.vhd(57) " "Verilog HDL or VHDL warning at Com_NMEA.vhd(57): object \"readdata\" assigned a value but never read" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606389263795 "|Com_NMEA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done_probe Com_NMEA.vhd(58) " "Verilog HDL or VHDL warning at Com_NMEA.vhd(58): object \"done_probe\" assigned a value but never read" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606389263795 "|Com_NMEA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "val_data Com_NMEA.vhd(60) " "Verilog HDL or VHDL warning at Com_NMEA.vhd(60): object \"val_data\" assigned a value but never read" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606389263795 "|Com_NMEA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "val_chaine Com_NMEA.vhd(60) " "Verilog HDL or VHDL warning at Com_NMEA.vhd(60): object \"val_chaine\" assigned a value but never read" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606389263796 "|Com_NMEA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nmea_tx nmea_tx:tx A:arch_nmea_tx " "Elaborating entity \"nmea_tx\" using architecture \"A:arch_nmea_tx\" for hierarchy \"nmea_tx:tx\"" {  } { { "Com_NMEA.vhd" "tx" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606389263797 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readdata nmea_tx.vhd(13) " "VHDL Signal Declaration warning at nmea_tx.vhd(13): used implicit default value for signal \"readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606389263800 "|Com_NMEA|nmea_tx:tx"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "synchro nmea_tx.vhd(33) " "VHDL Signal Declaration warning at nmea_tx.vhd(33): used explicit default value for signal \"synchro\" because signal was never assigned a value" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606389263800 "|Com_NMEA|nmea_tx:tx"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "centaine nmea_tx.vhd(34) " "VHDL Signal Declaration warning at nmea_tx.vhd(34): used explicit default value for signal \"centaine\" because signal was never assigned a value" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606389263800 "|Com_NMEA|nmea_tx:tx"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dizaine nmea_tx.vhd(35) " "VHDL Signal Declaration warning at nmea_tx.vhd(35): used explicit default value for signal \"dizaine\" because signal was never assigned a value" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606389263800 "|Com_NMEA|nmea_tx:tx"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unite nmea_tx.vhd(36) " "VHDL Signal Declaration warning at nmea_tx.vhd(36): used explicit default value for signal \"unite\" because signal was never assigned a value" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606389263800 "|Com_NMEA|nmea_tx:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nmea_rx nmea_rx:rx A:arch_nmea_rx " "Elaborating entity \"nmea_rx\" using architecture \"A:arch_nmea_rx\" for hierarchy \"nmea_rx:rx\"" {  } { { "Com_NMEA.vhd" "rx" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606389263801 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readdata nmea_rx.vhd(11) " "VHDL Signal Declaration warning at nmea_rx.vhd(11): used implicit default value for signal \"readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606389263803 "|Com_NMEA|nmea_rx:rx"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "raz_n nmea_rx.vhd(25) " "VHDL Signal Declaration warning at nmea_rx.vhd(25): used implicit default value for signal \"raz_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606389263803 "|Com_NMEA|nmea_rx:rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_h nmea_rx.vhd(29) " "Verilog HDL or VHDL warning at nmea_rx.vhd(29): object \"data_h\" assigned a value but never read" {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606389263803 "|Com_NMEA|nmea_rx:rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_m nmea_rx.vhd(29) " "Verilog HDL or VHDL warning at nmea_rx.vhd(29): object \"data_m\" assigned a value but never read" {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606389263803 "|Com_NMEA|nmea_rx:rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_l nmea_rx.vhd(29) " "Verilog HDL or VHDL warning at nmea_rx.vhd(29): object \"data_l\" assigned a value but never read" {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606389263803 "|Com_NMEA|nmea_rx:rx"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_synchro nmea_rx.vhd(29) " "VHDL Signal Declaration warning at nmea_rx.vhd(29): used implicit default value for signal \"data_synchro\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606389263803 "|Com_NMEA|nmea_rx:rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n nmea_rx.vhd(108) " "VHDL Process Statement warning at nmea_rx.vhd(108): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nmea_rx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_rx.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606389263803 "|Com_NMEA|nmea_rx:rx"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 194 -1 0 } } { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 152 -1 0 } } { "nmea_tx.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/nmea_tx.vhd" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1606389265029 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1606389265030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1606389265243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606389266369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606389266369 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "Com_NMEA.vhd" "" { Text "E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_Q15/Com_NMEA.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606389266555 "|Com_NMEA|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1606389266555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606389266556 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606389266556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606389266556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606389266556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606389266697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 12:14:26 2020 " "Processing ended: Thu Nov 26 12:14:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606389266697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606389266697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606389266697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606389266697 ""}
