Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Oct 16 00:21:01 2018
| Host         : DESKTOP-2VOHK5I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 191 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 978 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.930        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.930        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 2.291ns (44.700%)  route 2.834ns (55.300%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.632     5.235    clk_gen/clk
    SLICE_X8Y78          FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[12]
    SLICE_X9Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.685 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.877     7.562    clk_gen/count20_carry_i_8_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.686 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.149     8.835    clk_gen/count20_carry_i_4_n_0
    SLICE_X8Y76          LUT5 (Prop_lut5_I3_O)        0.124     8.959 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.959    clk_gen/count2_0[4]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.335 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_gen/count20_carry_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.452    clk_gen/count20_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.686    clk_gen/count20_carry__2_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.803    clk_gen/count20_carry__3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.920    clk_gen/count20_carry__4_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.037 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.037    clk_gen/count20_carry__5_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.360 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.360    clk_gen/p_0_in[30]
    SLICE_X8Y83          FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.517    14.940    clk_gen/clk
    SLICE_X8Y83          FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)        0.109    15.290    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 2.207ns (43.779%)  route 2.834ns (56.222%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.632     5.235    clk_gen/clk
    SLICE_X8Y78          FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[12]
    SLICE_X9Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.685 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.877     7.562    clk_gen/count20_carry_i_8_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.686 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.149     8.835    clk_gen/count20_carry_i_4_n_0
    SLICE_X8Y76          LUT5 (Prop_lut5_I3_O)        0.124     8.959 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.959    clk_gen/count2_0[4]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.335 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_gen/count20_carry_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.452    clk_gen/count20_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.686    clk_gen/count20_carry__2_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.803    clk_gen/count20_carry__3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.920    clk_gen/count20_carry__4_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.037 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.037    clk_gen/count20_carry__5_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.276 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.276    clk_gen/p_0_in[31]
    SLICE_X8Y83          FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.517    14.940    clk_gen/clk
    SLICE_X8Y83          FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)        0.109    15.290    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 2.187ns (43.555%)  route 2.834ns (56.445%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.632     5.235    clk_gen/clk
    SLICE_X8Y78          FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[12]
    SLICE_X9Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.685 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.877     7.562    clk_gen/count20_carry_i_8_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.686 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.149     8.835    clk_gen/count20_carry_i_4_n_0
    SLICE_X8Y76          LUT5 (Prop_lut5_I3_O)        0.124     8.959 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.959    clk_gen/count2_0[4]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.335 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_gen/count20_carry_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.452    clk_gen/count20_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.686    clk_gen/count20_carry__2_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.803    clk_gen/count20_carry__3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.920    clk_gen/count20_carry__4_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.037 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.037    clk_gen/count20_carry__5_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.256 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.256    clk_gen/p_0_in[29]
    SLICE_X8Y83          FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.517    14.940    clk_gen/clk
    SLICE_X8Y83          FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)        0.109    15.290    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 2.174ns (43.408%)  route 2.834ns (56.592%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.632     5.235    clk_gen/clk
    SLICE_X8Y78          FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[12]
    SLICE_X9Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.685 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.877     7.562    clk_gen/count20_carry_i_8_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.686 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.149     8.835    clk_gen/count20_carry_i_4_n_0
    SLICE_X8Y76          LUT5 (Prop_lut5_I3_O)        0.124     8.959 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.959    clk_gen/count2_0[4]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.335 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_gen/count20_carry_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.452    clk_gen/count20_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.686    clk_gen/count20_carry__2_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.803    clk_gen/count20_carry__3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.920    clk_gen/count20_carry__4_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.243 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.243    clk_gen/p_0_in[26]
    SLICE_X8Y82          FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.516    14.939    clk_gen/clk
    SLICE_X8Y82          FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.109    15.289    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 2.166ns (43.318%)  route 2.834ns (56.682%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.632     5.235    clk_gen/clk
    SLICE_X8Y78          FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[12]
    SLICE_X9Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.685 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.877     7.562    clk_gen/count20_carry_i_8_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.686 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.149     8.835    clk_gen/count20_carry_i_4_n_0
    SLICE_X8Y76          LUT5 (Prop_lut5_I3_O)        0.124     8.959 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.959    clk_gen/count2_0[4]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.335 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_gen/count20_carry_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.452    clk_gen/count20_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.686    clk_gen/count20_carry__2_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.803    clk_gen/count20_carry__3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.920    clk_gen/count20_carry__4_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.235 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.235    clk_gen/p_0_in[28]
    SLICE_X8Y82          FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.516    14.939    clk_gen/clk
    SLICE_X8Y82          FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.109    15.289    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 2.090ns (42.443%)  route 2.834ns (57.557%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.632     5.235    clk_gen/clk
    SLICE_X8Y78          FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[12]
    SLICE_X9Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.685 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.877     7.562    clk_gen/count20_carry_i_8_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.686 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.149     8.835    clk_gen/count20_carry_i_4_n_0
    SLICE_X8Y76          LUT5 (Prop_lut5_I3_O)        0.124     8.959 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.959    clk_gen/count2_0[4]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.335 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_gen/count20_carry_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.452    clk_gen/count20_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.686    clk_gen/count20_carry__2_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.803    clk_gen/count20_carry__3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.920    clk_gen/count20_carry__4_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.159 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.159    clk_gen/p_0_in[27]
    SLICE_X8Y82          FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.516    14.939    clk_gen/clk
    SLICE_X8Y82          FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.109    15.289    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 2.070ns (42.208%)  route 2.834ns (57.792%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.632     5.235    clk_gen/clk
    SLICE_X8Y78          FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[12]
    SLICE_X9Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.685 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.877     7.562    clk_gen/count20_carry_i_8_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.686 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.149     8.835    clk_gen/count20_carry_i_4_n_0
    SLICE_X8Y76          LUT5 (Prop_lut5_I3_O)        0.124     8.959 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.959    clk_gen/count2_0[4]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.335 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_gen/count20_carry_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.452    clk_gen/count20_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.686    clk_gen/count20_carry__2_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.803    clk_gen/count20_carry__3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.920    clk_gen/count20_carry__4_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.139 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.139    clk_gen/p_0_in[25]
    SLICE_X8Y82          FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.516    14.939    clk_gen/clk
    SLICE_X8Y82          FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.109    15.289    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 2.057ns (42.054%)  route 2.834ns (57.946%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.632     5.235    clk_gen/clk
    SLICE_X8Y78          FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[12]
    SLICE_X9Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.685 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.877     7.562    clk_gen/count20_carry_i_8_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.686 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.149     8.835    clk_gen/count20_carry_i_4_n_0
    SLICE_X8Y76          LUT5 (Prop_lut5_I3_O)        0.124     8.959 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.959    clk_gen/count2_0[4]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.335 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_gen/count20_carry_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.452    clk_gen/count20_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.686    clk_gen/count20_carry__2_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.803    clk_gen/count20_carry__3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.126 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.126    clk_gen/p_0_in[22]
    SLICE_X8Y81          FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.514    14.937    clk_gen/clk
    SLICE_X8Y81          FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109    15.287    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 2.049ns (41.959%)  route 2.834ns (58.041%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.632     5.235    clk_gen/clk
    SLICE_X8Y78          FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[12]
    SLICE_X9Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.685 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.877     7.562    clk_gen/count20_carry_i_8_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.686 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.149     8.835    clk_gen/count20_carry_i_4_n_0
    SLICE_X8Y76          LUT5 (Prop_lut5_I3_O)        0.124     8.959 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.959    clk_gen/count2_0[4]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.335 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_gen/count20_carry_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.452    clk_gen/count20_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.686    clk_gen/count20_carry__2_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.803    clk_gen/count20_carry__3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.118 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.118    clk_gen/p_0_in[24]
    SLICE_X8Y81          FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.514    14.937    clk_gen/clk
    SLICE_X8Y81          FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109    15.287    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.973ns (41.042%)  route 2.834ns (58.958%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.632     5.235    clk_gen/clk
    SLICE_X8Y78          FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[12]
    SLICE_X9Y79          LUT4 (Prop_lut4_I3_O)        0.124     6.685 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.877     7.562    clk_gen/count20_carry_i_8_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.686 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.149     8.835    clk_gen/count20_carry_i_4_n_0
    SLICE_X8Y76          LUT5 (Prop_lut5_I3_O)        0.124     8.959 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.959    clk_gen/count2_0[4]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.335 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.335    clk_gen/count20_carry_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.452 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.452    clk_gen/count20_carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.569    clk_gen/count20_carry__1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.686    clk_gen/count20_carry__2_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.803    clk_gen/count20_carry__3_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.042 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000    10.042    clk_gen/p_0_in[23]
    SLICE_X8Y81          FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.514    14.937    clk_gen/clk
    SLICE_X8Y81          FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109    15.287    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  5.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.565     1.484    clk_gen/clk
    SLICE_X9Y78          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.168     1.794    clk_gen/count2[0]
    SLICE_X9Y78          LUT1 (Prop_lut1_I0_O)        0.042     1.836 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    clk_gen/p_0_in[0]
    SLICE_X9Y78          FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.999    clk_gen/clk
    SLICE_X9Y78          FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.105     1.589    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.568     1.487    clk_gen/clk
    SLICE_X8Y81          FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164     1.651 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.125     1.777    clk_gen/count2[23]
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.887    clk_gen/p_0_in[23]
    SLICE_X8Y81          FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.837     2.002    clk_gen/clk
    SLICE_X8Y81          FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.134     1.621    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.565     1.484    clk_gen/clk
    SLICE_X8Y78          FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.126     1.774    clk_gen/count2[11]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.884    clk_gen/p_0_in[11]
    SLICE_X8Y78          FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.834     1.999    clk_gen/clk
    SLICE_X8Y78          FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.134     1.618    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.569     1.488    clk_gen/clk
    SLICE_X8Y82          FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           0.127     1.779    clk_gen/count2[27]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.889    clk_gen/p_0_in[27]
    SLICE_X8Y82          FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.838     2.003    clk_gen/clk
    SLICE_X8Y82          FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X8Y82          FDRE (Hold_fdre_C_D)         0.134     1.622    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.570     1.489    clk_gen/clk
    SLICE_X8Y83          FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164     1.653 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.127     1.780    clk_gen/count2[31]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.890    clk_gen/p_0_in[31]
    SLICE_X8Y83          FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.839     2.004    clk_gen/clk
    SLICE_X8Y83          FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.134     1.623    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.482    clk_gen/clk
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.127     1.773    clk_gen/count2[3]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.883    clk_gen/p_0_in[3]
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.996    clk_gen/clk
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.134     1.616    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.299ns (70.131%)  route 0.127ns (29.869%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.565     1.484    clk_gen/clk
    SLICE_X9Y78          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.127     1.753    clk_gen/count2[0]
    SLICE_X8Y76          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.911 r  clk_gen/count20_carry/O[0]
                         net (fo=1, routed)           0.000     1.911    clk_gen/p_0_in[1]
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.996    clk_gen/clk
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[1]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.134     1.629    clk_gen/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.565     1.484    clk_gen/clk
    SLICE_X8Y77          FDRE                                         r  clk_gen/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clk_gen/count2_reg[8]/Q
                         net (fo=2, routed)           0.148     1.797    clk_gen/count2[8]
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.045     1.842 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.842    clk_gen/count2_0[8]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.906 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.906    clk_gen/p_0_in[8]
    SLICE_X8Y77          FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.998    clk_gen/clk
    SLICE_X8Y77          FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.134     1.618    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.482    clk_gen/clk
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.149     1.796    clk_gen/count2[4]
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.045     1.841 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.841    clk_gen/count2_0[4]
    SLICE_X8Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.905 r  clk_gen/count20_carry/O[3]
                         net (fo=1, routed)           0.000     1.905    clk_gen/p_0_in[4]
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.996    clk_gen/clk
    SLICE_X8Y76          FDRE                                         r  clk_gen/count2_reg[4]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.134     1.616    clk_gen/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.420%)  route 0.206ns (52.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.567     1.486    clk_gen/clk
    SLICE_X9Y80          FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=21, routed)          0.206     1.834    clk_gen/CLK
    SLICE_X9Y80          LUT5 (Prop_lut5_I4_O)        0.045     1.879 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.879    clk_gen/clk_5KHz_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.836     2.001    clk_gen/clk
    SLICE_X9Y80          FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.514     1.486    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.091     1.577    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y78     clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y78     clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y78     clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y78     clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y79     clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y79     clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y79     clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y79     clk_gen/count2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y80     clk_gen/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     clk_gen/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     clk_gen/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     clk_gen/count2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     clk_gen/count2_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y78     clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78     clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78     clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78     clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81     clk_gen/count2_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81     clk_gen/count2_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     reg_hex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     clk_gen/count2_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     clk_gen/count2_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     clk_gen/count2_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     clk_gen/count2_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82     reg_hex_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y78     clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y78     clk_gen/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78     clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y78     clk_gen/count2_reg[10]/C



