# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /MYSTUFF/SV-Independent-Study/sim_build -DCOCOTB_SIM=1 --top-module I2C_main --vpi --public-flat-rw --prefix Vtop -o I2C_main -LDFLAGS -Wl,-rpath,/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -L/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --assert -Wall -Wno-DECLFILENAME --trace-fst --trace-structs -I/MYSTUFF/SV-Independent-Study /tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/share/lib/verilator/verilator.cpp /MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
S      9788 4222124650841600  1741627820   763382300  1741627820   763382300 "/MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
T      5184 1407374883717401  1741627837   515443100  1741627837   515443100 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.cpp"
T      3695 844424930296087  1741627837   501045700  1741627837   501045700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.h"
T      2300 844424930296104  1741627837   585663800  1741627837   585663800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.mk"
T       669 1407374883717398  1741627837   496246900  1741627837   496246900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.cpp"
T       520 844424930296085  1741627837   490318000  1741627837   490318000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.h"
T      5554 844424930296083  1741627837   480025600  1741627837   480025600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.cpp"
T      1293 844424930296084  1741627837   482533200  1741627837   482533200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.h"
T       290 844424930296101  1741627837   579702000  1741627837   579702000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      3625 844424930296102  1741627837   585663800  1741627837   585663800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0.cpp"
T     10802 844424930296100  1741627837   574082600  1741627837   574082600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0__Slow.cpp"
T      2281 844424930296091  1741627837   528921900  1741627837   528921900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root.h"
T      1707 1407374883717410  1741627837   554382400  1741627837   554382400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       896 1407374883717408  1741627837   545118600  1741627837   545118600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     17735 844424930296099  1741627837   569903500  1741627837   569903500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      9654 844424930296097  1741627837   552971100  1741627837   552971100 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       736 844424930296093  1741627837   537025200  1741627837   537025200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__Slow.cpp"
T       773 844424930296090  1741627837   521693400  1741627837   521693400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__pch.h"
T      1434 844424930296105  1741627837   595739300  1741627837   595739300 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__ver.d"
T         0        0  1741627837   600139600  1741627837   600139600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__verFiles.dat"
T      1758 844424930296103  1741627837   585663800  1741627837   585663800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop_classes.mk"
S  13716000    66948  1737993248   736705071  1736302248           0 "/tools/oss-cad-suite/libexec/verilator_bin"
S      5345    75666  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787    75667  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
