Drill report for kdlfo.kicad_pcb
Created on Wed Apr 20 20:14:52 2022

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'kdlfo.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (4 holes)
    T2  0.700mm  0.0276"  (3 holes)
    T3  0.800mm  0.0315"  (174 holes)
    T4  0.900mm  0.0354"  (4 holes)
    T5  1.016mm  0.0400"  (10 holes)
    T6  1.100mm  0.0433"  (4 holes)
    T7  1.200mm  0.0472"  (12 holes)
    T8  2.700mm  0.1063"  (30 holes)

    Total plated holes count 241


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
