Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f4f1ebceee414801a83d039471e9abc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_stopwatch_behav xil_defaultlib.tb_stopwatch xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'x1' [D:/GitHub/harman_Verilog/1112_stopwatch_dot/1112_stopwatch_dot.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div_stopwatch
Compiling module xil_defaultlib.time_clock_counter(TIME_MAX=100)
Compiling module xil_defaultlib.time_clock_counter
Compiling module xil_defaultlib.time_clock_counter(TIME_MAX=24)
Compiling module xil_defaultlib.stopwatch_datapath
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder_3x8
Compiling module xil_defaultlib.digit_splitter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux_8x1
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.BCDtoSEG_decoder
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.tb_stopwatch
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_stopwatch_behav
