From 492c8c30ecc8f233ce0f1fcdba93d734eecc09c9 Mon Sep 17 00:00:00 2001
From: Gavin Gao <attinagaoxu@gmail.com>
Date: Thu, 21 Mar 2024 21:34:38 +0800
Subject: [PATCH] picocom: rcw for ls1046apscb and ls1012aprs314

---
 Makefile                                      |   2 +-
 ls1012aprs314/Makefile                        |   1 +
 .../N_SSNP_3305/rcw_1000_default.rcw          |  64 +++++++++
 ls1012aprs314/N_SSNP_3305/rcw_1000_sben.rcw   |  67 +++++++++
 ls1012aprs314/README                          |  38 ++++++
 ls1012aprs314/clock_out.rcw                   |  10 ++
 ls1012aprs314/ls1012a.rcwi                    |  63 +++++++++
 ls1012aprs314/qspi_endianness.rcw             |   9 ++
 ls1012aprs314/secure_boot.rcw                 |   8 ++
 ls1012aprs314/serdes_sata.rcw                 |   8 ++
 ls1012aprs314/uboot_address.rcw               |  12 ++
 ls1012aprs314/usb_phy_freq.rcw                |  10 ++
 ls1046apscb/Makefile                          |   1 +
 .../rcw_1600_qspiboot.rcw                     | 121 +++++++++++++++++
 .../rcw_1600_qspiboot_sben.rcw                | 123 +++++++++++++++++
 .../NN_FNSNPPPP_1133_8888/rcw_1600_sdboot.rcw | 126 +++++++++++++++++
 .../rcw_1600_sdboot_sben.rcw                  | 128 ++++++++++++++++++
 ls1046apscb/README                            |  84 ++++++++++++
 18 files changed, 874 insertions(+), 1 deletion(-)
 create mode 100644 ls1012aprs314/Makefile
 create mode 100644 ls1012aprs314/N_SSNP_3305/rcw_1000_default.rcw
 create mode 100644 ls1012aprs314/N_SSNP_3305/rcw_1000_sben.rcw
 create mode 100644 ls1012aprs314/README
 create mode 100644 ls1012aprs314/clock_out.rcw
 create mode 100644 ls1012aprs314/ls1012a.rcwi
 create mode 100644 ls1012aprs314/qspi_endianness.rcw
 create mode 100644 ls1012aprs314/secure_boot.rcw
 create mode 100644 ls1012aprs314/serdes_sata.rcw
 create mode 100644 ls1012aprs314/uboot_address.rcw
 create mode 100644 ls1012aprs314/usb_phy_freq.rcw
 create mode 100644 ls1046apscb/Makefile
 create mode 100644 ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_qspiboot.rcw
 create mode 100644 ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_qspiboot_sben.rcw
 create mode 100644 ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_sdboot.rcw
 create mode 100644 ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_sdboot_sben.rcw
 create mode 100644 ls1046apscb/README

diff --git a/Makefile b/Makefile
index 103ac30..34300fe 100644
--- a/Makefile
+++ b/Makefile
@@ -1,6 +1,6 @@
 DESTDIR = .
 BOARDS = b4420qds b4860qds \
-	 ls1012ardb ls1012a2g5rdb ls1012afrdm ls1012afrwy ls1012aqds \
+	 ls1012ardb ls1012a2g5rdb ls1012afrdm ls1012afrwy ls1012aprs314 ls1012aqds \
 	 ls1021aqds ls1021atwr ls1021atsn \
 	 ls1043aqds ls1043ardb \
 	 ls1046ardb ls1046aqds ls1046afrwy \
diff --git a/ls1012aprs314/Makefile b/ls1012aprs314/Makefile
new file mode 100644
index 0000000..f77e46b
--- /dev/null
+++ b/ls1012aprs314/Makefile
@@ -0,0 +1 @@
+include ../Makefile.inc
diff --git a/ls1012aprs314/N_SSNP_3305/rcw_1000_default.rcw b/ls1012aprs314/N_SSNP_3305/rcw_1000_default.rcw
new file mode 100644
index 0000000..1712199
--- /dev/null
+++ b/ls1012aprs314/N_SSNP_3305/rcw_1000_default.rcw
@@ -0,0 +1,64 @@
+/*
+ * NXP LS1012A-based "PRS-314" board; RCW for SerDes Protocol 0x3305
+ * Modifications copyright (c) 2022 Picocom Ltd, UK
+ *
+ * 3G configuration -- 2 SGMII, 1 PCIe
+ *
+ * Frequencies:
+ *
+ * Clock: 125 MHz
+ *
+ * Core		-- 1000 MHz (Mul 10)
+ *
+ * Serdes Lanes vs Slot information
+ * A SGMII  : Slot 1
+ * B SGMII  : Slot 2
+ * C Empty  : Slot 3
+ *
+ * Serdes configuration
+ * SRDS_PRTCL_S1	: 0x3305
+ *
+ */
+
+#include <ls1012a.rcwi>
+
+%littleendian64b=1
+%dont64bswapcrc=1
+
+SYS_PLL_RAT=4
+CGA_PLL1_RAT=10
+SRDS_PRTCL_S1=13061
+SRDS_PLL1_REF_CLK_SEL_S1=1
+SRDS_PLL2_REF_CLK_SEL_S1=1
+SRDS_DIV_PEX=0
+SRDS_REFCLK_SEL=1
+SRDS_INT_REFCLK=1
+PBI_SRC=4
+SYS_PLL_SPD=1
+CGA_PLL1_SPD=1
+EC1_EXT_SAI2_TX=1
+EC1_EXT_SAI2_RX=1
+EC1_BASE=0
+UART1_BASE=1
+SDHC1_BASE=1
+SDHC2_BASE_DAT321=3
+SDHC2_BASE_BASE=3
+UART2_BASE_DATA=1
+EMI1_BASE=1
+CLK_OUT_BASE=2
+SDHC1_CD=1
+SDHC1_WP=0
+QSPI_IIC2=2
+USB1_DRVVBUS_BASE=1
+USB1_PWRFAULT_BASE=1
+SDHC1_VSEL=1
+EVDD_VSEL=2
+IIC1_BASE=1
+SYSCLK_FREQ=600
+
+#include <uboot_address.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <clock_out.rcw>
+#include <qspi_endianness.rcw>
+#include <../ls1012ardb/a009531.rcw>
diff --git a/ls1012aprs314/N_SSNP_3305/rcw_1000_sben.rcw b/ls1012aprs314/N_SSNP_3305/rcw_1000_sben.rcw
new file mode 100644
index 0000000..4c63a1f
--- /dev/null
+++ b/ls1012aprs314/N_SSNP_3305/rcw_1000_sben.rcw
@@ -0,0 +1,67 @@
+/*
+ * NXP LS1012A-based "PRS-314" board; RCW for SerDes Protocol 0x3305
+ * Modifications copyright (c) 2022 Picocom Ltd, UK
+ *
+ * 3G configuration -- 2 SGMII, 1 PCIe
+ *
+ * Frequencies:
+ *
+ * Clock: 125 MHz
+ *
+ * Core		-- 1000 MHz (Mul 10)
+ *
+ * Serdes Lanes vs Slot information
+ * A SGMII  : Slot 1
+ * B SGMII  : Slot 2
+ * C Empty  : Slot 3
+ *
+ * Serdes configuration
+ * SRDS_PRTCL_S1	: 0x3305
+ *
+ */
+
+#include <ls1012a.rcwi>
+
+%littleendian64b=1
+%dont64bswapcrc=1
+
+SYS_PLL_RAT=4
+CGA_PLL1_RAT=10
+SRDS_PRTCL_S1=13061
+SRDS_PLL1_REF_CLK_SEL_S1=1
+SRDS_PLL2_REF_CLK_SEL_S1=1
+SRDS_DIV_PEX=0
+SRDS_REFCLK_SEL=1
+SRDS_INT_REFCLK=1
+PBI_SRC=4
+BOOT_HO=1
+SB_EN=1
+SYS_PLL_SPD=1
+CGA_PLL1_SPD=1
+EC1_EXT_SAI2_TX=1
+EC1_EXT_SAI2_RX=1
+EC1_BASE=0
+UART1_BASE=1
+SDHC1_BASE=1
+SDHC2_BASE_DAT321=3
+SDHC2_BASE_BASE=3
+UART2_BASE_DATA=1
+EMI1_BASE=1
+CLK_OUT_BASE=2
+SDHC1_CD=1
+SDHC1_WP=0
+QSPI_IIC2=2
+USB1_DRVVBUS_BASE=1
+USB1_PWRFAULT_BASE=1
+SDHC1_VSEL=1
+EVDD_VSEL=2
+IIC1_BASE=1
+SYSCLK_FREQ=600
+
+#include <uboot_address.rcw>
+#include <usb_phy_freq.rcw>
+#include <serdes_sata.rcw>
+#include <clock_out.rcw>
+#include <secure_boot.rcw>
+#include <qspi_endianness.rcw>
+#include <../ls1012ardb/a009531.rcw>
diff --git a/ls1012aprs314/README b/ls1012aprs314/README
new file mode 100644
index 0000000..79c866c
--- /dev/null
+++ b/ls1012aprs314/README
@@ -0,0 +1,38 @@
+The RCW directories names for the LS1012A-based "PRS-314" board conform to the following
+naming convention:
+
+a_bcde_f:
+
+a = 'R' indicates RGMII
+    'N' indicates not available/not used
+
+b = What is available in SerDes1 Lane0
+c = What is available in SerDes1 Lane1
+d = What is available in SerDes1 Lane2
+e = What is available in SerDes1 Lane2
+
+For the Slots (c..j):
+ 'N' is NULL, not available/not used
+ 'P' is PCIe
+ 'S' is SGMII
+ 'H' is SATA
+
+Serdes1 protocol (k):
+f = 'hex value of serdes protocol value'
+
+BIN   Core/Platform/DDR
+Bin1: 800MHz/250MHz/1000MT/s
+
+Files naming convention
+=============================
+rcw_x.rcw
+rcw_x_bootmode.rcw
+rcw_x_specialsetting.rcw
+x = Core frequency
+bootmode = bootmode:qspiboot and so on.
+specialsetting = special setting:
+                        sben:Secure boot
+For example,
+        rcw_1000_default.rcw means rcw for core frequency of 1000MHz.
+
+For more information please refer to the comments in rcw file.
diff --git a/ls1012aprs314/clock_out.rcw b/ls1012aprs314/clock_out.rcw
new file mode 100644
index 0000000..b91c0fe
--- /dev/null
+++ b/ls1012aprs314/clock_out.rcw
@@ -0,0 +1,10 @@
+/*
+ * NXP LS1012A-based "PRS-314" board
+ *
+ * Modifications copyright (c) 2022 Picocom Ltd, UK
+ *
+ */
+
+.pbi
+write 0xee1a00,  0x00010000
+.end
diff --git a/ls1012aprs314/ls1012a.rcwi b/ls1012aprs314/ls1012a.rcwi
new file mode 100644
index 0000000..0983839
--- /dev/null
+++ b/ls1012aprs314/ls1012a.rcwi
@@ -0,0 +1,63 @@
+%size=512
+%sysaddr=ee0100
+%pbladdr=610000
+
+SYS_PLL_CFG[0:1]
+SYS_PLL_RAT[2:6]
+CGA_PLL1_CFG[24:25]
+CGA_PLL1_RAT[26:31]
+C1_PLL_SEL[96:99]
+SRDS_PRTCL_S1[128:143]
+FM1_MAC_RAT[158]
+SRDS_PLL1_REF_CLK_SEL_S1[160]
+SRDS_PLL2_REF_CLK_SEL_S1[161]
+USB_REFCLK_SEL[164]
+RGMII_REFCLK_SEL[165]
+RGMII_CLK_DCC[166]
+HDLC2_MODE[167]
+SRDS_PLL_PD_S1[168:169]
+SRDS_DIV_PEX[176:177]
+SRDS_REFCLK_SEL[188]
+SRDS_INT_REFCLK[189]
+PBI_SRC[192:195]
+BOOT_HO[201]
+SB_EN[202]
+DDR_RATE[232]
+DDR_RSV0[234]
+SYS_PLL_SPD[242:243]
+CGA_PLL1_SPD[244]
+HOST_AGT_PEX[264]
+GP_INFO[288:319]
+SDHC2_EXT_CLK[354]
+SDHC2_EXT_CMD[355]
+SDHC2_EXT_DAT3[356]
+SDHC2_EXT_DAT2[357]
+SDHC2_EXT_DAT1[358]
+SDHC2_EXT_DAT0[359]
+EC1_EXT_SAI3[360:361]
+EC1_EXT_SAI4[362:363]
+EC1_EXT_SAI2_TX[364]
+EC1_EXT_SAI2_RX[365]
+EC1_BASE[366:367]
+UART1_BASE[368:369]
+UART2_BASE_FLOW[370:371]
+SDHC1_BASE[372:373]
+SDHC2_BASE_DAT321[374:375]
+SDHC2_BASE_BASE[376:377]
+UART2_BASE_DATA[378]
+EMI1_BASE[379]
+GPIO_FTM_EXTCLK_BASE[380:381]
+CLK_OUT_BASE[382:383]
+SDHC1_CD[419]
+SDHC1_WP[420]
+QSPI_DATA0_GPIO[421]
+QSPI_DATA1_GPIO[422:423]
+QSPI_IIC2[424:425]
+USB1_DRVVBUS_BASE[429:430]
+USB1_PWRFAULT_BASE[431:432]
+SDHC1_VSEL[434]
+EMI1_DMODE[438]
+EVDD_VSEL[439:440]
+IIC1_BASE[441:442]
+EMI1_CMODE[444]
+SYSCLK_FREQ[472:481]
diff --git a/ls1012aprs314/qspi_endianness.rcw b/ls1012aprs314/qspi_endianness.rcw
new file mode 100644
index 0000000..d5cef24
--- /dev/null
+++ b/ls1012aprs314/qspi_endianness.rcw
@@ -0,0 +1,9 @@
+/*
+ * PBI Commands for NXP LS1012A-based "PRS-314" board
+ *
+ * Modifications copyright (c) 2022 Picocom Ltd, UK
+ *
+ */
+.pbi
+write 0x550000, 0x000f400c
+.end
diff --git a/ls1012aprs314/secure_boot.rcw b/ls1012aprs314/secure_boot.rcw
new file mode 100644
index 0000000..ecad863
--- /dev/null
+++ b/ls1012aprs314/secure_boot.rcw
@@ -0,0 +1,8 @@
+
+/*
+ * Clear SerDes RxBoost on lane D
+ */
+
+.pbi
+write 0xee0200,  0x401f0000
+.end
diff --git a/ls1012aprs314/serdes_sata.rcw b/ls1012aprs314/serdes_sata.rcw
new file mode 100644
index 0000000..5a60932
--- /dev/null
+++ b/ls1012aprs314/serdes_sata.rcw
@@ -0,0 +1,8 @@
+
+/*
+ * Clear SerDes RxBoost on lane D
+ */
+
+.pbi
+write 0xea08dc,  0x00502880
+.end
diff --git a/ls1012aprs314/uboot_address.rcw b/ls1012aprs314/uboot_address.rcw
new file mode 100644
index 0000000..65550e5
--- /dev/null
+++ b/ls1012aprs314/uboot_address.rcw
@@ -0,0 +1,12 @@
+/*
+ * PBI Commands for NXP LS1012A-based "PRS-314" board
+ *
+ * Modifications copyright (c) 2022 Picocom Ltd, UK
+ *
+ */
+
+.pbi
+write 0x570604, 0x40100000
+write 0x57015c, 0x50100000
+write 0x570600, 0x00000000
+.end
diff --git a/ls1012aprs314/usb_phy_freq.rcw b/ls1012aprs314/usb_phy_freq.rcw
new file mode 100644
index 0000000..856448a
--- /dev/null
+++ b/ls1012aprs314/usb_phy_freq.rcw
@@ -0,0 +1,10 @@
+/*
+ * PBI Commands for NXP LS1012A-based "PRS-314" board
+ *
+ * Modifications copyright (c) 2022 Picocom Ltd, UK
+ *
+ */
+
+.pbi
+write 0x570418, 0x0000009c
+.end
diff --git a/ls1046apscb/Makefile b/ls1046apscb/Makefile
new file mode 100644
index 0000000..f77e46b
--- /dev/null
+++ b/ls1046apscb/Makefile
@@ -0,0 +1 @@
+include ../Makefile.inc
diff --git a/ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_qspiboot.rcw b/ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_qspiboot.rcw
new file mode 100644
index 0000000..6b6d4ff
--- /dev/null
+++ b/ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_qspiboot.rcw
@@ -0,0 +1,121 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1600 MHz (Mul 16)
+ * Platform	-- 600 MHz (Mul 6)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 700 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <../ls1046ardb/ls1046a.rcwi>
+
+%littleendian64b=1
+%dont64bswapcrc=1
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=34952
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+DDR_REFCLK_SEL=1
+SRDS_REFCLK_SEL_S1=0
+SRDS_REFCLK_SEL_S2=1
+DDR_FDBK_MULT=2
+PBI_SRC=4
+IFC_MODE=37
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+UART_BASE=5
+RTC=1
+IRQ_OUT=1
+IRQ_BASE=1
+IFC_GRP_A_EXT=1
+IFC_GRP_F_EXT=1
+IFC_GRP_E1_BASE=1
+IFC_GRP_D_BASE=1
+IFC_GRP_A_BASE=1
+EC1=1
+EC2=2
+EM2=1
+EMI2_DMODE=1
+EMI2_CMODE=1
+USB_DRVVBUS=1
+USB_PWRFAULT=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+write 0x570600, 0x00000000
+write 0x570604, 0x40100000
+.end
+
+/* Modify QSPI flash clock divisor */
+#include <../ls1046ardb/qspi_divisor_32.rcw>
+
+#include <../ls1046ardb/cci_barrier_disable.rcw>
+#include <../ls1046ardb/usb_phy_freq.rcw>
+#include <../ls1046ardb/serdes_sata.rcw>
+#include <../ls1046ardb/a009531.rcw>
+#include <../ls1046ardb/qspi_endianness.rcw>
diff --git a/ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_qspiboot_sben.rcw b/ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_qspiboot_sben.rcw
new file mode 100644
index 0000000..b3d7be7
--- /dev/null
+++ b/ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_qspiboot_sben.rcw
@@ -0,0 +1,123 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1600 MHz (Mul 16)
+ * Platform	-- 600 MHz (Mul 6)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 700 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <../ls1046ardb/ls1046a.rcwi>
+
+%littleendian64b=1
+%dont64bswapcrc=1
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=34952
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+DDR_REFCLK_SEL=1
+SRDS_REFCLK_SEL_S1=0
+SRDS_REFCLK_SEL_S2=1
+DDR_FDBK_MULT=2
+PBI_SRC=4
+SB_EN=1
+BOOT_HO=1
+IFC_MODE=37
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+UART_BASE=5
+RTC=1
+IRQ_OUT=1
+IRQ_BASE=1
+IFC_GRP_A_EXT=1
+IFC_GRP_F_EXT=1
+IFC_GRP_E1_BASE=1
+IFC_GRP_D_BASE=1
+IFC_GRP_A_BASE=1
+EC1=1
+EC2=2
+EM2=1
+EMI2_DMODE=1
+EMI2_CMODE=1
+USB_DRVVBUS=1
+USB_PWRFAULT=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+// U-boot header address
+write 0xee0200, 0x406c0000
+.end
+
+/* Modify QSPI flash clock divisor */
+#include <../ls1046ardb/qspi_divisor_32.rcw>
+
+#include <../ls1046ardb/cci_barrier_disable.rcw>
+#include <../ls1046ardb/usb_phy_freq.rcw>
+#include <../ls1046ardb/serdes_sata.rcw>
+#include <../ls1046ardb/a009531.rcw>
+#include <../ls1046ardb/qspi_endianness.rcw>
diff --git a/ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_sdboot.rcw b/ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_sdboot.rcw
new file mode 100644
index 0000000..6555523
--- /dev/null
+++ b/ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_sdboot.rcw
@@ -0,0 +1,126 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1600 MHz (Mul 16)
+ * Platform	-- 600 MHz (Mul 6)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 700 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <../ls1046ardb/ls1046a.rcwi>
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=34952
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+DDR_REFCLK_SEL=1
+SRDS_REFCLK_SEL_S1=0
+SRDS_REFCLK_SEL_S2=1
+DDR_FDBK_MULT=2
+PBI_SRC=6
+IFC_MODE=64
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+UART_BASE=5
+RTC=1
+IRQ_OUT=1
+IRQ_BASE=1
+IFC_GRP_A_EXT=1
+IFC_GRP_F_EXT=1
+IFC_GRP_E1_BASE=1
+IFC_GRP_D_BASE=1
+IFC_GRP_A_BASE=1
+EC1=1
+EC2=2
+EM2=1
+EMI2_DMODE=1
+EMI2_CMODE=1
+USB_DRVVBUS=1
+USB_PWRFAULT=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+// Set the BOOTLOCPTR
+write 0x570600, 0x00000000
+write 0x570604, 0x10000000
+.end
+
+#include <../ls1046ardb/cci_barrier_disable.rcw>
+#include <../ls1046ardb/usb_phy_freq.rcw>
+#include <../ls1046ardb/serdes_sata.rcw>
+#include <../ls1046ardb/a009531.rcw>
+
+.pbi
+// Alt base register
+write 0x570158, 0x00001000
+flush
+.end
+
+.pbi
+// flush PBI data
+write 0x6100c0, 0x000fffff
+.end
diff --git a/ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_sdboot_sben.rcw b/ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_sdboot_sben.rcw
new file mode 100644
index 0000000..6efc5be
--- /dev/null
+++ b/ls1046apscb/NN_FNSNPPPP_1133_8888/rcw_1600_sdboot_sben.rcw
@@ -0,0 +1,128 @@
+/*
+ * LS1046ARDB RCW for SerDes Protocol 0x1133_5559
+ *
+ * 24G configuration -- 2 RGMII + two XFI + 2 SGMII + 3 PCIe + SATA
+ *
+ * Frequencies:
+ *
+ * Sys Clock: 100 MHz
+ * DDR_Refclock: 100 MHz
+ *
+ * Core		-- 1600 MHz (Mul 16)
+ * Platform	-- 600 MHz (Mul 6)
+ * DDR		-- 2100 MT/s (Mul 21)
+ * FMan		-- 700 MHz (CGA2 /2)
+ * XFI		-- 156.25 MHz (10.3125G)
+ * SGMII	-- 100 MHz (5G)
+ * PCIE		-- 100 MHz (5G)
+ * eSDHC	-- 1400 MHz (CGA2 /1)
+ *
+ * Hardware Accelerator Block Cluster Group A Mux Clock:
+ *   FMan        - HWA_CGA_M1_CLK_SEL = 6 - Async mode, CGA PLL 2 /2 is clock
+ *   eSDHC, QSPI - HWA_CGA_M2_CLK_SEL = 1 - Async mode, CGA PLL 2 /1 is clock
+ *
+ * Serdes Lanes vs Slot information
+ *  Serdes1 Lane 0 (D) - XFI9, AQR107 PHY
+ *  Serdes1 Lane 1 (C) - XFI10, SFP cage
+ *  Serdes1 Lane 2 (B) - SGMII5, SGMII1 port
+ *  Serdes1 Lane 3 (A) - SGMII6, SGMII2 port
+ *
+ *  Serdes2 Lane 0 (A) - PCIe1 Gen3 x1, Slot 1, mPCIe
+ *  Serdes2 Lane 1 (B) - PCIe2 Gen3 x1, Slot 2
+ *  Serdes2 Lane 2 (C) - PCIe3 Gen3 x1, Slot 3
+ *  Serdes2 Lane 3 (D) - SATA
+ *
+ * PLL mapping: 2211_2221
+ *
+ * Serdes 1:
+ *  PLL mapping: 2211
+ *
+ *  SRDS_PLL_REF_CLK_SEL_S1 : 0b'01
+ *    SerDes 1, PLL1[160] : 0 - 100MHz for SGMII and PCIe
+ *    SerDes 1, PLL2[161] : 1 - 156.25MHz for XFI
+ *  SRDS_PLL_PD_S1 : 0b'0
+ *    SerDes 1, PLL1 : 0 - not power down
+ *    SerDes 1, PLL2 : 0 - not poewr down
+ *  HWA_CGA_M1_CLK_SEL[224-226] : 6 - Cluster Group A PLL 2 /2 to FMan
+ *
+ * Serdes 2:
+ *  PLL mapping: 2221
+ *  SRDS_PLL_REF_CLK_SEL_S2 : 0b'00
+ *    SerDes 2, PLL1[162] : 0 - 100MHz for SATA
+ *    SerDes 2, PLL2[163] : 0 - 100MHz for PCIe
+ *  SRDS_PLL_PD_S2 : 0b'00
+ *    SerDes 2, PLL1 : 0 - not power down
+ *    SerDes 2, PLL2 : 0 - not poewr down
+ *  SRDS_DIV_PEX_S2 : 0b'01
+ *    00 - train up to max rate of 8G
+ *    01 - train up to max rate of 5G
+ *    10 - train up to max rate of 2.5G
+ *
+ * DDR clock:
+ * DDR_REFCLK_SEL : 1 - DDRCLK pin provides the reference clock to the DDR PLL
+ *
+ */
+
+#include <../ls1046ardb/ls1046a.rcwi>
+
+SYS_PLL_RAT=6
+MEM_PLL_RAT=21
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=14
+SRDS_PRTCL_S1=4403
+SRDS_PRTCL_S2=34952
+SRDS_PLL_REF_CLK_SEL_S1=1
+SRDS_PLL_REF_CLK_SEL_S2=0
+DDR_REFCLK_SEL=1
+SRDS_REFCLK_SEL_S1=0
+SRDS_REFCLK_SEL_S2=1
+DDR_FDBK_MULT=2
+PBI_SRC=6
+SB_EN=1
+BOOT_HO=1
+IFC_MODE=64
+HWA_CGA_M1_CLK_SEL=6
+DRAM_LAT=1
+UART_BASE=5
+RTC=1
+IRQ_OUT=1
+IRQ_BASE=1
+IFC_GRP_A_EXT=1
+IFC_GRP_F_EXT=1
+IFC_GRP_E1_BASE=1
+IFC_GRP_D_BASE=1
+IFC_GRP_A_BASE=1
+EC1=1
+EC2=2
+EM2=1
+EMI2_DMODE=1
+EMI2_CMODE=1
+USB_DRVVBUS=1
+USB_PWRFAULT=1
+DVDD_VSEL=2
+EVDD_VSEL=2
+IIC2_EXT=1
+SYSCLK_FREQ=600
+HWA_CGA_M2_CLK_SEL=1
+
+.pbi
+// Set the BOOTLOCPTR
+write 0x570600, 0x00000000
+write 0x570604, 0x10000000
+.end
+
+#include <../ls1046ardb/cci_barrier_disable.rcw>
+#include <../ls1046ardb/usb_phy_freq.rcw>
+#include <../ls1046ardb/serdes_sata.rcw>
+#include <../ls1046ardb/a009531.rcw>
+
+.pbi
+// Alt base register
+write 0x570158, 0x00001000
+flush
+.end
+
+.pbi
+// flush PBI data
+write 0x6100c0, 0x000fffff
+.end
diff --git a/ls1046apscb/README b/ls1046apscb/README
new file mode 100644
index 0000000..f98ec01
--- /dev/null
+++ b/ls1046apscb/README
@@ -0,0 +1,84 @@
+The RCW directories names for the LS1046ARDB boards conform to the following
+naming convention:
+
+ab_cdefghij_k_l:
+
+a = 'R' indicates RGMII1@DTSEC3 is supported
+b = 'R' indicates RGMII2@DTSEC4 is supported
+    'N' indicates not available/not used
+
+c = What is available in SerDes1 Lane0
+d = What is available in SerDes1 Lane1
+e = What is available in SerDes1 Lane2
+f = What is available in SerDes1 Lane3
+g = What is available in SerDes2 Lane0
+h = What is available in SerDes2 Lane1
+i = What is available in SerDes2 Lane2
+j = What is available in SerDes2 Lane3
+
+For the Slots (c..j):
+ 'N' is NULL, not available/not used
+ 'P' is PCIe
+ 'X' is XAUI
+ 'S' is SGMII
+ 'Q' if QSGMII
+ 'F' is XFI
+ 'H' is SATA
+ 'A' is AURORA
+
+Serdes1 protocol (k):
+k = 'hex value of serdes1 protocol value'
+
+Serdes2 protocol (l):
+l = 'hex value of serdes2 protocol value'
+
+BIN   Core/Platform/FMan/DDR
+Bin1: 1600MHz/600MHz/700MHz/2100MT/s
+Bin2: 1200MHz/400MHz/500MHz/1600MT/s
+
+Serdes ptotocol:
+================
+NN_FNSNPPPP_1133_8888 means:
+ - Not used on board
+ - Not used on board
+ - XFI9@TGEC1 on board
+ - Not used on board
+ - SGMII5@DTSEC5 on board
+ - Not used on board
+ - PCIe1 on Slot 1
+ - PCIe2 on Slot 2
+ - PCIe3 on Slot 3
+ - PCIe4 on Slot 4
+ - SERDES1 Protocol is 0x1133
+ - SERDES2 Protocol is 0x8888
+
+Files naming convention
+=============================
+rcw_x.rcw
+rcw_x_bootmode.rcw
+rcw_x_specialsetting.rcw
+x = Core frequency
+bootmode = bootmode:qspiboot and so on.
+specialsetting = special setting:
+			sben:Secure boot
+For example,
+	rcw_1600_qspiboot.rcw means rcw for core frequency of 1600MHz with QSPI boot.
+
+For more information please refer to the comments in rcw file.
+
+Errata Workaround Implemented
+=============================
+A-008851:
+	Invalid transmitter/receiver preset values are used in Gen3 equalization
+	phases during link training for RC mode
+	This errata is valid only for PCI gen3.
+	Workaround:
+		write 0x00000001 to MISC_CONTROL_1_OFF
+		write 0x4747 to Lane Equalization Control register for each lane
+
+A-010477:
+	The PCI Express controller may not be able to establish the link at Gen3
+	speed successfully with some Gen3-capable link partner. The link will be
+	down-trained to either Gen1 or Gen2 speed.
+	Workaround:
+		Write 0x00800401 to GEN3 Control Register (GEN3_RELATED_OFF)
