--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml PmodKYPD.twx PmodKYPD.ncd -o PmodKYPD.twr PmodKYPD.pcf
-ucf Nexys3_Master.ucf

Design file:              PmodKYPD.ncd
Physical constraint file: PmodKYPD.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
JA<4>       |    2.467(R)|      SLOW  |   -1.143(R)|      FAST  |clk_BUFGP         |   0.000|
JA<5>       |    2.389(R)|      SLOW  |   -0.627(R)|      FAST  |clk_BUFGP         |   0.000|
JA<6>       |    2.706(R)|      SLOW  |   -0.481(R)|      SLOW  |clk_BUFGP         |   0.000|
JA<7>       |    2.640(R)|      SLOW  |   -0.719(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
JA<0>       |         8.112(R)|      SLOW  |         4.523(R)|      FAST  |clk_BUFGP         |   0.000|
JA<1>       |         8.159(R)|      SLOW  |         4.568(R)|      FAST  |clk_BUFGP         |   0.000|
JA<2>       |         8.134(R)|      SLOW  |         4.548(R)|      FAST  |clk_BUFGP         |   0.000|
JA<3>       |         7.929(R)|      SLOW  |         4.419(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |         9.326(R)|      SLOW  |         4.976(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |         9.165(R)|      SLOW  |         5.063(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |         9.571(R)|      SLOW  |         5.225(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |         9.105(R)|      SLOW  |         4.821(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |         9.366(R)|      SLOW  |         4.973(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |         9.573(R)|      SLOW  |         5.209(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |         9.492(R)|      SLOW  |         5.038(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.332|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 16 14:16:06 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



