# Project-specific variables
TOPLEVEL_LANG ?= verilog
VERILOG_SOURCES = generated_design.v  # The Verilog source file (generated by Migen)
TOPLEVEL = mod                  # The top-level module in Verilog
MODULE = testbench                    # Python module containing Cocotb tests

# Cocotb-specific variables
SIM ?= xsim                         # Specify the simulator, using Icarus Verilog
VERILOG_INCLUDE_DIRS ?= .             # Include directories if necessary

# Icarus Verilog-specific commands
#SIM_BUILD_DIR ?= sim_build            # Directory for simulation artifacts
#VFLAGS ?= -g2012                      # Verilog flags for Icarus (e.g., SystemVerilog mode)#

#SIM_ARGS += --lib unisims_ver --lib unimacro_ver --lib secureip  # Optional: if using specific Xilinx libraries


# include cocotb's make rules to take care of the simulator setup
include $(shell cocotb-config --makefiles)/Makefile.sim