<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_264e76a43993b4d38befcb6805fdec2d.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_c85b06fcc0a6fafa3c0bec08eff683af.html">arm</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_569058a3be4f46594faf73e74adc92db.html">dev</a>
  </div>
<div class="contents">
<h1>at91_spi.c</h1><a href="at91__spi_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (C) 2006 by egnite Software GmbH. All rights reserved.</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00005"></a>00005 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00006"></a>00006 <span class="comment"> * are met:</span>
<a name="l00007"></a>00007 <span class="comment"> *</span>
<a name="l00008"></a>00008 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00009"></a>00009 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00010"></a>00010 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00012"></a>00012 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00013"></a>00013 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00014"></a>00014 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00015"></a>00015 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00018"></a>00018 <span class="comment"> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00019"></a>00019 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00020"></a>00020 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00021"></a>00021 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00022"></a>00022 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00023"></a>00023 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00024"></a>00024 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00025"></a>00025 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00026"></a>00026 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00027"></a>00027 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00028"></a>00028 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00029"></a>00029 <span class="comment"> *</span>
<a name="l00030"></a>00030 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00031"></a>00031 <span class="comment"> *</span>
<a name="l00032"></a>00032 <span class="comment"> */</span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="comment">/*</span>
<a name="l00035"></a>00035 <span class="comment"> * $Log$</span>
<a name="l00036"></a>00036 <span class="comment"> * Revision 1.9  2009/01/17 11:26:37  haraldkipp</span>
<a name="l00037"></a>00037 <span class="comment"> * Getting rid of two remaining BSD types in favor of stdint.</span>
<a name="l00038"></a>00038 <span class="comment"> * Replaced 'u_int' by 'unsinged int' and 'uptr_t' by 'uintptr_t'.</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Revision 1.8  2009/01/15 13:42:54  olereinhardt</span>
<a name="l00041"></a>00041 <span class="comment"> * 2009-01-15  Ole Reinhardt &lt;ole.reinhardt@thermotemp.de&gt;</span>
<a name="l00042"></a>00042 <span class="comment"> *         * arch/arm/dev/at91_spi.c:</span>
<a name="l00043"></a>00043 <span class="comment"> *           Fixed return values of At91SpiReset</span>
<a name="l00044"></a>00044 <span class="comment"> *           Fixed calculation of return values in At91SpiGetSckDelay,</span>
<a name="l00045"></a>00045 <span class="comment"> *           At91SpiGetTxDelay, At91SpiGetCsDelay</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * Revision 1.7  2008/10/05 16:40:36  haraldkipp</span>
<a name="l00048"></a>00048 <span class="comment"> * Removed forgotten debug output.</span>
<a name="l00049"></a>00049 <span class="comment"> *</span>
<a name="l00050"></a>00050 <span class="comment"> * Revision 1.6  2008/08/11 06:59:04  haraldkipp</span>
<a name="l00051"></a>00051 <span class="comment"> * BSD types replaced by stdint types (feature request #1282721).</span>
<a name="l00052"></a>00052 <span class="comment"> *</span>
<a name="l00053"></a>00053 <span class="comment"> * Revision 1.5  2008/06/23 16:48:00  haraldkipp</span>
<a name="l00054"></a>00054 <span class="comment"> * Bug #1963841 fixed.</span>
<a name="l00055"></a>00055 <span class="comment"> *</span>
<a name="l00056"></a>00056 <span class="comment"> * Revision 1.4  2007/10/04 19:50:41  olereinhardt</span>
<a name="l00057"></a>00057 <span class="comment"> * small bugfix for cpu with only one spi channel</span>
<a name="l00058"></a>00058 <span class="comment"> *</span>
<a name="l00059"></a>00059 <span class="comment"> * Revision 1.3  2007/07/17 18:30:08  haraldkipp</span>
<a name="l00060"></a>00060 <span class="comment"> * Documentation added.</span>
<a name="l00061"></a>00061 <span class="comment"> *</span>
<a name="l00062"></a>00062 <span class="comment"> * Revision 1.2  2006/10/08 16:48:07  haraldkipp</span>
<a name="l00063"></a>00063 <span class="comment"> * Documentation fixed</span>
<a name="l00064"></a>00064 <span class="comment"> *</span>
<a name="l00065"></a>00065 <span class="comment"> * Revision 1.1  2006/09/29 12:34:59  haraldkipp</span>
<a name="l00066"></a>00066 <span class="comment"> * Basic AT91 SPI support added.</span>
<a name="l00067"></a>00067 <span class="comment"> *</span>
<a name="l00068"></a>00068 <span class="comment"> */</span>
<a name="l00069"></a>00069 <span class="preprocessor">#include &lt;<a class="code" href="arch_8h.html">cfg/arch.h</a>&gt;</span>
<a name="l00070"></a>00070 <span class="preprocessor">#include &lt;<a class="code" href="board_8h.html">dev/board.h</a>&gt;</span>
<a name="l00071"></a>00071 <span class="preprocessor">#include &lt;<a class="code" href="dev_2irqreg_8h.html" title="Interrupt management definitions.">dev/irqreg.h</a>&gt;</span>
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 <span class="preprocessor">#include &lt;<a class="code" href="event_8h.html" title="Event management definitions.">sys/event.h</a>&gt;</span>
<a name="l00074"></a>00074 <span class="preprocessor">#include &lt;<a class="code" href="sys_2timer_8h.html" title="Timer management definitions.">sys/timer.h</a>&gt;</span>
<a name="l00075"></a>00075 
<a name="l00076"></a>00076 <span class="preprocessor">#include &lt;<a class="code" href="dev_2at91__spi_8h.html" title="AT91 peripherals.">dev/at91_spi.h</a>&gt;</span>
<a name="l00077"></a>00077 
<a name="l00078"></a>00078 <span class="keyword">static</span> <a class="code" href="nut__types_8h.html#a8c0374618b33785ccb02f74bcfebc46" title="Void pointer.">HANDLE</a> spi0_que;
<a name="l00079"></a>00079 <span class="preprocessor">#if defined (SPI1_BASE)</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="keyword">static</span> <a class="code" href="nut__types_8h.html#a8c0374618b33785ccb02f74bcfebc46" title="Void pointer.">HANDLE</a> spi1_que;
<a name="l00081"></a>00081 <span class="preprocessor">#endif</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>
<a name="l00088"></a>00088 <span class="keyword">static</span> <span class="keywordtype">void</span> At91Spi0Interrupt(<span class="keywordtype">void</span> *arg)
<a name="l00089"></a>00089 {
<a name="l00090"></a>00090     <a class="code" href="group__xg_event.html#gc52b53066d7486072b4e1ace5b4c6f3b" title="Post an event to a specified queue from interrupt context.">NutEventPostFromIrq</a>(&amp;spi0_que);
<a name="l00091"></a>00091 }
<a name="l00092"></a>00092 
<a name="l00096"></a><a class="code" href="at91__spi_8c.html#e1b5e7fe097aa4db314a84cd314b6592">00096</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#e1b5e7fe097aa4db314a84cd314b6592" title="Initialize the first serial peripheral interface on the AT91 MCU.">At91Spi0Init</a>(<span class="keywordtype">void</span>)
<a name="l00097"></a>00097 {
<a name="l00098"></a>00098     <span class="comment">/* Enable SPI peripherals. */</span>
<a name="l00099"></a>00099     <a class="code" href="dev_2at91__spi_8h.html#d3375cfcc24bb71b146337f416e6937d" title="Initialize the second serial peripheral interface on the AT91 MCU.">At91Spi0Enable</a>();
<a name="l00100"></a>00100     <span class="comment">/* Enable SPI clock. */</span>
<a name="l00101"></a>00101     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_pmc.html#g17654b41c5f9f88c153bad07eaaf9afc" title="Peripheral clock enable register address.">PMC_PCER</a>, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g5492a6fef1f50dd330ca4dcff44c082c" title="Serial peripheral interface 0 ID.">SPI0_ID</a>));
<a name="l00102"></a>00102 
<a name="l00103"></a>00103     <span class="comment">/* Register and enable SPI0 interrupt handler. */</span>
<a name="l00104"></a>00104     <a class="code" href="group__xg_interrupt.html#ga459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;<a class="code" href="ih__at91spi0_8c.html#3f862936a7c303e8a963c83816da795a">sig_SPI0</a>, At91Spi0Interrupt, 0);
<a name="l00105"></a>00105     <a class="code" href="group__xg_interrupt.html#g9d27f5ecdebd2acd835df5d3d2af02f5" title="Enable a specified interrupt.">NutIrqEnable</a>(&amp;<a class="code" href="ih__at91spi0_8c.html#3f862936a7c303e8a963c83816da795a">sig_SPI0</a>);
<a name="l00106"></a>00106 
<a name="l00107"></a>00107     <span class="keywordflow">return</span> <a class="code" href="dev_2at91__spi_8h.html#eaa739e238e4201669c822900c64e81a" title="Reset serial peripheral interface on the AT91 MCU.">At91SpiReset</a>(<a class="code" href="at91sam7s_8h.html#deaa49ab944c7dcae2a868b0450232c8" title="SPI0 base address.">SPI0_BASE</a>);
<a name="l00108"></a>00108 }
<a name="l00109"></a>00109 
<a name="l00119"></a><a class="code" href="at91__spi_8c.html#aef2c2fc5c770fca47c6faf8893812f5">00119</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#aef2c2fc5c770fca47c6faf8893812f5" title="Initialize specified SPI0 chip selects on the AT91 MCU.">At91Spi0InitChipSelects</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mask)
<a name="l00120"></a>00120 {
<a name="l00121"></a>00121     <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(0)) {
<a name="l00122"></a>00122 <span class="preprocessor">#if defined(SPI0_CS0_PIN)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>        <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gc57e9491f28ce1268406599d05fbace1">SPI0_CS0_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g4f05f28d9adaceac26a1bf73a60fe569">SPI0_CS0_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g238df910f0a39ba0fb4b405f82fb926f">SPI0_CS0_PIN</a>);
<a name="l00124"></a>00124         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gc57e9491f28ce1268406599d05fbace1">SPI0_CS0_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#g11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g238df910f0a39ba0fb4b405f82fb926f">SPI0_CS0_PIN</a>);
<a name="l00125"></a>00125         mask &amp;= ~<a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(0);
<a name="l00126"></a>00126 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI0_CS0_PIN */</span>
<a name="l00127"></a>00127     }
<a name="l00128"></a>00128     <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(1)) {
<a name="l00129"></a>00129 <span class="preprocessor">#if defined(SPI0_CS1_PIN)</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>        <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gbb316ce86f89c05a216b1a6ce89465c2">SPI0_CS1_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g0185bb3695fcbfcc4c11cb47476a891b">SPI0_CS1_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g6717cd9a36b9a64190448c7dca96ec10">SPI0_CS1_PIN</a>);
<a name="l00131"></a>00131         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gbb316ce86f89c05a216b1a6ce89465c2">SPI0_CS1_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#g11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g6717cd9a36b9a64190448c7dca96ec10">SPI0_CS1_PIN</a>);
<a name="l00132"></a>00132         mask &amp;= ~<a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(1);
<a name="l00133"></a>00133 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI0_CS1_PIN */</span>
<a name="l00134"></a>00134     }
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(2)) {
<a name="l00136"></a>00136 <span class="preprocessor">#if defined(SPI0_CS2_PIN)</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>        <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g5c8b2898844b110984a6b24aa2673b8b">SPI0_CS2_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gd863bde822caa89e9db751b1b4b2d7ea">SPI0_CS2_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga23b26d346ec77757f3cf659b707c8e7">SPI0_CS2_PIN</a>);
<a name="l00138"></a>00138         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g5c8b2898844b110984a6b24aa2673b8b">SPI0_CS2_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#g11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga23b26d346ec77757f3cf659b707c8e7">SPI0_CS2_PIN</a>);
<a name="l00139"></a>00139         mask &amp;= ~<a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(2);
<a name="l00140"></a>00140 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI0_CS2_PIN */</span>
<a name="l00141"></a>00141     }
<a name="l00142"></a>00142     <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(3)) {
<a name="l00143"></a>00143 <span class="preprocessor">#if defined(SPI0_CS3_PIN)</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span>        <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g597302e5df99afcecb77394a8e4f62f4">SPI0_CS3_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#geb25b90de946708218b67045dd5414a3">SPI0_CS3_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga9827fb7f70ef6d0da2617afb3870ab7">SPI0_CS3_PIN</a>);
<a name="l00145"></a>00145         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g597302e5df99afcecb77394a8e4f62f4">SPI0_CS3_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#g11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga9827fb7f70ef6d0da2617afb3870ab7">SPI0_CS3_PIN</a>);
<a name="l00146"></a>00146         mask &amp;= ~<a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(3);
<a name="l00147"></a>00147 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI0_CS3_PIN */</span>
<a name="l00148"></a>00148     }
<a name="l00149"></a>00149     <span class="keywordflow">return</span> mask ? -1 : 0;
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 
<a name="l00155"></a><a class="code" href="at91__spi_8c.html#d3375cfcc24bb71b146337f416e6937d">00155</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#d3375cfcc24bb71b146337f416e6937d" title="Initialize the second serial peripheral interface on the AT91 MCU.">At91Spi0Enable</a>(<span class="keywordtype">void</span>)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="comment">/* Enable SPI peripherals. */</span>
<a name="l00158"></a>00158     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g8376435623c2be86f703366d1ef397b8">SPI0_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gb0e9d1149291aeef37eddd9dee5a8034">SPI0_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gee97b34a14d573c542658c4ff57231dd">SPI0_PINS</a>);
<a name="l00159"></a>00159     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g8376435623c2be86f703366d1ef397b8">SPI0_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#g11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gee97b34a14d573c542658c4ff57231dd">SPI0_PINS</a>);
<a name="l00160"></a>00160 
<a name="l00161"></a>00161     <span class="keywordflow">return</span> 0;
<a name="l00162"></a>00162 }
<a name="l00163"></a>00163 
<a name="l00164"></a>00164 <span class="preprocessor">#if defined(SPI1_BASE)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span>
<a name="l00171"></a>00171 <span class="keyword">static</span> <span class="keywordtype">void</span> At91Spi1Interrupt(<span class="keywordtype">void</span> *arg)
<a name="l00172"></a>00172 {
<a name="l00173"></a>00173     <a class="code" href="group__xg_event.html#gc52b53066d7486072b4e1ace5b4c6f3b" title="Post an event to a specified queue from interrupt context.">NutEventPostFromIrq</a>(&amp;spi1_que);
<a name="l00174"></a>00174 }
<a name="l00175"></a>00175 
<a name="l00179"></a>00179 <span class="keywordtype">int</span> At91Spi1Init(<span class="keywordtype">void</span>)
<a name="l00180"></a>00180 {
<a name="l00181"></a>00181     <span class="comment">/* Enable SPI peripherals. */</span>
<a name="l00182"></a>00182     At91Spi1Enable();
<a name="l00183"></a>00183     <span class="comment">/* Enable SPI clock. */</span>
<a name="l00184"></a>00184     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_pmc.html#g17654b41c5f9f88c153bad07eaaf9afc" title="Peripheral clock enable register address.">PMC_PCER</a>, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g818e98e55d3f2a4d004c8d2f70d8feb4" title="Serial peripheral interface 1 ID.">SPI1_ID</a>));
<a name="l00185"></a>00185 
<a name="l00186"></a>00186     <span class="comment">/* Register and enable SPI1 interrupt handler. */</span>
<a name="l00187"></a>00187     <a class="code" href="group__xg_interrupt.html#ga459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;<a class="code" href="ih__at91spi1_8c.html#dc9e4c3c47b9e8c74a8ffd7f3f31e124">sig_SPI1</a>, At91Spi1Interrupt, 0);
<a name="l00188"></a>00188     <a class="code" href="group__xg_interrupt.html#g9d27f5ecdebd2acd835df5d3d2af02f5" title="Enable a specified interrupt.">NutIrqEnable</a>(&amp;<a class="code" href="ih__at91spi1_8c.html#dc9e4c3c47b9e8c74a8ffd7f3f31e124">sig_SPI1</a>);
<a name="l00189"></a>00189 
<a name="l00190"></a>00190     <span class="keywordflow">return</span> <a class="code" href="dev_2at91__spi_8h.html#eaa739e238e4201669c822900c64e81a" title="Reset serial peripheral interface on the AT91 MCU.">At91SpiReset</a>(<a class="code" href="at91sam7x_8h.html#50cd8b47929f18b05efbd0f41253bf8d" title="SPI0 base address.">SPI1_BASE</a>);
<a name="l00191"></a>00191 }
<a name="l00192"></a>00192 
<a name="l00202"></a>00202 <span class="keywordtype">int</span> At91Spi1InitChipSelects(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mask)
<a name="l00203"></a>00203 {
<a name="l00204"></a>00204 <span class="preprocessor">#if defined(SPI1_CS0_PIN)</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(0)) {
<a name="l00206"></a>00206         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gd43034ba5288c7654ff6b12a3492f5ef">SPI1_CS0_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gc22a761098f450628efd575cad9499f3">SPI1_CS0_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g53250de80e79206b4346f83e3e1eebba">SPI1_CS0_PIN</a>);
<a name="l00207"></a>00207         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gd43034ba5288c7654ff6b12a3492f5ef">SPI1_CS0_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#g11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g53250de80e79206b4346f83e3e1eebba">SPI1_CS0_PIN</a>);
<a name="l00208"></a>00208         mask &amp;= ~<a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(0);
<a name="l00209"></a>00209     }
<a name="l00210"></a>00210 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI1_CS0_PIN */</span>
<a name="l00211"></a>00211 <span class="preprocessor">#if defined(SPI1_CS1_PIN)</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(1)) {
<a name="l00213"></a>00213         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gc6d4315664d1d41dda17e22d01d689a9">SPI1_CS1_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g74b7f0a98c13f261643cc37a24d7c96f">SPI1_CS1_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g9d09451fd73e4115116bff359ed0e922">SPI1_CS1_PIN</a>);
<a name="l00214"></a>00214         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gc6d4315664d1d41dda17e22d01d689a9">SPI1_CS1_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#g11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g9d09451fd73e4115116bff359ed0e922">SPI1_CS1_PIN</a>);
<a name="l00215"></a>00215         mask &amp;= ~<a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(1);
<a name="l00216"></a>00216     }
<a name="l00217"></a>00217 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI1_CS1_PIN */</span>
<a name="l00218"></a>00218 <span class="preprocessor">#if defined(SPI1_CS2_PIN)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(2)) {
<a name="l00220"></a>00220         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g81959d9fd822a5b22c819b442261e69a">SPI1_CS2_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g6182a48260fc2ef43368f55c04b78bf3">SPI1_CS2_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gb0dd0fd758a90322d48d6252c795b088">SPI1_CS2_PIN</a>);
<a name="l00221"></a>00221         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g81959d9fd822a5b22c819b442261e69a">SPI1_CS2_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#g11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gb0dd0fd758a90322d48d6252c795b088">SPI1_CS2_PIN</a>);
<a name="l00222"></a>00222         mask &amp;= ~<a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(2);
<a name="l00223"></a>00223     }
<a name="l00224"></a>00224 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI1_CS2_PIN */</span>
<a name="l00225"></a>00225 <span class="preprocessor">#if defined(SPI1_CS3_PIN)</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(3)) {
<a name="l00227"></a>00227         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g8c08e8e1ac9e1bf4cc1d725e4efb900f">SPI1_CS3_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g19522f1ff88a5ca7f85b430ebb522346">SPI1_CS3_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g3fc4295179aff1ce61a05c631988bb19">SPI1_CS3_PIN</a>);
<a name="l00228"></a>00228         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g8c08e8e1ac9e1bf4cc1d725e4efb900f">SPI1_CS3_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#g11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g3fc4295179aff1ce61a05c631988bb19">SPI1_CS3_PIN</a>);
<a name="l00229"></a>00229         mask &amp;= ~<a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(3);
<a name="l00230"></a>00230     }
<a name="l00231"></a>00231 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI1_CS3_PIN */</span>
<a name="l00232"></a>00232     <span class="keywordflow">return</span> mask ? -1 : 0;
<a name="l00233"></a>00233 }
<a name="l00234"></a>00234 
<a name="l00238"></a>00238 <span class="keywordtype">int</span> At91Spi1Enable(<span class="keywordtype">void</span>)
<a name="l00239"></a>00239 {
<a name="l00240"></a>00240     <span class="comment">/* Enable SPI peripherals. */</span>
<a name="l00241"></a>00241     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gab6d91e088995fb82ee7c5a545a05b56">SPI1_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g46e5bb4b213570be733fc9cae0274f1a">SPI1_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g25dd00463b0e5e7e979d9223332d0e4d">SPI1_PINS</a>);
<a name="l00242"></a>00242     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gab6d91e088995fb82ee7c5a545a05b56">SPI1_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#g11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g25dd00463b0e5e7e979d9223332d0e4d">SPI1_PINS</a>);
<a name="l00243"></a>00243 
<a name="l00244"></a>00244     <span class="keywordflow">return</span> 0;
<a name="l00245"></a>00245 }
<a name="l00246"></a>00246 
<a name="l00247"></a>00247 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI1_BASE */</span>
<a name="l00248"></a>00248 
<a name="l00257"></a><a class="code" href="at91__spi_8c.html#d25e1dedf00fbbde2042887bafe2946c">00257</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#d25e1dedf00fbbde2042887bafe2946c" title="Initialize serial peripheral interface on the AT91 MCU.">At91SpiInit</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base)
<a name="l00258"></a>00258 {
<a name="l00259"></a>00259     <span class="keywordtype">int</span> rc = -1;
<a name="l00260"></a>00260 
<a name="l00261"></a>00261     <span class="comment">/* </span>
<a name="l00262"></a>00262 <span class="comment">     * Enable PIO lines and clock. </span>
<a name="l00263"></a>00263 <span class="comment">     */</span>
<a name="l00264"></a>00264     <span class="keywordflow">if</span> (base == <a class="code" href="at91sam7s_8h.html#deaa49ab944c7dcae2a868b0450232c8" title="SPI0 base address.">SPI0_BASE</a>) {
<a name="l00265"></a>00265         rc = <a class="code" href="dev_2at91__spi_8h.html#e1b5e7fe097aa4db314a84cd314b6592" title="Initialize the first serial peripheral interface on the AT91 MCU.">At91Spi0Init</a>();
<a name="l00266"></a>00266     }
<a name="l00267"></a>00267 <span class="preprocessor">#if defined(SPI1_BASE)</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (base == <a class="code" href="at91sam7x_8h.html#50cd8b47929f18b05efbd0f41253bf8d" title="SPI0 base address.">SPI1_BASE</a>) {
<a name="l00269"></a>00269         rc = At91Spi1Init();
<a name="l00270"></a>00270     }
<a name="l00271"></a>00271 <span class="preprocessor">#endif</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span>    <span class="keywordflow">return</span> rc;
<a name="l00273"></a>00273 }
<a name="l00274"></a>00274 
<a name="l00275"></a><a class="code" href="at91__spi_8c.html#7867c40b6055c46806e7dc97965ace42">00275</a> <span class="keywordtype">int</span> <a class="code" href="at91__spi_8c.html#7867c40b6055c46806e7dc97965ace42">At91SpiEnable</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base)
<a name="l00276"></a>00276 {
<a name="l00277"></a>00277     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g8e275a46a44f13ece64e0efd15f7587c" title="Control register offset.">SPI_CR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g871bf672ae2d310ce3376b87dc73f341" title="SPI enable.">SPI_SPIEN</a>);
<a name="l00278"></a>00278 
<a name="l00279"></a>00279     <span class="keywordflow">return</span> 0;
<a name="l00280"></a>00280 }
<a name="l00281"></a>00281 
<a name="l00282"></a><a class="code" href="at91__spi_8c.html#402b35c597da754cc262dcd6f44261e8">00282</a> <span class="keywordtype">int</span> <a class="code" href="at91__spi_8c.html#402b35c597da754cc262dcd6f44261e8">At91SpiDisable</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base)
<a name="l00283"></a>00283 {
<a name="l00284"></a>00284     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g8e275a46a44f13ece64e0efd15f7587c" title="Control register offset.">SPI_CR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gea567aa161cd996db0caa4579d16dd1a" title="SPI disable.">SPI_SPIDIS</a>);
<a name="l00285"></a>00285 
<a name="l00286"></a>00286     <span class="keywordflow">return</span> 0;
<a name="l00287"></a>00287 }
<a name="l00288"></a>00288 
<a name="l00297"></a><a class="code" href="at91__spi_8c.html#eaa739e238e4201669c822900c64e81a">00297</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#eaa739e238e4201669c822900c64e81a" title="Reset serial peripheral interface on the AT91 MCU.">At91SpiReset</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base)
<a name="l00298"></a>00298 {
<a name="l00299"></a>00299     <span class="keywordtype">int</span> rc = 0;
<a name="l00300"></a>00300 
<a name="l00301"></a>00301     <span class="comment">/* Disable SPI. */</span>
<a name="l00302"></a>00302     <a class="code" href="at91__spi_8c.html#402b35c597da754cc262dcd6f44261e8">At91SpiDisable</a>(base);
<a name="l00303"></a>00303 
<a name="l00304"></a>00304     <span class="comment">/* Reset SPI. */</span>
<a name="l00305"></a>00305     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g8e275a46a44f13ece64e0efd15f7587c" title="Control register offset.">SPI_CR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gb67d8fc9dba20b5f7c43feb5df7e658d" title="Software reset.">SPI_SWRST</a>);
<a name="l00306"></a>00306 
<a name="l00307"></a>00307     <span class="comment">/* Set SPI to master mode, fixed peripheral at no chip select, fault detection disabled. */</span>
<a name="l00308"></a>00308     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>, (90 &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gc7b5bc689a224102bf658ae8b4da91b6" title="Least significant bit of delay between chip selects.">SPI_DLYBCS_LSB</a>) | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g0d67221fb35e3c26beee74edca53d8eb" title="Peripheral chip select mask.">SPI_PCS</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g35767f5bfa3d7dc1965df71ea657fe23" title="Mode fault detection.">SPI_MODFDIS</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g1039e667b18eb11df8ab4e168546200b" title="Master mode.">SPI_MSTR</a>);
<a name="l00309"></a>00309 
<a name="l00310"></a>00310     <span class="comment">/* Enable SPI. */</span>
<a name="l00311"></a>00311     <a class="code" href="at91__spi_8c.html#7867c40b6055c46806e7dc97965ace42">At91SpiEnable</a>(base);
<a name="l00312"></a>00312 
<a name="l00313"></a>00313     <span class="keywordflow">return</span> rc;
<a name="l00314"></a>00314 }
<a name="l00315"></a>00315 
<a name="l00327"></a><a class="code" href="at91__spi_8c.html#209d8f29f513839c385b3fead7184d6f">00327</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#209d8f29f513839c385b3fead7184d6f" title="Initialize specified SPI chip selects on the AT91 MCU.">At91SpiInitChipSelects</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mask)
<a name="l00328"></a>00328 {
<a name="l00329"></a>00329     <span class="keywordtype">int</span> rc = -1;
<a name="l00330"></a>00330 
<a name="l00331"></a>00331     <span class="comment">/* Init chip select lines for SPI 0. */</span>
<a name="l00332"></a>00332     <span class="keywordflow">if</span> (base == <a class="code" href="at91sam7s_8h.html#deaa49ab944c7dcae2a868b0450232c8" title="SPI0 base address.">SPI0_BASE</a>) {
<a name="l00333"></a>00333         rc = <a class="code" href="dev_2at91__spi_8h.html#aef2c2fc5c770fca47c6faf8893812f5" title="Initialize specified SPI0 chip selects on the AT91 MCU.">At91Spi0InitChipSelects</a>(mask);
<a name="l00334"></a>00334     }
<a name="l00335"></a>00335     <span class="comment">/* Init chip select lines for SPI 1. */</span>
<a name="l00336"></a>00336 <span class="preprocessor">#if defined(SPI1_BASE)</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (base == <a class="code" href="at91sam7x_8h.html#50cd8b47929f18b05efbd0f41253bf8d" title="SPI0 base address.">SPI1_BASE</a>) {
<a name="l00338"></a>00338         rc = At91Spi1InitChipSelects(mask);
<a name="l00339"></a>00339     }
<a name="l00340"></a>00340 <span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span>    <span class="keywordflow">return</span> rc;
<a name="l00342"></a>00342 }
<a name="l00343"></a>00343 
<a name="l00353"></a><a class="code" href="at91__spi_8c.html#8a279aaa9d0d19381be5f9eba2c6760c">00353</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#8a279aaa9d0d19381be5f9eba2c6760c" title="Configure the SPI rate.">At91SpiSetRate</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs, <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> rate)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordtype">int</span> rc = 0;
<a name="l00356"></a>00356     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> divider;
<a name="l00357"></a>00357 
<a name="l00358"></a>00358     <span class="comment">/* The SPI clock is driven by the master clock. */</span>
<a name="l00359"></a>00359     divider = (<span class="keywordtype">unsigned</span> int) At91GetMasterClock();
<a name="l00360"></a>00360     <span class="comment">/* Calculate the SPI clock divider. Avoid rounding errors. */</span>
<a name="l00361"></a>00361     divider += (<span class="keywordtype">unsigned</span> int) (rate / 2);
<a name="l00362"></a>00362     divider /= rate;
<a name="l00363"></a>00363     <span class="comment">/* A divider value of 0 is not allowed. */</span>
<a name="l00364"></a>00364     <span class="keywordflow">if</span> (divider &lt; 1) {
<a name="l00365"></a>00365         divider = 1;
<a name="l00366"></a>00366     }
<a name="l00367"></a>00367     <span class="comment">/* The divider value maximum is 255. */</span>
<a name="l00368"></a>00368     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (divider &gt; 255) {
<a name="l00369"></a>00369         divider = 255;
<a name="l00370"></a>00370     }
<a name="l00371"></a>00371     <span class="keywordflow">switch</span> (cs) {
<a name="l00372"></a>00372     <span class="keywordflow">case</span> 0:
<a name="l00373"></a>00373         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a>, (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g5e7060fc31c70cf78a2869fbebd08023" title="Serial clock baud rate mask.">SPI_SCBR</a>) | (divider &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g2df02f604ac7924a0007918ab71b2c67" title="Least significant bit of serial clock baud rate.">SPI_SCBR_LSB</a>));
<a name="l00374"></a>00374         <span class="keywordflow">break</span>;
<a name="l00375"></a>00375     <span class="keywordflow">case</span> 1:
<a name="l00376"></a>00376         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g51f931d4e56d8770c6919f9856f0652c" title="Chip select register 1 offset.">SPI_CSR1_OFF</a>, (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g51f931d4e56d8770c6919f9856f0652c" title="Chip select register 1 offset.">SPI_CSR1_OFF</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g5e7060fc31c70cf78a2869fbebd08023" title="Serial clock baud rate mask.">SPI_SCBR</a>) | (divider &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g2df02f604ac7924a0007918ab71b2c67" title="Least significant bit of serial clock baud rate.">SPI_SCBR_LSB</a>));
<a name="l00377"></a>00377         <span class="keywordflow">break</span>;
<a name="l00378"></a>00378     <span class="keywordflow">case</span> 2:
<a name="l00379"></a>00379         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g00b9b79aa71c566f6be303caadb9131a" title="Chip select register 2 offset.">SPI_CSR2_OFF</a>, (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g00b9b79aa71c566f6be303caadb9131a" title="Chip select register 2 offset.">SPI_CSR2_OFF</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g5e7060fc31c70cf78a2869fbebd08023" title="Serial clock baud rate mask.">SPI_SCBR</a>) | (divider &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g2df02f604ac7924a0007918ab71b2c67" title="Least significant bit of serial clock baud rate.">SPI_SCBR_LSB</a>));
<a name="l00380"></a>00380         <span class="keywordflow">break</span>;
<a name="l00381"></a>00381     <span class="keywordflow">case</span> 3:
<a name="l00382"></a>00382         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gcca57844dd70dce2469000f21e42f40e" title="Chip select register 3 offset.">SPI_CSR3_OFF</a>, (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gcca57844dd70dce2469000f21e42f40e" title="Chip select register 3 offset.">SPI_CSR3_OFF</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g5e7060fc31c70cf78a2869fbebd08023" title="Serial clock baud rate mask.">SPI_SCBR</a>) | (divider &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g2df02f604ac7924a0007918ab71b2c67" title="Least significant bit of serial clock baud rate.">SPI_SCBR_LSB</a>));
<a name="l00383"></a>00383         <span class="keywordflow">break</span>;
<a name="l00384"></a>00384     <span class="keywordflow">default</span>:
<a name="l00385"></a>00385         rc = -1;
<a name="l00386"></a>00386         <span class="keywordflow">break</span>;
<a name="l00387"></a>00387     }
<a name="l00388"></a>00388     <span class="keywordflow">return</span> 0;
<a name="l00389"></a>00389 }
<a name="l00390"></a>00390 
<a name="l00391"></a><a class="code" href="at91__spi_8c.html#c408fd920011fffbfd3b572e0a6c5778">00391</a> <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="dev_2at91__spi_8h.html#c408fd920011fffbfd3b572e0a6c5778">At91SpiGetModeFlags</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs)
<a name="l00392"></a>00392 {
<a name="l00393"></a>00393     <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> rc = <a class="code" href="dev_2at91__spi_8h.html#47827237818e57075a2010866cff8952">SPIMF_MFDETECT</a>;
<a name="l00394"></a>00394     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mv = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>);
<a name="l00395"></a>00395 
<a name="l00396"></a>00396     <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g1039e667b18eb11df8ab4e168546200b" title="Master mode.">SPI_MSTR</a>) {
<a name="l00397"></a>00397         rc |= SPI_MSTR;
<a name="l00398"></a>00398     }
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g75853bf4d9ff27cb8c01ca3f9f16bf17" title="Chip select decode.">SPI_PCSDEC</a>) {
<a name="l00400"></a>00400         rc |= <a class="code" href="dev_2at91__spi_8h.html#d25f04a08683a5ba65147816d0b879aa">SPIMF_MASTER</a>;
<a name="l00401"></a>00401     }
<a name="l00402"></a>00402     <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g35767f5bfa3d7dc1965df71ea657fe23" title="Mode fault detection.">SPI_MODFDIS</a>) {
<a name="l00403"></a>00403         rc &amp;= ~<a class="code" href="dev_2at91__spi_8h.html#47827237818e57075a2010866cff8952">SPIMF_MFDETECT</a>;
<a name="l00404"></a>00404     }
<a name="l00405"></a>00405     <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g46402bb34b70efa1ab4010d6da3e0187" title="Local loopback enable.">SPI_LLB</a>) {
<a name="l00406"></a>00406         rc |= <a class="code" href="dev_2at91__spi_8h.html#10befe06181804857cc80f714d2c4ee8">SPIMF_LOOPBACK</a>;
<a name="l00407"></a>00407     }
<a name="l00408"></a>00408 
<a name="l00409"></a>00409     mv = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4);
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gd8e335b1f808bd7408d2aef2377adcb1" title="Clock polarity.">SPI_CPOL</a>) {
<a name="l00411"></a>00411         <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>) {
<a name="l00412"></a>00412             rc |= <a class="code" href="dev_2at91__spi_8h.html#8b3a89232abaa01245bc1ae1a276dba5">SPIMF_SCKIAHI</a>;
<a name="l00413"></a>00413         } <span class="keywordflow">else</span> {
<a name="l00414"></a>00414             rc |= <a class="code" href="dev_2at91__spi_8h.html#8b3a89232abaa01245bc1ae1a276dba5">SPIMF_SCKIAHI</a> | <a class="code" href="dev_2at91__spi_8h.html#30c2fb385c075b5caeabcbc7f6ed0c03">SPIMF_CAPRISE</a>;
<a name="l00415"></a>00415         }
<a name="l00416"></a>00416     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>) {
<a name="l00417"></a>00417         rc |= <a class="code" href="dev_2at91__spi_8h.html#30c2fb385c075b5caeabcbc7f6ed0c03">SPIMF_CAPRISE</a>;
<a name="l00418"></a>00418     }
<a name="l00419"></a>00419     <span class="keywordflow">return</span> rc;
<a name="l00420"></a>00420 }
<a name="l00421"></a>00421 
<a name="l00436"></a><a class="code" href="at91__spi_8c.html#d9fd0c864725b61ca739d50edc40d4fb">00436</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#d9fd0c864725b61ca739d50edc40d4fb" title="Configure the SPI operation mode.">At91SpiSetModeFlags</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs, <a class="code" href="stdint_8h.html#06896e8c53f721507066c079052171f8">uint32_t</a> mode)
<a name="l00437"></a>00437 {
<a name="l00438"></a>00438     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mv;
<a name="l00439"></a>00439 
<a name="l00440"></a>00440     mv = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>) &amp; ~(<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g1039e667b18eb11df8ab4e168546200b" title="Master mode.">SPI_MSTR</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g75853bf4d9ff27cb8c01ca3f9f16bf17" title="Chip select decode.">SPI_PCSDEC</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g35767f5bfa3d7dc1965df71ea657fe23" title="Mode fault detection.">SPI_MODFDIS</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g46402bb34b70efa1ab4010d6da3e0187" title="Local loopback enable.">SPI_LLB</a>);
<a name="l00441"></a>00441     <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#d25f04a08683a5ba65147816d0b879aa">SPIMF_MASTER</a>) {
<a name="l00442"></a>00442         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g1039e667b18eb11df8ab4e168546200b" title="Master mode.">SPI_MSTR</a>;
<a name="l00443"></a>00443     }
<a name="l00444"></a>00444     <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#3a1c1e90359bf4e30faee97b49df70bc">SPIMF_PCSDEC</a>) {
<a name="l00445"></a>00445         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g75853bf4d9ff27cb8c01ca3f9f16bf17" title="Chip select decode.">SPI_PCSDEC</a>;
<a name="l00446"></a>00446     }
<a name="l00447"></a>00447     <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#47827237818e57075a2010866cff8952">SPIMF_MFDETECT</a>) {
<a name="l00448"></a>00448         mv &amp;= ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g35767f5bfa3d7dc1965df71ea657fe23" title="Mode fault detection.">SPI_MODFDIS</a>;
<a name="l00449"></a>00449     }
<a name="l00450"></a>00450     <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#10befe06181804857cc80f714d2c4ee8">SPIMF_LOOPBACK</a>) {
<a name="l00451"></a>00451         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g46402bb34b70efa1ab4010d6da3e0187" title="Local loopback enable.">SPI_LLB</a>;
<a name="l00452"></a>00452     }
<a name="l00453"></a>00453     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>, mv);
<a name="l00454"></a>00454 
<a name="l00455"></a>00455     mv = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4) &amp; ~(<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gd8e335b1f808bd7408d2aef2377adcb1" title="Clock polarity.">SPI_CPOL</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gdc9068ac64ffdd59b8af37472e387709" title="Chip select active after transfer.">SPI_CSAAT</a>);
<a name="l00456"></a>00456     <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#8b3a89232abaa01245bc1ae1a276dba5">SPIMF_SCKIAHI</a>) {
<a name="l00457"></a>00457         <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#30c2fb385c075b5caeabcbc7f6ed0c03">SPIMF_CAPRISE</a>) {
<a name="l00458"></a>00458             mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gd8e335b1f808bd7408d2aef2377adcb1" title="Clock polarity.">SPI_CPOL</a>;
<a name="l00459"></a>00459         } <span class="keywordflow">else</span> {
<a name="l00460"></a>00460             mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gd8e335b1f808bd7408d2aef2377adcb1" title="Clock polarity.">SPI_CPOL</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>;
<a name="l00461"></a>00461         }
<a name="l00462"></a>00462     } <span class="keywordflow">else</span> {
<a name="l00463"></a>00463         <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#30c2fb385c075b5caeabcbc7f6ed0c03">SPIMF_CAPRISE</a>) {
<a name="l00464"></a>00464             mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>;
<a name="l00465"></a>00465         }
<a name="l00466"></a>00466     }
<a name="l00467"></a>00467     <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#10fa0c24eefaaafbada54a58dcb68cb5">SPIMF_KEEPCS</a>) {
<a name="l00468"></a>00468         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gdc9068ac64ffdd59b8af37472e387709" title="Chip select active after transfer.">SPI_CSAAT</a>;
<a name="l00469"></a>00469     }
<a name="l00470"></a>00470     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4, mv);
<a name="l00471"></a>00471 
<a name="l00472"></a>00472     <span class="keywordflow">if</span> (<a class="code" href="dev_2at91__spi_8h.html#c408fd920011fffbfd3b572e0a6c5778">At91SpiGetModeFlags</a>(base, cs) != mode) {
<a name="l00473"></a>00473         <span class="keywordflow">return</span> -1;
<a name="l00474"></a>00474     }
<a name="l00475"></a>00475     <span class="keywordflow">return</span> 0;
<a name="l00476"></a>00476 }
<a name="l00477"></a>00477 
<a name="l00478"></a><a class="code" href="at91__spi_8c.html#1962cc444acfd933656105b9175f156f">00478</a> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#1962cc444acfd933656105b9175f156f">At91SpiGetBits</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs)
<a name="l00479"></a>00479 {
<a name="l00480"></a>00480     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rc;
<a name="l00481"></a>00481 
<a name="l00482"></a>00482     <span class="keywordflow">switch</span> (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g9177b1588e7d55b8831690096aba5644" title="Bits per transfer mask.">SPI_BITS</a>) {
<a name="l00483"></a>00483     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g02fa36f378be4cb9b6a3f1b776ab34b6" title="9 bits per transfer.">SPI_BITS_9</a>:
<a name="l00484"></a>00484         rc = 9;
<a name="l00485"></a>00485         <span class="keywordflow">break</span>;
<a name="l00486"></a>00486     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g21c324ffdb1787455527a53776b9e513" title="10 bits per transfer.">SPI_BITS_10</a>:
<a name="l00487"></a>00487         rc = 10;
<a name="l00488"></a>00488         <span class="keywordflow">break</span>;
<a name="l00489"></a>00489     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3a8f114a450f53d5cc8e29a199c6d3cc" title="11 bits per transfer.">SPI_BITS_11</a>:
<a name="l00490"></a>00490         rc = 11;
<a name="l00491"></a>00491         <span class="keywordflow">break</span>;
<a name="l00492"></a>00492     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g0166386a770171ae5c9fd3eb1cc1b817" title="12 bits per transfer.">SPI_BITS_12</a>:
<a name="l00493"></a>00493         rc = 12;
<a name="l00494"></a>00494         <span class="keywordflow">break</span>;
<a name="l00495"></a>00495     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ged3cbe853bbaf0a8293e79f036da2ecc" title="13 bits per transfer.">SPI_BITS_13</a>:
<a name="l00496"></a>00496         rc = 13;
<a name="l00497"></a>00497         <span class="keywordflow">break</span>;
<a name="l00498"></a>00498     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g393e89b3ea398be5afd440a23affae0f" title="14 bits per transfer.">SPI_BITS_14</a>:
<a name="l00499"></a>00499         rc = 14;
<a name="l00500"></a>00500         <span class="keywordflow">break</span>;
<a name="l00501"></a>00501     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gfea545866c7be45da9951b532143474b" title="15 bits per transfer.">SPI_BITS_15</a>:
<a name="l00502"></a>00502         rc = 15;
<a name="l00503"></a>00503         <span class="keywordflow">break</span>;
<a name="l00504"></a>00504     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ge4613682b4adc697ed9b5cdce299674b" title="16 bits per transfer.">SPI_BITS_16</a>:
<a name="l00505"></a>00505         rc = 16;
<a name="l00506"></a>00506         <span class="keywordflow">break</span>;
<a name="l00507"></a>00507     <span class="keywordflow">default</span>:
<a name="l00508"></a>00508         rc = 8;
<a name="l00509"></a>00509         <span class="keywordflow">break</span>;
<a name="l00510"></a>00510     }
<a name="l00511"></a>00511     <span class="keywordflow">return</span> rc;
<a name="l00512"></a>00512 }
<a name="l00513"></a>00513 
<a name="l00514"></a><a class="code" href="at91__spi_8c.html#0cd8426162df24ecea18080b3fa52f16">00514</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#0cd8426162df24ecea18080b3fa52f16">At91SpiSetBits</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> bits)
<a name="l00515"></a>00515 {
<a name="l00516"></a>00516     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mv;
<a name="l00517"></a>00517 
<a name="l00518"></a>00518     mv = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g9177b1588e7d55b8831690096aba5644" title="Bits per transfer mask.">SPI_BITS</a>;
<a name="l00519"></a>00519     <span class="keywordflow">switch</span> (bits) {
<a name="l00520"></a>00520     <span class="keywordflow">case</span> 9:
<a name="l00521"></a>00521         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g02fa36f378be4cb9b6a3f1b776ab34b6" title="9 bits per transfer.">SPI_BITS_9</a>;
<a name="l00522"></a>00522         <span class="keywordflow">break</span>;
<a name="l00523"></a>00523     <span class="keywordflow">case</span> 10:
<a name="l00524"></a>00524         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g21c324ffdb1787455527a53776b9e513" title="10 bits per transfer.">SPI_BITS_10</a>;
<a name="l00525"></a>00525         <span class="keywordflow">break</span>;
<a name="l00526"></a>00526     <span class="keywordflow">case</span> 11:
<a name="l00527"></a>00527         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3a8f114a450f53d5cc8e29a199c6d3cc" title="11 bits per transfer.">SPI_BITS_11</a>;
<a name="l00528"></a>00528         <span class="keywordflow">break</span>;
<a name="l00529"></a>00529     <span class="keywordflow">case</span> 12:
<a name="l00530"></a>00530         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g0166386a770171ae5c9fd3eb1cc1b817" title="12 bits per transfer.">SPI_BITS_12</a>;
<a name="l00531"></a>00531         <span class="keywordflow">break</span>;
<a name="l00532"></a>00532     <span class="keywordflow">case</span> 13:
<a name="l00533"></a>00533         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ged3cbe853bbaf0a8293e79f036da2ecc" title="13 bits per transfer.">SPI_BITS_13</a>;
<a name="l00534"></a>00534         <span class="keywordflow">break</span>;
<a name="l00535"></a>00535     <span class="keywordflow">case</span> 14:
<a name="l00536"></a>00536         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g393e89b3ea398be5afd440a23affae0f" title="14 bits per transfer.">SPI_BITS_14</a>;
<a name="l00537"></a>00537         <span class="keywordflow">break</span>;
<a name="l00538"></a>00538     <span class="keywordflow">case</span> 15:
<a name="l00539"></a>00539         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gfea545866c7be45da9951b532143474b" title="15 bits per transfer.">SPI_BITS_15</a>;
<a name="l00540"></a>00540         <span class="keywordflow">break</span>;
<a name="l00541"></a>00541     <span class="keywordflow">case</span> 16:
<a name="l00542"></a>00542         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ge4613682b4adc697ed9b5cdce299674b" title="16 bits per transfer.">SPI_BITS_16</a>;
<a name="l00543"></a>00543         <span class="keywordflow">break</span>;
<a name="l00544"></a>00544     <span class="keywordflow">default</span>:
<a name="l00545"></a>00545         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g39e773184c3563e6c3d739129766c1f8" title="8 bits per transfer.">SPI_BITS_8</a>;
<a name="l00546"></a>00546         <span class="keywordflow">break</span>;
<a name="l00547"></a>00547     }
<a name="l00548"></a>00548     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4, mv);
<a name="l00549"></a>00549 
<a name="l00550"></a>00550     <span class="keywordflow">if</span> (<a class="code" href="dev_2at91__spi_8h.html#1962cc444acfd933656105b9175f156f">At91SpiGetBits</a>(base, cs) != bits) {
<a name="l00551"></a>00551         <span class="keywordflow">return</span> -1;
<a name="l00552"></a>00552     }
<a name="l00553"></a>00553     <span class="keywordflow">return</span> 0;
<a name="l00554"></a>00554 }
<a name="l00555"></a>00555 
<a name="l00556"></a><a class="code" href="at91__spi_8c.html#466c116eee2a295bf69bb423b70f7005">00556</a> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#466c116eee2a295bf69bb423b70f7005">At91SpiGetSckDelay</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs)
<a name="l00557"></a>00557 {
<a name="l00558"></a>00558     <span class="keywordflow">return</span> (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4) &gt;&gt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3649e40f6cf0e94e8d449caf04d6c7d8" title="Least significant bit of delay before SPCK.">SPI_DLYBS_LSB</a>) &amp; 0xFF;
<a name="l00559"></a>00559 }
<a name="l00560"></a>00560 
<a name="l00561"></a><a class="code" href="at91__spi_8c.html#cc0e4ce3e9328b6ef02e48b0bbe52987">00561</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#cc0e4ce3e9328b6ef02e48b0bbe52987">At91SpiSetSckDelay</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dly)
<a name="l00562"></a>00562 {
<a name="l00563"></a>00563     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> csr = base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4;
<a name="l00564"></a>00564 
<a name="l00565"></a>00565     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(csr, (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(csr) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g30e93a3290cf04fae37d2539d2fb119a" title="Delay before SPCK mask.">SPI_DLYBS</a>) | ((dly &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3649e40f6cf0e94e8d449caf04d6c7d8" title="Least significant bit of delay before SPCK.">SPI_DLYBS_LSB</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g30e93a3290cf04fae37d2539d2fb119a" title="Delay before SPCK mask.">SPI_DLYBS</a>));
<a name="l00566"></a>00566 
<a name="l00567"></a>00567     <span class="keywordflow">if</span> (<a class="code" href="dev_2at91__spi_8h.html#466c116eee2a295bf69bb423b70f7005">At91SpiGetSckDelay</a>(base, cs) != dly) {
<a name="l00568"></a>00568         <span class="keywordflow">return</span> -1;
<a name="l00569"></a>00569     }
<a name="l00570"></a>00570     <span class="keywordflow">return</span> 0;
<a name="l00571"></a>00571 }
<a name="l00572"></a>00572 
<a name="l00573"></a><a class="code" href="at91__spi_8c.html#49f8839cf03b42c644cb3b39cb071963">00573</a> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#49f8839cf03b42c644cb3b39cb071963">At91SpiGetTxDelay</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs)
<a name="l00574"></a>00574 {
<a name="l00575"></a>00575     <span class="keywordflow">return</span> (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4) &gt;&gt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3224c7c92461b3274f9e26248efab06" title="Least significant bit of delay between consecutive transfers.">SPI_DLYBCT_LSB</a>) &amp; 0xFF;
<a name="l00576"></a>00576 }
<a name="l00577"></a>00577 
<a name="l00578"></a><a class="code" href="at91__spi_8c.html#841f98ce53851a9ef2151a826b745eee">00578</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#841f98ce53851a9ef2151a826b745eee">At91SpiSetTxDelay</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dly)
<a name="l00579"></a>00579 {
<a name="l00580"></a>00580     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> csr = base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4;
<a name="l00581"></a>00581 
<a name="l00582"></a>00582     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(csr, (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(csr) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g6072cb9d3ae9bb3f024e257532ae6ec0" title="Delay between consecutive transfers mask.">SPI_DLYBCT</a>) | ((dly &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3224c7c92461b3274f9e26248efab06" title="Least significant bit of delay between consecutive transfers.">SPI_DLYBCT_LSB</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g6072cb9d3ae9bb3f024e257532ae6ec0" title="Delay between consecutive transfers mask.">SPI_DLYBCT</a>));
<a name="l00583"></a>00583 
<a name="l00584"></a>00584     <span class="keywordflow">if</span> (<a class="code" href="dev_2at91__spi_8h.html#49f8839cf03b42c644cb3b39cb071963">At91SpiGetTxDelay</a>(base, cs) != dly) {
<a name="l00585"></a>00585         <span class="keywordflow">return</span> -1;
<a name="l00586"></a>00586     }
<a name="l00587"></a>00587     <span class="keywordflow">return</span> 0;
<a name="l00588"></a>00588 }
<a name="l00589"></a>00589 
<a name="l00590"></a><a class="code" href="at91__spi_8c.html#0b7ab402132476bfc479c9a22c3bc1b9">00590</a> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#0b7ab402132476bfc479c9a22c3bc1b9">At91SpiGetCsDelay</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base)
<a name="l00591"></a>00591 {
<a name="l00592"></a>00592     <span class="keywordflow">return</span> (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>) &gt;&gt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gc7b5bc689a224102bf658ae8b4da91b6" title="Least significant bit of delay between chip selects.">SPI_DLYBCS_LSB</a>) &amp; 0xFF;
<a name="l00593"></a>00593 }
<a name="l00594"></a>00594 
<a name="l00595"></a><a class="code" href="at91__spi_8c.html#7e0784f380ac8490b76a137475e549a5">00595</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#7e0784f380ac8490b76a137475e549a5">At91SpiSetCsDelay</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dly)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>, (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g16181ca614d283b6ae6272d7ed5056b8" title="Mask for delay between chip selects.">SPI_DLYBCS</a>) | ((dly &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gc7b5bc689a224102bf658ae8b4da91b6" title="Least significant bit of delay between chip selects.">SPI_DLYBCS_LSB</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g16181ca614d283b6ae6272d7ed5056b8" title="Mask for delay between chip selects.">SPI_DLYBCS</a>));
<a name="l00598"></a>00598 
<a name="l00599"></a>00599     <span class="keywordflow">if</span> (<a class="code" href="dev_2at91__spi_8h.html#0b7ab402132476bfc479c9a22c3bc1b9">At91SpiGetCsDelay</a>(base) != dly) {
<a name="l00600"></a>00600         <span class="keywordflow">return</span> -1;
<a name="l00601"></a>00601     }
<a name="l00602"></a>00602     <span class="keywordflow">return</span> 0;
<a name="l00603"></a>00603 }
<a name="l00604"></a>00604 
<a name="l00617"></a><a class="code" href="at91__spi_8c.html#c9ceb06366390229ddd232cb07e0087d">00617</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#c9ceb06366390229ddd232cb07e0087d" title="Transfer two SPI buffers.">At91SpiTransfer2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs, <a class="code" href="arm_8h.html#0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <span class="keywordtype">void</span> *txbuf, <span class="keywordtype">void</span> *rxbuf, <span class="keywordtype">int</span> xlen, <a class="code" href="arm_8h.html#0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <span class="keywordtype">void</span> *txnbuf, <span class="keywordtype">void</span> *rxnbuf, <span class="keywordtype">int</span> xnlen)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordtype">int</span> rc = -1;
<a name="l00620"></a>00620     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> flags;
<a name="l00621"></a>00621     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> sr;
<a name="l00622"></a>00622 
<a name="l00623"></a>00623     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#df0969a953a3bccb702614a583258cc6" title="PDC transfer control register offset.">PERIPH_PTCR_OFF</a>, <a class="code" href="at91sam7s_8h.html#5cc11151483115a4839a482ce9558560" title="Transmitter transfer disable.">PDC_TXTDIS</a> | <a class="code" href="at91sam7s_8h.html#3dcf124d2fcec6d22229cc448e77327d" title="Receiver transfer disable.">PDC_RXTDIS</a>);
<a name="l00624"></a>00624 
<a name="l00625"></a>00625     flags = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g0d67221fb35e3c26beee74edca53d8eb" title="Peripheral chip select mask.">SPI_PCS</a>;
<a name="l00626"></a>00626     <span class="keywordflow">switch</span> (cs) {
<a name="l00627"></a>00627     <span class="keywordflow">case</span> 0:
<a name="l00628"></a>00628         flags |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g8ca24fe6b638ea1302ab6e3f6d3b3b14" title="Peripheral chip select 0.">SPI_PCS_0</a>;
<a name="l00629"></a>00629         <span class="keywordflow">break</span>;
<a name="l00630"></a>00630     <span class="keywordflow">case</span> 1:
<a name="l00631"></a>00631         flags |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga44582de9b940b83f6981e4c69dd1c76" title="Peripheral chip select 1.">SPI_PCS_1</a>;
<a name="l00632"></a>00632         <span class="keywordflow">break</span>;
<a name="l00633"></a>00633     <span class="keywordflow">case</span> 2:
<a name="l00634"></a>00634         flags |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g192ff06469ad7ae6c72c3d8a9117c357" title="Peripheral chip select 2.">SPI_PCS_2</a>;
<a name="l00635"></a>00635         <span class="keywordflow">break</span>;
<a name="l00636"></a>00636     <span class="keywordflow">case</span> 3:
<a name="l00637"></a>00637         flags |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g4db907ee87d4a328c84185728f59e3a1" title="Peripheral chip select 3.">SPI_PCS_3</a>;
<a name="l00638"></a>00638         <span class="keywordflow">break</span>;
<a name="l00639"></a>00639     }
<a name="l00640"></a>00640     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>, flags);
<a name="l00641"></a>00641 
<a name="l00642"></a>00642     <span class="comment">/* Set first transmit pointer and counter. */</span>
<a name="l00643"></a>00643     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#53d79bc36b0947d23aa03d10861331b3" title="Transmit pointer register offset.">PERIPH_TPR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) txbuf);
<a name="l00644"></a>00644     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#cc7c2fbb7d13ebb4d8b49bea09fd50cc" title="Transmit counter register offset.">PERIPH_TCR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) xlen);
<a name="l00645"></a>00645     <span class="comment">/* Set first receive pointer and counter. */</span>
<a name="l00646"></a>00646     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#9e5ebcb4e1ad2a31a6c013f04bf717e7" title="Receive pointer register offset.">PERIPH_RPR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) rxbuf);
<a name="l00647"></a>00647     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#d417b7a5db47291c51c61cd4794a8fd1" title="Receive counter register offset.">PERIPH_RCR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) xlen);
<a name="l00648"></a>00648 
<a name="l00649"></a>00649     <span class="comment">/* Set second transmit pointer and counter. */</span>
<a name="l00650"></a>00650     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#33c726860491bfa52d657db28820ac22" title="Transmit next pointer register offset.">PERIPH_TNPR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) txnbuf);
<a name="l00651"></a>00651     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#72382109184b7934b62da1522d5e3d4f" title="Transmit next counter register offset.">PERIPH_TNCR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) xnlen);
<a name="l00652"></a>00652 
<a name="l00653"></a>00653     <span class="comment">/* Set second receive pointer and counter. */</span>
<a name="l00654"></a>00654     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#18abbb766ae7630d80ef58533489acf9" title="Receive next pointer register offset.">PERIPH_RNPR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) rxnbuf);
<a name="l00655"></a>00655     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#ea3a16fef442546c9de0ed7d936ca306" title="Receive next counter register offset.">PERIPH_RNCR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) xnlen);
<a name="l00656"></a>00656 
<a name="l00657"></a>00657     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g25f7af3fca93bafc93bf0eb2890f9ce6" title="Interrupt disable register offset.">SPI_IDR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) - 1);
<a name="l00658"></a>00658     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g63536d3845e1e0d63e502751009f66dd" title="Interrupt enable register offset.">SPI_IER_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g2af3ecadd677c8d5bcfec00c1c41cabf" title="RX buffer full.">SPI_RXBUFF</a>);
<a name="l00659"></a>00659     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#df0969a953a3bccb702614a583258cc6" title="PDC transfer control register offset.">PERIPH_PTCR_OFF</a>, <a class="code" href="at91sam7s_8h.html#e6665ed39ca65884beef3b32788f8ce8" title="Transmitter transfer enable.">PDC_TXTEN</a> | <a class="code" href="at91sam7s_8h.html#12b12457da932ae50e4d458ee84d74f8" title="Receiver transfer enable.">PDC_RXTEN</a>);
<a name="l00660"></a>00660 
<a name="l00661"></a>00661     <span class="keywordflow">while</span> (((sr = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g3ffb187244e364d1b466b76406b0203f" title="Status register offset.">SPI_SR_OFF</a>)) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#g2af3ecadd677c8d5bcfec00c1c41cabf" title="RX buffer full.">SPI_RXBUFF</a>) == 0) {
<a name="l00662"></a>00662         <span class="keywordflow">if</span> (base == <a class="code" href="at91sam7s_8h.html#deaa49ab944c7dcae2a868b0450232c8" title="SPI0 base address.">SPI0_BASE</a>) {
<a name="l00663"></a>00663             <span class="keywordflow">if</span> ((rc = <a class="code" href="group__xg_event.html#g79af18e0842286182af7c5b647526ce5" title="Wait for an event in a specified queue.">NutEventWait</a>(&amp;spi0_que, 500)) != 0) {
<a name="l00664"></a>00664                 <span class="keywordflow">break</span>;
<a name="l00665"></a>00665             }
<a name="l00666"></a>00666         }
<a name="l00667"></a>00667 <span class="preprocessor">#if defined(SPI1_BASE)</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span>        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (base == <a class="code" href="at91sam7x_8h.html#50cd8b47929f18b05efbd0f41253bf8d" title="SPI0 base address.">SPI1_BASE</a>) {
<a name="l00669"></a>00669             <span class="keywordflow">if</span> ((rc = <a class="code" href="group__xg_event.html#g79af18e0842286182af7c5b647526ce5" title="Wait for an event in a specified queue.">NutEventWait</a>(&amp;spi1_que, 500)) != 0) {
<a name="l00670"></a>00670                 <span class="keywordflow">break</span>;
<a name="l00671"></a>00671             }
<a name="l00672"></a>00672         }
<a name="l00673"></a>00673 <span class="preprocessor">#endif</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span>    }
<a name="l00675"></a>00675     <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#df0969a953a3bccb702614a583258cc6" title="PDC transfer control register offset.">PERIPH_PTCR_OFF</a>, <a class="code" href="at91sam7s_8h.html#5cc11151483115a4839a482ce9558560" title="Transmitter transfer disable.">PDC_TXTDIS</a> | <a class="code" href="at91sam7s_8h.html#3dcf124d2fcec6d22229cc448e77327d" title="Receiver transfer disable.">PDC_RXTDIS</a>);
<a name="l00676"></a>00676 
<a name="l00677"></a>00677     <span class="keywordflow">return</span> rc;
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 
</pre></div></div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
