// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_compute_rows_Pipeline_PK_W (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_out3_din,
        s_out3_num_data_valid,
        s_out3_fifo_cap,
        s_out3_full_n,
        s_out3_write,
        tile2_V_address0,
        tile2_V_ce0,
        tile2_V_q0,
        tile2_V_32_address0,
        tile2_V_32_ce0,
        tile2_V_32_q0,
        tile2_V_33_address0,
        tile2_V_33_ce0,
        tile2_V_33_q0,
        tile2_V_34_address0,
        tile2_V_34_ce0,
        tile2_V_34_q0,
        tile2_V_35_address0,
        tile2_V_35_ce0,
        tile2_V_35_q0,
        tile2_V_36_address0,
        tile2_V_36_ce0,
        tile2_V_36_q0,
        tile2_V_37_address0,
        tile2_V_37_ce0,
        tile2_V_37_q0,
        tile2_V_38_address0,
        tile2_V_38_ce0,
        tile2_V_38_q0,
        tile2_V_39_address0,
        tile2_V_39_ce0,
        tile2_V_39_q0,
        tile2_V_40_address0,
        tile2_V_40_ce0,
        tile2_V_40_q0,
        tile2_V_41_address0,
        tile2_V_41_ce0,
        tile2_V_41_q0,
        tile2_V_42_address0,
        tile2_V_42_ce0,
        tile2_V_42_q0,
        tile2_V_43_address0,
        tile2_V_43_ce0,
        tile2_V_43_q0,
        tile2_V_44_address0,
        tile2_V_44_ce0,
        tile2_V_44_q0,
        tile2_V_45_address0,
        tile2_V_45_ce0,
        tile2_V_45_q0,
        tile2_V_46_address0,
        tile2_V_46_ce0,
        tile2_V_46_q0,
        tile2_V_47_address0,
        tile2_V_47_ce0,
        tile2_V_47_q0,
        tile2_V_48_address0,
        tile2_V_48_ce0,
        tile2_V_48_q0,
        tile2_V_49_address0,
        tile2_V_49_ce0,
        tile2_V_49_q0,
        tile2_V_50_address0,
        tile2_V_50_ce0,
        tile2_V_50_q0,
        tile2_V_51_address0,
        tile2_V_51_ce0,
        tile2_V_51_q0,
        tile2_V_52_address0,
        tile2_V_52_ce0,
        tile2_V_52_q0,
        tile2_V_53_address0,
        tile2_V_53_ce0,
        tile2_V_53_q0,
        tile2_V_54_address0,
        tile2_V_54_ce0,
        tile2_V_54_q0,
        tile2_V_55_address0,
        tile2_V_55_ce0,
        tile2_V_55_q0,
        tile2_V_56_address0,
        tile2_V_56_ce0,
        tile2_V_56_q0,
        tile2_V_57_address0,
        tile2_V_57_ce0,
        tile2_V_57_q0,
        tile2_V_58_address0,
        tile2_V_58_ce0,
        tile2_V_58_q0,
        tile2_V_59_address0,
        tile2_V_59_ce0,
        tile2_V_59_q0,
        tile2_V_60_address0,
        tile2_V_60_ce0,
        tile2_V_60_q0,
        tile2_V_61_address0,
        tile2_V_61_ce0,
        tile2_V_61_q0,
        tile2_V_62_address0,
        tile2_V_62_ce0,
        tile2_V_62_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [511:0] s_out3_din;
input  [6:0] s_out3_num_data_valid;
input  [6:0] s_out3_fifo_cap;
input   s_out3_full_n;
output   s_out3_write;
output  [4:0] tile2_V_address0;
output   tile2_V_ce0;
input  [15:0] tile2_V_q0;
output  [4:0] tile2_V_32_address0;
output   tile2_V_32_ce0;
input  [15:0] tile2_V_32_q0;
output  [4:0] tile2_V_33_address0;
output   tile2_V_33_ce0;
input  [15:0] tile2_V_33_q0;
output  [4:0] tile2_V_34_address0;
output   tile2_V_34_ce0;
input  [15:0] tile2_V_34_q0;
output  [4:0] tile2_V_35_address0;
output   tile2_V_35_ce0;
input  [15:0] tile2_V_35_q0;
output  [4:0] tile2_V_36_address0;
output   tile2_V_36_ce0;
input  [15:0] tile2_V_36_q0;
output  [4:0] tile2_V_37_address0;
output   tile2_V_37_ce0;
input  [15:0] tile2_V_37_q0;
output  [4:0] tile2_V_38_address0;
output   tile2_V_38_ce0;
input  [15:0] tile2_V_38_q0;
output  [4:0] tile2_V_39_address0;
output   tile2_V_39_ce0;
input  [15:0] tile2_V_39_q0;
output  [4:0] tile2_V_40_address0;
output   tile2_V_40_ce0;
input  [15:0] tile2_V_40_q0;
output  [4:0] tile2_V_41_address0;
output   tile2_V_41_ce0;
input  [15:0] tile2_V_41_q0;
output  [4:0] tile2_V_42_address0;
output   tile2_V_42_ce0;
input  [15:0] tile2_V_42_q0;
output  [4:0] tile2_V_43_address0;
output   tile2_V_43_ce0;
input  [15:0] tile2_V_43_q0;
output  [4:0] tile2_V_44_address0;
output   tile2_V_44_ce0;
input  [15:0] tile2_V_44_q0;
output  [4:0] tile2_V_45_address0;
output   tile2_V_45_ce0;
input  [15:0] tile2_V_45_q0;
output  [4:0] tile2_V_46_address0;
output   tile2_V_46_ce0;
input  [15:0] tile2_V_46_q0;
output  [4:0] tile2_V_47_address0;
output   tile2_V_47_ce0;
input  [15:0] tile2_V_47_q0;
output  [4:0] tile2_V_48_address0;
output   tile2_V_48_ce0;
input  [15:0] tile2_V_48_q0;
output  [4:0] tile2_V_49_address0;
output   tile2_V_49_ce0;
input  [15:0] tile2_V_49_q0;
output  [4:0] tile2_V_50_address0;
output   tile2_V_50_ce0;
input  [15:0] tile2_V_50_q0;
output  [4:0] tile2_V_51_address0;
output   tile2_V_51_ce0;
input  [15:0] tile2_V_51_q0;
output  [4:0] tile2_V_52_address0;
output   tile2_V_52_ce0;
input  [15:0] tile2_V_52_q0;
output  [4:0] tile2_V_53_address0;
output   tile2_V_53_ce0;
input  [15:0] tile2_V_53_q0;
output  [4:0] tile2_V_54_address0;
output   tile2_V_54_ce0;
input  [15:0] tile2_V_54_q0;
output  [4:0] tile2_V_55_address0;
output   tile2_V_55_ce0;
input  [15:0] tile2_V_55_q0;
output  [4:0] tile2_V_56_address0;
output   tile2_V_56_ce0;
input  [15:0] tile2_V_56_q0;
output  [4:0] tile2_V_57_address0;
output   tile2_V_57_ce0;
input  [15:0] tile2_V_57_q0;
output  [4:0] tile2_V_58_address0;
output   tile2_V_58_ce0;
input  [15:0] tile2_V_58_q0;
output  [4:0] tile2_V_59_address0;
output   tile2_V_59_ce0;
input  [15:0] tile2_V_59_q0;
output  [4:0] tile2_V_60_address0;
output   tile2_V_60_ce0;
input  [15:0] tile2_V_60_q0;
output  [4:0] tile2_V_61_address0;
output   tile2_V_61_ce0;
input  [15:0] tile2_V_61_q0;
output  [4:0] tile2_V_62_address0;
output   tile2_V_62_ce0;
input  [15:0] tile2_V_62_q0;

reg ap_idle;
reg s_out3_write;
reg tile2_V_ce0;
reg tile2_V_32_ce0;
reg tile2_V_33_ce0;
reg tile2_V_34_ce0;
reg tile2_V_35_ce0;
reg tile2_V_36_ce0;
reg tile2_V_37_ce0;
reg tile2_V_38_ce0;
reg tile2_V_39_ce0;
reg tile2_V_40_ce0;
reg tile2_V_41_ce0;
reg tile2_V_42_ce0;
reg tile2_V_43_ce0;
reg tile2_V_44_ce0;
reg tile2_V_45_ce0;
reg tile2_V_46_ce0;
reg tile2_V_47_ce0;
reg tile2_V_48_ce0;
reg tile2_V_49_ce0;
reg tile2_V_50_ce0;
reg tile2_V_51_ce0;
reg tile2_V_52_ce0;
reg tile2_V_53_ce0;
reg tile2_V_54_ce0;
reg tile2_V_55_ce0;
reg tile2_V_56_ce0;
reg tile2_V_57_ce0;
reg tile2_V_58_ce0;
reg tile2_V_59_ce0;
reg tile2_V_60_ce0;
reg tile2_V_61_ce0;
reg tile2_V_62_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln728_fu_543_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    s_out3_blk_n;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln728_fu_555_p1;
reg   [4:0] w_1_fu_108;
wire   [4:0] add_ln728_fu_549_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_w;
reg    ap_block_pp0_stage0_01001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln728_fu_543_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            w_1_fu_108 <= add_ln728_fu_549_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            w_1_fu_108 <= 5'd0;
        end
    end
end

always @ (*) begin
    if (((icmp_ln728_fu_543_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_w = 5'd0;
    end else begin
        ap_sig_allocacmp_w = w_1_fu_108;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_out3_blk_n = s_out3_full_n;
    end else begin
        s_out3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_out3_write = 1'b1;
    end else begin
        s_out3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_32_ce0 = 1'b1;
    end else begin
        tile2_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_33_ce0 = 1'b1;
    end else begin
        tile2_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_34_ce0 = 1'b1;
    end else begin
        tile2_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_35_ce0 = 1'b1;
    end else begin
        tile2_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_36_ce0 = 1'b1;
    end else begin
        tile2_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_37_ce0 = 1'b1;
    end else begin
        tile2_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_38_ce0 = 1'b1;
    end else begin
        tile2_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_39_ce0 = 1'b1;
    end else begin
        tile2_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_40_ce0 = 1'b1;
    end else begin
        tile2_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_41_ce0 = 1'b1;
    end else begin
        tile2_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_42_ce0 = 1'b1;
    end else begin
        tile2_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_43_ce0 = 1'b1;
    end else begin
        tile2_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_44_ce0 = 1'b1;
    end else begin
        tile2_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_45_ce0 = 1'b1;
    end else begin
        tile2_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_46_ce0 = 1'b1;
    end else begin
        tile2_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_47_ce0 = 1'b1;
    end else begin
        tile2_V_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_48_ce0 = 1'b1;
    end else begin
        tile2_V_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_49_ce0 = 1'b1;
    end else begin
        tile2_V_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_50_ce0 = 1'b1;
    end else begin
        tile2_V_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_51_ce0 = 1'b1;
    end else begin
        tile2_V_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_52_ce0 = 1'b1;
    end else begin
        tile2_V_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_53_ce0 = 1'b1;
    end else begin
        tile2_V_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_54_ce0 = 1'b1;
    end else begin
        tile2_V_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_55_ce0 = 1'b1;
    end else begin
        tile2_V_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_56_ce0 = 1'b1;
    end else begin
        tile2_V_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_57_ce0 = 1'b1;
    end else begin
        tile2_V_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_58_ce0 = 1'b1;
    end else begin
        tile2_V_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_59_ce0 = 1'b1;
    end else begin
        tile2_V_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_60_ce0 = 1'b1;
    end else begin
        tile2_V_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_61_ce0 = 1'b1;
    end else begin
        tile2_V_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_62_ce0 = 1'b1;
    end else begin
        tile2_V_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tile2_V_ce0 = 1'b1;
    end else begin
        tile2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln728_fu_549_p2 = (ap_sig_allocacmp_w + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((s_out3_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((s_out3_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((s_out3_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (s_out3_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln728_fu_543_p2 = ((ap_sig_allocacmp_w == 5'd24) ? 1'b1 : 1'b0);

assign s_out3_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tile2_V_62_q0}, {tile2_V_61_q0}}, {tile2_V_60_q0}}, {tile2_V_59_q0}}, {tile2_V_58_q0}}, {tile2_V_57_q0}}, {tile2_V_56_q0}}, {tile2_V_55_q0}}, {tile2_V_54_q0}}, {tile2_V_53_q0}}, {tile2_V_52_q0}}, {tile2_V_51_q0}}, {tile2_V_50_q0}}, {tile2_V_49_q0}}, {tile2_V_48_q0}}, {tile2_V_47_q0}}, {tile2_V_46_q0}}, {tile2_V_45_q0}}, {tile2_V_44_q0}}, {tile2_V_43_q0}}, {tile2_V_42_q0}}, {tile2_V_41_q0}}, {tile2_V_40_q0}}, {tile2_V_39_q0}}, {tile2_V_38_q0}}, {tile2_V_37_q0}}, {tile2_V_36_q0}}, {tile2_V_35_q0}}, {tile2_V_34_q0}}, {tile2_V_33_q0}}, {tile2_V_32_q0}}, {tile2_V_q0}};

assign tile2_V_32_address0 = zext_ln728_fu_555_p1;

assign tile2_V_33_address0 = zext_ln728_fu_555_p1;

assign tile2_V_34_address0 = zext_ln728_fu_555_p1;

assign tile2_V_35_address0 = zext_ln728_fu_555_p1;

assign tile2_V_36_address0 = zext_ln728_fu_555_p1;

assign tile2_V_37_address0 = zext_ln728_fu_555_p1;

assign tile2_V_38_address0 = zext_ln728_fu_555_p1;

assign tile2_V_39_address0 = zext_ln728_fu_555_p1;

assign tile2_V_40_address0 = zext_ln728_fu_555_p1;

assign tile2_V_41_address0 = zext_ln728_fu_555_p1;

assign tile2_V_42_address0 = zext_ln728_fu_555_p1;

assign tile2_V_43_address0 = zext_ln728_fu_555_p1;

assign tile2_V_44_address0 = zext_ln728_fu_555_p1;

assign tile2_V_45_address0 = zext_ln728_fu_555_p1;

assign tile2_V_46_address0 = zext_ln728_fu_555_p1;

assign tile2_V_47_address0 = zext_ln728_fu_555_p1;

assign tile2_V_48_address0 = zext_ln728_fu_555_p1;

assign tile2_V_49_address0 = zext_ln728_fu_555_p1;

assign tile2_V_50_address0 = zext_ln728_fu_555_p1;

assign tile2_V_51_address0 = zext_ln728_fu_555_p1;

assign tile2_V_52_address0 = zext_ln728_fu_555_p1;

assign tile2_V_53_address0 = zext_ln728_fu_555_p1;

assign tile2_V_54_address0 = zext_ln728_fu_555_p1;

assign tile2_V_55_address0 = zext_ln728_fu_555_p1;

assign tile2_V_56_address0 = zext_ln728_fu_555_p1;

assign tile2_V_57_address0 = zext_ln728_fu_555_p1;

assign tile2_V_58_address0 = zext_ln728_fu_555_p1;

assign tile2_V_59_address0 = zext_ln728_fu_555_p1;

assign tile2_V_60_address0 = zext_ln728_fu_555_p1;

assign tile2_V_61_address0 = zext_ln728_fu_555_p1;

assign tile2_V_62_address0 = zext_ln728_fu_555_p1;

assign tile2_V_address0 = zext_ln728_fu_555_p1;

assign zext_ln728_fu_555_p1 = ap_sig_allocacmp_w;

endmodule //activation_accelerator_compute_rows_Pipeline_PK_W
