
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_.v
# synth_design -part xc7z020clg484-3 -top const_ -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top const_ -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23808 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.996 ; gain = 70.895 ; free physical = 253034 ; free virtual = 314436
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'const_' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_.v:17]
INFO: [Synth 8-6155] done synthesizing module 'const_' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_.v:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.762 ; gain = 115.660 ; free physical = 252884 ; free virtual = 314285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.762 ; gain = 115.660 ; free physical = 252859 ; free virtual = 314262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.762 ; gain = 123.660 ; free physical = 252857 ; free virtual = 314260
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5546] ROM "effective" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.762 ; gain = 131.660 ; free physical = 252846 ; free virtual = 314248
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_.v:27]
Detailed RTL Component Info : 
+---Registers : 
	             1188 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1187 Bit        Muxes := 1     
	   6 Input   1187 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_.v:27]
Hierarchical RTL Component report 
Module const_ 
Detailed RTL Component Info : 
+---Registers : 
	             1188 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1187 Bit        Muxes := 1     
	   6 Input   1187 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design const_ has port out[1187] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_reg[100] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.742 ; gain = 263.641 ; free physical = 252336 ; free virtual = 313725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.746 ; gain = 263.645 ; free physical = 252660 ; free virtual = 314050
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.746 ; gain = 263.645 ; free physical = 252645 ; free virtual = 314037
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1693.746 ; gain = 263.645 ; free physical = 252641 ; free virtual = 314018
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1693.746 ; gain = 263.645 ; free physical = 252641 ; free virtual = 314018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1693.746 ; gain = 263.645 ; free physical = 252640 ; free virtual = 314016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1693.746 ; gain = 263.645 ; free physical = 252636 ; free virtual = 314012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1693.746 ; gain = 263.645 ; free physical = 252631 ; free virtual = 314007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1693.746 ; gain = 263.645 ; free physical = 252628 ; free virtual = 314004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |     6|
|2     |FDRE |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    12|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1693.746 ; gain = 263.645 ; free physical = 252626 ; free virtual = 314003
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1693.746 ; gain = 263.645 ; free physical = 252619 ; free virtual = 313996
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1693.750 ; gain = 263.645 ; free physical = 252626 ; free virtual = 314003
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1789.910 ; gain = 0.000 ; free physical = 252437 ; free virtual = 313814
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1789.910 ; gain = 359.906 ; free physical = 252478 ; free virtual = 313856
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2371.578 ; gain = 581.668 ; free physical = 252626 ; free virtual = 314005
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.578 ; gain = 0.000 ; free physical = 252624 ; free virtual = 314003
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.590 ; gain = 0.000 ; free physical = 252612 ; free virtual = 313991
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252665 ; free virtual = 314043

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 109202b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252664 ; free virtual = 314043

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 109202b8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252496 ; free virtual = 313875
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 109202b8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252496 ; free virtual = 313875
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 109202b8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252496 ; free virtual = 313875
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 109202b8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252496 ; free virtual = 313875
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 109202b8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252495 ; free virtual = 313873
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 109202b8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252495 ; free virtual = 313873
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252495 ; free virtual = 313873
Ending Logic Optimization Task | Checksum: 109202b8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252495 ; free virtual = 313873

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 109202b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252490 ; free virtual = 313869

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 109202b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252490 ; free virtual = 313869

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252490 ; free virtual = 313869
Ending Netlist Obfuscation Task | Checksum: 109202b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.609 ; gain = 0.000 ; free physical = 252490 ; free virtual = 313869
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 109202b8
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module const_ ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.590 ; gain = 0.000 ; free physical = 252473 ; free virtual = 313851
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.590 ; gain = 0.000 ; free physical = 252470 ; free virtual = 313849
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2478.590 ; gain = 6.000 ; free physical = 252449 ; free virtual = 313827
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2646.734 ; gain = 174.145 ; free physical = 252450 ; free virtual = 313828
Power optimization passes: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2646.734 ; gain = 174.145 ; free physical = 252450 ; free virtual = 313828

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252466 ; free virtual = 313844


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design const_ ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 6
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 109202b8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252467 ; free virtual = 313845
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 109202b8
Power optimization: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2646.734 ; gain = 198.125 ; free physical = 252472 ; free virtual = 313850
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 21497144 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 109202b8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252496 ; free virtual = 313874
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 109202b8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252496 ; free virtual = 313874
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 109202b8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252496 ; free virtual = 313874
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 109202b8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252496 ; free virtual = 313874
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 109202b8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252495 ; free virtual = 313874

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252495 ; free virtual = 313874
Ending Netlist Obfuscation Task | Checksum: 109202b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252495 ; free virtual = 313874
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252446 ; free virtual = 313824
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252446 ; free virtual = 313824
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252446 ; free virtual = 313824

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ab32288e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252426 ; free virtual = 313804

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13d97d3cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252422 ; free virtual = 313800

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13d97d3cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252421 ; free virtual = 313800
Phase 1 Placer Initialization | Checksum: 13d97d3cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252421 ; free virtual = 313800

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13d97d3cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252420 ; free virtual = 313798
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 124b33c50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252419 ; free virtual = 313797

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 124b33c50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252423 ; free virtual = 313801

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 184652d19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252428 ; free virtual = 313806

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 177bbd4dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252430 ; free virtual = 313809

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 177bbd4dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252431 ; free virtual = 313809

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19d8911c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252441 ; free virtual = 313820

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19d8911c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252441 ; free virtual = 313820

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19d8911c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252439 ; free virtual = 313818
Phase 3 Detail Placement | Checksum: 19d8911c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252439 ; free virtual = 313818

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 19d8911c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252439 ; free virtual = 313818

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19d8911c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252439 ; free virtual = 313818

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19d8911c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252439 ; free virtual = 313818

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252438 ; free virtual = 313817
Phase 4.4 Final Placement Cleanup | Checksum: f256e93b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252438 ; free virtual = 313817
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f256e93b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252438 ; free virtual = 313817
Ending Placer Task | Checksum: b13c294f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252454 ; free virtual = 313832
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252450 ; free virtual = 313829
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252443 ; free virtual = 313823
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 252385 ; free virtual = 313766
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b13c294f ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
Phase 1 Build RT Design | Checksum: 14a5be6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251590 ; free virtual = 312988
Post Restoration Checksum: NetGraph: 68a55bef NumContArr: e1b68aeb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14a5be6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251577 ; free virtual = 312976

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14a5be6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251543 ; free virtual = 312942

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14a5be6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251543 ; free virtual = 312942

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 14a5be6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251519 ; free virtual = 312918
Phase 2.4 Timing Verification | Checksum: 14a5be6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251519 ; free virtual = 312918
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 14a5be6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251532 ; free virtual = 312930

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 14a5be6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251528 ; free virtual = 312927

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 14a5be6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251528 ; free virtual = 312927
Phase 2 Router Initialization | Checksum: 14a5be6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251528 ; free virtual = 312927

Phase 3 Post Router Timing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 14a5be6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251459 ; free virtual = 312857
Phase 3 Post Router Timing | Checksum: 14a5be6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251459 ; free virtual = 312857
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251488 ; free virtual = 312887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251495 ; free virtual = 312894
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251502 ; free virtual = 312901
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251485 ; free virtual = 312886
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 251483 ; free virtual = 312883
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_/post_imp_drc.rpt.
report_drc completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:57:28 2022...
