// Generated by CIRCT firtool-1.62.0
module TT(
  input        clock,
               reset,
  input  [7:0] io_i_in,
  output [7:0] io_o_out
);

  reg [7:0] r_out;
  always @(posedge clock) begin
    if (reset)
      r_out <= 8'h0;
    else
      r_out <= io_i_in + 8'h2;
  end // always @(posedge)
  assign io_o_out = r_out;
endmodule

