
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017471                       # Number of seconds simulated
sim_ticks                                 17471028000                       # Number of ticks simulated
final_tick                                17471028000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165220                       # Simulator instruction rate (inst/s)
host_op_rate                                   168400                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               22221594                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742628                       # Number of bytes of host memory used
host_seconds                                   786.22                       # Real time elapsed on the host
sim_insts                                   129898849                       # Number of instructions simulated
sim_ops                                     132399244                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22464                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            18496                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             6912                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            35328                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             4288                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            57792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             2624                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data            66048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst              640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data           122176                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst             2496                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data           147456                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst             1024                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data           127616                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst             3840                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data           104704                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.inst             4672                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.data            45952                       # Number of bytes read from this memory
system.physmem.bytes_read::total               774528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22464                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         4288                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         2624                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst          640                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst         2496                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst         1024                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu8.inst         4672                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           48960                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        12352                       # Number of bytes written to this memory
system.physmem.bytes_written::total             12352                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               351                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               289                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               108                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               552                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                67                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               903                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                41                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data              1032                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                10                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              1909                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst                39                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data              2304                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst                16                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data              1994                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst                60                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data              1636                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.inst                73                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.data               718                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12102                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             193                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  193                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1285786                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1058667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              395626                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             2022091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              245435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             3307876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst              150192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data             3780430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst               36632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data             6993063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst              142865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data             8440030                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst               58611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data             7304436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst              219792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data             5993007                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.inst              267414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.data             2630183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                44332137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1285786                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         395626                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         245435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst         150192                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst          36632                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst         142865                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst          58611                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst         219792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu8.inst         267414                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2802354                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            706999                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 706999                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            706999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1285786                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1058667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             395626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            2022091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             245435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            3307876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst             150192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data            3780430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst              36632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data            6993063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst             142865                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data            8440030                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst              58611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data            7304436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst             219792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data            5993007                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.inst             267414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.data            2630183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45039136                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                8723868                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          8722563                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              787                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             8721395                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8720930                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.994668                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    472                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               37834                       # Number of system calls
system.cpu0.numCycles                        17471029                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8956                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      43620637                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    8723868                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           8721402                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     17452978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1713                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          155                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     2563                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  277                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          17462945                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.498210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.504658                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   13354      0.08%      0.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     828      0.00%      0.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8721009     49.94%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8727754     49.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            17462945                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499333                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.496741                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    8404                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5595                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 17447668                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  621                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   657                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 496                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  214                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              43622672                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  480                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   657                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    9125                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    620                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2537                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 17447479                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2527                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              43621557                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                     1                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                  2409                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           43623378                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            200663769                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        43627515                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             43614377                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    9001                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                60                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            59                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1112                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            17443223                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            8724265                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          8720015                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8719960                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  43619443                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 82                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 43617223                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              270                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           6088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        14609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     17462945                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.497701                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.705661                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              14469      0.08%      0.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            2121668     12.15%     12.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4484869     25.68%     37.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           10841939     62.09%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       17462945                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17450414     40.01%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            17442844     39.99%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8723956     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              43617223                       # Type of FU issued
system.cpu0.iq.rate                          2.496546                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         104697629                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         43625643                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     43615981                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              43617207                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         8720093                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1565                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          623                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   657                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    509                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  113                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           43619546                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              425                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             17443223                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             8724265                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                56                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            47                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            82                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          537                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 619                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             43616477                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             17442626                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              746                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           21                       # number of nop insts executed
system.cpu0.iew.exec_refs                    26166473                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 8722228                       # Number of branches executed
system.cpu0.iew.exec_stores                   8723847                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.496503                       # Inst execution rate
system.cpu0.iew.wb_sent                      43616120                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     43615997                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 26167039                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 26177655                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.496476                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999594                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           6108                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              588                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     17461834                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.497644                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.579920                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        15631      0.09%      0.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8722608     49.95%     50.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1279      0.01%     50.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2120316     12.14%     62.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4483159     25.67%     87.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2118606     12.13%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           83      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           57      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           95      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     17461834                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            43609942                       # Number of instructions committed
system.cpu0.commit.committedOps              43613437                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      26165300                       # Number of memory references committed
system.cpu0.commit.loads                     17441658                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                   8721783                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 34892080                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 172                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        17448128     40.01%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       17441658     39.99%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8723642     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         43613437                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   95                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    61080971                       # The number of ROB reads
system.cpu0.rob.rob_writes                   87240205                       # The number of ROB writes
system.cpu0.timesIdled                            245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   43609942                       # Number of Instructions Simulated
system.cpu0.committedOps                     43613437                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400620                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400620                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.496129                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.496129                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                43619340                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17449192                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1296                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                183175816                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                26167922                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               26489001                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    54                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               48                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          143.579345                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17442927                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              211                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         82667.900474                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   143.579345                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.280428                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.280428                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          163                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.318359                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         34892185                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        34892185                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8722078                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8722078                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8721147                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8721147                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     17443225                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17443225                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     17443225                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17443225                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          227                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          227                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2419                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2419                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2646                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2646                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2646                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2646                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9890490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9890490                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118936500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118936500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    128826990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    128826990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    128826990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    128826990                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      8722305                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8722305                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8723566                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8723566                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     17445871                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17445871                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     17445871                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17445871                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000277                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000152                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000152                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000152                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000152                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 43570.440529                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43570.440529                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 49167.631253                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49167.631253                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 48687.448980                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48687.448980                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 48687.448980                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48687.448980                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           18                       # number of writebacks
system.cpu0.dcache.writebacks::total               18                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           78                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2221                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2221                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2299                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2299                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2299                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2299                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          149                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          149                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          198                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          198                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          347                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6225506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6225506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10802500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10802500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     17028006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     17028006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     17028006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     17028006                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000020                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000020                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 41781.919463                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41781.919463                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54558.080808                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54558.080808                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 49072.063401                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 49072.063401                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 49072.063401                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 49072.063401                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               66                       # number of replacements
system.cpu0.icache.tags.tagsinuse          291.808035                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               2105                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              388                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.425258                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   291.808035                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.569938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.569938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          322                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.628906                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             5514                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            5514                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         2105                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           2105                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         2105                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            2105                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         2105                       # number of overall hits
system.cpu0.icache.overall_hits::total           2105                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          458                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          458                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          458                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           458                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          458                       # number of overall misses
system.cpu0.icache.overall_misses::total          458                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23416998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23416998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23416998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23416998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23416998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23416998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         2563                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         2563                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         2563                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         2563                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         2563                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         2563                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.178697                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.178697                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.178697                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.178697                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.178697                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.178697                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51128.816594                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51128.816594                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51128.816594                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51128.816594                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51128.816594                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51128.816594                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           70                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           70                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           70                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          388                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          388                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          388                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     20012002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20012002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     20012002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20012002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     20012002                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20012002                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.151385                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.151385                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.151385                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.151385                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.151385                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.151385                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51577.324742                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51577.324742                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51577.324742                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51577.324742                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51577.324742                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51577.324742                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                3423643                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          3216633                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            45563                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             3205673                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                3171441                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.932143                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  73698                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             18224                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        17444652                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           6336088                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      16829075                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    3423643                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           3245139                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     11055000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  96291                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2404                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          488                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  6290720                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                11646                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          17442126                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.981710                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.253859                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                10353707     59.36%     59.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  573388      3.29%     62.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 2995378     17.17%     79.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3519653     20.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            17442126                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.196257                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.964713                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 5895387                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              5033547                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  6021528                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               441537                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 47723                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               70431                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  549                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              16425046                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  855                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 47723                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 6028042                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  45860                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       4725976                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  6333204                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               258917                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              16301203                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   395                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   158                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           17265527                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             78182755                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        19286271                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             16724038                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  541489                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            272565                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        272619                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   581845                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             5885793                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3089242                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          2707290                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           22782                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  15877995                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             288567                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 16033689                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             4293                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         359942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       756081                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         10959                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     17442126                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.919251                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.901475                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            7608290     43.62%     43.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            3874006     22.21%     65.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5719807     32.79%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             240023      1.38%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       17442126                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              7088945     44.21%     44.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3419      0.02%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5870357     36.61%     80.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3070968     19.15%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              16033689                       # Type of FU issued
system.cpu1.iq.rate                          0.919118                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          49513797                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         16526847                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     15963486                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              16033689                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         2686034                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        69422                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        39174                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads         4343                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 47723                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  34495                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                96260                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           16166581                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            24859                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              5885793                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3089242                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            271604                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   893                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   43                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           352                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         33011                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        13729                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               46740                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             15993174                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              5862778                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            40515                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           19                       # number of nop insts executed
system.cpu1.iew.exec_refs                     8928146                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3216231                       # Number of branches executed
system.cpu1.iew.exec_stores                   3065368                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.916795                       # Inst execution rate
system.cpu1.iew.wb_sent                      15970257                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     15963486                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  9162172                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  9582714                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.915093                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.956115                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         359969                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         277608                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            45141                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     17368587                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.910069                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.087978                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      7561597     43.54%     43.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6871052     39.56%     83.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       110025      0.63%     83.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2730492     15.72%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        30386      0.17%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        22840      0.13%     99.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        19963      0.11%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         9336      0.05%     99.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        12896      0.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     17368587                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            15666458                       # Number of instructions committed
system.cpu1.commit.committedOps              15806620                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       8866439                       # Number of memory references committed
system.cpu1.commit.loads                      5816371                       # Number of loads committed
system.cpu1.commit.membars                      14445                       # Number of memory barriers committed
system.cpu1.commit.branches                   3182080                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 12692738                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               28662                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         6938310     43.89%     43.89% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1871      0.01%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     43.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5816371     36.80%     80.70% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3050068     19.30%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         15806620                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                12896                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    33492146                       # The number of ROB reads
system.cpu1.rob.rob_writes                   32404543                       # The number of ROB writes
system.cpu1.timesIdled                            173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       26376                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   15666458                       # Number of Instructions Simulated
system.cpu1.committedOps                     15806620                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.113503                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.113503                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.898067                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.898067                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                18862680                       # number of integer regfile reads
system.cpu1.int_regfile_writes                6654906                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 66271066                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                10199918                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                9505074                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                577842                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             1271                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          313.130463                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5642227                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1592                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          3544.112437                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   313.130463                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.611583                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.611583                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         11984707                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        11984707                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2876047                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2876047                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2773165                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2773165                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       242921                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       242921                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3037                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3037                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      5649212                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5649212                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      5649212                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5649212                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        26095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        26095                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        15740                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        15740                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        24110                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        24110                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        10592                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        10592                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        41835                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         41835                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        41835                       # number of overall misses
system.cpu1.dcache.overall_misses::total        41835                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    657021031                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    657021031                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    521610194                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    521610194                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    481701837                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    481701837                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    155642878                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    155642878                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data     52274936                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     52274936                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1178631225                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1178631225                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1178631225                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1178631225                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2902142                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2902142                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2788905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2788905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       267031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       267031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        13629                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13629                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      5691047                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5691047                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      5691047                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5691047                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.008992                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008992                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.005644                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005644                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.090289                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.090289                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.777166                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.777166                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.007351                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007351                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.007351                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007351                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 25178.042958                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25178.042958                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 33139.148285                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33139.148285                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 19979.337910                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19979.337910                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 14694.380476                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14694.380476                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 28173.329150                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28173.329150                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 28173.329150                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28173.329150                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     9.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           38                       # number of writebacks
system.cpu1.dcache.writebacks::total               38                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        10311                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10311                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         7022                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         7022                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data         1961                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1961                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        17333                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        17333                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        17333                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        17333                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        15784                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        15784                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         8718                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         8718                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        22149                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        22149                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        10592                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        10592                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        24502                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        24502                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        24502                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        24502                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    255639544                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    255639544                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    275136240                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    275136240                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    330015373                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    330015373                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    134360122                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    134360122                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data     42647564                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     42647564                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    530775784                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    530775784                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    530775784                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    530775784                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.005439                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005439                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.003126                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003126                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.082945                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.082945                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.777166                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.777166                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.004305                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004305                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.004305                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004305                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 16196.119108                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16196.119108                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31559.559532                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31559.559532                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 14899.786582                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14899.786582                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 12685.056835                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 12685.056835                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 21662.549343                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21662.549343                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 21662.549343                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21662.549343                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              710                       # number of replacements
system.cpu1.icache.tags.tagsinuse          382.750364                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6289511                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1097                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5733.373747                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   382.750364                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.747559                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.747559                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12582537                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12582537                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      6289511                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6289511                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      6289511                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6289511                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      6289511                       # number of overall hits
system.cpu1.icache.overall_hits::total        6289511                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1209                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1209                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1209                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1209                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1209                       # number of overall misses
system.cpu1.icache.overall_misses::total         1209                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     24074430                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     24074430                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     24074430                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     24074430                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     24074430                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     24074430                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      6290720                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6290720                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      6290720                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6290720                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      6290720                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6290720                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000192                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000192                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 19912.679901                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19912.679901                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 19912.679901                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19912.679901                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 19912.679901                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19912.679901                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          112                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          112                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          112                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1097                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1097                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1097                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1097                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1097                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1097                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     19323050                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     19323050                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     19323050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     19323050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     19323050                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     19323050                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000174                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000174                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000174                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000174                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000174                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 17614.448496                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17614.448496                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 17614.448496                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17614.448496                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 17614.448496                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17614.448496                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                2891100                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          2596233                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            66802                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             2583950                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                2527386                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.810948                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 106835                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             26589                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        17444422                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           5018128                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      14078021                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    2891100                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2634221                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     12350158                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 140627                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2402                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          474                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  4960350                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                16811                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          17441476                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.832255                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.201794                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                11263293     64.58%     64.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  880993      5.05%     69.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2256807     12.94%     82.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3040383     17.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            17441476                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.165732                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.807021                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 4335126                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              7801163                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  4540256                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               692664                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 69865                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              103584                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  527                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              13525534                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  900                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                 69865                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 4538476                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  70229                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       7320137                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  5034095                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               406272                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              13344246                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                   645                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   150                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           14902050                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             64009921                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        15611257                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             14051444                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  850606                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            425302                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        425451                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   901528                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             4352607                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2398383                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          1808541                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           25544                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  12696239                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             448452                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 12926633                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             8632                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         568782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      1232336                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         14642                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     17441476                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.741143                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.888116                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            9354625     53.63%     53.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            3612690     20.71%     74.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            4108540     23.56%     97.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             365621      2.10%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       17441476                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              6221007     48.13%     48.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                4919      0.04%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.16% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4328168     33.48%     81.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2372539     18.35%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              12926633                       # Type of FU issued
system.cpu2.iq.rate                          0.741018                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          43303374                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         13713901                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     12822259                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              12926633                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1777695                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       108969                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          439                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        60974                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads         7123                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 69865                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  54234                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               149071                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           13144712                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            34415                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              4352607                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             2398383                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            424080                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   988                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   22                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           439                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         49667                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        19310                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               68977                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             12867202                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              4316797                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            59431                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           21                       # number of nop insts executed
system.cpu2.iew.exec_refs                     6680776                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 2589448                       # Number of branches executed
system.cpu2.iew.exec_stores                   2363979                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.737611                       # Inst execution rate
system.cpu2.iew.wb_sent                      12833219                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     12822259                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  7069614                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  7765038                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.735035                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.910442                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts         568813                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         433810                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            66354                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     17329091                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.725711                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.039456                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      9262450     53.45%     53.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5909262     34.10%     87.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       165137      0.95%     88.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1851453     10.68%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        45856      0.26%     99.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        26014      0.15%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        32366      0.19%     99.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        18100      0.10%     99.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        18453      0.11%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     17329091                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            12364522                       # Number of instructions committed
system.cpu2.commit.committedOps              12575909                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       6581047                       # Number of memory references committed
system.cpu2.commit.loads                      4243638                       # Number of loads committed
system.cpu2.commit.membars                      21126                       # Number of memory barriers committed
system.cpu2.commit.branches                   2537401                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 10139254                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               42568                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         5992008     47.65%     47.65% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           2854      0.02%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.67% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4243638     33.74%     81.41% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2337409     18.59%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         12575909                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                18453                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    30413942                       # The number of ROB reads
system.cpu2.rob.rob_writes                   26399806                       # The number of ROB writes
system.cpu2.timesIdled                            195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       26606                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   12364522                       # Number of Instructions Simulated
system.cpu2.committedOps                     12575909                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.410845                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.410845                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.708795                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.708795                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                14955755                       # number of integer regfile reads
system.cpu2.int_regfile_writes                5542983                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 52660762                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 8718310                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                7325648                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                903536                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             2624                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          343.957299                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3975292                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2980                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1333.990604                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   343.957299                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.671792                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.671792                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          9012164                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         9012164                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2073412                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2073412                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1904599                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1904599                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       381774                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       381774                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         4592                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4592                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3978011                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3978011                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3978011                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3978011                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        34876                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        34876                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        22996                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        22996                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        36156                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        36156                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        16368                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        16368                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        57872                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         57872                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        57872                       # number of overall misses
system.cpu2.dcache.overall_misses::total        57872                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    850796729                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    850796729                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    757355007                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    757355007                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data    709641066                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    709641066                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data    226026384                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    226026384                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data     81853926                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     81853926                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   1608151736                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1608151736                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   1608151736                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1608151736                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2108288                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2108288                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1927595                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1927595                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       417930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       417930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        20960                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        20960                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      4035883                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4035883                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      4035883                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4035883                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.016542                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016542                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.011930                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.011930                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.086512                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.086512                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.780916                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.780916                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.014339                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014339                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.014339                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014339                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 24394.905637                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24394.905637                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 32934.206253                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32934.206253                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 19627.200631                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19627.200631                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 13809.041056                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 13809.041056                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 27788.079486                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27788.079486                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 27788.079486                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27788.079486                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           59                       # number of writebacks
system.cpu2.dcache.writebacks::total               59                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        11660                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        11660                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        10136                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        10136                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data         2476                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         2476                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        21796                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        21796                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        21796                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        21796                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        23216                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        23216                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        12860                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        12860                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        33680                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        33680                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        16368                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        16368                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        36076                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36076                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        36076                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36076                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    366590640                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    366590640                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    409054902                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    409054902                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    494779088                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    494779088                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    194764116                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    194764116                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data     65328574                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     65328574                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    775645542                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    775645542                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    775645542                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    775645542                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.011012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.006672                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006672                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.080588                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.080588                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.780916                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.780916                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.008939                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.008939                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.008939                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.008939                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 15790.430737                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15790.430737                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 31808.312753                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 31808.312753                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 14690.590499                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14690.590499                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 11899.078446                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11899.078446                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 21500.319936                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21500.319936                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 21500.319936                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21500.319936                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              487                       # number of replacements
system.cpu2.icache.tags.tagsinuse          376.188451                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4959387                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              870                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          5700.444828                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   376.188451                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.734743                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.734743                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          9921570                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         9921570                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      4959387                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4959387                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      4959387                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4959387                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      4959387                       # number of overall hits
system.cpu2.icache.overall_hits::total        4959387                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          963                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          963                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          963                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           963                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          963                       # number of overall misses
system.cpu2.icache.overall_misses::total          963                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     20861365                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20861365                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     20861365                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20861365                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     20861365                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20861365                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      4960350                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4960350                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      4960350                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4960350                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      4960350                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4960350                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000194                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000194                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000194                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000194                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000194                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000194                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 21662.892004                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21662.892004                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 21662.892004                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21662.892004                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 21662.892004                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21662.892004                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           93                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           93                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           93                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           93                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           93                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           93                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          870                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          870                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          870                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          870                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          870                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     16758104                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16758104                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     16758104                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16758104                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     16758104                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16758104                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000175                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000175                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000175                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000175                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 19262.188506                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19262.188506                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 19262.188506                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19262.188506                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 19262.188506                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19262.188506                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                3177141                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          2801334                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            81320                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             2796510                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                2720827                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.293662                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 133498                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             34146                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        17444229                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           5380289                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      15445879                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    3177141                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           2854325                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     11973361                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 171749                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles         2389                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles         1066                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  5309174                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                19595                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          17442980                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.917348                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.240150                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                10761639     61.70%     61.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  793594      4.55%     66.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2455557     14.08%     80.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3432190     19.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            17442980                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.182131                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.885443                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 4763430                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              6862331                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  5160615                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               568850                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 85365                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              130088                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                  605                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              14739079                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  999                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                 85365                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 4958387                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  87173                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       6439502                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  5539837                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               330327                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              14514345                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  1223                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                   154                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           15946739                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             69260875                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        16916660                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             14939234                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 1007505                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            353899                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts        354061                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   776037                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             4739201                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2558144                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          1997285                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           30694                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  13888244                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             383734                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 14014648                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             8838                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         677422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      1470178                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         18740                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     17442980                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.803455                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.916028                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            8886125     50.94%     50.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            3582286     20.54%     71.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4491345     25.75%     97.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             483224      2.77%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       17442980                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              6768339     48.29%     48.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                6865      0.05%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.34% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4711355     33.62%     81.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2528089     18.04%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              14014648                       # Type of FU issued
system.cpu3.iq.rate                          0.803397                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          45481114                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         14949879                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     13887040                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              14014648                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1960517                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       126038                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          504                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        74891                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads         9467                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 85365                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  65974                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               127715                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           14272007                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            43011                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              4739201                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             2558144                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            352568                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  1282                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   26                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           504                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         61926                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        21905                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               83831                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             13943087                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              4698486                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            71561                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           29                       # number of nop insts executed
system.cpu3.iew.exec_refs                     7215025                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 2804276                       # Number of branches executed
system.cpu3.iew.exec_stores                   2516539                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.799295                       # Inst execution rate
system.cpu3.iew.wb_sent                      13899530                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     13887040                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  7754007                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  8700973                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.796082                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.891166                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts         677460                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         364994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            80811                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     17309083                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.785400                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.097992                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      8884756     51.33%     51.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5979817     34.55%     85.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       208243      1.20%     87.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2050109     11.84%     98.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        59860      0.35%     99.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        30685      0.18%     99.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        42265      0.24%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        25313      0.15%     99.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        28035      0.16%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     17309083                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            13322425                       # Number of instructions committed
system.cpu3.commit.committedOps              13594556                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       7096416                       # Number of memory references committed
system.cpu3.commit.loads                      4613163                       # Number of loads committed
system.cpu3.commit.membars                      27105                       # Number of memory barriers committed
system.cpu3.commit.branches                   2742770                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 10979730                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               53948                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         6494505     47.77%     47.77% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3635      0.03%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.80% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4613163     33.93%     81.73% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2483253     18.27%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13594556                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                28035                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    31498685                       # The number of ROB reads
system.cpu3.rob.rob_writes                   28675980                       # The number of ROB writes
system.cpu3.timesIdled                            151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       26799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   13322425                       # Number of Instructions Simulated
system.cpu3.committedOps                     13594556                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.309388                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.309388                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.763715                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.763715                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                16123255                       # number of integer regfile reads
system.cpu3.int_regfile_writes                6084936                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 56776753                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 9092064                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                7944275                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                746948                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             3509                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          364.175113                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4559388                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3881                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1174.797217                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   364.175113                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.711280                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.711280                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          9852718                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         9852718                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2334324                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2334324                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      2120570                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2120570                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       311331                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       311331                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         6061                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         6061                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      4454894                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4454894                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      4454894                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4454894                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        44039                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        44039                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        28674                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28674                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        32800                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        32800                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        17100                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        17100                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        72713                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         72713                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        72713                       # number of overall misses
system.cpu3.dcache.overall_misses::total        72713                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   1067169830                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1067169830                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    910311966                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    910311966                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data    749378437                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    749378437                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data    281102910                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    281102910                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data     66950396                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     66950396                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   1977481796                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1977481796                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   1977481796                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1977481796                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2378363                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2378363                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      2149244                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2149244                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       344131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       344131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        23161                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23161                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4527607                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4527607                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4527607                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4527607                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.018517                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018517                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.013341                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.013341                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.095313                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.095313                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.738310                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.738310                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.016060                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016060                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.016060                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016060                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 24232.381071                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 24232.381071                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 31746.947269                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 31746.947269                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 22846.903567                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22846.903567                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 16438.766667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 16438.766667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 27195.711853                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27195.711853                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 27195.711853                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27195.711853                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          133                       # number of writebacks
system.cpu3.dcache.writebacks::total              133                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        14360                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14360                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        12572                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        12572                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data         3273                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         3273                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        26932                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        26932                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        26932                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        26932                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        29679                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        29679                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        16102                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        16102                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data        29527                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        29527                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        17100                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        17100                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        45781                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        45781                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        45781                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        45781                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    471469994                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    471469994                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    470548924                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    470548924                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    510922649                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    510922649                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data    242016590                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    242016590                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data     56388604                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     56388604                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    942018918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    942018918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    942018918                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    942018918                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.012479                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.012479                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.007492                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.007492                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.085802                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.085802                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.738310                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.738310                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.010112                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010112                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.010112                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.010112                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 15885.642845                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15885.642845                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 29223.011055                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 29223.011055                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 17303.574660                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17303.574660                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 14153.016959                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14153.016959                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 20576.634805                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20576.634805                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 20576.634805                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20576.634805                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              694                       # number of replacements
system.cpu3.icache.tags.tagsinuse          383.260129                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5307987                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1081                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4910.256244                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   383.260129                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.748555                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.748555                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10619429                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10619429                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      5307987                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5307987                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      5307987                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5307987                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      5307987                       # number of overall hits
system.cpu3.icache.overall_hits::total        5307987                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1187                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1187                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1187                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1187                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1187                       # number of overall misses
system.cpu3.icache.overall_misses::total         1187                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     21304888                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     21304888                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     21304888                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     21304888                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     21304888                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     21304888                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      5309174                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5309174                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      5309174                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5309174                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      5309174                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5309174                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000224                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000224                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000224                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000224                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000224                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000224                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 17948.515586                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17948.515586                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 17948.515586                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17948.515586                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 17948.515586                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17948.515586                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          106                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          106                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          106                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1081                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1081                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1081                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1081                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1081                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1081                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     16880085                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     16880085                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     16880085                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     16880085                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     16880085                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     16880085                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000204                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000204                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 15615.249769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15615.249769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 15615.249769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15615.249769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 15615.249769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15615.249769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                2108333                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          1625937                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           101307                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             1620183                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                1518421                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            93.719105                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                 171243                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             44985                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        17444035                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles           2933870                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      10065000                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                    2108333                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           1689664                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     14399703                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 213337                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles         2403                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles          834                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                  2847463                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                24333                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          17443479                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             0.618944                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.091953                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                12579239     72.11%     72.11% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 1342053      7.69%     79.81% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 1112070      6.38%     86.18% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                 2410117     13.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            17443479                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.120863                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       0.576988                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 1876788                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             12076250                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                  2323651                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              1058297                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                106090                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved              168846                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                  711                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts               9190119                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 1092                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                106090                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                 2190634                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 131456                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles      11316986                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                  3075273                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               620637                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts               8909616                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                  2317                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.SQFullEvents                   167                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           11410061                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups             42608852                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        10049017                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             10100129                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                 1309932                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts            648777                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts        649068                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  1385390                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             1945147                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            1313766                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           384213                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores           36143                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                   7915991                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             687563                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                  8265481                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued            14308                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined         892279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined      1921032                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved         22464                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     17443479                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.473844                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.812126                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           12081983     69.26%     69.26% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            3131474     17.95%     87.22% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            1556059      8.92%     96.14% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3             673963      3.86%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       17443479                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu              5070056     61.34%     61.34% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                9596      0.12%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.46% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             1910264     23.11%     84.57% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            1275565     15.43%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total               8265481                       # Type of FU issued
system.cpu4.iq.rate                          0.473829                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          33988749                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes          9496271                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses      8107757                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses               8265481                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads          334847                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       159682                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation          458                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       102555                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        13468                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                106090                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 103160                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               229654                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts            8603579                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts            48420                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              1945147                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             1313766                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts            647270                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                  1841                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                   27                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents           458                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect         79050                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect        25700                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              104750                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts              8175963                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              1893834                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts            89518                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                           25                       # number of nop insts executed
system.cpu4.iew.exec_refs                     3154253                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 1641916                       # Number of branches executed
system.cpu4.iew.exec_stores                   1260419                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.468697                       # Inst execution rate
system.cpu4.iew.wb_sent                       8123552                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                      8107757                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                  3955176                       # num instructions producing a value
system.cpu4.iew.wb_consumers                  5340974                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.464787                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.740535                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts         892317                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         665099                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           100729                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     17270791                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.446492                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     0.931262                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     11951416     69.20%     69.20% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      4332358     25.08%     94.29% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2       275424      1.59%     95.88% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       456489      2.64%     98.52% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4        79621      0.46%     98.98% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5        35665      0.21%     99.19% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6        58003      0.34%     99.53% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        40745      0.24%     99.76% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        41070      0.24%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     17270791                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts             7340978                       # Number of instructions committed
system.cpu4.commit.committedOps               7711275                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       2996676                       # Number of memory references committed
system.cpu4.commit.loads                      1785465                       # Number of loads committed
system.cpu4.commit.membars                      35779                       # Number of memory barriers committed
system.cpu4.commit.branches                   1563024                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                  6319037                       # Number of committed integer instructions.
system.cpu4.commit.function_calls               72309                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu         4709641     61.07%     61.07% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           4958      0.06%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.14% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        1785465     23.15%     84.29% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       1211211     15.71%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total          7711275                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                41070                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                    25767819                       # The number of ROB reads
system.cpu4.rob.rob_writes                   17377924                       # The number of ROB writes
system.cpu4.timesIdled                            138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                            556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       26993                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                    7340978                       # Number of Instructions Simulated
system.cpu4.committedOps                      7711275                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              2.376255                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        2.376255                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.420830                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.420830                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                 9004109                       # number of integer regfile reads
system.cpu4.int_regfile_writes                3970162                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 31901113                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                 6454085                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                3980465                       # number of misc regfile reads
system.cpu4.misc_regfile_writes               1377067                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements             6331                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          373.392047                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1526927                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             6712                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           227.492104                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   373.392047                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.729281                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.729281                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          4417505                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         4417505                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       845380                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         845380                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       547995                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        547995                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       582280                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       582280                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         8164                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8164                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      1393375                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1393375                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      1393375                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1393375                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        54477                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        54477                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        38620                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        38620                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data        55017                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        55017                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        26938                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        26938                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        93097                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         93097                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        93097                       # number of overall misses
system.cpu4.dcache.overall_misses::total        93097                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   1305777010                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1305777010                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   1292562260                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   1292562260                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data   1136277195                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   1136277195                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data    378881345                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    378881345                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data    117371919                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    117371919                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   2598339270                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2598339270                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   2598339270                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2598339270                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data       899857                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       899857                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       586615                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       586615                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       637297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       637297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data        35102                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        35102                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      1486472                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1486472                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      1486472                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1486472                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.060540                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.060540                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.065835                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.065835                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.086329                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.086329                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.767421                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.767421                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.062630                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.062630                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.062630                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.062630                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 23969.326688                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 23969.326688                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 33468.727602                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 33468.727602                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 20653.201647                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 20653.201647                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 14064.939676                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 14064.939676                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 27910.021483                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 27910.021483                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 27910.021483                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 27910.021483                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     7.666667                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          209                       # number of writebacks
system.cpu4.dcache.writebacks::total              209                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data        14792                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        14792                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        16888                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        16888                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data         4023                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total         4023                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data        31680                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        31680                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data        31680                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        31680                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data        39685                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        39685                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        21732                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        21732                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data        50994                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        50994                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data        26938                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        26938                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data        61417                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        61417                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data        61417                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        61417                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data    620240649                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    620240649                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data    709441103                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    709441103                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data    793827965                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    793827965                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data    326668155                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    326668155                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data     91016581                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     91016581                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   1329681752                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1329681752                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   1329681752                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1329681752                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.044101                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.044101                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.037046                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.037046                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.080016                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.080016                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.767421                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.767421                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.041317                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.041317                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.041317                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.041317                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 15629.095351                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 15629.095351                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 32644.998297                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 32644.998297                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 15567.085638                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15567.085638                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 12126.666976                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 12126.666976                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 21650.060276                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 21650.060276                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 21650.060276                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 21650.060276                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements              717                       # number of replacements
system.cpu4.icache.tags.tagsinuse          380.368701                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            2846264                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1102                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2582.816697                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   380.368701                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.742908                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.742908                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          5696028                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         5696028                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      2846264                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        2846264                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      2846264                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         2846264                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      2846264                       # number of overall hits
system.cpu4.icache.overall_hits::total        2846264                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         1199                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1199                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         1199                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1199                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         1199                       # number of overall misses
system.cpu4.icache.overall_misses::total         1199                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     18985948                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     18985948                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     18985948                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     18985948                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     18985948                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     18985948                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      2847463                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      2847463                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      2847463                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      2847463                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      2847463                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      2847463                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000421                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000421                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000421                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000421                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000421                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000421                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 15834.819016                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 15834.819016                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 15834.819016                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 15834.819016                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 15834.819016                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 15834.819016                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           97                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           97                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           97                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           97                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         1102                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1102                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         1102                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1102                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         1102                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1102                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     14875037                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     14875037                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     14875037                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     14875037                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     14875037                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     14875037                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000387                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000387                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000387                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000387                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000387                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000387                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 13498.218693                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 13498.218693                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 13498.218693                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 13498.218693                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 13498.218693                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 13498.218693                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                2266497                       # Number of BP lookups
system.cpu5.branchPred.condPredicted          1710997                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           118121                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups             1699041                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                1586394                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            93.369966                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                 195861                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             51747                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                        17443815                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles           3022626                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                      10760760                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                    2266497                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches           1782255                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     14291776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 250269                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles         2394                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles         1087                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                  2921195                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                26436                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          17443019                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             0.664745                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.125795                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                12306779     70.55%     70.55% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 1328511      7.62%     78.17% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                 1156541      6.63%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                 2651188     15.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            17443019                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.129931                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       0.616881                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                 1981832                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles             11742893                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                  2591673                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles               999751                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                124476                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved              194177                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                  774                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts               9715992                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 1231                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                124476                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                 2300805                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 160125                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles      10990374                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                  3280339                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles               584506                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts               9390334                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                  3977                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands           11918380                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups             44587594                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups        10509160                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps             10394057                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                 1524323                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts            616184                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts        616349                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  1333667                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads             2012551                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            1322223                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           392649                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores           44849                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                   8379342                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             660636                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                  8645888                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued            15342                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        1035936                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined      2224261                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved         25912                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     17443019                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        0.495665                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.840127                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0           11980569     68.68%     68.68% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1            3071119     17.61%     86.29% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2            1599224      9.17%     95.46% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3             792107      4.54%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       17443019                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu              5386134     62.30%     62.30% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               10307      0.12%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.42% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead             1970736     22.79%     85.21% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            1278711     14.79%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total               8645888                       # Type of FU issued
system.cpu5.iq.rate                          0.495642                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads          34750137                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes         10076465                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses      8462426                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses               8645888                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads          337319                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads       186291                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation          571                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       114368                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        15518                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                124476                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 127002                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles               221316                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts            9040010                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts            57481                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts              2012551                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             1322223                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts            614492                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                  2236                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                   30                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents           571                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect         93417                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect        28637                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              122054                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts              8544065                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts              1953074                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           101823                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                           32                       # number of nop insts executed
system.cpu5.iew.exec_refs                     3215375                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                 1710917                       # Number of branches executed
system.cpu5.iew.exec_stores                   1262301                       # Number of stores executed
system.cpu5.iew.exec_rate                    0.489805                       # Inst execution rate
system.cpu5.iew.wb_sent                       8482342                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                      8462426                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                  4187270                       # num instructions producing a value
system.cpu5.iew.wb_consumers                  5840965                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      0.485125                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.716880                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts        1036002                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         634724                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           117463                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     17241739                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     0.464225                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     0.981600                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     11922100     69.15%     69.15% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1      4233698     24.55%     93.70% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2       313167      1.82%     95.52% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3       475544      2.76%     98.28% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4        89247      0.52%     98.79% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5        40728      0.24%     99.03% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6        65684      0.38%     99.41% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7        49922      0.29%     99.70% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8        51649      0.30%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     17241739                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts             7578498                       # Number of instructions committed
system.cpu5.commit.committedOps               8004042                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                       3034115                       # Number of memory references committed
system.cpu5.commit.loads                      1826260                       # Number of loads committed
system.cpu5.commit.membars                      41035                       # Number of memory barriers committed
system.cpu5.commit.branches                   1619604                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                  6577774                       # Number of committed integer instructions.
system.cpu5.commit.function_calls               81560                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu         4964327     62.02%     62.02% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           5600      0.07%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.09% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead        1826260     22.82%     84.91% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       1207855     15.09%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total          8004042                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                51649                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                    26144204                       # The number of ROB reads
system.cpu5.rob.rob_writes                   18279562                       # The number of ROB writes
system.cpu5.timesIdled                            144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                            796                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       27213                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                    7578498                       # Number of Instructions Simulated
system.cpu5.committedOps                      8004042                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              2.301751                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        2.301751                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              0.434452                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        0.434452                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                 9322099                       # number of integer regfile reads
system.cpu5.int_regfile_writes                4231432                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                 33036608                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                 6539706                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                4065930                       # number of misc regfile reads
system.cpu5.misc_regfile_writes               1302775                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements             7961                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          431.355737                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1899938                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             8405                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           226.048543                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   431.355737                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.842492                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.842492                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          4602368                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         4602368                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       923634                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         923634                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data       576043                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        576043                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       547544                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       547544                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         8765                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8765                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      1499677                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1499677                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      1499677                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1499677                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        64498                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        64498                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        44412                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        44412                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data        54474                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        54474                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data        29234                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        29234                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       108910                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        108910                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       108910                       # number of overall misses
system.cpu5.dcache.overall_misses::total       108910                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   1469256676                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1469256676                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data   1449613775                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   1449613775                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data   1168805061                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   1168805061                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data    445562816                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    445562816                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data    110528950                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total    110528950                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data   2918870451                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2918870451                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data   2918870451                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2918870451                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data       988132                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       988132                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data       620455                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       620455                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       602018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       602018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        37999                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        37999                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      1608587                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1608587                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      1608587                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1608587                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.065273                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.065273                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.071580                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.071580                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.090486                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.090486                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.769336                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.769336                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.067705                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.067705                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.067705                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.067705                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 22779.879624                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 22779.879624                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 32640.137238                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 32640.137238                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 21456.200408                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 21456.200408                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 15241.253882                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 15241.253882                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 26800.757056                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 26800.757056                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 26800.757056                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 26800.757056                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     4.500000                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          248                       # number of writebacks
system.cpu5.dcache.writebacks::total              248                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data        17307                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        17307                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data        19166                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total        19166                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data         4790                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total         4790                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data        36473                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        36473                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data        36473                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        36473                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data        47191                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        47191                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data        25246                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        25246                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data        49684                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total        49684                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data        29234                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        29234                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data        72437                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        72437                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data        72437                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        72437                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data    728492649                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    728492649                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data    787128087                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    787128087                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data    802843970                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    802843970                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data    383878184                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    383878184                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data     87154550                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     87154550                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   1515620736                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1515620736                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   1515620736                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1515620736                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.047758                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.047758                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.040689                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.040689                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.082529                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.082529                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.769336                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.769336                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.045031                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.045031                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.045031                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.045031                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 15437.109809                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 15437.109809                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 31178.328725                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 31178.328725                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 16159.004307                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16159.004307                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 13131.223370                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 13131.223370                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 20923.295222                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 20923.295222                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 20923.295222                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 20923.295222                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              717                       # number of replacements
system.cpu5.icache.tags.tagsinuse          382.630089                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2919998                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1103                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          2647.323663                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   382.630089                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.747324                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.747324                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          386                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          379                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          5843493                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         5843493                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      2919998                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2919998                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      2919998                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2919998                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      2919998                       # number of overall hits
system.cpu5.icache.overall_hits::total        2919998                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         1197                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1197                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         1197                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1197                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         1197                       # number of overall misses
system.cpu5.icache.overall_misses::total         1197                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst     19778494                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     19778494                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst     19778494                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     19778494                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst     19778494                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     19778494                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst      2921195                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2921195                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      2921195                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2921195                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      2921195                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2921195                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000410                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000410                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000410                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000410                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000410                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000410                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 16523.386800                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16523.386800                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 16523.386800                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16523.386800                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 16523.386800                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16523.386800                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           94                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           94                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           94                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         1103                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1103                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         1103                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1103                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         1103                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1103                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst     15588506                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     15588506                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst     15588506                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     15588506                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst     15588506                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     15588506                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000378                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000378                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000378                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000378                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000378                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000378                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 14132.825023                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14132.825023                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 14132.825023                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14132.825023                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 14132.825023                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14132.825023                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                2467228                       # Number of BP lookups
system.cpu6.branchPred.condPredicted          1878886                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           119597                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups             1874820                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                1742078                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            92.919747                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                 208706                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             56103                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                        17443631                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles           3333517                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                      11861779                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                    2467228                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches           1950784                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     13979769                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 252693                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles         2387                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles         1065                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                  3231350                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                27179                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          17443085                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             0.732294                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.168122                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                11908600     68.27%     68.27% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 1247368      7.15%     75.42% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                 1335244      7.65%     83.08% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                 2951873     16.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            17443085                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.141440                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       0.680006                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                 2347775                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles             10929206                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                  3117008                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles               921102                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                125607                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved              205083                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                  837                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts              10841190                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 1337                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                125607                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                 2652949                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 154187                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles      10230356                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                  3741879                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles               535720                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts              10513028                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                  3537                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.SQFullEvents                    60                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands           13005051                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups             49784218                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups        11824241                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps             11526786                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                 1478265                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts            567704                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts        568042                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  1238814                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads             2394561                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            1491432                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           576613                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores           46065                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                   9532846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             616363                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                  9774549                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued            13491                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        1010526                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined      2167523                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved         25366                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     17443085                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        0.560368                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.886186                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0           11458914     65.69%     65.69% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1            3104070     17.80%     83.49% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2            1969824     11.29%     94.78% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3             910277      5.22%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       17443085                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu              5953711     60.91%     60.91% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               12222      0.13%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.04% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead             2357388     24.12%     85.15% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            1451228     14.85%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total               9774549                       # Type of FU issued
system.cpu6.iq.rate                          0.560351                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads          37005674                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes         11160295                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses      9586935                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses               9774549                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads          516216                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads       176954                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation          575                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       120858                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        16368                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           39                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                125607                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 118424                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles               206094                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts           10149238                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts            56543                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts              2394561                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             1491432                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts            566273                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                  2041                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                   22                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents           575                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect         94443                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect        28059                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              122502                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts              9668350                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts              2337916                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           106199                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                           29                       # number of nop insts executed
system.cpu6.iew.exec_refs                     3771091                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                 1922024                       # Number of branches executed
system.cpu6.iew.exec_stores                   1433175                       # Number of stores executed
system.cpu6.iew.exec_rate                    0.554262                       # Inst execution rate
system.cpu6.iew.wb_sent                       9606029                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                      9586935                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                  4916900                       # num instructions producing a value
system.cpu6.iew.wb_consumers                  6837749                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      0.549595                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.719082                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts        1010562                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         590997                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           118858                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     17244950                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     0.529934                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.058783                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     11442349     66.35%     66.35% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1      4446370     25.78%     92.14% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2       344010      1.99%     94.13% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3       666063      3.86%     97.99% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4       100670      0.58%     98.58% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5        48034      0.28%     98.86% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6        77458      0.45%     99.30% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7        61462      0.36%     99.66% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8        58534      0.34%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     17244950                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts             8660361                       # Number of instructions committed
system.cpu6.commit.committedOps               9138683                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                       3588181                       # Number of memory references committed
system.cpu6.commit.loads                      2217607                       # Number of loads committed
system.cpu6.commit.membars                      44938                       # Number of memory barriers committed
system.cpu6.commit.branches                   1834013                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                  7517604                       # Number of committed integer instructions.
system.cpu6.commit.function_calls               90081                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu         5544197     60.67%     60.67% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           6305      0.07%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead        2217607     24.27%     85.00% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       1370574     15.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total          9138683                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                58534                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                    27253709                       # The number of ROB reads
system.cpu6.rob.rob_writes                   20494743                       # The number of ROB writes
system.cpu6.timesIdled                            138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                            546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       27397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                    8660361                       # Number of Instructions Simulated
system.cpu6.committedOps                      9138683                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              2.014192                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        2.014192                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              0.496477                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        0.496477                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                10600023                       # number of integer regfile reads
system.cpu6.int_regfile_writes                4776653                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                 37418915                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                 7084046                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                4647262                       # number of misc regfile reads
system.cpu6.misc_regfile_writes               1197021                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements             7404                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          442.440022                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            2226934                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             7854                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           283.541380                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   442.440022                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.864141                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.864141                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          5427615                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         5427615                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      1176887                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1176887                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       786353                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        786353                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       504771                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       504771                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data        12667                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        12667                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      1963240                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1963240                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      1963240                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1963240                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        63022                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        63022                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        44153                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        44153                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data        49369                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        49369                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        27986                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        27986                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       107175                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        107175                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       107175                       # number of overall misses
system.cpu6.dcache.overall_misses::total       107175                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   1447445323                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1447445323                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data   1478962621                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   1478962621                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data   1069609120                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   1069609120                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data    453130821                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    453130821                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data     97797935                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total     97797935                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   2926407944                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2926407944                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   2926407944                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2926407944                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      1239909                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1239909                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data       830506                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       830506                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       554140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       554140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data        40653                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        40653                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      2070415                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2070415                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      2070415                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2070415                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.050828                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.050828                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.053164                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.053164                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.089091                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.089091                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.688412                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.688412                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.051765                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.051765                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.051765                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.051765                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 22967.302260                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 22967.302260                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 33496.311032                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 33496.311032                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 21665.602301                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 21665.602301                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 16191.339277                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 16191.339277                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 27304.949326                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 27304.949326                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 27304.949326                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 27304.949326                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     4.607143                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          217                       # number of writebacks
system.cpu6.dcache.writebacks::total              217                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data        18047                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        18047                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data        19025                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total        19025                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data         4478                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total         4478                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data        37072                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        37072                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data        37072                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        37072                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data        44975                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        44975                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data        25128                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        25128                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data        44891                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total        44891                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data        27986                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        27986                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data        70103                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        70103                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data        70103                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        70103                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data    680839007                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    680839007                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data    808433664                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    808433664                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data    729632516                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    729632516                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data    392335679                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    392335679                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data     77400565                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total     77400565                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   1489272671                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1489272671                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   1489272671                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1489272671                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.036273                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.036273                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.030256                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.030256                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.081010                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.081010                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.688412                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.688412                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.033859                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.033859                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.033859                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.033859                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 15138.165803                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 15138.165803                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 32172.622732                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 32172.622732                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 16253.425319                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16253.425319                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 14018.998035                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 14018.998035                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 21244.064748                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 21244.064748                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 21244.064748                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 21244.064748                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              681                       # number of replacements
system.cpu6.icache.tags.tagsinuse          381.814889                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            3230179                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             1069                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          3021.682881                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   381.814889                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.745732                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.745732                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          6463769                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         6463769                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      3230179                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        3230179                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      3230179                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         3230179                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      3230179                       # number of overall hits
system.cpu6.icache.overall_hits::total        3230179                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         1171                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         1171                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         1171                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          1171                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         1171                       # number of overall misses
system.cpu6.icache.overall_misses::total         1171                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst     18682979                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     18682979                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst     18682979                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     18682979                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst     18682979                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     18682979                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst      3231350                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      3231350                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      3231350                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      3231350                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      3231350                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      3231350                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000362                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000362                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000362                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000362                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000362                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000362                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 15954.721605                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 15954.721605                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 15954.721605                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 15954.721605                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 15954.721605                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 15954.721605                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst          102                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst          102                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst          102                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         1069                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         1069                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         1069                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         1069                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         1069                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         1069                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst     14588516                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     14588516                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst     14588516                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     14588516                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst     14588516                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     14588516                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000331                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000331                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000331                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000331                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000331                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000331                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 13646.881197                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 13646.881197                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 13646.881197                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 13646.881197                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 13646.881197                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 13646.881197                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                2073399                       # Number of BP lookups
system.cpu7.branchPred.condPredicted          1561532                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           109264                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups             1564018                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                1448044                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            92.584868                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                 180753                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             47658                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                        17443434                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles           2764587                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                       9839802                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                    2073399                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches           1628797                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     14559106                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 231667                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles         2389                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles          501                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  2671892                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                26623                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          17442417                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             0.608070                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.085911                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                12646582     72.50%     72.50% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 1380699      7.92%     80.42% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                 1019895      5.85%     86.27% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                 2395241     13.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            17442417                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.118864                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       0.564098                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                 1678748                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles             12397719                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                  2170113                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              1078275                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                115173                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved              179842                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                  732                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts               8875800                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 1238                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                115173                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                 2003195                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                 134794                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles      11623695                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                  2931094                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles               632077                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts               8575996                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                  2712                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.SQFullEvents                     9                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands           11177590                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups             40910068                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups         9593450                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps              9782540                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                 1395050                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts            662331                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts        662730                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  1417657                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads             1734201                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            1208003                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           253053                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores           51608                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                   7546348                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             703607                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                  7889630                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued            15164                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined         946659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined      2035949                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved         24202                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     17442417                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        0.452324                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.803978                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0           12314232     70.60%     70.60% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            3082032     17.67%     88.27% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2            1330861      7.63%     95.90% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3             715292      4.10%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       17442417                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu              5016496     63.58%     63.58% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                9592      0.12%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.70% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead             1696331     21.50%     85.21% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            1167211     14.79%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total               7889630                       # Type of FU issued
system.cpu7.iq.rate                          0.452298                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads          33236841                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes          9197212                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses      7719100                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses               7889630                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads          202914                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads       171326                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          619                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       107662                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        13913                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                115173                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                 104996                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles               234748                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts            8249974                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            52644                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts              1734201                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             1208003                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts            660887                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                  1863                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                   44                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           619                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect         84859                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect        27333                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              112192                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts              7793534                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts              1679457                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts            96096                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                           19                       # number of nop insts executed
system.cpu7.iew.exec_refs                     2830989                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                 1562077                       # Number of branches executed
system.cpu7.iew.exec_stores                   1151532                       # Number of stores executed
system.cpu7.iew.exec_rate                    0.446789                       # Inst execution rate
system.cpu7.iew.wb_sent                       7736823                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                      7719100                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                  3696966                       # num instructions producing a value
system.cpu7.iew.wb_consumers                  5175501                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      0.442522                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.714320                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts         946690                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         679405                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           108604                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     17256708                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     0.423215                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     0.924311                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     12196118     70.67%     70.67% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1      4166506     24.14%     94.82% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2       289979      1.68%     96.50% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3       332222      1.93%     98.42% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4        82171      0.48%     98.90% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5        38236      0.22%     99.12% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6        62615      0.36%     99.49% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7        46276      0.27%     99.75% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8        42585      0.25%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     17256708                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts             6913007                       # Number of instructions committed
system.cpu7.commit.committedOps               7303296                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                       2663216                       # Number of memory references committed
system.cpu7.commit.loads                      1562875                       # Number of loads committed
system.cpu7.commit.membars                      37892                       # Number of memory barriers committed
system.cpu7.commit.branches                   1478693                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                  6002149                       # Number of committed integer instructions.
system.cpu7.commit.function_calls               74789                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu         4634939     63.46%     63.46% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           5141      0.07%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead        1562875     21.40%     84.93% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       1100341     15.07%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total          7303296                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                42585                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                    25384341                       # The number of ROB reads
system.cpu7.rob.rob_writes                   16683954                       # The number of ROB writes
system.cpu7.timesIdled                            142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           1017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       27594                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                    6913007                       # Number of Instructions Simulated
system.cpu7.committedOps                      7303296                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              2.523277                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        2.523277                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              0.396310                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        0.396310                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                 8491252                       # number of integer regfile reads
system.cpu7.int_regfile_writes                3859483                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                 30127383                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                 6261142                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                3664451                       # number of misc regfile reads
system.cpu7.misc_regfile_writes               1404874                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements             6476                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          452.326156                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            1621297                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             6939                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           233.649950                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   452.326156                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.883450                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.883450                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          4014985                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         4014985                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       744528                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         744528                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       422828                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        422828                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data       592507                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       592507                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         7782                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         7782                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      1167356                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1167356                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      1167356                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1167356                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        59853                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        59853                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        41803                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        41803                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data        56830                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        56830                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        29043                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        29043                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       101656                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        101656                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       101656                       # number of overall misses
system.cpu7.dcache.overall_misses::total       101656                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   1368710182                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1368710182                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data   1405243212                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   1405243212                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data   1177229185                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   1177229185                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data    423643823                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    423643823                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data    120703429                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total    120703429                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   2773953394                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2773953394                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   2773953394                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2773953394                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data       804381                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       804381                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       464631                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       464631                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data       649337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       649337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data        36825                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        36825                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      1269012                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1269012                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      1269012                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1269012                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.074409                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.074409                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.089970                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.089970                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.087520                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.087520                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.788676                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.788676                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.080106                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.080106                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.080106                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.080106                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 22867.862630                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 22867.862630                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 33615.846040                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 33615.846040                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 20714.924952                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 20714.924952                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 14586.779017                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 14586.779017                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 27287.650449                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 27287.650449                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 27287.650449                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 27287.650449                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     4.555556                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu7.dcache.writebacks::total              129                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data        17270                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        17270                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data        18075                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        18075                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data         4295                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total         4295                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data        35345                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        35345                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data        35345                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        35345                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data        42583                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        42583                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data        23728                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        23728                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data        52535                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        52535                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data        29043                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        29043                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data        66311                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        66311                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data        66311                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        66311                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data    638044567                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    638044567                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data    773998611                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    773998611                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data    824747873                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    824747873                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data    366005177                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    366005177                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data     93741571                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     93741571                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   1412043178                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1412043178                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   1412043178                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1412043178                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.052939                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.052939                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.051068                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.051068                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.080906                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.080906                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.788676                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.788676                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.052254                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.052254                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.052254                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.052254                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 14983.551347                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 14983.551347                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 32619.631280                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 32619.631280                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 15699.017284                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15699.017284                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 12602.182178                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 12602.182178                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 21294.252507                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 21294.252507                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 21294.252507                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 21294.252507                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              752                       # number of replacements
system.cpu7.icache.tags.tagsinuse          396.351844                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2670639                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1152                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          2318.263021                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   396.351844                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.774125                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.774125                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          5344936                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         5344936                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      2670639                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        2670639                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      2670639                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         2670639                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      2670639                       # number of overall hits
system.cpu7.icache.overall_hits::total        2670639                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         1253                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1253                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         1253                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1253                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         1253                       # number of overall misses
system.cpu7.icache.overall_misses::total         1253                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst     22071462                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     22071462                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst     22071462                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     22071462                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst     22071462                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     22071462                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      2671892                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      2671892                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      2671892                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      2671892                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      2671892                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      2671892                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000469                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000469                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000469                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000469                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000469                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000469                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 17614.893855                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 17614.893855                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 17614.893855                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 17614.893855                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 17614.893855                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 17614.893855                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst          101                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst          101                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst          101                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst         1152                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         1152                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst         1152                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         1152                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst         1152                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         1152                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst     17552031                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     17552031                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst     17552031                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     17552031                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst     17552031                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     17552031                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000431                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000431                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000431                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000431                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000431                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000431                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 15236.138021                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 15236.138021                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 15236.138021                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 15236.138021                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 15236.138021                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 15236.138021                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.branchPred.lookups                3327122                       # Number of BP lookups
system.cpu8.branchPred.condPredicted          3018894                       # Number of conditional branches predicted
system.cpu8.branchPred.condIncorrect            68059                       # Number of conditional branches incorrect
system.cpu8.branchPred.BTBLookups             3018289                       # Number of BTB lookups
system.cpu8.branchPred.BTBHits                2961598                       # Number of BTB hits
system.cpu8.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu8.branchPred.BTBHitPct            98.121750                       # BTB Hit Percentage
system.cpu8.branchPred.usedRAS                 108606                       # Number of times the RAS was used to get a target.
system.cpu8.branchPred.RASInCorrect             26771                       # Number of incorrect RAS predictions.
system.cpu8.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.inst_hits                           0                       # ITB inst hits
system.cpu8.dtb.inst_misses                         0                       # ITB inst misses
system.cpu8.dtb.read_hits                           0                       # DTB read hits
system.cpu8.dtb.read_misses                         0                       # DTB read misses
system.cpu8.dtb.write_hits                          0                       # DTB write hits
system.cpu8.dtb.write_misses                        0                       # DTB write misses
system.cpu8.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dtb.read_accesses                       0                       # DTB read accesses
system.cpu8.dtb.write_accesses                      0                       # DTB write accesses
system.cpu8.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.dtb.hits                                0                       # DTB hits
system.cpu8.dtb.misses                              0                       # DTB misses
system.cpu8.dtb.accesses                            0                       # DTB accesses
system.cpu8.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.itb.walker.walks                        0                       # Table walker walks requested
system.cpu8.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.inst_hits                           0                       # ITB inst hits
system.cpu8.itb.inst_misses                         0                       # ITB inst misses
system.cpu8.itb.read_hits                           0                       # DTB read hits
system.cpu8.itb.read_misses                         0                       # DTB read misses
system.cpu8.itb.write_hits                          0                       # DTB write hits
system.cpu8.itb.write_misses                        0                       # DTB write misses
system.cpu8.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.itb.read_accesses                       0                       # DTB read accesses
system.cpu8.itb.write_accesses                      0                       # DTB write accesses
system.cpu8.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.itb.hits                                0                       # DTB hits
system.cpu8.itb.misses                              0                       # DTB misses
system.cpu8.itb.accesses                            0                       # DTB accesses
system.cpu8.numCycles                        17440813                       # number of cpu cycles simulated
system.cpu8.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu8.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu8.fetch.icacheStallCycles           5871904                       # Number of cycles fetch is stalled on an Icache miss
system.cpu8.fetch.Insts                      16254296                       # Number of instructions fetch has processed
system.cpu8.fetch.Branches                    3327122                       # Number of branches that fetch encountered
system.cpu8.fetch.predictedBranches           3070204                       # Number of branches that fetch has predicted taken
system.cpu8.fetch.Cycles                     11495028                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu8.fetch.SquashCycles                 144781                       # Number of cycles fetch has spent squashing
system.cpu8.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu8.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu8.fetch.PendingTrapStallCycles          418                       # Number of stall cycles due to pending traps
system.cpu8.fetch.CacheLines                  5809595                       # Number of cache lines fetched
system.cpu8.fetch.IcacheSquashes                17196                       # Number of outstanding Icache misses that were squashed
system.cpu8.fetch.rateDist::samples          17439753                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::mean             0.957768                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::stdev            1.250617                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::0                10504503     60.23%     60.23% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::1                  684833      3.93%     64.16% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::2                 2732842     15.67%     79.83% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::3                 3517575     20.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::total            17439753                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.branchRate                 0.190766                       # Number of branch fetches per cycle
system.cpu8.fetch.rate                       0.931969                       # Number of inst fetches per cycle
system.cpu8.decode.IdleCycles                 5339159                       # Number of cycles decode is idle
system.cpu8.decode.BlockedCycles              5906740                       # Number of cycles decode is blocked
system.cpu8.decode.RunCycles                  5624509                       # Number of cycles decode is running
system.cpu8.decode.UnblockCycles               497452                       # Number of cycles decode is unblocking
system.cpu8.decode.SquashCycles                 71883                       # Number of cycles decode is squashing
system.cpu8.decode.BranchResolved              107165                       # Number of times decode resolved a branch
system.cpu8.decode.BranchMispred                  571                       # Number of times decode detected a branch misprediction
system.cpu8.decode.DecodedInsts              15645144                       # Number of instructions handled by decode
system.cpu8.decode.SquashedInsts                 1007                       # Number of squashed instructions handled by decode
system.cpu8.rename.SquashCycles                 71883                       # Number of cycles rename is squashing
system.cpu8.rename.IdleCycles                 5502867                       # Number of cycles rename is idle
system.cpu8.rename.BlockCycles                  75036                       # Number of cycles rename is blocking
system.cpu8.rename.serializeStallCycles       5539811                       # count of cycles rename stalled for serializing inst
system.cpu8.rename.RunCycles                  5962353                       # Number of cycles rename is running
system.cpu8.rename.UnblockCycles               287793                       # Number of cycles rename is unblocking
system.cpu8.rename.RenamedInsts              15460276                       # Number of instructions processed by rename
system.cpu8.rename.IQFullEvents                   947                       # Number of times rename has blocked due to IQ full
system.cpu8.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu8.rename.SQFullEvents                    34                       # Number of times rename has blocked due to SQ full
system.cpu8.rename.RenamedOperands           16649909                       # Number of destination operands rename has renamed
system.cpu8.rename.RenameLookups             73897313                       # Number of register rename lookups that rename has made
system.cpu8.rename.int_rename_lookups        18138102                       # Number of integer rename lookups
system.cpu8.rename.CommittedMaps             15764902                       # Number of HB maps that are committed
system.cpu8.rename.UndoneMaps                  885007                       # Number of HB maps that are undone due to squashing
system.cpu8.rename.serializingInsts            308507                       # count of serializing insts renamed
system.cpu8.rename.tempSerializingInsts        308623                       # count of temporary serializing insts renamed
system.cpu8.rename.skidInsts                   671017                       # count of insts added to the skid buffer
system.cpu8.memDep0.insertedLoads             5306064                       # Number of loads inserted to the mem dependence unit.
system.cpu8.memDep0.insertedStores            2821675                       # Number of stores inserted to the mem dependence unit.
system.cpu8.memDep0.conflictingLoads          2343902                       # Number of conflicting loads.
system.cpu8.memDep0.conflictingStores         1568402                       # Number of conflicting stores.
system.cpu8.iq.iqInstsAdded                  14928917                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu8.iq.iqNonSpecInstsAdded             331686                       # Number of non-speculative instructions added to the IQ
system.cpu8.iq.iqInstsIssued                 14999817                       # Number of instructions issued
system.cpu8.iq.iqSquashedInstsIssued            30410                       # Number of squashed instructions issued
system.cpu8.iq.iqSquashedInstsExamined         609177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu8.iq.iqSquashedOperandsExamined      1362530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu8.iq.iqSquashedNonSpecRemoved         16193                       # Number of squashed non-spec instructions that were removed
system.cpu8.iq.issued_per_cycle::samples     17439753                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::mean        0.860093                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::stdev       0.729882                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::0            5841074     33.49%     33.49% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::1            8392435     48.12%     81.62% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::2            3011350     17.27%     98.88% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::3             194894      1.12%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::total       17439753                       # Number of insts issued each cycle
system.cpu8.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntAlu                 178095      6.37%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntMult                     3      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntDiv                      0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatAdd                    0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCmp                    0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCvt                    0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatMult                   0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatDiv                    0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatSqrt                   0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAdd                     0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAddAcc                  0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAlu                     0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCmp                     0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCvt                     0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMisc                    0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMult                    0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMultAcc                 0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShift                   0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShiftAcc                0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdSqrt                    0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAdd                0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAlu                0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCmp                0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCvt                0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatDiv                0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMisc               0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMult               0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatSqrt               0      0.00%      6.37% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemRead               2500363     89.49%     95.87% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemWrite               115441      4.13%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IntAlu              6936945     46.25%     46.25% # Type of FU issued
system.cpu8.iq.FU_type_0::IntMult                5137      0.03%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::IntDiv                    0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatAdd                  0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCmp                  0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCvt                  0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatMult                 0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatDiv                  0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatSqrt                 0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAdd                   0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAddAcc                0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAlu                   0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCmp                   0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCvt                   0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMisc                  0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMult                  0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMultAcc               0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShift                 0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdSqrt                  0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMult             0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.28% # Type of FU issued
system.cpu8.iq.FU_type_0::MemRead             5271008     35.14%     81.42% # Type of FU issued
system.cpu8.iq.FU_type_0::MemWrite            2786727     18.58%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::total              14999817                       # Type of FU issued
system.cpu8.iq.rate                          0.860041                       # Inst issue rate
system.cpu8.iq.fu_busy_cnt                    2793902                       # FU busy when requested
system.cpu8.iq.fu_busy_rate                  0.186262                       # FU busy rate (busy events/executed inst)
system.cpu8.iq.int_inst_queue_reads          50263699                       # Number of integer instruction queue reads
system.cpu8.iq.int_inst_queue_writes         15870106                       # Number of integer instruction queue writes
system.cpu8.iq.int_inst_queue_wakeup_accesses     14905290                       # Number of integer instruction queue wakeup accesses
system.cpu8.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu8.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu8.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu8.iq.int_alu_accesses              17793719                       # Number of integer alu accesses
system.cpu8.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu8.iew.lsq.thread0.forwLoads         2315368                       # Number of loads that had data forwarded from stores
system.cpu8.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu8.iew.lsq.thread0.squashedLoads       109887                       # Number of loads squashed
system.cpu8.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu8.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.cpu8.iew.lsq.thread0.squashedStores        68274                       # Number of stores squashed
system.cpu8.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu8.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu8.iew.lsq.thread0.rescheduledLoads         3962                       # Number of loads that were rescheduled
system.cpu8.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu8.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu8.iew.iewSquashCycles                 71883                       # Number of cycles IEW is squashing
system.cpu8.iew.iewBlockCycles                  58615                       # Number of cycles IEW is blocking
system.cpu8.iew.iewUnblockCycles               109931                       # Number of cycles IEW is unblocking
system.cpu8.iew.iewDispatchedInsts           15260619                       # Number of instructions dispatched to IQ
system.cpu8.iew.iewDispSquashedInsts            31255                       # Number of squashed instructions skipped by dispatch
system.cpu8.iew.iewDispLoadInsts              5306064                       # Number of dispatched load instructions
system.cpu8.iew.iewDispStoreInsts             2821675                       # Number of dispatched store instructions
system.cpu8.iew.iewDispNonSpecInsts            307193                       # Number of dispatched non-speculative instructions
system.cpu8.iew.iewIQFullEvents                  1142                       # Number of times the IQ has become full, causing a stall
system.cpu8.iew.iewLSQFullEvents                   39                       # Number of times the LSQ has become full, causing a stall
system.cpu8.iew.memOrderViolationEvents           327                       # Number of memory order violations
system.cpu8.iew.predictedTakenIncorrect         51026                       # Number of branches that were predicted taken incorrectly
system.cpu8.iew.predictedNotTakenIncorrect        18774                       # Number of branches that were predicted not taken incorrectly
system.cpu8.iew.branchMispredicts               69800                       # Number of branch mispredicts detected at execute
system.cpu8.iew.iewExecutedInsts             14941321                       # Number of executed instructions
system.cpu8.iew.iewExecLoadInsts              5258460                       # Number of load instructions executed
system.cpu8.iew.iewExecSquashedInsts            58496                       # Number of squashed instructions skipped in execute
system.cpu8.iew.exec_swp                            0                       # number of swp insts executed
system.cpu8.iew.exec_nop                           16                       # number of nop insts executed
system.cpu8.iew.exec_refs                     8039281                       # number of memory reference insts executed
system.cpu8.iew.exec_branches                 3006393                       # Number of branches executed
system.cpu8.iew.exec_stores                   2780821                       # Number of stores executed
system.cpu8.iew.exec_rate                    0.856687                       # Inst execution rate
system.cpu8.iew.wb_sent                      14916166                       # cumulative count of insts sent to commit
system.cpu8.iew.wb_count                     14905290                       # cumulative count of insts written-back
system.cpu8.iew.wb_producers                  8457407                       # num instructions producing a value
system.cpu8.iew.wb_consumers                  9182759                       # num instructions consuming a value
system.cpu8.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu8.iew.wb_rate                      0.854621                       # insts written-back per cycle
system.cpu8.iew.wb_fanout                    0.921009                       # average fanout of values written-back
system.cpu8.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu8.commit.commitSquashedInsts         609203                       # The number of squashed insts skipped by commit
system.cpu8.commit.commitNonSpecStalls         315493                       # The number of times commit has been forced to stall to communicate backwards
system.cpu8.commit.branchMispredicts            67552                       # The number of times a branch was mispredicted
system.cpu8.commit.committed_per_cycle::samples     17323508                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::mean     0.845754                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::stdev     1.033321                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::0      7417790     42.82%     42.82% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::1      7200564     41.57%     84.38% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::2      1711879      9.88%     94.27% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::3        96449      0.56%     94.82% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::4       826784      4.77%     99.60% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::5        29849      0.17%     99.77% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::6        13991      0.08%     99.85% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::7        12186      0.07%     99.92% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::8        14016      0.08%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::total     17323508                       # Number of insts commited each cycle
system.cpu8.commit.committedInsts            14442658                       # Number of instructions committed
system.cpu8.commit.committedOps              14651426                       # Number of ops (including micro ops) committed
system.cpu8.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu8.commit.refs                       7949578                       # Number of memory references committed
system.cpu8.commit.loads                      5196177                       # Number of loads committed
system.cpu8.commit.membars                      21157                       # Number of memory barriers committed
system.cpu8.commit.branches                   2953317                       # Number of branches committed
system.cpu8.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu8.commit.int_insts                 11796567                       # Number of committed integer instructions.
system.cpu8.commit.function_calls               41259                       # Number of function calls committed.
system.cpu8.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IntAlu         6699126     45.72%     45.72% # Class of committed instruction
system.cpu8.commit.op_class_0::IntMult           2722      0.02%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::IntDiv               0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatAdd             0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCmp             0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCvt             0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatMult            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatDiv             0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatSqrt            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAdd              0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAddAcc            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAlu              0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCmp              0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCvt              0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMisc             0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMult             0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMultAcc            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShift            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShiftAcc            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdSqrt             0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAdd            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAlu            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCmp            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCvt            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatDiv            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMisc            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMult            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMultAcc            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatSqrt            0      0.00%     45.74% # Class of committed instruction
system.cpu8.commit.op_class_0::MemRead        5196177     35.47%     81.21% # Class of committed instruction
system.cpu8.commit.op_class_0::MemWrite       2753401     18.79%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::total         14651426                       # Class of committed instruction
system.cpu8.commit.bw_lim_events                14016                       # number cycles where commit BW limit reached
system.cpu8.rob.rob_reads                    32517757                       # The number of ROB reads
system.cpu8.rob.rob_writes                   30637864                       # The number of ROB writes
system.cpu8.timesIdled                            132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu8.idleCycles                           1060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu8.quiesceCycles                       27777                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu8.committedInsts                   14442658                       # Number of Instructions Simulated
system.cpu8.committedOps                     14651426                       # Number of Ops (including micro ops) Simulated
system.cpu8.cpi                              1.207590                       # CPI: Cycles Per Instruction
system.cpu8.cpi_total                        1.207590                       # CPI: Total CPI of All Threads
system.cpu8.ipc                              0.828095                       # IPC: Instructions Per Cycle
system.cpu8.ipc_total                        0.828095                       # IPC: Total IPC of All Threads
system.cpu8.int_regfile_reads                17448019                       # number of integer regfile reads
system.cpu8.int_regfile_writes                6374846                       # number of integer regfile writes
system.cpu8.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu8.cc_regfile_reads                 61378643                       # number of cc regfile reads
system.cpu8.cc_regfile_writes                 9600933                       # number of cc regfile writes
system.cpu8.misc_regfile_reads                8653836                       # number of misc regfile reads
system.cpu8.misc_regfile_writes                648161                       # number of misc regfile writes
system.cpu8.dcache.tags.replacements             2257                       # number of replacements
system.cpu8.dcache.tags.tagsinuse          358.709963                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs            5022144                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs             2626                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs          1912.469155                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::cpu8.data   358.709963                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::cpu8.data     0.700605                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.700605                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses         10883693                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses        10883693                       # Number of data accesses
system.cpu8.dcache.ReadReq_hits::cpu8.data      2598333                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total        2598333                       # number of ReadReq hits
system.cpu8.dcache.WriteReq_hits::cpu8.data      2440340                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total       2440340                       # number of WriteReq hits
system.cpu8.dcache.LoadLockedReq_hits::cpu8.data       270656                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       270656                       # number of LoadLockedReq hits
system.cpu8.dcache.StoreCondReq_hits::cpu8.data         4114                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total         4114                       # number of StoreCondReq hits
system.cpu8.dcache.demand_hits::cpu8.data      5038673                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total         5038673                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::cpu8.data      5038673                       # number of overall hits
system.cpu8.dcache.overall_hits::total        5038673                       # number of overall hits
system.cpu8.dcache.ReadReq_misses::cpu8.data        37397                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total        37397                       # number of ReadReq misses
system.cpu8.dcache.WriteReq_misses::cpu8.data        22349                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total        22349                       # number of WriteReq misses
system.cpu8.dcache.LoadLockedReq_misses::cpu8.data        27885                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        27885                       # number of LoadLockedReq misses
system.cpu8.dcache.StoreCondReq_misses::cpu8.data        14255                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        14255                       # number of StoreCondReq misses
system.cpu8.dcache.demand_misses::cpu8.data        59746                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total         59746                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::cpu8.data        59746                       # number of overall misses
system.cpu8.dcache.overall_misses::total        59746                       # number of overall misses
system.cpu8.dcache.ReadReq_miss_latency::cpu8.data    893299134                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total    893299134                       # number of ReadReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::cpu8.data    692620443                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total    692620443                       # number of WriteReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::cpu8.data    595530078                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total    595530078                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::cpu8.data    226527420                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    226527420                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::cpu8.data     58112430                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total     58112430                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.demand_miss_latency::cpu8.data   1585919577                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total   1585919577                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::cpu8.data   1585919577                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total   1585919577                       # number of overall miss cycles
system.cpu8.dcache.ReadReq_accesses::cpu8.data      2635730                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total      2635730                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::cpu8.data      2462689                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total      2462689                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::cpu8.data       298541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       298541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::cpu8.data        18369                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total        18369                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.demand_accesses::cpu8.data      5098419                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total      5098419                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::cpu8.data      5098419                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total      5098419                       # number of overall (read+write) accesses
system.cpu8.dcache.ReadReq_miss_rate::cpu8.data     0.014188                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.014188                       # miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_miss_rate::cpu8.data     0.009075                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.009075                       # miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::cpu8.data     0.093404                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.093404                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::cpu8.data     0.776036                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.776036                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_miss_rate::cpu8.data     0.011719                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.011719                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::cpu8.data     0.011719                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.011719                       # miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::cpu8.data 23886.919646                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 23886.919646                       # average ReadReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::cpu8.data 30991.115620                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 30991.115620                       # average WriteReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::cpu8.data 21356.646154                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 21356.646154                       # average LoadLockedReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::cpu8.data 15891.085233                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total 15891.085233                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::cpu8.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.demand_avg_miss_latency::cpu8.data 26544.364091                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 26544.364091                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::cpu8.data 26544.364091                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 26544.364091                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs     4.187500                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu8.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu8.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu8.dcache.writebacks::total               48                       # number of writebacks
system.cpu8.dcache.ReadReq_mshr_hits::cpu8.data        13274                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total        13274                       # number of ReadReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::cpu8.data         9591                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total         9591                       # number of WriteReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::cpu8.data         2394                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total         2394                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.demand_mshr_hits::cpu8.data        22865                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total        22865                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::cpu8.data        22865                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total        22865                       # number of overall MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::cpu8.data        24123                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total        24123                       # number of ReadReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::cpu8.data        12758                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total        12758                       # number of WriteReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::cpu8.data        25491                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total        25491                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::cpu8.data        14255                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        14255                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.demand_mshr_misses::cpu8.data        36881                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total        36881                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::cpu8.data        36881                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total        36881                       # number of overall MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::cpu8.data    371672532                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total    371672532                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::cpu8.data    373299977                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total    373299977                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::cpu8.data    420784095                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total    420784095                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::cpu8.data    194460580                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    194460580                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::cpu8.data     48735570                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total     48735570                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::cpu8.data    744972509                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total    744972509                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::cpu8.data    744972509                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total    744972509                       # number of overall MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::cpu8.data     0.009152                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.009152                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::cpu8.data     0.005181                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.005181                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::cpu8.data     0.085385                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.085385                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::cpu8.data     0.776036                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.776036                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_mshr_miss_rate::cpu8.data     0.007234                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.007234                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::cpu8.data     0.007234                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.007234                       # mshr miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::cpu8.data 15407.392613                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 15407.392613                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::cpu8.data 29260.070309                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 29260.070309                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu8.data 16507.163116                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16507.163116                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::cpu8.data 13641.569975                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 13641.569975                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu8.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::cpu8.data 20199.357637                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 20199.357637                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::cpu8.data 20199.357637                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 20199.357637                       # average overall mshr miss latency
system.cpu8.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.icache.tags.replacements              747                       # number of replacements
system.cpu8.icache.tags.tagsinuse          391.242993                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs            5808330                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs             1144                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs          5077.211538                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::cpu8.inst   391.242993                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::cpu8.inst     0.764146                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.764146                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses         11620334                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses        11620334                       # Number of data accesses
system.cpu8.icache.ReadReq_hits::cpu8.inst      5808330                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total        5808330                       # number of ReadReq hits
system.cpu8.icache.demand_hits::cpu8.inst      5808330                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total         5808330                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::cpu8.inst      5808330                       # number of overall hits
system.cpu8.icache.overall_hits::total        5808330                       # number of overall hits
system.cpu8.icache.ReadReq_misses::cpu8.inst         1265                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total         1265                       # number of ReadReq misses
system.cpu8.icache.demand_misses::cpu8.inst         1265                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total          1265                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::cpu8.inst         1265                       # number of overall misses
system.cpu8.icache.overall_misses::total         1265                       # number of overall misses
system.cpu8.icache.ReadReq_miss_latency::cpu8.inst     22543486                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     22543486                       # number of ReadReq miss cycles
system.cpu8.icache.demand_miss_latency::cpu8.inst     22543486                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     22543486                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::cpu8.inst     22543486                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     22543486                       # number of overall miss cycles
system.cpu8.icache.ReadReq_accesses::cpu8.inst      5809595                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total      5809595                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.demand_accesses::cpu8.inst      5809595                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total      5809595                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::cpu8.inst      5809595                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total      5809595                       # number of overall (read+write) accesses
system.cpu8.icache.ReadReq_miss_rate::cpu8.inst     0.000218                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000218                       # miss rate for ReadReq accesses
system.cpu8.icache.demand_miss_rate::cpu8.inst     0.000218                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000218                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::cpu8.inst     0.000218                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000218                       # miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_miss_latency::cpu8.inst 17820.937549                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 17820.937549                       # average ReadReq miss latency
system.cpu8.icache.demand_avg_miss_latency::cpu8.inst 17820.937549                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 17820.937549                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::cpu8.inst 17820.937549                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 17820.937549                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.fast_writes                      0                       # number of fast writes performed
system.cpu8.icache.cache_copies                     0                       # number of cache copies performed
system.cpu8.icache.ReadReq_mshr_hits::cpu8.inst          121                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu8.icache.demand_mshr_hits::cpu8.inst          121                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::cpu8.inst          121                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::cpu8.inst         1144                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total         1144                       # number of ReadReq MSHR misses
system.cpu8.icache.demand_mshr_misses::cpu8.inst         1144                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total         1144                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::cpu8.inst         1144                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total         1144                       # number of overall MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::cpu8.inst     17814511                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total     17814511                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::cpu8.inst     17814511                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total     17814511                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::cpu8.inst     17814511                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total     17814511                       # number of overall MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::cpu8.inst     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.demand_mshr_miss_rate::cpu8.inst     0.000197                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000197                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::cpu8.inst     0.000197                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000197                       # mshr miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::cpu8.inst 15572.125000                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 15572.125000                       # average ReadReq mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::cpu8.inst 15572.125000                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 15572.125000                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::cpu8.inst 15572.125000                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 15572.125000                       # average overall mshr miss latency
system.cpu8.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     10175                       # number of replacements
system.l2.tags.tagsinuse                  1325.087802                       # Cycle average of tags in use
system.l2.tags.total_refs                       24490                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11561                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.118329                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      246.360661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       321.771379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        76.032093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       106.963471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        31.585128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        66.036558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        25.344097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        40.467084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        27.441122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         9.887670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        36.830212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        38.672263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        39.391957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        15.828949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data        34.879870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        59.585322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        39.564893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.inst        72.389185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.data        36.055889                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.000562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.000601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.inst        0.001105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.data        0.000550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020219                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1261                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.021149                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    157164                       # Number of tag accesses
system.l2.tags.data_accesses                   157164                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 963                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                 449                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 727                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                1180                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                 995                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                1531                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                1075                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                2496                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                1062                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                3388                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                1040                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                3218                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                1076                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                2502                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.inst                1062                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.data                1192                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   24028                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1099                       # number of Writeback hits
system.l2.Writeback_hits::total                  1099                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data                7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data               10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu8.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   36                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu8.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu7.data                28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu8.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    29                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   37                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  963                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  449                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  727                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 1180                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                  995                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 1531                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 1075                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                 2496                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                 1062                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                 3388                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                 1040                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                 3218                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                 1076                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                 2530                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.inst                 1062                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.data                 1193                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24057                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  35                       # number of overall hits
system.l2.overall_hits::cpu0.data                  37                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 963                       # number of overall hits
system.l2.overall_hits::cpu1.data                 449                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 727                       # number of overall hits
system.l2.overall_hits::cpu2.data                1180                       # number of overall hits
system.l2.overall_hits::cpu3.inst                 995                       # number of overall hits
system.l2.overall_hits::cpu3.data                1531                       # number of overall hits
system.l2.overall_hits::cpu4.inst                1075                       # number of overall hits
system.l2.overall_hits::cpu4.data                2496                       # number of overall hits
system.l2.overall_hits::cpu5.inst                1062                       # number of overall hits
system.l2.overall_hits::cpu5.data                3388                       # number of overall hits
system.l2.overall_hits::cpu6.inst                1040                       # number of overall hits
system.l2.overall_hits::cpu6.data                3218                       # number of overall hits
system.l2.overall_hits::cpu7.inst                1076                       # number of overall hits
system.l2.overall_hits::cpu7.data                2530                       # number of overall hits
system.l2.overall_hits::cpu8.inst                1062                       # number of overall hits
system.l2.overall_hits::cpu8.data                1193                       # number of overall hits
system.l2.overall_hits::total                   24057                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               353                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               134                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               469                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               143                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data               819                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                86                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data               933                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data              1783                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                41                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data              2188                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                29                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data              1826                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                76                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data              1522                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.inst                82                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.data               653                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11265                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data           4370                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data           6537                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data           7413                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          11456                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data          12685                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          13034                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          12520                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu8.data           5775                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              73791                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         1996                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         2881                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data         3574                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data         4838                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data         5678                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data         5869                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data         5448                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu8.data         2852                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            33136                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              84                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data              90                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu8.data              65                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1065                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                295                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                553                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                143                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                909                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 86                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               1036                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               1909                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data               2305                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 29                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data               1996                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data               1638                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.inst                 82                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.data                718                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12330                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               353                       # number of overall misses
system.l2.overall_misses::cpu0.data               295                       # number of overall misses
system.l2.overall_misses::cpu1.inst               134                       # number of overall misses
system.l2.overall_misses::cpu1.data               553                       # number of overall misses
system.l2.overall_misses::cpu2.inst               143                       # number of overall misses
system.l2.overall_misses::cpu2.data               909                       # number of overall misses
system.l2.overall_misses::cpu3.inst                86                       # number of overall misses
system.l2.overall_misses::cpu3.data              1036                       # number of overall misses
system.l2.overall_misses::cpu4.inst                27                       # number of overall misses
system.l2.overall_misses::cpu4.data              1909                       # number of overall misses
system.l2.overall_misses::cpu5.inst                41                       # number of overall misses
system.l2.overall_misses::cpu5.data              2305                       # number of overall misses
system.l2.overall_misses::cpu6.inst                29                       # number of overall misses
system.l2.overall_misses::cpu6.data              1996                       # number of overall misses
system.l2.overall_misses::cpu7.inst                76                       # number of overall misses
system.l2.overall_misses::cpu7.data              1638                       # number of overall misses
system.l2.overall_misses::cpu8.inst                82                       # number of overall misses
system.l2.overall_misses::cpu8.data               718                       # number of overall misses
system.l2.overall_misses::total                 12330                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18861500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5457500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      6958500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data     24896500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      7307000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data     43452000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      4184500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data     49433000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1317000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data     94513000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      2179000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data    115944500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1475000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data     96726500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst      3879500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data     80689500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.inst      4326000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.data     34673000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       596273500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data       158500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data       212500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data       159500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu5.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu6.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu7.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu8.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       848500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     10334000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      4652000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data      4983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data      5527000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data      6850500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data      6216000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data      9179000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data      6333499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu8.data      3512000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      57587499                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18861500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15791500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      6958500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     29548500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      7307000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     48435500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      4184500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     54960000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1317000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data    101363500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      2179000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data    122160500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1475000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data    105905500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst      3879500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     87022999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.inst      4326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.data     38185000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        653860999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18861500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15791500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      6958500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     29548500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      7307000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     48435500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      4184500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     54960000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1317000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data    101363500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      2179000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data    122160500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1475000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data    105905500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst      3879500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     87022999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.inst      4326000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.data     38185000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       653860999                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             138                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            1097                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data             918                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst             870                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data            1999                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            1081                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data            2464                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            1102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data            4279                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst            1103                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data            5576                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst            1069                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data            5044                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst            1152                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data            4024                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.inst            1144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.data            1845                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               35293                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1099                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1099                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         4373                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         6539                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data         7417                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        11463                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data        12689                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        13036                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        12530                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu8.data         5778                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            73827                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         1998                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         2882                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data         3574                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data         4838                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data         5678                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data         5869                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data         5448                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu8.data         2853                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          33140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data            84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data            90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu8.data            66                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1094                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              388                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              332                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             1097                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             1002                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst              870                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             2089                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             1081                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             2567                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             1102                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data             4405                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst             1103                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data             5693                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst             1069                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data             5214                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst             1152                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data             4168                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.inst             1144                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.data             1911                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36387                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             388                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             332                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            1097                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            1002                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst             870                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            2089                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            1081                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            2567                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            1102                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data            4405                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst            1103                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data            5693                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst            1069                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data            5214                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst            1152                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data            4168                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.inst            1144                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.data            1911                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36387                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.909794                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.731884                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.122151                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.510893                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.164368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.409705                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.079556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.378653                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.024501                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.416686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.037171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.392396                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.027128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.362014                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.065972                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.378231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.inst       0.071678                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.data       0.353930                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.319185                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999314                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999694                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999461                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.999389                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.999685                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.999847                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.999202                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu8.data     0.999481                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999512                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.998999                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999653                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu8.data     0.999649                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999879                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.805556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu8.data     0.984848                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.973492                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.909794                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.888554                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.122151                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.551896                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.164368                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.435136                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.079556                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.403584                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.024501                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.433371                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.037171                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.404883                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.027128                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.382815                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.065972                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.392994                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.inst        0.071678                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.data        0.375720                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.338857                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.909794                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.888554                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.122151                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.551896                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.164368                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.435136                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.079556                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.403584                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.024501                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.433371                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.037171                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.404883                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.027128                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.382815                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.065972                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.392994                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.inst       0.071678                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.data       0.375720                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.338857                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53432.011331                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54034.653465                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 51929.104478                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53084.221748                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51097.902098                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 53054.945055                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 48656.976744                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52982.851018                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 48777.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 53007.851935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 53146.341463                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data 52991.087751                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 50862.068966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data 52971.796276                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 51046.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data 53015.440210                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.inst 52756.097561                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.data 53098.009188                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52931.513538                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data    36.270023                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data    32.507266                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data    14.299204                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data    13.922835                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu5.data     4.178163                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu6.data     4.066288                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu7.data     4.233227                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu8.data     9.177489                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    11.498692                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53268.041237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 55380.952381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 55372.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53660.194175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 54369.047619                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 53128.205128                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 53994.117647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 54599.129310                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu8.data 54030.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54072.769014                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53432.011331                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53530.508475                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 51929.104478                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53433.092224                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51097.902098                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53284.378438                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 48656.976744                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 53050.193050                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 48777.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 53097.695128                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 53146.341463                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 52998.047722                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 50862.068966                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 53058.867735                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 51046.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 53127.594017                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.inst 52756.097561                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.data 53182.451253                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53030.089132                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53432.011331                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53530.508475                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 51929.104478                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53433.092224                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51097.902098                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53284.378438                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 48656.976744                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 53050.193050                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 48777.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 53097.695128                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 53146.341463                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 52998.047722                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 50862.068966                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 53058.867735                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 51046.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 53127.594017                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.inst 52756.097561                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.data 53182.451253                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53030.089132                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 27                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         4                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       6.750000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  193                       # number of writebacks
system.l2.writebacks::total                       193                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             26                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             76                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             45                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                227                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 227                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                227                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          351                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          468                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           67                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data          813                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data          929                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data         1783                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data         2187                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.data         1824                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst           60                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data         1521                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.inst           73                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.data          653                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11038                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data         4370                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data         6537                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data         7413                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        11456                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data        12685                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data        13034                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data        12520                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu8.data         5775                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         73791                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data         1996                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data         2881                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data         3574                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data         4838                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data         5678                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data         5869                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data         5448                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu8.data         2852                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        33136                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data           84                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data           90                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu8.data           65                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1065                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            67                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          1032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data          1909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst            39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data          2304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst            16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data          1994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst            60                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data          1637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.inst            73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.data           718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12103                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           67                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         1032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data         1909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data         2304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data         1994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst           60                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data         1637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.inst           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.data          718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12103                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14401000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      4009500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      4434500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data     19009500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      2724000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data     32976000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      1672500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data     37663000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       407500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data     72252000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst      1625500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data     88600500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst       648000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.data     73905000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst      2438500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data     61651000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.inst      2966000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.data     26530000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    447914000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        43000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data    177245438                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data    265144092                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data    300668570                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data    464589165                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data    514364656                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data    528551014                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data    507709608                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu8.data    234375929                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2992691472                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data     80886912                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    116713436                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data    144813410                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data    196003886                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data    230066836                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data    237771394                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data    220736354                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu8.data    115553427                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1342545655                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7918000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      3610000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      3872500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data      4250500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data      5290000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data      4771000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data      7073500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data      4903499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu8.data      2707500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     44396499                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14401000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11927500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      4434500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     22619500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      2724000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     36848500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      1672500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     41913500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       407500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     77542000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst      1625500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data     93371500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst       648000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data     80978500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst      2438500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     66554499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.inst      2966000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.data     29237500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    492310499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14401000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11927500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      4434500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     22619500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      2724000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     36848500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      1672500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     41913500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       407500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     77542000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst      1625500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data     93371500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst       648000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data     80978500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst      2438500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     66554499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.inst      2966000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.data     29237500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    492310499                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.904639                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.688406                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.098450                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.509804                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.077011                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.406703                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.037928                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.377029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.009074                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.416686                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.035358                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.392217                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.014967                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.data     0.361618                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.052083                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.377982                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.inst     0.063811                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.data     0.353930                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.312753                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999314                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999694                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999461                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.999389                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data     0.999685                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data     0.999847                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.999202                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu8.data     0.999481                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999512                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.998999                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999653                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu8.data     0.999649                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.805556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu8.data     0.984848                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.973492                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.904639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.870482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.098450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.550898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.077011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.432264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.037928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.402026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.009074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.433371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.035358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.404708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.014967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.382432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.052083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.392754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.inst     0.063811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.data     0.375720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.332619                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.904639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.870482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.098450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.550898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.077011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.432264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.037928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.402026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.009074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.433371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.035358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.404708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.014967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.382432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.052083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.392754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.inst     0.063811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.data     0.375720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.332619                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41028.490028                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42205.263158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 41060.185185                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40618.589744                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40656.716418                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40560.885609                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40792.682927                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40541.442411                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst        40750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40522.714526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst 41679.487179                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data 40512.345679                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.data 40518.092105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst 40641.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data 40533.201841                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.inst 40630.136986                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.data 40627.871363                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40579.271607                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        43000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40559.596796                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40560.515833                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40559.634426                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40554.221805                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data 40549.046590                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data 40551.711984                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data 40551.885623                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu8.data 40584.576450                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40556.320852                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40524.505010                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40511.432142                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40518.581421                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40513.411740                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 40518.991899                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data 40513.101721                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data 40516.951909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu8.data 40516.629383                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40516.225706                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40814.432990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 42976.190476                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 43027.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 41266.990291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 41984.126984                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 40777.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 41608.823529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 42271.543103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu8.data 41653.846154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41686.853521                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41028.490028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41271.626298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 41060.185185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40977.355072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40656.716418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40806.755260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40792.682927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40613.856589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst        40750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40619.172342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 41679.487179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 40525.824653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 40611.083250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 40641.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 40656.383018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.inst 40630.136986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.data 40720.752089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40676.732959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41028.490028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41271.626298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 41060.185185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40977.355072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40656.716418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40806.755260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40792.682927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40613.856589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst        40750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40619.172342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 41679.487179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 40525.824653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 40611.083250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 40641.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 40656.383018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.inst 40630.136986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.data 40720.752089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40676.732959                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               11038                       # Transaction distribution
system.membus.trans_dist::ReadResp              11038                       # Transaction distribution
system.membus.trans_dist::Writeback               193                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           148230                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         123873                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          106928                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1131                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1064                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       403504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 403504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       786880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  786880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           165251                       # Total snoops (count)
system.membus.snoop_fanout::samples            284840                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  284840    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              284840                       # Request fanout histogram
system.membus.reqLayer0.occupancy           177251842                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          223926435                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             585489                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            584634                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          855                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             1099                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          148265                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        123877                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         272142                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        47640                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        47640                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2845                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2845                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        64980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        98192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       106626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         2204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       160986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         2206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       176387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         2138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       168041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         2304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       170870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.icache.mem_side::system.l2.cpu_side         2288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.dcache.mem_side::system.l2.cpu_side        87775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1052569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        22400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        70208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        66560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        55680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       137472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        69184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       172800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        70528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       295296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side        70592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       380224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        68416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       347584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        73728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.icache.mem_side::system.l2.cpu_side        73216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.dcache.mem_side::system.l2.cpu_side       125376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2399104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          764762                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           909219                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  17                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                909219    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             909219                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          459337273                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            582998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            519994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1658450                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          73004157                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1343396                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         109916180                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1644915                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        113160739                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1662463                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        174876047                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1656494                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        186077560                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1610484                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        173906569                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1737969                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        183933201                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          1721489                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy         95015746                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
