// Seed: 4017757807
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  assign id_1 = id_2;
  type_4(
      id_1, id_1, id_3
  );
endmodule
