digraph "CFG for '_Z6r_stepP15HIP_vector_typeIfLj4EES1_jf' function" {
	label="CFG for '_Z6r_stepP15HIP_vector_typeIfLj4EES1_jf' function";

	Node0x4704010 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = icmp ugt i32 %13, %2\l  br i1 %14, label %35, label %15\l|{<s0>T|<s1>F}}"];
	Node0x4704010:s0 -> Node0x4708e00;
	Node0x4704010:s1 -> Node0x4708e90;
	Node0x4708e90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = sext i32 %13 to i64\l  %17 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %16, i32 0, i32 0, i32 0, i64 0\l  %18 = load float, float addrspace(1)* %17, align 16, !tbaa !7,\l... !amdgpu.noclobber !5\l  %19 = fmul contract float %18, %3\l  %20 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %16, i32 0, i32 0, i32 0, i64 0\l  %21 = load float, float addrspace(1)* %20, align 16, !tbaa !7,\l... !amdgpu.noclobber !5\l  %22 = fadd contract float %21, %19\l  store float %22, float addrspace(1)* %20, align 16, !tbaa !7\l  %23 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %16, i32 0, i32 0, i32 0, i64 1\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = fmul contract float %24, %3\l  %26 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %16, i32 0, i32 0, i32 0, i64 1\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %28 = fadd contract float %27, %25\l  store float %28, float addrspace(1)* %26, align 4, !tbaa !7\l  %29 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %16, i32 0, i32 0, i32 0, i64 2\l  %30 = load float, float addrspace(1)* %29, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %31 = fmul contract float %30, %3\l  %32 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %16, i32 0, i32 0, i32 0, i64 2\l  %33 = load float, float addrspace(1)* %32, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %34 = fadd contract float %33, %31\l  store float %34, float addrspace(1)* %32, align 8, !tbaa !7\l  br label %35\l}"];
	Node0x4708e90 -> Node0x4708e00;
	Node0x4708e00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%35:\l35:                                               \l  ret void\l}"];
}
