

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Fri Oct 21 17:33:14 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        dft_256_v2
    * Solution:       only_unroll (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+-------------+--------------+---------------+---------------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |             |              |               |               |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|    BRAM     |      DSP     |       FF      |      LUT      | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+-------------+--------------+---------------+---------------+-----+
    |+ dft                            |     -|  0.04|     1927|  1.927e+04|         -|     1928|     -|        no|  1018 (363%)|  2550 (1159%)|  240134 (225%)|  370802 (696%)|    -|
    | + dft_Pipeline_VITIS_LOOP_18_1  |     -|  0.79|      258|  2.580e+03|         -|      258|     -|        no|            -|             -|       21 (~0%)|       63 (~0%)|    -|
    |  o VITIS_LOOP_18_1              |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|            -|             -|              -|              -|    -|
    | + dft_Pipeline_VITIS_LOOP_23_2  |     -|  0.04|     1538|  1.538e+04|         -|     1538|     -|        no|  1016 (362%)|  2543 (1155%)|  231170 (217%)|  367429 (690%)|    -|
    |  o VITIS_LOOP_23_2              |     -|  7.30|     1536|  1.536e+04|      1282|        1|   256|       yes|            -|             -|              -|              -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+-------------+--------------+---------------+---------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_output_address0 | 8        |
| imag_output_d0       | 32       |
| imag_sample_address0 | 8        |
| imag_sample_address1 | 8        |
| imag_sample_d0       | 32       |
| imag_sample_d1       | 32       |
| imag_sample_q0       | 32       |
| imag_sample_q1       | 32       |
| real_output_address0 | 8        |
| real_output_d0       | 32       |
| real_sample_address0 | 8        |
| real_sample_q0       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | in        | float*   |
| imag_sample | unused    | float*   |
| real_output | out       | float*   |
| imag_output | out       | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_q0       | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_we0      | port    |          |
| imag_sample | imag_sample_d0       | port    |          |
| imag_sample | imag_sample_q0       | port    |          |
| imag_sample | imag_sample_address1 | port    | offset   |
| imag_sample | imag_sample_ce1      | port    |          |
| imag_sample | imag_sample_we1      | port    |          |
| imag_sample | imag_sample_d1       | port    |          |
| imag_sample | imag_sample_q1       | port    |          |
| real_output | real_output_address0 | port    | offset   |
| real_output | real_output_ce0      | port    |          |
| real_output | real_output_we0      | port    |          |
| real_output | real_output_d0       | port    |          |
| imag_output | imag_output_address0 | port    | offset   |
| imag_output | imag_output_ce0      | port    |          |
| imag_output | imag_output_we0      | port    |          |
| imag_output | imag_output_d0       | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+------+--------+-------------+------+---------+---------+
| Name                                   | DSP  | Pragma | Variable    | Op   | Impl    | Latency |
+----------------------------------------+------+--------+-------------+------+---------+---------+
| + dft                                  | 2550 |        |             |      |         |         |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1286 | 2    |        | sum_r       | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U1288  | 3    |        | mul         | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1287 | 2    |        | sum_i       | fadd | fulldsp | 4       |
|  + dft_Pipeline_VITIS_LOOP_18_1        | 0    |        |             |      |         |         |
|    add_ln18_fu_80_p2                   | -    |        | add_ln18    | add  | fabric  | 0       |
|  + dft_Pipeline_VITIS_LOOP_23_2        | 2543 |        |             |      |         |         |
|    add_ln23_fu_14242_p2                | -    |        | add_ln23    | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3   | 2    |        | sum_r_1     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U514  | 3    |        | mul18_1     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4   | 2    |        | sum_i_1     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U515  | 3    |        | mul13_2     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5   | 2    |        | sum_r_2     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U516  | 3    |        | mul18_2     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6   | 2    |        | sum_i_2     | fadd | fulldsp | 4       |
|    index_256_fu_14290_p2               | -    |        | index_256   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U517  | 3    |        | mul13_3     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U7   | 2    |        | sum_r_3     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U518  | 3    |        | mul18_3     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8   | 2    |        | sum_i_3     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U519  | 3    |        | mul13_4     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2    |        | sum_r_4     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U520  | 3    |        | mul18_4     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10  | 2    |        | sum_i_4     | fadd | fulldsp | 4       |
|    index_257_fu_14307_p2               | -    |        | index_257   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U521  | 3    |        | mul13_5     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U11  | 2    |        | sum_r_5     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U522  | 3    |        | mul18_5     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U12  | 2    |        | sum_i_5     | fadd | fulldsp | 4       |
|    index_258_fu_14328_p2               | -    |        | index_258   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U523  | 3    |        | mul13_6     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U13  | 2    |        | sum_r_6     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U524  | 3    |        | mul18_6     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U14  | 2    |        | sum_i_6     | fadd | fulldsp | 4       |
|    index_259_fu_14339_p2               | -    |        | index_259   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U525  | 3    |        | mul13_7     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U15  | 2    |        | sum_r_7     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U526  | 3    |        | mul18_7     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U16  | 2    |        | sum_i_7     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U527  | 3    |        | mul13_8     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U17  | 2    |        | sum_r_8     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U528  | 3    |        | mul18_8     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U18  | 2    |        | sum_i_8     | fadd | fulldsp | 4       |
|    index_260_fu_14354_p2               | -    |        | index_260   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U529  | 3    |        | mul13_9     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U19  | 2    |        | sum_r_9     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U530  | 3    |        | mul18_9     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U20  | 2    |        | sum_i_9     | fadd | fulldsp | 4       |
|    add_ln31_fu_14364_p2                | -    |        | add_ln31    | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U531  | 3    |        | mul13_s     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U21  | 2    |        | sum_r_10    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U532  | 3    |        | mul18_s     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U22  | 2    |        | sum_i_10    | fadd | fulldsp | 4       |
|    next_mul_fu_14395_p2                | -    |        | next_mul    | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U533  | 3    |        | mul13_10    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U23  | 2    |        | sum_r_11    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U534  | 3    |        | mul18_10    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U24  | 2    |        | sum_i_11    | fadd | fulldsp | 4       |
|    index_261_fu_14423_p2               | -    |        | index_261   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U535  | 3    |        | mul13_11    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U25  | 2    |        | sum_r_12    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U536  | 3    |        | mul18_11    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U26  | 2    |        | sum_i_12    | fadd | fulldsp | 4       |
|    next_mul10_fu_14446_p2              | -    |        | next_mul10  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U537  | 3    |        | mul13_12    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U27  | 2    |        | sum_r_13    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U538  | 3    |        | mul18_12    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U28  | 2    |        | sum_i_13    | fadd | fulldsp | 4       |
|    index_262_fu_14463_p2               | -    |        | index_262   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U539  | 3    |        | mul13_13    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U29  | 2    |        | sum_r_14    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U540  | 3    |        | mul18_13    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U30  | 2    |        | sum_i_14    | fadd | fulldsp | 4       |
|    index_263_fu_14473_p2               | -    |        | index_263   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U541  | 3    |        | mul13_14    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U31  | 2    |        | sum_r_15    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U542  | 3    |        | mul18_14    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U32  | 2    |        | sum_i_15    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U543  | 3    |        | mul13_15    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U33  | 2    |        | sum_r_16    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U544  | 3    |        | mul18_15    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U34  | 2    |        | sum_i_16    | fadd | fulldsp | 4       |
|    index_265_fu_14488_p2               | -    |        | index_265   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U545  | 3    |        | mul13_16    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U35  | 2    |        | sum_r_17    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U546  | 3    |        | mul18_16    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U36  | 2    |        | sum_i_17    | fadd | fulldsp | 4       |
|    add_ln31_2_fu_14498_p2              | -    |        | add_ln31_2  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U547  | 3    |        | mul13_17    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U37  | 2    |        | sum_r_18    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U548  | 3    |        | mul18_17    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U38  | 2    |        | sum_i_18    | fadd | fulldsp | 4       |
|    next_mul12_fu_14529_p2              | -    |        | next_mul12  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U549  | 3    |        | mul13_18    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U39  | 2    |        | sum_r_19    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U550  | 3    |        | mul18_18    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U40  | 2    |        | sum_i_19    | fadd | fulldsp | 4       |
|    add_ln31_3_fu_14546_p2              | -    |        | add_ln31_3  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U551  | 3    |        | mul13_19    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U41  | 2    |        | sum_r_20    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U552  | 3    |        | mul18_19    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U42  | 2    |        | sum_i_20    | fadd | fulldsp | 4       |
|    next_mul14_fu_14577_p2              | -    |        | next_mul14  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U553  | 3    |        | mul13_20    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U43  | 2    |        | sum_r_21    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U554  | 3    |        | mul18_20    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U44  | 2    |        | sum_i_21    | fadd | fulldsp | 4       |
|    next_mul16_fu_14597_p2              | -    |        | next_mul16  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U555  | 3    |        | mul13_21    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U45  | 2    |        | sum_r_22    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U556  | 3    |        | mul18_21    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U46  | 2    |        | sum_i_22    | fadd | fulldsp | 4       |
|    next_mul18_fu_14617_p2              | -    |        | next_mul18  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U557  | 3    |        | mul13_22    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U47  | 2    |        | sum_r_23    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U558  | 3    |        | mul18_22    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U48  | 2    |        | sum_i_23    | fadd | fulldsp | 4       |
|    index_268_fu_14641_p2               | -    |        | index_268   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U559  | 3    |        | mul13_23    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U49  | 2    |        | sum_r_24    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U560  | 3    |        | mul18_23    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U50  | 2    |        | sum_i_24    | fadd | fulldsp | 4       |
|    next_mul20_fu_14655_p2              | -    |        | next_mul20  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U561  | 3    |        | mul13_24    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U51  | 2    |        | sum_r_25    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U562  | 3    |        | mul18_24    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U52  | 2    |        | sum_i_25    | fadd | fulldsp | 4       |
|    next_mul22_fu_14675_p2              | -    |        | next_mul22  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U563  | 3    |        | mul13_25    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U53  | 2    |        | sum_r_26    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U564  | 3    |        | mul18_25    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U54  | 2    |        | sum_i_26    | fadd | fulldsp | 4       |
|    next_mul24_fu_14695_p2              | -    |        | next_mul24  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U565  | 3    |        | mul13_26    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U55  | 2    |        | sum_r_27    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U566  | 3    |        | mul18_26    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U56  | 2    |        | sum_i_27    | fadd | fulldsp | 4       |
|    index_269_fu_14712_p2               | -    |        | index_269   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U567  | 3    |        | mul13_27    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U57  | 2    |        | sum_r_28    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U568  | 3    |        | mul18_27    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U58  | 2    |        | sum_i_28    | fadd | fulldsp | 4       |
|    next_mul26_fu_14725_p2              | -    |        | next_mul26  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U569  | 3    |        | mul13_28    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U59  | 2    |        | sum_r_29    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U570  | 3    |        | mul18_28    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U60  | 2    |        | sum_i_29    | fadd | fulldsp | 4       |
|    index_270_fu_14742_p2               | -    |        | index_270   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U571  | 3    |        | mul13_29    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U61  | 2    |        | sum_r_30    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U572  | 3    |        | mul18_29    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U62  | 2    |        | sum_i_30    | fadd | fulldsp | 4       |
|    index_271_fu_14752_p2               | -    |        | index_271   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U573  | 3    |        | mul13_30    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U63  | 2    |        | sum_r_31    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U574  | 3    |        | mul18_30    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U64  | 2    |        | sum_i_31    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U575  | 3    |        | mul13_31    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U65  | 2    |        | sum_r_32    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U576  | 3    |        | mul18_31    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U66  | 2    |        | sum_i_32    | fadd | fulldsp | 4       |
|    index_273_fu_14767_p2               | -    |        | index_273   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U577  | 3    |        | mul13_32    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U67  | 2    |        | sum_r_33    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U578  | 3    |        | mul18_32    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U68  | 2    |        | sum_i_33    | fadd | fulldsp | 4       |
|    add_ln31_5_fu_14777_p2              | -    |        | add_ln31_5  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U579  | 3    |        | mul13_33    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U69  | 2    |        | sum_r_34    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U580  | 3    |        | mul18_33    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U70  | 2    |        | sum_i_34    | fadd | fulldsp | 4       |
|    next_mul28_fu_14808_p2              | -    |        | next_mul28  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U581  | 3    |        | mul13_34    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U71  | 2    |        | sum_r_35    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U582  | 3    |        | mul18_34    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U72  | 2    |        | sum_i_35    | fadd | fulldsp | 4       |
|    add_ln31_6_fu_14825_p2              | -    |        | add_ln31_6  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U583  | 3    |        | mul13_35    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U73  | 2    |        | sum_r_36    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U584  | 3    |        | mul18_35    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U74  | 2    |        | sum_i_36    | fadd | fulldsp | 4       |
|    next_mul30_fu_14856_p2              | -    |        | next_mul30  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U585  | 3    |        | mul13_36    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U75  | 2    |        | sum_r_37    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U586  | 3    |        | mul18_36    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U76  | 2    |        | sum_i_37    | fadd | fulldsp | 4       |
|    next_mul32_fu_14876_p2              | -    |        | next_mul32  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U587  | 3    |        | mul13_37    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U77  | 2    |        | sum_r_38    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U588  | 3    |        | mul18_37    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U78  | 2    |        | sum_i_38    | fadd | fulldsp | 4       |
|    next_mul34_fu_14896_p2              | -    |        | next_mul34  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U589  | 3    |        | mul13_38    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U79  | 2    |        | sum_r_39    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U590  | 3    |        | mul18_38    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U80  | 2    |        | sum_i_39    | fadd | fulldsp | 4       |
|    add_ln31_7_fu_14913_p2              | -    |        | add_ln31_7  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U591  | 3    |        | mul13_39    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U81  | 2    |        | sum_r_40    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U592  | 3    |        | mul18_39    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U82  | 2    |        | sum_i_40    | fadd | fulldsp | 4       |
|    next_mul36_fu_14944_p2              | -    |        | next_mul36  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U593  | 3    |        | mul13_40    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U83  | 2    |        | sum_r_41    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U594  | 3    |        | mul18_40    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U84  | 2    |        | sum_i_41    | fadd | fulldsp | 4       |
|    next_mul38_fu_14964_p2              | -    |        | next_mul38  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U595  | 3    |        | mul13_41    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U85  | 2    |        | sum_r_42    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U596  | 3    |        | mul18_41    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U86  | 2    |        | sum_i_42    | fadd | fulldsp | 4       |
|    next_mul40_fu_14984_p2              | -    |        | next_mul40  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U597  | 3    |        | mul13_42    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U87  | 2    |        | sum_r_43    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U598  | 3    |        | mul18_42    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U88  | 2    |        | sum_i_43    | fadd | fulldsp | 4       |
|    next_mul42_fu_15004_p2              | -    |        | next_mul42  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U599  | 3    |        | mul13_43    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U89  | 2    |        | sum_r_44    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U600  | 3    |        | mul18_43    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U90  | 2    |        | sum_i_44    | fadd | fulldsp | 4       |
|    next_mul44_fu_15024_p2              | -    |        | next_mul44  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U601  | 3    |        | mul13_44    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U91  | 2    |        | sum_r_45    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U602  | 3    |        | mul18_44    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U92  | 2    |        | sum_i_45    | fadd | fulldsp | 4       |
|    next_mul46_fu_15044_p2              | -    |        | next_mul46  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U603  | 3    |        | mul13_45    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U93  | 2    |        | sum_r_46    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U604  | 3    |        | mul18_45    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U94  | 2    |        | sum_i_46    | fadd | fulldsp | 4       |
|    next_mul48_fu_15064_p2              | -    |        | next_mul48  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U605  | 3    |        | mul13_46    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U95  | 2    |        | sum_r_47    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U606  | 3    |        | mul18_46    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U96  | 2    |        | sum_i_47    | fadd | fulldsp | 4       |
|    index_277_fu_15088_p2               | -    |        | index_277   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U607  | 3    |        | mul13_47    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U97  | 2    |        | sum_r_48    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U608  | 3    |        | mul18_47    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U98  | 2    |        | sum_i_48    | fadd | fulldsp | 4       |
|    next_mul50_fu_15102_p2              | -    |        | next_mul50  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U609  | 3    |        | mul13_48    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U99  | 2    |        | sum_r_49    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U610  | 3    |        | mul18_48    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U100 | 2    |        | sum_i_49    | fadd | fulldsp | 4       |
|    next_mul52_fu_15122_p2              | -    |        | next_mul52  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U611  | 3    |        | mul13_49    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U101 | 2    |        | sum_r_50    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U612  | 3    |        | mul18_49    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U102 | 2    |        | sum_i_50    | fadd | fulldsp | 4       |
|    next_mul54_fu_15142_p2              | -    |        | next_mul54  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U613  | 3    |        | mul13_50    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U103 | 2    |        | sum_r_51    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U614  | 3    |        | mul18_50    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U104 | 2    |        | sum_i_51    | fadd | fulldsp | 4       |
|    next_mul56_fu_15162_p2              | -    |        | next_mul56  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U615  | 3    |        | mul13_51    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U105 | 2    |        | sum_r_52    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U616  | 3    |        | mul18_51    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U106 | 2    |        | sum_i_52    | fadd | fulldsp | 4       |
|    next_mul58_fu_15182_p2              | -    |        | next_mul58  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U617  | 3    |        | mul13_52    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U107 | 2    |        | sum_r_53    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U618  | 3    |        | mul18_52    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U108 | 2    |        | sum_i_53    | fadd | fulldsp | 4       |
|    next_mul60_fu_15202_p2              | -    |        | next_mul60  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U619  | 3    |        | mul13_53    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U109 | 2    |        | sum_r_54    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U620  | 3    |        | mul18_53    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U110 | 2    |        | sum_i_54    | fadd | fulldsp | 4       |
|    next_mul62_fu_15222_p2              | -    |        | next_mul62  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U621  | 3    |        | mul13_54    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U111 | 2    |        | sum_r_55    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U622  | 3    |        | mul18_54    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U112 | 2    |        | sum_i_55    | fadd | fulldsp | 4       |
|    index_278_fu_15239_p2               | -    |        | index_278   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U623  | 3    |        | mul13_55    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U113 | 2    |        | sum_r_56    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U624  | 3    |        | mul18_55    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U114 | 2    |        | sum_i_56    | fadd | fulldsp | 4       |
|    next_mul64_fu_15252_p2              | -    |        | next_mul64  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U625  | 3    |        | mul13_56    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U115 | 2    |        | sum_r_57    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U626  | 3    |        | mul18_56    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U116 | 2    |        | sum_i_57    | fadd | fulldsp | 4       |
|    next_mul66_fu_15272_p2              | -    |        | next_mul66  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U627  | 3    |        | mul13_57    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U117 | 2    |        | sum_r_58    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U628  | 3    |        | mul18_57    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U118 | 2    |        | sum_i_58    | fadd | fulldsp | 4       |
|    next_mul68_fu_15292_p2              | -    |        | next_mul68  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U629  | 3    |        | mul13_58    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U119 | 2    |        | sum_r_59    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U630  | 3    |        | mul18_58    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U120 | 2    |        | sum_i_59    | fadd | fulldsp | 4       |
|    index_279_fu_15309_p2               | -    |        | index_279   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U631  | 3    |        | mul13_59    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U121 | 2    |        | sum_r_60    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U632  | 3    |        | mul18_59    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U122 | 2    |        | sum_i_60    | fadd | fulldsp | 4       |
|    next_mul70_fu_15322_p2              | -    |        | next_mul70  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U633  | 3    |        | mul13_60    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U123 | 2    |        | sum_r_61    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U634  | 3    |        | mul18_60    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U124 | 2    |        | sum_i_61    | fadd | fulldsp | 4       |
|    index_280_fu_15339_p2               | -    |        | index_280   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U635  | 3    |        | mul13_61    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U125 | 2    |        | sum_r_62    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U636  | 3    |        | mul18_61    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U126 | 2    |        | sum_i_62    | fadd | fulldsp | 4       |
|    index_281_fu_15349_p2               | -    |        | index_281   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U637  | 3    |        | mul13_62    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U127 | 2    |        | sum_r_63    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U638  | 3    |        | mul18_62    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U128 | 2    |        | sum_i_63    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U639  | 3    |        | mul13_63    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U129 | 2    |        | sum_r_64    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U640  | 3    |        | mul18_63    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U130 | 2    |        | sum_i_64    | fadd | fulldsp | 4       |
|    index_283_fu_15364_p2               | -    |        | index_283   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U641  | 3    |        | mul13_64    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U131 | 2    |        | sum_r_65    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U642  | 3    |        | mul18_64    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U132 | 2    |        | sum_i_65    | fadd | fulldsp | 4       |
|    add_ln31_9_fu_15374_p2              | -    |        | add_ln31_9  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U643  | 3    |        | mul13_65    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U133 | 2    |        | sum_r_66    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U644  | 3    |        | mul18_65    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U134 | 2    |        | sum_i_66    | fadd | fulldsp | 4       |
|    next_mul72_fu_15405_p2              | -    |        | next_mul72  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U645  | 3    |        | mul13_66    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U135 | 2    |        | sum_r_67    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U646  | 3    |        | mul18_66    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U136 | 2    |        | sum_i_67    | fadd | fulldsp | 4       |
|    add_ln31_10_fu_15422_p2             | -    |        | add_ln31_10 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U647  | 3    |        | mul13_67    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U137 | 2    |        | sum_r_68    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U648  | 3    |        | mul18_67    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U138 | 2    |        | sum_i_68    | fadd | fulldsp | 4       |
|    next_mul74_fu_15453_p2              | -    |        | next_mul74  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U649  | 3    |        | mul13_68    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U139 | 2    |        | sum_r_69    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U650  | 3    |        | mul18_68    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U140 | 2    |        | sum_i_69    | fadd | fulldsp | 4       |
|    next_mul76_fu_15473_p2              | -    |        | next_mul76  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U651  | 3    |        | mul13_69    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U141 | 2    |        | sum_r_70    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U652  | 3    |        | mul18_69    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U142 | 2    |        | sum_i_70    | fadd | fulldsp | 4       |
|    next_mul78_fu_15493_p2              | -    |        | next_mul78  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U653  | 3    |        | mul13_70    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U143 | 2    |        | sum_r_71    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U654  | 3    |        | mul18_70    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U144 | 2    |        | sum_i_71    | fadd | fulldsp | 4       |
|    add_ln31_11_fu_15510_p2             | -    |        | add_ln31_11 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U655  | 3    |        | mul13_71    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U145 | 2    |        | sum_r_72    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U656  | 3    |        | mul18_71    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U146 | 2    |        | sum_i_72    | fadd | fulldsp | 4       |
|    next_mul80_fu_15541_p2              | -    |        | next_mul80  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U657  | 3    |        | mul13_72    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U147 | 2    |        | sum_r_73    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U658  | 3    |        | mul18_72    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U148 | 2    |        | sum_i_73    | fadd | fulldsp | 4       |
|    next_mul82_fu_15561_p2              | -    |        | next_mul82  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U659  | 3    |        | mul13_73    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U149 | 2    |        | sum_r_74    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U660  | 3    |        | mul18_73    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U150 | 2    |        | sum_i_74    | fadd | fulldsp | 4       |
|    next_mul84_fu_15581_p2              | -    |        | next_mul84  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U661  | 3    |        | mul13_74    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U151 | 2    |        | sum_r_75    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U662  | 3    |        | mul18_74    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U152 | 2    |        | sum_i_75    | fadd | fulldsp | 4       |
|    next_mul86_fu_15601_p2              | -    |        | next_mul86  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U663  | 3    |        | mul13_75    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U153 | 2    |        | sum_r_76    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U664  | 3    |        | mul18_75    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U154 | 2    |        | sum_i_76    | fadd | fulldsp | 4       |
|    next_mul88_fu_15621_p2              | -    |        | next_mul88  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U665  | 3    |        | mul13_76    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U155 | 2    |        | sum_r_77    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U666  | 3    |        | mul18_76    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U156 | 2    |        | sum_i_77    | fadd | fulldsp | 4       |
|    next_mul90_fu_15641_p2              | -    |        | next_mul90  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U667  | 3    |        | mul13_77    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U157 | 2    |        | sum_r_78    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U668  | 3    |        | mul18_77    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U158 | 2    |        | sum_i_78    | fadd | fulldsp | 4       |
|    next_mul92_fu_15661_p2              | -    |        | next_mul92  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U669  | 3    |        | mul13_78    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U159 | 2    |        | sum_r_79    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U670  | 3    |        | mul18_78    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U160 | 2    |        | sum_i_79    | fadd | fulldsp | 4       |
|    add_ln31_12_fu_15678_p2             | -    |        | add_ln31_12 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U671  | 3    |        | mul13_79    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U161 | 2    |        | sum_r_80    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U672  | 3    |        | mul18_79    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U162 | 2    |        | sum_i_80    | fadd | fulldsp | 4       |
|    next_mul94_fu_15709_p2              | -    |        | next_mul94  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U673  | 3    |        | mul13_80    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U163 | 2    |        | sum_r_81    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U674  | 3    |        | mul18_80    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U164 | 2    |        | sum_i_81    | fadd | fulldsp | 4       |
|    next_mul96_fu_15729_p2              | -    |        | next_mul96  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U675  | 3    |        | mul13_81    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U165 | 2    |        | sum_r_82    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U676  | 3    |        | mul18_81    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U166 | 2    |        | sum_i_82    | fadd | fulldsp | 4       |
|    next_mul98_fu_15749_p2              | -    |        | next_mul98  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U677  | 3    |        | mul13_82    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U167 | 2    |        | sum_r_83    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U678  | 3    |        | mul18_82    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U168 | 2    |        | sum_i_83    | fadd | fulldsp | 4       |
|    next_mul100_fu_15769_p2             | -    |        | next_mul100 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U679  | 3    |        | mul13_83    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U169 | 2    |        | sum_r_84    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U680  | 3    |        | mul18_83    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U170 | 2    |        | sum_i_84    | fadd | fulldsp | 4       |
|    next_mul102_fu_15789_p2             | -    |        | next_mul102 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U681  | 3    |        | mul13_84    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U171 | 2    |        | sum_r_85    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U682  | 3    |        | mul18_84    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U172 | 2    |        | sum_i_85    | fadd | fulldsp | 4       |
|    next_mul104_fu_15809_p2             | -    |        | next_mul104 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U683  | 3    |        | mul13_85    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U173 | 2    |        | sum_r_86    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U684  | 3    |        | mul18_85    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U174 | 2    |        | sum_i_86    | fadd | fulldsp | 4       |
|    next_mul106_fu_15829_p2             | -    |        | next_mul106 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U685  | 3    |        | mul13_86    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U175 | 2    |        | sum_r_87    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U686  | 3    |        | mul18_86    | fmul | maxdsp  | 3       |
|    next_mul108_fu_15849_p2             | -    |        | next_mul108 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U687  | 3    |        | mul13_87    | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U688  | 3    |        | mul18_87    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U178 | 2    |        | sum_i_88    | fadd | fulldsp | 4       |
|    next_mul110_fu_15869_p2             | -    |        | next_mul110 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U689  | 3    |        | mul13_88    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U179 | 2    |        | sum_r_89    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U690  | 3    |        | mul18_88    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U180 | 2    |        | sum_i_89    | fadd | fulldsp | 4       |
|    next_mul112_fu_15889_p2             | -    |        | next_mul112 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U691  | 3    |        | mul13_89    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U181 | 2    |        | sum_r_90    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U692  | 3    |        | mul18_89    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U182 | 2    |        | sum_i_90    | fadd | fulldsp | 4       |
|    next_mul114_fu_15909_p2             | -    |        | next_mul114 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U693  | 3    |        | mul13_90    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U183 | 2    |        | sum_r_91    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U694  | 3    |        | mul18_90    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U184 | 2    |        | sum_i_91    | fadd | fulldsp | 4       |
|    next_mul116_fu_15929_p2             | -    |        | next_mul116 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U695  | 3    |        | mul13_91    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U185 | 2    |        | sum_r_92    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U696  | 3    |        | mul18_91    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U186 | 2    |        | sum_i_92    | fadd | fulldsp | 4       |
|    next_mul118_fu_15949_p2             | -    |        | next_mul118 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U697  | 3    |        | mul13_92    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U187 | 2    |        | sum_r_93    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U698  | 3    |        | mul18_92    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U188 | 2    |        | sum_i_93    | fadd | fulldsp | 4       |
|    next_mul120_fu_15969_p2             | -    |        | next_mul120 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U699  | 3    |        | mul13_93    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U189 | 2    |        | sum_r_94    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U700  | 3    |        | mul18_93    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U190 | 2    |        | sum_i_94    | fadd | fulldsp | 4       |
|    next_mul122_fu_15989_p2             | -    |        | next_mul122 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U701  | 3    |        | mul13_94    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U191 | 2    |        | sum_r_95    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U702  | 3    |        | mul18_94    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U192 | 2    |        | sum_i_95    | fadd | fulldsp | 4       |
|    index_288_fu_16013_p2               | -    |        | index_288   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U703  | 3    |        | mul13_95    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U193 | 2    |        | sum_r_96    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U704  | 3    |        | mul18_95    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U194 | 2    |        | sum_i_96    | fadd | fulldsp | 4       |
|    next_mul124_fu_16027_p2             | -    |        | next_mul124 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U705  | 3    |        | mul13_96    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U195 | 2    |        | sum_r_97    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U706  | 3    |        | mul18_96    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U196 | 2    |        | sum_i_97    | fadd | fulldsp | 4       |
|    next_mul126_fu_16047_p2             | -    |        | next_mul126 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U707  | 3    |        | mul13_97    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U197 | 2    |        | sum_r_98    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U708  | 3    |        | mul18_97    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U198 | 2    |        | sum_i_98    | fadd | fulldsp | 4       |
|    next_mul128_fu_16067_p2             | -    |        | next_mul128 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U709  | 3    |        | mul13_98    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U199 | 2    |        | sum_r_99    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U710  | 3    |        | mul18_98    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U200 | 2    |        | sum_i_99    | fadd | fulldsp | 4       |
|    next_mul130_fu_16087_p2             | -    |        | next_mul130 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U711  | 3    |        | mul13_99    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U201 | 2    |        | sum_r_100   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U712  | 3    |        | mul18_99    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U202 | 2    |        | sum_i_100   | fadd | fulldsp | 4       |
|    next_mul132_fu_16107_p2             | -    |        | next_mul132 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U713  | 3    |        | mul13_100   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U203 | 2    |        | sum_r_101   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U714  | 3    |        | mul18_100   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U204 | 2    |        | sum_i_101   | fadd | fulldsp | 4       |
|    next_mul134_fu_16127_p2             | -    |        | next_mul134 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U715  | 3    |        | mul13_101   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U205 | 2    |        | sum_r_102   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U716  | 3    |        | mul18_101   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U206 | 2    |        | sum_i_102   | fadd | fulldsp | 4       |
|    next_mul136_fu_16147_p2             | -    |        | next_mul136 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U717  | 3    |        | mul13_102   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U207 | 2    |        | sum_r_103   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U718  | 3    |        | mul18_102   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U208 | 2    |        | sum_i_103   | fadd | fulldsp | 4       |
|    next_mul138_fu_16167_p2             | -    |        | next_mul138 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U719  | 3    |        | mul13_103   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U209 | 2    |        | sum_r_104   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U720  | 3    |        | mul18_103   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U210 | 2    |        | sum_i_104   | fadd | fulldsp | 4       |
|    next_mul140_fu_16187_p2             | -    |        | next_mul140 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U721  | 3    |        | mul13_104   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U211 | 2    |        | sum_r_105   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U722  | 3    |        | mul18_104   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U212 | 2    |        | sum_i_105   | fadd | fulldsp | 4       |
|    next_mul142_fu_16207_p2             | -    |        | next_mul142 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U723  | 3    |        | mul13_105   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U213 | 2    |        | sum_r_106   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U724  | 3    |        | mul18_105   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U214 | 2    |        | sum_i_106   | fadd | fulldsp | 4       |
|    next_mul144_fu_16227_p2             | -    |        | next_mul144 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U725  | 3    |        | mul13_106   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U215 | 2    |        | sum_r_107   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U726  | 3    |        | mul18_106   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U216 | 2    |        | sum_i_107   | fadd | fulldsp | 4       |
|    next_mul146_fu_16247_p2             | -    |        | next_mul146 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U727  | 3    |        | mul13_107   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U217 | 2    |        | sum_r_108   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U728  | 3    |        | mul18_107   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U218 | 2    |        | sum_i_108   | fadd | fulldsp | 4       |
|    next_mul148_fu_16267_p2             | -    |        | next_mul148 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U729  | 3    |        | mul13_108   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U219 | 2    |        | sum_r_109   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U730  | 3    |        | mul18_108   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U220 | 2    |        | sum_i_109   | fadd | fulldsp | 4       |
|    next_mul150_fu_16287_p2             | -    |        | next_mul150 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U731  | 3    |        | mul13_109   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U221 | 2    |        | sum_r_110   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U732  | 3    |        | mul18_109   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U222 | 2    |        | sum_i_110   | fadd | fulldsp | 4       |
|    next_mul152_fu_16307_p2             | -    |        | next_mul152 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U733  | 3    |        | mul13_110   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U223 | 2    |        | sum_r_111   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U734  | 3    |        | mul18_110   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U224 | 2    |        | sum_i_111   | fadd | fulldsp | 4       |
|    index_289_fu_16324_p2               | -    |        | index_289   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U735  | 3    |        | mul13_111   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U225 | 2    |        | sum_r_112   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U736  | 3    |        | mul18_111   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U226 | 2    |        | sum_i_112   | fadd | fulldsp | 4       |
|    next_mul154_fu_16337_p2             | -    |        | next_mul154 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U737  | 3    |        | mul13_112   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U227 | 2    |        | sum_r_113   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U738  | 3    |        | mul18_112   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U228 | 2    |        | sum_i_113   | fadd | fulldsp | 4       |
|    next_mul156_fu_16357_p2             | -    |        | next_mul156 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U739  | 3    |        | mul13_113   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U229 | 2    |        | sum_r_114   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U740  | 3    |        | mul18_113   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U230 | 2    |        | sum_i_114   | fadd | fulldsp | 4       |
|    next_mul158_fu_16377_p2             | -    |        | next_mul158 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U741  | 3    |        | mul13_114   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U231 | 2    |        | sum_r_115   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U742  | 3    |        | mul18_114   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U232 | 2    |        | sum_i_115   | fadd | fulldsp | 4       |
|    next_mul160_fu_16397_p2             | -    |        | next_mul160 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U743  | 3    |        | mul13_115   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U233 | 2    |        | sum_r_116   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U744  | 3    |        | mul18_115   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U234 | 2    |        | sum_i_116   | fadd | fulldsp | 4       |
|    next_mul162_fu_16417_p2             | -    |        | next_mul162 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U745  | 3    |        | mul13_116   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U235 | 2    |        | sum_r_117   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U746  | 3    |        | mul18_116   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U236 | 2    |        | sum_i_117   | fadd | fulldsp | 4       |
|    next_mul164_fu_16437_p2             | -    |        | next_mul164 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U747  | 3    |        | mul13_117   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U237 | 2    |        | sum_r_118   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U748  | 3    |        | mul18_117   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U238 | 2    |        | sum_i_118   | fadd | fulldsp | 4       |
|    next_mul166_fu_16457_p2             | -    |        | next_mul166 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U749  | 3    |        | mul13_118   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U239 | 2    |        | sum_r_119   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U750  | 3    |        | mul18_118   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U240 | 2    |        | sum_i_119   | fadd | fulldsp | 4       |
|    index_290_fu_16474_p2               | -    |        | index_290   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U751  | 3    |        | mul13_119   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U241 | 2    |        | sum_r_120   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U752  | 3    |        | mul18_119   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U242 | 2    |        | sum_i_120   | fadd | fulldsp | 4       |
|    next_mul168_fu_16487_p2             | -    |        | next_mul168 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U753  | 3    |        | mul13_120   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U243 | 2    |        | sum_r_121   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U754  | 3    |        | mul18_120   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U244 | 2    |        | sum_i_121   | fadd | fulldsp | 4       |
|    next_mul170_fu_16507_p2             | -    |        | next_mul170 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U755  | 3    |        | mul13_121   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U245 | 2    |        | sum_r_122   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U756  | 3    |        | mul18_121   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U246 | 2    |        | sum_i_122   | fadd | fulldsp | 4       |
|    next_mul172_fu_16527_p2             | -    |        | next_mul172 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U757  | 3    |        | mul13_122   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U247 | 2    |        | sum_r_123   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U758  | 3    |        | mul18_122   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U248 | 2    |        | sum_i_123   | fadd | fulldsp | 4       |
|    index_291_fu_16544_p2               | -    |        | index_291   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U759  | 3    |        | mul13_123   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U249 | 2    |        | sum_r_124   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U760  | 3    |        | mul18_123   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U250 | 2    |        | sum_i_124   | fadd | fulldsp | 4       |
|    next_mul174_fu_16557_p2             | -    |        | next_mul174 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U761  | 3    |        | mul13_124   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U251 | 2    |        | sum_r_125   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U762  | 3    |        | mul18_124   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U252 | 2    |        | sum_i_125   | fadd | fulldsp | 4       |
|    index_292_fu_16574_p2               | -    |        | index_292   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U763  | 3    |        | mul13_125   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U253 | 2    |        | sum_r_126   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U764  | 3    |        | mul18_125   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U254 | 2    |        | sum_i_126   | fadd | fulldsp | 4       |
|    index_293_fu_16584_p2               | -    |        | index_293   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U765  | 3    |        | mul13_126   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U255 | 2    |        | sum_r_127   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U766  | 3    |        | mul18_126   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U256 | 2    |        | sum_i_127   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U767  | 3    |        | mul13_127   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U257 | 2    |        | sum_r_128   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U768  | 3    |        | mul18_127   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U258 | 2    |        | sum_i_128   | fadd | fulldsp | 4       |
|    index_295_fu_16599_p2               | -    |        | index_295   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U769  | 3    |        | mul13_128   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U259 | 2    |        | sum_r_129   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U770  | 3    |        | mul18_128   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U260 | 2    |        | sum_i_129   | fadd | fulldsp | 4       |
|    add_ln31_14_fu_16609_p2             | -    |        | add_ln31_14 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U771  | 3    |        | mul13_129   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U261 | 2    |        | sum_r_130   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U772  | 3    |        | mul18_129   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U262 | 2    |        | sum_i_130   | fadd | fulldsp | 4       |
|    next_mul176_fu_16640_p2             | -    |        | next_mul176 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U773  | 3    |        | mul13_130   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U263 | 2    |        | sum_r_131   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U774  | 3    |        | mul18_130   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U264 | 2    |        | sum_i_131   | fadd | fulldsp | 4       |
|    add_ln31_15_fu_16657_p2             | -    |        | add_ln31_15 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U775  | 3    |        | mul13_131   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U265 | 2    |        | sum_r_132   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U776  | 3    |        | mul18_131   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U266 | 2    |        | sum_i_132   | fadd | fulldsp | 4       |
|    next_mul178_fu_16688_p2             | -    |        | next_mul178 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U777  | 3    |        | mul13_132   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U267 | 2    |        | sum_r_133   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U778  | 3    |        | mul18_132   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U268 | 2    |        | sum_i_133   | fadd | fulldsp | 4       |
|    next_mul180_fu_16708_p2             | -    |        | next_mul180 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U779  | 3    |        | mul13_133   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U269 | 2    |        | sum_r_134   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U780  | 3    |        | mul18_133   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U270 | 2    |        | sum_i_134   | fadd | fulldsp | 4       |
|    next_mul182_fu_16728_p2             | -    |        | next_mul182 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U781  | 3    |        | mul13_134   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U271 | 2    |        | sum_r_135   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U782  | 3    |        | mul18_134   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U272 | 2    |        | sum_i_135   | fadd | fulldsp | 4       |
|    add_ln31_16_fu_16745_p2             | -    |        | add_ln31_16 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U783  | 3    |        | mul13_135   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U273 | 2    |        | sum_r_136   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U784  | 3    |        | mul18_135   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U274 | 2    |        | sum_i_136   | fadd | fulldsp | 4       |
|    next_mul184_fu_16804_p2             | -    |        | next_mul184 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U785  | 3    |        | mul13_136   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U275 | 2    |        | sum_r_137   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U786  | 3    |        | mul18_136   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U276 | 2    |        | sum_i_137   | fadd | fulldsp | 4       |
|    next_mul186_fu_16824_p2             | -    |        | next_mul186 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U787  | 3    |        | mul13_137   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U277 | 2    |        | sum_r_138   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U788  | 3    |        | mul18_137   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U278 | 2    |        | sum_i_138   | fadd | fulldsp | 4       |
|    next_mul188_fu_16844_p2             | -    |        | next_mul188 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U789  | 3    |        | mul13_138   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U279 | 2    |        | sum_r_139   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U790  | 3    |        | mul18_138   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U280 | 2    |        | sum_i_139   | fadd | fulldsp | 4       |
|    next_mul190_fu_16864_p2             | -    |        | next_mul190 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U791  | 3    |        | mul13_139   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U281 | 2    |        | sum_r_140   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U792  | 3    |        | mul18_139   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U282 | 2    |        | sum_i_140   | fadd | fulldsp | 4       |
|    next_mul192_fu_16884_p2             | -    |        | next_mul192 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U793  | 3    |        | mul13_140   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U283 | 2    |        | sum_r_141   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U794  | 3    |        | mul18_140   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U284 | 2    |        | sum_i_141   | fadd | fulldsp | 4       |
|    next_mul194_fu_16904_p2             | -    |        | next_mul194 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U795  | 3    |        | mul13_141   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U285 | 2    |        | sum_r_142   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U796  | 3    |        | mul18_141   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U286 | 2    |        | sum_i_142   | fadd | fulldsp | 4       |
|    next_mul196_fu_16924_p2             | -    |        | next_mul196 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U797  | 3    |        | mul13_142   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U287 | 2    |        | sum_r_143   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U798  | 3    |        | mul18_142   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U288 | 2    |        | sum_i_143   | fadd | fulldsp | 4       |
|    add_ln31_17_fu_16773_p2             | -    |        | add_ln31_17 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U799  | 3    |        | mul13_143   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U289 | 2    |        | sum_r_144   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U800  | 3    |        | mul18_143   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U290 | 2    |        | sum_i_144   | fadd | fulldsp | 4       |
|    next_mul198_fu_16957_p2             | -    |        | next_mul198 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U801  | 3    |        | mul13_144   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U291 | 2    |        | sum_r_145   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U802  | 3    |        | mul18_144   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U292 | 2    |        | sum_i_145   | fadd | fulldsp | 4       |
|    next_mul200_fu_16977_p2             | -    |        | next_mul200 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U803  | 3    |        | mul13_145   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U293 | 2    |        | sum_r_146   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U804  | 3    |        | mul18_145   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U294 | 2    |        | sum_i_146   | fadd | fulldsp | 4       |
|    next_mul202_fu_16997_p2             | -    |        | next_mul202 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U805  | 3    |        | mul13_146   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U295 | 2    |        | sum_r_147   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U806  | 3    |        | mul18_146   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U296 | 2    |        | sum_i_147   | fadd | fulldsp | 4       |
|    next_mul204_fu_17017_p2             | -    |        | next_mul204 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U807  | 3    |        | mul13_147   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U297 | 2    |        | sum_r_148   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U808  | 3    |        | mul18_147   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U298 | 2    |        | sum_i_148   | fadd | fulldsp | 4       |
|    next_mul206_fu_17037_p2             | -    |        | next_mul206 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U809  | 3    |        | mul13_148   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U299 | 2    |        | sum_r_149   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U810  | 3    |        | mul18_148   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U300 | 2    |        | sum_i_149   | fadd | fulldsp | 4       |
|    next_mul208_fu_17057_p2             | -    |        | next_mul208 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U811  | 3    |        | mul13_149   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U301 | 2    |        | sum_r_150   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U812  | 3    |        | mul18_149   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U302 | 2    |        | sum_i_150   | fadd | fulldsp | 4       |
|    next_mul210_fu_17077_p2             | -    |        | next_mul210 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U813  | 3    |        | mul13_150   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U303 | 2    |        | sum_r_151   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U814  | 3    |        | mul18_150   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U304 | 2    |        | sum_i_151   | fadd | fulldsp | 4       |
|    next_mul212_fu_17097_p2             | -    |        | next_mul212 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U815  | 3    |        | mul13_151   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U305 | 2    |        | sum_r_152   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U816  | 3    |        | mul18_151   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U306 | 2    |        | sum_i_152   | fadd | fulldsp | 4       |
|    next_mul214_fu_17117_p2             | -    |        | next_mul214 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U817  | 3    |        | mul13_152   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U307 | 2    |        | sum_r_153   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U818  | 3    |        | mul18_152   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U308 | 2    |        | sum_i_153   | fadd | fulldsp | 4       |
|    next_mul216_fu_17137_p2             | -    |        | next_mul216 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U819  | 3    |        | mul13_153   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U309 | 2    |        | sum_r_154   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U820  | 3    |        | mul18_153   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U310 | 2    |        | sum_i_154   | fadd | fulldsp | 4       |
|    next_mul218_fu_17157_p2             | -    |        | next_mul218 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U821  | 3    |        | mul13_154   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U311 | 2    |        | sum_r_155   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U822  | 3    |        | mul18_154   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U312 | 2    |        | sum_i_155   | fadd | fulldsp | 4       |
|    next_mul220_fu_17177_p2             | -    |        | next_mul220 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U823  | 3    |        | mul13_155   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U313 | 2    |        | sum_r_156   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U824  | 3    |        | mul18_155   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U314 | 2    |        | sum_i_156   | fadd | fulldsp | 4       |
|    next_mul222_fu_17197_p2             | -    |        | next_mul222 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U825  | 3    |        | mul13_156   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U315 | 2    |        | sum_r_157   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U826  | 3    |        | mul18_156   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U316 | 2    |        | sum_i_157   | fadd | fulldsp | 4       |
|    next_mul224_fu_17217_p2             | -    |        | next_mul224 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U827  | 3    |        | mul13_157   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U317 | 2    |        | sum_r_158   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U828  | 3    |        | mul18_157   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U318 | 2    |        | sum_i_158   | fadd | fulldsp | 4       |
|    next_mul226_fu_17237_p2             | -    |        | next_mul226 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U829  | 3    |        | mul13_158   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U319 | 2    |        | sum_r_159   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U830  | 3    |        | mul18_158   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U320 | 2    |        | sum_i_159   | fadd | fulldsp | 4       |
|    add_ln31_18_fu_16787_p2             | -    |        | add_ln31_18 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U831  | 3    |        | mul13_159   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U321 | 2    |        | sum_r_160   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U832  | 3    |        | mul18_159   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U322 | 2    |        | sum_i_160   | fadd | fulldsp | 4       |
|    next_mul228_fu_17270_p2             | -    |        | next_mul228 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U833  | 3    |        | mul13_160   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U323 | 2    |        | sum_r_161   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U834  | 3    |        | mul18_160   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U324 | 2    |        | sum_i_161   | fadd | fulldsp | 4       |
|    next_mul230_fu_17290_p2             | -    |        | next_mul230 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U835  | 3    |        | mul13_161   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U325 | 2    |        | sum_r_162   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U836  | 3    |        | mul18_161   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U326 | 2    |        | sum_i_162   | fadd | fulldsp | 4       |
|    next_mul232_fu_17310_p2             | -    |        | next_mul232 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U837  | 3    |        | mul13_162   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U327 | 2    |        | sum_r_163   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U838  | 3    |        | mul18_162   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U328 | 2    |        | sum_i_163   | fadd | fulldsp | 4       |
|    next_mul234_fu_17330_p2             | -    |        | next_mul234 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U839  | 3    |        | mul13_163   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U329 | 2    |        | sum_r_164   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U840  | 3    |        | mul18_163   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U330 | 2    |        | sum_i_164   | fadd | fulldsp | 4       |
|    next_mul236_fu_17350_p2             | -    |        | next_mul236 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U841  | 3    |        | mul13_164   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U331 | 2    |        | sum_r_165   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U842  | 3    |        | mul18_164   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U332 | 2    |        | sum_i_165   | fadd | fulldsp | 4       |
|    next_mul238_fu_17370_p2             | -    |        | next_mul238 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U843  | 3    |        | mul13_165   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U333 | 2    |        | sum_r_166   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U844  | 3    |        | mul18_165   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U334 | 2    |        | sum_i_166   | fadd | fulldsp | 4       |
|    next_mul240_fu_17390_p2             | -    |        | next_mul240 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U845  | 3    |        | mul13_166   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U335 | 2    |        | sum_r_167   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U846  | 3    |        | mul18_166   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U336 | 2    |        | sum_i_167   | fadd | fulldsp | 4       |
|    next_mul242_fu_17410_p2             | -    |        | next_mul242 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U847  | 3    |        | mul13_167   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U337 | 2    |        | sum_r_168   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U848  | 3    |        | mul18_167   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U338 | 2    |        | sum_i_168   | fadd | fulldsp | 4       |
|    next_mul244_fu_17430_p2             | -    |        | next_mul244 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U849  | 3    |        | mul13_168   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U339 | 2    |        | sum_r_169   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U850  | 3    |        | mul18_168   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U340 | 2    |        | sum_i_169   | fadd | fulldsp | 4       |
|    next_mul246_fu_17450_p2             | -    |        | next_mul246 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U851  | 3    |        | mul13_169   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U341 | 2    |        | sum_r_170   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U852  | 3    |        | mul18_169   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U342 | 2    |        | sum_i_170   | fadd | fulldsp | 4       |
|    next_mul248_fu_17470_p2             | -    |        | next_mul248 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U853  | 3    |        | mul13_170   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U343 | 2    |        | sum_r_171   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U854  | 3    |        | mul18_170   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U344 | 2    |        | sum_i_171   | fadd | fulldsp | 4       |
|    next_mul250_fu_17490_p2             | -    |        | next_mul250 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U855  | 3    |        | mul13_171   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U345 | 2    |        | sum_r_172   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U856  | 3    |        | mul18_171   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U346 | 2    |        | sum_i_172   | fadd | fulldsp | 4       |
|    next_mul252_fu_17510_p2             | -    |        | next_mul252 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U857  | 3    |        | mul13_172   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U347 | 2    |        | sum_r_173   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U858  | 3    |        | mul18_172   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U348 | 2    |        | sum_i_173   | fadd | fulldsp | 4       |
|    next_mul254_fu_17530_p2             | -    |        | next_mul254 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U859  | 3    |        | mul13_173   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U349 | 2    |        | sum_r_174   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U860  | 3    |        | mul18_173   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U350 | 2    |        | sum_i_174   | fadd | fulldsp | 4       |
|    next_mul256_fu_17550_p2             | -    |        | next_mul256 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U861  | 3    |        | mul13_174   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U351 | 2    |        | sum_r_175   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U862  | 3    |        | mul18_174   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U352 | 2    |        | sum_i_175   | fadd | fulldsp | 4       |
|    index_191_fu_17567_p2               | -    |        | index_191   | sub  | fabric  | 0       |
|    index_175_fu_17572_p2               | -    |        | index_175   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U863  | 3    |        | mul13_175   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U353 | 2    |        | sum_r_176   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U864  | 3    |        | mul18_175   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U354 | 2    |        | sum_i_176   | fadd | fulldsp | 4       |
|    next_mul258_fu_17586_p2             | -    |        | next_mul258 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U865  | 3    |        | mul13_176   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U355 | 2    |        | sum_r_177   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U866  | 3    |        | mul18_176   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U356 | 2    |        | sum_i_177   | fadd | fulldsp | 4       |
|    next_mul260_fu_17606_p2             | -    |        | next_mul260 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U867  | 3    |        | mul13_177   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U357 | 2    |        | sum_r_178   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U868  | 3    |        | mul18_177   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U358 | 2    |        | sum_i_178   | fadd | fulldsp | 4       |
|    next_mul262_fu_17626_p2             | -    |        | next_mul262 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U869  | 3    |        | mul13_178   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U359 | 2    |        | sum_r_179   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U870  | 3    |        | mul18_178   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U360 | 2    |        | sum_i_179   | fadd | fulldsp | 4       |
|    next_mul264_fu_17646_p2             | -    |        | next_mul264 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U871  | 3    |        | mul13_179   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U361 | 2    |        | sum_r_180   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U872  | 3    |        | mul18_179   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U362 | 2    |        | sum_i_180   | fadd | fulldsp | 4       |
|    next_mul266_fu_17666_p2             | -    |        | next_mul266 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U873  | 3    |        | mul13_180   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U363 | 2    |        | sum_r_181   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U874  | 3    |        | mul18_180   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U364 | 2    |        | sum_i_181   | fadd | fulldsp | 4       |
|    next_mul268_fu_17686_p2             | -    |        | next_mul268 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U875  | 3    |        | mul13_181   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U365 | 2    |        | sum_r_182   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U876  | 3    |        | mul18_181   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U366 | 2    |        | sum_i_182   | fadd | fulldsp | 4       |
|    next_mul270_fu_17706_p2             | -    |        | next_mul270 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U877  | 3    |        | mul13_182   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U367 | 2    |        | sum_r_183   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U878  | 3    |        | mul18_182   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U368 | 2    |        | sum_i_183   | fadd | fulldsp | 4       |
|    index_183_fu_17723_p2               | -    |        | index_183   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U879  | 3    |        | mul13_183   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U369 | 2    |        | sum_r_184   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U880  | 3    |        | mul18_183   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U370 | 2    |        | sum_i_184   | fadd | fulldsp | 4       |
|    next_mul272_fu_17736_p2             | -    |        | next_mul272 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U881  | 3    |        | mul13_184   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U371 | 2    |        | sum_r_185   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U882  | 3    |        | mul18_184   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U372 | 2    |        | sum_i_185   | fadd | fulldsp | 4       |
|    next_mul274_fu_17756_p2             | -    |        | next_mul274 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U883  | 3    |        | mul13_185   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U373 | 2    |        | sum_r_186   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U884  | 3    |        | mul18_185   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U374 | 2    |        | sum_i_186   | fadd | fulldsp | 4       |
|    next_mul276_fu_17776_p2             | -    |        | next_mul276 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U885  | 3    |        | mul13_186   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U375 | 2    |        | sum_r_187   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U886  | 3    |        | mul18_186   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U376 | 2    |        | sum_i_187   | fadd | fulldsp | 4       |
|    index_187_fu_17793_p2               | -    |        | index_187   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U887  | 3    |        | mul13_187   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U377 | 2    |        | sum_r_188   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U888  | 3    |        | mul18_187   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U378 | 2    |        | sum_i_188   | fadd | fulldsp | 4       |
|    next_mul278_fu_17806_p2             | -    |        | next_mul278 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U889  | 3    |        | mul13_188   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U379 | 2    |        | sum_r_189   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U890  | 3    |        | mul18_188   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U380 | 2    |        | sum_i_189   | fadd | fulldsp | 4       |
|    index_189_fu_17823_p2               | -    |        | index_189   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U891  | 3    |        | mul13_189   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U381 | 2    |        | sum_r_190   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U892  | 3    |        | mul18_189   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U382 | 2    |        | sum_i_190   | fadd | fulldsp | 4       |
|    index_190_fu_17833_p2               | -    |        | index_190   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U893  | 3    |        | mul13_190   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U383 | 2    |        | sum_r_191   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U894  | 3    |        | mul18_190   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U384 | 2    |        | sum_i_191   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U895  | 3    |        | mul13_191   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U385 | 2    |        | sum_r_192   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U896  | 3    |        | mul18_191   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U386 | 2    |        | sum_i_192   | fadd | fulldsp | 4       |
|    index_192_fu_17848_p2               | -    |        | index_192   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U897  | 3    |        | mul13_192   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U387 | 2    |        | sum_r_193   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U898  | 3    |        | mul18_192   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U388 | 2    |        | sum_i_193   | fadd | fulldsp | 4       |
|    index_193_fu_17858_p2               | -    |        | index_193   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U899  | 3    |        | mul13_193   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U389 | 2    |        | sum_r_194   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U900  | 3    |        | mul18_193   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U390 | 2    |        | sum_i_194   | fadd | fulldsp | 4       |
|    next_mul280_fu_17871_p2             | -    |        | next_mul280 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U901  | 3    |        | mul13_194   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U391 | 2    |        | sum_r_195   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U902  | 3    |        | mul18_194   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U392 | 2    |        | sum_i_195   | fadd | fulldsp | 4       |
|    index_195_fu_17888_p2               | -    |        | index_195   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U903  | 3    |        | mul13_195   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U393 | 2    |        | sum_r_196   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U904  | 3    |        | mul18_195   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U394 | 2    |        | sum_i_196   | fadd | fulldsp | 4       |
|    next_mul282_fu_17901_p2             | -    |        | next_mul282 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U905  | 3    |        | mul13_196   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U395 | 2    |        | sum_r_197   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U906  | 3    |        | mul18_196   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U396 | 2    |        | sum_i_197   | fadd | fulldsp | 4       |
|    next_mul284_fu_17921_p2             | -    |        | next_mul284 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U907  | 3    |        | mul13_197   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U397 | 2    |        | sum_r_198   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U908  | 3    |        | mul18_197   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U398 | 2    |        | sum_i_198   | fadd | fulldsp | 4       |
|    next_mul286_fu_17941_p2             | -    |        | next_mul286 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U909  | 3    |        | mul13_198   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U399 | 2    |        | sum_r_199   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U910  | 3    |        | mul18_198   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U400 | 2    |        | sum_i_199   | fadd | fulldsp | 4       |
|    index_199_fu_17958_p2               | -    |        | index_199   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U911  | 3    |        | mul13_199   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U401 | 2    |        | sum_r_200   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U912  | 3    |        | mul18_199   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U402 | 2    |        | sum_i_200   | fadd | fulldsp | 4       |
|    next_mul288_fu_17971_p2             | -    |        | next_mul288 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U913  | 3    |        | mul13_200   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U403 | 2    |        | sum_r_201   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U914  | 3    |        | mul18_200   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U404 | 2    |        | sum_i_201   | fadd | fulldsp | 4       |
|    next_mul290_fu_17991_p2             | -    |        | next_mul290 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U915  | 3    |        | mul13_201   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U405 | 2    |        | sum_r_202   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U916  | 3    |        | mul18_201   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U406 | 2    |        | sum_i_202   | fadd | fulldsp | 4       |
|    next_mul292_fu_18011_p2             | -    |        | next_mul292 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U917  | 3    |        | mul13_202   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U407 | 2    |        | sum_r_203   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U918  | 3    |        | mul18_202   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U408 | 2    |        | sum_i_203   | fadd | fulldsp | 4       |
|    next_mul294_fu_18031_p2             | -    |        | next_mul294 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U919  | 3    |        | mul13_203   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U409 | 2    |        | sum_r_204   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U920  | 3    |        | mul18_203   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U410 | 2    |        | sum_i_204   | fadd | fulldsp | 4       |
|    next_mul296_fu_18051_p2             | -    |        | next_mul296 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U921  | 3    |        | mul13_204   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U411 | 2    |        | sum_r_205   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U922  | 3    |        | mul18_204   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U412 | 2    |        | sum_i_205   | fadd | fulldsp | 4       |
|    next_mul298_fu_18071_p2             | -    |        | next_mul298 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U923  | 3    |        | mul13_205   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U413 | 2    |        | sum_r_206   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U924  | 3    |        | mul18_205   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U414 | 2    |        | sum_i_206   | fadd | fulldsp | 4       |
|    next_mul300_fu_18091_p2             | -    |        | next_mul300 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U925  | 3    |        | mul13_206   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U415 | 2    |        | sum_r_207   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U926  | 3    |        | mul18_206   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U416 | 2    |        | sum_i_207   | fadd | fulldsp | 4       |
|    index_207_fu_18108_p2               | -    |        | index_207   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U927  | 3    |        | mul13_207   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U417 | 2    |        | sum_r_208   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U928  | 3    |        | mul18_207   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U418 | 2    |        | sum_i_208   | fadd | fulldsp | 4       |
|    next_mul302_fu_18121_p2             | -    |        | next_mul302 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U929  | 3    |        | mul13_208   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U419 | 2    |        | sum_r_209   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U930  | 3    |        | mul18_208   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U420 | 2    |        | sum_i_209   | fadd | fulldsp | 4       |
|    next_mul304_fu_18141_p2             | -    |        | next_mul304 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U931  | 3    |        | mul13_209   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U421 | 2    |        | sum_r_210   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U932  | 3    |        | mul18_209   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U422 | 2    |        | sum_i_210   | fadd | fulldsp | 4       |
|    next_mul306_fu_18161_p2             | -    |        | next_mul306 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U933  | 3    |        | mul13_210   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U423 | 2    |        | sum_r_211   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U934  | 3    |        | mul18_210   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U424 | 2    |        | sum_i_211   | fadd | fulldsp | 4       |
|    next_mul308_fu_18181_p2             | -    |        | next_mul308 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U935  | 3    |        | mul13_211   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U425 | 2    |        | sum_r_212   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U936  | 3    |        | mul18_211   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U426 | 2    |        | sum_i_212   | fadd | fulldsp | 4       |
|    next_mul310_fu_18201_p2             | -    |        | next_mul310 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U937  | 3    |        | mul13_212   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U427 | 2    |        | sum_r_213   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U938  | 3    |        | mul18_212   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U428 | 2    |        | sum_i_213   | fadd | fulldsp | 4       |
|    next_mul312_fu_18221_p2             | -    |        | next_mul312 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U939  | 3    |        | mul13_213   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U429 | 2    |        | sum_r_214   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U940  | 3    |        | mul18_213   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U430 | 2    |        | sum_i_214   | fadd | fulldsp | 4       |
|    next_mul314_fu_18241_p2             | -    |        | next_mul314 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U941  | 3    |        | mul13_214   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U431 | 2    |        | sum_r_215   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U942  | 3    |        | mul18_214   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U432 | 2    |        | sum_i_215   | fadd | fulldsp | 4       |
|    index_223_fu_18258_p2               | -    |        | index_223   | sub  | fabric  | 0       |
|    index_215_fu_18263_p2               | -    |        | index_215   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U943  | 3    |        | mul13_215   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U433 | 2    |        | sum_r_216   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U944  | 3    |        | mul18_215   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U434 | 2    |        | sum_i_216   | fadd | fulldsp | 4       |
|    next_mul316_fu_18277_p2             | -    |        | next_mul316 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U945  | 3    |        | mul13_216   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U435 | 2    |        | sum_r_217   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U946  | 3    |        | mul18_216   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U436 | 2    |        | sum_i_217   | fadd | fulldsp | 4       |
|    next_mul318_fu_18297_p2             | -    |        | next_mul318 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U947  | 3    |        | mul13_217   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U437 | 2    |        | sum_r_218   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U948  | 3    |        | mul18_217   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U438 | 2    |        | sum_i_218   | fadd | fulldsp | 4       |
|    next_mul320_fu_18317_p2             | -    |        | next_mul320 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U949  | 3    |        | mul13_218   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U439 | 2    |        | sum_r_219   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U950  | 3    |        | mul18_218   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U440 | 2    |        | sum_i_219   | fadd | fulldsp | 4       |
|    index_219_fu_18334_p2               | -    |        | index_219   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U951  | 3    |        | mul13_219   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U441 | 2    |        | sum_r_220   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U952  | 3    |        | mul18_219   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U442 | 2    |        | sum_i_220   | fadd | fulldsp | 4       |
|    next_mul322_fu_18347_p2             | -    |        | next_mul322 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U953  | 3    |        | mul13_220   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U443 | 2    |        | sum_r_221   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U954  | 3    |        | mul18_220   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U444 | 2    |        | sum_i_221   | fadd | fulldsp | 4       |
|    index_221_fu_18364_p2               | -    |        | index_221   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U955  | 3    |        | mul13_221   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U445 | 2    |        | sum_r_222   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U956  | 3    |        | mul18_221   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U446 | 2    |        | sum_i_222   | fadd | fulldsp | 4       |
|    index_222_fu_18374_p2               | -    |        | index_222   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U957  | 3    |        | mul13_222   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U447 | 2    |        | sum_r_223   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U958  | 3    |        | mul18_222   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U448 | 2    |        | sum_i_223   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U959  | 3    |        | mul13_223   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U449 | 2    |        | sum_r_224   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U960  | 3    |        | mul18_223   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U450 | 2    |        | sum_i_224   | fadd | fulldsp | 4       |
|    index_224_fu_18389_p2               | -    |        | index_224   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U961  | 3    |        | mul13_224   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U451 | 2    |        | sum_r_225   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U962  | 3    |        | mul18_224   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U452 | 2    |        | sum_i_225   | fadd | fulldsp | 4       |
|    index_225_fu_18399_p2               | -    |        | index_225   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U963  | 3    |        | mul13_225   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U453 | 2    |        | sum_r_226   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U964  | 3    |        | mul18_225   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U454 | 2    |        | sum_i_226   | fadd | fulldsp | 4       |
|    next_mul324_fu_18412_p2             | -    |        | next_mul324 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U965  | 3    |        | mul13_226   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U455 | 2    |        | sum_r_227   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U966  | 3    |        | mul18_226   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U456 | 2    |        | sum_i_227   | fadd | fulldsp | 4       |
|    index_227_fu_18429_p2               | -    |        | index_227   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U967  | 3    |        | mul13_227   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U457 | 2    |        | sum_r_228   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U968  | 3    |        | mul18_227   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U458 | 2    |        | sum_i_228   | fadd | fulldsp | 4       |
|    next_mul326_fu_18442_p2             | -    |        | next_mul326 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U969  | 3    |        | mul13_228   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U459 | 2    |        | sum_r_229   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U970  | 3    |        | mul18_228   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U460 | 2    |        | sum_i_229   | fadd | fulldsp | 4       |
|    next_mul328_fu_18462_p2             | -    |        | next_mul328 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U971  | 3    |        | mul13_229   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U461 | 2    |        | sum_r_230   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U972  | 3    |        | mul18_229   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U462 | 2    |        | sum_i_230   | fadd | fulldsp | 4       |
|    next_mul330_fu_18482_p2             | -    |        | next_mul330 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U973  | 3    |        | mul13_230   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U463 | 2    |        | sum_r_231   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U974  | 3    |        | mul18_230   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U464 | 2    |        | sum_i_231   | fadd | fulldsp | 4       |
|    index_231_fu_18499_p2               | -    |        | index_231   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U975  | 3    |        | mul13_231   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U465 | 2    |        | sum_r_232   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U976  | 3    |        | mul18_231   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U466 | 2    |        | sum_i_232   | fadd | fulldsp | 4       |
|    next_mul332_fu_18512_p2             | -    |        | next_mul332 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U977  | 3    |        | mul13_232   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U467 | 2    |        | sum_r_233   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U978  | 3    |        | mul18_232   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U468 | 2    |        | sum_i_233   | fadd | fulldsp | 4       |
|    next_mul334_fu_18532_p2             | -    |        | next_mul334 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U979  | 3    |        | mul13_233   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U469 | 2    |        | sum_r_234   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U980  | 3    |        | mul18_233   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U470 | 2    |        | sum_i_234   | fadd | fulldsp | 4       |
|    next_mul336_fu_18552_p2             | -    |        | next_mul336 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U981  | 3    |        | mul13_234   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U471 | 2    |        | sum_r_235   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U982  | 3    |        | mul18_234   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U472 | 2    |        | sum_i_235   | fadd | fulldsp | 4       |
|    index_239_fu_18569_p2               | -    |        | index_239   | sub  | fabric  | 0       |
|    index_235_fu_18574_p2               | -    |        | index_235   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U983  | 3    |        | mul13_235   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U473 | 2    |        | sum_r_236   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U984  | 3    |        | mul18_235   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U474 | 2    |        | sum_i_236   | fadd | fulldsp | 4       |
|    next_mul338_fu_18588_p2             | -    |        | next_mul338 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U985  | 3    |        | mul13_236   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U475 | 2    |        | sum_r_237   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U986  | 3    |        | mul18_236   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U476 | 2    |        | sum_i_237   | fadd | fulldsp | 4       |
|    index_237_fu_18605_p2               | -    |        | index_237   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U987  | 3    |        | mul13_237   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U477 | 2    |        | sum_r_238   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U988  | 3    |        | mul18_237   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U478 | 2    |        | sum_i_238   | fadd | fulldsp | 4       |
|    index_238_fu_18615_p2               | -    |        | index_238   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U989  | 3    |        | mul13_238   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U479 | 2    |        | sum_r_239   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U990  | 3    |        | mul18_238   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U480 | 2    |        | sum_i_239   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U991  | 3    |        | mul13_239   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U481 | 2    |        | sum_r_240   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U992  | 3    |        | mul18_239   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U482 | 2    |        | sum_i_240   | fadd | fulldsp | 4       |
|    index_240_fu_18630_p2               | -    |        | index_240   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U993  | 3    |        | mul13_240   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U483 | 2    |        | sum_r_241   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U994  | 3    |        | mul18_240   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U484 | 2    |        | sum_i_241   | fadd | fulldsp | 4       |
|    index_241_fu_18640_p2               | -    |        | index_241   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U995  | 3    |        | mul13_241   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U485 | 2    |        | sum_r_242   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U996  | 3    |        | mul18_241   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U486 | 2    |        | sum_i_242   | fadd | fulldsp | 4       |
|    next_mul340_fu_18653_p2             | -    |        | next_mul340 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U997  | 3    |        | mul13_242   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U487 | 2    |        | sum_r_243   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U998  | 3    |        | mul18_242   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U488 | 2    |        | sum_i_243   | fadd | fulldsp | 4       |
|    index_243_fu_18670_p2               | -    |        | index_243   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U999  | 3    |        | mul13_243   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U489 | 2    |        | sum_r_244   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1000 | 3    |        | mul18_243   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U490 | 2    |        | sum_i_244   | fadd | fulldsp | 4       |
|    next_mul342_fu_18683_p2             | -    |        | next_mul342 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1001 | 3    |        | mul13_244   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U491 | 2    |        | sum_r_245   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1002 | 3    |        | mul18_244   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U492 | 2    |        | sum_i_245   | fadd | fulldsp | 4       |
|    index_247_fu_18700_p2               | -    |        | index_247   | sub  | fabric  | 0       |
|    index_245_fu_18705_p2               | -    |        | index_245   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1003 | 3    |        | mul13_245   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U493 | 2    |        | sum_r_246   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1004 | 3    |        | mul18_245   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U494 | 2    |        | sum_i_246   | fadd | fulldsp | 4       |
|    index_246_fu_18716_p2               | -    |        | index_246   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1005 | 3    |        | mul13_246   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U495 | 2    |        | sum_r_247   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1006 | 3    |        | mul18_246   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U496 | 2    |        | sum_i_247   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1007 | 3    |        | mul13_247   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U497 | 2    |        | sum_r_248   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1008 | 3    |        | mul18_247   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U498 | 2    |        | sum_i_248   | fadd | fulldsp | 4       |
|    index_248_fu_18731_p2               | -    |        | index_248   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1009 | 3    |        | mul13_248   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U499 | 2    |        | sum_r_249   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1010 | 3    |        | mul18_248   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U500 | 2    |        | sum_i_249   | fadd | fulldsp | 4       |
|    index_249_fu_18741_p2               | -    |        | index_249   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1011 | 3    |        | mul13_249   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U501 | 2    |        | sum_r_250   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1012 | 3    |        | mul18_249   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U502 | 2    |        | sum_i_250   | fadd | fulldsp | 4       |
|    index_251_fu_18751_p2               | -    |        | index_251   | sub  | fabric  | 0       |
|    index_250_fu_18756_p2               | -    |        | index_250   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1013 | 3    |        | mul13_250   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U503 | 2    |        | sum_r_251   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1014 | 3    |        | mul18_250   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U504 | 2    |        | sum_i_251   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1015 | 3    |        | mul13_251   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U505 | 2    |        | sum_r_252   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1016 | 3    |        | mul18_251   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U506 | 2    |        | sum_i_252   | fadd | fulldsp | 4       |
|    index_252_fu_18772_p2               | -    |        | index_252   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1017 | 3    |        | mul13_252   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U507 | 2    |        | sum_r_253   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1018 | 3    |        | mul18_252   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U508 | 2    |        | sum_i_253   | fadd | fulldsp | 4       |
|    index_301_fu_18782_p2               | -    |        | index_301   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1019 | 3    |        | mul13_253   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U509 | 2    |        | sum_r_254   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1020 | 3    |        | mul18_253   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U510 | 2    |        | sum_i_254   | fadd | fulldsp | 4       |
|    index_302_fu_18793_p2               | -    |        | index_302   | sub  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1021 | 3    |        | mul13_254   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U511 | 2    |        | sum_r_255   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1022 | 3    |        | mul18_254   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U512 | 2    |        | sum_i_255   | fadd | fulldsp | 4       |
+----------------------------------------+------+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                            | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+---------------------------------+------+------+--------+------------------------+---------+------+---------+
| + dft                           | 1018 | 0    |        |                        |         |      |         |
|   temp_U                        | 2    | -    |        | temp                   | ram_s2p | auto | 1       |
|  + dft_Pipeline_VITIS_LOOP_23_2 | 1016 | 0    |        |                        |         |      |         |
|    cos_coefficients_table_U     | 508  | -    |        | cos_coefficients_table | rom_np  | auto | 1       |
|    sin_coefficients_table_U     | 508  | -    |        | sin_coefficients_table | rom_np  | auto | 1       |
+---------------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+---------+------------------------------+
| Type   | Options | Location                     |
+--------+---------+------------------------------+
| unroll |         | dft_256_v2/dft.cpp:29 in dft |
+--------+---------+------------------------------+


