<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.10.16.14:20:11"
 outputDirectory="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGIB027R31B1E2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IN_ST_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IN_ST_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IN_ST_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_OUT_ST_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_OUT_ST_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_OUT_ST_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TS_RESP_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TS_RESP_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TS_RESP_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CSR_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CSR_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CSR_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="in_st_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="in_st_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="in_st_rst" kind="reset" start="0">
   <property name="associatedClock" value="in_st_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="in_st_rst" direction="input" role="reset" width="1" />
  </interface>
  <interface name="out_st_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="out_st_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="out_st_rst" kind="reset" start="0">
   <property name="associatedClock" value="in_st_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="out_st_rst" direction="input" role="reset" width="1" />
  </interface>
  <interface name="ts_resp_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ts_resp_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="ts_resp_rst" kind="reset" start="0">
   <property name="associatedClock" value="in_st_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="ts_resp_rst" direction="input" role="reset" width="1" />
  </interface>
  <interface name="csr_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="csr_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="csr_rst" kind="reset" start="0">
   <property name="associatedClock" value="in_st_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="csr_rst" direction="input" role="reset" width="1" />
  </interface>
  <interface name="in_st" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="in_st_clk" />
   <property name="associatedReset" value="in_st_rst" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="in_st_ready" direction="output" role="ready" width="1" />
   <port name="in_st_sop" direction="input" role="startofpacket" width="1" />
   <port name="in_st_valid" direction="input" role="valid" width="1" />
   <port name="in_st_eop" direction="input" role="endofpacket" width="1" />
   <port name="in_st_data" direction="input" role="data" width="64" />
   <port name="in_st_empty" direction="input" role="empty" width="3" />
   <port name="in_st_error" direction="input" role="error" width="1" />
  </interface>
  <interface name="out_st" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="out_st_clk" />
   <property name="associatedReset" value="out_st_rst" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="out_st_ready" direction="input" role="ready" width="1" />
   <port name="out_st_sop" direction="output" role="startofpacket" width="1" />
   <port name="out_st_valid" direction="output" role="valid" width="1" />
   <port name="out_st_eop" direction="output" role="endofpacket" width="1" />
   <port name="out_st_data" direction="output" role="data" width="64" />
   <port name="out_st_empty" direction="output" role="empty" width="3" />
   <port name="out_st_error" direction="output" role="error" width="1" />
  </interface>
  <interface name="in_ts_resp" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="in_st_clk" />
   <property name="associatedReset" value="in_st_rst" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="256" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="in_ts_resp_ready" direction="output" role="ready" width="1" />
   <port name="in_ts_resp_valid" direction="input" role="valid" width="1" />
   <port name="in_ts_resp_data" direction="input" role="data" width="256" />
  </interface>
  <interface name="out_ts_resp" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="in_st_clk" />
   <property name="associatedReset" value="in_st_rst" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="256" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="out_ts_resp_ready" direction="input" role="ready" width="1" />
   <port name="out_ts_resp_valid" direction="output" role="valid" width="1" />
   <port name="out_ts_resp_data" direction="output" role="data" width="256" />
  </interface>
  <interface name="out_ts_req" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="out_ts_req_valid" direction="output" role="valid" width="1" />
   <port
       name="out_ts_req_fingerprint"
       direction="output"
       role="fingerprint"
       width="32" />
  </interface>
  <interface name="in_ts" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="in_ts_valid" direction="input" role="valid" width="1" />
   <port name="in_ts_fp" direction="input" role="fingerprint" width="32" />
   <port name="in_ts_data" direction="input" role="data" width="96" />
  </interface>
 </perimeter>
 <entity kind="tx_dma_fifo_0" version="1.0" name="tx_dma_fifo_0">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_IN_ST_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_OUT_ST_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_DEVICE" value="AGFB027R24C2E2VR2" />
  <parameter name="AUTO_TS_RESP_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_TS_RESP_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TS_RESP_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CSR_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_IN_ST_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_OUT_ST_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CSR_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_IN_ST_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_OUT_ST_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CSR_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/synth/tx_dma_fifo_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/synth/tx_dma_fifo_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/components_8chs/tx_dma_fifo_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="tx_dma_fifo_0">"Generating: tx_dma_fifo_0"</message>
   <message level="Info" culprit="tx_dma_fifo_0">"Generating: tx_dma_fifo"</message>
  </messages>
 </entity>
 <entity kind="tx_dma_fifo" version="1.0" name="tx_dma_fifo">
  <generatedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/tx_dma_fifo.sv"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/components_pkg.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/cdc_packet_fifo.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/dc_fifo_param.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/cdc_avmm_sync_v2.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/cdc_synchronizer.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/s10_memory.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/cdc_toggle_synchronizer.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/period_bus_sync.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/dc_fifo_param.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/tx_dma_fifo.sv"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/components_pkg.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/cdc_packet_fifo.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/dc_fifo_param.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/cdc_avmm_sync_v2.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/cdc_synchronizer.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/s10_memory.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/cdc_toggle_synchronizer.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/period_bus_sync.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0/tx_dma_fifo_10/synth/dc_fifo_param.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/components_8chs/tx_dma_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="tx_dma_fifo_0" as="tx_dma_fifo_0" />
  <messages>
   <message level="Info" culprit="tx_dma_fifo_0">"Generating: tx_dma_fifo"</message>
  </messages>
 </entity>
</deploy>
