# Verilog
Verilog is a hardware description language used to model electronic systems. This repository contains projects completed in a Digital systems Design module (3C7) in TCD.
