
Pathfinder_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010730  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000778  080108c0  080108c0  000118c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011038  08011038  000131e0  2**0
                  CONTENTS
  4 .ARM          00000008  08011038  08011038  00012038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011040  08011040  000131e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011040  08011040  00012040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011044  08011044  00012044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08011048  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000051c  200001e0  08011228  000131e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006fc  08011228  000136fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000131e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b55f  00000000  00000000  00013210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033b4  00000000  00000000  0002e76f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b18  00000000  00000000  00031b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000159b  00000000  00000000  00033640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b4f1  00000000  00000000  00034bdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ead2  00000000  00000000  000600cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112b2b  00000000  00000000  0007eb9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001916c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008fac  00000000  00000000  0019170c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  0019a6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080108a8 	.word	0x080108a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	080108a8 	.word	0x080108a8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a0 	b.w	8001000 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	460c      	mov	r4, r1
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d14e      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d50:	4694      	mov	ip, r2
 8000d52:	458c      	cmp	ip, r1
 8000d54:	4686      	mov	lr, r0
 8000d56:	fab2 f282 	clz	r2, r2
 8000d5a:	d962      	bls.n	8000e22 <__udivmoddi4+0xde>
 8000d5c:	b14a      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d5e:	f1c2 0320 	rsb	r3, r2, #32
 8000d62:	4091      	lsls	r1, r2
 8000d64:	fa20 f303 	lsr.w	r3, r0, r3
 8000d68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6c:	4319      	orrs	r1, r3
 8000d6e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f f68c 	uxth.w	r6, ip
 8000d7a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb07 1114 	mls	r1, r7, r4, r1
 8000d86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d8a:	fb04 f106 	mul.w	r1, r4, r6
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d9a:	f080 8112 	bcs.w	8000fc2 <__udivmoddi4+0x27e>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 810f 	bls.w	8000fc2 <__udivmoddi4+0x27e>
 8000da4:	3c02      	subs	r4, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a59      	subs	r1, r3, r1
 8000daa:	fa1f f38e 	uxth.w	r3, lr
 8000dae:	fbb1 f0f7 	udiv	r0, r1, r7
 8000db2:	fb07 1110 	mls	r1, r7, r0, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb00 f606 	mul.w	r6, r0, r6
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x94>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dca:	f080 80fc 	bcs.w	8000fc6 <__udivmoddi4+0x282>
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	f240 80f9 	bls.w	8000fc6 <__udivmoddi4+0x282>
 8000dd4:	4463      	add	r3, ip
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	1b9b      	subs	r3, r3, r6
 8000dda:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dde:	2100      	movs	r1, #0
 8000de0:	b11d      	cbz	r5, 8000dea <__udivmoddi4+0xa6>
 8000de2:	40d3      	lsrs	r3, r2
 8000de4:	2200      	movs	r2, #0
 8000de6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d905      	bls.n	8000dfe <__udivmoddi4+0xba>
 8000df2:	b10d      	cbz	r5, 8000df8 <__udivmoddi4+0xb4>
 8000df4:	e9c5 0100 	strd	r0, r1, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e7f5      	b.n	8000dea <__udivmoddi4+0xa6>
 8000dfe:	fab3 f183 	clz	r1, r3
 8000e02:	2900      	cmp	r1, #0
 8000e04:	d146      	bne.n	8000e94 <__udivmoddi4+0x150>
 8000e06:	42a3      	cmp	r3, r4
 8000e08:	d302      	bcc.n	8000e10 <__udivmoddi4+0xcc>
 8000e0a:	4290      	cmp	r0, r2
 8000e0c:	f0c0 80f0 	bcc.w	8000ff0 <__udivmoddi4+0x2ac>
 8000e10:	1a86      	subs	r6, r0, r2
 8000e12:	eb64 0303 	sbc.w	r3, r4, r3
 8000e16:	2001      	movs	r0, #1
 8000e18:	2d00      	cmp	r5, #0
 8000e1a:	d0e6      	beq.n	8000dea <__udivmoddi4+0xa6>
 8000e1c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e20:	e7e3      	b.n	8000dea <__udivmoddi4+0xa6>
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	f040 8090 	bne.w	8000f48 <__udivmoddi4+0x204>
 8000e28:	eba1 040c 	sub.w	r4, r1, ip
 8000e2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e30:	fa1f f78c 	uxth.w	r7, ip
 8000e34:	2101      	movs	r1, #1
 8000e36:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e3a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e3e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e46:	fb07 f006 	mul.w	r0, r7, r6
 8000e4a:	4298      	cmp	r0, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x11c>
 8000e4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e52:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x11a>
 8000e58:	4298      	cmp	r0, r3
 8000e5a:	f200 80cd 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e5e:	4626      	mov	r6, r4
 8000e60:	1a1c      	subs	r4, r3, r0
 8000e62:	fa1f f38e 	uxth.w	r3, lr
 8000e66:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e6a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e6e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e72:	fb00 f707 	mul.w	r7, r0, r7
 8000e76:	429f      	cmp	r7, r3
 8000e78:	d908      	bls.n	8000e8c <__udivmoddi4+0x148>
 8000e7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e82:	d202      	bcs.n	8000e8a <__udivmoddi4+0x146>
 8000e84:	429f      	cmp	r7, r3
 8000e86:	f200 80b0 	bhi.w	8000fea <__udivmoddi4+0x2a6>
 8000e8a:	4620      	mov	r0, r4
 8000e8c:	1bdb      	subs	r3, r3, r7
 8000e8e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e92:	e7a5      	b.n	8000de0 <__udivmoddi4+0x9c>
 8000e94:	f1c1 0620 	rsb	r6, r1, #32
 8000e98:	408b      	lsls	r3, r1
 8000e9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9e:	431f      	orrs	r7, r3
 8000ea0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ea4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ea8:	ea43 030c 	orr.w	r3, r3, ip
 8000eac:	40f4      	lsrs	r4, r6
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	0c38      	lsrs	r0, r7, #16
 8000eb4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000eb8:	fbb4 fef0 	udiv	lr, r4, r0
 8000ebc:	fa1f fc87 	uxth.w	ip, r7
 8000ec0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ec4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ec8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ecc:	45a1      	cmp	r9, r4
 8000ece:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed2:	d90a      	bls.n	8000eea <__udivmoddi4+0x1a6>
 8000ed4:	193c      	adds	r4, r7, r4
 8000ed6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eda:	f080 8084 	bcs.w	8000fe6 <__udivmoddi4+0x2a2>
 8000ede:	45a1      	cmp	r9, r4
 8000ee0:	f240 8081 	bls.w	8000fe6 <__udivmoddi4+0x2a2>
 8000ee4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ee8:	443c      	add	r4, r7
 8000eea:	eba4 0409 	sub.w	r4, r4, r9
 8000eee:	fa1f f983 	uxth.w	r9, r3
 8000ef2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ef6:	fb00 4413 	mls	r4, r0, r3, r4
 8000efa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000efe:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f02:	45a4      	cmp	ip, r4
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x1d2>
 8000f06:	193c      	adds	r4, r7, r4
 8000f08:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f0c:	d267      	bcs.n	8000fde <__udivmoddi4+0x29a>
 8000f0e:	45a4      	cmp	ip, r4
 8000f10:	d965      	bls.n	8000fde <__udivmoddi4+0x29a>
 8000f12:	3b02      	subs	r3, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f1a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f1e:	eba4 040c 	sub.w	r4, r4, ip
 8000f22:	429c      	cmp	r4, r3
 8000f24:	46ce      	mov	lr, r9
 8000f26:	469c      	mov	ip, r3
 8000f28:	d351      	bcc.n	8000fce <__udivmoddi4+0x28a>
 8000f2a:	d04e      	beq.n	8000fca <__udivmoddi4+0x286>
 8000f2c:	b155      	cbz	r5, 8000f44 <__udivmoddi4+0x200>
 8000f2e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f32:	eb64 040c 	sbc.w	r4, r4, ip
 8000f36:	fa04 f606 	lsl.w	r6, r4, r6
 8000f3a:	40cb      	lsrs	r3, r1
 8000f3c:	431e      	orrs	r6, r3
 8000f3e:	40cc      	lsrs	r4, r1
 8000f40:	e9c5 6400 	strd	r6, r4, [r5]
 8000f44:	2100      	movs	r1, #0
 8000f46:	e750      	b.n	8000dea <__udivmoddi4+0xa6>
 8000f48:	f1c2 0320 	rsb	r3, r2, #32
 8000f4c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f54:	fa24 f303 	lsr.w	r3, r4, r3
 8000f58:	4094      	lsls	r4, r2
 8000f5a:	430c      	orrs	r4, r1
 8000f5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f60:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f64:	fa1f f78c 	uxth.w	r7, ip
 8000f68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f6c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f70:	0c23      	lsrs	r3, r4, #16
 8000f72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f76:	fb00 f107 	mul.w	r1, r0, r7
 8000f7a:	4299      	cmp	r1, r3
 8000f7c:	d908      	bls.n	8000f90 <__udivmoddi4+0x24c>
 8000f7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f82:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f86:	d22c      	bcs.n	8000fe2 <__udivmoddi4+0x29e>
 8000f88:	4299      	cmp	r1, r3
 8000f8a:	d92a      	bls.n	8000fe2 <__udivmoddi4+0x29e>
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	4463      	add	r3, ip
 8000f90:	1a5b      	subs	r3, r3, r1
 8000f92:	b2a4      	uxth	r4, r4
 8000f94:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f98:	fb08 3311 	mls	r3, r8, r1, r3
 8000f9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fa0:	fb01 f307 	mul.w	r3, r1, r7
 8000fa4:	42a3      	cmp	r3, r4
 8000fa6:	d908      	bls.n	8000fba <__udivmoddi4+0x276>
 8000fa8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fac:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fb0:	d213      	bcs.n	8000fda <__udivmoddi4+0x296>
 8000fb2:	42a3      	cmp	r3, r4
 8000fb4:	d911      	bls.n	8000fda <__udivmoddi4+0x296>
 8000fb6:	3902      	subs	r1, #2
 8000fb8:	4464      	add	r4, ip
 8000fba:	1ae4      	subs	r4, r4, r3
 8000fbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fc0:	e739      	b.n	8000e36 <__udivmoddi4+0xf2>
 8000fc2:	4604      	mov	r4, r0
 8000fc4:	e6f0      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e706      	b.n	8000dd8 <__udivmoddi4+0x94>
 8000fca:	45c8      	cmp	r8, r9
 8000fcc:	d2ae      	bcs.n	8000f2c <__udivmoddi4+0x1e8>
 8000fce:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fd2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fd6:	3801      	subs	r0, #1
 8000fd8:	e7a8      	b.n	8000f2c <__udivmoddi4+0x1e8>
 8000fda:	4631      	mov	r1, r6
 8000fdc:	e7ed      	b.n	8000fba <__udivmoddi4+0x276>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	e799      	b.n	8000f16 <__udivmoddi4+0x1d2>
 8000fe2:	4630      	mov	r0, r6
 8000fe4:	e7d4      	b.n	8000f90 <__udivmoddi4+0x24c>
 8000fe6:	46d6      	mov	lr, sl
 8000fe8:	e77f      	b.n	8000eea <__udivmoddi4+0x1a6>
 8000fea:	4463      	add	r3, ip
 8000fec:	3802      	subs	r0, #2
 8000fee:	e74d      	b.n	8000e8c <__udivmoddi4+0x148>
 8000ff0:	4606      	mov	r6, r0
 8000ff2:	4623      	mov	r3, r4
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e70f      	b.n	8000e18 <__udivmoddi4+0xd4>
 8000ff8:	3e02      	subs	r6, #2
 8000ffa:	4463      	add	r3, ip
 8000ffc:	e730      	b.n	8000e60 <__udivmoddi4+0x11c>
 8000ffe:	bf00      	nop

08001000 <__aeabi_idiv0>:
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8001012:	2300      	movs	r3, #0
 8001014:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d101      	bne.n	8001020 <cJSON_strdup+0x1c>
    {
        return NULL;
 800101c:	2300      	movs	r3, #0
 800101e:	e015      	b.n	800104c <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f7ff f935 	bl	8000290 <strlen>
 8001026:	4603      	mov	r3, r0
 8001028:	3301      	adds	r3, #1
 800102a:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	68f8      	ldr	r0, [r7, #12]
 8001032:	4798      	blx	r3
 8001034:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 8001036:	68bb      	ldr	r3, [r7, #8]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d101      	bne.n	8001040 <cJSON_strdup+0x3c>
    {
        return NULL;
 800103c:	2300      	movs	r3, #0
 800103e:	e005      	b.n	800104c <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 8001040:	68fa      	ldr	r2, [r7, #12]
 8001042:	6879      	ldr	r1, [r7, #4]
 8001044:	68b8      	ldr	r0, [r7, #8]
 8001046:	f00b fbde 	bl	800c806 <memcpy>

    return copy;
 800104a:	68bb      	ldr	r3, [r7, #8]
}
 800104c:	4618      	mov	r0, r3
 800104e:	3710      	adds	r7, #16
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2028      	movs	r0, #40	@ 0x28
 8001062:	4798      	blx	r3
 8001064:	60f8      	str	r0, [r7, #12]
    if (node)
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d004      	beq.n	8001076 <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 800106c:	2228      	movs	r2, #40	@ 0x28
 800106e:	2100      	movs	r1, #0
 8001070:	68f8      	ldr	r0, [r7, #12]
 8001072:	f00b fb26 	bl	800c6c2 <memset>
    }

    return node;
 8001076:	68fb      	ldr	r3, [r7, #12]
}
 8001078:	4618      	mov	r0, r3
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}

08001080 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8001088:	2300      	movs	r3, #0
 800108a:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 800108c:	e03d      	b.n	800110a <cJSON_Delete+0x8a>
    {
        next = item->next;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800109c:	2b00      	cmp	r3, #0
 800109e:	d108      	bne.n	80010b2 <cJSON_Delete+0x32>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d004      	beq.n	80010b2 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ffe7 	bl	8001080 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	68db      	ldr	r3, [r3, #12]
 80010b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d10c      	bne.n	80010d8 <cJSON_Delete+0x58>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	691b      	ldr	r3, [r3, #16]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d008      	beq.n	80010d8 <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 80010c6:	4b15      	ldr	r3, [pc, #84]	@ (800111c <cJSON_Delete+0x9c>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	6912      	ldr	r2, [r2, #16]
 80010ce:	4610      	mov	r0, r2
 80010d0:	4798      	blx	r3
            item->valuestring = NULL;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2200      	movs	r2, #0
 80010d6:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d10c      	bne.n	80010fe <cJSON_Delete+0x7e>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6a1b      	ldr	r3, [r3, #32]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d008      	beq.n	80010fe <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 80010ec:	4b0b      	ldr	r3, [pc, #44]	@ (800111c <cJSON_Delete+0x9c>)
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	6a12      	ldr	r2, [r2, #32]
 80010f4:	4610      	mov	r0, r2
 80010f6:	4798      	blx	r3
            item->string = NULL;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2200      	movs	r2, #0
 80010fc:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 80010fe:	4b07      	ldr	r3, [pc, #28]	@ (800111c <cJSON_Delete+0x9c>)
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	4798      	blx	r3
        item = next;
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d1be      	bne.n	800108e <cJSON_Delete+0xe>
    }
}
 8001110:	bf00      	nop
 8001112:	bf00      	nop
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000000 	.word	0x20000000

08001120 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8001124:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 8001126:	4618      	mov	r0, r3
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 800113a:	2300      	movs	r3, #0
 800113c:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 800113e:	2300      	movs	r3, #0
 8001140:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d003      	beq.n	8001150 <ensure+0x20>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d101      	bne.n	8001154 <ensure+0x24>
    {
        return NULL;
 8001150:	2300      	movs	r3, #0
 8001152:	e083      	b.n	800125c <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d007      	beq.n	800116c <ensure+0x3c>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	689a      	ldr	r2, [r3, #8]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	429a      	cmp	r2, r3
 8001166:	d301      	bcc.n	800116c <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8001168:	2300      	movs	r3, #0
 800116a:	e077      	b.n	800125c <ensure+0x12c>
    }

    if (needed > INT_MAX)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	da01      	bge.n	8001176 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 8001172:	2300      	movs	r3, #0
 8001174:	e072      	b.n	800125c <ensure+0x12c>
    }

    needed += p->offset + 1;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	689a      	ldr	r2, [r3, #8]
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	4413      	add	r3, r2
 800117e:	3301      	adds	r3, #1
 8001180:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	683a      	ldr	r2, [r7, #0]
 8001188:	429a      	cmp	r2, r3
 800118a:	d805      	bhi.n	8001198 <ensure+0x68>
    {
        return p->buffer + p->offset;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	4413      	add	r3, r2
 8001196:	e061      	b.n	800125c <ensure+0x12c>
    }

    if (p->noalloc) {
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	691b      	ldr	r3, [r3, #16]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <ensure+0x74>
        return NULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	e05b      	b.n	800125c <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011aa:	d308      	bcc.n	80011be <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	db03      	blt.n	80011ba <ensure+0x8a>
        {
            newsize = INT_MAX;
 80011b2:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	e004      	b.n	80011c4 <ensure+0x94>
        }
        else
        {
            return NULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	e04e      	b.n	800125c <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a1b      	ldr	r3, [r3, #32]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d018      	beq.n	80011fe <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6a1b      	ldr	r3, [r3, #32]
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	6812      	ldr	r2, [r2, #0]
 80011d4:	68b9      	ldr	r1, [r7, #8]
 80011d6:	4610      	mov	r0, r2
 80011d8:	4798      	blx	r3
 80011da:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d132      	bne.n	8001248 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	687a      	ldr	r2, [r7, #4]
 80011e8:	6812      	ldr	r2, [r2, #0]
 80011ea:	4610      	mov	r0, r2
 80011ec:	4798      	blx	r3
            p->length = 0;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2200      	movs	r2, #0
 80011f2:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]

            return NULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	e02e      	b.n	800125c <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	699b      	ldr	r3, [r3, #24]
 8001202:	68b8      	ldr	r0, [r7, #8]
 8001204:	4798      	blx	r3
 8001206:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d10d      	bne.n	800122a <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	69db      	ldr	r3, [r3, #28]
 8001212:	687a      	ldr	r2, [r7, #4]
 8001214:	6812      	ldr	r2, [r2, #0]
 8001216:	4610      	mov	r0, r2
 8001218:	4798      	blx	r3
            p->length = 0;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2200      	movs	r2, #0
 800121e:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]

            return NULL;
 8001226:	2300      	movs	r3, #0
 8001228:	e018      	b.n	800125c <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6819      	ldr	r1, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	3301      	adds	r3, #1
 8001234:	461a      	mov	r2, r3
 8001236:	68f8      	ldr	r0, [r7, #12]
 8001238:	f00b fae5 	bl	800c806 <memcpy>
        p->hooks.deallocate(p->buffer);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	69db      	ldr	r3, [r3, #28]
 8001240:	687a      	ldr	r2, [r7, #4]
 8001242:	6812      	ldr	r2, [r2, #0]
 8001244:	4610      	mov	r0, r2
 8001246:	4798      	blx	r3
    }
    p->length = newsize;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	68ba      	ldr	r2, [r7, #8]
 800124c:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	68fa      	ldr	r2, [r7, #12]
 8001252:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	68fa      	ldr	r2, [r7, #12]
 800125a:	4413      	add	r3, r2
}
 800125c:	4618      	mov	r0, r3
 800125e:	3710      	adds	r7, #16
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}

08001264 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8001264:	b590      	push	{r4, r7, lr}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 800126c:	2300      	movs	r3, #0
 800126e:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d013      	beq.n	800129e <update_offset+0x3a>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d00f      	beq.n	800129e <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	4413      	add	r3, r2
 8001288:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	689c      	ldr	r4, [r3, #8]
 800128e:	68f8      	ldr	r0, [r7, #12]
 8001290:	f7fe fffe 	bl	8000290 <strlen>
 8001294:	4603      	mov	r3, r0
 8001296:	18e2      	adds	r2, r4, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	e000      	b.n	80012a0 <update_offset+0x3c>
        return;
 800129e:	bf00      	nop
}
 80012a0:	3714      	adds	r7, #20
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd90      	pop	{r4, r7, pc}
	...

080012a8 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 80012a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80012ac:	b087      	sub	sp, #28
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	ed87 0b02 	vstr	d0, [r7, #8]
 80012b4:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 80012b8:	68b8      	ldr	r0, [r7, #8]
 80012ba:	68fe      	ldr	r6, [r7, #12]
 80012bc:	f026 4100 	bic.w	r1, r6, #2147483648	@ 0x80000000
 80012c0:	683a      	ldr	r2, [r7, #0]
 80012c2:	687e      	ldr	r6, [r7, #4]
 80012c4:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80012c8:	f7ff fc36 	bl	8000b38 <__aeabi_dcmpgt>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d004      	beq.n	80012dc <compare_double+0x34>
 80012d2:	68bc      	ldr	r4, [r7, #8]
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 80012da:	e003      	b.n	80012e4 <compare_double+0x3c>
 80012dc:	683c      	ldr	r4, [r7, #0]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 80012e4:	e9c7 4504 	strd	r4, r5, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 80012e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80012ec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012f0:	f7fe ffda 	bl	80002a8 <__aeabi_dsub>
 80012f4:	4602      	mov	r2, r0
 80012f6:	460b      	mov	r3, r1
 80012f8:	4690      	mov	r8, r2
 80012fa:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 80012fe:	f04f 0200 	mov.w	r2, #0
 8001302:	4b0c      	ldr	r3, [pc, #48]	@ (8001334 <compare_double+0x8c>)
 8001304:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001308:	f7ff f986 	bl	8000618 <__aeabi_dmul>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	2101      	movs	r1, #1
 8001312:	460c      	mov	r4, r1
 8001314:	4640      	mov	r0, r8
 8001316:	4649      	mov	r1, r9
 8001318:	f7ff fbfa 	bl	8000b10 <__aeabi_dcmple>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d101      	bne.n	8001326 <compare_double+0x7e>
 8001322:	2300      	movs	r3, #0
 8001324:	461c      	mov	r4, r3
 8001326:	b2e3      	uxtb	r3, r4
}
 8001328:	4618      	mov	r0, r3
 800132a:	371c      	adds	r7, #28
 800132c:	46bd      	mov	sp, r7
 800132e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001332:	bf00      	nop
 8001334:	3cb00000 	.word	0x3cb00000

08001338 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 8001338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800133a:	b093      	sub	sp, #76	@ 0x4c
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001342:	2300      	movs	r3, #0
 8001344:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800134c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 8001350:	2300      	movs	r3, #0
 8001352:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 8001354:	2300      	movs	r3, #0
 8001356:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8001358:	2300      	movs	r3, #0
 800135a:	617b      	str	r3, [r7, #20]
 800135c:	f107 0318 	add.w	r3, r7, #24
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
 800136a:	611a      	str	r2, [r3, #16]
 800136c:	829a      	strh	r2, [r3, #20]
    unsigned char decimal_point = get_decimal_point();
 800136e:	f7ff fed7 	bl	8001120 <get_decimal_point>
 8001372:	4603      	mov	r3, r0
 8001374:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 8001378:	f04f 0200 	mov.w	r2, #0
 800137c:	f04f 0300 	mov.w	r3, #0
 8001380:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d101      	bne.n	800138e <print_number+0x56>
    {
        return false;
 800138a:	2300      	movs	r3, #0
 800138c:	e0b4      	b.n	80014f8 <print_number+0x1c0>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 800138e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001392:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001396:	f7ff fbd9 	bl	8000b4c <__aeabi_dcmpun>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d121      	bne.n	80013e4 <print_number+0xac>
 80013a0:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 80013a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013a4:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 80013a8:	2301      	movs	r3, #1
 80013aa:	461e      	mov	r6, r3
 80013ac:	f04f 32ff 	mov.w	r2, #4294967295
 80013b0:	4b53      	ldr	r3, [pc, #332]	@ (8001500 <print_number+0x1c8>)
 80013b2:	4620      	mov	r0, r4
 80013b4:	4629      	mov	r1, r5
 80013b6:	f7ff fbc9 	bl	8000b4c <__aeabi_dcmpun>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d10b      	bne.n	80013d8 <print_number+0xa0>
 80013c0:	f04f 32ff 	mov.w	r2, #4294967295
 80013c4:	4b4e      	ldr	r3, [pc, #312]	@ (8001500 <print_number+0x1c8>)
 80013c6:	4620      	mov	r0, r4
 80013c8:	4629      	mov	r1, r5
 80013ca:	f7ff fba1 	bl	8000b10 <__aeabi_dcmple>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d101      	bne.n	80013d8 <print_number+0xa0>
 80013d4:	2300      	movs	r3, #0
 80013d6:	461e      	mov	r6, r3
 80013d8:	b2f3      	uxtb	r3, r6
 80013da:	f083 0301 	eor.w	r3, r3, #1
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d007      	beq.n	80013f4 <print_number+0xbc>
    {
        length = sprintf((char*)number_buffer, "null");
 80013e4:	f107 0314 	add.w	r3, r7, #20
 80013e8:	4946      	ldr	r1, [pc, #280]	@ (8001504 <print_number+0x1cc>)
 80013ea:	4618      	mov	r0, r3
 80013ec:	f00b f8da 	bl	800c5a4 <siprintf>
 80013f0:	6478      	str	r0, [r7, #68]	@ 0x44
 80013f2:	e03f      	b.n	8001474 <print_number+0x13c>
    }
	else if(d == (double)item->valueint)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	695b      	ldr	r3, [r3, #20]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff f8a3 	bl	8000544 <__aeabi_i2d>
 80013fe:	4602      	mov	r2, r0
 8001400:	460b      	mov	r3, r1
 8001402:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001406:	f7ff fb6f 	bl	8000ae8 <__aeabi_dcmpeq>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d009      	beq.n	8001424 <print_number+0xec>
	{
		length = sprintf((char*)number_buffer, "%d", item->valueint);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	695a      	ldr	r2, [r3, #20]
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	493b      	ldr	r1, [pc, #236]	@ (8001508 <print_number+0x1d0>)
 800141a:	4618      	mov	r0, r3
 800141c:	f00b f8c2 	bl	800c5a4 <siprintf>
 8001420:	6478      	str	r0, [r7, #68]	@ 0x44
 8001422:	e027      	b.n	8001474 <print_number+0x13c>
	}
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 8001424:	f107 0014 	add.w	r0, r7, #20
 8001428:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800142c:	4937      	ldr	r1, [pc, #220]	@ (800150c <print_number+0x1d4>)
 800142e:	f00b f8b9 	bl	800c5a4 <siprintf>
 8001432:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 8001434:	f107 0208 	add.w	r2, r7, #8
 8001438:	f107 0314 	add.w	r3, r7, #20
 800143c:	4934      	ldr	r1, [pc, #208]	@ (8001510 <print_number+0x1d8>)
 800143e:	4618      	mov	r0, r3
 8001440:	f00b f8d0 	bl	800c5e4 <siscanf>
 8001444:	4603      	mov	r3, r0
 8001446:	2b01      	cmp	r3, #1
 8001448:	d10c      	bne.n	8001464 <print_number+0x12c>
 800144a:	ed97 7b02 	vldr	d7, [r7, #8]
 800144e:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8001452:	eeb0 0a47 	vmov.f32	s0, s14
 8001456:	eef0 0a67 	vmov.f32	s1, s15
 800145a:	f7ff ff25 	bl	80012a8 <compare_double>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d107      	bne.n	8001474 <print_number+0x13c>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 8001464:	f107 0014 	add.w	r0, r7, #20
 8001468:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800146c:	4929      	ldr	r1, [pc, #164]	@ (8001514 <print_number+0x1dc>)
 800146e:	f00b f899 	bl	800c5a4 <siprintf>
 8001472:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 8001474:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001476:	2b00      	cmp	r3, #0
 8001478:	db02      	blt.n	8001480 <print_number+0x148>
 800147a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800147c:	2b19      	cmp	r3, #25
 800147e:	dd01      	ble.n	8001484 <print_number+0x14c>
    {
        return false;
 8001480:	2300      	movs	r3, #0
 8001482:	e039      	b.n	80014f8 <print_number+0x1c0>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8001484:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001486:	3301      	adds	r3, #1
 8001488:	4619      	mov	r1, r3
 800148a:	6838      	ldr	r0, [r7, #0]
 800148c:	f7ff fe50 	bl	8001130 <ensure>
 8001490:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 8001492:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001494:	2b00      	cmp	r3, #0
 8001496:	d101      	bne.n	800149c <print_number+0x164>
    {
        return false;
 8001498:	2300      	movs	r3, #0
 800149a:	e02d      	b.n	80014f8 <print_number+0x1c0>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 800149c:	2300      	movs	r3, #0
 800149e:	643b      	str	r3, [r7, #64]	@ 0x40
 80014a0:	e01a      	b.n	80014d8 <print_number+0x1a0>
    {
        if (number_buffer[i] == decimal_point)
 80014a2:	f107 0214 	add.w	r2, r7, #20
 80014a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014a8:	4413      	add	r3, r2
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d105      	bne.n	80014c0 <print_number+0x188>
        {
            output_pointer[i] = '.';
 80014b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80014b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014b8:	4413      	add	r3, r2
 80014ba:	222e      	movs	r2, #46	@ 0x2e
 80014bc:	701a      	strb	r2, [r3, #0]
            continue;
 80014be:	e008      	b.n	80014d2 <print_number+0x19a>
        }

        output_pointer[i] = number_buffer[i];
 80014c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80014c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014c4:	4413      	add	r3, r2
 80014c6:	f107 0114 	add.w	r1, r7, #20
 80014ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80014cc:	440a      	add	r2, r1
 80014ce:	7812      	ldrb	r2, [r2, #0]
 80014d0:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 80014d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014d4:	3301      	adds	r3, #1
 80014d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80014d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80014dc:	429a      	cmp	r2, r3
 80014de:	d3e0      	bcc.n	80014a2 <print_number+0x16a>
    }
    output_pointer[i] = '\0';
 80014e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80014e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014e4:	4413      	add	r3, r2
 80014e6:	2200      	movs	r2, #0
 80014e8:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	689a      	ldr	r2, [r3, #8]
 80014ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014f0:	441a      	add	r2, r3
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	609a      	str	r2, [r3, #8]

    return true;
 80014f6:	2301      	movs	r3, #1
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	374c      	adds	r7, #76	@ 0x4c
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001500:	7fefffff 	.word	0x7fefffff
 8001504:	080108cc 	.word	0x080108cc
 8001508:	080108d4 	.word	0x080108d4
 800150c:	080108d8 	.word	0x080108d8
 8001510:	080108e0 	.word	0x080108e0
 8001514:	080108e4 	.word	0x080108e4

08001518 <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b088      	sub	sp, #32
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 8001522:	2300      	movs	r3, #0
 8001524:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 8001526:	2300      	movs	r3, #0
 8001528:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 800152a:	2300      	movs	r3, #0
 800152c:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 8001532:	2300      	movs	r3, #0
 8001534:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d101      	bne.n	8001540 <print_string_ptr+0x28>
    {
        return false;
 800153c:	2300      	movs	r3, #0
 800153e:	e110      	b.n	8001762 <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d111      	bne.n	800156a <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 8001546:	2103      	movs	r1, #3
 8001548:	6838      	ldr	r0, [r7, #0]
 800154a:	f7ff fdf1 	bl	8001130 <ensure>
 800154e:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d101      	bne.n	800155a <print_string_ptr+0x42>
        {
            return false;
 8001556:	2300      	movs	r3, #0
 8001558:	e103      	b.n	8001762 <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	4a83      	ldr	r2, [pc, #524]	@ (800176c <print_string_ptr+0x254>)
 800155e:	8811      	ldrh	r1, [r2, #0]
 8001560:	7892      	ldrb	r2, [r2, #2]
 8001562:	8019      	strh	r1, [r3, #0]
 8001564:	709a      	strb	r2, [r3, #2]

        return true;
 8001566:	2301      	movs	r3, #1
 8001568:	e0fb      	b.n	8001762 <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	61fb      	str	r3, [r7, #28]
 800156e:	e024      	b.n	80015ba <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b22      	cmp	r3, #34	@ 0x22
 8001576:	dc0f      	bgt.n	8001598 <print_string_ptr+0x80>
 8001578:	2b08      	cmp	r3, #8
 800157a:	db13      	blt.n	80015a4 <print_string_ptr+0x8c>
 800157c:	3b08      	subs	r3, #8
 800157e:	4a7c      	ldr	r2, [pc, #496]	@ (8001770 <print_string_ptr+0x258>)
 8001580:	fa22 f303 	lsr.w	r3, r2, r3
 8001584:	f003 0301 	and.w	r3, r3, #1
 8001588:	2b00      	cmp	r3, #0
 800158a:	bf14      	ite	ne
 800158c:	2301      	movne	r3, #1
 800158e:	2300      	moveq	r3, #0
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d102      	bne.n	800159c <print_string_ptr+0x84>
 8001596:	e005      	b.n	80015a4 <print_string_ptr+0x8c>
 8001598:	2b5c      	cmp	r3, #92	@ 0x5c
 800159a:	d103      	bne.n	80015a4 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	3301      	adds	r3, #1
 80015a0:	617b      	str	r3, [r7, #20]
                break;
 80015a2:	e007      	b.n	80015b4 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b1f      	cmp	r3, #31
 80015aa:	d802      	bhi.n	80015b2 <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	3305      	adds	r3, #5
 80015b0:	617b      	str	r3, [r7, #20]
                }
                break;
 80015b2:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	3301      	adds	r3, #1
 80015b8:	61fb      	str	r3, [r7, #28]
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d1d6      	bne.n	8001570 <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 80015c2:	69fa      	ldr	r2, [r7, #28]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	461a      	mov	r2, r3
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	4413      	add	r3, r2
 80015ce:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	3303      	adds	r3, #3
 80015d4:	4619      	mov	r1, r3
 80015d6:	6838      	ldr	r0, [r7, #0]
 80015d8:	f7ff fdaa 	bl	8001130 <ensure>
 80015dc:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d101      	bne.n	80015e8 <print_string_ptr+0xd0>
    {
        return false;
 80015e4:	2300      	movs	r3, #0
 80015e6:	e0bc      	b.n	8001762 <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d117      	bne.n	800161e <print_string_ptr+0x106>
    {
        output[0] = '\"';
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	2222      	movs	r2, #34	@ 0x22
 80015f2:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	3301      	adds	r3, #1
 80015f8:	68fa      	ldr	r2, [r7, #12]
 80015fa:	6879      	ldr	r1, [r7, #4]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f00b f902 	bl	800c806 <memcpy>
        output[output_length + 1] = '\"';
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	3301      	adds	r3, #1
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	4413      	add	r3, r2
 800160a:	2222      	movs	r2, #34	@ 0x22
 800160c:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	3302      	adds	r3, #2
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	4413      	add	r3, r2
 8001616:	2200      	movs	r2, #0
 8001618:	701a      	strb	r2, [r3, #0]

        return true;
 800161a:	2301      	movs	r3, #1
 800161c:	e0a1      	b.n	8001762 <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	2222      	movs	r2, #34	@ 0x22
 8001622:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	3301      	adds	r3, #1
 8001628:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	61fb      	str	r3, [r7, #28]
 800162e:	e086      	b.n	800173e <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b1f      	cmp	r3, #31
 8001636:	d90c      	bls.n	8001652 <print_string_ptr+0x13a>
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b22      	cmp	r3, #34	@ 0x22
 800163e:	d008      	beq.n	8001652 <print_string_ptr+0x13a>
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b5c      	cmp	r3, #92	@ 0x5c
 8001646:	d004      	beq.n	8001652 <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	781a      	ldrb	r2, [r3, #0]
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	701a      	strb	r2, [r3, #0]
 8001650:	e06f      	b.n	8001732 <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	1c5a      	adds	r2, r3, #1
 8001656:	61ba      	str	r2, [r7, #24]
 8001658:	225c      	movs	r2, #92	@ 0x5c
 800165a:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	2b22      	cmp	r3, #34	@ 0x22
 8001662:	dc3d      	bgt.n	80016e0 <print_string_ptr+0x1c8>
 8001664:	2b08      	cmp	r3, #8
 8001666:	db59      	blt.n	800171c <print_string_ptr+0x204>
 8001668:	3b08      	subs	r3, #8
 800166a:	2b1a      	cmp	r3, #26
 800166c:	d856      	bhi.n	800171c <print_string_ptr+0x204>
 800166e:	a201      	add	r2, pc, #4	@ (adr r2, 8001674 <print_string_ptr+0x15c>)
 8001670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001674:	080016f5 	.word	0x080016f5
 8001678:	08001715 	.word	0x08001715
 800167c:	08001705 	.word	0x08001705
 8001680:	0800171d 	.word	0x0800171d
 8001684:	080016fd 	.word	0x080016fd
 8001688:	0800170d 	.word	0x0800170d
 800168c:	0800171d 	.word	0x0800171d
 8001690:	0800171d 	.word	0x0800171d
 8001694:	0800171d 	.word	0x0800171d
 8001698:	0800171d 	.word	0x0800171d
 800169c:	0800171d 	.word	0x0800171d
 80016a0:	0800171d 	.word	0x0800171d
 80016a4:	0800171d 	.word	0x0800171d
 80016a8:	0800171d 	.word	0x0800171d
 80016ac:	0800171d 	.word	0x0800171d
 80016b0:	0800171d 	.word	0x0800171d
 80016b4:	0800171d 	.word	0x0800171d
 80016b8:	0800171d 	.word	0x0800171d
 80016bc:	0800171d 	.word	0x0800171d
 80016c0:	0800171d 	.word	0x0800171d
 80016c4:	0800171d 	.word	0x0800171d
 80016c8:	0800171d 	.word	0x0800171d
 80016cc:	0800171d 	.word	0x0800171d
 80016d0:	0800171d 	.word	0x0800171d
 80016d4:	0800171d 	.word	0x0800171d
 80016d8:	0800171d 	.word	0x0800171d
 80016dc:	080016ed 	.word	0x080016ed
 80016e0:	2b5c      	cmp	r3, #92	@ 0x5c
 80016e2:	d11b      	bne.n	800171c <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	225c      	movs	r2, #92	@ 0x5c
 80016e8:	701a      	strb	r2, [r3, #0]
                    break;
 80016ea:	e022      	b.n	8001732 <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	2222      	movs	r2, #34	@ 0x22
 80016f0:	701a      	strb	r2, [r3, #0]
                    break;
 80016f2:	e01e      	b.n	8001732 <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	2262      	movs	r2, #98	@ 0x62
 80016f8:	701a      	strb	r2, [r3, #0]
                    break;
 80016fa:	e01a      	b.n	8001732 <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	2266      	movs	r2, #102	@ 0x66
 8001700:	701a      	strb	r2, [r3, #0]
                    break;
 8001702:	e016      	b.n	8001732 <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	226e      	movs	r2, #110	@ 0x6e
 8001708:	701a      	strb	r2, [r3, #0]
                    break;
 800170a:	e012      	b.n	8001732 <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 800170c:	69bb      	ldr	r3, [r7, #24]
 800170e:	2272      	movs	r2, #114	@ 0x72
 8001710:	701a      	strb	r2, [r3, #0]
                    break;
 8001712:	e00e      	b.n	8001732 <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	2274      	movs	r2, #116	@ 0x74
 8001718:	701a      	strb	r2, [r3, #0]
                    break;
 800171a:	e00a      	b.n	8001732 <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 800171c:	69fb      	ldr	r3, [r7, #28]
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	461a      	mov	r2, r3
 8001722:	4914      	ldr	r1, [pc, #80]	@ (8001774 <print_string_ptr+0x25c>)
 8001724:	69b8      	ldr	r0, [r7, #24]
 8001726:	f00a ff3d 	bl	800c5a4 <siprintf>
                    output_pointer += 4;
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	3304      	adds	r3, #4
 800172e:	61bb      	str	r3, [r7, #24]
                    break;
 8001730:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	3301      	adds	r3, #1
 8001736:	61fb      	str	r3, [r7, #28]
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	3301      	adds	r3, #1
 800173c:	61bb      	str	r3, [r7, #24]
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	2b00      	cmp	r3, #0
 8001744:	f47f af74 	bne.w	8001630 <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	3301      	adds	r3, #1
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	4413      	add	r3, r2
 8001750:	2222      	movs	r2, #34	@ 0x22
 8001752:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	3302      	adds	r3, #2
 8001758:	693a      	ldr	r2, [r7, #16]
 800175a:	4413      	add	r3, r2
 800175c:	2200      	movs	r2, #0
 800175e:	701a      	strb	r2, [r3, #0]

    return true;
 8001760:	2301      	movs	r3, #1
}
 8001762:	4618      	mov	r0, r3
 8001764:	3720      	adds	r7, #32
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	080108ec 	.word	0x080108ec
 8001770:	04000037 	.word	0x04000037
 8001774:	080108f0 	.word	0x080108f0

08001778 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	691b      	ldr	r3, [r3, #16]
 8001786:	6839      	ldr	r1, [r7, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff fec5 	bl	8001518 <print_string_ptr>
 800178e:	4603      	mov	r3, r0
}
 8001790:	4618      	mov	r0, r3
 8001792:	3708      	adds	r7, #8
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08e      	sub	sp, #56	@ 0x38
 800179c:	af00      	add	r7, sp, #0
 800179e:	60f8      	str	r0, [r7, #12]
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 80017a8:	f107 0310 	add.w	r3, r7, #16
 80017ac:	2224      	movs	r2, #36	@ 0x24
 80017ae:	2100      	movs	r1, #0
 80017b0:	4618      	mov	r0, r3
 80017b2:	f00a ff86 	bl	800c6c2 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a3b      	ldr	r2, [pc, #236]	@ (80018a8 <print+0x110>)
 80017bc:	6812      	ldr	r2, [r2, #0]
 80017be:	4610      	mov	r0, r2
 80017c0:	4798      	blx	r3
 80017c2:	4603      	mov	r3, r0
 80017c4:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 80017c6:	4b38      	ldr	r3, [pc, #224]	@ (80018a8 <print+0x110>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80017d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d042      	beq.n	8001868 <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 80017e2:	f107 0310 	add.w	r3, r7, #16
 80017e6:	4619      	mov	r1, r3
 80017e8:	68f8      	ldr	r0, [r7, #12]
 80017ea:	f000 f86f 	bl	80018cc <print_value>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d03b      	beq.n	800186c <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 80017f4:	f107 0310 	add.w	r3, r7, #16
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff fd33 	bl	8001264 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d00d      	beq.n	8001822 <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	6938      	ldr	r0, [r7, #16]
 800180c:	69ba      	ldr	r2, [r7, #24]
 800180e:	3201      	adds	r2, #1
 8001810:	4611      	mov	r1, r2
 8001812:	4798      	blx	r3
 8001814:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 8001816:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001818:	2b00      	cmp	r3, #0
 800181a:	d029      	beq.n	8001870 <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 800181c:	2300      	movs	r3, #0
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	e020      	b.n	8001864 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	3201      	adds	r2, #1
 800182a:	4610      	mov	r0, r2
 800182c:	4798      	blx	r3
 800182e:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 8001830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001832:	2b00      	cmp	r3, #0
 8001834:	d01e      	beq.n	8001874 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 8001836:	6939      	ldr	r1, [r7, #16]
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	1c5a      	adds	r2, r3, #1
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	4293      	cmp	r3, r2
 8001840:	bf28      	it	cs
 8001842:	4613      	movcs	r3, r2
 8001844:	461a      	mov	r2, r3
 8001846:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001848:	f00a ffdd 	bl	800c806 <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001850:	4413      	add	r3, r2
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	4610      	mov	r0, r2
 800185e:	4798      	blx	r3
        buffer->buffer = NULL;
 8001860:	2300      	movs	r3, #0
 8001862:	613b      	str	r3, [r7, #16]
    }

    return printed;
 8001864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001866:	e01a      	b.n	800189e <print+0x106>
        goto fail;
 8001868:	bf00      	nop
 800186a:	e004      	b.n	8001876 <print+0xde>
        goto fail;
 800186c:	bf00      	nop
 800186e:	e002      	b.n	8001876 <print+0xde>
            goto fail;
 8001870:	bf00      	nop
 8001872:	e000      	b.n	8001876 <print+0xde>
            goto fail;
 8001874:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d006      	beq.n	800188a <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	4610      	mov	r0, r2
 8001884:	4798      	blx	r3
        buffer->buffer = NULL;
 8001886:	2300      	movs	r3, #0
 8001888:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 800188a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800188c:	2b00      	cmp	r3, #0
 800188e:	d005      	beq.n	800189c <print+0x104>
    {
        hooks->deallocate(printed);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001896:	4798      	blx	r3
        printed = NULL;
 8001898:	2300      	movs	r3, #0
 800189a:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3738      	adds	r7, #56	@ 0x38
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	080109d0 	.word	0x080109d0

080018ac <cJSON_PrintUnformatted>:
{
    return (char*)print(item, true, &global_hooks);
}

CJSON_PUBLIC(char *) cJSON_PrintUnformatted(const cJSON *item)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false, &global_hooks);
 80018b4:	4a04      	ldr	r2, [pc, #16]	@ (80018c8 <cJSON_PrintUnformatted+0x1c>)
 80018b6:	2100      	movs	r1, #0
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff ff6d 	bl	8001798 <print>
 80018be:	4603      	mov	r3, r0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20000000 	.word	0x20000000

080018cc <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d002      	beq.n	80018e6 <print_value+0x1a>
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d101      	bne.n	80018ea <print_value+0x1e>
    {
        return false;
 80018e6:	2300      	movs	r3, #0
 80018e8:	e0c9      	b.n	8001a7e <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	2b80      	cmp	r3, #128	@ 0x80
 80018f2:	f000 808e 	beq.w	8001a12 <print_value+0x146>
 80018f6:	2b80      	cmp	r3, #128	@ 0x80
 80018f8:	f300 80c0 	bgt.w	8001a7c <print_value+0x1b0>
 80018fc:	2b20      	cmp	r3, #32
 80018fe:	dc49      	bgt.n	8001994 <print_value+0xc8>
 8001900:	2b00      	cmp	r3, #0
 8001902:	f340 80bb 	ble.w	8001a7c <print_value+0x1b0>
 8001906:	3b01      	subs	r3, #1
 8001908:	2b1f      	cmp	r3, #31
 800190a:	f200 80b7 	bhi.w	8001a7c <print_value+0x1b0>
 800190e:	a201      	add	r2, pc, #4	@ (adr r2, 8001914 <print_value+0x48>)
 8001910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001914:	080019bf 	.word	0x080019bf
 8001918:	080019e3 	.word	0x080019e3
 800191c:	08001a7d 	.word	0x08001a7d
 8001920:	0800199b 	.word	0x0800199b
 8001924:	08001a7d 	.word	0x08001a7d
 8001928:	08001a7d 	.word	0x08001a7d
 800192c:	08001a7d 	.word	0x08001a7d
 8001930:	08001a07 	.word	0x08001a07
 8001934:	08001a7d 	.word	0x08001a7d
 8001938:	08001a7d 	.word	0x08001a7d
 800193c:	08001a7d 	.word	0x08001a7d
 8001940:	08001a7d 	.word	0x08001a7d
 8001944:	08001a7d 	.word	0x08001a7d
 8001948:	08001a7d 	.word	0x08001a7d
 800194c:	08001a7d 	.word	0x08001a7d
 8001950:	08001a59 	.word	0x08001a59
 8001954:	08001a7d 	.word	0x08001a7d
 8001958:	08001a7d 	.word	0x08001a7d
 800195c:	08001a7d 	.word	0x08001a7d
 8001960:	08001a7d 	.word	0x08001a7d
 8001964:	08001a7d 	.word	0x08001a7d
 8001968:	08001a7d 	.word	0x08001a7d
 800196c:	08001a7d 	.word	0x08001a7d
 8001970:	08001a7d 	.word	0x08001a7d
 8001974:	08001a7d 	.word	0x08001a7d
 8001978:	08001a7d 	.word	0x08001a7d
 800197c:	08001a7d 	.word	0x08001a7d
 8001980:	08001a7d 	.word	0x08001a7d
 8001984:	08001a7d 	.word	0x08001a7d
 8001988:	08001a7d 	.word	0x08001a7d
 800198c:	08001a7d 	.word	0x08001a7d
 8001990:	08001a65 	.word	0x08001a65
 8001994:	2b40      	cmp	r3, #64	@ 0x40
 8001996:	d06b      	beq.n	8001a70 <print_value+0x1a4>
 8001998:	e070      	b.n	8001a7c <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 800199a:	2105      	movs	r1, #5
 800199c:	6838      	ldr	r0, [r7, #0]
 800199e:	f7ff fbc7 	bl	8001130 <ensure>
 80019a2:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d101      	bne.n	80019ae <print_value+0xe2>
            {
                return false;
 80019aa:	2300      	movs	r3, #0
 80019ac:	e067      	b.n	8001a7e <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	4a35      	ldr	r2, [pc, #212]	@ (8001a88 <print_value+0x1bc>)
 80019b2:	6810      	ldr	r0, [r2, #0]
 80019b4:	6018      	str	r0, [r3, #0]
 80019b6:	7912      	ldrb	r2, [r2, #4]
 80019b8:	711a      	strb	r2, [r3, #4]
            return true;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e05f      	b.n	8001a7e <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 80019be:	2106      	movs	r1, #6
 80019c0:	6838      	ldr	r0, [r7, #0]
 80019c2:	f7ff fbb5 	bl	8001130 <ensure>
 80019c6:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <print_value+0x106>
            {
                return false;
 80019ce:	2300      	movs	r3, #0
 80019d0:	e055      	b.n	8001a7e <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	4a2d      	ldr	r2, [pc, #180]	@ (8001a8c <print_value+0x1c0>)
 80019d6:	6810      	ldr	r0, [r2, #0]
 80019d8:	6018      	str	r0, [r3, #0]
 80019da:	8892      	ldrh	r2, [r2, #4]
 80019dc:	809a      	strh	r2, [r3, #4]
            return true;
 80019de:	2301      	movs	r3, #1
 80019e0:	e04d      	b.n	8001a7e <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 80019e2:	2105      	movs	r1, #5
 80019e4:	6838      	ldr	r0, [r7, #0]
 80019e6:	f7ff fba3 	bl	8001130 <ensure>
 80019ea:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d101      	bne.n	80019f6 <print_value+0x12a>
            {
                return false;
 80019f2:	2300      	movs	r3, #0
 80019f4:	e043      	b.n	8001a7e <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	4a25      	ldr	r2, [pc, #148]	@ (8001a90 <print_value+0x1c4>)
 80019fa:	6810      	ldr	r0, [r2, #0]
 80019fc:	6018      	str	r0, [r3, #0]
 80019fe:	7912      	ldrb	r2, [r2, #4]
 8001a00:	711a      	strb	r2, [r3, #4]
            return true;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e03b      	b.n	8001a7e <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 8001a06:	6839      	ldr	r1, [r7, #0]
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f7ff fc95 	bl	8001338 <print_number>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	e035      	b.n	8001a7e <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 8001a12:	2300      	movs	r3, #0
 8001a14:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d101      	bne.n	8001a22 <print_value+0x156>
            {
                return false;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	e02d      	b.n	8001a7e <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	691b      	ldr	r3, [r3, #16]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7fe fc32 	bl	8000290 <strlen>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	3301      	adds	r3, #1
 8001a30:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 8001a32:	68b9      	ldr	r1, [r7, #8]
 8001a34:	6838      	ldr	r0, [r7, #0]
 8001a36:	f7ff fb7b 	bl	8001130 <ensure>
 8001a3a:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <print_value+0x17a>
            {
                return false;
 8001a42:	2300      	movs	r3, #0
 8001a44:	e01b      	b.n	8001a7e <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	68ba      	ldr	r2, [r7, #8]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	68f8      	ldr	r0, [r7, #12]
 8001a50:	f00a fed9 	bl	800c806 <memcpy>
            return true;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e012      	b.n	8001a7e <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 8001a58:	6839      	ldr	r1, [r7, #0]
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f7ff fe8c 	bl	8001778 <print_string>
 8001a60:	4603      	mov	r3, r0
 8001a62:	e00c      	b.n	8001a7e <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 8001a64:	6839      	ldr	r1, [r7, #0]
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f000 f814 	bl	8001a94 <print_array>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	e006      	b.n	8001a7e <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 8001a70:	6839      	ldr	r1, [r7, #0]
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f000 f894 	bl	8001ba0 <print_object>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	e000      	b.n	8001a7e <print_value+0x1b2>

        default:
            return false;
 8001a7c:	2300      	movs	r3, #0
    }
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	080108cc 	.word	0x080108cc
 8001a8c:	080108fc 	.word	0x080108fc
 8001a90:	08010904 	.word	0x08010904

08001a94 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d101      	bne.n	8001ab6 <print_array+0x22>
    {
        return false;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	e070      	b.n	8001b98 <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	6838      	ldr	r0, [r7, #0]
 8001aba:	f7ff fb39 	bl	8001130 <ensure>
 8001abe:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d101      	bne.n	8001aca <print_array+0x36>
    {
        return false;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	e066      	b.n	8001b98 <print_array+0x104>
    }

    *output_pointer = '[';
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	225b      	movs	r2, #91	@ 0x5b
 8001ace:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	1c5a      	adds	r2, r3, #1
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	1c5a      	adds	r2, r3, #1
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8001ae4:	e03d      	b.n	8001b62 <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 8001ae6:	6839      	ldr	r1, [r7, #0]
 8001ae8:	6938      	ldr	r0, [r7, #16]
 8001aea:	f7ff feef 	bl	80018cc <print_value>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d101      	bne.n	8001af8 <print_array+0x64>
        {
            return false;
 8001af4:	2300      	movs	r3, #0
 8001af6:	e04f      	b.n	8001b98 <print_array+0x104>
        }
        update_offset(output_buffer);
 8001af8:	6838      	ldr	r0, [r7, #0]
 8001afa:	f7ff fbb3 	bl	8001264 <update_offset>
        if (current_element->next)
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d02a      	beq.n	8001b5c <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <print_array+0x7e>
 8001b0e:	2302      	movs	r3, #2
 8001b10:	e000      	b.n	8001b14 <print_array+0x80>
 8001b12:	2301      	movs	r3, #1
 8001b14:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	6838      	ldr	r0, [r7, #0]
 8001b1e:	f7ff fb07 	bl	8001130 <ensure>
 8001b22:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <print_array+0x9a>
            {
                return false;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	e034      	b.n	8001b98 <print_array+0x104>
            }
            *output_pointer++ = ',';
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	1c5a      	adds	r2, r3, #1
 8001b32:	617a      	str	r2, [r7, #20]
 8001b34:	222c      	movs	r2, #44	@ 0x2c
 8001b36:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	695b      	ldr	r3, [r3, #20]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d004      	beq.n	8001b4a <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	1c5a      	adds	r2, r3, #1
 8001b44:	617a      	str	r2, [r7, #20]
 8001b46:	2220      	movs	r2, #32
 8001b48:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	689a      	ldr	r2, [r3, #8]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	441a      	add	r2, r3
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d1be      	bne.n	8001ae6 <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 8001b68:	2102      	movs	r1, #2
 8001b6a:	6838      	ldr	r0, [r7, #0]
 8001b6c:	f7ff fae0 	bl	8001130 <ensure>
 8001b70:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d101      	bne.n	8001b7c <print_array+0xe8>
    {
        return false;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	e00d      	b.n	8001b98 <print_array+0x104>
    }
    *output_pointer++ = ']';
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	1c5a      	adds	r2, r3, #1
 8001b80:	617a      	str	r2, [r7, #20]
 8001b82:	225d      	movs	r2, #93	@ 0x5d
 8001b84:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	1e5a      	subs	r2, r3, #1
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	60da      	str	r2, [r3, #12]

    return true;
 8001b96:	2301      	movs	r3, #1
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b088      	sub	sp, #32
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d101      	bne.n	8001bc2 <print_object+0x22>
    {
        return false;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	e108      	b.n	8001dd4 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	695b      	ldr	r3, [r3, #20]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <print_object+0x2e>
 8001bca:	2302      	movs	r3, #2
 8001bcc:	e000      	b.n	8001bd0 <print_object+0x30>
 8001bce:	2301      	movs	r3, #1
 8001bd0:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	6838      	ldr	r0, [r7, #0]
 8001bda:	f7ff faa9 	bl	8001130 <ensure>
 8001bde:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d101      	bne.n	8001bea <print_object+0x4a>
    {
        return false;
 8001be6:	2300      	movs	r3, #0
 8001be8:	e0f4      	b.n	8001dd4 <print_object+0x234>
    }

    *output_pointer++ = '{';
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	1c5a      	adds	r2, r3, #1
 8001bee:	61fa      	str	r2, [r7, #28]
 8001bf0:	227b      	movs	r2, #123	@ 0x7b
 8001bf2:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	1c5a      	adds	r2, r3, #1
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	695b      	ldr	r3, [r3, #20]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d004      	beq.n	8001c10 <print_object+0x70>
    {
        *output_pointer++ = '\n';
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	1c5a      	adds	r2, r3, #1
 8001c0a:	61fa      	str	r2, [r7, #28]
 8001c0c:	220a      	movs	r2, #10
 8001c0e:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	689a      	ldr	r2, [r3, #8]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	441a      	add	r2, r3
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	609a      	str	r2, [r3, #8]

    while (current_item)
 8001c1c:	e0a0      	b.n	8001d60 <print_object+0x1c0>
    {
        if (output_buffer->format)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	695b      	ldr	r3, [r3, #20]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d022      	beq.n	8001c6c <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	6838      	ldr	r0, [r7, #0]
 8001c2e:	f7ff fa7f 	bl	8001130 <ensure>
 8001c32:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d101      	bne.n	8001c3e <print_object+0x9e>
            {
                return false;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	e0ca      	b.n	8001dd4 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 8001c3e:	2300      	movs	r3, #0
 8001c40:	617b      	str	r3, [r7, #20]
 8001c42:	e007      	b.n	8001c54 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	1c5a      	adds	r2, r3, #1
 8001c48:	61fa      	str	r2, [r7, #28]
 8001c4a:	2209      	movs	r2, #9
 8001c4c:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	3301      	adds	r3, #1
 8001c52:	617b      	str	r3, [r7, #20]
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	697a      	ldr	r2, [r7, #20]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d3f2      	bcc.n	8001c44 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	689a      	ldr	r2, [r3, #8]
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	441a      	add	r2, r3
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8001c6c:	69bb      	ldr	r3, [r7, #24]
 8001c6e:	6a1b      	ldr	r3, [r3, #32]
 8001c70:	6839      	ldr	r1, [r7, #0]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff fc50 	bl	8001518 <print_string_ptr>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <print_object+0xe2>
        {
            return false;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	e0a8      	b.n	8001dd4 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001c82:	6838      	ldr	r0, [r7, #0]
 8001c84:	f7ff faee 	bl	8001264 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	695b      	ldr	r3, [r3, #20]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <print_object+0xf4>
 8001c90:	2302      	movs	r3, #2
 8001c92:	e000      	b.n	8001c96 <print_object+0xf6>
 8001c94:	2301      	movs	r3, #1
 8001c96:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8001c98:	68f9      	ldr	r1, [r7, #12]
 8001c9a:	6838      	ldr	r0, [r7, #0]
 8001c9c:	f7ff fa48 	bl	8001130 <ensure>
 8001ca0:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d101      	bne.n	8001cac <print_object+0x10c>
        {
            return false;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	e093      	b.n	8001dd4 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	1c5a      	adds	r2, r3, #1
 8001cb0:	61fa      	str	r2, [r7, #28]
 8001cb2:	223a      	movs	r2, #58	@ 0x3a
 8001cb4:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d004      	beq.n	8001cc8 <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	1c5a      	adds	r2, r3, #1
 8001cc2:	61fa      	str	r2, [r7, #28]
 8001cc4:	2209      	movs	r2, #9
 8001cc6:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	689a      	ldr	r2, [r3, #8]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	441a      	add	r2, r3
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8001cd4:	6839      	ldr	r1, [r7, #0]
 8001cd6:	69b8      	ldr	r0, [r7, #24]
 8001cd8:	f7ff fdf8 	bl	80018cc <print_value>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d101      	bne.n	8001ce6 <print_object+0x146>
        {
            return false;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	e076      	b.n	8001dd4 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001ce6:	6838      	ldr	r0, [r7, #0]
 8001ce8:	f7ff fabc 	bl	8001264 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	695b      	ldr	r3, [r3, #20]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <print_object+0x158>
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	e000      	b.n	8001cfa <print_object+0x15a>
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <print_object+0x166>
 8001d02:	2301      	movs	r3, #1
 8001d04:	e000      	b.n	8001d08 <print_object+0x168>
 8001d06:	2300      	movs	r3, #0
 8001d08:	4413      	add	r3, r2
 8001d0a:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	4619      	mov	r1, r3
 8001d12:	6838      	ldr	r0, [r7, #0]
 8001d14:	f7ff fa0c 	bl	8001130 <ensure>
 8001d18:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d101      	bne.n	8001d24 <print_object+0x184>
        {
            return false;
 8001d20:	2300      	movs	r3, #0
 8001d22:	e057      	b.n	8001dd4 <print_object+0x234>
        }
        if (current_item->next)
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d004      	beq.n	8001d36 <print_object+0x196>
        {
            *output_pointer++ = ',';
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	1c5a      	adds	r2, r3, #1
 8001d30:	61fa      	str	r2, [r7, #28]
 8001d32:	222c      	movs	r2, #44	@ 0x2c
 8001d34:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d004      	beq.n	8001d48 <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	1c5a      	adds	r2, r3, #1
 8001d42:	61fa      	str	r2, [r7, #28]
 8001d44:	220a      	movs	r2, #10
 8001d46:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	441a      	add	r2, r3
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	f47f af5b 	bne.w	8001c1e <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	695b      	ldr	r3, [r3, #20]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d003      	beq.n	8001d78 <print_object+0x1d8>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	3301      	adds	r3, #1
 8001d76:	e000      	b.n	8001d7a <print_object+0x1da>
 8001d78:	2302      	movs	r3, #2
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	6838      	ldr	r0, [r7, #0]
 8001d7e:	f7ff f9d7 	bl	8001130 <ensure>
 8001d82:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d101      	bne.n	8001d8e <print_object+0x1ee>
    {
        return false;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	e022      	b.n	8001dd4 <print_object+0x234>
    }
    if (output_buffer->format)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	695b      	ldr	r3, [r3, #20]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d010      	beq.n	8001db8 <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001d96:	2300      	movs	r3, #0
 8001d98:	613b      	str	r3, [r7, #16]
 8001d9a:	e007      	b.n	8001dac <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	1c5a      	adds	r2, r3, #1
 8001da0:	61fa      	str	r2, [r7, #28]
 8001da2:	2209      	movs	r2, #9
 8001da4:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	3301      	adds	r3, #1
 8001daa:	613b      	str	r3, [r7, #16]
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	3b01      	subs	r3, #1
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d3f1      	bcc.n	8001d9c <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	1c5a      	adds	r2, r3, #1
 8001dbc:	61fa      	str	r2, [r7, #28]
 8001dbe:	227d      	movs	r2, #125	@ 0x7d
 8001dc0:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	1e5a      	subs	r2, r3, #1
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	60da      	str	r2, [r3, #12]

    return true;
 8001dd2:	2301      	movs	r3, #1
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3720      	adds	r7, #32
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	605a      	str	r2, [r3, #4]
}
 8001df2:	bf00      	nop
 8001df4:	370c      	adds	r7, #12
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr

08001dfe <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b084      	sub	sp, #16
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
 8001e06:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d006      	beq.n	8001e20 <add_item_to_array+0x22>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d003      	beq.n	8001e20 <add_item_to_array+0x22>
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d101      	bne.n	8001e24 <add_item_to_array+0x26>
    {
        return false;
 8001e20:	2300      	movs	r3, #0
 8001e22:	e01e      	b.n	8001e62 <add_item_to_array+0x64>
    }

    child = array->child;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d109      	bne.n	8001e44 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	683a      	ldr	r2, [r7, #0]
 8001e34:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	683a      	ldr	r2, [r7, #0]
 8001e3a:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	601a      	str	r2, [r3, #0]
 8001e42:	e00d      	b.n	8001e60 <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d009      	beq.n	8001e60 <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	6839      	ldr	r1, [r7, #0]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7ff ffc2 	bl	8001ddc <suffix_object>
            array->child->prev = item;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8001e60:	2301      	movs	r3, #1
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3710      	adds	r7, #16
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8001e72:	687b      	ldr	r3, [r7, #4]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
 8001e8c:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8001e92:	2300      	movs	r3, #0
 8001e94:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d009      	beq.n	8001eb0 <add_item_to_object+0x30>
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d006      	beq.n	8001eb0 <add_item_to_object+0x30>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <add_item_to_object+0x30>
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d101      	bne.n	8001eb4 <add_item_to_object+0x34>
    {
        return false;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	e036      	b.n	8001f22 <add_item_to_object+0xa2>
    }

    if (constant_key)
 8001eb4:	6a3b      	ldr	r3, [r7, #32]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d009      	beq.n	8001ece <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8001eba:	68b8      	ldr	r0, [r7, #8]
 8001ebc:	f7ff ffd5 	bl	8001e6a <cast_away_const>
 8001ec0:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001eca:	613b      	str	r3, [r7, #16]
 8001ecc:	e00e      	b.n	8001eec <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8001ece:	6839      	ldr	r1, [r7, #0]
 8001ed0:	68b8      	ldr	r0, [r7, #8]
 8001ed2:	f7ff f897 	bl	8001004 <cJSON_strdup>
 8001ed6:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d101      	bne.n	8001ee2 <add_item_to_object+0x62>
        {
            return false;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	e01f      	b.n	8001f22 <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001eea:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d109      	bne.n	8001f0c <add_item_to_object+0x8c>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6a1b      	ldr	r3, [r3, #32]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d005      	beq.n	8001f0c <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	6a12      	ldr	r2, [r2, #32]
 8001f08:	4610      	mov	r0, r2
 8001f0a:	4798      	blx	r3
    }

    item->string = new_key;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	697a      	ldr	r2, [r7, #20]
 8001f10:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8001f18:	6879      	ldr	r1, [r7, #4]
 8001f1a:	68f8      	ldr	r0, [r7, #12]
 8001f1c:	f7ff ff6f 	bl	8001dfe <add_item_to_array>
 8001f20:	4603      	mov	r3, r0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
	...

08001f2c <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b088      	sub	sp, #32
 8001f30:	af02      	add	r7, sp, #8
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	60b9      	str	r1, [r7, #8]
 8001f36:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8001f3a:	ed97 0b00 	vldr	d0, [r7]
 8001f3e:	f000 f81b 	bl	8001f78 <cJSON_CreateNumber>
 8001f42:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8001f44:	2300      	movs	r3, #0
 8001f46:	9300      	str	r3, [sp, #0]
 8001f48:	4b09      	ldr	r3, [pc, #36]	@ (8001f70 <cJSON_AddNumberToObject+0x44>)
 8001f4a:	697a      	ldr	r2, [r7, #20]
 8001f4c:	68b9      	ldr	r1, [r7, #8]
 8001f4e:	68f8      	ldr	r0, [r7, #12]
 8001f50:	f7ff ff96 	bl	8001e80 <add_item_to_object>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	e003      	b.n	8001f66 <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8001f5e:	6978      	ldr	r0, [r7, #20]
 8001f60:	f7ff f88e 	bl	8001080 <cJSON_Delete>
    return NULL;
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3718      	adds	r7, #24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000000 	.word	0x20000000
 8001f74:	00000000 	.word	0x00000000

08001f78 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001f82:	481f      	ldr	r0, [pc, #124]	@ (8002000 <cJSON_CreateNumber+0x88>)
 8001f84:	f7ff f866 	bl	8001054 <cJSON_New_Item>
 8001f88:	60f8      	str	r0, [r7, #12]
    if(item)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d02c      	beq.n	8001fea <cJSON_CreateNumber+0x72>
    {
        item->type = cJSON_Number;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2208      	movs	r2, #8
 8001f94:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8001f96:	68f9      	ldr	r1, [r7, #12]
 8001f98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f9c:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8001fa0:	a315      	add	r3, pc, #84	@ (adr r3, 8001ff8 <cJSON_CreateNumber+0x80>)
 8001fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001faa:	f7fe fdbb 	bl	8000b24 <__aeabi_dcmpge>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d004      	beq.n	8001fbe <cJSON_CreateNumber+0x46>
        {
            item->valueint = INT_MAX;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001fba:	615a      	str	r2, [r3, #20]
 8001fbc:	e015      	b.n	8001fea <cJSON_CreateNumber+0x72>
        }
        else if (num <= (double)INT_MIN)
 8001fbe:	f04f 0200 	mov.w	r2, #0
 8001fc2:	4b10      	ldr	r3, [pc, #64]	@ (8002004 <cJSON_CreateNumber+0x8c>)
 8001fc4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fc8:	f7fe fda2 	bl	8000b10 <__aeabi_dcmple>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d004      	beq.n	8001fdc <cJSON_CreateNumber+0x64>
        {
            item->valueint = INT_MIN;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001fd8:	615a      	str	r2, [r3, #20]
 8001fda:	e006      	b.n	8001fea <cJSON_CreateNumber+0x72>
        }
        else
        {
            item->valueint = (int)num;
 8001fdc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fe0:	f7fe fdca 	bl	8000b78 <__aeabi_d2iz>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8001fea:	68fb      	ldr	r3, [r7, #12]
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	f3af 8000 	nop.w
 8001ff8:	ffc00000 	.word	0xffc00000
 8001ffc:	41dfffff 	.word	0x41dfffff
 8002000:	20000000 	.word	0x20000000
 8002004:	c1e00000 	.word	0xc1e00000

08002008 <cJSON_CreateObject>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 800200e:	4807      	ldr	r0, [pc, #28]	@ (800202c <cJSON_CreateObject+0x24>)
 8002010:	f7ff f820 	bl	8001054 <cJSON_New_Item>
 8002014:	6078      	str	r0, [r7, #4]
    if (item)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d002      	beq.n	8002022 <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2240      	movs	r2, #64	@ 0x40
 8002020:	60da      	str	r2, [r3, #12]
    }

    return item;
 8002022:	687b      	ldr	r3, [r7, #4]
}
 8002024:	4618      	mov	r0, r3
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	20000000 	.word	0x20000000

08002030 <setMovmentSpeed>:
//    float xPos;
//    float yPos;
//    float theta;
//} RobotData;

void setMovmentSpeed(int motorA,int motorB) {
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
	uint8_t motorAOutput = motorA;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	73fb      	strb	r3, [r7, #15]
	uint8_t motorBOutput = motorB;
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	73bb      	strb	r3, [r7, #14]
	if(motorA<=100)HAL_GPIO_WritePin(MOTOR_A_DIRECTION_GPIO_Port,MOTOR_A_DIRECTION_Pin , GPIO_PIN_RESET);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2b64      	cmp	r3, #100	@ 0x64
 8002046:	dc05      	bgt.n	8002054 <setMovmentSpeed+0x24>
 8002048:	2200      	movs	r2, #0
 800204a:	2120      	movs	r1, #32
 800204c:	481e      	ldr	r0, [pc, #120]	@ (80020c8 <setMovmentSpeed+0x98>)
 800204e:	f003 fdbf 	bl	8005bd0 <HAL_GPIO_WritePin>
 8002052:	e007      	b.n	8002064 <setMovmentSpeed+0x34>
	else
	{
		HAL_GPIO_WritePin(MOTOR_A_DIRECTION_GPIO_Port,MOTOR_A_DIRECTION_Pin , GPIO_PIN_SET);
 8002054:	2201      	movs	r2, #1
 8002056:	2120      	movs	r1, #32
 8002058:	481b      	ldr	r0, [pc, #108]	@ (80020c8 <setMovmentSpeed+0x98>)
 800205a:	f003 fdb9 	bl	8005bd0 <HAL_GPIO_WritePin>
		motorAOutput = motorAOutput - 100;
 800205e:	7bfb      	ldrb	r3, [r7, #15]
 8002060:	3b64      	subs	r3, #100	@ 0x64
 8002062:	73fb      	strb	r3, [r7, #15]
	}

	if(motorB<=100)HAL_GPIO_WritePin(MOTOR_B_DIRECTION_GPIO_Port,MOTOR_B_DIRECTION_Pin , GPIO_PIN_RESET);
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	2b64      	cmp	r3, #100	@ 0x64
 8002068:	dc07      	bgt.n	800207a <setMovmentSpeed+0x4a>
 800206a:	2200      	movs	r2, #0
 800206c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002070:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002074:	f003 fdac 	bl	8005bd0 <HAL_GPIO_WritePin>
 8002078:	e009      	b.n	800208e <setMovmentSpeed+0x5e>
	else
	{
		HAL_GPIO_WritePin(MOTOR_B_DIRECTION_GPIO_Port,MOTOR_B_DIRECTION_Pin , GPIO_PIN_SET);
 800207a:	2201      	movs	r2, #1
 800207c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002080:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002084:	f003 fda4 	bl	8005bd0 <HAL_GPIO_WritePin>
		motorBOutput = motorBOutput - 100;
 8002088:	7bbb      	ldrb	r3, [r7, #14]
 800208a:	3b64      	subs	r3, #100	@ 0x64
 800208c:	73bb      	strb	r3, [r7, #14]
	}

	if(motorA!=0){
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d004      	beq.n	800209e <setMovmentSpeed+0x6e>
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,motorAOutput);
 8002094:	4b0d      	ldr	r3, [pc, #52]	@ (80020cc <setMovmentSpeed+0x9c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	7bfa      	ldrb	r2, [r7, #15]
 800209a:	635a      	str	r2, [r3, #52]	@ 0x34
 800209c:	e003      	b.n	80020a6 <setMovmentSpeed+0x76>
	}
	else
	{
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 800209e:	4b0b      	ldr	r3, [pc, #44]	@ (80020cc <setMovmentSpeed+0x9c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2200      	movs	r2, #0
 80020a4:	635a      	str	r2, [r3, #52]	@ 0x34
	}

	if(motorB!=0){
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d004      	beq.n	80020b6 <setMovmentSpeed+0x86>
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,motorBOutput);
 80020ac:	4b08      	ldr	r3, [pc, #32]	@ (80020d0 <setMovmentSpeed+0xa0>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	7bba      	ldrb	r2, [r7, #14]
 80020b2:	63da      	str	r2, [r3, #60]	@ 0x3c
	}




}
 80020b4:	e003      	b.n	80020be <setMovmentSpeed+0x8e>
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,0);
 80020b6:	4b06      	ldr	r3, [pc, #24]	@ (80020d0 <setMovmentSpeed+0xa0>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2200      	movs	r2, #0
 80020bc:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80020be:	bf00      	nop
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	48000400 	.word	0x48000400
 80020cc:	200003a8 	.word	0x200003a8
 80020d0:	2000035c 	.word	0x2000035c

080020d4 <emergencyStop>:
void emergencyStop() {
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_A_DIRECTION_GPIO_Port,MOTOR_A_DIRECTION_Pin , GPIO_PIN_RESET);
 80020d8:	2200      	movs	r2, #0
 80020da:	2120      	movs	r1, #32
 80020dc:	4809      	ldr	r0, [pc, #36]	@ (8002104 <emergencyStop+0x30>)
 80020de:	f003 fd77 	bl	8005bd0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_B_DIRECTION_GPIO_Port,MOTOR_B_DIRECTION_Pin , GPIO_PIN_RESET);
 80020e2:	2200      	movs	r2, #0
 80020e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80020e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020ec:	f003 fd70 	bl	8005bd0 <HAL_GPIO_WritePin>


	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,0);
 80020f0:	4b05      	ldr	r3, [pc, #20]	@ (8002108 <emergencyStop+0x34>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2200      	movs	r2, #0
 80020f6:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 80020f8:	4b04      	ldr	r3, [pc, #16]	@ (800210c <emergencyStop+0x38>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2200      	movs	r2, #0
 80020fe:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002100:	bf00      	nop
 8002102:	bd80      	pop	{r7, pc}
 8002104:	48000400 	.word	0x48000400
 8002108:	2000035c 	.word	0x2000035c
 800210c:	200003a8 	.word	0x200003a8

08002110 <moveForward>:

void moveForward() {
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_A_DIRECTION_GPIO_Port,MOTOR_A_DIRECTION_Pin , GPIO_PIN_SET);
 8002114:	2201      	movs	r2, #1
 8002116:	2120      	movs	r1, #32
 8002118:	4809      	ldr	r0, [pc, #36]	@ (8002140 <moveForward+0x30>)
 800211a:	f003 fd59 	bl	8005bd0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_B_DIRECTION_GPIO_Port,MOTOR_B_DIRECTION_Pin , GPIO_PIN_RESET);
 800211e:	2200      	movs	r2, #0
 8002120:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002124:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002128:	f003 fd52 	bl	8005bd0 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,100);
 800212c:	4b05      	ldr	r3, [pc, #20]	@ (8002144 <moveForward+0x34>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2264      	movs	r2, #100	@ 0x64
 8002132:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,100);
 8002134:	4b04      	ldr	r3, [pc, #16]	@ (8002148 <moveForward+0x38>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2264      	movs	r2, #100	@ 0x64
 800213a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800213c:	bf00      	nop
 800213e:	bd80      	pop	{r7, pc}
 8002140:	48000400 	.word	0x48000400
 8002144:	2000035c 	.word	0x2000035c
 8002148:	200003a8 	.word	0x200003a8

0800214c <moveReverse>:

void moveReverse() {
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_A_DIRECTION_GPIO_Port,MOTOR_A_DIRECTION_Pin , GPIO_PIN_RESET);
 8002150:	2200      	movs	r2, #0
 8002152:	2120      	movs	r1, #32
 8002154:	4809      	ldr	r0, [pc, #36]	@ (800217c <moveReverse+0x30>)
 8002156:	f003 fd3b 	bl	8005bd0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_B_DIRECTION_GPIO_Port,MOTOR_B_DIRECTION_Pin , GPIO_PIN_SET);
 800215a:	2201      	movs	r2, #1
 800215c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002160:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002164:	f003 fd34 	bl	8005bd0 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,100);
 8002168:	4b05      	ldr	r3, [pc, #20]	@ (8002180 <moveReverse+0x34>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2264      	movs	r2, #100	@ 0x64
 800216e:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,100);
 8002170:	4b04      	ldr	r3, [pc, #16]	@ (8002184 <moveReverse+0x38>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2264      	movs	r2, #100	@ 0x64
 8002176:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002178:	bf00      	nop
 800217a:	bd80      	pop	{r7, pc}
 800217c:	48000400 	.word	0x48000400
 8002180:	2000035c 	.word	0x2000035c
 8002184:	200003a8 	.word	0x200003a8

08002188 <turnRight>:

void turnRight() {
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_A_DIRECTION_GPIO_Port,MOTOR_A_DIRECTION_Pin , GPIO_PIN_RESET);
 800218c:	2200      	movs	r2, #0
 800218e:	2120      	movs	r1, #32
 8002190:	4809      	ldr	r0, [pc, #36]	@ (80021b8 <turnRight+0x30>)
 8002192:	f003 fd1d 	bl	8005bd0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_B_DIRECTION_GPIO_Port,MOTOR_B_DIRECTION_Pin , GPIO_PIN_RESET);
 8002196:	2200      	movs	r2, #0
 8002198:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800219c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021a0:	f003 fd16 	bl	8005bd0 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,100);
 80021a4:	4b05      	ldr	r3, [pc, #20]	@ (80021bc <turnRight+0x34>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2264      	movs	r2, #100	@ 0x64
 80021aa:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,100);
 80021ac:	4b04      	ldr	r3, [pc, #16]	@ (80021c0 <turnRight+0x38>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2264      	movs	r2, #100	@ 0x64
 80021b2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80021b4:	bf00      	nop
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	48000400 	.word	0x48000400
 80021bc:	2000035c 	.word	0x2000035c
 80021c0:	200003a8 	.word	0x200003a8

080021c4 <turnLeft>:
void turnLeft() {
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_A_DIRECTION_GPIO_Port,MOTOR_A_DIRECTION_Pin , GPIO_PIN_SET);
 80021c8:	2201      	movs	r2, #1
 80021ca:	2120      	movs	r1, #32
 80021cc:	4809      	ldr	r0, [pc, #36]	@ (80021f4 <turnLeft+0x30>)
 80021ce:	f003 fcff 	bl	8005bd0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_B_DIRECTION_GPIO_Port,MOTOR_B_DIRECTION_Pin , GPIO_PIN_SET);
 80021d2:	2201      	movs	r2, #1
 80021d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021dc:	f003 fcf8 	bl	8005bd0 <HAL_GPIO_WritePin>

	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,100);
 80021e0:	4b05      	ldr	r3, [pc, #20]	@ (80021f8 <turnLeft+0x34>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2264      	movs	r2, #100	@ 0x64
 80021e6:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,100);
 80021e8:	4b04      	ldr	r3, [pc, #16]	@ (80021fc <turnLeft+0x38>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2264      	movs	r2, #100	@ 0x64
 80021ee:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80021f0:	bf00      	nop
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	48000400 	.word	0x48000400
 80021f8:	2000035c 	.word	0x2000035c
 80021fc:	200003a8 	.word	0x200003a8

08002200 <getEncoderValue>:
void getEncoderValue(){
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c3, AS5600_I2C_ADDR, 0x0D, 1, &low_bytes_angle_data, sizeof(low_bytes_angle_data), HAL_MAX_DELAY);
 8002206:	f04f 33ff 	mov.w	r3, #4294967295
 800220a:	9302      	str	r3, [sp, #8]
 800220c:	2301      	movs	r3, #1
 800220e:	9301      	str	r3, [sp, #4]
 8002210:	4b27      	ldr	r3, [pc, #156]	@ (80022b0 <getEncoderValue+0xb0>)
 8002212:	9300      	str	r3, [sp, #0]
 8002214:	2301      	movs	r3, #1
 8002216:	220d      	movs	r2, #13
 8002218:	216c      	movs	r1, #108	@ 0x6c
 800221a:	4826      	ldr	r0, [pc, #152]	@ (80022b4 <getEncoderValue+0xb4>)
 800221c:	f003 fea0 	bl	8005f60 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c3, AS5600_I2C_ADDR, 0x0C, 1, &high_bytes_angle_data, sizeof(high_bytes_angle_data), HAL_MAX_DELAY);
 8002220:	f04f 33ff 	mov.w	r3, #4294967295
 8002224:	9302      	str	r3, [sp, #8]
 8002226:	2301      	movs	r3, #1
 8002228:	9301      	str	r3, [sp, #4]
 800222a:	4b23      	ldr	r3, [pc, #140]	@ (80022b8 <getEncoderValue+0xb8>)
 800222c:	9300      	str	r3, [sp, #0]
 800222e:	2301      	movs	r3, #1
 8002230:	220c      	movs	r2, #12
 8002232:	216c      	movs	r1, #108	@ 0x6c
 8002234:	481f      	ldr	r0, [pc, #124]	@ (80022b4 <getEncoderValue+0xb4>)
 8002236:	f003 fe93 	bl	8005f60 <HAL_I2C_Mem_Read>
	raw_angle = ((high_bytes_angle_data<< 8) | low_bytes_angle_data) & 0x0FFF;
 800223a:	4b1f      	ldr	r3, [pc, #124]	@ (80022b8 <getEncoderValue+0xb8>)
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	021b      	lsls	r3, r3, #8
 8002240:	b21a      	sxth	r2, r3
 8002242:	4b1b      	ldr	r3, [pc, #108]	@ (80022b0 <getEncoderValue+0xb0>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	b21b      	sxth	r3, r3
 8002248:	4313      	orrs	r3, r2
 800224a:	b21b      	sxth	r3, r3
 800224c:	b29b      	uxth	r3, r3
 800224e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002252:	b29a      	uxth	r2, r3
 8002254:	4b19      	ldr	r3, [pc, #100]	@ (80022bc <getEncoderValue+0xbc>)
 8002256:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1, AS5600_I2C_ADDR, 0x0D, 1, &low_bytes_angle_data_2, sizeof(low_bytes_angle_data_2), HAL_MAX_DELAY);
 8002258:	f04f 33ff 	mov.w	r3, #4294967295
 800225c:	9302      	str	r3, [sp, #8]
 800225e:	2301      	movs	r3, #1
 8002260:	9301      	str	r3, [sp, #4]
 8002262:	4b17      	ldr	r3, [pc, #92]	@ (80022c0 <getEncoderValue+0xc0>)
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	2301      	movs	r3, #1
 8002268:	220d      	movs	r2, #13
 800226a:	216c      	movs	r1, #108	@ 0x6c
 800226c:	4815      	ldr	r0, [pc, #84]	@ (80022c4 <getEncoderValue+0xc4>)
 800226e:	f003 fe77 	bl	8005f60 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, AS5600_I2C_ADDR, 0x0C, 1, &high_bytes_angle_data_2, sizeof(high_bytes_angle_data_2), HAL_MAX_DELAY);
 8002272:	f04f 33ff 	mov.w	r3, #4294967295
 8002276:	9302      	str	r3, [sp, #8]
 8002278:	2301      	movs	r3, #1
 800227a:	9301      	str	r3, [sp, #4]
 800227c:	4b12      	ldr	r3, [pc, #72]	@ (80022c8 <getEncoderValue+0xc8>)
 800227e:	9300      	str	r3, [sp, #0]
 8002280:	2301      	movs	r3, #1
 8002282:	220c      	movs	r2, #12
 8002284:	216c      	movs	r1, #108	@ 0x6c
 8002286:	480f      	ldr	r0, [pc, #60]	@ (80022c4 <getEncoderValue+0xc4>)
 8002288:	f003 fe6a 	bl	8005f60 <HAL_I2C_Mem_Read>
	raw_angle_2 = ((high_bytes_angle_data_2<< 8) | low_bytes_angle_data_2) & 0x0FFF;
 800228c:	4b0e      	ldr	r3, [pc, #56]	@ (80022c8 <getEncoderValue+0xc8>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	021b      	lsls	r3, r3, #8
 8002292:	b21a      	sxth	r2, r3
 8002294:	4b0a      	ldr	r3, [pc, #40]	@ (80022c0 <getEncoderValue+0xc0>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	b21b      	sxth	r3, r3
 800229a:	4313      	orrs	r3, r2
 800229c:	b21b      	sxth	r3, r3
 800229e:	b29b      	uxth	r3, r3
 80022a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022a4:	b29a      	uxth	r2, r3
 80022a6:	4b09      	ldr	r3, [pc, #36]	@ (80022cc <getEncoderValue+0xcc>)
 80022a8:	801a      	strh	r2, [r3, #0]
}
 80022aa:	bf00      	nop
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	200004c8 	.word	0x200004c8
 80022b4:	20000308 	.word	0x20000308
 80022b8:	200004c9 	.word	0x200004c9
 80022bc:	200004ca 	.word	0x200004ca
 80022c0:	200004cc 	.word	0x200004cc
 80022c4:	20000260 	.word	0x20000260
 80022c8:	200004cd 	.word	0x200004cd
 80022cc:	200004ce 	.word	0x200004ce

080022d0 <MPU6050_Init>:


void MPU6050_Init() {
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af04      	add	r7, sp, #16
    uint8_t check, data;

    // Check if MPU6050 is connected
    HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDR, 0x75, 1, &check, 1, 1000);
 80022d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022da:	9302      	str	r3, [sp, #8]
 80022dc:	2301      	movs	r3, #1
 80022de:	9301      	str	r3, [sp, #4]
 80022e0:	1dfb      	adds	r3, r7, #7
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	2301      	movs	r3, #1
 80022e6:	2275      	movs	r2, #117	@ 0x75
 80022e8:	21d0      	movs	r1, #208	@ 0xd0
 80022ea:	481c      	ldr	r0, [pc, #112]	@ (800235c <MPU6050_Init+0x8c>)
 80022ec:	f003 fe38 	bl	8005f60 <HAL_I2C_Mem_Read>
    if (check != 0x68) {
 80022f0:	79fb      	ldrb	r3, [r7, #7]
 80022f2:	2b68      	cmp	r3, #104	@ 0x68
 80022f4:	d12d      	bne.n	8002352 <MPU6050_Init+0x82>
        // MPU6050 not found, handle error
        return;
    }

    // Wake up MPU6050 (Write 0 to Power Management Register)
    data = 0x00;
 80022f6:	2300      	movs	r3, #0
 80022f8:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, 0x6B, 1, &data, 1, 1000);
 80022fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022fe:	9302      	str	r3, [sp, #8]
 8002300:	2301      	movs	r3, #1
 8002302:	9301      	str	r3, [sp, #4]
 8002304:	1dbb      	adds	r3, r7, #6
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	2301      	movs	r3, #1
 800230a:	226b      	movs	r2, #107	@ 0x6b
 800230c:	21d0      	movs	r1, #208	@ 0xd0
 800230e:	4813      	ldr	r0, [pc, #76]	@ (800235c <MPU6050_Init+0x8c>)
 8002310:	f003 fd12 	bl	8005d38 <HAL_I2C_Mem_Write>

    // Set accelerometer configuration (2g)
    data = 0x00;
 8002314:	2300      	movs	r3, #0
 8002316:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, 0x1C, 1, &data, 1, 1000);
 8002318:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800231c:	9302      	str	r3, [sp, #8]
 800231e:	2301      	movs	r3, #1
 8002320:	9301      	str	r3, [sp, #4]
 8002322:	1dbb      	adds	r3, r7, #6
 8002324:	9300      	str	r3, [sp, #0]
 8002326:	2301      	movs	r3, #1
 8002328:	221c      	movs	r2, #28
 800232a:	21d0      	movs	r1, #208	@ 0xd0
 800232c:	480b      	ldr	r0, [pc, #44]	@ (800235c <MPU6050_Init+0x8c>)
 800232e:	f003 fd03 	bl	8005d38 <HAL_I2C_Mem_Write>

    // Set gyroscope configuration (250/s)
    data = 0x00;
 8002332:	2300      	movs	r3, #0
 8002334:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, 0x1B, 1, &data, 1, 1000);
 8002336:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800233a:	9302      	str	r3, [sp, #8]
 800233c:	2301      	movs	r3, #1
 800233e:	9301      	str	r3, [sp, #4]
 8002340:	1dbb      	adds	r3, r7, #6
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	2301      	movs	r3, #1
 8002346:	221b      	movs	r2, #27
 8002348:	21d0      	movs	r1, #208	@ 0xd0
 800234a:	4804      	ldr	r0, [pc, #16]	@ (800235c <MPU6050_Init+0x8c>)
 800234c:	f003 fcf4 	bl	8005d38 <HAL_I2C_Mem_Write>
 8002350:	e000      	b.n	8002354 <MPU6050_Init+0x84>
        return;
 8002352:	bf00      	nop
}
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	200002b4 	.word	0x200002b4

08002360 <MPU6050_Read_All>:

void MPU6050_Read_All(int16_t *Accel, int16_t *Gyro, int16_t *Temp) {
 8002360:	b580      	push	{r7, lr}
 8002362:	b08c      	sub	sp, #48	@ 0x30
 8002364:	af04      	add	r7, sp, #16
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
    uint8_t data[14];

    // Read 14 bytes from MPU6050 starting at ACCEL_XOUT_H
    HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDR, 0x3B, 1, data, 14, 1000);
 800236c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002370:	9302      	str	r3, [sp, #8]
 8002372:	230e      	movs	r3, #14
 8002374:	9301      	str	r3, [sp, #4]
 8002376:	f107 0310 	add.w	r3, r7, #16
 800237a:	9300      	str	r3, [sp, #0]
 800237c:	2301      	movs	r3, #1
 800237e:	223b      	movs	r2, #59	@ 0x3b
 8002380:	21d0      	movs	r1, #208	@ 0xd0
 8002382:	4825      	ldr	r0, [pc, #148]	@ (8002418 <MPU6050_Read_All+0xb8>)
 8002384:	f003 fdec 	bl	8005f60 <HAL_I2C_Mem_Read>

    // Accelerometer values
    Accel[0] = (int16_t)(data[0] << 8 | data[1]);  // X
 8002388:	7c3b      	ldrb	r3, [r7, #16]
 800238a:	021b      	lsls	r3, r3, #8
 800238c:	b21a      	sxth	r2, r3
 800238e:	7c7b      	ldrb	r3, [r7, #17]
 8002390:	b21b      	sxth	r3, r3
 8002392:	4313      	orrs	r3, r2
 8002394:	b21a      	sxth	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	801a      	strh	r2, [r3, #0]
    Accel[1] = (int16_t)(data[2] << 8 | data[3]);  // Y
 800239a:	7cbb      	ldrb	r3, [r7, #18]
 800239c:	021b      	lsls	r3, r3, #8
 800239e:	b219      	sxth	r1, r3
 80023a0:	7cfb      	ldrb	r3, [r7, #19]
 80023a2:	b21a      	sxth	r2, r3
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	3302      	adds	r3, #2
 80023a8:	430a      	orrs	r2, r1
 80023aa:	b212      	sxth	r2, r2
 80023ac:	801a      	strh	r2, [r3, #0]
    Accel[2] = (int16_t)(data[4] << 8 | data[5]);  // Z
 80023ae:	7d3b      	ldrb	r3, [r7, #20]
 80023b0:	021b      	lsls	r3, r3, #8
 80023b2:	b219      	sxth	r1, r3
 80023b4:	7d7b      	ldrb	r3, [r7, #21]
 80023b6:	b21a      	sxth	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	3304      	adds	r3, #4
 80023bc:	430a      	orrs	r2, r1
 80023be:	b212      	sxth	r2, r2
 80023c0:	801a      	strh	r2, [r3, #0]

    // Temperature value
    *Temp = (int16_t)(data[6] << 8 | data[7]);
 80023c2:	7dbb      	ldrb	r3, [r7, #22]
 80023c4:	021b      	lsls	r3, r3, #8
 80023c6:	b21a      	sxth	r2, r3
 80023c8:	7dfb      	ldrb	r3, [r7, #23]
 80023ca:	b21b      	sxth	r3, r3
 80023cc:	4313      	orrs	r3, r2
 80023ce:	b21a      	sxth	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	801a      	strh	r2, [r3, #0]

    // Gyroscope values
    Gyro[0] = (int16_t)(data[8] << 8 | data[9]);   // X
 80023d4:	7e3b      	ldrb	r3, [r7, #24]
 80023d6:	021b      	lsls	r3, r3, #8
 80023d8:	b21a      	sxth	r2, r3
 80023da:	7e7b      	ldrb	r3, [r7, #25]
 80023dc:	b21b      	sxth	r3, r3
 80023de:	4313      	orrs	r3, r2
 80023e0:	b21a      	sxth	r2, r3
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	801a      	strh	r2, [r3, #0]
    Gyro[1] = (int16_t)(data[10] << 8 | data[11]); // Y
 80023e6:	7ebb      	ldrb	r3, [r7, #26]
 80023e8:	021b      	lsls	r3, r3, #8
 80023ea:	b219      	sxth	r1, r3
 80023ec:	7efb      	ldrb	r3, [r7, #27]
 80023ee:	b21a      	sxth	r2, r3
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	3302      	adds	r3, #2
 80023f4:	430a      	orrs	r2, r1
 80023f6:	b212      	sxth	r2, r2
 80023f8:	801a      	strh	r2, [r3, #0]
    Gyro[2] = (int16_t)(data[12] << 8 | data[13]); // Z
 80023fa:	7f3b      	ldrb	r3, [r7, #28]
 80023fc:	021b      	lsls	r3, r3, #8
 80023fe:	b219      	sxth	r1, r3
 8002400:	7f7b      	ldrb	r3, [r7, #29]
 8002402:	b21a      	sxth	r2, r3
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	3304      	adds	r3, #4
 8002408:	430a      	orrs	r2, r1
 800240a:	b212      	sxth	r2, r2
 800240c:	801a      	strh	r2, [r3, #0]
}
 800240e:	bf00      	nop
 8002410:	3720      	adds	r7, #32
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200002b4 	.word	0x200002b4

0800241c <getSensorValues>:

void getSensorValues(){
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8002420:	4825      	ldr	r0, [pc, #148]	@ (80024b8 <getSensorValues+0x9c>)
 8002422:	f002 f8c1 	bl	80045a8 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8002426:	2164      	movs	r1, #100	@ 0x64
 8002428:	4823      	ldr	r0, [pc, #140]	@ (80024b8 <getSensorValues+0x9c>)
 800242a:	f002 f977 	bl	800471c <HAL_ADC_PollForConversion>
	sensorsValues[0] = HAL_ADC_GetValue(&hadc1);
 800242e:	4822      	ldr	r0, [pc, #136]	@ (80024b8 <getSensorValues+0x9c>)
 8002430:	f002 fa4c 	bl	80048cc <HAL_ADC_GetValue>
 8002434:	ee07 0a90 	vmov	s15, r0
 8002438:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800243c:	4b1f      	ldr	r3, [pc, #124]	@ (80024bc <getSensorValues+0xa0>)
 800243e:	edc3 7a00 	vstr	s15, [r3]
	HAL_ADC_PollForConversion(&hadc1, 100);
 8002442:	2164      	movs	r1, #100	@ 0x64
 8002444:	481c      	ldr	r0, [pc, #112]	@ (80024b8 <getSensorValues+0x9c>)
 8002446:	f002 f969 	bl	800471c <HAL_ADC_PollForConversion>
	sensorsValues[1] = HAL_ADC_GetValue(&hadc1);
 800244a:	481b      	ldr	r0, [pc, #108]	@ (80024b8 <getSensorValues+0x9c>)
 800244c:	f002 fa3e 	bl	80048cc <HAL_ADC_GetValue>
 8002450:	ee07 0a90 	vmov	s15, r0
 8002454:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002458:	4b18      	ldr	r3, [pc, #96]	@ (80024bc <getSensorValues+0xa0>)
 800245a:	edc3 7a01 	vstr	s15, [r3, #4]
	HAL_ADC_PollForConversion(&hadc1, 100);
 800245e:	2164      	movs	r1, #100	@ 0x64
 8002460:	4815      	ldr	r0, [pc, #84]	@ (80024b8 <getSensorValues+0x9c>)
 8002462:	f002 f95b 	bl	800471c <HAL_ADC_PollForConversion>
	sensorsValues[2] = HAL_ADC_GetValue(&hadc1);
 8002466:	4814      	ldr	r0, [pc, #80]	@ (80024b8 <getSensorValues+0x9c>)
 8002468:	f002 fa30 	bl	80048cc <HAL_ADC_GetValue>
 800246c:	ee07 0a90 	vmov	s15, r0
 8002470:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002474:	4b11      	ldr	r3, [pc, #68]	@ (80024bc <getSensorValues+0xa0>)
 8002476:	edc3 7a02 	vstr	s15, [r3, #8]
	HAL_ADC_PollForConversion(&hadc1, 100);
 800247a:	2164      	movs	r1, #100	@ 0x64
 800247c:	480e      	ldr	r0, [pc, #56]	@ (80024b8 <getSensorValues+0x9c>)
 800247e:	f002 f94d 	bl	800471c <HAL_ADC_PollForConversion>
	sensorsValues[3] = HAL_ADC_GetValue(&hadc1);
 8002482:	480d      	ldr	r0, [pc, #52]	@ (80024b8 <getSensorValues+0x9c>)
 8002484:	f002 fa22 	bl	80048cc <HAL_ADC_GetValue>
 8002488:	ee07 0a90 	vmov	s15, r0
 800248c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002490:	4b0a      	ldr	r3, [pc, #40]	@ (80024bc <getSensorValues+0xa0>)
 8002492:	edc3 7a03 	vstr	s15, [r3, #12]
	HAL_ADC_PollForConversion(&hadc1, 100);
 8002496:	2164      	movs	r1, #100	@ 0x64
 8002498:	4807      	ldr	r0, [pc, #28]	@ (80024b8 <getSensorValues+0x9c>)
 800249a:	f002 f93f 	bl	800471c <HAL_ADC_PollForConversion>
	sensorsValues[4] = HAL_ADC_GetValue(&hadc1);
 800249e:	4806      	ldr	r0, [pc, #24]	@ (80024b8 <getSensorValues+0x9c>)
 80024a0:	f002 fa14 	bl	80048cc <HAL_ADC_GetValue>
 80024a4:	ee07 0a90 	vmov	s15, r0
 80024a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024ac:	4b03      	ldr	r3, [pc, #12]	@ (80024bc <getSensorValues+0xa0>)
 80024ae:	edc3 7a04 	vstr	s15, [r3, #16]
//	sprintf(msg, "%f,%f,%f,%f,%f\r\n",sensorsValues[0], sensorsValues[1], sensorsValues[2], sensorsValues[3], sensorsValues[4]);
//	HAL_UART_Transmit_IT(&huart2, (uint8_t*)msg , strlen(msg));

}
 80024b2:	bf00      	nop
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	200001fc 	.word	0x200001fc
 80024bc:	20000558 	.word	0x20000558

080024c0 <setLedBrightness>:
void setLedBrightness(int brightness) {
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,brightness);
 80024c8:	4b04      	ldr	r3, [pc, #16]	@ (80024dc <setLedBrightness+0x1c>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80024d0:	bf00      	nop
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	200003f4 	.word	0x200003f4

080024e0 <computeDeltaAngle>:

float computeDeltaAngle(uint16_t new_angle, uint16_t prev_angle) {
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	460a      	mov	r2, r1
 80024ea:	80fb      	strh	r3, [r7, #6]
 80024ec:	4613      	mov	r3, r2
 80024ee:	80bb      	strh	r3, [r7, #4]
    int16_t delta = new_angle - prev_angle;
 80024f0:	88fa      	ldrh	r2, [r7, #6]
 80024f2:	88bb      	ldrh	r3, [r7, #4]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	81fb      	strh	r3, [r7, #14]

    // Handle encoder overflow (angle wrapping)
    if (delta > (TICKS_PER_REV / 2)) {
 80024fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80024fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002502:	dd05      	ble.n	8002510 <computeDeltaAngle+0x30>
        delta -= TICKS_PER_REV;  // Counterclockwise overflow
 8002504:	89fb      	ldrh	r3, [r7, #14]
 8002506:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 800250a:	b29b      	uxth	r3, r3
 800250c:	81fb      	strh	r3, [r7, #14]
 800250e:	e009      	b.n	8002524 <computeDeltaAngle+0x44>
    } else if (delta < -(TICKS_PER_REV / 2)) {
 8002510:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002514:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 8002518:	da04      	bge.n	8002524 <computeDeltaAngle+0x44>
        delta += TICKS_PER_REV;  // Clockwise overflow
 800251a:	89fb      	ldrh	r3, [r7, #14]
 800251c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002520:	b29b      	uxth	r3, r3
 8002522:	81fb      	strh	r3, [r7, #14]
    }

    // Convert to radians
    return (delta * 2.0f * M_PI) / TICKS_PER_REV;
 8002524:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002528:	ee07 3a90 	vmov	s15, r3
 800252c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002530:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002534:	ee17 0a90 	vmov	r0, s15
 8002538:	f7fe f816 	bl	8000568 <__aeabi_f2d>
 800253c:	a30f      	add	r3, pc, #60	@ (adr r3, 800257c <computeDeltaAngle+0x9c>)
 800253e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002542:	f7fe f869 	bl	8000618 <__aeabi_dmul>
 8002546:	4602      	mov	r2, r0
 8002548:	460b      	mov	r3, r1
 800254a:	4610      	mov	r0, r2
 800254c:	4619      	mov	r1, r3
 800254e:	f04f 0200 	mov.w	r2, #0
 8002552:	4b09      	ldr	r3, [pc, #36]	@ (8002578 <computeDeltaAngle+0x98>)
 8002554:	f7fe f98a 	bl	800086c <__aeabi_ddiv>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	4610      	mov	r0, r2
 800255e:	4619      	mov	r1, r3
 8002560:	f7fe fb52 	bl	8000c08 <__aeabi_d2f>
 8002564:	4603      	mov	r3, r0
 8002566:	ee07 3a90 	vmov	s15, r3
}
 800256a:	eeb0 0a67 	vmov.f32	s0, s15
 800256e:	3710      	adds	r7, #16
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	f3af 8000 	nop.w
 8002578:	40b00000 	.word	0x40b00000
 800257c:	54442d18 	.word	0x54442d18
 8002580:	400921fb 	.word	0x400921fb
 8002584:	00000000 	.word	0x00000000

08002588 <updateRobotPosition>:

void updateRobotPosition() {
 8002588:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800258c:	b086      	sub	sp, #24
 800258e:	af00      	add	r7, sp, #0
    // Read new encoder values
    getEncoderValue();
 8002590:	f7ff fe36 	bl	8002200 <getEncoderValue>

    // Compute angle changes
    float delta_angle_L = computeDeltaAngle(raw_angle, prev_angle_L);
 8002594:	4b90      	ldr	r3, [pc, #576]	@ (80027d8 <updateRobotPosition+0x250>)
 8002596:	881b      	ldrh	r3, [r3, #0]
 8002598:	b29b      	uxth	r3, r3
 800259a:	4a90      	ldr	r2, [pc, #576]	@ (80027dc <updateRobotPosition+0x254>)
 800259c:	8812      	ldrh	r2, [r2, #0]
 800259e:	4611      	mov	r1, r2
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff ff9d 	bl	80024e0 <computeDeltaAngle>
 80025a6:	ed87 0a05 	vstr	s0, [r7, #20]
    float delta_angle_R = computeDeltaAngle(raw_angle_2, prev_angle_R);
 80025aa:	4b8d      	ldr	r3, [pc, #564]	@ (80027e0 <updateRobotPosition+0x258>)
 80025ac:	881b      	ldrh	r3, [r3, #0]
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	4a8c      	ldr	r2, [pc, #560]	@ (80027e4 <updateRobotPosition+0x25c>)
 80025b2:	8812      	ldrh	r2, [r2, #0]
 80025b4:	4611      	mov	r1, r2
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff ff92 	bl	80024e0 <computeDeltaAngle>
 80025bc:	ed87 0a04 	vstr	s0, [r7, #16]

    // Convert to linear displacement
    float d_L = delta_angle_L * WHEEL_RADIUS;
 80025c0:	6978      	ldr	r0, [r7, #20]
 80025c2:	f7fd ffd1 	bl	8000568 <__aeabi_f2d>
 80025c6:	a37a      	add	r3, pc, #488	@ (adr r3, 80027b0 <updateRobotPosition+0x228>)
 80025c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025cc:	f7fe f824 	bl	8000618 <__aeabi_dmul>
 80025d0:	4602      	mov	r2, r0
 80025d2:	460b      	mov	r3, r1
 80025d4:	4610      	mov	r0, r2
 80025d6:	4619      	mov	r1, r3
 80025d8:	f7fe fb16 	bl	8000c08 <__aeabi_d2f>
 80025dc:	4603      	mov	r3, r0
 80025de:	60fb      	str	r3, [r7, #12]
    float d_R = delta_angle_R * WHEEL_RADIUS;
 80025e0:	6938      	ldr	r0, [r7, #16]
 80025e2:	f7fd ffc1 	bl	8000568 <__aeabi_f2d>
 80025e6:	a372      	add	r3, pc, #456	@ (adr r3, 80027b0 <updateRobotPosition+0x228>)
 80025e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ec:	f7fe f814 	bl	8000618 <__aeabi_dmul>
 80025f0:	4602      	mov	r2, r0
 80025f2:	460b      	mov	r3, r1
 80025f4:	4610      	mov	r0, r2
 80025f6:	4619      	mov	r1, r3
 80025f8:	f7fe fb06 	bl	8000c08 <__aeabi_d2f>
 80025fc:	4603      	mov	r3, r0
 80025fe:	60bb      	str	r3, [r7, #8]
    float d_C = (d_L + d_R) / 2.0;  // Center displacement
 8002600:	ed97 7a03 	vldr	s14, [r7, #12]
 8002604:	edd7 7a02 	vldr	s15, [r7, #8]
 8002608:	ee37 7a27 	vadd.f32	s14, s14, s15
 800260c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002610:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002614:	edc7 7a01 	vstr	s15, [r7, #4]
    float d_theta = (d_R - d_L) / WHEEL_BASE;  // Change in orientation
 8002618:	ed97 7a02 	vldr	s14, [r7, #8]
 800261c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002620:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002624:	ee17 0a90 	vmov	r0, s15
 8002628:	f7fd ff9e 	bl	8000568 <__aeabi_f2d>
 800262c:	a362      	add	r3, pc, #392	@ (adr r3, 80027b8 <updateRobotPosition+0x230>)
 800262e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002632:	f7fe f91b 	bl	800086c <__aeabi_ddiv>
 8002636:	4602      	mov	r2, r0
 8002638:	460b      	mov	r3, r1
 800263a:	4610      	mov	r0, r2
 800263c:	4619      	mov	r1, r3
 800263e:	f7fe fae3 	bl	8000c08 <__aeabi_d2f>
 8002642:	4603      	mov	r3, r0
 8002644:	603b      	str	r3, [r7, #0]

    // Update position
    x_pos += d_C * cos(theta);
 8002646:	4b68      	ldr	r3, [pc, #416]	@ (80027e8 <updateRobotPosition+0x260>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4618      	mov	r0, r3
 800264c:	f7fd ff8c 	bl	8000568 <__aeabi_f2d>
 8002650:	4604      	mov	r4, r0
 8002652:	460d      	mov	r5, r1
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f7fd ff87 	bl	8000568 <__aeabi_f2d>
 800265a:	4680      	mov	r8, r0
 800265c:	4689      	mov	r9, r1
 800265e:	4b63      	ldr	r3, [pc, #396]	@ (80027ec <updateRobotPosition+0x264>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f7fd ff80 	bl	8000568 <__aeabi_f2d>
 8002668:	4602      	mov	r2, r0
 800266a:	460b      	mov	r3, r1
 800266c:	ec43 2b10 	vmov	d0, r2, r3
 8002670:	f00d f896 	bl	800f7a0 <cos>
 8002674:	ec53 2b10 	vmov	r2, r3, d0
 8002678:	4640      	mov	r0, r8
 800267a:	4649      	mov	r1, r9
 800267c:	f7fd ffcc 	bl	8000618 <__aeabi_dmul>
 8002680:	4602      	mov	r2, r0
 8002682:	460b      	mov	r3, r1
 8002684:	4620      	mov	r0, r4
 8002686:	4629      	mov	r1, r5
 8002688:	f7fd fe10 	bl	80002ac <__adddf3>
 800268c:	4602      	mov	r2, r0
 800268e:	460b      	mov	r3, r1
 8002690:	4610      	mov	r0, r2
 8002692:	4619      	mov	r1, r3
 8002694:	f7fe fab8 	bl	8000c08 <__aeabi_d2f>
 8002698:	4603      	mov	r3, r0
 800269a:	4a53      	ldr	r2, [pc, #332]	@ (80027e8 <updateRobotPosition+0x260>)
 800269c:	6013      	str	r3, [r2, #0]
    y_pos += d_C * sin(theta);
 800269e:	4b54      	ldr	r3, [pc, #336]	@ (80027f0 <updateRobotPosition+0x268>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7fd ff60 	bl	8000568 <__aeabi_f2d>
 80026a8:	4604      	mov	r4, r0
 80026aa:	460d      	mov	r5, r1
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7fd ff5b 	bl	8000568 <__aeabi_f2d>
 80026b2:	4680      	mov	r8, r0
 80026b4:	4689      	mov	r9, r1
 80026b6:	4b4d      	ldr	r3, [pc, #308]	@ (80027ec <updateRobotPosition+0x264>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7fd ff54 	bl	8000568 <__aeabi_f2d>
 80026c0:	4602      	mov	r2, r0
 80026c2:	460b      	mov	r3, r1
 80026c4:	ec43 2b10 	vmov	d0, r2, r3
 80026c8:	f00d f8be 	bl	800f848 <sin>
 80026cc:	ec53 2b10 	vmov	r2, r3, d0
 80026d0:	4640      	mov	r0, r8
 80026d2:	4649      	mov	r1, r9
 80026d4:	f7fd ffa0 	bl	8000618 <__aeabi_dmul>
 80026d8:	4602      	mov	r2, r0
 80026da:	460b      	mov	r3, r1
 80026dc:	4620      	mov	r0, r4
 80026de:	4629      	mov	r1, r5
 80026e0:	f7fd fde4 	bl	80002ac <__adddf3>
 80026e4:	4602      	mov	r2, r0
 80026e6:	460b      	mov	r3, r1
 80026e8:	4610      	mov	r0, r2
 80026ea:	4619      	mov	r1, r3
 80026ec:	f7fe fa8c 	bl	8000c08 <__aeabi_d2f>
 80026f0:	4603      	mov	r3, r0
 80026f2:	4a3f      	ldr	r2, [pc, #252]	@ (80027f0 <updateRobotPosition+0x268>)
 80026f4:	6013      	str	r3, [r2, #0]
    theta += d_theta;
 80026f6:	4b3d      	ldr	r3, [pc, #244]	@ (80027ec <updateRobotPosition+0x264>)
 80026f8:	ed93 7a00 	vldr	s14, [r3]
 80026fc:	edd7 7a00 	vldr	s15, [r7]
 8002700:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002704:	4b39      	ldr	r3, [pc, #228]	@ (80027ec <updateRobotPosition+0x264>)
 8002706:	edc3 7a00 	vstr	s15, [r3]

    // Keep theta in range [-, ]
    if (theta > M_PI) {
 800270a:	4b38      	ldr	r3, [pc, #224]	@ (80027ec <updateRobotPosition+0x264>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4618      	mov	r0, r3
 8002710:	f7fd ff2a 	bl	8000568 <__aeabi_f2d>
 8002714:	a32a      	add	r3, pc, #168	@ (adr r3, 80027c0 <updateRobotPosition+0x238>)
 8002716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800271a:	f7fe fa0d 	bl	8000b38 <__aeabi_dcmpgt>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d013      	beq.n	800274c <updateRobotPosition+0x1c4>
        theta -= 2.0 * M_PI;
 8002724:	4b31      	ldr	r3, [pc, #196]	@ (80027ec <updateRobotPosition+0x264>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4618      	mov	r0, r3
 800272a:	f7fd ff1d 	bl	8000568 <__aeabi_f2d>
 800272e:	a326      	add	r3, pc, #152	@ (adr r3, 80027c8 <updateRobotPosition+0x240>)
 8002730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002734:	f7fd fdb8 	bl	80002a8 <__aeabi_dsub>
 8002738:	4602      	mov	r2, r0
 800273a:	460b      	mov	r3, r1
 800273c:	4610      	mov	r0, r2
 800273e:	4619      	mov	r1, r3
 8002740:	f7fe fa62 	bl	8000c08 <__aeabi_d2f>
 8002744:	4603      	mov	r3, r0
 8002746:	4a29      	ldr	r2, [pc, #164]	@ (80027ec <updateRobotPosition+0x264>)
 8002748:	6013      	str	r3, [r2, #0]
 800274a:	e01f      	b.n	800278c <updateRobotPosition+0x204>
    } else if (theta < -M_PI) {
 800274c:	4b27      	ldr	r3, [pc, #156]	@ (80027ec <updateRobotPosition+0x264>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4618      	mov	r0, r3
 8002752:	f7fd ff09 	bl	8000568 <__aeabi_f2d>
 8002756:	a31e      	add	r3, pc, #120	@ (adr r3, 80027d0 <updateRobotPosition+0x248>)
 8002758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800275c:	f7fe f9ce 	bl	8000afc <__aeabi_dcmplt>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d012      	beq.n	800278c <updateRobotPosition+0x204>
        theta += 2.0 * M_PI;
 8002766:	4b21      	ldr	r3, [pc, #132]	@ (80027ec <updateRobotPosition+0x264>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4618      	mov	r0, r3
 800276c:	f7fd fefc 	bl	8000568 <__aeabi_f2d>
 8002770:	a315      	add	r3, pc, #84	@ (adr r3, 80027c8 <updateRobotPosition+0x240>)
 8002772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002776:	f7fd fd99 	bl	80002ac <__adddf3>
 800277a:	4602      	mov	r2, r0
 800277c:	460b      	mov	r3, r1
 800277e:	4610      	mov	r0, r2
 8002780:	4619      	mov	r1, r3
 8002782:	f7fe fa41 	bl	8000c08 <__aeabi_d2f>
 8002786:	4603      	mov	r3, r0
 8002788:	4a18      	ldr	r2, [pc, #96]	@ (80027ec <updateRobotPosition+0x264>)
 800278a:	6013      	str	r3, [r2, #0]
    }

    // Store previous angles
    prev_angle_L = raw_angle;
 800278c:	4b12      	ldr	r3, [pc, #72]	@ (80027d8 <updateRobotPosition+0x250>)
 800278e:	881b      	ldrh	r3, [r3, #0]
 8002790:	b29a      	uxth	r2, r3
 8002792:	4b12      	ldr	r3, [pc, #72]	@ (80027dc <updateRobotPosition+0x254>)
 8002794:	801a      	strh	r2, [r3, #0]
    prev_angle_R = raw_angle_2;
 8002796:	4b12      	ldr	r3, [pc, #72]	@ (80027e0 <updateRobotPosition+0x258>)
 8002798:	881b      	ldrh	r3, [r3, #0]
 800279a:	b29a      	uxth	r2, r3
 800279c:	4b11      	ldr	r3, [pc, #68]	@ (80027e4 <updateRobotPosition+0x25c>)
 800279e:	801a      	strh	r2, [r3, #0]
}
 80027a0:	bf00      	nop
 80027a2:	3718      	adds	r7, #24
 80027a4:	46bd      	mov	sp, r7
 80027a6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80027aa:	bf00      	nop
 80027ac:	f3af 8000 	nop.w
 80027b0:	eb851eb8 	.word	0xeb851eb8
 80027b4:	3f9eb851 	.word	0x3f9eb851
 80027b8:	66666666 	.word	0x66666666
 80027bc:	3fc66666 	.word	0x3fc66666
 80027c0:	54442d18 	.word	0x54442d18
 80027c4:	400921fb 	.word	0x400921fb
 80027c8:	54442d18 	.word	0x54442d18
 80027cc:	401921fb 	.word	0x401921fb
 80027d0:	54442d18 	.word	0x54442d18
 80027d4:	c00921fb 	.word	0xc00921fb
 80027d8:	200004ca 	.word	0x200004ca
 80027dc:	20000578 	.word	0x20000578
 80027e0:	200004ce 	.word	0x200004ce
 80027e4:	2000057a 	.word	0x2000057a
 80027e8:	2000056c 	.word	0x2000056c
 80027ec:	20000574 	.word	0x20000574
 80027f0:	20000570 	.word	0x20000570

080027f4 <sendRobotData>:

void sendRobotData() {
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
	cJSON *jsonObj = cJSON_CreateObject();
 80027fa:	f7ff fc05 	bl	8002008 <cJSON_CreateObject>
 80027fe:	6078      	str	r0, [r7, #4]

	cJSON_AddNumberToObject(jsonObj, "sensorValue1", sensorsValues[0]);
 8002800:	4b79      	ldr	r3, [pc, #484]	@ (80029e8 <sendRobotData+0x1f4>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f7fd feaf 	bl	8000568 <__aeabi_f2d>
 800280a:	4602      	mov	r2, r0
 800280c:	460b      	mov	r3, r1
 800280e:	ec43 2b10 	vmov	d0, r2, r3
 8002812:	4976      	ldr	r1, [pc, #472]	@ (80029ec <sendRobotData+0x1f8>)
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f7ff fb89 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "sensorValue2", sensorsValues[1]);
 800281a:	4b73      	ldr	r3, [pc, #460]	@ (80029e8 <sendRobotData+0x1f4>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	4618      	mov	r0, r3
 8002820:	f7fd fea2 	bl	8000568 <__aeabi_f2d>
 8002824:	4602      	mov	r2, r0
 8002826:	460b      	mov	r3, r1
 8002828:	ec43 2b10 	vmov	d0, r2, r3
 800282c:	4970      	ldr	r1, [pc, #448]	@ (80029f0 <sendRobotData+0x1fc>)
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f7ff fb7c 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "sensorValue3", sensorsValues[2]);
 8002834:	4b6c      	ldr	r3, [pc, #432]	@ (80029e8 <sendRobotData+0x1f4>)
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	4618      	mov	r0, r3
 800283a:	f7fd fe95 	bl	8000568 <__aeabi_f2d>
 800283e:	4602      	mov	r2, r0
 8002840:	460b      	mov	r3, r1
 8002842:	ec43 2b10 	vmov	d0, r2, r3
 8002846:	496b      	ldr	r1, [pc, #428]	@ (80029f4 <sendRobotData+0x200>)
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f7ff fb6f 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "sensorValue4", sensorsValues[3]);
 800284e:	4b66      	ldr	r3, [pc, #408]	@ (80029e8 <sendRobotData+0x1f4>)
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	4618      	mov	r0, r3
 8002854:	f7fd fe88 	bl	8000568 <__aeabi_f2d>
 8002858:	4602      	mov	r2, r0
 800285a:	460b      	mov	r3, r1
 800285c:	ec43 2b10 	vmov	d0, r2, r3
 8002860:	4965      	ldr	r1, [pc, #404]	@ (80029f8 <sendRobotData+0x204>)
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f7ff fb62 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "sensorValue5", sensorsValues[4]);
 8002868:	4b5f      	ldr	r3, [pc, #380]	@ (80029e8 <sendRobotData+0x1f4>)
 800286a:	691b      	ldr	r3, [r3, #16]
 800286c:	4618      	mov	r0, r3
 800286e:	f7fd fe7b 	bl	8000568 <__aeabi_f2d>
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	ec43 2b10 	vmov	d0, r2, r3
 800287a:	4960      	ldr	r1, [pc, #384]	@ (80029fc <sendRobotData+0x208>)
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f7ff fb55 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "xPos", x_pos);
 8002882:	4b5f      	ldr	r3, [pc, #380]	@ (8002a00 <sendRobotData+0x20c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4618      	mov	r0, r3
 8002888:	f7fd fe6e 	bl	8000568 <__aeabi_f2d>
 800288c:	4602      	mov	r2, r0
 800288e:	460b      	mov	r3, r1
 8002890:	ec43 2b10 	vmov	d0, r2, r3
 8002894:	495b      	ldr	r1, [pc, #364]	@ (8002a04 <sendRobotData+0x210>)
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f7ff fb48 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "yPos", y_pos);
 800289c:	4b5a      	ldr	r3, [pc, #360]	@ (8002a08 <sendRobotData+0x214>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7fd fe61 	bl	8000568 <__aeabi_f2d>
 80028a6:	4602      	mov	r2, r0
 80028a8:	460b      	mov	r3, r1
 80028aa:	ec43 2b10 	vmov	d0, r2, r3
 80028ae:	4957      	ldr	r1, [pc, #348]	@ (8002a0c <sendRobotData+0x218>)
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f7ff fb3b 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "theta", theta);
 80028b6:	4b56      	ldr	r3, [pc, #344]	@ (8002a10 <sendRobotData+0x21c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fd fe54 	bl	8000568 <__aeabi_f2d>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	ec43 2b10 	vmov	d0, r2, r3
 80028c8:	4952      	ldr	r1, [pc, #328]	@ (8002a14 <sendRobotData+0x220>)
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f7ff fb2e 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "rawAngle1", raw_angle);
 80028d0:	4b51      	ldr	r3, [pc, #324]	@ (8002a18 <sendRobotData+0x224>)
 80028d2:	881b      	ldrh	r3, [r3, #0]
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fd fe24 	bl	8000524 <__aeabi_ui2d>
 80028dc:	4602      	mov	r2, r0
 80028de:	460b      	mov	r3, r1
 80028e0:	ec43 2b10 	vmov	d0, r2, r3
 80028e4:	494d      	ldr	r1, [pc, #308]	@ (8002a1c <sendRobotData+0x228>)
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7ff fb20 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "rawAngle2", raw_angle_2);
 80028ec:	4b4c      	ldr	r3, [pc, #304]	@ (8002a20 <sendRobotData+0x22c>)
 80028ee:	881b      	ldrh	r3, [r3, #0]
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7fd fe16 	bl	8000524 <__aeabi_ui2d>
 80028f8:	4602      	mov	r2, r0
 80028fa:	460b      	mov	r3, r1
 80028fc:	ec43 2b10 	vmov	d0, r2, r3
 8002900:	4948      	ldr	r1, [pc, #288]	@ (8002a24 <sendRobotData+0x230>)
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f7ff fb12 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "xGyro", Gyro_f[0]);
 8002908:	4b47      	ldr	r3, [pc, #284]	@ (8002a28 <sendRobotData+0x234>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4618      	mov	r0, r3
 800290e:	f7fd fe2b 	bl	8000568 <__aeabi_f2d>
 8002912:	4602      	mov	r2, r0
 8002914:	460b      	mov	r3, r1
 8002916:	ec43 2b10 	vmov	d0, r2, r3
 800291a:	4944      	ldr	r1, [pc, #272]	@ (8002a2c <sendRobotData+0x238>)
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f7ff fb05 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "yGyro", Gyro_f[1]);
 8002922:	4b41      	ldr	r3, [pc, #260]	@ (8002a28 <sendRobotData+0x234>)
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	4618      	mov	r0, r3
 8002928:	f7fd fe1e 	bl	8000568 <__aeabi_f2d>
 800292c:	4602      	mov	r2, r0
 800292e:	460b      	mov	r3, r1
 8002930:	ec43 2b10 	vmov	d0, r2, r3
 8002934:	493e      	ldr	r1, [pc, #248]	@ (8002a30 <sendRobotData+0x23c>)
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f7ff faf8 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "zGyro", Gyro_f[2]);
 800293c:	4b3a      	ldr	r3, [pc, #232]	@ (8002a28 <sendRobotData+0x234>)
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	4618      	mov	r0, r3
 8002942:	f7fd fe11 	bl	8000568 <__aeabi_f2d>
 8002946:	4602      	mov	r2, r0
 8002948:	460b      	mov	r3, r1
 800294a:	ec43 2b10 	vmov	d0, r2, r3
 800294e:	4939      	ldr	r1, [pc, #228]	@ (8002a34 <sendRobotData+0x240>)
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f7ff faeb 	bl	8001f2c <cJSON_AddNumberToObject>

	cJSON_AddNumberToObject(jsonObj, "xAccel", Accel_f[0]);
 8002956:	4b38      	ldr	r3, [pc, #224]	@ (8002a38 <sendRobotData+0x244>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4618      	mov	r0, r3
 800295c:	f7fd fe04 	bl	8000568 <__aeabi_f2d>
 8002960:	4602      	mov	r2, r0
 8002962:	460b      	mov	r3, r1
 8002964:	ec43 2b10 	vmov	d0, r2, r3
 8002968:	4934      	ldr	r1, [pc, #208]	@ (8002a3c <sendRobotData+0x248>)
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f7ff fade 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "yAccel", Accel_f[1]);
 8002970:	4b31      	ldr	r3, [pc, #196]	@ (8002a38 <sendRobotData+0x244>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	4618      	mov	r0, r3
 8002976:	f7fd fdf7 	bl	8000568 <__aeabi_f2d>
 800297a:	4602      	mov	r2, r0
 800297c:	460b      	mov	r3, r1
 800297e:	ec43 2b10 	vmov	d0, r2, r3
 8002982:	492f      	ldr	r1, [pc, #188]	@ (8002a40 <sendRobotData+0x24c>)
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7ff fad1 	bl	8001f2c <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(jsonObj, "zAccel", Accel_f[2]);
 800298a:	4b2b      	ldr	r3, [pc, #172]	@ (8002a38 <sendRobotData+0x244>)
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	4618      	mov	r0, r3
 8002990:	f7fd fdea 	bl	8000568 <__aeabi_f2d>
 8002994:	4602      	mov	r2, r0
 8002996:	460b      	mov	r3, r1
 8002998:	ec43 2b10 	vmov	d0, r2, r3
 800299c:	4929      	ldr	r1, [pc, #164]	@ (8002a44 <sendRobotData+0x250>)
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f7ff fac4 	bl	8001f2c <cJSON_AddNumberToObject>

	cJSON_AddNumberToObject(jsonObj, "Temp", Temp_f);
 80029a4:	4b28      	ldr	r3, [pc, #160]	@ (8002a48 <sendRobotData+0x254>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7fd fddd 	bl	8000568 <__aeabi_f2d>
 80029ae:	4602      	mov	r2, r0
 80029b0:	460b      	mov	r3, r1
 80029b2:	ec43 2b10 	vmov	d0, r2, r3
 80029b6:	4925      	ldr	r1, [pc, #148]	@ (8002a4c <sendRobotData+0x258>)
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f7ff fab7 	bl	8001f2c <cJSON_AddNumberToObject>



	    // Convert JSON object to string
	char *jsonString = cJSON_PrintUnformatted(jsonObj);
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f7fe ff74 	bl	80018ac <cJSON_PrintUnformatted>
 80029c4:	6038      	str	r0, [r7, #0]

	// Send JSON string via UART (or any other communication interface)
	HAL_UART_Transmit_IT(&huart2, (uint8_t*)jsonString, strlen(jsonString));
 80029c6:	6838      	ldr	r0, [r7, #0]
 80029c8:	f7fd fc62 	bl	8000290 <strlen>
 80029cc:	4603      	mov	r3, r0
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	461a      	mov	r2, r3
 80029d2:	6839      	ldr	r1, [r7, #0]
 80029d4:	481e      	ldr	r0, [pc, #120]	@ (8002a50 <sendRobotData+0x25c>)
 80029d6:	f006 fb05 	bl	8008fe4 <HAL_UART_Transmit_IT>

	// Free the JSON object after use
	cJSON_Delete(jsonObj);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f7fe fb50 	bl	8001080 <cJSON_Delete>
}
 80029e0:	bf00      	nop
 80029e2:	3708      	adds	r7, #8
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	20000558 	.word	0x20000558
 80029ec:	0801090c 	.word	0x0801090c
 80029f0:	0801091c 	.word	0x0801091c
 80029f4:	0801092c 	.word	0x0801092c
 80029f8:	0801093c 	.word	0x0801093c
 80029fc:	0801094c 	.word	0x0801094c
 8002a00:	2000056c 	.word	0x2000056c
 8002a04:	0801095c 	.word	0x0801095c
 8002a08:	20000570 	.word	0x20000570
 8002a0c:	08010964 	.word	0x08010964
 8002a10:	20000574 	.word	0x20000574
 8002a14:	0801096c 	.word	0x0801096c
 8002a18:	200004ca 	.word	0x200004ca
 8002a1c:	08010974 	.word	0x08010974
 8002a20:	200004ce 	.word	0x200004ce
 8002a24:	08010980 	.word	0x08010980
 8002a28:	20000598 	.word	0x20000598
 8002a2c:	0801098c 	.word	0x0801098c
 8002a30:	08010994 	.word	0x08010994
 8002a34:	0801099c 	.word	0x0801099c
 8002a38:	2000058c 	.word	0x2000058c
 8002a3c:	080109a4 	.word	0x080109a4
 8002a40:	080109ac 	.word	0x080109ac
 8002a44:	080109b4 	.word	0x080109b4
 8002a48:	200005a4 	.word	0x200005a4
 8002a4c:	080109bc 	.word	0x080109bc
 8002a50:	20000440 	.word	0x20000440
 8002a54:	00000000 	.word	0x00000000

08002a58 <Convert_To_Units>:

void Convert_To_Units(int16_t *Accel, int16_t *Gyro, int16_t Temp, float *Accel_f, float *Gyro_f, float *Temp_f) {
 8002a58:	b590      	push	{r4, r7, lr}
 8002a5a:	b087      	sub	sp, #28
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	60f8      	str	r0, [r7, #12]
 8002a60:	60b9      	str	r1, [r7, #8]
 8002a62:	603b      	str	r3, [r7, #0]
 8002a64:	4613      	mov	r3, r2
 8002a66:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < 3; i++) {
 8002a68:	2300      	movs	r3, #0
 8002a6a:	617b      	str	r3, [r7, #20]
 8002a6c:	e036      	b.n	8002adc <Convert_To_Units+0x84>
        Accel_f[i] = Accel[i] / ACCEL_SCALE; // g
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	4413      	add	r3, r2
 8002a76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7fd fd62 	bl	8000544 <__aeabi_i2d>
 8002a80:	f04f 0200 	mov.w	r2, #0
 8002a84:	4b2c      	ldr	r3, [pc, #176]	@ (8002b38 <Convert_To_Units+0xe0>)
 8002a86:	f7fd fef1 	bl	800086c <__aeabi_ddiv>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	4610      	mov	r0, r2
 8002a90:	4619      	mov	r1, r3
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	683a      	ldr	r2, [r7, #0]
 8002a98:	18d4      	adds	r4, r2, r3
 8002a9a:	f7fe f8b5 	bl	8000c08 <__aeabi_d2f>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	6023      	str	r3, [r4, #0]
        Gyro_f[i]  = Gyro[i]  / GYRO_SCALE;  // /s
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7fd fd48 	bl	8000544 <__aeabi_i2d>
 8002ab4:	a31c      	add	r3, pc, #112	@ (adr r3, 8002b28 <Convert_To_Units+0xd0>)
 8002ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aba:	f7fd fed7 	bl	800086c <__aeabi_ddiv>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	4610      	mov	r0, r2
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002acc:	18d4      	adds	r4, r2, r3
 8002ace:	f7fe f89b 	bl	8000c08 <__aeabi_d2f>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	6023      	str	r3, [r4, #0]
    for (int i = 0; i < 3; i++) {
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	ddc5      	ble.n	8002a6e <Convert_To_Units+0x16>
    }
    *Temp_f = (Temp / TEMP_SCALE) + TEMP_OFFSET; // C
 8002ae2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7fd fd2c 	bl	8000544 <__aeabi_i2d>
 8002aec:	f04f 0200 	mov.w	r2, #0
 8002af0:	4b12      	ldr	r3, [pc, #72]	@ (8002b3c <Convert_To_Units+0xe4>)
 8002af2:	f7fd febb 	bl	800086c <__aeabi_ddiv>
 8002af6:	4602      	mov	r2, r0
 8002af8:	460b      	mov	r3, r1
 8002afa:	4610      	mov	r0, r2
 8002afc:	4619      	mov	r1, r3
 8002afe:	a30c      	add	r3, pc, #48	@ (adr r3, 8002b30 <Convert_To_Units+0xd8>)
 8002b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b04:	f7fd fbd2 	bl	80002ac <__adddf3>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	4610      	mov	r0, r2
 8002b0e:	4619      	mov	r1, r3
 8002b10:	f7fe f87a 	bl	8000c08 <__aeabi_d2f>
 8002b14:	4602      	mov	r2, r0
 8002b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b18:	601a      	str	r2, [r3, #0]
}
 8002b1a:	bf00      	nop
 8002b1c:	371c      	adds	r7, #28
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd90      	pop	{r4, r7, pc}
 8002b22:	bf00      	nop
 8002b24:	f3af 8000 	nop.w
 8002b28:	00000000 	.word	0x00000000
 8002b2c:	40606000 	.word	0x40606000
 8002b30:	0a3d70a4 	.word	0x0a3d70a4
 8002b34:	404243d7 	.word	0x404243d7
 8002b38:	40d00000 	.word	0x40d00000
 8002b3c:	40754000 	.word	0x40754000

08002b40 <Encoders_Init>:

void Encoders_Init() {
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
    prev_angle_L = raw_angle;
 8002b44:	4b07      	ldr	r3, [pc, #28]	@ (8002b64 <Encoders_Init+0x24>)
 8002b46:	881b      	ldrh	r3, [r3, #0]
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	4b07      	ldr	r3, [pc, #28]	@ (8002b68 <Encoders_Init+0x28>)
 8002b4c:	801a      	strh	r2, [r3, #0]
    prev_angle_R = raw_angle_2;
 8002b4e:	4b07      	ldr	r3, [pc, #28]	@ (8002b6c <Encoders_Init+0x2c>)
 8002b50:	881b      	ldrh	r3, [r3, #0]
 8002b52:	b29a      	uxth	r2, r3
 8002b54:	4b06      	ldr	r3, [pc, #24]	@ (8002b70 <Encoders_Init+0x30>)
 8002b56:	801a      	strh	r2, [r3, #0]
}
 8002b58:	bf00      	nop
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	200004ca 	.word	0x200004ca
 8002b68:	20000578 	.word	0x20000578
 8002b6c:	200004ce 	.word	0x200004ce
 8002b70:	2000057a 	.word	0x2000057a

08002b74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b7a:	f001 f93f 	bl	8003dfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b7e:	f000 f85b 	bl	8002c38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b82:	f000 fbb5 	bl	80032f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002b86:	f000 fb83 	bl	8003290 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002b8a:	f000 fa1f 	bl	8002fcc <MX_TIM2_Init>
  MX_TIM3_Init();
 8002b8e:	f000 fa93 	bl	80030b8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002b92:	f000 fb07 	bl	80031a4 <MX_TIM4_Init>
  MX_ADC1_Init();
 8002b96:	f000 f8a1 	bl	8002cdc <MX_ADC1_Init>
  MX_I2C1_Init();
 8002b9a:	f000 f957 	bl	8002e4c <MX_I2C1_Init>
  MX_I2C3_Init();
 8002b9e:	f000 f9d5 	bl	8002f4c <MX_I2C3_Init>
  MX_I2C2_Init();
 8002ba2:	f000 f993 	bl	8002ecc <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &receivedSign, 1);
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	4917      	ldr	r1, [pc, #92]	@ (8002c08 <main+0x94>)
 8002baa:	4818      	ldr	r0, [pc, #96]	@ (8002c0c <main+0x98>)
 8002bac:	f006 fa78 	bl	80090a0 <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002bb0:	2108      	movs	r1, #8
 8002bb2:	4817      	ldr	r0, [pc, #92]	@ (8002c10 <main+0x9c>)
 8002bb4:	f005 fa20 	bl	8007ff8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002bb8:	2100      	movs	r1, #0
 8002bba:	4816      	ldr	r0, [pc, #88]	@ (8002c14 <main+0xa0>)
 8002bbc:	f005 fa1c 	bl	8007ff8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	4815      	ldr	r0, [pc, #84]	@ (8002c18 <main+0xa4>)
 8002bc4:	f005 fa18 	bl	8007ff8 <HAL_TIM_PWM_Start>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8002bc8:	217f      	movs	r1, #127	@ 0x7f
 8002bca:	4814      	ldr	r0, [pc, #80]	@ (8002c1c <main+0xa8>)
 8002bcc:	f002 fbb6 	bl	800533c <HAL_ADCEx_Calibration_Start>

  MPU6050_Init();
 8002bd0:	f7ff fb7e 	bl	80022d0 <MPU6050_Init>

  Encoders_Init();
 8002bd4:	f7ff ffb4 	bl	8002b40 <Encoders_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MPU6050_Read_All(Accel, Gyro, &Temp);
 8002bd8:	4a11      	ldr	r2, [pc, #68]	@ (8002c20 <main+0xac>)
 8002bda:	4912      	ldr	r1, [pc, #72]	@ (8002c24 <main+0xb0>)
 8002bdc:	4812      	ldr	r0, [pc, #72]	@ (8002c28 <main+0xb4>)
 8002bde:	f7ff fbbf 	bl	8002360 <MPU6050_Read_All>
	  Convert_To_Units(Accel, Gyro, Temp, Accel_f, Gyro_f, &Temp_f);
 8002be2:	4b0f      	ldr	r3, [pc, #60]	@ (8002c20 <main+0xac>)
 8002be4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002be8:	4b10      	ldr	r3, [pc, #64]	@ (8002c2c <main+0xb8>)
 8002bea:	9301      	str	r3, [sp, #4]
 8002bec:	4b10      	ldr	r3, [pc, #64]	@ (8002c30 <main+0xbc>)
 8002bee:	9300      	str	r3, [sp, #0]
 8002bf0:	4b10      	ldr	r3, [pc, #64]	@ (8002c34 <main+0xc0>)
 8002bf2:	490c      	ldr	r1, [pc, #48]	@ (8002c24 <main+0xb0>)
 8002bf4:	480c      	ldr	r0, [pc, #48]	@ (8002c28 <main+0xb4>)
 8002bf6:	f7ff ff2f 	bl	8002a58 <Convert_To_Units>
	  updateRobotPosition();
 8002bfa:	f7ff fcc5 	bl	8002588 <updateRobotPosition>
	  getSensorValues();
 8002bfe:	f7ff fc0d 	bl	800241c <getSensorValues>
	  MPU6050_Read_All(Accel, Gyro, &Temp);
 8002c02:	bf00      	nop
 8002c04:	e7e8      	b.n	8002bd8 <main+0x64>
 8002c06:	bf00      	nop
 8002c08:	200004d0 	.word	0x200004d0
 8002c0c:	20000440 	.word	0x20000440
 8002c10:	2000035c 	.word	0x2000035c
 8002c14:	200003a8 	.word	0x200003a8
 8002c18:	200003f4 	.word	0x200003f4
 8002c1c:	200001fc 	.word	0x200001fc
 8002c20:	2000058a 	.word	0x2000058a
 8002c24:	20000584 	.word	0x20000584
 8002c28:	2000057c 	.word	0x2000057c
 8002c2c:	200005a4 	.word	0x200005a4
 8002c30:	20000598 	.word	0x20000598
 8002c34:	2000058c 	.word	0x2000058c

08002c38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b096      	sub	sp, #88	@ 0x58
 8002c3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c3e:	f107 0314 	add.w	r3, r7, #20
 8002c42:	2244      	movs	r2, #68	@ 0x44
 8002c44:	2100      	movs	r1, #0
 8002c46:	4618      	mov	r0, r3
 8002c48:	f009 fd3b 	bl	800c6c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c4c:	463b      	mov	r3, r7
 8002c4e:	2200      	movs	r2, #0
 8002c50:	601a      	str	r2, [r3, #0]
 8002c52:	605a      	str	r2, [r3, #4]
 8002c54:	609a      	str	r2, [r3, #8]
 8002c56:	60da      	str	r2, [r3, #12]
 8002c58:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002c5a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002c5e:	f003 fe01 	bl	8006864 <HAL_PWREx_ControlVoltageScaling>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d001      	beq.n	8002c6c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002c68:	f000 fcb0 	bl	80035cc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c74:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c76:	2310      	movs	r3, #16
 8002c78:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002c7e:	2302      	movs	r3, #2
 8002c80:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002c82:	2301      	movs	r3, #1
 8002c84:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002c86:	230a      	movs	r3, #10
 8002c88:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002c8a:	2307      	movs	r3, #7
 8002c8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002c8e:	2302      	movs	r3, #2
 8002c90:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002c92:	2302      	movs	r3, #2
 8002c94:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c96:	f107 0314 	add.w	r3, r7, #20
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f003 fe38 	bl	8006910 <HAL_RCC_OscConfig>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <SystemClock_Config+0x72>
  {
    Error_Handler();
 8002ca6:	f000 fc91 	bl	80035cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002caa:	230f      	movs	r3, #15
 8002cac:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002cbe:	463b      	mov	r3, r7
 8002cc0:	2104      	movs	r1, #4
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f004 fa00 	bl	80070c8 <HAL_RCC_ClockConfig>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002cce:	f000 fc7d 	bl	80035cc <Error_Handler>
  }
}
 8002cd2:	bf00      	nop
 8002cd4:	3758      	adds	r7, #88	@ 0x58
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
	...

08002cdc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b08a      	sub	sp, #40	@ 0x28
 8002ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002ce2:	f107 031c 	add.w	r3, r7, #28
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
 8002cea:	605a      	str	r2, [r3, #4]
 8002cec:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002cee:	1d3b      	adds	r3, r7, #4
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	605a      	str	r2, [r3, #4]
 8002cf6:	609a      	str	r2, [r3, #8]
 8002cf8:	60da      	str	r2, [r3, #12]
 8002cfa:	611a      	str	r2, [r3, #16]
 8002cfc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002cfe:	4b4c      	ldr	r3, [pc, #304]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d00:	4a4c      	ldr	r2, [pc, #304]	@ (8002e34 <MX_ADC1_Init+0x158>)
 8002d02:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002d04:	4b4a      	ldr	r3, [pc, #296]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002d0a:	4b49      	ldr	r3, [pc, #292]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d10:	4b47      	ldr	r3, [pc, #284]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002d16:	4b46      	ldr	r3, [pc, #280]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d18:	2201      	movs	r2, #1
 8002d1a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d1c:	4b44      	ldr	r3, [pc, #272]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d1e:	2204      	movs	r2, #4
 8002d20:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002d22:	4b43      	ldr	r3, [pc, #268]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002d28:	4b41      	ldr	r3, [pc, #260]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 5;
 8002d2e:	4b40      	ldr	r3, [pc, #256]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d30:	2205      	movs	r2, #5
 8002d32:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d34:	4b3e      	ldr	r3, [pc, #248]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d3c:	4b3c      	ldr	r3, [pc, #240]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d42:	4b3b      	ldr	r3, [pc, #236]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002d48:	4b39      	ldr	r3, [pc, #228]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002d50:	4b37      	ldr	r3, [pc, #220]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002d56:	4b36      	ldr	r3, [pc, #216]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d5e:	4834      	ldr	r0, [pc, #208]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d60:	f001 fad2 	bl	8004308 <HAL_ADC_Init>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8002d6a:	f000 fc2f 	bl	80035cc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002d72:	f107 031c 	add.w	r3, r7, #28
 8002d76:	4619      	mov	r1, r3
 8002d78:	482d      	ldr	r0, [pc, #180]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002d7a:	f002 fb3f 	bl	80053fc <HAL_ADCEx_MultiModeConfigChannel>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8002d84:	f000 fc22 	bl	80035cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002d88:	4b2b      	ldr	r3, [pc, #172]	@ (8002e38 <MX_ADC1_Init+0x15c>)
 8002d8a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002d8c:	2306      	movs	r3, #6
 8002d8e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8002d90:	2307      	movs	r3, #7
 8002d92:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002d94:	237f      	movs	r3, #127	@ 0x7f
 8002d96:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002d98:	2304      	movs	r3, #4
 8002d9a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002da0:	1d3b      	adds	r3, r7, #4
 8002da2:	4619      	mov	r1, r3
 8002da4:	4822      	ldr	r0, [pc, #136]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002da6:	f001 fd9f 	bl	80048e8 <HAL_ADC_ConfigChannel>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8002db0:	f000 fc0c 	bl	80035cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002db4:	4b21      	ldr	r3, [pc, #132]	@ (8002e3c <MX_ADC1_Init+0x160>)
 8002db6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002db8:	230c      	movs	r3, #12
 8002dba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002dbc:	1d3b      	adds	r3, r7, #4
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	481b      	ldr	r0, [pc, #108]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002dc2:	f001 fd91 	bl	80048e8 <HAL_ADC_ConfigChannel>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d001      	beq.n	8002dd0 <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 8002dcc:	f000 fbfe 	bl	80035cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002dd0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e40 <MX_ADC1_Init+0x164>)
 8002dd2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002dd4:	2312      	movs	r3, #18
 8002dd6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002dd8:	1d3b      	adds	r3, r7, #4
 8002dda:	4619      	mov	r1, r3
 8002ddc:	4814      	ldr	r0, [pc, #80]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002dde:	f001 fd83 	bl	80048e8 <HAL_ADC_ConfigChannel>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d001      	beq.n	8002dec <MX_ADC1_Init+0x110>
  {
    Error_Handler();
 8002de8:	f000 fbf0 	bl	80035cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002dec:	4b15      	ldr	r3, [pc, #84]	@ (8002e44 <MX_ADC1_Init+0x168>)
 8002dee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002df0:	2318      	movs	r3, #24
 8002df2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002df4:	1d3b      	adds	r3, r7, #4
 8002df6:	4619      	mov	r1, r3
 8002df8:	480d      	ldr	r0, [pc, #52]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002dfa:	f001 fd75 	bl	80048e8 <HAL_ADC_ConfigChannel>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d001      	beq.n	8002e08 <MX_ADC1_Init+0x12c>
  {
    Error_Handler();
 8002e04:	f000 fbe2 	bl	80035cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8002e08:	4b0f      	ldr	r3, [pc, #60]	@ (8002e48 <MX_ADC1_Init+0x16c>)
 8002e0a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002e0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e10:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e12:	1d3b      	adds	r3, r7, #4
 8002e14:	4619      	mov	r1, r3
 8002e16:	4806      	ldr	r0, [pc, #24]	@ (8002e30 <MX_ADC1_Init+0x154>)
 8002e18:	f001 fd66 	bl	80048e8 <HAL_ADC_ConfigChannel>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <MX_ADC1_Init+0x14a>
  {
    Error_Handler();
 8002e22:	f000 fbd3 	bl	80035cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002e26:	bf00      	nop
 8002e28:	3728      	adds	r7, #40	@ 0x28
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	200001fc 	.word	0x200001fc
 8002e34:	50040000 	.word	0x50040000
 8002e38:	10c00010 	.word	0x10c00010
 8002e3c:	14f00020 	.word	0x14f00020
 8002e40:	19200040 	.word	0x19200040
 8002e44:	25b00200 	.word	0x25b00200
 8002e48:	3ef08000 	.word	0x3ef08000

08002e4c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002e50:	4b1b      	ldr	r3, [pc, #108]	@ (8002ec0 <MX_I2C1_Init+0x74>)
 8002e52:	4a1c      	ldr	r2, [pc, #112]	@ (8002ec4 <MX_I2C1_Init+0x78>)
 8002e54:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8002e56:	4b1a      	ldr	r3, [pc, #104]	@ (8002ec0 <MX_I2C1_Init+0x74>)
 8002e58:	4a1b      	ldr	r2, [pc, #108]	@ (8002ec8 <MX_I2C1_Init+0x7c>)
 8002e5a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002e5c:	4b18      	ldr	r3, [pc, #96]	@ (8002ec0 <MX_I2C1_Init+0x74>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e62:	4b17      	ldr	r3, [pc, #92]	@ (8002ec0 <MX_I2C1_Init+0x74>)
 8002e64:	2201      	movs	r2, #1
 8002e66:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e68:	4b15      	ldr	r3, [pc, #84]	@ (8002ec0 <MX_I2C1_Init+0x74>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002e6e:	4b14      	ldr	r3, [pc, #80]	@ (8002ec0 <MX_I2C1_Init+0x74>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002e74:	4b12      	ldr	r3, [pc, #72]	@ (8002ec0 <MX_I2C1_Init+0x74>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e7a:	4b11      	ldr	r3, [pc, #68]	@ (8002ec0 <MX_I2C1_Init+0x74>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e80:	4b0f      	ldr	r3, [pc, #60]	@ (8002ec0 <MX_I2C1_Init+0x74>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002e86:	480e      	ldr	r0, [pc, #56]	@ (8002ec0 <MX_I2C1_Init+0x74>)
 8002e88:	f002 feba 	bl	8005c00 <HAL_I2C_Init>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002e92:	f000 fb9b 	bl	80035cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002e96:	2100      	movs	r1, #0
 8002e98:	4809      	ldr	r0, [pc, #36]	@ (8002ec0 <MX_I2C1_Init+0x74>)
 8002e9a:	f003 fc3d 	bl	8006718 <HAL_I2CEx_ConfigAnalogFilter>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002ea4:	f000 fb92 	bl	80035cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	4805      	ldr	r0, [pc, #20]	@ (8002ec0 <MX_I2C1_Init+0x74>)
 8002eac:	f003 fc7f 	bl	80067ae <HAL_I2CEx_ConfigDigitalFilter>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002eb6:	f000 fb89 	bl	80035cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002eba:	bf00      	nop
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	20000260 	.word	0x20000260
 8002ec4:	40005400 	.word	0x40005400
 8002ec8:	10d19ce4 	.word	0x10d19ce4

08002ecc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002ed0:	4b1b      	ldr	r3, [pc, #108]	@ (8002f40 <MX_I2C2_Init+0x74>)
 8002ed2:	4a1c      	ldr	r2, [pc, #112]	@ (8002f44 <MX_I2C2_Init+0x78>)
 8002ed4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8002ed6:	4b1a      	ldr	r3, [pc, #104]	@ (8002f40 <MX_I2C2_Init+0x74>)
 8002ed8:	4a1b      	ldr	r2, [pc, #108]	@ (8002f48 <MX_I2C2_Init+0x7c>)
 8002eda:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002edc:	4b18      	ldr	r3, [pc, #96]	@ (8002f40 <MX_I2C2_Init+0x74>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ee2:	4b17      	ldr	r3, [pc, #92]	@ (8002f40 <MX_I2C2_Init+0x74>)
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ee8:	4b15      	ldr	r3, [pc, #84]	@ (8002f40 <MX_I2C2_Init+0x74>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002eee:	4b14      	ldr	r3, [pc, #80]	@ (8002f40 <MX_I2C2_Init+0x74>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ef4:	4b12      	ldr	r3, [pc, #72]	@ (8002f40 <MX_I2C2_Init+0x74>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002efa:	4b11      	ldr	r3, [pc, #68]	@ (8002f40 <MX_I2C2_Init+0x74>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f00:	4b0f      	ldr	r3, [pc, #60]	@ (8002f40 <MX_I2C2_Init+0x74>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002f06:	480e      	ldr	r0, [pc, #56]	@ (8002f40 <MX_I2C2_Init+0x74>)
 8002f08:	f002 fe7a 	bl	8005c00 <HAL_I2C_Init>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002f12:	f000 fb5b 	bl	80035cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f16:	2100      	movs	r1, #0
 8002f18:	4809      	ldr	r0, [pc, #36]	@ (8002f40 <MX_I2C2_Init+0x74>)
 8002f1a:	f003 fbfd 	bl	8006718 <HAL_I2CEx_ConfigAnalogFilter>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002f24:	f000 fb52 	bl	80035cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002f28:	2100      	movs	r1, #0
 8002f2a:	4805      	ldr	r0, [pc, #20]	@ (8002f40 <MX_I2C2_Init+0x74>)
 8002f2c:	f003 fc3f 	bl	80067ae <HAL_I2CEx_ConfigDigitalFilter>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002f36:	f000 fb49 	bl	80035cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002f3a:	bf00      	nop
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	200002b4 	.word	0x200002b4
 8002f44:	40005800 	.word	0x40005800
 8002f48:	10d19ce4 	.word	0x10d19ce4

08002f4c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002f50:	4b1b      	ldr	r3, [pc, #108]	@ (8002fc0 <MX_I2C3_Init+0x74>)
 8002f52:	4a1c      	ldr	r2, [pc, #112]	@ (8002fc4 <MX_I2C3_Init+0x78>)
 8002f54:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10D19CE4;
 8002f56:	4b1a      	ldr	r3, [pc, #104]	@ (8002fc0 <MX_I2C3_Init+0x74>)
 8002f58:	4a1b      	ldr	r2, [pc, #108]	@ (8002fc8 <MX_I2C3_Init+0x7c>)
 8002f5a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8002f5c:	4b18      	ldr	r3, [pc, #96]	@ (8002fc0 <MX_I2C3_Init+0x74>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f62:	4b17      	ldr	r3, [pc, #92]	@ (8002fc0 <MX_I2C3_Init+0x74>)
 8002f64:	2201      	movs	r2, #1
 8002f66:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f68:	4b15      	ldr	r3, [pc, #84]	@ (8002fc0 <MX_I2C3_Init+0x74>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8002f6e:	4b14      	ldr	r3, [pc, #80]	@ (8002fc0 <MX_I2C3_Init+0x74>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002f74:	4b12      	ldr	r3, [pc, #72]	@ (8002fc0 <MX_I2C3_Init+0x74>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f7a:	4b11      	ldr	r3, [pc, #68]	@ (8002fc0 <MX_I2C3_Init+0x74>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f80:	4b0f      	ldr	r3, [pc, #60]	@ (8002fc0 <MX_I2C3_Init+0x74>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002f86:	480e      	ldr	r0, [pc, #56]	@ (8002fc0 <MX_I2C3_Init+0x74>)
 8002f88:	f002 fe3a 	bl	8005c00 <HAL_I2C_Init>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002f92:	f000 fb1b 	bl	80035cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f96:	2100      	movs	r1, #0
 8002f98:	4809      	ldr	r0, [pc, #36]	@ (8002fc0 <MX_I2C3_Init+0x74>)
 8002f9a:	f003 fbbd 	bl	8006718 <HAL_I2CEx_ConfigAnalogFilter>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002fa4:	f000 fb12 	bl	80035cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002fa8:	2100      	movs	r1, #0
 8002faa:	4805      	ldr	r0, [pc, #20]	@ (8002fc0 <MX_I2C3_Init+0x74>)
 8002fac:	f003 fbff 	bl	80067ae <HAL_I2CEx_ConfigDigitalFilter>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8002fb6:	f000 fb09 	bl	80035cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002fba:	bf00      	nop
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	20000308 	.word	0x20000308
 8002fc4:	40005c00 	.word	0x40005c00
 8002fc8:	10d19ce4 	.word	0x10d19ce4

08002fcc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b08e      	sub	sp, #56	@ 0x38
 8002fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fd2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	605a      	str	r2, [r3, #4]
 8002fdc:	609a      	str	r2, [r3, #8]
 8002fde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fe0:	f107 031c 	add.w	r3, r7, #28
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	601a      	str	r2, [r3, #0]
 8002fe8:	605a      	str	r2, [r3, #4]
 8002fea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002fec:	463b      	mov	r3, r7
 8002fee:	2200      	movs	r2, #0
 8002ff0:	601a      	str	r2, [r3, #0]
 8002ff2:	605a      	str	r2, [r3, #4]
 8002ff4:	609a      	str	r2, [r3, #8]
 8002ff6:	60da      	str	r2, [r3, #12]
 8002ff8:	611a      	str	r2, [r3, #16]
 8002ffa:	615a      	str	r2, [r3, #20]
 8002ffc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ffe:	4b2d      	ldr	r3, [pc, #180]	@ (80030b4 <MX_TIM2_Init+0xe8>)
 8003000:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003004:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 39;
 8003006:	4b2b      	ldr	r3, [pc, #172]	@ (80030b4 <MX_TIM2_Init+0xe8>)
 8003008:	2227      	movs	r2, #39	@ 0x27
 800300a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800300c:	4b29      	ldr	r3, [pc, #164]	@ (80030b4 <MX_TIM2_Init+0xe8>)
 800300e:	2200      	movs	r2, #0
 8003010:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8003012:	4b28      	ldr	r3, [pc, #160]	@ (80030b4 <MX_TIM2_Init+0xe8>)
 8003014:	2263      	movs	r2, #99	@ 0x63
 8003016:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003018:	4b26      	ldr	r3, [pc, #152]	@ (80030b4 <MX_TIM2_Init+0xe8>)
 800301a:	2200      	movs	r2, #0
 800301c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800301e:	4b25      	ldr	r3, [pc, #148]	@ (80030b4 <MX_TIM2_Init+0xe8>)
 8003020:	2280      	movs	r2, #128	@ 0x80
 8003022:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003024:	4823      	ldr	r0, [pc, #140]	@ (80030b4 <MX_TIM2_Init+0xe8>)
 8003026:	f004 ff2f 	bl	8007e88 <HAL_TIM_Base_Init>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d001      	beq.n	8003034 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003030:	f000 facc 	bl	80035cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003034:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003038:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800303a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800303e:	4619      	mov	r1, r3
 8003040:	481c      	ldr	r0, [pc, #112]	@ (80030b4 <MX_TIM2_Init+0xe8>)
 8003042:	f005 f9f3 	bl	800842c <HAL_TIM_ConfigClockSource>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800304c:	f000 fabe 	bl	80035cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003050:	4818      	ldr	r0, [pc, #96]	@ (80030b4 <MX_TIM2_Init+0xe8>)
 8003052:	f004 ff70 	bl	8007f36 <HAL_TIM_PWM_Init>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800305c:	f000 fab6 	bl	80035cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003060:	2300      	movs	r3, #0
 8003062:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003064:	2300      	movs	r3, #0
 8003066:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003068:	f107 031c 	add.w	r3, r7, #28
 800306c:	4619      	mov	r1, r3
 800306e:	4811      	ldr	r0, [pc, #68]	@ (80030b4 <MX_TIM2_Init+0xe8>)
 8003070:	f005 fee2 	bl	8008e38 <HAL_TIMEx_MasterConfigSynchronization>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800307a:	f000 faa7 	bl	80035cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800307e:	2360      	movs	r3, #96	@ 0x60
 8003080:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003082:	2300      	movs	r3, #0
 8003084:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003086:	2300      	movs	r3, #0
 8003088:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800308a:	2300      	movs	r3, #0
 800308c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800308e:	463b      	mov	r3, r7
 8003090:	2208      	movs	r2, #8
 8003092:	4619      	mov	r1, r3
 8003094:	4807      	ldr	r0, [pc, #28]	@ (80030b4 <MX_TIM2_Init+0xe8>)
 8003096:	f005 f8b5 	bl	8008204 <HAL_TIM_PWM_ConfigChannel>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80030a0:	f000 fa94 	bl	80035cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80030a4:	4803      	ldr	r0, [pc, #12]	@ (80030b4 <MX_TIM2_Init+0xe8>)
 80030a6:	f000 fc8b 	bl	80039c0 <HAL_TIM_MspPostInit>

}
 80030aa:	bf00      	nop
 80030ac:	3738      	adds	r7, #56	@ 0x38
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	2000035c 	.word	0x2000035c

080030b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b08e      	sub	sp, #56	@ 0x38
 80030bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80030c2:	2200      	movs	r2, #0
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	605a      	str	r2, [r3, #4]
 80030c8:	609a      	str	r2, [r3, #8]
 80030ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030cc:	f107 031c 	add.w	r3, r7, #28
 80030d0:	2200      	movs	r2, #0
 80030d2:	601a      	str	r2, [r3, #0]
 80030d4:	605a      	str	r2, [r3, #4]
 80030d6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030d8:	463b      	mov	r3, r7
 80030da:	2200      	movs	r2, #0
 80030dc:	601a      	str	r2, [r3, #0]
 80030de:	605a      	str	r2, [r3, #4]
 80030e0:	609a      	str	r2, [r3, #8]
 80030e2:	60da      	str	r2, [r3, #12]
 80030e4:	611a      	str	r2, [r3, #16]
 80030e6:	615a      	str	r2, [r3, #20]
 80030e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80030ea:	4b2c      	ldr	r3, [pc, #176]	@ (800319c <MX_TIM3_Init+0xe4>)
 80030ec:	4a2c      	ldr	r2, [pc, #176]	@ (80031a0 <MX_TIM3_Init+0xe8>)
 80030ee:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 39;
 80030f0:	4b2a      	ldr	r3, [pc, #168]	@ (800319c <MX_TIM3_Init+0xe4>)
 80030f2:	2227      	movs	r2, #39	@ 0x27
 80030f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030f6:	4b29      	ldr	r3, [pc, #164]	@ (800319c <MX_TIM3_Init+0xe4>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80030fc:	4b27      	ldr	r3, [pc, #156]	@ (800319c <MX_TIM3_Init+0xe4>)
 80030fe:	2263      	movs	r2, #99	@ 0x63
 8003100:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003102:	4b26      	ldr	r3, [pc, #152]	@ (800319c <MX_TIM3_Init+0xe4>)
 8003104:	2200      	movs	r2, #0
 8003106:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003108:	4b24      	ldr	r3, [pc, #144]	@ (800319c <MX_TIM3_Init+0xe4>)
 800310a:	2280      	movs	r2, #128	@ 0x80
 800310c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800310e:	4823      	ldr	r0, [pc, #140]	@ (800319c <MX_TIM3_Init+0xe4>)
 8003110:	f004 feba 	bl	8007e88 <HAL_TIM_Base_Init>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800311a:	f000 fa57 	bl	80035cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800311e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003122:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003124:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003128:	4619      	mov	r1, r3
 800312a:	481c      	ldr	r0, [pc, #112]	@ (800319c <MX_TIM3_Init+0xe4>)
 800312c:	f005 f97e 	bl	800842c <HAL_TIM_ConfigClockSource>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003136:	f000 fa49 	bl	80035cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800313a:	4818      	ldr	r0, [pc, #96]	@ (800319c <MX_TIM3_Init+0xe4>)
 800313c:	f004 fefb 	bl	8007f36 <HAL_TIM_PWM_Init>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003146:	f000 fa41 	bl	80035cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800314a:	2300      	movs	r3, #0
 800314c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800314e:	2300      	movs	r3, #0
 8003150:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003152:	f107 031c 	add.w	r3, r7, #28
 8003156:	4619      	mov	r1, r3
 8003158:	4810      	ldr	r0, [pc, #64]	@ (800319c <MX_TIM3_Init+0xe4>)
 800315a:	f005 fe6d 	bl	8008e38 <HAL_TIMEx_MasterConfigSynchronization>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003164:	f000 fa32 	bl	80035cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003168:	2360      	movs	r3, #96	@ 0x60
 800316a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800316c:	2300      	movs	r3, #0
 800316e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003170:	2300      	movs	r3, #0
 8003172:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003174:	2300      	movs	r3, #0
 8003176:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003178:	463b      	mov	r3, r7
 800317a:	2200      	movs	r2, #0
 800317c:	4619      	mov	r1, r3
 800317e:	4807      	ldr	r0, [pc, #28]	@ (800319c <MX_TIM3_Init+0xe4>)
 8003180:	f005 f840 	bl	8008204 <HAL_TIM_PWM_ConfigChannel>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800318a:	f000 fa1f 	bl	80035cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800318e:	4803      	ldr	r0, [pc, #12]	@ (800319c <MX_TIM3_Init+0xe4>)
 8003190:	f000 fc16 	bl	80039c0 <HAL_TIM_MspPostInit>

}
 8003194:	bf00      	nop
 8003196:	3738      	adds	r7, #56	@ 0x38
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	200003a8 	.word	0x200003a8
 80031a0:	40000400 	.word	0x40000400

080031a4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b08e      	sub	sp, #56	@ 0x38
 80031a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80031ae:	2200      	movs	r2, #0
 80031b0:	601a      	str	r2, [r3, #0]
 80031b2:	605a      	str	r2, [r3, #4]
 80031b4:	609a      	str	r2, [r3, #8]
 80031b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031b8:	f107 031c 	add.w	r3, r7, #28
 80031bc:	2200      	movs	r2, #0
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	605a      	str	r2, [r3, #4]
 80031c2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031c4:	463b      	mov	r3, r7
 80031c6:	2200      	movs	r2, #0
 80031c8:	601a      	str	r2, [r3, #0]
 80031ca:	605a      	str	r2, [r3, #4]
 80031cc:	609a      	str	r2, [r3, #8]
 80031ce:	60da      	str	r2, [r3, #12]
 80031d0:	611a      	str	r2, [r3, #16]
 80031d2:	615a      	str	r2, [r3, #20]
 80031d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80031d6:	4b2c      	ldr	r3, [pc, #176]	@ (8003288 <MX_TIM4_Init+0xe4>)
 80031d8:	4a2c      	ldr	r2, [pc, #176]	@ (800328c <MX_TIM4_Init+0xe8>)
 80031da:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 39;
 80031dc:	4b2a      	ldr	r3, [pc, #168]	@ (8003288 <MX_TIM4_Init+0xe4>)
 80031de:	2227      	movs	r2, #39	@ 0x27
 80031e0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031e2:	4b29      	ldr	r3, [pc, #164]	@ (8003288 <MX_TIM4_Init+0xe4>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 80031e8:	4b27      	ldr	r3, [pc, #156]	@ (8003288 <MX_TIM4_Init+0xe4>)
 80031ea:	2263      	movs	r2, #99	@ 0x63
 80031ec:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031ee:	4b26      	ldr	r3, [pc, #152]	@ (8003288 <MX_TIM4_Init+0xe4>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031f4:	4b24      	ldr	r3, [pc, #144]	@ (8003288 <MX_TIM4_Init+0xe4>)
 80031f6:	2280      	movs	r2, #128	@ 0x80
 80031f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80031fa:	4823      	ldr	r0, [pc, #140]	@ (8003288 <MX_TIM4_Init+0xe4>)
 80031fc:	f004 fe44 	bl	8007e88 <HAL_TIM_Base_Init>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8003206:	f000 f9e1 	bl	80035cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800320a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800320e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003210:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003214:	4619      	mov	r1, r3
 8003216:	481c      	ldr	r0, [pc, #112]	@ (8003288 <MX_TIM4_Init+0xe4>)
 8003218:	f005 f908 	bl	800842c <HAL_TIM_ConfigClockSource>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8003222:	f000 f9d3 	bl	80035cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003226:	4818      	ldr	r0, [pc, #96]	@ (8003288 <MX_TIM4_Init+0xe4>)
 8003228:	f004 fe85 	bl	8007f36 <HAL_TIM_PWM_Init>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8003232:	f000 f9cb 	bl	80035cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003236:	2300      	movs	r3, #0
 8003238:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800323a:	2300      	movs	r3, #0
 800323c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800323e:	f107 031c 	add.w	r3, r7, #28
 8003242:	4619      	mov	r1, r3
 8003244:	4810      	ldr	r0, [pc, #64]	@ (8003288 <MX_TIM4_Init+0xe4>)
 8003246:	f005 fdf7 	bl	8008e38 <HAL_TIMEx_MasterConfigSynchronization>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8003250:	f000 f9bc 	bl	80035cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003254:	2360      	movs	r3, #96	@ 0x60
 8003256:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003258:	2300      	movs	r3, #0
 800325a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800325c:	2300      	movs	r3, #0
 800325e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003260:	2300      	movs	r3, #0
 8003262:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003264:	463b      	mov	r3, r7
 8003266:	2200      	movs	r2, #0
 8003268:	4619      	mov	r1, r3
 800326a:	4807      	ldr	r0, [pc, #28]	@ (8003288 <MX_TIM4_Init+0xe4>)
 800326c:	f004 ffca 	bl	8008204 <HAL_TIM_PWM_ConfigChannel>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8003276:	f000 f9a9 	bl	80035cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800327a:	4803      	ldr	r0, [pc, #12]	@ (8003288 <MX_TIM4_Init+0xe4>)
 800327c:	f000 fba0 	bl	80039c0 <HAL_TIM_MspPostInit>

}
 8003280:	bf00      	nop
 8003282:	3738      	adds	r7, #56	@ 0x38
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	200003f4 	.word	0x200003f4
 800328c:	40000800 	.word	0x40000800

08003290 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003294:	4b14      	ldr	r3, [pc, #80]	@ (80032e8 <MX_USART2_UART_Init+0x58>)
 8003296:	4a15      	ldr	r2, [pc, #84]	@ (80032ec <MX_USART2_UART_Init+0x5c>)
 8003298:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800329a:	4b13      	ldr	r3, [pc, #76]	@ (80032e8 <MX_USART2_UART_Init+0x58>)
 800329c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80032a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80032a2:	4b11      	ldr	r3, [pc, #68]	@ (80032e8 <MX_USART2_UART_Init+0x58>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80032a8:	4b0f      	ldr	r3, [pc, #60]	@ (80032e8 <MX_USART2_UART_Init+0x58>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80032ae:	4b0e      	ldr	r3, [pc, #56]	@ (80032e8 <MX_USART2_UART_Init+0x58>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80032b4:	4b0c      	ldr	r3, [pc, #48]	@ (80032e8 <MX_USART2_UART_Init+0x58>)
 80032b6:	220c      	movs	r2, #12
 80032b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032ba:	4b0b      	ldr	r3, [pc, #44]	@ (80032e8 <MX_USART2_UART_Init+0x58>)
 80032bc:	2200      	movs	r2, #0
 80032be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80032c0:	4b09      	ldr	r3, [pc, #36]	@ (80032e8 <MX_USART2_UART_Init+0x58>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80032c6:	4b08      	ldr	r3, [pc, #32]	@ (80032e8 <MX_USART2_UART_Init+0x58>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80032cc:	4b06      	ldr	r3, [pc, #24]	@ (80032e8 <MX_USART2_UART_Init+0x58>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80032d2:	4805      	ldr	r0, [pc, #20]	@ (80032e8 <MX_USART2_UART_Init+0x58>)
 80032d4:	f005 fe38 	bl	8008f48 <HAL_UART_Init>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80032de:	f000 f975 	bl	80035cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80032e2:	bf00      	nop
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	20000440 	.word	0x20000440
 80032ec:	40004400 	.word	0x40004400

080032f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08a      	sub	sp, #40	@ 0x28
 80032f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f6:	f107 0314 	add.w	r3, r7, #20
 80032fa:	2200      	movs	r2, #0
 80032fc:	601a      	str	r2, [r3, #0]
 80032fe:	605a      	str	r2, [r3, #4]
 8003300:	609a      	str	r2, [r3, #8]
 8003302:	60da      	str	r2, [r3, #12]
 8003304:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003306:	4b36      	ldr	r3, [pc, #216]	@ (80033e0 <MX_GPIO_Init+0xf0>)
 8003308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800330a:	4a35      	ldr	r2, [pc, #212]	@ (80033e0 <MX_GPIO_Init+0xf0>)
 800330c:	f043 0304 	orr.w	r3, r3, #4
 8003310:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003312:	4b33      	ldr	r3, [pc, #204]	@ (80033e0 <MX_GPIO_Init+0xf0>)
 8003314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003316:	f003 0304 	and.w	r3, r3, #4
 800331a:	613b      	str	r3, [r7, #16]
 800331c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800331e:	4b30      	ldr	r3, [pc, #192]	@ (80033e0 <MX_GPIO_Init+0xf0>)
 8003320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003322:	4a2f      	ldr	r2, [pc, #188]	@ (80033e0 <MX_GPIO_Init+0xf0>)
 8003324:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003328:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800332a:	4b2d      	ldr	r3, [pc, #180]	@ (80033e0 <MX_GPIO_Init+0xf0>)
 800332c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800332e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003332:	60fb      	str	r3, [r7, #12]
 8003334:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003336:	4b2a      	ldr	r3, [pc, #168]	@ (80033e0 <MX_GPIO_Init+0xf0>)
 8003338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800333a:	4a29      	ldr	r2, [pc, #164]	@ (80033e0 <MX_GPIO_Init+0xf0>)
 800333c:	f043 0301 	orr.w	r3, r3, #1
 8003340:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003342:	4b27      	ldr	r3, [pc, #156]	@ (80033e0 <MX_GPIO_Init+0xf0>)
 8003344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	60bb      	str	r3, [r7, #8]
 800334c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800334e:	4b24      	ldr	r3, [pc, #144]	@ (80033e0 <MX_GPIO_Init+0xf0>)
 8003350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003352:	4a23      	ldr	r2, [pc, #140]	@ (80033e0 <MX_GPIO_Init+0xf0>)
 8003354:	f043 0302 	orr.w	r3, r3, #2
 8003358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800335a:	4b21      	ldr	r3, [pc, #132]	@ (80033e0 <MX_GPIO_Init+0xf0>)
 800335c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800335e:	f003 0302 	and.w	r3, r3, #2
 8003362:	607b      	str	r3, [r7, #4]
 8003364:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|MOTOR_B_DIRECTION_Pin, GPIO_PIN_RESET);
 8003366:	2200      	movs	r2, #0
 8003368:	f44f 7190 	mov.w	r1, #288	@ 0x120
 800336c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003370:	f002 fc2e 	bl	8005bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_A_DIRECTION_GPIO_Port, MOTOR_A_DIRECTION_Pin, GPIO_PIN_RESET);
 8003374:	2200      	movs	r2, #0
 8003376:	2120      	movs	r1, #32
 8003378:	481a      	ldr	r0, [pc, #104]	@ (80033e4 <MX_GPIO_Init+0xf4>)
 800337a:	f002 fc29 	bl	8005bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800337e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003382:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003384:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003388:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338a:	2300      	movs	r3, #0
 800338c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800338e:	f107 0314 	add.w	r3, r7, #20
 8003392:	4619      	mov	r1, r3
 8003394:	4814      	ldr	r0, [pc, #80]	@ (80033e8 <MX_GPIO_Init+0xf8>)
 8003396:	f002 fa71 	bl	800587c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin MOTOR_B_DIRECTION_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|MOTOR_B_DIRECTION_Pin;
 800339a:	f44f 7390 	mov.w	r3, #288	@ 0x120
 800339e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033a0:	2301      	movs	r3, #1
 80033a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a4:	2300      	movs	r3, #0
 80033a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033a8:	2300      	movs	r3, #0
 80033aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ac:	f107 0314 	add.w	r3, r7, #20
 80033b0:	4619      	mov	r1, r3
 80033b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80033b6:	f002 fa61 	bl	800587c <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_A_DIRECTION_Pin */
  GPIO_InitStruct.Pin = MOTOR_A_DIRECTION_Pin;
 80033ba:	2320      	movs	r3, #32
 80033bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033be:	2301      	movs	r3, #1
 80033c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c2:	2300      	movs	r3, #0
 80033c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c6:	2300      	movs	r3, #0
 80033c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_A_DIRECTION_GPIO_Port, &GPIO_InitStruct);
 80033ca:	f107 0314 	add.w	r3, r7, #20
 80033ce:	4619      	mov	r1, r3
 80033d0:	4804      	ldr	r0, [pc, #16]	@ (80033e4 <MX_GPIO_Init+0xf4>)
 80033d2:	f002 fa53 	bl	800587c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80033d6:	bf00      	nop
 80033d8:	3728      	adds	r7, #40	@ 0x28
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	40021000 	.word	0x40021000
 80033e4:	48000400 	.word	0x48000400
 80033e8:	48000800 	.word	0x48000800

080033ec <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80033ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80033f0:	b082      	sub	sp, #8
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
	if(huart -> Instance == USART2){
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a6d      	ldr	r2, [pc, #436]	@ (80035b0 <HAL_UART_RxCpltCallback+0x1c4>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	f040 80d1 	bne.w	80035a4 <HAL_UART_RxCpltCallback+0x1b8>
		if(receivedSign == '\n'){
 8003402:	4b6c      	ldr	r3, [pc, #432]	@ (80035b4 <HAL_UART_RxCpltCallback+0x1c8>)
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	2b0a      	cmp	r3, #10
 8003408:	f040 809d 	bne.w	8003546 <HAL_UART_RxCpltCallback+0x15a>
			frameReceived[frameCursor] = atoi(messageReceived);
 800340c:	486a      	ldr	r0, [pc, #424]	@ (80035b8 <HAL_UART_RxCpltCallback+0x1cc>)
 800340e:	f007 fa15 	bl	800a83c <atoi>
 8003412:	4603      	mov	r3, r0
 8003414:	4a69      	ldr	r2, [pc, #420]	@ (80035bc <HAL_UART_RxCpltCallback+0x1d0>)
 8003416:	7812      	ldrb	r2, [r2, #0]
 8003418:	4611      	mov	r1, r2
 800341a:	17da      	asrs	r2, r3, #31
 800341c:	4698      	mov	r8, r3
 800341e:	4691      	mov	r9, r2
 8003420:	4a67      	ldr	r2, [pc, #412]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 8003422:	00cb      	lsls	r3, r1, #3
 8003424:	4413      	add	r3, r2
 8003426:	e9c3 8900 	strd	r8, r9, [r3]
			if(strcmp(frameReceived[0], EMERGENCY_STOP ) == 0) emergencyStop();
 800342a:	4b65      	ldr	r3, [pc, #404]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 800342c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003430:	4613      	mov	r3, r2
 8003432:	2100      	movs	r1, #0
 8003434:	4618      	mov	r0, r3
 8003436:	f7fc fecb 	bl	80001d0 <strcmp>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d102      	bne.n	8003446 <HAL_UART_RxCpltCallback+0x5a>
 8003440:	f7fe fe48 	bl	80020d4 <emergencyStop>
 8003444:	e06e      	b.n	8003524 <HAL_UART_RxCpltCallback+0x138>
			else if(strcmp(frameReceived[0], MOVE_FORWARD) == 0)moveForward();
 8003446:	4b5e      	ldr	r3, [pc, #376]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 8003448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800344c:	4613      	mov	r3, r2
 800344e:	2101      	movs	r1, #1
 8003450:	4618      	mov	r0, r3
 8003452:	f7fc febd 	bl	80001d0 <strcmp>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d102      	bne.n	8003462 <HAL_UART_RxCpltCallback+0x76>
 800345c:	f7fe fe58 	bl	8002110 <moveForward>
 8003460:	e060      	b.n	8003524 <HAL_UART_RxCpltCallback+0x138>
			else if(strcmp(frameReceived[0], MOVE_REVERSE) == 0)moveReverse();
 8003462:	4b57      	ldr	r3, [pc, #348]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 8003464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003468:	4613      	mov	r3, r2
 800346a:	2102      	movs	r1, #2
 800346c:	4618      	mov	r0, r3
 800346e:	f7fc feaf 	bl	80001d0 <strcmp>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d102      	bne.n	800347e <HAL_UART_RxCpltCallback+0x92>
 8003478:	f7fe fe68 	bl	800214c <moveReverse>
 800347c:	e052      	b.n	8003524 <HAL_UART_RxCpltCallback+0x138>
			else if(strcmp(frameReceived[0], TURN_LEFT) == 0)turnLeft();
 800347e:	4b50      	ldr	r3, [pc, #320]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 8003480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003484:	4613      	mov	r3, r2
 8003486:	2103      	movs	r1, #3
 8003488:	4618      	mov	r0, r3
 800348a:	f7fc fea1 	bl	80001d0 <strcmp>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d102      	bne.n	800349a <HAL_UART_RxCpltCallback+0xae>
 8003494:	f7fe fe96 	bl	80021c4 <turnLeft>
 8003498:	e044      	b.n	8003524 <HAL_UART_RxCpltCallback+0x138>
			else if(strcmp(frameReceived[0], TURN_RIGHT) == 0)turnRight();
 800349a:	4b49      	ldr	r3, [pc, #292]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 800349c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a0:	4613      	mov	r3, r2
 80034a2:	2104      	movs	r1, #4
 80034a4:	4618      	mov	r0, r3
 80034a6:	f7fc fe93 	bl	80001d0 <strcmp>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d102      	bne.n	80034b6 <HAL_UART_RxCpltCallback+0xca>
 80034b0:	f7fe fe6a 	bl	8002188 <turnRight>
 80034b4:	e036      	b.n	8003524 <HAL_UART_RxCpltCallback+0x138>
			else if(strcmp(frameReceived[0], SET_MOVMENT_SPEED) == 0)setMovmentSpeed(frameReceived[1], frameReceived[2]);
 80034b6:	4b42      	ldr	r3, [pc, #264]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 80034b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034bc:	4613      	mov	r3, r2
 80034be:	2105      	movs	r1, #5
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7fc fe85 	bl	80001d0 <strcmp>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d10b      	bne.n	80034e4 <HAL_UART_RxCpltCallback+0xf8>
 80034cc:	4b3c      	ldr	r3, [pc, #240]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 80034ce:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80034d2:	4610      	mov	r0, r2
 80034d4:	4b3a      	ldr	r3, [pc, #232]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 80034d6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80034da:	4613      	mov	r3, r2
 80034dc:	4619      	mov	r1, r3
 80034de:	f7fe fda7 	bl	8002030 <setMovmentSpeed>
 80034e2:	e01f      	b.n	8003524 <HAL_UART_RxCpltCallback+0x138>
			else if(strcmp(frameReceived[0], SET_LED_BRIGHTNESS) == 0)setLedBrightness(frameReceived[1]);
 80034e4:	4b36      	ldr	r3, [pc, #216]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 80034e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ea:	4613      	mov	r3, r2
 80034ec:	2108      	movs	r1, #8
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7fc fe6e 	bl	80001d0 <strcmp>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d107      	bne.n	800350a <HAL_UART_RxCpltCallback+0x11e>
 80034fa:	4b31      	ldr	r3, [pc, #196]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 80034fc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003500:	4613      	mov	r3, r2
 8003502:	4618      	mov	r0, r3
 8003504:	f7fe ffdc 	bl	80024c0 <setLedBrightness>
 8003508:	e00c      	b.n	8003524 <HAL_UART_RxCpltCallback+0x138>
			else if(strcmp(frameReceived[0], GET_ROBOT_DATA) == 0){sendRobotData();}
 800350a:	4b2d      	ldr	r3, [pc, #180]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 800350c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003510:	4613      	mov	r3, r2
 8003512:	2107      	movs	r1, #7
 8003514:	4618      	mov	r0, r3
 8003516:	f7fc fe5b 	bl	80001d0 <strcmp>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <HAL_UART_RxCpltCallback+0x138>
 8003520:	f7ff f968 	bl	80027f4 <sendRobotData>
			memset(messageReceived, 0, 50);
 8003524:	2232      	movs	r2, #50	@ 0x32
 8003526:	2100      	movs	r1, #0
 8003528:	4823      	ldr	r0, [pc, #140]	@ (80035b8 <HAL_UART_RxCpltCallback+0x1cc>)
 800352a:	f009 f8ca 	bl	800c6c2 <memset>
			memset(frameReceived, 0, 10);
 800352e:	220a      	movs	r2, #10
 8003530:	2100      	movs	r1, #0
 8003532:	4823      	ldr	r0, [pc, #140]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 8003534:	f009 f8c5 	bl	800c6c2 <memset>
			messageCursor = 0;
 8003538:	4b22      	ldr	r3, [pc, #136]	@ (80035c4 <HAL_UART_RxCpltCallback+0x1d8>)
 800353a:	2200      	movs	r2, #0
 800353c:	701a      	strb	r2, [r3, #0]
			frameCursor = 0;
 800353e:	4b1f      	ldr	r3, [pc, #124]	@ (80035bc <HAL_UART_RxCpltCallback+0x1d0>)
 8003540:	2200      	movs	r2, #0
 8003542:	701a      	strb	r2, [r3, #0]
 8003544:	e029      	b.n	800359a <HAL_UART_RxCpltCallback+0x1ae>
		}
		else if(receivedSign == ' '){
 8003546:	4b1b      	ldr	r3, [pc, #108]	@ (80035b4 <HAL_UART_RxCpltCallback+0x1c8>)
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	2b20      	cmp	r3, #32
 800354c:	d11a      	bne.n	8003584 <HAL_UART_RxCpltCallback+0x198>
			frameReceived[frameCursor++] = atoi(messageReceived);
 800354e:	481a      	ldr	r0, [pc, #104]	@ (80035b8 <HAL_UART_RxCpltCallback+0x1cc>)
 8003550:	f007 f974 	bl	800a83c <atoi>
 8003554:	4602      	mov	r2, r0
 8003556:	4b19      	ldr	r3, [pc, #100]	@ (80035bc <HAL_UART_RxCpltCallback+0x1d0>)
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	1c59      	adds	r1, r3, #1
 800355c:	b2c8      	uxtb	r0, r1
 800355e:	4917      	ldr	r1, [pc, #92]	@ (80035bc <HAL_UART_RxCpltCallback+0x1d0>)
 8003560:	7008      	strb	r0, [r1, #0]
 8003562:	17d1      	asrs	r1, r2, #31
 8003564:	4614      	mov	r4, r2
 8003566:	460d      	mov	r5, r1
 8003568:	4a15      	ldr	r2, [pc, #84]	@ (80035c0 <HAL_UART_RxCpltCallback+0x1d4>)
 800356a:	00db      	lsls	r3, r3, #3
 800356c:	4413      	add	r3, r2
 800356e:	e9c3 4500 	strd	r4, r5, [r3]
			messageCursor = 0;
 8003572:	4b14      	ldr	r3, [pc, #80]	@ (80035c4 <HAL_UART_RxCpltCallback+0x1d8>)
 8003574:	2200      	movs	r2, #0
 8003576:	701a      	strb	r2, [r3, #0]
			memset(messageReceived, 0, 50);
 8003578:	2232      	movs	r2, #50	@ 0x32
 800357a:	2100      	movs	r1, #0
 800357c:	480e      	ldr	r0, [pc, #56]	@ (80035b8 <HAL_UART_RxCpltCallback+0x1cc>)
 800357e:	f009 f8a0 	bl	800c6c2 <memset>
 8003582:	e00a      	b.n	800359a <HAL_UART_RxCpltCallback+0x1ae>
		}
		else messageReceived[messageCursor++] = (char)receivedSign;
 8003584:	4b0f      	ldr	r3, [pc, #60]	@ (80035c4 <HAL_UART_RxCpltCallback+0x1d8>)
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	1c5a      	adds	r2, r3, #1
 800358a:	b2d1      	uxtb	r1, r2
 800358c:	4a0d      	ldr	r2, [pc, #52]	@ (80035c4 <HAL_UART_RxCpltCallback+0x1d8>)
 800358e:	7011      	strb	r1, [r2, #0]
 8003590:	461a      	mov	r2, r3
 8003592:	4b08      	ldr	r3, [pc, #32]	@ (80035b4 <HAL_UART_RxCpltCallback+0x1c8>)
 8003594:	7819      	ldrb	r1, [r3, #0]
 8003596:	4b08      	ldr	r3, [pc, #32]	@ (80035b8 <HAL_UART_RxCpltCallback+0x1cc>)
 8003598:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&huart2, &receivedSign, 1);
 800359a:	2201      	movs	r2, #1
 800359c:	4905      	ldr	r1, [pc, #20]	@ (80035b4 <HAL_UART_RxCpltCallback+0x1c8>)
 800359e:	480a      	ldr	r0, [pc, #40]	@ (80035c8 <HAL_UART_RxCpltCallback+0x1dc>)
 80035a0:	f005 fd7e 	bl	80090a0 <HAL_UART_Receive_IT>
	}
}
 80035a4:	bf00      	nop
 80035a6:	3708      	adds	r7, #8
 80035a8:	46bd      	mov	sp, r7
 80035aa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80035ae:	bf00      	nop
 80035b0:	40004400 	.word	0x40004400
 80035b4:	200004d0 	.word	0x200004d0
 80035b8:	200004d4 	.word	0x200004d4
 80035bc:	200004d2 	.word	0x200004d2
 80035c0:	20000508 	.word	0x20000508
 80035c4:	200004d1 	.word	0x200004d1
 80035c8:	20000440 	.word	0x20000440

080035cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035cc:	b480      	push	{r7}
 80035ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035d0:	b672      	cpsid	i
}
 80035d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035d4:	bf00      	nop
 80035d6:	e7fd      	b.n	80035d4 <Error_Handler+0x8>

080035d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035de:	4b0f      	ldr	r3, [pc, #60]	@ (800361c <HAL_MspInit+0x44>)
 80035e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035e2:	4a0e      	ldr	r2, [pc, #56]	@ (800361c <HAL_MspInit+0x44>)
 80035e4:	f043 0301 	orr.w	r3, r3, #1
 80035e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80035ea:	4b0c      	ldr	r3, [pc, #48]	@ (800361c <HAL_MspInit+0x44>)
 80035ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	607b      	str	r3, [r7, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035f6:	4b09      	ldr	r3, [pc, #36]	@ (800361c <HAL_MspInit+0x44>)
 80035f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035fa:	4a08      	ldr	r2, [pc, #32]	@ (800361c <HAL_MspInit+0x44>)
 80035fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003600:	6593      	str	r3, [r2, #88]	@ 0x58
 8003602:	4b06      	ldr	r3, [pc, #24]	@ (800361c <HAL_MspInit+0x44>)
 8003604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003606:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800360a:	603b      	str	r3, [r7, #0]
 800360c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	40021000 	.word	0x40021000

08003620 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b0ae      	sub	sp, #184	@ 0xb8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003628:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	605a      	str	r2, [r3, #4]
 8003632:	609a      	str	r2, [r3, #8]
 8003634:	60da      	str	r2, [r3, #12]
 8003636:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003638:	f107 031c 	add.w	r3, r7, #28
 800363c:	2288      	movs	r2, #136	@ 0x88
 800363e:	2100      	movs	r1, #0
 8003640:	4618      	mov	r0, r3
 8003642:	f009 f83e 	bl	800c6c2 <memset>
  if(hadc->Instance==ADC1)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a42      	ldr	r2, [pc, #264]	@ (8003754 <HAL_ADC_MspInit+0x134>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d17d      	bne.n	800374c <HAL_ADC_MspInit+0x12c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003650:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003654:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8003656:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800365a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800365e:	2302      	movs	r3, #2
 8003660:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8003662:	2301      	movs	r3, #1
 8003664:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8003666:	2308      	movs	r3, #8
 8003668:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800366a:	2307      	movs	r3, #7
 800366c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800366e:	2302      	movs	r3, #2
 8003670:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003672:	2302      	movs	r3, #2
 8003674:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8003676:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800367a:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800367c:	f107 031c 	add.w	r3, r7, #28
 8003680:	4618      	mov	r0, r3
 8003682:	f003 ff45 	bl	8007510 <HAL_RCCEx_PeriphCLKConfig>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d001      	beq.n	8003690 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800368c:	f7ff ff9e 	bl	80035cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003690:	4b31      	ldr	r3, [pc, #196]	@ (8003758 <HAL_ADC_MspInit+0x138>)
 8003692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003694:	4a30      	ldr	r2, [pc, #192]	@ (8003758 <HAL_ADC_MspInit+0x138>)
 8003696:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800369a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800369c:	4b2e      	ldr	r3, [pc, #184]	@ (8003758 <HAL_ADC_MspInit+0x138>)
 800369e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036a4:	61bb      	str	r3, [r7, #24]
 80036a6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036a8:	4b2b      	ldr	r3, [pc, #172]	@ (8003758 <HAL_ADC_MspInit+0x138>)
 80036aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ac:	4a2a      	ldr	r2, [pc, #168]	@ (8003758 <HAL_ADC_MspInit+0x138>)
 80036ae:	f043 0304 	orr.w	r3, r3, #4
 80036b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036b4:	4b28      	ldr	r3, [pc, #160]	@ (8003758 <HAL_ADC_MspInit+0x138>)
 80036b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036b8:	f003 0304 	and.w	r3, r3, #4
 80036bc:	617b      	str	r3, [r7, #20]
 80036be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036c0:	4b25      	ldr	r3, [pc, #148]	@ (8003758 <HAL_ADC_MspInit+0x138>)
 80036c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036c4:	4a24      	ldr	r2, [pc, #144]	@ (8003758 <HAL_ADC_MspInit+0x138>)
 80036c6:	f043 0301 	orr.w	r3, r3, #1
 80036ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036cc:	4b22      	ldr	r3, [pc, #136]	@ (8003758 <HAL_ADC_MspInit+0x138>)
 80036ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	613b      	str	r3, [r7, #16]
 80036d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036d8:	4b1f      	ldr	r3, [pc, #124]	@ (8003758 <HAL_ADC_MspInit+0x138>)
 80036da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036dc:	4a1e      	ldr	r2, [pc, #120]	@ (8003758 <HAL_ADC_MspInit+0x138>)
 80036de:	f043 0302 	orr.w	r3, r3, #2
 80036e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036e4:	4b1c      	ldr	r3, [pc, #112]	@ (8003758 <HAL_ADC_MspInit+0x138>)
 80036e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	60fb      	str	r3, [r7, #12]
 80036ee:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    PA4     ------> ADC1_IN9
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80036f0:	2308      	movs	r3, #8
 80036f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80036f6:	230b      	movs	r3, #11
 80036f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036fc:	2300      	movs	r3, #0
 80036fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003702:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003706:	4619      	mov	r1, r3
 8003708:	4814      	ldr	r0, [pc, #80]	@ (800375c <HAL_ADC_MspInit+0x13c>)
 800370a:	f002 f8b7 	bl	800587c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 800370e:	2313      	movs	r3, #19
 8003710:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003714:	230b      	movs	r3, #11
 8003716:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800371a:	2300      	movs	r3, #0
 800371c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003720:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003724:	4619      	mov	r1, r3
 8003726:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800372a:	f002 f8a7 	bl	800587c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800372e:	2301      	movs	r3, #1
 8003730:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003734:	230b      	movs	r3, #11
 8003736:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800373a:	2300      	movs	r3, #0
 800373c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003740:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003744:	4619      	mov	r1, r3
 8003746:	4806      	ldr	r0, [pc, #24]	@ (8003760 <HAL_ADC_MspInit+0x140>)
 8003748:	f002 f898 	bl	800587c <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800374c:	bf00      	nop
 800374e:	37b8      	adds	r7, #184	@ 0xb8
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	50040000 	.word	0x50040000
 8003758:	40021000 	.word	0x40021000
 800375c:	48000800 	.word	0x48000800
 8003760:	48000400 	.word	0x48000400

08003764 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b0b0      	sub	sp, #192	@ 0xc0
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800376c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003770:	2200      	movs	r2, #0
 8003772:	601a      	str	r2, [r3, #0]
 8003774:	605a      	str	r2, [r3, #4]
 8003776:	609a      	str	r2, [r3, #8]
 8003778:	60da      	str	r2, [r3, #12]
 800377a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800377c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003780:	2288      	movs	r2, #136	@ 0x88
 8003782:	2100      	movs	r1, #0
 8003784:	4618      	mov	r0, r3
 8003786:	f008 ff9c 	bl	800c6c2 <memset>
  if(hi2c->Instance==I2C1)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a63      	ldr	r2, [pc, #396]	@ (800391c <HAL_I2C_MspInit+0x1b8>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d13c      	bne.n	800380e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003794:	2340      	movs	r3, #64	@ 0x40
 8003796:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003798:	2300      	movs	r3, #0
 800379a:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800379c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037a0:	4618      	mov	r0, r3
 80037a2:	f003 feb5 	bl	8007510 <HAL_RCCEx_PeriphCLKConfig>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d001      	beq.n	80037b0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80037ac:	f7ff ff0e 	bl	80035cc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037b0:	4b5b      	ldr	r3, [pc, #364]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 80037b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037b4:	4a5a      	ldr	r2, [pc, #360]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 80037b6:	f043 0302 	orr.w	r3, r3, #2
 80037ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037bc:	4b58      	ldr	r3, [pc, #352]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 80037be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	623b      	str	r3, [r7, #32]
 80037c6:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80037c8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80037cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80037d0:	2312      	movs	r3, #18
 80037d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d6:	2300      	movs	r3, #0
 80037d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037dc:	2303      	movs	r3, #3
 80037de:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80037e2:	2304      	movs	r3, #4
 80037e4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037e8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80037ec:	4619      	mov	r1, r3
 80037ee:	484d      	ldr	r0, [pc, #308]	@ (8003924 <HAL_I2C_MspInit+0x1c0>)
 80037f0:	f002 f844 	bl	800587c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80037f4:	4b4a      	ldr	r3, [pc, #296]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 80037f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037f8:	4a49      	ldr	r2, [pc, #292]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 80037fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80037fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8003800:	4b47      	ldr	r3, [pc, #284]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 8003802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003804:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003808:	61fb      	str	r3, [r7, #28]
 800380a:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800380c:	e082      	b.n	8003914 <HAL_I2C_MspInit+0x1b0>
  else if(hi2c->Instance==I2C2)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a45      	ldr	r2, [pc, #276]	@ (8003928 <HAL_I2C_MspInit+0x1c4>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d13c      	bne.n	8003892 <HAL_I2C_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003818:	2380      	movs	r3, #128	@ 0x80
 800381a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800381c:	2300      	movs	r3, #0
 800381e:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003820:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003824:	4618      	mov	r0, r3
 8003826:	f003 fe73 	bl	8007510 <HAL_RCCEx_PeriphCLKConfig>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d001      	beq.n	8003834 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8003830:	f7ff fecc 	bl	80035cc <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003834:	4b3a      	ldr	r3, [pc, #232]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 8003836:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003838:	4a39      	ldr	r2, [pc, #228]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 800383a:	f043 0302 	orr.w	r3, r3, #2
 800383e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003840:	4b37      	ldr	r3, [pc, #220]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 8003842:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	61bb      	str	r3, [r7, #24]
 800384a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800384c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8003850:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003854:	2312      	movs	r3, #18
 8003856:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800385a:	2300      	movs	r3, #0
 800385c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003860:	2303      	movs	r3, #3
 8003862:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003866:	2304      	movs	r3, #4
 8003868:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800386c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003870:	4619      	mov	r1, r3
 8003872:	482c      	ldr	r0, [pc, #176]	@ (8003924 <HAL_I2C_MspInit+0x1c0>)
 8003874:	f002 f802 	bl	800587c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003878:	4b29      	ldr	r3, [pc, #164]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 800387a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800387c:	4a28      	ldr	r2, [pc, #160]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 800387e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003882:	6593      	str	r3, [r2, #88]	@ 0x58
 8003884:	4b26      	ldr	r3, [pc, #152]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 8003886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003888:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800388c:	617b      	str	r3, [r7, #20]
 800388e:	697b      	ldr	r3, [r7, #20]
}
 8003890:	e040      	b.n	8003914 <HAL_I2C_MspInit+0x1b0>
  else if(hi2c->Instance==I2C3)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a25      	ldr	r2, [pc, #148]	@ (800392c <HAL_I2C_MspInit+0x1c8>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d13b      	bne.n	8003914 <HAL_I2C_MspInit+0x1b0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800389c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038a0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80038a2:	2300      	movs	r3, #0
 80038a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80038a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038aa:	4618      	mov	r0, r3
 80038ac:	f003 fe30 	bl	8007510 <HAL_RCCEx_PeriphCLKConfig>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <HAL_I2C_MspInit+0x156>
      Error_Handler();
 80038b6:	f7ff fe89 	bl	80035cc <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038ba:	4b19      	ldr	r3, [pc, #100]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 80038bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038be:	4a18      	ldr	r2, [pc, #96]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 80038c0:	f043 0304 	orr.w	r3, r3, #4
 80038c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038c6:	4b16      	ldr	r3, [pc, #88]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 80038c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038ca:	f003 0304 	and.w	r3, r3, #4
 80038ce:	613b      	str	r3, [r7, #16]
 80038d0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80038d2:	2303      	movs	r3, #3
 80038d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038d8:	2312      	movs	r3, #18
 80038da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038de:	2300      	movs	r3, #0
 80038e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038e4:	2303      	movs	r3, #3
 80038e6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80038ea:	2304      	movs	r3, #4
 80038ec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038f0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80038f4:	4619      	mov	r1, r3
 80038f6:	480e      	ldr	r0, [pc, #56]	@ (8003930 <HAL_I2C_MspInit+0x1cc>)
 80038f8:	f001 ffc0 	bl	800587c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80038fc:	4b08      	ldr	r3, [pc, #32]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 80038fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003900:	4a07      	ldr	r2, [pc, #28]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 8003902:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003906:	6593      	str	r3, [r2, #88]	@ 0x58
 8003908:	4b05      	ldr	r3, [pc, #20]	@ (8003920 <HAL_I2C_MspInit+0x1bc>)
 800390a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800390c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003910:	60fb      	str	r3, [r7, #12]
 8003912:	68fb      	ldr	r3, [r7, #12]
}
 8003914:	bf00      	nop
 8003916:	37c0      	adds	r7, #192	@ 0xc0
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	40005400 	.word	0x40005400
 8003920:	40021000 	.word	0x40021000
 8003924:	48000400 	.word	0x48000400
 8003928:	40005800 	.word	0x40005800
 800392c:	40005c00 	.word	0x40005c00
 8003930:	48000800 	.word	0x48000800

08003934 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003934:	b480      	push	{r7}
 8003936:	b087      	sub	sp, #28
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003944:	d10c      	bne.n	8003960 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003946:	4b1b      	ldr	r3, [pc, #108]	@ (80039b4 <HAL_TIM_Base_MspInit+0x80>)
 8003948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800394a:	4a1a      	ldr	r2, [pc, #104]	@ (80039b4 <HAL_TIM_Base_MspInit+0x80>)
 800394c:	f043 0301 	orr.w	r3, r3, #1
 8003950:	6593      	str	r3, [r2, #88]	@ 0x58
 8003952:	4b18      	ldr	r3, [pc, #96]	@ (80039b4 <HAL_TIM_Base_MspInit+0x80>)
 8003954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003956:	f003 0301 	and.w	r3, r3, #1
 800395a:	617b      	str	r3, [r7, #20]
 800395c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800395e:	e022      	b.n	80039a6 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM3)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a14      	ldr	r2, [pc, #80]	@ (80039b8 <HAL_TIM_Base_MspInit+0x84>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d10c      	bne.n	8003984 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800396a:	4b12      	ldr	r3, [pc, #72]	@ (80039b4 <HAL_TIM_Base_MspInit+0x80>)
 800396c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800396e:	4a11      	ldr	r2, [pc, #68]	@ (80039b4 <HAL_TIM_Base_MspInit+0x80>)
 8003970:	f043 0302 	orr.w	r3, r3, #2
 8003974:	6593      	str	r3, [r2, #88]	@ 0x58
 8003976:	4b0f      	ldr	r3, [pc, #60]	@ (80039b4 <HAL_TIM_Base_MspInit+0x80>)
 8003978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	613b      	str	r3, [r7, #16]
 8003980:	693b      	ldr	r3, [r7, #16]
}
 8003982:	e010      	b.n	80039a6 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM4)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a0c      	ldr	r2, [pc, #48]	@ (80039bc <HAL_TIM_Base_MspInit+0x88>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d10b      	bne.n	80039a6 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800398e:	4b09      	ldr	r3, [pc, #36]	@ (80039b4 <HAL_TIM_Base_MspInit+0x80>)
 8003990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003992:	4a08      	ldr	r2, [pc, #32]	@ (80039b4 <HAL_TIM_Base_MspInit+0x80>)
 8003994:	f043 0304 	orr.w	r3, r3, #4
 8003998:	6593      	str	r3, [r2, #88]	@ 0x58
 800399a:	4b06      	ldr	r3, [pc, #24]	@ (80039b4 <HAL_TIM_Base_MspInit+0x80>)
 800399c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800399e:	f003 0304 	and.w	r3, r3, #4
 80039a2:	60fb      	str	r3, [r7, #12]
 80039a4:	68fb      	ldr	r3, [r7, #12]
}
 80039a6:	bf00      	nop
 80039a8:	371c      	adds	r7, #28
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	40021000 	.word	0x40021000
 80039b8:	40000400 	.word	0x40000400
 80039bc:	40000800 	.word	0x40000800

080039c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b08a      	sub	sp, #40	@ 0x28
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c8:	f107 0314 	add.w	r3, r7, #20
 80039cc:	2200      	movs	r2, #0
 80039ce:	601a      	str	r2, [r3, #0]
 80039d0:	605a      	str	r2, [r3, #4]
 80039d2:	609a      	str	r2, [r3, #8]
 80039d4:	60da      	str	r2, [r3, #12]
 80039d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039e0:	d11d      	bne.n	8003a1e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039e2:	4b32      	ldr	r3, [pc, #200]	@ (8003aac <HAL_TIM_MspPostInit+0xec>)
 80039e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e6:	4a31      	ldr	r2, [pc, #196]	@ (8003aac <HAL_TIM_MspPostInit+0xec>)
 80039e8:	f043 0302 	orr.w	r3, r3, #2
 80039ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039ee:	4b2f      	ldr	r3, [pc, #188]	@ (8003aac <HAL_TIM_MspPostInit+0xec>)
 80039f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	613b      	str	r3, [r7, #16]
 80039f8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = MOTOR_B_SPEED_Pin;
 80039fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80039fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a00:	2302      	movs	r3, #2
 8003a02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a04:	2300      	movs	r3, #0
 8003a06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MOTOR_B_SPEED_GPIO_Port, &GPIO_InitStruct);
 8003a10:	f107 0314 	add.w	r3, r7, #20
 8003a14:	4619      	mov	r1, r3
 8003a16:	4826      	ldr	r0, [pc, #152]	@ (8003ab0 <HAL_TIM_MspPostInit+0xf0>)
 8003a18:	f001 ff30 	bl	800587c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003a1c:	e042      	b.n	8003aa4 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a24      	ldr	r2, [pc, #144]	@ (8003ab4 <HAL_TIM_MspPostInit+0xf4>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d11c      	bne.n	8003a62 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a28:	4b20      	ldr	r3, [pc, #128]	@ (8003aac <HAL_TIM_MspPostInit+0xec>)
 8003a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a2c:	4a1f      	ldr	r2, [pc, #124]	@ (8003aac <HAL_TIM_MspPostInit+0xec>)
 8003a2e:	f043 0302 	orr.w	r3, r3, #2
 8003a32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a34:	4b1d      	ldr	r3, [pc, #116]	@ (8003aac <HAL_TIM_MspPostInit+0xec>)
 8003a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a38:	f003 0302 	and.w	r3, r3, #2
 8003a3c:	60fb      	str	r3, [r7, #12]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTOR_B_SPEEDB4_Pin;
 8003a40:	2310      	movs	r3, #16
 8003a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a44:	2302      	movs	r3, #2
 8003a46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003a50:	2302      	movs	r3, #2
 8003a52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MOTOR_B_SPEEDB4_GPIO_Port, &GPIO_InitStruct);
 8003a54:	f107 0314 	add.w	r3, r7, #20
 8003a58:	4619      	mov	r1, r3
 8003a5a:	4815      	ldr	r0, [pc, #84]	@ (8003ab0 <HAL_TIM_MspPostInit+0xf0>)
 8003a5c:	f001 ff0e 	bl	800587c <HAL_GPIO_Init>
}
 8003a60:	e020      	b.n	8003aa4 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM4)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a14      	ldr	r2, [pc, #80]	@ (8003ab8 <HAL_TIM_MspPostInit+0xf8>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d11b      	bne.n	8003aa4 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8003aac <HAL_TIM_MspPostInit+0xec>)
 8003a6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a70:	4a0e      	ldr	r2, [pc, #56]	@ (8003aac <HAL_TIM_MspPostInit+0xec>)
 8003a72:	f043 0302 	orr.w	r3, r3, #2
 8003a76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a78:	4b0c      	ldr	r3, [pc, #48]	@ (8003aac <HAL_TIM_MspPostInit+0xec>)
 8003a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a7c:	f003 0302 	and.w	r3, r3, #2
 8003a80:	60bb      	str	r3, [r7, #8]
 8003a82:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LED_PWM_Pin;
 8003a84:	2340      	movs	r3, #64	@ 0x40
 8003a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a88:	2302      	movs	r3, #2
 8003a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a90:	2300      	movs	r3, #0
 8003a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003a94:	2302      	movs	r3, #2
 8003a96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LED_PWM_GPIO_Port, &GPIO_InitStruct);
 8003a98:	f107 0314 	add.w	r3, r7, #20
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	4804      	ldr	r0, [pc, #16]	@ (8003ab0 <HAL_TIM_MspPostInit+0xf0>)
 8003aa0:	f001 feec 	bl	800587c <HAL_GPIO_Init>
}
 8003aa4:	bf00      	nop
 8003aa6:	3728      	adds	r7, #40	@ 0x28
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40021000 	.word	0x40021000
 8003ab0:	48000400 	.word	0x48000400
 8003ab4:	40000400 	.word	0x40000400
 8003ab8:	40000800 	.word	0x40000800

08003abc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b0ac      	sub	sp, #176	@ 0xb0
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003ac8:	2200      	movs	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	605a      	str	r2, [r3, #4]
 8003ace:	609a      	str	r2, [r3, #8]
 8003ad0:	60da      	str	r2, [r3, #12]
 8003ad2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ad4:	f107 0314 	add.w	r3, r7, #20
 8003ad8:	2288      	movs	r2, #136	@ 0x88
 8003ada:	2100      	movs	r1, #0
 8003adc:	4618      	mov	r0, r3
 8003ade:	f008 fdf0 	bl	800c6c2 <memset>
  if(huart->Instance==USART2)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a25      	ldr	r2, [pc, #148]	@ (8003b7c <HAL_UART_MspInit+0xc0>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d143      	bne.n	8003b74 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003aec:	2302      	movs	r3, #2
 8003aee:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003af0:	2300      	movs	r3, #0
 8003af2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003af4:	f107 0314 	add.w	r3, r7, #20
 8003af8:	4618      	mov	r0, r3
 8003afa:	f003 fd09 	bl	8007510 <HAL_RCCEx_PeriphCLKConfig>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003b04:	f7ff fd62 	bl	80035cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b08:	4b1d      	ldr	r3, [pc, #116]	@ (8003b80 <HAL_UART_MspInit+0xc4>)
 8003b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b0c:	4a1c      	ldr	r2, [pc, #112]	@ (8003b80 <HAL_UART_MspInit+0xc4>)
 8003b0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b12:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b14:	4b1a      	ldr	r3, [pc, #104]	@ (8003b80 <HAL_UART_MspInit+0xc4>)
 8003b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b1c:	613b      	str	r3, [r7, #16]
 8003b1e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b20:	4b17      	ldr	r3, [pc, #92]	@ (8003b80 <HAL_UART_MspInit+0xc4>)
 8003b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b24:	4a16      	ldr	r2, [pc, #88]	@ (8003b80 <HAL_UART_MspInit+0xc4>)
 8003b26:	f043 0301 	orr.w	r3, r3, #1
 8003b2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b2c:	4b14      	ldr	r3, [pc, #80]	@ (8003b80 <HAL_UART_MspInit+0xc4>)
 8003b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b30:	f003 0301 	and.w	r3, r3, #1
 8003b34:	60fb      	str	r3, [r7, #12]
 8003b36:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003b38:	230c      	movs	r3, #12
 8003b3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b3e:	2302      	movs	r3, #2
 8003b40:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b44:	2300      	movs	r3, #0
 8003b46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003b50:	2307      	movs	r3, #7
 8003b52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b56:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b60:	f001 fe8c 	bl	800587c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8003b64:	2200      	movs	r2, #0
 8003b66:	2101      	movs	r1, #1
 8003b68:	2026      	movs	r0, #38	@ 0x26
 8003b6a:	f001 fdd2 	bl	8005712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003b6e:	2026      	movs	r0, #38	@ 0x26
 8003b70:	f001 fdeb 	bl	800574a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003b74:	bf00      	nop
 8003b76:	37b0      	adds	r7, #176	@ 0xb0
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	40004400 	.word	0x40004400
 8003b80:	40021000 	.word	0x40021000

08003b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b84:	b480      	push	{r7}
 8003b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003b88:	bf00      	nop
 8003b8a:	e7fd      	b.n	8003b88 <NMI_Handler+0x4>

08003b8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b90:	bf00      	nop
 8003b92:	e7fd      	b.n	8003b90 <HardFault_Handler+0x4>

08003b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b98:	bf00      	nop
 8003b9a:	e7fd      	b.n	8003b98 <MemManage_Handler+0x4>

08003b9c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ba0:	bf00      	nop
 8003ba2:	e7fd      	b.n	8003ba0 <BusFault_Handler+0x4>

08003ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ba8:	bf00      	nop
 8003baa:	e7fd      	b.n	8003ba8 <UsageFault_Handler+0x4>

08003bac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003bac:	b480      	push	{r7}
 8003bae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003bb0:	bf00      	nop
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr

08003bba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003bbe:	bf00      	nop
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003bcc:	bf00      	nop
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr

08003bd6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003bda:	f000 f96b 	bl	8003eb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003bde:	bf00      	nop
 8003be0:	bd80      	pop	{r7, pc}
	...

08003be4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003be8:	4802      	ldr	r0, [pc, #8]	@ (8003bf4 <USART2_IRQHandler+0x10>)
 8003bea:	f005 faa5 	bl	8009138 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003bee:	bf00      	nop
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	20000440 	.word	0x20000440

08003bf8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	af00      	add	r7, sp, #0
  return 1;
 8003bfc:	2301      	movs	r3, #1
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <_kill>:

int _kill(int pid, int sig)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003c12:	f008 fdcb 	bl	800c7ac <__errno>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2216      	movs	r2, #22
 8003c1a:	601a      	str	r2, [r3, #0]
  return -1;
 8003c1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3708      	adds	r7, #8
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <_exit>:

void _exit (int status)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003c30:	f04f 31ff 	mov.w	r1, #4294967295
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f7ff ffe7 	bl	8003c08 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003c3a:	bf00      	nop
 8003c3c:	e7fd      	b.n	8003c3a <_exit+0x12>

08003c3e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c3e:	b580      	push	{r7, lr}
 8003c40:	b086      	sub	sp, #24
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	60f8      	str	r0, [r7, #12]
 8003c46:	60b9      	str	r1, [r7, #8]
 8003c48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	617b      	str	r3, [r7, #20]
 8003c4e:	e00a      	b.n	8003c66 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003c50:	f3af 8000 	nop.w
 8003c54:	4601      	mov	r1, r0
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	1c5a      	adds	r2, r3, #1
 8003c5a:	60ba      	str	r2, [r7, #8]
 8003c5c:	b2ca      	uxtb	r2, r1
 8003c5e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	3301      	adds	r3, #1
 8003c64:	617b      	str	r3, [r7, #20]
 8003c66:	697a      	ldr	r2, [r7, #20]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	dbf0      	blt.n	8003c50 <_read+0x12>
  }

  return len;
 8003c6e:	687b      	ldr	r3, [r7, #4]
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3718      	adds	r7, #24
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	60b9      	str	r1, [r7, #8]
 8003c82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c84:	2300      	movs	r3, #0
 8003c86:	617b      	str	r3, [r7, #20]
 8003c88:	e009      	b.n	8003c9e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	1c5a      	adds	r2, r3, #1
 8003c8e:	60ba      	str	r2, [r7, #8]
 8003c90:	781b      	ldrb	r3, [r3, #0]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	617b      	str	r3, [r7, #20]
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	dbf1      	blt.n	8003c8a <_write+0x12>
  }
  return len;
 8003ca6:	687b      	ldr	r3, [r7, #4]
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3718      	adds	r7, #24
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <_close>:

int _close(int file)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003cb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003cd8:	605a      	str	r2, [r3, #4]
  return 0;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <_isatty>:

int _isatty(int file)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003cf0:	2301      	movs	r3, #1
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr

08003cfe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003cfe:	b480      	push	{r7}
 8003d00:	b085      	sub	sp, #20
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	60f8      	str	r0, [r7, #12]
 8003d06:	60b9      	str	r1, [r7, #8]
 8003d08:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3714      	adds	r7, #20
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b086      	sub	sp, #24
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d20:	4a14      	ldr	r2, [pc, #80]	@ (8003d74 <_sbrk+0x5c>)
 8003d22:	4b15      	ldr	r3, [pc, #84]	@ (8003d78 <_sbrk+0x60>)
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d2c:	4b13      	ldr	r3, [pc, #76]	@ (8003d7c <_sbrk+0x64>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d102      	bne.n	8003d3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d34:	4b11      	ldr	r3, [pc, #68]	@ (8003d7c <_sbrk+0x64>)
 8003d36:	4a12      	ldr	r2, [pc, #72]	@ (8003d80 <_sbrk+0x68>)
 8003d38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d3a:	4b10      	ldr	r3, [pc, #64]	@ (8003d7c <_sbrk+0x64>)
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4413      	add	r3, r2
 8003d42:	693a      	ldr	r2, [r7, #16]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d207      	bcs.n	8003d58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d48:	f008 fd30 	bl	800c7ac <__errno>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	220c      	movs	r2, #12
 8003d50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d52:	f04f 33ff 	mov.w	r3, #4294967295
 8003d56:	e009      	b.n	8003d6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d58:	4b08      	ldr	r3, [pc, #32]	@ (8003d7c <_sbrk+0x64>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d5e:	4b07      	ldr	r3, [pc, #28]	@ (8003d7c <_sbrk+0x64>)
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4413      	add	r3, r2
 8003d66:	4a05      	ldr	r2, [pc, #20]	@ (8003d7c <_sbrk+0x64>)
 8003d68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3718      	adds	r7, #24
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	20018000 	.word	0x20018000
 8003d78:	00000400 	.word	0x00000400
 8003d7c:	200005a8 	.word	0x200005a8
 8003d80:	20000700 	.word	0x20000700

08003d84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003d84:	b480      	push	{r7}
 8003d86:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003d88:	4b06      	ldr	r3, [pc, #24]	@ (8003da4 <SystemInit+0x20>)
 8003d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d8e:	4a05      	ldr	r2, [pc, #20]	@ (8003da4 <SystemInit+0x20>)
 8003d90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003d94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003d98:	bf00      	nop
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr
 8003da2:	bf00      	nop
 8003da4:	e000ed00 	.word	0xe000ed00

08003da8 <Reset_Handler>:
 8003da8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003de0 <LoopForever+0x2>
 8003dac:	f7ff ffea 	bl	8003d84 <SystemInit>
 8003db0:	480c      	ldr	r0, [pc, #48]	@ (8003de4 <LoopForever+0x6>)
 8003db2:	490d      	ldr	r1, [pc, #52]	@ (8003de8 <LoopForever+0xa>)
 8003db4:	4a0d      	ldr	r2, [pc, #52]	@ (8003dec <LoopForever+0xe>)
 8003db6:	2300      	movs	r3, #0
 8003db8:	e002      	b.n	8003dc0 <LoopCopyDataInit>

08003dba <CopyDataInit>:
 8003dba:	58d4      	ldr	r4, [r2, r3]
 8003dbc:	50c4      	str	r4, [r0, r3]
 8003dbe:	3304      	adds	r3, #4

08003dc0 <LoopCopyDataInit>:
 8003dc0:	18c4      	adds	r4, r0, r3
 8003dc2:	428c      	cmp	r4, r1
 8003dc4:	d3f9      	bcc.n	8003dba <CopyDataInit>
 8003dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8003df0 <LoopForever+0x12>)
 8003dc8:	4c0a      	ldr	r4, [pc, #40]	@ (8003df4 <LoopForever+0x16>)
 8003dca:	2300      	movs	r3, #0
 8003dcc:	e001      	b.n	8003dd2 <LoopFillZerobss>

08003dce <FillZerobss>:
 8003dce:	6013      	str	r3, [r2, #0]
 8003dd0:	3204      	adds	r2, #4

08003dd2 <LoopFillZerobss>:
 8003dd2:	42a2      	cmp	r2, r4
 8003dd4:	d3fb      	bcc.n	8003dce <FillZerobss>
 8003dd6:	f008 fcef 	bl	800c7b8 <__libc_init_array>
 8003dda:	f7fe fecb 	bl	8002b74 <main>

08003dde <LoopForever>:
 8003dde:	e7fe      	b.n	8003dde <LoopForever>
 8003de0:	20018000 	.word	0x20018000
 8003de4:	20000000 	.word	0x20000000
 8003de8:	200001e0 	.word	0x200001e0
 8003dec:	08011048 	.word	0x08011048
 8003df0:	200001e0 	.word	0x200001e0
 8003df4:	200006fc 	.word	0x200006fc

08003df8 <ADC1_2_IRQHandler>:
 8003df8:	e7fe      	b.n	8003df8 <ADC1_2_IRQHandler>
	...

08003dfc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003e02:	2300      	movs	r3, #0
 8003e04:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e06:	4b0c      	ldr	r3, [pc, #48]	@ (8003e38 <HAL_Init+0x3c>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a0b      	ldr	r2, [pc, #44]	@ (8003e38 <HAL_Init+0x3c>)
 8003e0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e10:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e12:	2003      	movs	r0, #3
 8003e14:	f001 fc72 	bl	80056fc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003e18:	2000      	movs	r0, #0
 8003e1a:	f000 f80f 	bl	8003e3c <HAL_InitTick>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d002      	beq.n	8003e2a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	71fb      	strb	r3, [r7, #7]
 8003e28:	e001      	b.n	8003e2e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003e2a:	f7ff fbd5 	bl	80035d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003e2e:	79fb      	ldrb	r3, [r7, #7]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3708      	adds	r7, #8
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	40022000 	.word	0x40022000

08003e3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003e44:	2300      	movs	r3, #0
 8003e46:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003e48:	4b17      	ldr	r3, [pc, #92]	@ (8003ea8 <HAL_InitTick+0x6c>)
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d023      	beq.n	8003e98 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003e50:	4b16      	ldr	r3, [pc, #88]	@ (8003eac <HAL_InitTick+0x70>)
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	4b14      	ldr	r3, [pc, #80]	@ (8003ea8 <HAL_InitTick+0x6c>)
 8003e56:	781b      	ldrb	r3, [r3, #0]
 8003e58:	4619      	mov	r1, r3
 8003e5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e66:	4618      	mov	r0, r3
 8003e68:	f001 fc7d 	bl	8005766 <HAL_SYSTICK_Config>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10f      	bne.n	8003e92 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2b0f      	cmp	r3, #15
 8003e76:	d809      	bhi.n	8003e8c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e78:	2200      	movs	r2, #0
 8003e7a:	6879      	ldr	r1, [r7, #4]
 8003e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e80:	f001 fc47 	bl	8005712 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003e84:	4a0a      	ldr	r2, [pc, #40]	@ (8003eb0 <HAL_InitTick+0x74>)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6013      	str	r3, [r2, #0]
 8003e8a:	e007      	b.n	8003e9c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	73fb      	strb	r3, [r7, #15]
 8003e90:	e004      	b.n	8003e9c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	73fb      	strb	r3, [r7, #15]
 8003e96:	e001      	b.n	8003e9c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3710      	adds	r7, #16
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	20000014 	.word	0x20000014
 8003eac:	2000000c 	.word	0x2000000c
 8003eb0:	20000010 	.word	0x20000010

08003eb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003eb8:	4b06      	ldr	r3, [pc, #24]	@ (8003ed4 <HAL_IncTick+0x20>)
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	4b06      	ldr	r3, [pc, #24]	@ (8003ed8 <HAL_IncTick+0x24>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	4a04      	ldr	r2, [pc, #16]	@ (8003ed8 <HAL_IncTick+0x24>)
 8003ec6:	6013      	str	r3, [r2, #0]
}
 8003ec8:	bf00      	nop
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	20000014 	.word	0x20000014
 8003ed8:	200005ac 	.word	0x200005ac

08003edc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
  return uwTick;
 8003ee0:	4b03      	ldr	r3, [pc, #12]	@ (8003ef0 <HAL_GetTick+0x14>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	200005ac 	.word	0x200005ac

08003ef4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	431a      	orrs	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	609a      	str	r2, [r3, #8]
}
 8003f0e:	bf00      	nop
 8003f10:	370c      	adds	r7, #12
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr

08003f1a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003f1a:	b480      	push	{r7}
 8003f1c:	b083      	sub	sp, #12
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
 8003f22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	609a      	str	r2, [r3, #8]
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr

08003f5c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b087      	sub	sp, #28
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
 8003f68:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	3360      	adds	r3, #96	@ 0x60
 8003f6e:	461a      	mov	r2, r3
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4413      	add	r3, r2
 8003f76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	4b08      	ldr	r3, [pc, #32]	@ (8003fa0 <LL_ADC_SetOffset+0x44>)
 8003f7e:	4013      	ands	r3, r2
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003f86:	683a      	ldr	r2, [r7, #0]
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003f94:	bf00      	nop
 8003f96:	371c      	adds	r7, #28
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr
 8003fa0:	03fff000 	.word	0x03fff000

08003fa4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	3360      	adds	r3, #96	@ 0x60
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4413      	add	r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3714      	adds	r7, #20
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b087      	sub	sp, #28
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	3360      	adds	r3, #96	@ 0x60
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	4413      	add	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	431a      	orrs	r2, r3
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003ffa:	bf00      	nop
 8003ffc:	371c      	adds	r7, #28
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr

08004006 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004006:	b480      	push	{r7}
 8004008:	b083      	sub	sp, #12
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004016:	2b00      	cmp	r3, #0
 8004018:	d101      	bne.n	800401e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	370c      	adds	r7, #12
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800402c:	b480      	push	{r7}
 800402e:	b087      	sub	sp, #28
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	3330      	adds	r3, #48	@ 0x30
 800403c:	461a      	mov	r2, r3
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	0a1b      	lsrs	r3, r3, #8
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	f003 030c 	and.w	r3, r3, #12
 8004048:	4413      	add	r3, r2
 800404a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	f003 031f 	and.w	r3, r3, #31
 8004056:	211f      	movs	r1, #31
 8004058:	fa01 f303 	lsl.w	r3, r1, r3
 800405c:	43db      	mvns	r3, r3
 800405e:	401a      	ands	r2, r3
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	0e9b      	lsrs	r3, r3, #26
 8004064:	f003 011f 	and.w	r1, r3, #31
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	f003 031f 	and.w	r3, r3, #31
 800406e:	fa01 f303 	lsl.w	r3, r1, r3
 8004072:	431a      	orrs	r2, r3
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004078:	bf00      	nop
 800407a:	371c      	adds	r7, #28
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004084:	b480      	push	{r7}
 8004086:	b087      	sub	sp, #28
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	3314      	adds	r3, #20
 8004094:	461a      	mov	r2, r3
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	0e5b      	lsrs	r3, r3, #25
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	f003 0304 	and.w	r3, r3, #4
 80040a0:	4413      	add	r3, r2
 80040a2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	0d1b      	lsrs	r3, r3, #20
 80040ac:	f003 031f 	and.w	r3, r3, #31
 80040b0:	2107      	movs	r1, #7
 80040b2:	fa01 f303 	lsl.w	r3, r1, r3
 80040b6:	43db      	mvns	r3, r3
 80040b8:	401a      	ands	r2, r3
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	0d1b      	lsrs	r3, r3, #20
 80040be:	f003 031f 	and.w	r3, r3, #31
 80040c2:	6879      	ldr	r1, [r7, #4]
 80040c4:	fa01 f303 	lsl.w	r3, r1, r3
 80040c8:	431a      	orrs	r2, r3
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80040ce:	bf00      	nop
 80040d0:	371c      	adds	r7, #28
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
	...

080040dc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040f4:	43db      	mvns	r3, r3
 80040f6:	401a      	ands	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f003 0318 	and.w	r3, r3, #24
 80040fe:	4908      	ldr	r1, [pc, #32]	@ (8004120 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004100:	40d9      	lsrs	r1, r3
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	400b      	ands	r3, r1
 8004106:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800410a:	431a      	orrs	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004112:	bf00      	nop
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	0007ffff 	.word	0x0007ffff

08004124 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 031f 	and.w	r3, r3, #31
}
 8004134:	4618      	mov	r0, r3
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8004150:	4618      	mov	r0, r3
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800416c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	6093      	str	r3, [r2, #8]
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004190:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004194:	d101      	bne.n	800419a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004196:	2301      	movs	r3, #1
 8004198:	e000      	b.n	800419c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80041b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80041bc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80041c4:	bf00      	nop
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041e4:	d101      	bne.n	80041ea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80041e6:	2301      	movs	r3, #1
 80041e8:	e000      	b.n	80041ec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004208:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800420c:	f043 0201 	orr.w	r2, r3, #1
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004214:	bf00      	nop
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004230:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004234:	f043 0202 	orr.w	r2, r3, #2
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b01      	cmp	r3, #1
 800425a:	d101      	bne.n	8004260 <LL_ADC_IsEnabled+0x18>
 800425c:	2301      	movs	r3, #1
 800425e:	e000      	b.n	8004262 <LL_ADC_IsEnabled+0x1a>
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	370c      	adds	r7, #12
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr

0800426e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800426e:	b480      	push	{r7}
 8004270:	b083      	sub	sp, #12
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b02      	cmp	r3, #2
 8004280:	d101      	bne.n	8004286 <LL_ADC_IsDisableOngoing+0x18>
 8004282:	2301      	movs	r3, #1
 8004284:	e000      	b.n	8004288 <LL_ADC_IsDisableOngoing+0x1a>
 8004286:	2300      	movs	r3, #0
}
 8004288:	4618      	mov	r0, r3
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80042a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80042a8:	f043 0204 	orr.w	r2, r3, #4
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80042b0:	bf00      	nop
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f003 0304 	and.w	r3, r3, #4
 80042cc:	2b04      	cmp	r3, #4
 80042ce:	d101      	bne.n	80042d4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80042d0:	2301      	movs	r3, #1
 80042d2:	e000      	b.n	80042d6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	370c      	adds	r7, #12
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr

080042e2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b083      	sub	sp, #12
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f003 0308 	and.w	r3, r3, #8
 80042f2:	2b08      	cmp	r3, #8
 80042f4:	d101      	bne.n	80042fa <LL_ADC_INJ_IsConversionOngoing+0x18>
 80042f6:	2301      	movs	r3, #1
 80042f8:	e000      	b.n	80042fc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	370c      	adds	r7, #12
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr

08004308 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004308:	b590      	push	{r4, r7, lr}
 800430a:	b089      	sub	sp, #36	@ 0x24
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004310:	2300      	movs	r3, #0
 8004312:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004314:	2300      	movs	r3, #0
 8004316:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e130      	b.n	8004584 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800432c:	2b00      	cmp	r3, #0
 800432e:	d109      	bne.n	8004344 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f7ff f975 	bl	8003620 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4618      	mov	r0, r3
 800434a:	f7ff ff19 	bl	8004180 <LL_ADC_IsDeepPowerDownEnabled>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d004      	beq.n	800435e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4618      	mov	r0, r3
 800435a:	f7ff feff 	bl	800415c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4618      	mov	r0, r3
 8004364:	f7ff ff34 	bl	80041d0 <LL_ADC_IsInternalRegulatorEnabled>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d115      	bne.n	800439a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4618      	mov	r0, r3
 8004374:	f7ff ff18 	bl	80041a8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004378:	4b84      	ldr	r3, [pc, #528]	@ (800458c <HAL_ADC_Init+0x284>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	099b      	lsrs	r3, r3, #6
 800437e:	4a84      	ldr	r2, [pc, #528]	@ (8004590 <HAL_ADC_Init+0x288>)
 8004380:	fba2 2303 	umull	r2, r3, r2, r3
 8004384:	099b      	lsrs	r3, r3, #6
 8004386:	3301      	adds	r3, #1
 8004388:	005b      	lsls	r3, r3, #1
 800438a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800438c:	e002      	b.n	8004394 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	3b01      	subs	r3, #1
 8004392:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1f9      	bne.n	800438e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4618      	mov	r0, r3
 80043a0:	f7ff ff16 	bl	80041d0 <LL_ADC_IsInternalRegulatorEnabled>
 80043a4:	4603      	mov	r3, r0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d10d      	bne.n	80043c6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ae:	f043 0210 	orr.w	r2, r3, #16
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ba:	f043 0201 	orr.w	r2, r3, #1
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4618      	mov	r0, r3
 80043cc:	f7ff ff76 	bl	80042bc <LL_ADC_REG_IsConversionOngoing>
 80043d0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d6:	f003 0310 	and.w	r3, r3, #16
 80043da:	2b00      	cmp	r3, #0
 80043dc:	f040 80c9 	bne.w	8004572 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f040 80c5 	bne.w	8004572 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ec:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80043f0:	f043 0202 	orr.w	r2, r3, #2
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7ff ff23 	bl	8004248 <LL_ADC_IsEnabled>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d115      	bne.n	8004434 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004408:	4862      	ldr	r0, [pc, #392]	@ (8004594 <HAL_ADC_Init+0x28c>)
 800440a:	f7ff ff1d 	bl	8004248 <LL_ADC_IsEnabled>
 800440e:	4604      	mov	r4, r0
 8004410:	4861      	ldr	r0, [pc, #388]	@ (8004598 <HAL_ADC_Init+0x290>)
 8004412:	f7ff ff19 	bl	8004248 <LL_ADC_IsEnabled>
 8004416:	4603      	mov	r3, r0
 8004418:	431c      	orrs	r4, r3
 800441a:	4860      	ldr	r0, [pc, #384]	@ (800459c <HAL_ADC_Init+0x294>)
 800441c:	f7ff ff14 	bl	8004248 <LL_ADC_IsEnabled>
 8004420:	4603      	mov	r3, r0
 8004422:	4323      	orrs	r3, r4
 8004424:	2b00      	cmp	r3, #0
 8004426:	d105      	bne.n	8004434 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	4619      	mov	r1, r3
 800442e:	485c      	ldr	r0, [pc, #368]	@ (80045a0 <HAL_ADC_Init+0x298>)
 8004430:	f7ff fd60 	bl	8003ef4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	7e5b      	ldrb	r3, [r3, #25]
 8004438:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800443e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004444:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800444a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004452:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004454:	4313      	orrs	r3, r2
 8004456:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800445e:	2b01      	cmp	r3, #1
 8004460:	d106      	bne.n	8004470 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004466:	3b01      	subs	r3, #1
 8004468:	045b      	lsls	r3, r3, #17
 800446a:	69ba      	ldr	r2, [r7, #24]
 800446c:	4313      	orrs	r3, r2
 800446e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004474:	2b00      	cmp	r3, #0
 8004476:	d009      	beq.n	800448c <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800447c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004484:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	4313      	orrs	r3, r2
 800448a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68da      	ldr	r2, [r3, #12]
 8004492:	4b44      	ldr	r3, [pc, #272]	@ (80045a4 <HAL_ADC_Init+0x29c>)
 8004494:	4013      	ands	r3, r2
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	6812      	ldr	r2, [r2, #0]
 800449a:	69b9      	ldr	r1, [r7, #24]
 800449c:	430b      	orrs	r3, r1
 800449e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4618      	mov	r0, r3
 80044a6:	f7ff ff1c 	bl	80042e2 <LL_ADC_INJ_IsConversionOngoing>
 80044aa:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d13d      	bne.n	800452e <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d13a      	bne.n	800452e <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80044bc:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80044c4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80044c6:	4313      	orrs	r3, r2
 80044c8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80044d4:	f023 0302 	bic.w	r3, r3, #2
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	6812      	ldr	r2, [r2, #0]
 80044dc:	69b9      	ldr	r1, [r7, #24]
 80044de:	430b      	orrs	r3, r1
 80044e0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d118      	bne.n	800451e <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80044f6:	f023 0304 	bic.w	r3, r3, #4
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004502:	4311      	orrs	r1, r2
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004508:	4311      	orrs	r1, r2
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800450e:	430a      	orrs	r2, r1
 8004510:	431a      	orrs	r2, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f042 0201 	orr.w	r2, r2, #1
 800451a:	611a      	str	r2, [r3, #16]
 800451c:	e007      	b.n	800452e <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	691a      	ldr	r2, [r3, #16]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 0201 	bic.w	r2, r2, #1
 800452c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	2b01      	cmp	r3, #1
 8004534:	d10c      	bne.n	8004550 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453c:	f023 010f 	bic.w	r1, r3, #15
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	69db      	ldr	r3, [r3, #28]
 8004544:	1e5a      	subs	r2, r3, #1
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	430a      	orrs	r2, r1
 800454c:	631a      	str	r2, [r3, #48]	@ 0x30
 800454e:	e007      	b.n	8004560 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 020f 	bic.w	r2, r2, #15
 800455e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004564:	f023 0303 	bic.w	r3, r3, #3
 8004568:	f043 0201 	orr.w	r2, r3, #1
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	655a      	str	r2, [r3, #84]	@ 0x54
 8004570:	e007      	b.n	8004582 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004576:	f043 0210 	orr.w	r2, r3, #16
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004582:	7ffb      	ldrb	r3, [r7, #31]
}
 8004584:	4618      	mov	r0, r3
 8004586:	3724      	adds	r7, #36	@ 0x24
 8004588:	46bd      	mov	sp, r7
 800458a:	bd90      	pop	{r4, r7, pc}
 800458c:	2000000c 	.word	0x2000000c
 8004590:	053e2d63 	.word	0x053e2d63
 8004594:	50040000 	.word	0x50040000
 8004598:	50040100 	.word	0x50040100
 800459c:	50040200 	.word	0x50040200
 80045a0:	50040300 	.word	0x50040300
 80045a4:	fff0c007 	.word	0xfff0c007

080045a8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80045b0:	4857      	ldr	r0, [pc, #348]	@ (8004710 <HAL_ADC_Start+0x168>)
 80045b2:	f7ff fdb7 	bl	8004124 <LL_ADC_GetMultimode>
 80045b6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4618      	mov	r0, r3
 80045be:	f7ff fe7d 	bl	80042bc <LL_ADC_REG_IsConversionOngoing>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	f040 809c 	bne.w	8004702 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d101      	bne.n	80045d8 <HAL_ADC_Start+0x30>
 80045d4:	2302      	movs	r3, #2
 80045d6:	e097      	b.n	8004708 <HAL_ADC_Start+0x160>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f000 fd73 	bl	80050cc <ADC_Enable>
 80045e6:	4603      	mov	r3, r0
 80045e8:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80045ea:	7dfb      	ldrb	r3, [r7, #23]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	f040 8083 	bne.w	80046f8 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045f6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80045fa:	f023 0301 	bic.w	r3, r3, #1
 80045fe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a42      	ldr	r2, [pc, #264]	@ (8004714 <HAL_ADC_Start+0x16c>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d002      	beq.n	8004616 <HAL_ADC_Start+0x6e>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	e000      	b.n	8004618 <HAL_ADC_Start+0x70>
 8004616:	4b40      	ldr	r3, [pc, #256]	@ (8004718 <HAL_ADC_Start+0x170>)
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	6812      	ldr	r2, [r2, #0]
 800461c:	4293      	cmp	r3, r2
 800461e:	d002      	beq.n	8004626 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d105      	bne.n	8004632 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800462a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004636:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800463a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800463e:	d106      	bne.n	800464e <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004644:	f023 0206 	bic.w	r2, r3, #6
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	659a      	str	r2, [r3, #88]	@ 0x58
 800464c:	e002      	b.n	8004654 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	221c      	movs	r2, #28
 800465a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a2a      	ldr	r2, [pc, #168]	@ (8004714 <HAL_ADC_Start+0x16c>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d002      	beq.n	8004674 <HAL_ADC_Start+0xcc>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	e000      	b.n	8004676 <HAL_ADC_Start+0xce>
 8004674:	4b28      	ldr	r3, [pc, #160]	@ (8004718 <HAL_ADC_Start+0x170>)
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	6812      	ldr	r2, [r2, #0]
 800467a:	4293      	cmp	r3, r2
 800467c:	d008      	beq.n	8004690 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d005      	beq.n	8004690 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	2b05      	cmp	r3, #5
 8004688:	d002      	beq.n	8004690 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	2b09      	cmp	r3, #9
 800468e:	d114      	bne.n	80046ba <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d007      	beq.n	80046ae <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046a2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80046a6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7ff fdee 	bl	8004294 <LL_ADC_REG_StartConversion>
 80046b8:	e025      	b.n	8004706 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046be:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a12      	ldr	r2, [pc, #72]	@ (8004714 <HAL_ADC_Start+0x16c>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d002      	beq.n	80046d6 <HAL_ADC_Start+0x12e>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	e000      	b.n	80046d8 <HAL_ADC_Start+0x130>
 80046d6:	4b10      	ldr	r3, [pc, #64]	@ (8004718 <HAL_ADC_Start+0x170>)
 80046d8:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d00f      	beq.n	8004706 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ea:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80046ee:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	655a      	str	r2, [r3, #84]	@ 0x54
 80046f6:	e006      	b.n	8004706 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8004700:	e001      	b.n	8004706 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004702:	2302      	movs	r3, #2
 8004704:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004706:	7dfb      	ldrb	r3, [r7, #23]
}
 8004708:	4618      	mov	r0, r3
 800470a:	3718      	adds	r7, #24
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	50040300 	.word	0x50040300
 8004714:	50040100 	.word	0x50040100
 8004718:	50040000 	.word	0x50040000

0800471c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b088      	sub	sp, #32
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004726:	4866      	ldr	r0, [pc, #408]	@ (80048c0 <HAL_ADC_PollForConversion+0x1a4>)
 8004728:	f7ff fcfc 	bl	8004124 <LL_ADC_GetMultimode>
 800472c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	2b08      	cmp	r3, #8
 8004734:	d102      	bne.n	800473c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004736:	2308      	movs	r3, #8
 8004738:	61fb      	str	r3, [r7, #28]
 800473a:	e02a      	b.n	8004792 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d005      	beq.n	800474e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	2b05      	cmp	r3, #5
 8004746:	d002      	beq.n	800474e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	2b09      	cmp	r3, #9
 800474c:	d111      	bne.n	8004772 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	2b00      	cmp	r3, #0
 800475a:	d007      	beq.n	800476c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004760:	f043 0220 	orr.w	r2, r3, #32
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e0a4      	b.n	80048b6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800476c:	2304      	movs	r3, #4
 800476e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004770:	e00f      	b.n	8004792 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004772:	4853      	ldr	r0, [pc, #332]	@ (80048c0 <HAL_ADC_PollForConversion+0x1a4>)
 8004774:	f7ff fce4 	bl	8004140 <LL_ADC_GetMultiDMATransfer>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d007      	beq.n	800478e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004782:	f043 0220 	orr.w	r2, r3, #32
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e093      	b.n	80048b6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800478e:	2304      	movs	r3, #4
 8004790:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004792:	f7ff fba3 	bl	8003edc <HAL_GetTick>
 8004796:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004798:	e021      	b.n	80047de <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a0:	d01d      	beq.n	80047de <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80047a2:	f7ff fb9b 	bl	8003edc <HAL_GetTick>
 80047a6:	4602      	mov	r2, r0
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	683a      	ldr	r2, [r7, #0]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d302      	bcc.n	80047b8 <HAL_ADC_PollForConversion+0x9c>
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d112      	bne.n	80047de <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	4013      	ands	r3, r2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10b      	bne.n	80047de <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ca:	f043 0204 	orr.w	r2, r3, #4
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e06b      	b.n	80048b6 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	4013      	ands	r3, r2
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d0d6      	beq.n	800479a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4618      	mov	r0, r3
 80047fe:	f7ff fc02 	bl	8004006 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d01c      	beq.n	8004842 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	7e5b      	ldrb	r3, [r3, #25]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d118      	bne.n	8004842 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0308 	and.w	r3, r3, #8
 800481a:	2b08      	cmp	r3, #8
 800481c:	d111      	bne.n	8004842 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004822:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800482e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d105      	bne.n	8004842 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800483a:	f043 0201 	orr.w	r2, r3, #1
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a1f      	ldr	r2, [pc, #124]	@ (80048c4 <HAL_ADC_PollForConversion+0x1a8>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d002      	beq.n	8004852 <HAL_ADC_PollForConversion+0x136>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	e000      	b.n	8004854 <HAL_ADC_PollForConversion+0x138>
 8004852:	4b1d      	ldr	r3, [pc, #116]	@ (80048c8 <HAL_ADC_PollForConversion+0x1ac>)
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	6812      	ldr	r2, [r2, #0]
 8004858:	4293      	cmp	r3, r2
 800485a:	d008      	beq.n	800486e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d005      	beq.n	800486e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	2b05      	cmp	r3, #5
 8004866:	d002      	beq.n	800486e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	2b09      	cmp	r3, #9
 800486c:	d104      	bne.n	8004878 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	61bb      	str	r3, [r7, #24]
 8004876:	e00c      	b.n	8004892 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a11      	ldr	r2, [pc, #68]	@ (80048c4 <HAL_ADC_PollForConversion+0x1a8>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d002      	beq.n	8004888 <HAL_ADC_PollForConversion+0x16c>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	e000      	b.n	800488a <HAL_ADC_PollForConversion+0x16e>
 8004888:	4b0f      	ldr	r3, [pc, #60]	@ (80048c8 <HAL_ADC_PollForConversion+0x1ac>)
 800488a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	2b08      	cmp	r3, #8
 8004896:	d104      	bne.n	80048a2 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2208      	movs	r2, #8
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	e008      	b.n	80048b4 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d103      	bne.n	80048b4 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	220c      	movs	r2, #12
 80048b2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3720      	adds	r7, #32
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	50040300 	.word	0x50040300
 80048c4:	50040100 	.word	0x50040100
 80048c8:	50040000 	.word	0x50040000

080048cc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80048da:	4618      	mov	r0, r3
 80048dc:	370c      	adds	r7, #12
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
	...

080048e8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b0b6      	sub	sp, #216	@ 0xd8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048f2:	2300      	movs	r3, #0
 80048f4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80048f8:	2300      	movs	r3, #0
 80048fa:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004902:	2b01      	cmp	r3, #1
 8004904:	d101      	bne.n	800490a <HAL_ADC_ConfigChannel+0x22>
 8004906:	2302      	movs	r3, #2
 8004908:	e3c9      	b.n	800509e <HAL_ADC_ConfigChannel+0x7b6>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4618      	mov	r0, r3
 8004918:	f7ff fcd0 	bl	80042bc <LL_ADC_REG_IsConversionOngoing>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	f040 83aa 	bne.w	8005078 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	2b05      	cmp	r3, #5
 8004932:	d824      	bhi.n	800497e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	3b02      	subs	r3, #2
 800493a:	2b03      	cmp	r3, #3
 800493c:	d81b      	bhi.n	8004976 <HAL_ADC_ConfigChannel+0x8e>
 800493e:	a201      	add	r2, pc, #4	@ (adr r2, 8004944 <HAL_ADC_ConfigChannel+0x5c>)
 8004940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004944:	08004955 	.word	0x08004955
 8004948:	0800495d 	.word	0x0800495d
 800494c:	08004965 	.word	0x08004965
 8004950:	0800496d 	.word	0x0800496d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8004954:	230c      	movs	r3, #12
 8004956:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800495a:	e010      	b.n	800497e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800495c:	2312      	movs	r3, #18
 800495e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004962:	e00c      	b.n	800497e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8004964:	2318      	movs	r3, #24
 8004966:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800496a:	e008      	b.n	800497e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800496c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004970:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004974:	e003      	b.n	800497e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8004976:	2306      	movs	r3, #6
 8004978:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800497c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6818      	ldr	r0, [r3, #0]
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	461a      	mov	r2, r3
 8004988:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800498c:	f7ff fb4e 	bl	800402c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4618      	mov	r0, r3
 8004996:	f7ff fc91 	bl	80042bc <LL_ADC_REG_IsConversionOngoing>
 800499a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7ff fc9d 	bl	80042e2 <LL_ADC_INJ_IsConversionOngoing>
 80049a8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80049ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f040 81a4 	bne.w	8004cfe <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80049b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	f040 819f 	bne.w	8004cfe <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6818      	ldr	r0, [r3, #0]
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	6819      	ldr	r1, [r3, #0]
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	461a      	mov	r2, r3
 80049ce:	f7ff fb59 	bl	8004084 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	695a      	ldr	r2, [r3, #20]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	08db      	lsrs	r3, r3, #3
 80049de:	f003 0303 	and.w	r3, r3, #3
 80049e2:	005b      	lsls	r3, r3, #1
 80049e4:	fa02 f303 	lsl.w	r3, r2, r3
 80049e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	2b04      	cmp	r3, #4
 80049f2:	d00a      	beq.n	8004a0a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6818      	ldr	r0, [r3, #0]
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	6919      	ldr	r1, [r3, #16]
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a04:	f7ff faaa 	bl	8003f5c <LL_ADC_SetOffset>
 8004a08:	e179      	b.n	8004cfe <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	2100      	movs	r1, #0
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7ff fac7 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004a16:	4603      	mov	r3, r0
 8004a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d10a      	bne.n	8004a36 <HAL_ADC_ConfigChannel+0x14e>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2100      	movs	r1, #0
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7ff fabc 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	0e9b      	lsrs	r3, r3, #26
 8004a30:	f003 021f 	and.w	r2, r3, #31
 8004a34:	e01e      	b.n	8004a74 <HAL_ADC_ConfigChannel+0x18c>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	2100      	movs	r1, #0
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f7ff fab1 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004a42:	4603      	mov	r3, r0
 8004a44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a48:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004a4c:	fa93 f3a3 	rbit	r3, r3
 8004a50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004a54:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a58:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004a5c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d101      	bne.n	8004a68 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8004a64:	2320      	movs	r3, #32
 8004a66:	e004      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8004a68:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a6c:	fab3 f383 	clz	r3, r3
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d105      	bne.n	8004a8c <HAL_ADC_ConfigChannel+0x1a4>
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	0e9b      	lsrs	r3, r3, #26
 8004a86:	f003 031f 	and.w	r3, r3, #31
 8004a8a:	e018      	b.n	8004abe <HAL_ADC_ConfigChannel+0x1d6>
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a98:	fa93 f3a3 	rbit	r3, r3
 8004a9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004aa0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004aa4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004aa8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d101      	bne.n	8004ab4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8004ab0:	2320      	movs	r3, #32
 8004ab2:	e004      	b.n	8004abe <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8004ab4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004ab8:	fab3 f383 	clz	r3, r3
 8004abc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d106      	bne.n	8004ad0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	2100      	movs	r1, #0
 8004aca:	4618      	mov	r0, r3
 8004acc:	f7ff fa80 	bl	8003fd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f7ff fa64 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004adc:	4603      	mov	r3, r0
 8004ade:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d10a      	bne.n	8004afc <HAL_ADC_ConfigChannel+0x214>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2101      	movs	r1, #1
 8004aec:	4618      	mov	r0, r3
 8004aee:	f7ff fa59 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004af2:	4603      	mov	r3, r0
 8004af4:	0e9b      	lsrs	r3, r3, #26
 8004af6:	f003 021f 	and.w	r2, r3, #31
 8004afa:	e01e      	b.n	8004b3a <HAL_ADC_ConfigChannel+0x252>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2101      	movs	r1, #1
 8004b02:	4618      	mov	r0, r3
 8004b04:	f7ff fa4e 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004b12:	fa93 f3a3 	rbit	r3, r3
 8004b16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004b1a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004b22:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d101      	bne.n	8004b2e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8004b2a:	2320      	movs	r3, #32
 8004b2c:	e004      	b.n	8004b38 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8004b2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004b32:	fab3 f383 	clz	r3, r3
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d105      	bne.n	8004b52 <HAL_ADC_ConfigChannel+0x26a>
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	0e9b      	lsrs	r3, r3, #26
 8004b4c:	f003 031f 	and.w	r3, r3, #31
 8004b50:	e018      	b.n	8004b84 <HAL_ADC_ConfigChannel+0x29c>
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b5e:	fa93 f3a3 	rbit	r3, r3
 8004b62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004b66:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004b6a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004b6e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d101      	bne.n	8004b7a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8004b76:	2320      	movs	r3, #32
 8004b78:	e004      	b.n	8004b84 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8004b7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b7e:	fab3 f383 	clz	r3, r3
 8004b82:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d106      	bne.n	8004b96 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	2101      	movs	r1, #1
 8004b90:	4618      	mov	r0, r3
 8004b92:	f7ff fa1d 	bl	8003fd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2102      	movs	r1, #2
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f7ff fa01 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10a      	bne.n	8004bc2 <HAL_ADC_ConfigChannel+0x2da>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2102      	movs	r1, #2
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7ff f9f6 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	0e9b      	lsrs	r3, r3, #26
 8004bbc:	f003 021f 	and.w	r2, r3, #31
 8004bc0:	e01e      	b.n	8004c00 <HAL_ADC_ConfigChannel+0x318>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2102      	movs	r1, #2
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f7ff f9eb 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004bd8:	fa93 f3a3 	rbit	r3, r3
 8004bdc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004be0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004be4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004be8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d101      	bne.n	8004bf4 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8004bf0:	2320      	movs	r3, #32
 8004bf2:	e004      	b.n	8004bfe <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8004bf4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bf8:	fab3 f383 	clz	r3, r3
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d105      	bne.n	8004c18 <HAL_ADC_ConfigChannel+0x330>
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	0e9b      	lsrs	r3, r3, #26
 8004c12:	f003 031f 	and.w	r3, r3, #31
 8004c16:	e014      	b.n	8004c42 <HAL_ADC_ConfigChannel+0x35a>
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c20:	fa93 f3a3 	rbit	r3, r3
 8004c24:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004c26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004c2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d101      	bne.n	8004c38 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8004c34:	2320      	movs	r3, #32
 8004c36:	e004      	b.n	8004c42 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8004c38:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004c3c:	fab3 f383 	clz	r3, r3
 8004c40:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d106      	bne.n	8004c54 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	2102      	movs	r1, #2
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f7ff f9be 	bl	8003fd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2103      	movs	r1, #3
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f7ff f9a2 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004c60:	4603      	mov	r3, r0
 8004c62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10a      	bne.n	8004c80 <HAL_ADC_ConfigChannel+0x398>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2103      	movs	r1, #3
 8004c70:	4618      	mov	r0, r3
 8004c72:	f7ff f997 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004c76:	4603      	mov	r3, r0
 8004c78:	0e9b      	lsrs	r3, r3, #26
 8004c7a:	f003 021f 	and.w	r2, r3, #31
 8004c7e:	e017      	b.n	8004cb0 <HAL_ADC_ConfigChannel+0x3c8>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	2103      	movs	r1, #3
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7ff f98c 	bl	8003fa4 <LL_ADC_GetOffsetChannel>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c90:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c92:	fa93 f3a3 	rbit	r3, r3
 8004c96:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004c98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c9a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004c9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d101      	bne.n	8004ca6 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8004ca2:	2320      	movs	r3, #32
 8004ca4:	e003      	b.n	8004cae <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8004ca6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ca8:	fab3 f383 	clz	r3, r3
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d105      	bne.n	8004cc8 <HAL_ADC_ConfigChannel+0x3e0>
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	0e9b      	lsrs	r3, r3, #26
 8004cc2:	f003 031f 	and.w	r3, r3, #31
 8004cc6:	e011      	b.n	8004cec <HAL_ADC_ConfigChannel+0x404>
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004cd0:	fa93 f3a3 	rbit	r3, r3
 8004cd4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004cd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004cd8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004cda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004ce0:	2320      	movs	r3, #32
 8004ce2:	e003      	b.n	8004cec <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004ce4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ce6:	fab3 f383 	clz	r3, r3
 8004cea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d106      	bne.n	8004cfe <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	2103      	movs	r1, #3
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f7ff f969 	bl	8003fd0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7ff faa0 	bl	8004248 <LL_ADC_IsEnabled>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f040 8140 	bne.w	8004f90 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6818      	ldr	r0, [r3, #0]
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	6819      	ldr	r1, [r3, #0]
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	f7ff f9dd 	bl	80040dc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	4a8f      	ldr	r2, [pc, #572]	@ (8004f64 <HAL_ADC_ConfigChannel+0x67c>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	f040 8131 	bne.w	8004f90 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d10b      	bne.n	8004d56 <HAL_ADC_ConfigChannel+0x46e>
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	0e9b      	lsrs	r3, r3, #26
 8004d44:	3301      	adds	r3, #1
 8004d46:	f003 031f 	and.w	r3, r3, #31
 8004d4a:	2b09      	cmp	r3, #9
 8004d4c:	bf94      	ite	ls
 8004d4e:	2301      	movls	r3, #1
 8004d50:	2300      	movhi	r3, #0
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	e019      	b.n	8004d8a <HAL_ADC_ConfigChannel+0x4a2>
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d5e:	fa93 f3a3 	rbit	r3, r3
 8004d62:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004d64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d66:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004d68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8004d6e:	2320      	movs	r3, #32
 8004d70:	e003      	b.n	8004d7a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8004d72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d74:	fab3 f383 	clz	r3, r3
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	f003 031f 	and.w	r3, r3, #31
 8004d80:	2b09      	cmp	r3, #9
 8004d82:	bf94      	ite	ls
 8004d84:	2301      	movls	r3, #1
 8004d86:	2300      	movhi	r3, #0
 8004d88:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d079      	beq.n	8004e82 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d107      	bne.n	8004daa <HAL_ADC_ConfigChannel+0x4c2>
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	0e9b      	lsrs	r3, r3, #26
 8004da0:	3301      	adds	r3, #1
 8004da2:	069b      	lsls	r3, r3, #26
 8004da4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004da8:	e015      	b.n	8004dd6 <HAL_ADC_ConfigChannel+0x4ee>
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004db2:	fa93 f3a3 	rbit	r3, r3
 8004db6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004db8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004dba:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004dbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d101      	bne.n	8004dc6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8004dc2:	2320      	movs	r3, #32
 8004dc4:	e003      	b.n	8004dce <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8004dc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004dc8:	fab3 f383 	clz	r3, r3
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	3301      	adds	r3, #1
 8004dd0:	069b      	lsls	r3, r3, #26
 8004dd2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d109      	bne.n	8004df6 <HAL_ADC_ConfigChannel+0x50e>
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	0e9b      	lsrs	r3, r3, #26
 8004de8:	3301      	adds	r3, #1
 8004dea:	f003 031f 	and.w	r3, r3, #31
 8004dee:	2101      	movs	r1, #1
 8004df0:	fa01 f303 	lsl.w	r3, r1, r3
 8004df4:	e017      	b.n	8004e26 <HAL_ADC_ConfigChannel+0x53e>
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dfe:	fa93 f3a3 	rbit	r3, r3
 8004e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e06:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004e08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d101      	bne.n	8004e12 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8004e0e:	2320      	movs	r3, #32
 8004e10:	e003      	b.n	8004e1a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8004e12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e14:	fab3 f383 	clz	r3, r3
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	f003 031f 	and.w	r3, r3, #31
 8004e20:	2101      	movs	r1, #1
 8004e22:	fa01 f303 	lsl.w	r3, r1, r3
 8004e26:	ea42 0103 	orr.w	r1, r2, r3
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10a      	bne.n	8004e4c <HAL_ADC_ConfigChannel+0x564>
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	0e9b      	lsrs	r3, r3, #26
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	f003 021f 	and.w	r2, r3, #31
 8004e42:	4613      	mov	r3, r2
 8004e44:	005b      	lsls	r3, r3, #1
 8004e46:	4413      	add	r3, r2
 8004e48:	051b      	lsls	r3, r3, #20
 8004e4a:	e018      	b.n	8004e7e <HAL_ADC_ConfigChannel+0x596>
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e54:	fa93 f3a3 	rbit	r3, r3
 8004e58:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d101      	bne.n	8004e68 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8004e64:	2320      	movs	r3, #32
 8004e66:	e003      	b.n	8004e70 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8004e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e6a:	fab3 f383 	clz	r3, r3
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	3301      	adds	r3, #1
 8004e72:	f003 021f 	and.w	r2, r3, #31
 8004e76:	4613      	mov	r3, r2
 8004e78:	005b      	lsls	r3, r3, #1
 8004e7a:	4413      	add	r3, r2
 8004e7c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e7e:	430b      	orrs	r3, r1
 8004e80:	e081      	b.n	8004f86 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d107      	bne.n	8004e9e <HAL_ADC_ConfigChannel+0x5b6>
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	0e9b      	lsrs	r3, r3, #26
 8004e94:	3301      	adds	r3, #1
 8004e96:	069b      	lsls	r3, r3, #26
 8004e98:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e9c:	e015      	b.n	8004eca <HAL_ADC_ConfigChannel+0x5e2>
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea6:	fa93 f3a3 	rbit	r3, r3
 8004eaa:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8004eb6:	2320      	movs	r3, #32
 8004eb8:	e003      	b.n	8004ec2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8004eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ebc:	fab3 f383 	clz	r3, r3
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	069b      	lsls	r3, r3, #26
 8004ec6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d109      	bne.n	8004eea <HAL_ADC_ConfigChannel+0x602>
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	0e9b      	lsrs	r3, r3, #26
 8004edc:	3301      	adds	r3, #1
 8004ede:	f003 031f 	and.w	r3, r3, #31
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ee8:	e017      	b.n	8004f1a <HAL_ADC_ConfigChannel+0x632>
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	fa93 f3a3 	rbit	r3, r3
 8004ef6:	61bb      	str	r3, [r7, #24]
  return result;
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004efc:	6a3b      	ldr	r3, [r7, #32]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8004f02:	2320      	movs	r3, #32
 8004f04:	e003      	b.n	8004f0e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8004f06:	6a3b      	ldr	r3, [r7, #32]
 8004f08:	fab3 f383 	clz	r3, r3
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	3301      	adds	r3, #1
 8004f10:	f003 031f 	and.w	r3, r3, #31
 8004f14:	2101      	movs	r1, #1
 8004f16:	fa01 f303 	lsl.w	r3, r1, r3
 8004f1a:	ea42 0103 	orr.w	r1, r2, r3
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d10d      	bne.n	8004f46 <HAL_ADC_ConfigChannel+0x65e>
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	0e9b      	lsrs	r3, r3, #26
 8004f30:	3301      	adds	r3, #1
 8004f32:	f003 021f 	and.w	r2, r3, #31
 8004f36:	4613      	mov	r3, r2
 8004f38:	005b      	lsls	r3, r3, #1
 8004f3a:	4413      	add	r3, r2
 8004f3c:	3b1e      	subs	r3, #30
 8004f3e:	051b      	lsls	r3, r3, #20
 8004f40:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004f44:	e01e      	b.n	8004f84 <HAL_ADC_ConfigChannel+0x69c>
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	fa93 f3a3 	rbit	r3, r3
 8004f52:	60fb      	str	r3, [r7, #12]
  return result;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d104      	bne.n	8004f68 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8004f5e:	2320      	movs	r3, #32
 8004f60:	e006      	b.n	8004f70 <HAL_ADC_ConfigChannel+0x688>
 8004f62:	bf00      	nop
 8004f64:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	fab3 f383 	clz	r3, r3
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	3301      	adds	r3, #1
 8004f72:	f003 021f 	and.w	r2, r3, #31
 8004f76:	4613      	mov	r3, r2
 8004f78:	005b      	lsls	r3, r3, #1
 8004f7a:	4413      	add	r3, r2
 8004f7c:	3b1e      	subs	r3, #30
 8004f7e:	051b      	lsls	r3, r3, #20
 8004f80:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f84:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004f86:	683a      	ldr	r2, [r7, #0]
 8004f88:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	f7ff f87a 	bl	8004084 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	4b44      	ldr	r3, [pc, #272]	@ (80050a8 <HAL_ADC_ConfigChannel+0x7c0>)
 8004f96:	4013      	ands	r3, r2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d07a      	beq.n	8005092 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f9c:	4843      	ldr	r0, [pc, #268]	@ (80050ac <HAL_ADC_ConfigChannel+0x7c4>)
 8004f9e:	f7fe ffcf 	bl	8003f40 <LL_ADC_GetCommonPathInternalCh>
 8004fa2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a41      	ldr	r2, [pc, #260]	@ (80050b0 <HAL_ADC_ConfigChannel+0x7c8>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d12c      	bne.n	800500a <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004fb0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004fb4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d126      	bne.n	800500a <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a3c      	ldr	r2, [pc, #240]	@ (80050b4 <HAL_ADC_ConfigChannel+0x7cc>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d004      	beq.n	8004fd0 <HAL_ADC_ConfigChannel+0x6e8>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a3b      	ldr	r2, [pc, #236]	@ (80050b8 <HAL_ADC_ConfigChannel+0x7d0>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d15d      	bne.n	800508c <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004fd0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004fd4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004fd8:	4619      	mov	r1, r3
 8004fda:	4834      	ldr	r0, [pc, #208]	@ (80050ac <HAL_ADC_ConfigChannel+0x7c4>)
 8004fdc:	f7fe ff9d 	bl	8003f1a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004fe0:	4b36      	ldr	r3, [pc, #216]	@ (80050bc <HAL_ADC_ConfigChannel+0x7d4>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	099b      	lsrs	r3, r3, #6
 8004fe6:	4a36      	ldr	r2, [pc, #216]	@ (80050c0 <HAL_ADC_ConfigChannel+0x7d8>)
 8004fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8004fec:	099b      	lsrs	r3, r3, #6
 8004fee:	1c5a      	adds	r2, r3, #1
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	005b      	lsls	r3, r3, #1
 8004ff4:	4413      	add	r3, r2
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004ffa:	e002      	b.n	8005002 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	3b01      	subs	r3, #1
 8005000:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1f9      	bne.n	8004ffc <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005008:	e040      	b.n	800508c <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a2d      	ldr	r2, [pc, #180]	@ (80050c4 <HAL_ADC_ConfigChannel+0x7dc>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d118      	bne.n	8005046 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005014:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005018:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d112      	bne.n	8005046 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a23      	ldr	r2, [pc, #140]	@ (80050b4 <HAL_ADC_ConfigChannel+0x7cc>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d004      	beq.n	8005034 <HAL_ADC_ConfigChannel+0x74c>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a22      	ldr	r2, [pc, #136]	@ (80050b8 <HAL_ADC_ConfigChannel+0x7d0>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d12d      	bne.n	8005090 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005034:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005038:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800503c:	4619      	mov	r1, r3
 800503e:	481b      	ldr	r0, [pc, #108]	@ (80050ac <HAL_ADC_ConfigChannel+0x7c4>)
 8005040:	f7fe ff6b 	bl	8003f1a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005044:	e024      	b.n	8005090 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a1f      	ldr	r2, [pc, #124]	@ (80050c8 <HAL_ADC_ConfigChannel+0x7e0>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d120      	bne.n	8005092 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005050:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005054:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005058:	2b00      	cmp	r3, #0
 800505a:	d11a      	bne.n	8005092 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a14      	ldr	r2, [pc, #80]	@ (80050b4 <HAL_ADC_ConfigChannel+0x7cc>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d115      	bne.n	8005092 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005066:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800506a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800506e:	4619      	mov	r1, r3
 8005070:	480e      	ldr	r0, [pc, #56]	@ (80050ac <HAL_ADC_ConfigChannel+0x7c4>)
 8005072:	f7fe ff52 	bl	8003f1a <LL_ADC_SetCommonPathInternalCh>
 8005076:	e00c      	b.n	8005092 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800507c:	f043 0220 	orr.w	r2, r3, #32
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800508a:	e002      	b.n	8005092 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800508c:	bf00      	nop
 800508e:	e000      	b.n	8005092 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005090:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800509a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800509e:	4618      	mov	r0, r3
 80050a0:	37d8      	adds	r7, #216	@ 0xd8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	80080000 	.word	0x80080000
 80050ac:	50040300 	.word	0x50040300
 80050b0:	c7520000 	.word	0xc7520000
 80050b4:	50040000 	.word	0x50040000
 80050b8:	50040200 	.word	0x50040200
 80050bc:	2000000c 	.word	0x2000000c
 80050c0:	053e2d63 	.word	0x053e2d63
 80050c4:	cb840000 	.word	0xcb840000
 80050c8:	80000001 	.word	0x80000001

080050cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80050d4:	2300      	movs	r3, #0
 80050d6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4618      	mov	r0, r3
 80050de:	f7ff f8b3 	bl	8004248 <LL_ADC_IsEnabled>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d169      	bne.n	80051bc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	689a      	ldr	r2, [r3, #8]
 80050ee:	4b36      	ldr	r3, [pc, #216]	@ (80051c8 <ADC_Enable+0xfc>)
 80050f0:	4013      	ands	r3, r2
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00d      	beq.n	8005112 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050fa:	f043 0210 	orr.w	r2, r3, #16
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005106:	f043 0201 	orr.w	r2, r3, #1
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e055      	b.n	80051be <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4618      	mov	r0, r3
 8005118:	f7ff f86e 	bl	80041f8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800511c:	482b      	ldr	r0, [pc, #172]	@ (80051cc <ADC_Enable+0x100>)
 800511e:	f7fe ff0f 	bl	8003f40 <LL_ADC_GetCommonPathInternalCh>
 8005122:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005124:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005128:	2b00      	cmp	r3, #0
 800512a:	d013      	beq.n	8005154 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800512c:	4b28      	ldr	r3, [pc, #160]	@ (80051d0 <ADC_Enable+0x104>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	099b      	lsrs	r3, r3, #6
 8005132:	4a28      	ldr	r2, [pc, #160]	@ (80051d4 <ADC_Enable+0x108>)
 8005134:	fba2 2303 	umull	r2, r3, r2, r3
 8005138:	099b      	lsrs	r3, r3, #6
 800513a:	1c5a      	adds	r2, r3, #1
 800513c:	4613      	mov	r3, r2
 800513e:	005b      	lsls	r3, r3, #1
 8005140:	4413      	add	r3, r2
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005146:	e002      	b.n	800514e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	3b01      	subs	r3, #1
 800514c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d1f9      	bne.n	8005148 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005154:	f7fe fec2 	bl	8003edc <HAL_GetTick>
 8005158:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800515a:	e028      	b.n	80051ae <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4618      	mov	r0, r3
 8005162:	f7ff f871 	bl	8004248 <LL_ADC_IsEnabled>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	d104      	bne.n	8005176 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4618      	mov	r0, r3
 8005172:	f7ff f841 	bl	80041f8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005176:	f7fe feb1 	bl	8003edc <HAL_GetTick>
 800517a:	4602      	mov	r2, r0
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	1ad3      	subs	r3, r2, r3
 8005180:	2b02      	cmp	r3, #2
 8005182:	d914      	bls.n	80051ae <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 0301 	and.w	r3, r3, #1
 800518e:	2b01      	cmp	r3, #1
 8005190:	d00d      	beq.n	80051ae <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005196:	f043 0210 	orr.w	r2, r3, #16
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051a2:	f043 0201 	orr.w	r2, r3, #1
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e007      	b.n	80051be <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0301 	and.w	r3, r3, #1
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d1cf      	bne.n	800515c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80051bc:	2300      	movs	r3, #0
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3710      	adds	r7, #16
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	8000003f 	.word	0x8000003f
 80051cc:	50040300 	.word	0x50040300
 80051d0:	2000000c 	.word	0x2000000c
 80051d4:	053e2d63 	.word	0x053e2d63

080051d8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b084      	sub	sp, #16
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4618      	mov	r0, r3
 80051e6:	f7ff f842 	bl	800426e <LL_ADC_IsDisableOngoing>
 80051ea:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4618      	mov	r0, r3
 80051f2:	f7ff f829 	bl	8004248 <LL_ADC_IsEnabled>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d047      	beq.n	800528c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d144      	bne.n	800528c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	f003 030d 	and.w	r3, r3, #13
 800520c:	2b01      	cmp	r3, #1
 800520e:	d10c      	bne.n	800522a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4618      	mov	r0, r3
 8005216:	f7ff f803 	bl	8004220 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2203      	movs	r2, #3
 8005220:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005222:	f7fe fe5b 	bl	8003edc <HAL_GetTick>
 8005226:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005228:	e029      	b.n	800527e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800522e:	f043 0210 	orr.w	r2, r3, #16
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800523a:	f043 0201 	orr.w	r2, r3, #1
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e023      	b.n	800528e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005246:	f7fe fe49 	bl	8003edc <HAL_GetTick>
 800524a:	4602      	mov	r2, r0
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	1ad3      	subs	r3, r2, r3
 8005250:	2b02      	cmp	r3, #2
 8005252:	d914      	bls.n	800527e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f003 0301 	and.w	r3, r3, #1
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00d      	beq.n	800527e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005266:	f043 0210 	orr.w	r2, r3, #16
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005272:	f043 0201 	orr.w	r2, r3, #1
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e007      	b.n	800528e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	f003 0301 	and.w	r3, r3, #1
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1dc      	bne.n	8005246 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800528c:	2300      	movs	r3, #0
}
 800528e:	4618      	mov	r0, r3
 8005290:	3710      	adds	r7, #16
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}

08005296 <LL_ADC_IsEnabled>:
{
 8005296:	b480      	push	{r7}
 8005298:	b083      	sub	sp, #12
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f003 0301 	and.w	r3, r3, #1
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d101      	bne.n	80052ae <LL_ADC_IsEnabled+0x18>
 80052aa:	2301      	movs	r3, #1
 80052ac:	e000      	b.n	80052b0 <LL_ADC_IsEnabled+0x1a>
 80052ae:	2300      	movs	r3, #0
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	370c      	adds	r7, #12
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <LL_ADC_StartCalibration>:
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80052ce:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80052d2:	683a      	ldr	r2, [r7, #0]
 80052d4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80052d8:	4313      	orrs	r3, r2
 80052da:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	609a      	str	r2, [r3, #8]
}
 80052e2:	bf00      	nop
 80052e4:	370c      	adds	r7, #12
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr

080052ee <LL_ADC_IsCalibrationOnGoing>:
{
 80052ee:	b480      	push	{r7}
 80052f0:	b083      	sub	sp, #12
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80052fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005302:	d101      	bne.n	8005308 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005304:	2301      	movs	r3, #1
 8005306:	e000      	b.n	800530a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	370c      	adds	r7, #12
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr

08005316 <LL_ADC_REG_IsConversionOngoing>:
{
 8005316:	b480      	push	{r7}
 8005318:	b083      	sub	sp, #12
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f003 0304 	and.w	r3, r3, #4
 8005326:	2b04      	cmp	r3, #4
 8005328:	d101      	bne.n	800532e <LL_ADC_REG_IsConversionOngoing+0x18>
 800532a:	2301      	movs	r3, #1
 800532c:	e000      	b.n	8005330 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005346:	2300      	movs	r3, #0
 8005348:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005350:	2b01      	cmp	r3, #1
 8005352:	d101      	bne.n	8005358 <HAL_ADCEx_Calibration_Start+0x1c>
 8005354:	2302      	movs	r3, #2
 8005356:	e04d      	b.n	80053f4 <HAL_ADCEx_Calibration_Start+0xb8>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f7ff ff39 	bl	80051d8 <ADC_Disable>
 8005366:	4603      	mov	r3, r0
 8005368:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800536a:	7bfb      	ldrb	r3, [r7, #15]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d136      	bne.n	80053de <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005374:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005378:	f023 0302 	bic.w	r3, r3, #2
 800537c:	f043 0202 	orr.w	r2, r3, #2
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	6839      	ldr	r1, [r7, #0]
 800538a:	4618      	mov	r0, r3
 800538c:	f7ff ff96 	bl	80052bc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005390:	e014      	b.n	80053bc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	3301      	adds	r3, #1
 8005396:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800539e:	d30d      	bcc.n	80053bc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a4:	f023 0312 	bic.w	r3, r3, #18
 80053a8:	f043 0210 	orr.w	r2, r3, #16
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e01b      	b.n	80053f4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4618      	mov	r0, r3
 80053c2:	f7ff ff94 	bl	80052ee <LL_ADC_IsCalibrationOnGoing>
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1e2      	bne.n	8005392 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053d0:	f023 0303 	bic.w	r3, r3, #3
 80053d4:	f043 0201 	orr.w	r2, r3, #1
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	655a      	str	r2, [r3, #84]	@ 0x54
 80053dc:	e005      	b.n	80053ea <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053e2:	f043 0210 	orr.w	r2, r3, #16
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80053f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3710      	adds	r7, #16
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80053fc:	b590      	push	{r4, r7, lr}
 80053fe:	b09f      	sub	sp, #124	@ 0x7c
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005406:	2300      	movs	r3, #0
 8005408:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005412:	2b01      	cmp	r3, #1
 8005414:	d101      	bne.n	800541a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005416:	2302      	movs	r3, #2
 8005418:	e093      	b.n	8005542 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005422:	2300      	movs	r3, #0
 8005424:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005426:	2300      	movs	r3, #0
 8005428:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a47      	ldr	r2, [pc, #284]	@ (800554c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d102      	bne.n	800543a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005434:	4b46      	ldr	r3, [pc, #280]	@ (8005550 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005436:	60bb      	str	r3, [r7, #8]
 8005438:	e001      	b.n	800543e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800543a:	2300      	movs	r3, #0
 800543c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d10b      	bne.n	800545c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005448:	f043 0220 	orr.w	r2, r3, #32
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e072      	b.n	8005542 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	4618      	mov	r0, r3
 8005460:	f7ff ff59 	bl	8005316 <LL_ADC_REG_IsConversionOngoing>
 8005464:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4618      	mov	r0, r3
 800546c:	f7ff ff53 	bl	8005316 <LL_ADC_REG_IsConversionOngoing>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d154      	bne.n	8005520 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005476:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005478:	2b00      	cmp	r3, #0
 800547a:	d151      	bne.n	8005520 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800547c:	4b35      	ldr	r3, [pc, #212]	@ (8005554 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800547e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d02c      	beq.n	80054e2 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005488:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	6859      	ldr	r1, [r3, #4]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800549a:	035b      	lsls	r3, r3, #13
 800549c:	430b      	orrs	r3, r1
 800549e:	431a      	orrs	r2, r3
 80054a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054a2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80054a4:	4829      	ldr	r0, [pc, #164]	@ (800554c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80054a6:	f7ff fef6 	bl	8005296 <LL_ADC_IsEnabled>
 80054aa:	4604      	mov	r4, r0
 80054ac:	4828      	ldr	r0, [pc, #160]	@ (8005550 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80054ae:	f7ff fef2 	bl	8005296 <LL_ADC_IsEnabled>
 80054b2:	4603      	mov	r3, r0
 80054b4:	431c      	orrs	r4, r3
 80054b6:	4828      	ldr	r0, [pc, #160]	@ (8005558 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80054b8:	f7ff feed 	bl	8005296 <LL_ADC_IsEnabled>
 80054bc:	4603      	mov	r3, r0
 80054be:	4323      	orrs	r3, r4
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d137      	bne.n	8005534 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80054c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80054cc:	f023 030f 	bic.w	r3, r3, #15
 80054d0:	683a      	ldr	r2, [r7, #0]
 80054d2:	6811      	ldr	r1, [r2, #0]
 80054d4:	683a      	ldr	r2, [r7, #0]
 80054d6:	6892      	ldr	r2, [r2, #8]
 80054d8:	430a      	orrs	r2, r1
 80054da:	431a      	orrs	r2, r3
 80054dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054de:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80054e0:	e028      	b.n	8005534 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80054e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80054ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054ec:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80054ee:	4817      	ldr	r0, [pc, #92]	@ (800554c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80054f0:	f7ff fed1 	bl	8005296 <LL_ADC_IsEnabled>
 80054f4:	4604      	mov	r4, r0
 80054f6:	4816      	ldr	r0, [pc, #88]	@ (8005550 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80054f8:	f7ff fecd 	bl	8005296 <LL_ADC_IsEnabled>
 80054fc:	4603      	mov	r3, r0
 80054fe:	431c      	orrs	r4, r3
 8005500:	4815      	ldr	r0, [pc, #84]	@ (8005558 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005502:	f7ff fec8 	bl	8005296 <LL_ADC_IsEnabled>
 8005506:	4603      	mov	r3, r0
 8005508:	4323      	orrs	r3, r4
 800550a:	2b00      	cmp	r3, #0
 800550c:	d112      	bne.n	8005534 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800550e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005516:	f023 030f 	bic.w	r3, r3, #15
 800551a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800551c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800551e:	e009      	b.n	8005534 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005524:	f043 0220 	orr.w	r2, r3, #32
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8005532:	e000      	b.n	8005536 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005534:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800553e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8005542:	4618      	mov	r0, r3
 8005544:	377c      	adds	r7, #124	@ 0x7c
 8005546:	46bd      	mov	sp, r7
 8005548:	bd90      	pop	{r4, r7, pc}
 800554a:	bf00      	nop
 800554c:	50040000 	.word	0x50040000
 8005550:	50040100 	.word	0x50040100
 8005554:	50040300 	.word	0x50040300
 8005558:	50040200 	.word	0x50040200

0800555c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800555c:	b480      	push	{r7}
 800555e:	b085      	sub	sp, #20
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f003 0307 	and.w	r3, r3, #7
 800556a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800556c:	4b0c      	ldr	r3, [pc, #48]	@ (80055a0 <__NVIC_SetPriorityGrouping+0x44>)
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005572:	68ba      	ldr	r2, [r7, #8]
 8005574:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005578:	4013      	ands	r3, r2
 800557a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005584:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005588:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800558c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800558e:	4a04      	ldr	r2, [pc, #16]	@ (80055a0 <__NVIC_SetPriorityGrouping+0x44>)
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	60d3      	str	r3, [r2, #12]
}
 8005594:	bf00      	nop
 8005596:	3714      	adds	r7, #20
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr
 80055a0:	e000ed00 	.word	0xe000ed00

080055a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80055a4:	b480      	push	{r7}
 80055a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80055a8:	4b04      	ldr	r3, [pc, #16]	@ (80055bc <__NVIC_GetPriorityGrouping+0x18>)
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	0a1b      	lsrs	r3, r3, #8
 80055ae:	f003 0307 	and.w	r3, r3, #7
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr
 80055bc:	e000ed00 	.word	0xe000ed00

080055c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	4603      	mov	r3, r0
 80055c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	db0b      	blt.n	80055ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055d2:	79fb      	ldrb	r3, [r7, #7]
 80055d4:	f003 021f 	and.w	r2, r3, #31
 80055d8:	4907      	ldr	r1, [pc, #28]	@ (80055f8 <__NVIC_EnableIRQ+0x38>)
 80055da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055de:	095b      	lsrs	r3, r3, #5
 80055e0:	2001      	movs	r0, #1
 80055e2:	fa00 f202 	lsl.w	r2, r0, r2
 80055e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80055ea:	bf00      	nop
 80055ec:	370c      	adds	r7, #12
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr
 80055f6:	bf00      	nop
 80055f8:	e000e100 	.word	0xe000e100

080055fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	4603      	mov	r3, r0
 8005604:	6039      	str	r1, [r7, #0]
 8005606:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800560c:	2b00      	cmp	r3, #0
 800560e:	db0a      	blt.n	8005626 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	b2da      	uxtb	r2, r3
 8005614:	490c      	ldr	r1, [pc, #48]	@ (8005648 <__NVIC_SetPriority+0x4c>)
 8005616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800561a:	0112      	lsls	r2, r2, #4
 800561c:	b2d2      	uxtb	r2, r2
 800561e:	440b      	add	r3, r1
 8005620:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005624:	e00a      	b.n	800563c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	b2da      	uxtb	r2, r3
 800562a:	4908      	ldr	r1, [pc, #32]	@ (800564c <__NVIC_SetPriority+0x50>)
 800562c:	79fb      	ldrb	r3, [r7, #7]
 800562e:	f003 030f 	and.w	r3, r3, #15
 8005632:	3b04      	subs	r3, #4
 8005634:	0112      	lsls	r2, r2, #4
 8005636:	b2d2      	uxtb	r2, r2
 8005638:	440b      	add	r3, r1
 800563a:	761a      	strb	r2, [r3, #24]
}
 800563c:	bf00      	nop
 800563e:	370c      	adds	r7, #12
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr
 8005648:	e000e100 	.word	0xe000e100
 800564c:	e000ed00 	.word	0xe000ed00

08005650 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005650:	b480      	push	{r7}
 8005652:	b089      	sub	sp, #36	@ 0x24
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f003 0307 	and.w	r3, r3, #7
 8005662:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	f1c3 0307 	rsb	r3, r3, #7
 800566a:	2b04      	cmp	r3, #4
 800566c:	bf28      	it	cs
 800566e:	2304      	movcs	r3, #4
 8005670:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005672:	69fb      	ldr	r3, [r7, #28]
 8005674:	3304      	adds	r3, #4
 8005676:	2b06      	cmp	r3, #6
 8005678:	d902      	bls.n	8005680 <NVIC_EncodePriority+0x30>
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	3b03      	subs	r3, #3
 800567e:	e000      	b.n	8005682 <NVIC_EncodePriority+0x32>
 8005680:	2300      	movs	r3, #0
 8005682:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005684:	f04f 32ff 	mov.w	r2, #4294967295
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	fa02 f303 	lsl.w	r3, r2, r3
 800568e:	43da      	mvns	r2, r3
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	401a      	ands	r2, r3
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005698:	f04f 31ff 	mov.w	r1, #4294967295
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	fa01 f303 	lsl.w	r3, r1, r3
 80056a2:	43d9      	mvns	r1, r3
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056a8:	4313      	orrs	r3, r2
         );
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3724      	adds	r7, #36	@ 0x24
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
	...

080056b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	3b01      	subs	r3, #1
 80056c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056c8:	d301      	bcc.n	80056ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80056ca:	2301      	movs	r3, #1
 80056cc:	e00f      	b.n	80056ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80056ce:	4a0a      	ldr	r2, [pc, #40]	@ (80056f8 <SysTick_Config+0x40>)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	3b01      	subs	r3, #1
 80056d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80056d6:	210f      	movs	r1, #15
 80056d8:	f04f 30ff 	mov.w	r0, #4294967295
 80056dc:	f7ff ff8e 	bl	80055fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056e0:	4b05      	ldr	r3, [pc, #20]	@ (80056f8 <SysTick_Config+0x40>)
 80056e2:	2200      	movs	r2, #0
 80056e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80056e6:	4b04      	ldr	r3, [pc, #16]	@ (80056f8 <SysTick_Config+0x40>)
 80056e8:	2207      	movs	r2, #7
 80056ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3708      	adds	r7, #8
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	e000e010 	.word	0xe000e010

080056fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7ff ff29 	bl	800555c <__NVIC_SetPriorityGrouping>
}
 800570a:	bf00      	nop
 800570c:	3708      	adds	r7, #8
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}

08005712 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b086      	sub	sp, #24
 8005716:	af00      	add	r7, sp, #0
 8005718:	4603      	mov	r3, r0
 800571a:	60b9      	str	r1, [r7, #8]
 800571c:	607a      	str	r2, [r7, #4]
 800571e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005720:	2300      	movs	r3, #0
 8005722:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005724:	f7ff ff3e 	bl	80055a4 <__NVIC_GetPriorityGrouping>
 8005728:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	68b9      	ldr	r1, [r7, #8]
 800572e:	6978      	ldr	r0, [r7, #20]
 8005730:	f7ff ff8e 	bl	8005650 <NVIC_EncodePriority>
 8005734:	4602      	mov	r2, r0
 8005736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800573a:	4611      	mov	r1, r2
 800573c:	4618      	mov	r0, r3
 800573e:	f7ff ff5d 	bl	80055fc <__NVIC_SetPriority>
}
 8005742:	bf00      	nop
 8005744:	3718      	adds	r7, #24
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}

0800574a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800574a:	b580      	push	{r7, lr}
 800574c:	b082      	sub	sp, #8
 800574e:	af00      	add	r7, sp, #0
 8005750:	4603      	mov	r3, r0
 8005752:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005758:	4618      	mov	r0, r3
 800575a:	f7ff ff31 	bl	80055c0 <__NVIC_EnableIRQ>
}
 800575e:	bf00      	nop
 8005760:	3708      	adds	r7, #8
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005766:	b580      	push	{r7, lr}
 8005768:	b082      	sub	sp, #8
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f7ff ffa2 	bl	80056b8 <SysTick_Config>
 8005774:	4603      	mov	r3, r0
}
 8005776:	4618      	mov	r0, r3
 8005778:	3708      	adds	r7, #8
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800577e:	b480      	push	{r7}
 8005780:	b085      	sub	sp, #20
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005786:	2300      	movs	r3, #0
 8005788:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005790:	b2db      	uxtb	r3, r3
 8005792:	2b02      	cmp	r3, #2
 8005794:	d008      	beq.n	80057a8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2204      	movs	r2, #4
 800579a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e022      	b.n	80057ee <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f022 020e 	bic.w	r2, r2, #14
 80057b6:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f022 0201 	bic.w	r2, r2, #1
 80057c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057cc:	f003 021c 	and.w	r2, r3, #28
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d4:	2101      	movs	r1, #1
 80057d6:	fa01 f202 	lsl.w	r2, r1, r2
 80057da:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80057ec:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3714      	adds	r7, #20
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr

080057fa <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80057fa:	b580      	push	{r7, lr}
 80057fc:	b084      	sub	sp, #16
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005802:	2300      	movs	r3, #0
 8005804:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800580c:	b2db      	uxtb	r3, r3
 800580e:	2b02      	cmp	r3, #2
 8005810:	d005      	beq.n	800581e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2204      	movs	r2, #4
 8005816:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	73fb      	strb	r3, [r7, #15]
 800581c:	e029      	b.n	8005872 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f022 020e 	bic.w	r2, r2, #14
 800582c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f022 0201 	bic.w	r2, r2, #1
 800583c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005842:	f003 021c 	and.w	r2, r3, #28
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800584a:	2101      	movs	r1, #1
 800584c:	fa01 f202 	lsl.w	r2, r1, r2
 8005850:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005866:	2b00      	cmp	r3, #0
 8005868:	d003      	beq.n	8005872 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	4798      	blx	r3
    }
  }
  return status;
 8005872:	7bfb      	ldrb	r3, [r7, #15]
}
 8005874:	4618      	mov	r0, r3
 8005876:	3710      	adds	r7, #16
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}

0800587c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800587c:	b480      	push	{r7}
 800587e:	b087      	sub	sp, #28
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005886:	2300      	movs	r3, #0
 8005888:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800588a:	e17f      	b.n	8005b8c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	2101      	movs	r1, #1
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	fa01 f303 	lsl.w	r3, r1, r3
 8005898:	4013      	ands	r3, r2
 800589a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f000 8171 	beq.w	8005b86 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f003 0303 	and.w	r3, r3, #3
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d005      	beq.n	80058bc <HAL_GPIO_Init+0x40>
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	f003 0303 	and.w	r3, r3, #3
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d130      	bne.n	800591e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	005b      	lsls	r3, r3, #1
 80058c6:	2203      	movs	r2, #3
 80058c8:	fa02 f303 	lsl.w	r3, r2, r3
 80058cc:	43db      	mvns	r3, r3
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	4013      	ands	r3, r2
 80058d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	68da      	ldr	r2, [r3, #12]
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	005b      	lsls	r3, r3, #1
 80058dc:	fa02 f303 	lsl.w	r3, r2, r3
 80058e0:	693a      	ldr	r2, [r7, #16]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	693a      	ldr	r2, [r7, #16]
 80058ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80058f2:	2201      	movs	r2, #1
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	fa02 f303 	lsl.w	r3, r2, r3
 80058fa:	43db      	mvns	r3, r3
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	4013      	ands	r3, r2
 8005900:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	091b      	lsrs	r3, r3, #4
 8005908:	f003 0201 	and.w	r2, r3, #1
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	fa02 f303 	lsl.w	r3, r2, r3
 8005912:	693a      	ldr	r2, [r7, #16]
 8005914:	4313      	orrs	r3, r2
 8005916:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	693a      	ldr	r2, [r7, #16]
 800591c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	f003 0303 	and.w	r3, r3, #3
 8005926:	2b03      	cmp	r3, #3
 8005928:	d118      	bne.n	800595c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005930:	2201      	movs	r2, #1
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	fa02 f303 	lsl.w	r3, r2, r3
 8005938:	43db      	mvns	r3, r3
 800593a:	693a      	ldr	r2, [r7, #16]
 800593c:	4013      	ands	r3, r2
 800593e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	08db      	lsrs	r3, r3, #3
 8005946:	f003 0201 	and.w	r2, r3, #1
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	fa02 f303 	lsl.w	r3, r2, r3
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	4313      	orrs	r3, r2
 8005954:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	693a      	ldr	r2, [r7, #16]
 800595a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	f003 0303 	and.w	r3, r3, #3
 8005964:	2b03      	cmp	r3, #3
 8005966:	d017      	beq.n	8005998 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	005b      	lsls	r3, r3, #1
 8005972:	2203      	movs	r2, #3
 8005974:	fa02 f303 	lsl.w	r3, r2, r3
 8005978:	43db      	mvns	r3, r3
 800597a:	693a      	ldr	r2, [r7, #16]
 800597c:	4013      	ands	r3, r2
 800597e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	689a      	ldr	r2, [r3, #8]
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	005b      	lsls	r3, r3, #1
 8005988:	fa02 f303 	lsl.w	r3, r2, r3
 800598c:	693a      	ldr	r2, [r7, #16]
 800598e:	4313      	orrs	r3, r2
 8005990:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	693a      	ldr	r2, [r7, #16]
 8005996:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	f003 0303 	and.w	r3, r3, #3
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d123      	bne.n	80059ec <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	08da      	lsrs	r2, r3, #3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	3208      	adds	r2, #8
 80059ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	f003 0307 	and.w	r3, r3, #7
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	220f      	movs	r2, #15
 80059bc:	fa02 f303 	lsl.w	r3, r2, r3
 80059c0:	43db      	mvns	r3, r3
 80059c2:	693a      	ldr	r2, [r7, #16]
 80059c4:	4013      	ands	r3, r2
 80059c6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	691a      	ldr	r2, [r3, #16]
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	f003 0307 	and.w	r3, r3, #7
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	fa02 f303 	lsl.w	r3, r2, r3
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	4313      	orrs	r3, r2
 80059dc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	08da      	lsrs	r2, r3, #3
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	3208      	adds	r2, #8
 80059e6:	6939      	ldr	r1, [r7, #16]
 80059e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	005b      	lsls	r3, r3, #1
 80059f6:	2203      	movs	r2, #3
 80059f8:	fa02 f303 	lsl.w	r3, r2, r3
 80059fc:	43db      	mvns	r3, r3
 80059fe:	693a      	ldr	r2, [r7, #16]
 8005a00:	4013      	ands	r3, r2
 8005a02:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f003 0203 	and.w	r2, r3, #3
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	005b      	lsls	r3, r3, #1
 8005a10:	fa02 f303 	lsl.w	r3, r2, r3
 8005a14:	693a      	ldr	r2, [r7, #16]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	693a      	ldr	r2, [r7, #16]
 8005a1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	f000 80ac 	beq.w	8005b86 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a2e:	4b5f      	ldr	r3, [pc, #380]	@ (8005bac <HAL_GPIO_Init+0x330>)
 8005a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a32:	4a5e      	ldr	r2, [pc, #376]	@ (8005bac <HAL_GPIO_Init+0x330>)
 8005a34:	f043 0301 	orr.w	r3, r3, #1
 8005a38:	6613      	str	r3, [r2, #96]	@ 0x60
 8005a3a:	4b5c      	ldr	r3, [pc, #368]	@ (8005bac <HAL_GPIO_Init+0x330>)
 8005a3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	60bb      	str	r3, [r7, #8]
 8005a44:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005a46:	4a5a      	ldr	r2, [pc, #360]	@ (8005bb0 <HAL_GPIO_Init+0x334>)
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	089b      	lsrs	r3, r3, #2
 8005a4c:	3302      	adds	r3, #2
 8005a4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a52:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f003 0303 	and.w	r3, r3, #3
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	220f      	movs	r2, #15
 8005a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a62:	43db      	mvns	r3, r3
 8005a64:	693a      	ldr	r2, [r7, #16]
 8005a66:	4013      	ands	r3, r2
 8005a68:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005a70:	d025      	beq.n	8005abe <HAL_GPIO_Init+0x242>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a4f      	ldr	r2, [pc, #316]	@ (8005bb4 <HAL_GPIO_Init+0x338>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d01f      	beq.n	8005aba <HAL_GPIO_Init+0x23e>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a4e      	ldr	r2, [pc, #312]	@ (8005bb8 <HAL_GPIO_Init+0x33c>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d019      	beq.n	8005ab6 <HAL_GPIO_Init+0x23a>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a4d      	ldr	r2, [pc, #308]	@ (8005bbc <HAL_GPIO_Init+0x340>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d013      	beq.n	8005ab2 <HAL_GPIO_Init+0x236>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a4c      	ldr	r2, [pc, #304]	@ (8005bc0 <HAL_GPIO_Init+0x344>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d00d      	beq.n	8005aae <HAL_GPIO_Init+0x232>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a4b      	ldr	r2, [pc, #300]	@ (8005bc4 <HAL_GPIO_Init+0x348>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d007      	beq.n	8005aaa <HAL_GPIO_Init+0x22e>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a4a      	ldr	r2, [pc, #296]	@ (8005bc8 <HAL_GPIO_Init+0x34c>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d101      	bne.n	8005aa6 <HAL_GPIO_Init+0x22a>
 8005aa2:	2306      	movs	r3, #6
 8005aa4:	e00c      	b.n	8005ac0 <HAL_GPIO_Init+0x244>
 8005aa6:	2307      	movs	r3, #7
 8005aa8:	e00a      	b.n	8005ac0 <HAL_GPIO_Init+0x244>
 8005aaa:	2305      	movs	r3, #5
 8005aac:	e008      	b.n	8005ac0 <HAL_GPIO_Init+0x244>
 8005aae:	2304      	movs	r3, #4
 8005ab0:	e006      	b.n	8005ac0 <HAL_GPIO_Init+0x244>
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	e004      	b.n	8005ac0 <HAL_GPIO_Init+0x244>
 8005ab6:	2302      	movs	r3, #2
 8005ab8:	e002      	b.n	8005ac0 <HAL_GPIO_Init+0x244>
 8005aba:	2301      	movs	r3, #1
 8005abc:	e000      	b.n	8005ac0 <HAL_GPIO_Init+0x244>
 8005abe:	2300      	movs	r3, #0
 8005ac0:	697a      	ldr	r2, [r7, #20]
 8005ac2:	f002 0203 	and.w	r2, r2, #3
 8005ac6:	0092      	lsls	r2, r2, #2
 8005ac8:	4093      	lsls	r3, r2
 8005aca:	693a      	ldr	r2, [r7, #16]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005ad0:	4937      	ldr	r1, [pc, #220]	@ (8005bb0 <HAL_GPIO_Init+0x334>)
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	089b      	lsrs	r3, r3, #2
 8005ad6:	3302      	adds	r3, #2
 8005ad8:	693a      	ldr	r2, [r7, #16]
 8005ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ade:	4b3b      	ldr	r3, [pc, #236]	@ (8005bcc <HAL_GPIO_Init+0x350>)
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	43db      	mvns	r3, r3
 8005ae8:	693a      	ldr	r2, [r7, #16]
 8005aea:	4013      	ands	r3, r2
 8005aec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d003      	beq.n	8005b02 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005afa:	693a      	ldr	r2, [r7, #16]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005b02:	4a32      	ldr	r2, [pc, #200]	@ (8005bcc <HAL_GPIO_Init+0x350>)
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005b08:	4b30      	ldr	r3, [pc, #192]	@ (8005bcc <HAL_GPIO_Init+0x350>)
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	43db      	mvns	r3, r3
 8005b12:	693a      	ldr	r2, [r7, #16]
 8005b14:	4013      	ands	r3, r2
 8005b16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d003      	beq.n	8005b2c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005b24:	693a      	ldr	r2, [r7, #16]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005b2c:	4a27      	ldr	r2, [pc, #156]	@ (8005bcc <HAL_GPIO_Init+0x350>)
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005b32:	4b26      	ldr	r3, [pc, #152]	@ (8005bcc <HAL_GPIO_Init+0x350>)
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	43db      	mvns	r3, r3
 8005b3c:	693a      	ldr	r2, [r7, #16]
 8005b3e:	4013      	ands	r3, r2
 8005b40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d003      	beq.n	8005b56 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005b4e:	693a      	ldr	r2, [r7, #16]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005b56:	4a1d      	ldr	r2, [pc, #116]	@ (8005bcc <HAL_GPIO_Init+0x350>)
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8005bcc <HAL_GPIO_Init+0x350>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	43db      	mvns	r3, r3
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	4013      	ands	r3, r2
 8005b6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d003      	beq.n	8005b80 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005b78:	693a      	ldr	r2, [r7, #16]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005b80:	4a12      	ldr	r2, [pc, #72]	@ (8005bcc <HAL_GPIO_Init+0x350>)
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	3301      	adds	r3, #1
 8005b8a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	fa22 f303 	lsr.w	r3, r2, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	f47f ae78 	bne.w	800588c <HAL_GPIO_Init+0x10>
  }
}
 8005b9c:	bf00      	nop
 8005b9e:	bf00      	nop
 8005ba0:	371c      	adds	r7, #28
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	40021000 	.word	0x40021000
 8005bb0:	40010000 	.word	0x40010000
 8005bb4:	48000400 	.word	0x48000400
 8005bb8:	48000800 	.word	0x48000800
 8005bbc:	48000c00 	.word	0x48000c00
 8005bc0:	48001000 	.word	0x48001000
 8005bc4:	48001400 	.word	0x48001400
 8005bc8:	48001800 	.word	0x48001800
 8005bcc:	40010400 	.word	0x40010400

08005bd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	460b      	mov	r3, r1
 8005bda:	807b      	strh	r3, [r7, #2]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005be0:	787b      	ldrb	r3, [r7, #1]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d003      	beq.n	8005bee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005be6:	887a      	ldrh	r2, [r7, #2]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005bec:	e002      	b.n	8005bf4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005bee:	887a      	ldrh	r2, [r7, #2]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005bf4:	bf00      	nop
 8005bf6:	370c      	adds	r7, #12
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr

08005c00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b082      	sub	sp, #8
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d101      	bne.n	8005c12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e08d      	b.n	8005d2e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d106      	bne.n	8005c2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f7fd fd9c 	bl	8003764 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2224      	movs	r2, #36	@ 0x24
 8005c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f022 0201 	bic.w	r2, r2, #1
 8005c42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	685a      	ldr	r2, [r3, #4]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005c50:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	689a      	ldr	r2, [r3, #8]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c60:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d107      	bne.n	8005c7a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	689a      	ldr	r2, [r3, #8]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c76:	609a      	str	r2, [r3, #8]
 8005c78:	e006      	b.n	8005c88 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	689a      	ldr	r2, [r3, #8]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005c86:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	2b02      	cmp	r3, #2
 8005c8e:	d108      	bne.n	8005ca2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	685a      	ldr	r2, [r3, #4]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c9e:	605a      	str	r2, [r3, #4]
 8005ca0:	e007      	b.n	8005cb2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	685a      	ldr	r2, [r3, #4]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005cb0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	687a      	ldr	r2, [r7, #4]
 8005cba:	6812      	ldr	r2, [r2, #0]
 8005cbc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005cc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005cc4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68da      	ldr	r2, [r3, #12]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005cd4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	691a      	ldr	r2, [r3, #16]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	695b      	ldr	r3, [r3, #20]
 8005cde:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	699b      	ldr	r3, [r3, #24]
 8005ce6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	430a      	orrs	r2, r1
 8005cee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	69d9      	ldr	r1, [r3, #28]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a1a      	ldr	r2, [r3, #32]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	430a      	orrs	r2, r1
 8005cfe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f042 0201 	orr.w	r2, r2, #1
 8005d0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2220      	movs	r2, #32
 8005d1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3708      	adds	r7, #8
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
	...

08005d38 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b088      	sub	sp, #32
 8005d3c:	af02      	add	r7, sp, #8
 8005d3e:	60f8      	str	r0, [r7, #12]
 8005d40:	4608      	mov	r0, r1
 8005d42:	4611      	mov	r1, r2
 8005d44:	461a      	mov	r2, r3
 8005d46:	4603      	mov	r3, r0
 8005d48:	817b      	strh	r3, [r7, #10]
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	813b      	strh	r3, [r7, #8]
 8005d4e:	4613      	mov	r3, r2
 8005d50:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b20      	cmp	r3, #32
 8005d5c:	f040 80f9 	bne.w	8005f52 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d60:	6a3b      	ldr	r3, [r7, #32]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d002      	beq.n	8005d6c <HAL_I2C_Mem_Write+0x34>
 8005d66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d105      	bne.n	8005d78 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d72:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e0ed      	b.n	8005f54 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d101      	bne.n	8005d86 <HAL_I2C_Mem_Write+0x4e>
 8005d82:	2302      	movs	r3, #2
 8005d84:	e0e6      	b.n	8005f54 <HAL_I2C_Mem_Write+0x21c>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2201      	movs	r2, #1
 8005d8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005d8e:	f7fe f8a5 	bl	8003edc <HAL_GetTick>
 8005d92:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	9300      	str	r3, [sp, #0]
 8005d98:	2319      	movs	r3, #25
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005da0:	68f8      	ldr	r0, [r7, #12]
 8005da2:	f000 fac3 	bl	800632c <I2C_WaitOnFlagUntilTimeout>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d001      	beq.n	8005db0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	e0d1      	b.n	8005f54 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2221      	movs	r2, #33	@ 0x21
 8005db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2240      	movs	r2, #64	@ 0x40
 8005dbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6a3a      	ldr	r2, [r7, #32]
 8005dca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005dd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005dd8:	88f8      	ldrh	r0, [r7, #6]
 8005dda:	893a      	ldrh	r2, [r7, #8]
 8005ddc:	8979      	ldrh	r1, [r7, #10]
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	9301      	str	r3, [sp, #4]
 8005de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de4:	9300      	str	r3, [sp, #0]
 8005de6:	4603      	mov	r3, r0
 8005de8:	68f8      	ldr	r0, [r7, #12]
 8005dea:	f000 f9d3 	bl	8006194 <I2C_RequestMemoryWrite>
 8005dee:	4603      	mov	r3, r0
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d005      	beq.n	8005e00 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e0a9      	b.n	8005f54 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	2bff      	cmp	r3, #255	@ 0xff
 8005e08:	d90e      	bls.n	8005e28 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	22ff      	movs	r2, #255	@ 0xff
 8005e0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e14:	b2da      	uxtb	r2, r3
 8005e16:	8979      	ldrh	r1, [r7, #10]
 8005e18:	2300      	movs	r3, #0
 8005e1a:	9300      	str	r3, [sp, #0]
 8005e1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e20:	68f8      	ldr	r0, [r7, #12]
 8005e22:	f000 fc47 	bl	80066b4 <I2C_TransferConfig>
 8005e26:	e00f      	b.n	8005e48 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e2c:	b29a      	uxth	r2, r3
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e36:	b2da      	uxtb	r2, r3
 8005e38:	8979      	ldrh	r1, [r7, #10]
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	9300      	str	r3, [sp, #0]
 8005e3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e42:	68f8      	ldr	r0, [r7, #12]
 8005e44:	f000 fc36 	bl	80066b4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e48:	697a      	ldr	r2, [r7, #20]
 8005e4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e4c:	68f8      	ldr	r0, [r7, #12]
 8005e4e:	f000 fac6 	bl	80063de <I2C_WaitOnTXISFlagUntilTimeout>
 8005e52:	4603      	mov	r3, r0
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d001      	beq.n	8005e5c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e07b      	b.n	8005f54 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e60:	781a      	ldrb	r2, [r3, #0]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e6c:	1c5a      	adds	r2, r3, #1
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	3b01      	subs	r3, #1
 8005e7a:	b29a      	uxth	r2, r3
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e84:	3b01      	subs	r3, #1
 8005e86:	b29a      	uxth	r2, r3
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d034      	beq.n	8005f00 <HAL_I2C_Mem_Write+0x1c8>
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d130      	bne.n	8005f00 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	2180      	movs	r1, #128	@ 0x80
 8005ea8:	68f8      	ldr	r0, [r7, #12]
 8005eaa:	f000 fa3f 	bl	800632c <I2C_WaitOnFlagUntilTimeout>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d001      	beq.n	8005eb8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e04d      	b.n	8005f54 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	2bff      	cmp	r3, #255	@ 0xff
 8005ec0:	d90e      	bls.n	8005ee0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	22ff      	movs	r2, #255	@ 0xff
 8005ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ecc:	b2da      	uxtb	r2, r3
 8005ece:	8979      	ldrh	r1, [r7, #10]
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	9300      	str	r3, [sp, #0]
 8005ed4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 fbeb 	bl	80066b4 <I2C_TransferConfig>
 8005ede:	e00f      	b.n	8005f00 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ee4:	b29a      	uxth	r2, r3
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eee:	b2da      	uxtb	r2, r3
 8005ef0:	8979      	ldrh	r1, [r7, #10]
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	9300      	str	r3, [sp, #0]
 8005ef6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005efa:	68f8      	ldr	r0, [r7, #12]
 8005efc:	f000 fbda 	bl	80066b4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d19e      	bne.n	8005e48 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f0a:	697a      	ldr	r2, [r7, #20]
 8005f0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f0e:	68f8      	ldr	r0, [r7, #12]
 8005f10:	f000 faac 	bl	800646c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f14:	4603      	mov	r3, r0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d001      	beq.n	8005f1e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e01a      	b.n	8005f54 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	2220      	movs	r2, #32
 8005f24:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	6859      	ldr	r1, [r3, #4]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	4b0a      	ldr	r3, [pc, #40]	@ (8005f5c <HAL_I2C_Mem_Write+0x224>)
 8005f32:	400b      	ands	r3, r1
 8005f34:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	e000      	b.n	8005f54 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005f52:	2302      	movs	r3, #2
  }
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	3718      	adds	r7, #24
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	fe00e800 	.word	0xfe00e800

08005f60 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b088      	sub	sp, #32
 8005f64:	af02      	add	r7, sp, #8
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	4608      	mov	r0, r1
 8005f6a:	4611      	mov	r1, r2
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	4603      	mov	r3, r0
 8005f70:	817b      	strh	r3, [r7, #10]
 8005f72:	460b      	mov	r3, r1
 8005f74:	813b      	strh	r3, [r7, #8]
 8005f76:	4613      	mov	r3, r2
 8005f78:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2b20      	cmp	r3, #32
 8005f84:	f040 80fd 	bne.w	8006182 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f88:	6a3b      	ldr	r3, [r7, #32]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d002      	beq.n	8005f94 <HAL_I2C_Mem_Read+0x34>
 8005f8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d105      	bne.n	8005fa0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f9a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e0f1      	b.n	8006184 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d101      	bne.n	8005fae <HAL_I2C_Mem_Read+0x4e>
 8005faa:	2302      	movs	r3, #2
 8005fac:	e0ea      	b.n	8006184 <HAL_I2C_Mem_Read+0x224>
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005fb6:	f7fd ff91 	bl	8003edc <HAL_GetTick>
 8005fba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	9300      	str	r3, [sp, #0]
 8005fc0:	2319      	movs	r3, #25
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005fc8:	68f8      	ldr	r0, [r7, #12]
 8005fca:	f000 f9af 	bl	800632c <I2C_WaitOnFlagUntilTimeout>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d001      	beq.n	8005fd8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e0d5      	b.n	8006184 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2222      	movs	r2, #34	@ 0x22
 8005fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2240      	movs	r2, #64	@ 0x40
 8005fe4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6a3a      	ldr	r2, [r7, #32]
 8005ff2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005ff8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006000:	88f8      	ldrh	r0, [r7, #6]
 8006002:	893a      	ldrh	r2, [r7, #8]
 8006004:	8979      	ldrh	r1, [r7, #10]
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	9301      	str	r3, [sp, #4]
 800600a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600c:	9300      	str	r3, [sp, #0]
 800600e:	4603      	mov	r3, r0
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 f913 	bl	800623c <I2C_RequestMemoryRead>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d005      	beq.n	8006028 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e0ad      	b.n	8006184 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800602c:	b29b      	uxth	r3, r3
 800602e:	2bff      	cmp	r3, #255	@ 0xff
 8006030:	d90e      	bls.n	8006050 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2201      	movs	r2, #1
 8006036:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800603c:	b2da      	uxtb	r2, r3
 800603e:	8979      	ldrh	r1, [r7, #10]
 8006040:	4b52      	ldr	r3, [pc, #328]	@ (800618c <HAL_I2C_Mem_Read+0x22c>)
 8006042:	9300      	str	r3, [sp, #0]
 8006044:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f000 fb33 	bl	80066b4 <I2C_TransferConfig>
 800604e:	e00f      	b.n	8006070 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006054:	b29a      	uxth	r2, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800605e:	b2da      	uxtb	r2, r3
 8006060:	8979      	ldrh	r1, [r7, #10]
 8006062:	4b4a      	ldr	r3, [pc, #296]	@ (800618c <HAL_I2C_Mem_Read+0x22c>)
 8006064:	9300      	str	r3, [sp, #0]
 8006066:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800606a:	68f8      	ldr	r0, [r7, #12]
 800606c:	f000 fb22 	bl	80066b4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	9300      	str	r3, [sp, #0]
 8006074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006076:	2200      	movs	r2, #0
 8006078:	2104      	movs	r1, #4
 800607a:	68f8      	ldr	r0, [r7, #12]
 800607c:	f000 f956 	bl	800632c <I2C_WaitOnFlagUntilTimeout>
 8006080:	4603      	mov	r3, r0
 8006082:	2b00      	cmp	r3, #0
 8006084:	d001      	beq.n	800608a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e07c      	b.n	8006184 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006094:	b2d2      	uxtb	r2, r2
 8006096:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800609c:	1c5a      	adds	r2, r3, #1
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060a6:	3b01      	subs	r3, #1
 80060a8:	b29a      	uxth	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	3b01      	subs	r3, #1
 80060b6:	b29a      	uxth	r2, r3
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d034      	beq.n	8006130 <HAL_I2C_Mem_Read+0x1d0>
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d130      	bne.n	8006130 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	9300      	str	r3, [sp, #0]
 80060d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060d4:	2200      	movs	r2, #0
 80060d6:	2180      	movs	r1, #128	@ 0x80
 80060d8:	68f8      	ldr	r0, [r7, #12]
 80060da:	f000 f927 	bl	800632c <I2C_WaitOnFlagUntilTimeout>
 80060de:	4603      	mov	r3, r0
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d001      	beq.n	80060e8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	e04d      	b.n	8006184 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	2bff      	cmp	r3, #255	@ 0xff
 80060f0:	d90e      	bls.n	8006110 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2201      	movs	r2, #1
 80060f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060fc:	b2da      	uxtb	r2, r3
 80060fe:	8979      	ldrh	r1, [r7, #10]
 8006100:	2300      	movs	r3, #0
 8006102:	9300      	str	r3, [sp, #0]
 8006104:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	f000 fad3 	bl	80066b4 <I2C_TransferConfig>
 800610e:	e00f      	b.n	8006130 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006114:	b29a      	uxth	r2, r3
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800611e:	b2da      	uxtb	r2, r3
 8006120:	8979      	ldrh	r1, [r7, #10]
 8006122:	2300      	movs	r3, #0
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800612a:	68f8      	ldr	r0, [r7, #12]
 800612c:	f000 fac2 	bl	80066b4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006134:	b29b      	uxth	r3, r3
 8006136:	2b00      	cmp	r3, #0
 8006138:	d19a      	bne.n	8006070 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800613a:	697a      	ldr	r2, [r7, #20]
 800613c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800613e:	68f8      	ldr	r0, [r7, #12]
 8006140:	f000 f994 	bl	800646c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d001      	beq.n	800614e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e01a      	b.n	8006184 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2220      	movs	r2, #32
 8006154:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6859      	ldr	r1, [r3, #4]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	4b0b      	ldr	r3, [pc, #44]	@ (8006190 <HAL_I2C_Mem_Read+0x230>)
 8006162:	400b      	ands	r3, r1
 8006164:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2220      	movs	r2, #32
 800616a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2200      	movs	r2, #0
 800617a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800617e:	2300      	movs	r3, #0
 8006180:	e000      	b.n	8006184 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006182:	2302      	movs	r3, #2
  }
}
 8006184:	4618      	mov	r0, r3
 8006186:	3718      	adds	r7, #24
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}
 800618c:	80002400 	.word	0x80002400
 8006190:	fe00e800 	.word	0xfe00e800

08006194 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b086      	sub	sp, #24
 8006198:	af02      	add	r7, sp, #8
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	4608      	mov	r0, r1
 800619e:	4611      	mov	r1, r2
 80061a0:	461a      	mov	r2, r3
 80061a2:	4603      	mov	r3, r0
 80061a4:	817b      	strh	r3, [r7, #10]
 80061a6:	460b      	mov	r3, r1
 80061a8:	813b      	strh	r3, [r7, #8]
 80061aa:	4613      	mov	r3, r2
 80061ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80061ae:	88fb      	ldrh	r3, [r7, #6]
 80061b0:	b2da      	uxtb	r2, r3
 80061b2:	8979      	ldrh	r1, [r7, #10]
 80061b4:	4b20      	ldr	r3, [pc, #128]	@ (8006238 <I2C_RequestMemoryWrite+0xa4>)
 80061b6:	9300      	str	r3, [sp, #0]
 80061b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80061bc:	68f8      	ldr	r0, [r7, #12]
 80061be:	f000 fa79 	bl	80066b4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061c2:	69fa      	ldr	r2, [r7, #28]
 80061c4:	69b9      	ldr	r1, [r7, #24]
 80061c6:	68f8      	ldr	r0, [r7, #12]
 80061c8:	f000 f909 	bl	80063de <I2C_WaitOnTXISFlagUntilTimeout>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d001      	beq.n	80061d6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e02c      	b.n	8006230 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80061d6:	88fb      	ldrh	r3, [r7, #6]
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d105      	bne.n	80061e8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80061dc:	893b      	ldrh	r3, [r7, #8]
 80061de:	b2da      	uxtb	r2, r3
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80061e6:	e015      	b.n	8006214 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80061e8:	893b      	ldrh	r3, [r7, #8]
 80061ea:	0a1b      	lsrs	r3, r3, #8
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	b2da      	uxtb	r2, r3
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061f6:	69fa      	ldr	r2, [r7, #28]
 80061f8:	69b9      	ldr	r1, [r7, #24]
 80061fa:	68f8      	ldr	r0, [r7, #12]
 80061fc:	f000 f8ef 	bl	80063de <I2C_WaitOnTXISFlagUntilTimeout>
 8006200:	4603      	mov	r3, r0
 8006202:	2b00      	cmp	r3, #0
 8006204:	d001      	beq.n	800620a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	e012      	b.n	8006230 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800620a:	893b      	ldrh	r3, [r7, #8]
 800620c:	b2da      	uxtb	r2, r3
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	69bb      	ldr	r3, [r7, #24]
 800621a:	2200      	movs	r2, #0
 800621c:	2180      	movs	r1, #128	@ 0x80
 800621e:	68f8      	ldr	r0, [r7, #12]
 8006220:	f000 f884 	bl	800632c <I2C_WaitOnFlagUntilTimeout>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d001      	beq.n	800622e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e000      	b.n	8006230 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800622e:	2300      	movs	r3, #0
}
 8006230:	4618      	mov	r0, r3
 8006232:	3710      	adds	r7, #16
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}
 8006238:	80002000 	.word	0x80002000

0800623c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b086      	sub	sp, #24
 8006240:	af02      	add	r7, sp, #8
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	4608      	mov	r0, r1
 8006246:	4611      	mov	r1, r2
 8006248:	461a      	mov	r2, r3
 800624a:	4603      	mov	r3, r0
 800624c:	817b      	strh	r3, [r7, #10]
 800624e:	460b      	mov	r3, r1
 8006250:	813b      	strh	r3, [r7, #8]
 8006252:	4613      	mov	r3, r2
 8006254:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006256:	88fb      	ldrh	r3, [r7, #6]
 8006258:	b2da      	uxtb	r2, r3
 800625a:	8979      	ldrh	r1, [r7, #10]
 800625c:	4b20      	ldr	r3, [pc, #128]	@ (80062e0 <I2C_RequestMemoryRead+0xa4>)
 800625e:	9300      	str	r3, [sp, #0]
 8006260:	2300      	movs	r3, #0
 8006262:	68f8      	ldr	r0, [r7, #12]
 8006264:	f000 fa26 	bl	80066b4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006268:	69fa      	ldr	r2, [r7, #28]
 800626a:	69b9      	ldr	r1, [r7, #24]
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	f000 f8b6 	bl	80063de <I2C_WaitOnTXISFlagUntilTimeout>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d001      	beq.n	800627c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e02c      	b.n	80062d6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800627c:	88fb      	ldrh	r3, [r7, #6]
 800627e:	2b01      	cmp	r3, #1
 8006280:	d105      	bne.n	800628e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006282:	893b      	ldrh	r3, [r7, #8]
 8006284:	b2da      	uxtb	r2, r3
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	629a      	str	r2, [r3, #40]	@ 0x28
 800628c:	e015      	b.n	80062ba <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800628e:	893b      	ldrh	r3, [r7, #8]
 8006290:	0a1b      	lsrs	r3, r3, #8
 8006292:	b29b      	uxth	r3, r3
 8006294:	b2da      	uxtb	r2, r3
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800629c:	69fa      	ldr	r2, [r7, #28]
 800629e:	69b9      	ldr	r1, [r7, #24]
 80062a0:	68f8      	ldr	r0, [r7, #12]
 80062a2:	f000 f89c 	bl	80063de <I2C_WaitOnTXISFlagUntilTimeout>
 80062a6:	4603      	mov	r3, r0
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d001      	beq.n	80062b0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	e012      	b.n	80062d6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062b0:	893b      	ldrh	r3, [r7, #8]
 80062b2:	b2da      	uxtb	r2, r3
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80062ba:	69fb      	ldr	r3, [r7, #28]
 80062bc:	9300      	str	r3, [sp, #0]
 80062be:	69bb      	ldr	r3, [r7, #24]
 80062c0:	2200      	movs	r2, #0
 80062c2:	2140      	movs	r1, #64	@ 0x40
 80062c4:	68f8      	ldr	r0, [r7, #12]
 80062c6:	f000 f831 	bl	800632c <I2C_WaitOnFlagUntilTimeout>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d001      	beq.n	80062d4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e000      	b.n	80062d6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3710      	adds	r7, #16
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	80002000 	.word	0x80002000

080062e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	699b      	ldr	r3, [r3, #24]
 80062f2:	f003 0302 	and.w	r3, r3, #2
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d103      	bne.n	8006302 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	2200      	movs	r2, #0
 8006300:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	f003 0301 	and.w	r3, r3, #1
 800630c:	2b01      	cmp	r3, #1
 800630e:	d007      	beq.n	8006320 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	699a      	ldr	r2, [r3, #24]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f042 0201 	orr.w	r2, r2, #1
 800631e:	619a      	str	r2, [r3, #24]
  }
}
 8006320:	bf00      	nop
 8006322:	370c      	adds	r7, #12
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr

0800632c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	603b      	str	r3, [r7, #0]
 8006338:	4613      	mov	r3, r2
 800633a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800633c:	e03b      	b.n	80063b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800633e:	69ba      	ldr	r2, [r7, #24]
 8006340:	6839      	ldr	r1, [r7, #0]
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f000 f8d6 	bl	80064f4 <I2C_IsErrorOccurred>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e041      	b.n	80063d6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006358:	d02d      	beq.n	80063b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800635a:	f7fd fdbf 	bl	8003edc <HAL_GetTick>
 800635e:	4602      	mov	r2, r0
 8006360:	69bb      	ldr	r3, [r7, #24]
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	683a      	ldr	r2, [r7, #0]
 8006366:	429a      	cmp	r2, r3
 8006368:	d302      	bcc.n	8006370 <I2C_WaitOnFlagUntilTimeout+0x44>
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d122      	bne.n	80063b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	699a      	ldr	r2, [r3, #24]
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	4013      	ands	r3, r2
 800637a:	68ba      	ldr	r2, [r7, #8]
 800637c:	429a      	cmp	r2, r3
 800637e:	bf0c      	ite	eq
 8006380:	2301      	moveq	r3, #1
 8006382:	2300      	movne	r3, #0
 8006384:	b2db      	uxtb	r3, r3
 8006386:	461a      	mov	r2, r3
 8006388:	79fb      	ldrb	r3, [r7, #7]
 800638a:	429a      	cmp	r2, r3
 800638c:	d113      	bne.n	80063b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006392:	f043 0220 	orr.w	r2, r3, #32
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2220      	movs	r2, #32
 800639e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2200      	movs	r2, #0
 80063ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e00f      	b.n	80063d6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	699a      	ldr	r2, [r3, #24]
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	4013      	ands	r3, r2
 80063c0:	68ba      	ldr	r2, [r7, #8]
 80063c2:	429a      	cmp	r2, r3
 80063c4:	bf0c      	ite	eq
 80063c6:	2301      	moveq	r3, #1
 80063c8:	2300      	movne	r3, #0
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	461a      	mov	r2, r3
 80063ce:	79fb      	ldrb	r3, [r7, #7]
 80063d0:	429a      	cmp	r2, r3
 80063d2:	d0b4      	beq.n	800633e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063d4:	2300      	movs	r3, #0
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3710      	adds	r7, #16
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b084      	sub	sp, #16
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	60f8      	str	r0, [r7, #12]
 80063e6:	60b9      	str	r1, [r7, #8]
 80063e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80063ea:	e033      	b.n	8006454 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80063ec:	687a      	ldr	r2, [r7, #4]
 80063ee:	68b9      	ldr	r1, [r7, #8]
 80063f0:	68f8      	ldr	r0, [r7, #12]
 80063f2:	f000 f87f 	bl	80064f4 <I2C_IsErrorOccurred>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d001      	beq.n	8006400 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80063fc:	2301      	movs	r3, #1
 80063fe:	e031      	b.n	8006464 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006406:	d025      	beq.n	8006454 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006408:	f7fd fd68 	bl	8003edc <HAL_GetTick>
 800640c:	4602      	mov	r2, r0
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	68ba      	ldr	r2, [r7, #8]
 8006414:	429a      	cmp	r2, r3
 8006416:	d302      	bcc.n	800641e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d11a      	bne.n	8006454 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	699b      	ldr	r3, [r3, #24]
 8006424:	f003 0302 	and.w	r3, r3, #2
 8006428:	2b02      	cmp	r3, #2
 800642a:	d013      	beq.n	8006454 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006430:	f043 0220 	orr.w	r2, r3, #32
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2220      	movs	r2, #32
 800643c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e007      	b.n	8006464 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	f003 0302 	and.w	r3, r3, #2
 800645e:	2b02      	cmp	r3, #2
 8006460:	d1c4      	bne.n	80063ec <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006462:	2300      	movs	r3, #0
}
 8006464:	4618      	mov	r0, r3
 8006466:	3710      	adds	r7, #16
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}

0800646c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b084      	sub	sp, #16
 8006470:	af00      	add	r7, sp, #0
 8006472:	60f8      	str	r0, [r7, #12]
 8006474:	60b9      	str	r1, [r7, #8]
 8006476:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006478:	e02f      	b.n	80064da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	68b9      	ldr	r1, [r7, #8]
 800647e:	68f8      	ldr	r0, [r7, #12]
 8006480:	f000 f838 	bl	80064f4 <I2C_IsErrorOccurred>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d001      	beq.n	800648e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800648a:	2301      	movs	r3, #1
 800648c:	e02d      	b.n	80064ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800648e:	f7fd fd25 	bl	8003edc <HAL_GetTick>
 8006492:	4602      	mov	r2, r0
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	1ad3      	subs	r3, r2, r3
 8006498:	68ba      	ldr	r2, [r7, #8]
 800649a:	429a      	cmp	r2, r3
 800649c:	d302      	bcc.n	80064a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d11a      	bne.n	80064da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	f003 0320 	and.w	r3, r3, #32
 80064ae:	2b20      	cmp	r3, #32
 80064b0:	d013      	beq.n	80064da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064b6:	f043 0220 	orr.w	r2, r3, #32
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2220      	movs	r2, #32
 80064c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e007      	b.n	80064ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	699b      	ldr	r3, [r3, #24]
 80064e0:	f003 0320 	and.w	r3, r3, #32
 80064e4:	2b20      	cmp	r3, #32
 80064e6:	d1c8      	bne.n	800647a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3710      	adds	r7, #16
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
	...

080064f4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b08a      	sub	sp, #40	@ 0x28
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	60b9      	str	r1, [r7, #8]
 80064fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006500:	2300      	movs	r3, #0
 8006502:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	699b      	ldr	r3, [r3, #24]
 800650c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800650e:	2300      	movs	r3, #0
 8006510:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006516:	69bb      	ldr	r3, [r7, #24]
 8006518:	f003 0310 	and.w	r3, r3, #16
 800651c:	2b00      	cmp	r3, #0
 800651e:	d068      	beq.n	80065f2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2210      	movs	r2, #16
 8006526:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006528:	e049      	b.n	80065be <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006530:	d045      	beq.n	80065be <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006532:	f7fd fcd3 	bl	8003edc <HAL_GetTick>
 8006536:	4602      	mov	r2, r0
 8006538:	69fb      	ldr	r3, [r7, #28]
 800653a:	1ad3      	subs	r3, r2, r3
 800653c:	68ba      	ldr	r2, [r7, #8]
 800653e:	429a      	cmp	r2, r3
 8006540:	d302      	bcc.n	8006548 <I2C_IsErrorOccurred+0x54>
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d13a      	bne.n	80065be <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006552:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800655a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	699b      	ldr	r3, [r3, #24]
 8006562:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006566:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800656a:	d121      	bne.n	80065b0 <I2C_IsErrorOccurred+0xbc>
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006572:	d01d      	beq.n	80065b0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006574:	7cfb      	ldrb	r3, [r7, #19]
 8006576:	2b20      	cmp	r3, #32
 8006578:	d01a      	beq.n	80065b0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	685a      	ldr	r2, [r3, #4]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006588:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800658a:	f7fd fca7 	bl	8003edc <HAL_GetTick>
 800658e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006590:	e00e      	b.n	80065b0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006592:	f7fd fca3 	bl	8003edc <HAL_GetTick>
 8006596:	4602      	mov	r2, r0
 8006598:	69fb      	ldr	r3, [r7, #28]
 800659a:	1ad3      	subs	r3, r2, r3
 800659c:	2b19      	cmp	r3, #25
 800659e:	d907      	bls.n	80065b0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80065a0:	6a3b      	ldr	r3, [r7, #32]
 80065a2:	f043 0320 	orr.w	r3, r3, #32
 80065a6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80065ae:	e006      	b.n	80065be <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	699b      	ldr	r3, [r3, #24]
 80065b6:	f003 0320 	and.w	r3, r3, #32
 80065ba:	2b20      	cmp	r3, #32
 80065bc:	d1e9      	bne.n	8006592 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	699b      	ldr	r3, [r3, #24]
 80065c4:	f003 0320 	and.w	r3, r3, #32
 80065c8:	2b20      	cmp	r3, #32
 80065ca:	d003      	beq.n	80065d4 <I2C_IsErrorOccurred+0xe0>
 80065cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d0aa      	beq.n	800652a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80065d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d103      	bne.n	80065e4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2220      	movs	r2, #32
 80065e2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80065e4:	6a3b      	ldr	r3, [r7, #32]
 80065e6:	f043 0304 	orr.w	r3, r3, #4
 80065ea:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80065ec:	2301      	movs	r3, #1
 80065ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	699b      	ldr	r3, [r3, #24]
 80065f8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006600:	2b00      	cmp	r3, #0
 8006602:	d00b      	beq.n	800661c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006604:	6a3b      	ldr	r3, [r7, #32]
 8006606:	f043 0301 	orr.w	r3, r3, #1
 800660a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006614:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800661c:	69bb      	ldr	r3, [r7, #24]
 800661e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00b      	beq.n	800663e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006626:	6a3b      	ldr	r3, [r7, #32]
 8006628:	f043 0308 	orr.w	r3, r3, #8
 800662c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006636:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006644:	2b00      	cmp	r3, #0
 8006646:	d00b      	beq.n	8006660 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006648:	6a3b      	ldr	r3, [r7, #32]
 800664a:	f043 0302 	orr.w	r3, r3, #2
 800664e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006658:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006660:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006664:	2b00      	cmp	r3, #0
 8006666:	d01c      	beq.n	80066a2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006668:	68f8      	ldr	r0, [r7, #12]
 800666a:	f7ff fe3b 	bl	80062e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	6859      	ldr	r1, [r3, #4]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	4b0d      	ldr	r3, [pc, #52]	@ (80066b0 <I2C_IsErrorOccurred+0x1bc>)
 800667a:	400b      	ands	r3, r1
 800667c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006682:	6a3b      	ldr	r3, [r7, #32]
 8006684:	431a      	orrs	r2, r3
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2220      	movs	r2, #32
 800668e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2200      	movs	r2, #0
 8006696:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2200      	movs	r2, #0
 800669e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80066a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3728      	adds	r7, #40	@ 0x28
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	fe00e800 	.word	0xfe00e800

080066b4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b087      	sub	sp, #28
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	607b      	str	r3, [r7, #4]
 80066be:	460b      	mov	r3, r1
 80066c0:	817b      	strh	r3, [r7, #10]
 80066c2:	4613      	mov	r3, r2
 80066c4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80066c6:	897b      	ldrh	r3, [r7, #10]
 80066c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80066cc:	7a7b      	ldrb	r3, [r7, #9]
 80066ce:	041b      	lsls	r3, r3, #16
 80066d0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80066d4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80066da:	6a3b      	ldr	r3, [r7, #32]
 80066dc:	4313      	orrs	r3, r2
 80066de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80066e2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	685a      	ldr	r2, [r3, #4]
 80066ea:	6a3b      	ldr	r3, [r7, #32]
 80066ec:	0d5b      	lsrs	r3, r3, #21
 80066ee:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80066f2:	4b08      	ldr	r3, [pc, #32]	@ (8006714 <I2C_TransferConfig+0x60>)
 80066f4:	430b      	orrs	r3, r1
 80066f6:	43db      	mvns	r3, r3
 80066f8:	ea02 0103 	and.w	r1, r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	697a      	ldr	r2, [r7, #20]
 8006702:	430a      	orrs	r2, r1
 8006704:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006706:	bf00      	nop
 8006708:	371c      	adds	r7, #28
 800670a:	46bd      	mov	sp, r7
 800670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006710:	4770      	bx	lr
 8006712:	bf00      	nop
 8006714:	03ff63ff 	.word	0x03ff63ff

08006718 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006718:	b480      	push	{r7}
 800671a:	b083      	sub	sp, #12
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
 8006720:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006728:	b2db      	uxtb	r3, r3
 800672a:	2b20      	cmp	r3, #32
 800672c:	d138      	bne.n	80067a0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006734:	2b01      	cmp	r3, #1
 8006736:	d101      	bne.n	800673c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006738:	2302      	movs	r3, #2
 800673a:	e032      	b.n	80067a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2224      	movs	r2, #36	@ 0x24
 8006748:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f022 0201 	bic.w	r2, r2, #1
 800675a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	681a      	ldr	r2, [r3, #0]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800676a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6819      	ldr	r1, [r3, #0]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	683a      	ldr	r2, [r7, #0]
 8006778:	430a      	orrs	r2, r1
 800677a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f042 0201 	orr.w	r2, r2, #1
 800678a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2220      	movs	r2, #32
 8006790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800679c:	2300      	movs	r3, #0
 800679e:	e000      	b.n	80067a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80067a0:	2302      	movs	r3, #2
  }
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	370c      	adds	r7, #12
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr

080067ae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80067ae:	b480      	push	{r7}
 80067b0:	b085      	sub	sp, #20
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	6078      	str	r0, [r7, #4]
 80067b6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	2b20      	cmp	r3, #32
 80067c2:	d139      	bne.n	8006838 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d101      	bne.n	80067d2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80067ce:	2302      	movs	r3, #2
 80067d0:	e033      	b.n	800683a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2201      	movs	r2, #1
 80067d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2224      	movs	r2, #36	@ 0x24
 80067de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f022 0201 	bic.w	r2, r2, #1
 80067f0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006800:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	021b      	lsls	r3, r3, #8
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	4313      	orrs	r3, r2
 800680a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	68fa      	ldr	r2, [r7, #12]
 8006812:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f042 0201 	orr.w	r2, r2, #1
 8006822:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2220      	movs	r2, #32
 8006828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2200      	movs	r2, #0
 8006830:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006834:	2300      	movs	r3, #0
 8006836:	e000      	b.n	800683a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006838:	2302      	movs	r3, #2
  }
}
 800683a:	4618      	mov	r0, r3
 800683c:	3714      	adds	r7, #20
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr
	...

08006848 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006848:	b480      	push	{r7}
 800684a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800684c:	4b04      	ldr	r3, [pc, #16]	@ (8006860 <HAL_PWREx_GetVoltageRange+0x18>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8006854:	4618      	mov	r0, r3
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	40007000 	.word	0x40007000

08006864 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006864:	b480      	push	{r7}
 8006866:	b085      	sub	sp, #20
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006872:	d130      	bne.n	80068d6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006874:	4b23      	ldr	r3, [pc, #140]	@ (8006904 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800687c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006880:	d038      	beq.n	80068f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006882:	4b20      	ldr	r3, [pc, #128]	@ (8006904 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800688a:	4a1e      	ldr	r2, [pc, #120]	@ (8006904 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800688c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006890:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006892:	4b1d      	ldr	r3, [pc, #116]	@ (8006908 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	2232      	movs	r2, #50	@ 0x32
 8006898:	fb02 f303 	mul.w	r3, r2, r3
 800689c:	4a1b      	ldr	r2, [pc, #108]	@ (800690c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800689e:	fba2 2303 	umull	r2, r3, r2, r3
 80068a2:	0c9b      	lsrs	r3, r3, #18
 80068a4:	3301      	adds	r3, #1
 80068a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80068a8:	e002      	b.n	80068b0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	3b01      	subs	r3, #1
 80068ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80068b0:	4b14      	ldr	r3, [pc, #80]	@ (8006904 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80068b2:	695b      	ldr	r3, [r3, #20]
 80068b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068bc:	d102      	bne.n	80068c4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d1f2      	bne.n	80068aa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80068c4:	4b0f      	ldr	r3, [pc, #60]	@ (8006904 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80068c6:	695b      	ldr	r3, [r3, #20]
 80068c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068d0:	d110      	bne.n	80068f4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	e00f      	b.n	80068f6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80068d6:	4b0b      	ldr	r3, [pc, #44]	@ (8006904 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80068de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068e2:	d007      	beq.n	80068f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80068e4:	4b07      	ldr	r3, [pc, #28]	@ (8006904 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80068ec:	4a05      	ldr	r2, [pc, #20]	@ (8006904 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80068ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80068f2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3714      	adds	r7, #20
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop
 8006904:	40007000 	.word	0x40007000
 8006908:	2000000c 	.word	0x2000000c
 800690c:	431bde83 	.word	0x431bde83

08006910 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b088      	sub	sp, #32
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d101      	bne.n	8006922 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e3ca      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006922:	4b97      	ldr	r3, [pc, #604]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	f003 030c 	and.w	r3, r3, #12
 800692a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800692c:	4b94      	ldr	r3, [pc, #592]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	f003 0303 	and.w	r3, r3, #3
 8006934:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f003 0310 	and.w	r3, r3, #16
 800693e:	2b00      	cmp	r3, #0
 8006940:	f000 80e4 	beq.w	8006b0c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d007      	beq.n	800695a <HAL_RCC_OscConfig+0x4a>
 800694a:	69bb      	ldr	r3, [r7, #24]
 800694c:	2b0c      	cmp	r3, #12
 800694e:	f040 808b 	bne.w	8006a68 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	2b01      	cmp	r3, #1
 8006956:	f040 8087 	bne.w	8006a68 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800695a:	4b89      	ldr	r3, [pc, #548]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f003 0302 	and.w	r3, r3, #2
 8006962:	2b00      	cmp	r3, #0
 8006964:	d005      	beq.n	8006972 <HAL_RCC_OscConfig+0x62>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	699b      	ldr	r3, [r3, #24]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d101      	bne.n	8006972 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	e3a2      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6a1a      	ldr	r2, [r3, #32]
 8006976:	4b82      	ldr	r3, [pc, #520]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 0308 	and.w	r3, r3, #8
 800697e:	2b00      	cmp	r3, #0
 8006980:	d004      	beq.n	800698c <HAL_RCC_OscConfig+0x7c>
 8006982:	4b7f      	ldr	r3, [pc, #508]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800698a:	e005      	b.n	8006998 <HAL_RCC_OscConfig+0x88>
 800698c:	4b7c      	ldr	r3, [pc, #496]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 800698e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006992:	091b      	lsrs	r3, r3, #4
 8006994:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006998:	4293      	cmp	r3, r2
 800699a:	d223      	bcs.n	80069e4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6a1b      	ldr	r3, [r3, #32]
 80069a0:	4618      	mov	r0, r3
 80069a2:	f000 fd55 	bl	8007450 <RCC_SetFlashLatencyFromMSIRange>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d001      	beq.n	80069b0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e383      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80069b0:	4b73      	ldr	r3, [pc, #460]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a72      	ldr	r2, [pc, #456]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 80069b6:	f043 0308 	orr.w	r3, r3, #8
 80069ba:	6013      	str	r3, [r2, #0]
 80069bc:	4b70      	ldr	r3, [pc, #448]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6a1b      	ldr	r3, [r3, #32]
 80069c8:	496d      	ldr	r1, [pc, #436]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 80069ca:	4313      	orrs	r3, r2
 80069cc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80069ce:	4b6c      	ldr	r3, [pc, #432]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	69db      	ldr	r3, [r3, #28]
 80069da:	021b      	lsls	r3, r3, #8
 80069dc:	4968      	ldr	r1, [pc, #416]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 80069de:	4313      	orrs	r3, r2
 80069e0:	604b      	str	r3, [r1, #4]
 80069e2:	e025      	b.n	8006a30 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80069e4:	4b66      	ldr	r3, [pc, #408]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a65      	ldr	r2, [pc, #404]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 80069ea:	f043 0308 	orr.w	r3, r3, #8
 80069ee:	6013      	str	r3, [r2, #0]
 80069f0:	4b63      	ldr	r3, [pc, #396]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a1b      	ldr	r3, [r3, #32]
 80069fc:	4960      	ldr	r1, [pc, #384]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 80069fe:	4313      	orrs	r3, r2
 8006a00:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006a02:	4b5f      	ldr	r3, [pc, #380]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	69db      	ldr	r3, [r3, #28]
 8006a0e:	021b      	lsls	r3, r3, #8
 8006a10:	495b      	ldr	r1, [pc, #364]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006a12:	4313      	orrs	r3, r2
 8006a14:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006a16:	69bb      	ldr	r3, [r7, #24]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d109      	bne.n	8006a30 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6a1b      	ldr	r3, [r3, #32]
 8006a20:	4618      	mov	r0, r3
 8006a22:	f000 fd15 	bl	8007450 <RCC_SetFlashLatencyFromMSIRange>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d001      	beq.n	8006a30 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e343      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006a30:	f000 fc4a 	bl	80072c8 <HAL_RCC_GetSysClockFreq>
 8006a34:	4602      	mov	r2, r0
 8006a36:	4b52      	ldr	r3, [pc, #328]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	091b      	lsrs	r3, r3, #4
 8006a3c:	f003 030f 	and.w	r3, r3, #15
 8006a40:	4950      	ldr	r1, [pc, #320]	@ (8006b84 <HAL_RCC_OscConfig+0x274>)
 8006a42:	5ccb      	ldrb	r3, [r1, r3]
 8006a44:	f003 031f 	and.w	r3, r3, #31
 8006a48:	fa22 f303 	lsr.w	r3, r2, r3
 8006a4c:	4a4e      	ldr	r2, [pc, #312]	@ (8006b88 <HAL_RCC_OscConfig+0x278>)
 8006a4e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006a50:	4b4e      	ldr	r3, [pc, #312]	@ (8006b8c <HAL_RCC_OscConfig+0x27c>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4618      	mov	r0, r3
 8006a56:	f7fd f9f1 	bl	8003e3c <HAL_InitTick>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006a5e:	7bfb      	ldrb	r3, [r7, #15]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d052      	beq.n	8006b0a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8006a64:	7bfb      	ldrb	r3, [r7, #15]
 8006a66:	e327      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	699b      	ldr	r3, [r3, #24]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d032      	beq.n	8006ad6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006a70:	4b43      	ldr	r3, [pc, #268]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a42      	ldr	r2, [pc, #264]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006a76:	f043 0301 	orr.w	r3, r3, #1
 8006a7a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006a7c:	f7fd fa2e 	bl	8003edc <HAL_GetTick>
 8006a80:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006a82:	e008      	b.n	8006a96 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006a84:	f7fd fa2a 	bl	8003edc <HAL_GetTick>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	1ad3      	subs	r3, r2, r3
 8006a8e:	2b02      	cmp	r3, #2
 8006a90:	d901      	bls.n	8006a96 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8006a92:	2303      	movs	r3, #3
 8006a94:	e310      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006a96:	4b3a      	ldr	r3, [pc, #232]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 0302 	and.w	r3, r3, #2
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d0f0      	beq.n	8006a84 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006aa2:	4b37      	ldr	r3, [pc, #220]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a36      	ldr	r2, [pc, #216]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006aa8:	f043 0308 	orr.w	r3, r3, #8
 8006aac:	6013      	str	r3, [r2, #0]
 8006aae:	4b34      	ldr	r3, [pc, #208]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a1b      	ldr	r3, [r3, #32]
 8006aba:	4931      	ldr	r1, [pc, #196]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006abc:	4313      	orrs	r3, r2
 8006abe:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006ac0:	4b2f      	ldr	r3, [pc, #188]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	69db      	ldr	r3, [r3, #28]
 8006acc:	021b      	lsls	r3, r3, #8
 8006ace:	492c      	ldr	r1, [pc, #176]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	604b      	str	r3, [r1, #4]
 8006ad4:	e01a      	b.n	8006b0c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006ad6:	4b2a      	ldr	r3, [pc, #168]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a29      	ldr	r2, [pc, #164]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006adc:	f023 0301 	bic.w	r3, r3, #1
 8006ae0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006ae2:	f7fd f9fb 	bl	8003edc <HAL_GetTick>
 8006ae6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006ae8:	e008      	b.n	8006afc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006aea:	f7fd f9f7 	bl	8003edc <HAL_GetTick>
 8006aee:	4602      	mov	r2, r0
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	1ad3      	subs	r3, r2, r3
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	d901      	bls.n	8006afc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e2dd      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006afc:	4b20      	ldr	r3, [pc, #128]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0302 	and.w	r3, r3, #2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d1f0      	bne.n	8006aea <HAL_RCC_OscConfig+0x1da>
 8006b08:	e000      	b.n	8006b0c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006b0a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 0301 	and.w	r3, r3, #1
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d074      	beq.n	8006c02 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006b18:	69bb      	ldr	r3, [r7, #24]
 8006b1a:	2b08      	cmp	r3, #8
 8006b1c:	d005      	beq.n	8006b2a <HAL_RCC_OscConfig+0x21a>
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	2b0c      	cmp	r3, #12
 8006b22:	d10e      	bne.n	8006b42 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	2b03      	cmp	r3, #3
 8006b28:	d10b      	bne.n	8006b42 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b2a:	4b15      	ldr	r3, [pc, #84]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d064      	beq.n	8006c00 <HAL_RCC_OscConfig+0x2f0>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d160      	bne.n	8006c00 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e2ba      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b4a:	d106      	bne.n	8006b5a <HAL_RCC_OscConfig+0x24a>
 8006b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a0b      	ldr	r2, [pc, #44]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006b52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b56:	6013      	str	r3, [r2, #0]
 8006b58:	e026      	b.n	8006ba8 <HAL_RCC_OscConfig+0x298>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006b62:	d115      	bne.n	8006b90 <HAL_RCC_OscConfig+0x280>
 8006b64:	4b06      	ldr	r3, [pc, #24]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a05      	ldr	r2, [pc, #20]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006b6a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006b6e:	6013      	str	r3, [r2, #0]
 8006b70:	4b03      	ldr	r3, [pc, #12]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a02      	ldr	r2, [pc, #8]	@ (8006b80 <HAL_RCC_OscConfig+0x270>)
 8006b76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b7a:	6013      	str	r3, [r2, #0]
 8006b7c:	e014      	b.n	8006ba8 <HAL_RCC_OscConfig+0x298>
 8006b7e:	bf00      	nop
 8006b80:	40021000 	.word	0x40021000
 8006b84:	080109d4 	.word	0x080109d4
 8006b88:	2000000c 	.word	0x2000000c
 8006b8c:	20000010 	.word	0x20000010
 8006b90:	4ba0      	ldr	r3, [pc, #640]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a9f      	ldr	r2, [pc, #636]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006b96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b9a:	6013      	str	r3, [r2, #0]
 8006b9c:	4b9d      	ldr	r3, [pc, #628]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a9c      	ldr	r2, [pc, #624]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006ba2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006ba6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d013      	beq.n	8006bd8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bb0:	f7fd f994 	bl	8003edc <HAL_GetTick>
 8006bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006bb6:	e008      	b.n	8006bca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006bb8:	f7fd f990 	bl	8003edc <HAL_GetTick>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	2b64      	cmp	r3, #100	@ 0x64
 8006bc4:	d901      	bls.n	8006bca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e276      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006bca:	4b92      	ldr	r3, [pc, #584]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d0f0      	beq.n	8006bb8 <HAL_RCC_OscConfig+0x2a8>
 8006bd6:	e014      	b.n	8006c02 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bd8:	f7fd f980 	bl	8003edc <HAL_GetTick>
 8006bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006bde:	e008      	b.n	8006bf2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006be0:	f7fd f97c 	bl	8003edc <HAL_GetTick>
 8006be4:	4602      	mov	r2, r0
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	1ad3      	subs	r3, r2, r3
 8006bea:	2b64      	cmp	r3, #100	@ 0x64
 8006bec:	d901      	bls.n	8006bf2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006bee:	2303      	movs	r3, #3
 8006bf0:	e262      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006bf2:	4b88      	ldr	r3, [pc, #544]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1f0      	bne.n	8006be0 <HAL_RCC_OscConfig+0x2d0>
 8006bfe:	e000      	b.n	8006c02 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0302 	and.w	r3, r3, #2
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d060      	beq.n	8006cd0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006c0e:	69bb      	ldr	r3, [r7, #24]
 8006c10:	2b04      	cmp	r3, #4
 8006c12:	d005      	beq.n	8006c20 <HAL_RCC_OscConfig+0x310>
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	2b0c      	cmp	r3, #12
 8006c18:	d119      	bne.n	8006c4e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	2b02      	cmp	r3, #2
 8006c1e:	d116      	bne.n	8006c4e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006c20:	4b7c      	ldr	r3, [pc, #496]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d005      	beq.n	8006c38 <HAL_RCC_OscConfig+0x328>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d101      	bne.n	8006c38 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e23f      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c38:	4b76      	ldr	r3, [pc, #472]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	061b      	lsls	r3, r3, #24
 8006c46:	4973      	ldr	r1, [pc, #460]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006c4c:	e040      	b.n	8006cd0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	68db      	ldr	r3, [r3, #12]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d023      	beq.n	8006c9e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c56:	4b6f      	ldr	r3, [pc, #444]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a6e      	ldr	r2, [pc, #440]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006c5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c62:	f7fd f93b 	bl	8003edc <HAL_GetTick>
 8006c66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c68:	e008      	b.n	8006c7c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c6a:	f7fd f937 	bl	8003edc <HAL_GetTick>
 8006c6e:	4602      	mov	r2, r0
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	1ad3      	subs	r3, r2, r3
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	d901      	bls.n	8006c7c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006c78:	2303      	movs	r3, #3
 8006c7a:	e21d      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c7c:	4b65      	ldr	r3, [pc, #404]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d0f0      	beq.n	8006c6a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c88:	4b62      	ldr	r3, [pc, #392]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	691b      	ldr	r3, [r3, #16]
 8006c94:	061b      	lsls	r3, r3, #24
 8006c96:	495f      	ldr	r1, [pc, #380]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	604b      	str	r3, [r1, #4]
 8006c9c:	e018      	b.n	8006cd0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c9e:	4b5d      	ldr	r3, [pc, #372]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a5c      	ldr	r2, [pc, #368]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006ca4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ca8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006caa:	f7fd f917 	bl	8003edc <HAL_GetTick>
 8006cae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006cb0:	e008      	b.n	8006cc4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006cb2:	f7fd f913 	bl	8003edc <HAL_GetTick>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	2b02      	cmp	r3, #2
 8006cbe:	d901      	bls.n	8006cc4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006cc0:	2303      	movs	r3, #3
 8006cc2:	e1f9      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006cc4:	4b53      	ldr	r3, [pc, #332]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d1f0      	bne.n	8006cb2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f003 0308 	and.w	r3, r3, #8
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d03c      	beq.n	8006d56 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	695b      	ldr	r3, [r3, #20]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d01c      	beq.n	8006d1e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ce4:	4b4b      	ldr	r3, [pc, #300]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006ce6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cea:	4a4a      	ldr	r2, [pc, #296]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006cec:	f043 0301 	orr.w	r3, r3, #1
 8006cf0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cf4:	f7fd f8f2 	bl	8003edc <HAL_GetTick>
 8006cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006cfa:	e008      	b.n	8006d0e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006cfc:	f7fd f8ee 	bl	8003edc <HAL_GetTick>
 8006d00:	4602      	mov	r2, r0
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	1ad3      	subs	r3, r2, r3
 8006d06:	2b02      	cmp	r3, #2
 8006d08:	d901      	bls.n	8006d0e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	e1d4      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006d0e:	4b41      	ldr	r3, [pc, #260]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006d10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d14:	f003 0302 	and.w	r3, r3, #2
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d0ef      	beq.n	8006cfc <HAL_RCC_OscConfig+0x3ec>
 8006d1c:	e01b      	b.n	8006d56 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d1e:	4b3d      	ldr	r3, [pc, #244]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006d20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d24:	4a3b      	ldr	r2, [pc, #236]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006d26:	f023 0301 	bic.w	r3, r3, #1
 8006d2a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d2e:	f7fd f8d5 	bl	8003edc <HAL_GetTick>
 8006d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d34:	e008      	b.n	8006d48 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d36:	f7fd f8d1 	bl	8003edc <HAL_GetTick>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	1ad3      	subs	r3, r2, r3
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	d901      	bls.n	8006d48 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006d44:	2303      	movs	r3, #3
 8006d46:	e1b7      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d48:	4b32      	ldr	r3, [pc, #200]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006d4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d4e:	f003 0302 	and.w	r3, r3, #2
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d1ef      	bne.n	8006d36 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 0304 	and.w	r3, r3, #4
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	f000 80a6 	beq.w	8006eb0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d64:	2300      	movs	r3, #0
 8006d66:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006d68:	4b2a      	ldr	r3, [pc, #168]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d10d      	bne.n	8006d90 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d74:	4b27      	ldr	r3, [pc, #156]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d78:	4a26      	ldr	r2, [pc, #152]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006d7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d7e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d80:	4b24      	ldr	r3, [pc, #144]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006d82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d88:	60bb      	str	r3, [r7, #8]
 8006d8a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d90:	4b21      	ldr	r3, [pc, #132]	@ (8006e18 <HAL_RCC_OscConfig+0x508>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d118      	bne.n	8006dce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d9c:	4b1e      	ldr	r3, [pc, #120]	@ (8006e18 <HAL_RCC_OscConfig+0x508>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a1d      	ldr	r2, [pc, #116]	@ (8006e18 <HAL_RCC_OscConfig+0x508>)
 8006da2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006da6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006da8:	f7fd f898 	bl	8003edc <HAL_GetTick>
 8006dac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006dae:	e008      	b.n	8006dc2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006db0:	f7fd f894 	bl	8003edc <HAL_GetTick>
 8006db4:	4602      	mov	r2, r0
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	2b02      	cmp	r3, #2
 8006dbc:	d901      	bls.n	8006dc2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	e17a      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006dc2:	4b15      	ldr	r3, [pc, #84]	@ (8006e18 <HAL_RCC_OscConfig+0x508>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d0f0      	beq.n	8006db0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d108      	bne.n	8006de8 <HAL_RCC_OscConfig+0x4d8>
 8006dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ddc:	4a0d      	ldr	r2, [pc, #52]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006dde:	f043 0301 	orr.w	r3, r3, #1
 8006de2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006de6:	e029      	b.n	8006e3c <HAL_RCC_OscConfig+0x52c>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	2b05      	cmp	r3, #5
 8006dee:	d115      	bne.n	8006e1c <HAL_RCC_OscConfig+0x50c>
 8006df0:	4b08      	ldr	r3, [pc, #32]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006df6:	4a07      	ldr	r2, [pc, #28]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006df8:	f043 0304 	orr.w	r3, r3, #4
 8006dfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e00:	4b04      	ldr	r3, [pc, #16]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e06:	4a03      	ldr	r2, [pc, #12]	@ (8006e14 <HAL_RCC_OscConfig+0x504>)
 8006e08:	f043 0301 	orr.w	r3, r3, #1
 8006e0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e10:	e014      	b.n	8006e3c <HAL_RCC_OscConfig+0x52c>
 8006e12:	bf00      	nop
 8006e14:	40021000 	.word	0x40021000
 8006e18:	40007000 	.word	0x40007000
 8006e1c:	4b9c      	ldr	r3, [pc, #624]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e22:	4a9b      	ldr	r2, [pc, #620]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006e24:	f023 0301 	bic.w	r3, r3, #1
 8006e28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e2c:	4b98      	ldr	r3, [pc, #608]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e32:	4a97      	ldr	r2, [pc, #604]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006e34:	f023 0304 	bic.w	r3, r3, #4
 8006e38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d016      	beq.n	8006e72 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e44:	f7fd f84a 	bl	8003edc <HAL_GetTick>
 8006e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e4a:	e00a      	b.n	8006e62 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e4c:	f7fd f846 	bl	8003edc <HAL_GetTick>
 8006e50:	4602      	mov	r2, r0
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	1ad3      	subs	r3, r2, r3
 8006e56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d901      	bls.n	8006e62 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e12a      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e62:	4b8b      	ldr	r3, [pc, #556]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e68:	f003 0302 	and.w	r3, r3, #2
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d0ed      	beq.n	8006e4c <HAL_RCC_OscConfig+0x53c>
 8006e70:	e015      	b.n	8006e9e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e72:	f7fd f833 	bl	8003edc <HAL_GetTick>
 8006e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006e78:	e00a      	b.n	8006e90 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e7a:	f7fd f82f 	bl	8003edc <HAL_GetTick>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	1ad3      	subs	r3, r2, r3
 8006e84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d901      	bls.n	8006e90 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006e8c:	2303      	movs	r3, #3
 8006e8e:	e113      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006e90:	4b7f      	ldr	r3, [pc, #508]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e96:	f003 0302 	and.w	r3, r3, #2
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d1ed      	bne.n	8006e7a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e9e:	7ffb      	ldrb	r3, [r7, #31]
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d105      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ea4:	4b7a      	ldr	r3, [pc, #488]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006ea6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ea8:	4a79      	ldr	r2, [pc, #484]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006eaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006eae:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	f000 80fe 	beq.w	80070b6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ebe:	2b02      	cmp	r3, #2
 8006ec0:	f040 80d0 	bne.w	8007064 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006ec4:	4b72      	ldr	r3, [pc, #456]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006ec6:	68db      	ldr	r3, [r3, #12]
 8006ec8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	f003 0203 	and.w	r2, r3, #3
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d130      	bne.n	8006f3a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d127      	bne.n	8006f3a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ef4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d11f      	bne.n	8006f3a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006f04:	2a07      	cmp	r2, #7
 8006f06:	bf14      	ite	ne
 8006f08:	2201      	movne	r2, #1
 8006f0a:	2200      	moveq	r2, #0
 8006f0c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d113      	bne.n	8006f3a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f1c:	085b      	lsrs	r3, r3, #1
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d109      	bne.n	8006f3a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f30:	085b      	lsrs	r3, r3, #1
 8006f32:	3b01      	subs	r3, #1
 8006f34:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f36:	429a      	cmp	r2, r3
 8006f38:	d06e      	beq.n	8007018 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006f3a:	69bb      	ldr	r3, [r7, #24]
 8006f3c:	2b0c      	cmp	r3, #12
 8006f3e:	d069      	beq.n	8007014 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006f40:	4b53      	ldr	r3, [pc, #332]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d105      	bne.n	8006f58 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006f4c:	4b50      	ldr	r3, [pc, #320]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d001      	beq.n	8006f5c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	e0ad      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006f5c:	4b4c      	ldr	r3, [pc, #304]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a4b      	ldr	r2, [pc, #300]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006f62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f66:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006f68:	f7fc ffb8 	bl	8003edc <HAL_GetTick>
 8006f6c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f6e:	e008      	b.n	8006f82 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f70:	f7fc ffb4 	bl	8003edc <HAL_GetTick>
 8006f74:	4602      	mov	r2, r0
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	1ad3      	subs	r3, r2, r3
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d901      	bls.n	8006f82 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006f7e:	2303      	movs	r3, #3
 8006f80:	e09a      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f82:	4b43      	ldr	r3, [pc, #268]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d1f0      	bne.n	8006f70 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f8e:	4b40      	ldr	r3, [pc, #256]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006f90:	68da      	ldr	r2, [r3, #12]
 8006f92:	4b40      	ldr	r3, [pc, #256]	@ (8007094 <HAL_RCC_OscConfig+0x784>)
 8006f94:	4013      	ands	r3, r2
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006f9e:	3a01      	subs	r2, #1
 8006fa0:	0112      	lsls	r2, r2, #4
 8006fa2:	4311      	orrs	r1, r2
 8006fa4:	687a      	ldr	r2, [r7, #4]
 8006fa6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006fa8:	0212      	lsls	r2, r2, #8
 8006faa:	4311      	orrs	r1, r2
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006fb0:	0852      	lsrs	r2, r2, #1
 8006fb2:	3a01      	subs	r2, #1
 8006fb4:	0552      	lsls	r2, r2, #21
 8006fb6:	4311      	orrs	r1, r2
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006fbc:	0852      	lsrs	r2, r2, #1
 8006fbe:	3a01      	subs	r2, #1
 8006fc0:	0652      	lsls	r2, r2, #25
 8006fc2:	4311      	orrs	r1, r2
 8006fc4:	687a      	ldr	r2, [r7, #4]
 8006fc6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006fc8:	0912      	lsrs	r2, r2, #4
 8006fca:	0452      	lsls	r2, r2, #17
 8006fcc:	430a      	orrs	r2, r1
 8006fce:	4930      	ldr	r1, [pc, #192]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006fd4:	4b2e      	ldr	r3, [pc, #184]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a2d      	ldr	r2, [pc, #180]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006fda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006fde:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006fe0:	4b2b      	ldr	r3, [pc, #172]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006fe2:	68db      	ldr	r3, [r3, #12]
 8006fe4:	4a2a      	ldr	r2, [pc, #168]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8006fe6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006fea:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006fec:	f7fc ff76 	bl	8003edc <HAL_GetTick>
 8006ff0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ff2:	e008      	b.n	8007006 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ff4:	f7fc ff72 	bl	8003edc <HAL_GetTick>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	2b02      	cmp	r3, #2
 8007000:	d901      	bls.n	8007006 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8007002:	2303      	movs	r3, #3
 8007004:	e058      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007006:	4b22      	ldr	r3, [pc, #136]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d0f0      	beq.n	8006ff4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007012:	e050      	b.n	80070b6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	e04f      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007018:	4b1d      	ldr	r3, [pc, #116]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007020:	2b00      	cmp	r3, #0
 8007022:	d148      	bne.n	80070b6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007024:	4b1a      	ldr	r3, [pc, #104]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a19      	ldr	r2, [pc, #100]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 800702a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800702e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007030:	4b17      	ldr	r3, [pc, #92]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	4a16      	ldr	r2, [pc, #88]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8007036:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800703a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800703c:	f7fc ff4e 	bl	8003edc <HAL_GetTick>
 8007040:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007042:	e008      	b.n	8007056 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007044:	f7fc ff4a 	bl	8003edc <HAL_GetTick>
 8007048:	4602      	mov	r2, r0
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	1ad3      	subs	r3, r2, r3
 800704e:	2b02      	cmp	r3, #2
 8007050:	d901      	bls.n	8007056 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8007052:	2303      	movs	r3, #3
 8007054:	e030      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007056:	4b0e      	ldr	r3, [pc, #56]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800705e:	2b00      	cmp	r3, #0
 8007060:	d0f0      	beq.n	8007044 <HAL_RCC_OscConfig+0x734>
 8007062:	e028      	b.n	80070b6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007064:	69bb      	ldr	r3, [r7, #24]
 8007066:	2b0c      	cmp	r3, #12
 8007068:	d023      	beq.n	80070b2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800706a:	4b09      	ldr	r3, [pc, #36]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a08      	ldr	r2, [pc, #32]	@ (8007090 <HAL_RCC_OscConfig+0x780>)
 8007070:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007074:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007076:	f7fc ff31 	bl	8003edc <HAL_GetTick>
 800707a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800707c:	e00c      	b.n	8007098 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800707e:	f7fc ff2d 	bl	8003edc <HAL_GetTick>
 8007082:	4602      	mov	r2, r0
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	1ad3      	subs	r3, r2, r3
 8007088:	2b02      	cmp	r3, #2
 800708a:	d905      	bls.n	8007098 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800708c:	2303      	movs	r3, #3
 800708e:	e013      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
 8007090:	40021000 	.word	0x40021000
 8007094:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007098:	4b09      	ldr	r3, [pc, #36]	@ (80070c0 <HAL_RCC_OscConfig+0x7b0>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d1ec      	bne.n	800707e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80070a4:	4b06      	ldr	r3, [pc, #24]	@ (80070c0 <HAL_RCC_OscConfig+0x7b0>)
 80070a6:	68da      	ldr	r2, [r3, #12]
 80070a8:	4905      	ldr	r1, [pc, #20]	@ (80070c0 <HAL_RCC_OscConfig+0x7b0>)
 80070aa:	4b06      	ldr	r3, [pc, #24]	@ (80070c4 <HAL_RCC_OscConfig+0x7b4>)
 80070ac:	4013      	ands	r3, r2
 80070ae:	60cb      	str	r3, [r1, #12]
 80070b0:	e001      	b.n	80070b6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	e000      	b.n	80070b8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80070b6:	2300      	movs	r3, #0
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3720      	adds	r7, #32
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}
 80070c0:	40021000 	.word	0x40021000
 80070c4:	feeefffc 	.word	0xfeeefffc

080070c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b084      	sub	sp, #16
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
 80070d0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d101      	bne.n	80070dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80070d8:	2301      	movs	r3, #1
 80070da:	e0e7      	b.n	80072ac <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80070dc:	4b75      	ldr	r3, [pc, #468]	@ (80072b4 <HAL_RCC_ClockConfig+0x1ec>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f003 0307 	and.w	r3, r3, #7
 80070e4:	683a      	ldr	r2, [r7, #0]
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d910      	bls.n	800710c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070ea:	4b72      	ldr	r3, [pc, #456]	@ (80072b4 <HAL_RCC_ClockConfig+0x1ec>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f023 0207 	bic.w	r2, r3, #7
 80070f2:	4970      	ldr	r1, [pc, #448]	@ (80072b4 <HAL_RCC_ClockConfig+0x1ec>)
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80070fa:	4b6e      	ldr	r3, [pc, #440]	@ (80072b4 <HAL_RCC_ClockConfig+0x1ec>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f003 0307 	and.w	r3, r3, #7
 8007102:	683a      	ldr	r2, [r7, #0]
 8007104:	429a      	cmp	r2, r3
 8007106:	d001      	beq.n	800710c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007108:	2301      	movs	r3, #1
 800710a:	e0cf      	b.n	80072ac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f003 0302 	and.w	r3, r3, #2
 8007114:	2b00      	cmp	r3, #0
 8007116:	d010      	beq.n	800713a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	689a      	ldr	r2, [r3, #8]
 800711c:	4b66      	ldr	r3, [pc, #408]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007124:	429a      	cmp	r2, r3
 8007126:	d908      	bls.n	800713a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007128:	4b63      	ldr	r3, [pc, #396]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	4960      	ldr	r1, [pc, #384]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 8007136:	4313      	orrs	r3, r2
 8007138:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f003 0301 	and.w	r3, r3, #1
 8007142:	2b00      	cmp	r3, #0
 8007144:	d04c      	beq.n	80071e0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	2b03      	cmp	r3, #3
 800714c:	d107      	bne.n	800715e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800714e:	4b5a      	ldr	r3, [pc, #360]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007156:	2b00      	cmp	r3, #0
 8007158:	d121      	bne.n	800719e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e0a6      	b.n	80072ac <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	2b02      	cmp	r3, #2
 8007164:	d107      	bne.n	8007176 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007166:	4b54      	ldr	r3, [pc, #336]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800716e:	2b00      	cmp	r3, #0
 8007170:	d115      	bne.n	800719e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	e09a      	b.n	80072ac <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d107      	bne.n	800718e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800717e:	4b4e      	ldr	r3, [pc, #312]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0302 	and.w	r3, r3, #2
 8007186:	2b00      	cmp	r3, #0
 8007188:	d109      	bne.n	800719e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e08e      	b.n	80072ac <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800718e:	4b4a      	ldr	r3, [pc, #296]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007196:	2b00      	cmp	r3, #0
 8007198:	d101      	bne.n	800719e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800719a:	2301      	movs	r3, #1
 800719c:	e086      	b.n	80072ac <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800719e:	4b46      	ldr	r3, [pc, #280]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f023 0203 	bic.w	r2, r3, #3
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	4943      	ldr	r1, [pc, #268]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 80071ac:	4313      	orrs	r3, r2
 80071ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071b0:	f7fc fe94 	bl	8003edc <HAL_GetTick>
 80071b4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071b6:	e00a      	b.n	80071ce <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071b8:	f7fc fe90 	bl	8003edc <HAL_GetTick>
 80071bc:	4602      	mov	r2, r0
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	1ad3      	subs	r3, r2, r3
 80071c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d901      	bls.n	80071ce <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80071ca:	2303      	movs	r3, #3
 80071cc:	e06e      	b.n	80072ac <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071ce:	4b3a      	ldr	r3, [pc, #232]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	f003 020c 	and.w	r2, r3, #12
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	429a      	cmp	r2, r3
 80071de:	d1eb      	bne.n	80071b8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f003 0302 	and.w	r3, r3, #2
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d010      	beq.n	800720e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	689a      	ldr	r2, [r3, #8]
 80071f0:	4b31      	ldr	r3, [pc, #196]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80071f8:	429a      	cmp	r2, r3
 80071fa:	d208      	bcs.n	800720e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071fc:	4b2e      	ldr	r3, [pc, #184]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	492b      	ldr	r1, [pc, #172]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 800720a:	4313      	orrs	r3, r2
 800720c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800720e:	4b29      	ldr	r3, [pc, #164]	@ (80072b4 <HAL_RCC_ClockConfig+0x1ec>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f003 0307 	and.w	r3, r3, #7
 8007216:	683a      	ldr	r2, [r7, #0]
 8007218:	429a      	cmp	r2, r3
 800721a:	d210      	bcs.n	800723e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800721c:	4b25      	ldr	r3, [pc, #148]	@ (80072b4 <HAL_RCC_ClockConfig+0x1ec>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f023 0207 	bic.w	r2, r3, #7
 8007224:	4923      	ldr	r1, [pc, #140]	@ (80072b4 <HAL_RCC_ClockConfig+0x1ec>)
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	4313      	orrs	r3, r2
 800722a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800722c:	4b21      	ldr	r3, [pc, #132]	@ (80072b4 <HAL_RCC_ClockConfig+0x1ec>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f003 0307 	and.w	r3, r3, #7
 8007234:	683a      	ldr	r2, [r7, #0]
 8007236:	429a      	cmp	r2, r3
 8007238:	d001      	beq.n	800723e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800723a:	2301      	movs	r3, #1
 800723c:	e036      	b.n	80072ac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 0304 	and.w	r3, r3, #4
 8007246:	2b00      	cmp	r3, #0
 8007248:	d008      	beq.n	800725c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800724a:	4b1b      	ldr	r3, [pc, #108]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	68db      	ldr	r3, [r3, #12]
 8007256:	4918      	ldr	r1, [pc, #96]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 8007258:	4313      	orrs	r3, r2
 800725a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 0308 	and.w	r3, r3, #8
 8007264:	2b00      	cmp	r3, #0
 8007266:	d009      	beq.n	800727c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007268:	4b13      	ldr	r3, [pc, #76]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	691b      	ldr	r3, [r3, #16]
 8007274:	00db      	lsls	r3, r3, #3
 8007276:	4910      	ldr	r1, [pc, #64]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 8007278:	4313      	orrs	r3, r2
 800727a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800727c:	f000 f824 	bl	80072c8 <HAL_RCC_GetSysClockFreq>
 8007280:	4602      	mov	r2, r0
 8007282:	4b0d      	ldr	r3, [pc, #52]	@ (80072b8 <HAL_RCC_ClockConfig+0x1f0>)
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	091b      	lsrs	r3, r3, #4
 8007288:	f003 030f 	and.w	r3, r3, #15
 800728c:	490b      	ldr	r1, [pc, #44]	@ (80072bc <HAL_RCC_ClockConfig+0x1f4>)
 800728e:	5ccb      	ldrb	r3, [r1, r3]
 8007290:	f003 031f 	and.w	r3, r3, #31
 8007294:	fa22 f303 	lsr.w	r3, r2, r3
 8007298:	4a09      	ldr	r2, [pc, #36]	@ (80072c0 <HAL_RCC_ClockConfig+0x1f8>)
 800729a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800729c:	4b09      	ldr	r3, [pc, #36]	@ (80072c4 <HAL_RCC_ClockConfig+0x1fc>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4618      	mov	r0, r3
 80072a2:	f7fc fdcb 	bl	8003e3c <HAL_InitTick>
 80072a6:	4603      	mov	r3, r0
 80072a8:	72fb      	strb	r3, [r7, #11]

  return status;
 80072aa:	7afb      	ldrb	r3, [r7, #11]
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3710      	adds	r7, #16
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}
 80072b4:	40022000 	.word	0x40022000
 80072b8:	40021000 	.word	0x40021000
 80072bc:	080109d4 	.word	0x080109d4
 80072c0:	2000000c 	.word	0x2000000c
 80072c4:	20000010 	.word	0x20000010

080072c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b089      	sub	sp, #36	@ 0x24
 80072cc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80072ce:	2300      	movs	r3, #0
 80072d0:	61fb      	str	r3, [r7, #28]
 80072d2:	2300      	movs	r3, #0
 80072d4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80072d6:	4b3e      	ldr	r3, [pc, #248]	@ (80073d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	f003 030c 	and.w	r3, r3, #12
 80072de:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80072e0:	4b3b      	ldr	r3, [pc, #236]	@ (80073d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	f003 0303 	and.w	r3, r3, #3
 80072e8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d005      	beq.n	80072fc <HAL_RCC_GetSysClockFreq+0x34>
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	2b0c      	cmp	r3, #12
 80072f4:	d121      	bne.n	800733a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d11e      	bne.n	800733a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80072fc:	4b34      	ldr	r3, [pc, #208]	@ (80073d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f003 0308 	and.w	r3, r3, #8
 8007304:	2b00      	cmp	r3, #0
 8007306:	d107      	bne.n	8007318 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007308:	4b31      	ldr	r3, [pc, #196]	@ (80073d0 <HAL_RCC_GetSysClockFreq+0x108>)
 800730a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800730e:	0a1b      	lsrs	r3, r3, #8
 8007310:	f003 030f 	and.w	r3, r3, #15
 8007314:	61fb      	str	r3, [r7, #28]
 8007316:	e005      	b.n	8007324 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007318:	4b2d      	ldr	r3, [pc, #180]	@ (80073d0 <HAL_RCC_GetSysClockFreq+0x108>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	091b      	lsrs	r3, r3, #4
 800731e:	f003 030f 	and.w	r3, r3, #15
 8007322:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007324:	4a2b      	ldr	r2, [pc, #172]	@ (80073d4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800732c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d10d      	bne.n	8007350 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007334:	69fb      	ldr	r3, [r7, #28]
 8007336:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007338:	e00a      	b.n	8007350 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	2b04      	cmp	r3, #4
 800733e:	d102      	bne.n	8007346 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007340:	4b25      	ldr	r3, [pc, #148]	@ (80073d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8007342:	61bb      	str	r3, [r7, #24]
 8007344:	e004      	b.n	8007350 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	2b08      	cmp	r3, #8
 800734a:	d101      	bne.n	8007350 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800734c:	4b23      	ldr	r3, [pc, #140]	@ (80073dc <HAL_RCC_GetSysClockFreq+0x114>)
 800734e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	2b0c      	cmp	r3, #12
 8007354:	d134      	bne.n	80073c0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007356:	4b1e      	ldr	r3, [pc, #120]	@ (80073d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8007358:	68db      	ldr	r3, [r3, #12]
 800735a:	f003 0303 	and.w	r3, r3, #3
 800735e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	2b02      	cmp	r3, #2
 8007364:	d003      	beq.n	800736e <HAL_RCC_GetSysClockFreq+0xa6>
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	2b03      	cmp	r3, #3
 800736a:	d003      	beq.n	8007374 <HAL_RCC_GetSysClockFreq+0xac>
 800736c:	e005      	b.n	800737a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800736e:	4b1a      	ldr	r3, [pc, #104]	@ (80073d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8007370:	617b      	str	r3, [r7, #20]
      break;
 8007372:	e005      	b.n	8007380 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007374:	4b19      	ldr	r3, [pc, #100]	@ (80073dc <HAL_RCC_GetSysClockFreq+0x114>)
 8007376:	617b      	str	r3, [r7, #20]
      break;
 8007378:	e002      	b.n	8007380 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800737a:	69fb      	ldr	r3, [r7, #28]
 800737c:	617b      	str	r3, [r7, #20]
      break;
 800737e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007380:	4b13      	ldr	r3, [pc, #76]	@ (80073d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	091b      	lsrs	r3, r3, #4
 8007386:	f003 0307 	and.w	r3, r3, #7
 800738a:	3301      	adds	r3, #1
 800738c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800738e:	4b10      	ldr	r3, [pc, #64]	@ (80073d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	0a1b      	lsrs	r3, r3, #8
 8007394:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007398:	697a      	ldr	r2, [r7, #20]
 800739a:	fb03 f202 	mul.w	r2, r3, r2
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80073a4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80073a6:	4b0a      	ldr	r3, [pc, #40]	@ (80073d0 <HAL_RCC_GetSysClockFreq+0x108>)
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	0e5b      	lsrs	r3, r3, #25
 80073ac:	f003 0303 	and.w	r3, r3, #3
 80073b0:	3301      	adds	r3, #1
 80073b2:	005b      	lsls	r3, r3, #1
 80073b4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80073b6:	697a      	ldr	r2, [r7, #20]
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80073be:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80073c0:	69bb      	ldr	r3, [r7, #24]
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3724      	adds	r7, #36	@ 0x24
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr
 80073ce:	bf00      	nop
 80073d0:	40021000 	.word	0x40021000
 80073d4:	080109ec 	.word	0x080109ec
 80073d8:	00f42400 	.word	0x00f42400
 80073dc:	007a1200 	.word	0x007a1200

080073e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80073e0:	b480      	push	{r7}
 80073e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80073e4:	4b03      	ldr	r3, [pc, #12]	@ (80073f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80073e6:	681b      	ldr	r3, [r3, #0]
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr
 80073f2:	bf00      	nop
 80073f4:	2000000c 	.word	0x2000000c

080073f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80073fc:	f7ff fff0 	bl	80073e0 <HAL_RCC_GetHCLKFreq>
 8007400:	4602      	mov	r2, r0
 8007402:	4b06      	ldr	r3, [pc, #24]	@ (800741c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	0a1b      	lsrs	r3, r3, #8
 8007408:	f003 0307 	and.w	r3, r3, #7
 800740c:	4904      	ldr	r1, [pc, #16]	@ (8007420 <HAL_RCC_GetPCLK1Freq+0x28>)
 800740e:	5ccb      	ldrb	r3, [r1, r3]
 8007410:	f003 031f 	and.w	r3, r3, #31
 8007414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007418:	4618      	mov	r0, r3
 800741a:	bd80      	pop	{r7, pc}
 800741c:	40021000 	.word	0x40021000
 8007420:	080109e4 	.word	0x080109e4

08007424 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007428:	f7ff ffda 	bl	80073e0 <HAL_RCC_GetHCLKFreq>
 800742c:	4602      	mov	r2, r0
 800742e:	4b06      	ldr	r3, [pc, #24]	@ (8007448 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	0adb      	lsrs	r3, r3, #11
 8007434:	f003 0307 	and.w	r3, r3, #7
 8007438:	4904      	ldr	r1, [pc, #16]	@ (800744c <HAL_RCC_GetPCLK2Freq+0x28>)
 800743a:	5ccb      	ldrb	r3, [r1, r3]
 800743c:	f003 031f 	and.w	r3, r3, #31
 8007440:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007444:	4618      	mov	r0, r3
 8007446:	bd80      	pop	{r7, pc}
 8007448:	40021000 	.word	0x40021000
 800744c:	080109e4 	.word	0x080109e4

08007450 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b086      	sub	sp, #24
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007458:	2300      	movs	r3, #0
 800745a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800745c:	4b2a      	ldr	r3, [pc, #168]	@ (8007508 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800745e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007460:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007464:	2b00      	cmp	r3, #0
 8007466:	d003      	beq.n	8007470 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007468:	f7ff f9ee 	bl	8006848 <HAL_PWREx_GetVoltageRange>
 800746c:	6178      	str	r0, [r7, #20]
 800746e:	e014      	b.n	800749a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007470:	4b25      	ldr	r3, [pc, #148]	@ (8007508 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007474:	4a24      	ldr	r2, [pc, #144]	@ (8007508 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007476:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800747a:	6593      	str	r3, [r2, #88]	@ 0x58
 800747c:	4b22      	ldr	r3, [pc, #136]	@ (8007508 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800747e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007480:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007484:	60fb      	str	r3, [r7, #12]
 8007486:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007488:	f7ff f9de 	bl	8006848 <HAL_PWREx_GetVoltageRange>
 800748c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800748e:	4b1e      	ldr	r3, [pc, #120]	@ (8007508 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007492:	4a1d      	ldr	r2, [pc, #116]	@ (8007508 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007494:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007498:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074a0:	d10b      	bne.n	80074ba <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2b80      	cmp	r3, #128	@ 0x80
 80074a6:	d919      	bls.n	80074dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2ba0      	cmp	r3, #160	@ 0xa0
 80074ac:	d902      	bls.n	80074b4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80074ae:	2302      	movs	r3, #2
 80074b0:	613b      	str	r3, [r7, #16]
 80074b2:	e013      	b.n	80074dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80074b4:	2301      	movs	r3, #1
 80074b6:	613b      	str	r3, [r7, #16]
 80074b8:	e010      	b.n	80074dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2b80      	cmp	r3, #128	@ 0x80
 80074be:	d902      	bls.n	80074c6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80074c0:	2303      	movs	r3, #3
 80074c2:	613b      	str	r3, [r7, #16]
 80074c4:	e00a      	b.n	80074dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2b80      	cmp	r3, #128	@ 0x80
 80074ca:	d102      	bne.n	80074d2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80074cc:	2302      	movs	r3, #2
 80074ce:	613b      	str	r3, [r7, #16]
 80074d0:	e004      	b.n	80074dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2b70      	cmp	r3, #112	@ 0x70
 80074d6:	d101      	bne.n	80074dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80074d8:	2301      	movs	r3, #1
 80074da:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80074dc:	4b0b      	ldr	r3, [pc, #44]	@ (800750c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f023 0207 	bic.w	r2, r3, #7
 80074e4:	4909      	ldr	r1, [pc, #36]	@ (800750c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	4313      	orrs	r3, r2
 80074ea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80074ec:	4b07      	ldr	r3, [pc, #28]	@ (800750c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 0307 	and.w	r3, r3, #7
 80074f4:	693a      	ldr	r2, [r7, #16]
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d001      	beq.n	80074fe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	e000      	b.n	8007500 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80074fe:	2300      	movs	r3, #0
}
 8007500:	4618      	mov	r0, r3
 8007502:	3718      	adds	r7, #24
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}
 8007508:	40021000 	.word	0x40021000
 800750c:	40022000 	.word	0x40022000

08007510 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b086      	sub	sp, #24
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007518:	2300      	movs	r3, #0
 800751a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800751c:	2300      	movs	r3, #0
 800751e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007528:	2b00      	cmp	r3, #0
 800752a:	d041      	beq.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007530:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007534:	d02a      	beq.n	800758c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007536:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800753a:	d824      	bhi.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800753c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007540:	d008      	beq.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007542:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007546:	d81e      	bhi.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007548:	2b00      	cmp	r3, #0
 800754a:	d00a      	beq.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800754c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007550:	d010      	beq.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007552:	e018      	b.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007554:	4b86      	ldr	r3, [pc, #536]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007556:	68db      	ldr	r3, [r3, #12]
 8007558:	4a85      	ldr	r2, [pc, #532]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800755a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800755e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007560:	e015      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	3304      	adds	r3, #4
 8007566:	2100      	movs	r1, #0
 8007568:	4618      	mov	r0, r3
 800756a:	f000 fabb 	bl	8007ae4 <RCCEx_PLLSAI1_Config>
 800756e:	4603      	mov	r3, r0
 8007570:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007572:	e00c      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	3320      	adds	r3, #32
 8007578:	2100      	movs	r1, #0
 800757a:	4618      	mov	r0, r3
 800757c:	f000 fba6 	bl	8007ccc <RCCEx_PLLSAI2_Config>
 8007580:	4603      	mov	r3, r0
 8007582:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007584:	e003      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	74fb      	strb	r3, [r7, #19]
      break;
 800758a:	e000      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800758c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800758e:	7cfb      	ldrb	r3, [r7, #19]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d10b      	bne.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007594:	4b76      	ldr	r3, [pc, #472]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800759a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075a2:	4973      	ldr	r1, [pc, #460]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075a4:	4313      	orrs	r3, r2
 80075a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80075aa:	e001      	b.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075ac:	7cfb      	ldrb	r3, [r7, #19]
 80075ae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d041      	beq.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80075c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80075c4:	d02a      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80075c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80075ca:	d824      	bhi.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80075cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80075d0:	d008      	beq.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80075d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80075d6:	d81e      	bhi.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d00a      	beq.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80075dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075e0:	d010      	beq.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80075e2:	e018      	b.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80075e4:	4b62      	ldr	r3, [pc, #392]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	4a61      	ldr	r2, [pc, #388]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80075ee:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80075f0:	e015      	b.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	3304      	adds	r3, #4
 80075f6:	2100      	movs	r1, #0
 80075f8:	4618      	mov	r0, r3
 80075fa:	f000 fa73 	bl	8007ae4 <RCCEx_PLLSAI1_Config>
 80075fe:	4603      	mov	r3, r0
 8007600:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007602:	e00c      	b.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	3320      	adds	r3, #32
 8007608:	2100      	movs	r1, #0
 800760a:	4618      	mov	r0, r3
 800760c:	f000 fb5e 	bl	8007ccc <RCCEx_PLLSAI2_Config>
 8007610:	4603      	mov	r3, r0
 8007612:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007614:	e003      	b.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	74fb      	strb	r3, [r7, #19]
      break;
 800761a:	e000      	b.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800761c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800761e:	7cfb      	ldrb	r3, [r7, #19]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d10b      	bne.n	800763c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007624:	4b52      	ldr	r3, [pc, #328]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800762a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007632:	494f      	ldr	r1, [pc, #316]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007634:	4313      	orrs	r3, r2
 8007636:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800763a:	e001      	b.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800763c:	7cfb      	ldrb	r3, [r7, #19]
 800763e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007648:	2b00      	cmp	r3, #0
 800764a:	f000 80a0 	beq.w	800778e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800764e:	2300      	movs	r3, #0
 8007650:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007652:	4b47      	ldr	r3, [pc, #284]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007656:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d101      	bne.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800765e:	2301      	movs	r3, #1
 8007660:	e000      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8007662:	2300      	movs	r3, #0
 8007664:	2b00      	cmp	r3, #0
 8007666:	d00d      	beq.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007668:	4b41      	ldr	r3, [pc, #260]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800766a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800766c:	4a40      	ldr	r2, [pc, #256]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800766e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007672:	6593      	str	r3, [r2, #88]	@ 0x58
 8007674:	4b3e      	ldr	r3, [pc, #248]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007676:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007678:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800767c:	60bb      	str	r3, [r7, #8]
 800767e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007680:	2301      	movs	r3, #1
 8007682:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007684:	4b3b      	ldr	r3, [pc, #236]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a3a      	ldr	r2, [pc, #232]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800768a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800768e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007690:	f7fc fc24 	bl	8003edc <HAL_GetTick>
 8007694:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007696:	e009      	b.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007698:	f7fc fc20 	bl	8003edc <HAL_GetTick>
 800769c:	4602      	mov	r2, r0
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	2b02      	cmp	r3, #2
 80076a4:	d902      	bls.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	74fb      	strb	r3, [r7, #19]
        break;
 80076aa:	e005      	b.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80076ac:	4b31      	ldr	r3, [pc, #196]	@ (8007774 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d0ef      	beq.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80076b8:	7cfb      	ldrb	r3, [r7, #19]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d15c      	bne.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80076be:	4b2c      	ldr	r3, [pc, #176]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076c8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d01f      	beq.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076d6:	697a      	ldr	r2, [r7, #20]
 80076d8:	429a      	cmp	r2, r3
 80076da:	d019      	beq.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80076dc:	4b24      	ldr	r3, [pc, #144]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80076e8:	4b21      	ldr	r3, [pc, #132]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076ee:	4a20      	ldr	r2, [pc, #128]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80076f8:	4b1d      	ldr	r3, [pc, #116]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80076fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076fe:	4a1c      	ldr	r2, [pc, #112]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007700:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007704:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007708:	4a19      	ldr	r2, [pc, #100]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	f003 0301 	and.w	r3, r3, #1
 8007716:	2b00      	cmp	r3, #0
 8007718:	d016      	beq.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800771a:	f7fc fbdf 	bl	8003edc <HAL_GetTick>
 800771e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007720:	e00b      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007722:	f7fc fbdb 	bl	8003edc <HAL_GetTick>
 8007726:	4602      	mov	r2, r0
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	1ad3      	subs	r3, r2, r3
 800772c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007730:	4293      	cmp	r3, r2
 8007732:	d902      	bls.n	800773a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007734:	2303      	movs	r3, #3
 8007736:	74fb      	strb	r3, [r7, #19]
            break;
 8007738:	e006      	b.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800773a:	4b0d      	ldr	r3, [pc, #52]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800773c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007740:	f003 0302 	and.w	r3, r3, #2
 8007744:	2b00      	cmp	r3, #0
 8007746:	d0ec      	beq.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007748:	7cfb      	ldrb	r3, [r7, #19]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d10c      	bne.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800774e:	4b08      	ldr	r3, [pc, #32]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007750:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007754:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800775e:	4904      	ldr	r1, [pc, #16]	@ (8007770 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007760:	4313      	orrs	r3, r2
 8007762:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007766:	e009      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007768:	7cfb      	ldrb	r3, [r7, #19]
 800776a:	74bb      	strb	r3, [r7, #18]
 800776c:	e006      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800776e:	bf00      	nop
 8007770:	40021000 	.word	0x40021000
 8007774:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007778:	7cfb      	ldrb	r3, [r7, #19]
 800777a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800777c:	7c7b      	ldrb	r3, [r7, #17]
 800777e:	2b01      	cmp	r3, #1
 8007780:	d105      	bne.n	800778e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007782:	4b9e      	ldr	r3, [pc, #632]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007786:	4a9d      	ldr	r2, [pc, #628]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007788:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800778c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f003 0301 	and.w	r3, r3, #1
 8007796:	2b00      	cmp	r3, #0
 8007798:	d00a      	beq.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800779a:	4b98      	ldr	r3, [pc, #608]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800779c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077a0:	f023 0203 	bic.w	r2, r3, #3
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a8:	4994      	ldr	r1, [pc, #592]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077aa:	4313      	orrs	r3, r2
 80077ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f003 0302 	and.w	r3, r3, #2
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d00a      	beq.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80077bc:	4b8f      	ldr	r3, [pc, #572]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077c2:	f023 020c 	bic.w	r2, r3, #12
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077ca:	498c      	ldr	r1, [pc, #560]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077cc:	4313      	orrs	r3, r2
 80077ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f003 0304 	and.w	r3, r3, #4
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d00a      	beq.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80077de:	4b87      	ldr	r3, [pc, #540]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077e4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077ec:	4983      	ldr	r1, [pc, #524]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077ee:	4313      	orrs	r3, r2
 80077f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0308 	and.w	r3, r3, #8
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d00a      	beq.n	8007816 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007800:	4b7e      	ldr	r3, [pc, #504]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007806:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800780e:	497b      	ldr	r1, [pc, #492]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007810:	4313      	orrs	r3, r2
 8007812:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f003 0310 	and.w	r3, r3, #16
 800781e:	2b00      	cmp	r3, #0
 8007820:	d00a      	beq.n	8007838 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007822:	4b76      	ldr	r3, [pc, #472]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007828:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007830:	4972      	ldr	r1, [pc, #456]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007832:	4313      	orrs	r3, r2
 8007834:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0320 	and.w	r3, r3, #32
 8007840:	2b00      	cmp	r3, #0
 8007842:	d00a      	beq.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007844:	4b6d      	ldr	r3, [pc, #436]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800784a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007852:	496a      	ldr	r1, [pc, #424]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007854:	4313      	orrs	r3, r2
 8007856:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007862:	2b00      	cmp	r3, #0
 8007864:	d00a      	beq.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007866:	4b65      	ldr	r3, [pc, #404]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007868:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800786c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007874:	4961      	ldr	r1, [pc, #388]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007876:	4313      	orrs	r3, r2
 8007878:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007884:	2b00      	cmp	r3, #0
 8007886:	d00a      	beq.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007888:	4b5c      	ldr	r3, [pc, #368]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800788a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800788e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007896:	4959      	ldr	r1, [pc, #356]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007898:	4313      	orrs	r3, r2
 800789a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d00a      	beq.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80078aa:	4b54      	ldr	r3, [pc, #336]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078b0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078b8:	4950      	ldr	r1, [pc, #320]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078ba:	4313      	orrs	r3, r2
 80078bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d00a      	beq.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80078cc:	4b4b      	ldr	r3, [pc, #300]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078d2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078da:	4948      	ldr	r1, [pc, #288]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078dc:	4313      	orrs	r3, r2
 80078de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d00a      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80078ee:	4b43      	ldr	r3, [pc, #268]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078fc:	493f      	ldr	r1, [pc, #252]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078fe:	4313      	orrs	r3, r2
 8007900:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800790c:	2b00      	cmp	r3, #0
 800790e:	d028      	beq.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007910:	4b3a      	ldr	r3, [pc, #232]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007916:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800791e:	4937      	ldr	r1, [pc, #220]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007920:	4313      	orrs	r3, r2
 8007922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800792a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800792e:	d106      	bne.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007930:	4b32      	ldr	r3, [pc, #200]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007932:	68db      	ldr	r3, [r3, #12]
 8007934:	4a31      	ldr	r2, [pc, #196]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007936:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800793a:	60d3      	str	r3, [r2, #12]
 800793c:	e011      	b.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007942:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007946:	d10c      	bne.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	3304      	adds	r3, #4
 800794c:	2101      	movs	r1, #1
 800794e:	4618      	mov	r0, r3
 8007950:	f000 f8c8 	bl	8007ae4 <RCCEx_PLLSAI1_Config>
 8007954:	4603      	mov	r3, r0
 8007956:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007958:	7cfb      	ldrb	r3, [r7, #19]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d001      	beq.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800795e:	7cfb      	ldrb	r3, [r7, #19]
 8007960:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800796a:	2b00      	cmp	r3, #0
 800796c:	d028      	beq.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800796e:	4b23      	ldr	r3, [pc, #140]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007970:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007974:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800797c:	491f      	ldr	r1, [pc, #124]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800797e:	4313      	orrs	r3, r2
 8007980:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007988:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800798c:	d106      	bne.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800798e:	4b1b      	ldr	r3, [pc, #108]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007990:	68db      	ldr	r3, [r3, #12]
 8007992:	4a1a      	ldr	r2, [pc, #104]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007994:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007998:	60d3      	str	r3, [r2, #12]
 800799a:	e011      	b.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80079a4:	d10c      	bne.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	3304      	adds	r3, #4
 80079aa:	2101      	movs	r1, #1
 80079ac:	4618      	mov	r0, r3
 80079ae:	f000 f899 	bl	8007ae4 <RCCEx_PLLSAI1_Config>
 80079b2:	4603      	mov	r3, r0
 80079b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80079b6:	7cfb      	ldrb	r3, [r7, #19]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d001      	beq.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80079bc:	7cfb      	ldrb	r3, [r7, #19]
 80079be:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d02b      	beq.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80079cc:	4b0b      	ldr	r3, [pc, #44]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80079ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079da:	4908      	ldr	r1, [pc, #32]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80079dc:	4313      	orrs	r3, r2
 80079de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079ea:	d109      	bne.n	8007a00 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80079ec:	4b03      	ldr	r3, [pc, #12]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	4a02      	ldr	r2, [pc, #8]	@ (80079fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80079f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80079f6:	60d3      	str	r3, [r2, #12]
 80079f8:	e014      	b.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80079fa:	bf00      	nop
 80079fc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007a08:	d10c      	bne.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	3304      	adds	r3, #4
 8007a0e:	2101      	movs	r1, #1
 8007a10:	4618      	mov	r0, r3
 8007a12:	f000 f867 	bl	8007ae4 <RCCEx_PLLSAI1_Config>
 8007a16:	4603      	mov	r3, r0
 8007a18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007a1a:	7cfb      	ldrb	r3, [r7, #19]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d001      	beq.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8007a20:	7cfb      	ldrb	r3, [r7, #19]
 8007a22:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d02f      	beq.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007a30:	4b2b      	ldr	r3, [pc, #172]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a36:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a3e:	4928      	ldr	r1, [pc, #160]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007a40:	4313      	orrs	r3, r2
 8007a42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a4e:	d10d      	bne.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	3304      	adds	r3, #4
 8007a54:	2102      	movs	r1, #2
 8007a56:	4618      	mov	r0, r3
 8007a58:	f000 f844 	bl	8007ae4 <RCCEx_PLLSAI1_Config>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007a60:	7cfb      	ldrb	r3, [r7, #19]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d014      	beq.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007a66:	7cfb      	ldrb	r3, [r7, #19]
 8007a68:	74bb      	strb	r3, [r7, #18]
 8007a6a:	e011      	b.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a74:	d10c      	bne.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	3320      	adds	r3, #32
 8007a7a:	2102      	movs	r1, #2
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f000 f925 	bl	8007ccc <RCCEx_PLLSAI2_Config>
 8007a82:	4603      	mov	r3, r0
 8007a84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007a86:	7cfb      	ldrb	r3, [r7, #19]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d001      	beq.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007a8c:	7cfb      	ldrb	r3, [r7, #19]
 8007a8e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d00a      	beq.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007a9c:	4b10      	ldr	r3, [pc, #64]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007aa2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007aaa:	490d      	ldr	r1, [pc, #52]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007aac:	4313      	orrs	r3, r2
 8007aae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d00b      	beq.n	8007ad6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007abe:	4b08      	ldr	r3, [pc, #32]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ac4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ace:	4904      	ldr	r1, [pc, #16]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007ad6:	7cbb      	ldrb	r3, [r7, #18]
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	3718      	adds	r7, #24
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}
 8007ae0:	40021000 	.word	0x40021000

08007ae4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007aee:	2300      	movs	r3, #0
 8007af0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007af2:	4b75      	ldr	r3, [pc, #468]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007af4:	68db      	ldr	r3, [r3, #12]
 8007af6:	f003 0303 	and.w	r3, r3, #3
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d018      	beq.n	8007b30 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007afe:	4b72      	ldr	r3, [pc, #456]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b00:	68db      	ldr	r3, [r3, #12]
 8007b02:	f003 0203 	and.w	r2, r3, #3
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d10d      	bne.n	8007b2a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
       ||
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d009      	beq.n	8007b2a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007b16:	4b6c      	ldr	r3, [pc, #432]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b18:	68db      	ldr	r3, [r3, #12]
 8007b1a:	091b      	lsrs	r3, r3, #4
 8007b1c:	f003 0307 	and.w	r3, r3, #7
 8007b20:	1c5a      	adds	r2, r3, #1
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	685b      	ldr	r3, [r3, #4]
       ||
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d047      	beq.n	8007bba <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	73fb      	strb	r3, [r7, #15]
 8007b2e:	e044      	b.n	8007bba <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	2b03      	cmp	r3, #3
 8007b36:	d018      	beq.n	8007b6a <RCCEx_PLLSAI1_Config+0x86>
 8007b38:	2b03      	cmp	r3, #3
 8007b3a:	d825      	bhi.n	8007b88 <RCCEx_PLLSAI1_Config+0xa4>
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d002      	beq.n	8007b46 <RCCEx_PLLSAI1_Config+0x62>
 8007b40:	2b02      	cmp	r3, #2
 8007b42:	d009      	beq.n	8007b58 <RCCEx_PLLSAI1_Config+0x74>
 8007b44:	e020      	b.n	8007b88 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007b46:	4b60      	ldr	r3, [pc, #384]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f003 0302 	and.w	r3, r3, #2
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d11d      	bne.n	8007b8e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007b52:	2301      	movs	r3, #1
 8007b54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007b56:	e01a      	b.n	8007b8e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007b58:	4b5b      	ldr	r3, [pc, #364]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d116      	bne.n	8007b92 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007b68:	e013      	b.n	8007b92 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007b6a:	4b57      	ldr	r3, [pc, #348]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d10f      	bne.n	8007b96 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007b76:	4b54      	ldr	r3, [pc, #336]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d109      	bne.n	8007b96 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007b82:	2301      	movs	r3, #1
 8007b84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007b86:	e006      	b.n	8007b96 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	73fb      	strb	r3, [r7, #15]
      break;
 8007b8c:	e004      	b.n	8007b98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007b8e:	bf00      	nop
 8007b90:	e002      	b.n	8007b98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007b92:	bf00      	nop
 8007b94:	e000      	b.n	8007b98 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007b96:	bf00      	nop
    }

    if(status == HAL_OK)
 8007b98:	7bfb      	ldrb	r3, [r7, #15]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d10d      	bne.n	8007bba <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007b9e:	4b4a      	ldr	r3, [pc, #296]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ba0:	68db      	ldr	r3, [r3, #12]
 8007ba2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6819      	ldr	r1, [r3, #0]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	3b01      	subs	r3, #1
 8007bb0:	011b      	lsls	r3, r3, #4
 8007bb2:	430b      	orrs	r3, r1
 8007bb4:	4944      	ldr	r1, [pc, #272]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007bba:	7bfb      	ldrb	r3, [r7, #15]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d17d      	bne.n	8007cbc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007bc0:	4b41      	ldr	r3, [pc, #260]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a40      	ldr	r2, [pc, #256]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bc6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007bca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bcc:	f7fc f986 	bl	8003edc <HAL_GetTick>
 8007bd0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007bd2:	e009      	b.n	8007be8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007bd4:	f7fc f982 	bl	8003edc <HAL_GetTick>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	1ad3      	subs	r3, r2, r3
 8007bde:	2b02      	cmp	r3, #2
 8007be0:	d902      	bls.n	8007be8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007be2:	2303      	movs	r3, #3
 8007be4:	73fb      	strb	r3, [r7, #15]
        break;
 8007be6:	e005      	b.n	8007bf4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007be8:	4b37      	ldr	r3, [pc, #220]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d1ef      	bne.n	8007bd4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007bf4:	7bfb      	ldrb	r3, [r7, #15]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d160      	bne.n	8007cbc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d111      	bne.n	8007c24 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007c00:	4b31      	ldr	r3, [pc, #196]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c02:	691b      	ldr	r3, [r3, #16]
 8007c04:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007c08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	6892      	ldr	r2, [r2, #8]
 8007c10:	0211      	lsls	r1, r2, #8
 8007c12:	687a      	ldr	r2, [r7, #4]
 8007c14:	68d2      	ldr	r2, [r2, #12]
 8007c16:	0912      	lsrs	r2, r2, #4
 8007c18:	0452      	lsls	r2, r2, #17
 8007c1a:	430a      	orrs	r2, r1
 8007c1c:	492a      	ldr	r1, [pc, #168]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	610b      	str	r3, [r1, #16]
 8007c22:	e027      	b.n	8007c74 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d112      	bne.n	8007c50 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007c2a:	4b27      	ldr	r3, [pc, #156]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c2c:	691b      	ldr	r3, [r3, #16]
 8007c2e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007c32:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	6892      	ldr	r2, [r2, #8]
 8007c3a:	0211      	lsls	r1, r2, #8
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	6912      	ldr	r2, [r2, #16]
 8007c40:	0852      	lsrs	r2, r2, #1
 8007c42:	3a01      	subs	r2, #1
 8007c44:	0552      	lsls	r2, r2, #21
 8007c46:	430a      	orrs	r2, r1
 8007c48:	491f      	ldr	r1, [pc, #124]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	610b      	str	r3, [r1, #16]
 8007c4e:	e011      	b.n	8007c74 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007c50:	4b1d      	ldr	r3, [pc, #116]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c52:	691b      	ldr	r3, [r3, #16]
 8007c54:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007c58:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	6892      	ldr	r2, [r2, #8]
 8007c60:	0211      	lsls	r1, r2, #8
 8007c62:	687a      	ldr	r2, [r7, #4]
 8007c64:	6952      	ldr	r2, [r2, #20]
 8007c66:	0852      	lsrs	r2, r2, #1
 8007c68:	3a01      	subs	r2, #1
 8007c6a:	0652      	lsls	r2, r2, #25
 8007c6c:	430a      	orrs	r2, r1
 8007c6e:	4916      	ldr	r1, [pc, #88]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c70:	4313      	orrs	r3, r2
 8007c72:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007c74:	4b14      	ldr	r3, [pc, #80]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a13      	ldr	r2, [pc, #76]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c7a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007c7e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c80:	f7fc f92c 	bl	8003edc <HAL_GetTick>
 8007c84:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007c86:	e009      	b.n	8007c9c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007c88:	f7fc f928 	bl	8003edc <HAL_GetTick>
 8007c8c:	4602      	mov	r2, r0
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	1ad3      	subs	r3, r2, r3
 8007c92:	2b02      	cmp	r3, #2
 8007c94:	d902      	bls.n	8007c9c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8007c96:	2303      	movs	r3, #3
 8007c98:	73fb      	strb	r3, [r7, #15]
          break;
 8007c9a:	e005      	b.n	8007ca8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d0ef      	beq.n	8007c88 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8007ca8:	7bfb      	ldrb	r3, [r7, #15]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d106      	bne.n	8007cbc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007cae:	4b06      	ldr	r3, [pc, #24]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007cb0:	691a      	ldr	r2, [r3, #16]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	699b      	ldr	r3, [r3, #24]
 8007cb6:	4904      	ldr	r1, [pc, #16]	@ (8007cc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3710      	adds	r7, #16
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
 8007cc6:	bf00      	nop
 8007cc8:	40021000 	.word	0x40021000

08007ccc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b084      	sub	sp, #16
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007cda:	4b6a      	ldr	r3, [pc, #424]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cdc:	68db      	ldr	r3, [r3, #12]
 8007cde:	f003 0303 	and.w	r3, r3, #3
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d018      	beq.n	8007d18 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007ce6:	4b67      	ldr	r3, [pc, #412]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ce8:	68db      	ldr	r3, [r3, #12]
 8007cea:	f003 0203 	and.w	r2, r3, #3
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d10d      	bne.n	8007d12 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
       ||
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d009      	beq.n	8007d12 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007cfe:	4b61      	ldr	r3, [pc, #388]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d00:	68db      	ldr	r3, [r3, #12]
 8007d02:	091b      	lsrs	r3, r3, #4
 8007d04:	f003 0307 	and.w	r3, r3, #7
 8007d08:	1c5a      	adds	r2, r3, #1
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	685b      	ldr	r3, [r3, #4]
       ||
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d047      	beq.n	8007da2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	73fb      	strb	r3, [r7, #15]
 8007d16:	e044      	b.n	8007da2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	2b03      	cmp	r3, #3
 8007d1e:	d018      	beq.n	8007d52 <RCCEx_PLLSAI2_Config+0x86>
 8007d20:	2b03      	cmp	r3, #3
 8007d22:	d825      	bhi.n	8007d70 <RCCEx_PLLSAI2_Config+0xa4>
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d002      	beq.n	8007d2e <RCCEx_PLLSAI2_Config+0x62>
 8007d28:	2b02      	cmp	r3, #2
 8007d2a:	d009      	beq.n	8007d40 <RCCEx_PLLSAI2_Config+0x74>
 8007d2c:	e020      	b.n	8007d70 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007d2e:	4b55      	ldr	r3, [pc, #340]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f003 0302 	and.w	r3, r3, #2
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d11d      	bne.n	8007d76 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007d3e:	e01a      	b.n	8007d76 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007d40:	4b50      	ldr	r3, [pc, #320]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d116      	bne.n	8007d7a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007d50:	e013      	b.n	8007d7a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007d52:	4b4c      	ldr	r3, [pc, #304]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d10f      	bne.n	8007d7e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007d5e:	4b49      	ldr	r3, [pc, #292]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d109      	bne.n	8007d7e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007d6e:	e006      	b.n	8007d7e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007d70:	2301      	movs	r3, #1
 8007d72:	73fb      	strb	r3, [r7, #15]
      break;
 8007d74:	e004      	b.n	8007d80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007d76:	bf00      	nop
 8007d78:	e002      	b.n	8007d80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007d7a:	bf00      	nop
 8007d7c:	e000      	b.n	8007d80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007d7e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007d80:	7bfb      	ldrb	r3, [r7, #15]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d10d      	bne.n	8007da2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007d86:	4b3f      	ldr	r3, [pc, #252]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d88:	68db      	ldr	r3, [r3, #12]
 8007d8a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6819      	ldr	r1, [r3, #0]
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	3b01      	subs	r3, #1
 8007d98:	011b      	lsls	r3, r3, #4
 8007d9a:	430b      	orrs	r3, r1
 8007d9c:	4939      	ldr	r1, [pc, #228]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007da2:	7bfb      	ldrb	r3, [r7, #15]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d167      	bne.n	8007e78 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007da8:	4b36      	ldr	r3, [pc, #216]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a35      	ldr	r2, [pc, #212]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007dae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007db2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007db4:	f7fc f892 	bl	8003edc <HAL_GetTick>
 8007db8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007dba:	e009      	b.n	8007dd0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007dbc:	f7fc f88e 	bl	8003edc <HAL_GetTick>
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	1ad3      	subs	r3, r2, r3
 8007dc6:	2b02      	cmp	r3, #2
 8007dc8:	d902      	bls.n	8007dd0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007dca:	2303      	movs	r3, #3
 8007dcc:	73fb      	strb	r3, [r7, #15]
        break;
 8007dce:	e005      	b.n	8007ddc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007dd0:	4b2c      	ldr	r3, [pc, #176]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d1ef      	bne.n	8007dbc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007ddc:	7bfb      	ldrb	r3, [r7, #15]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d14a      	bne.n	8007e78 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d111      	bne.n	8007e0c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007de8:	4b26      	ldr	r3, [pc, #152]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007dea:	695b      	ldr	r3, [r3, #20]
 8007dec:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007df0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007df4:	687a      	ldr	r2, [r7, #4]
 8007df6:	6892      	ldr	r2, [r2, #8]
 8007df8:	0211      	lsls	r1, r2, #8
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	68d2      	ldr	r2, [r2, #12]
 8007dfe:	0912      	lsrs	r2, r2, #4
 8007e00:	0452      	lsls	r2, r2, #17
 8007e02:	430a      	orrs	r2, r1
 8007e04:	491f      	ldr	r1, [pc, #124]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e06:	4313      	orrs	r3, r2
 8007e08:	614b      	str	r3, [r1, #20]
 8007e0a:	e011      	b.n	8007e30 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e0e:	695b      	ldr	r3, [r3, #20]
 8007e10:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007e14:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	6892      	ldr	r2, [r2, #8]
 8007e1c:	0211      	lsls	r1, r2, #8
 8007e1e:	687a      	ldr	r2, [r7, #4]
 8007e20:	6912      	ldr	r2, [r2, #16]
 8007e22:	0852      	lsrs	r2, r2, #1
 8007e24:	3a01      	subs	r2, #1
 8007e26:	0652      	lsls	r2, r2, #25
 8007e28:	430a      	orrs	r2, r1
 8007e2a:	4916      	ldr	r1, [pc, #88]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007e30:	4b14      	ldr	r3, [pc, #80]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a13      	ldr	r2, [pc, #76]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e3a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e3c:	f7fc f84e 	bl	8003edc <HAL_GetTick>
 8007e40:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007e42:	e009      	b.n	8007e58 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007e44:	f7fc f84a 	bl	8003edc <HAL_GetTick>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	1ad3      	subs	r3, r2, r3
 8007e4e:	2b02      	cmp	r3, #2
 8007e50:	d902      	bls.n	8007e58 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007e52:	2303      	movs	r3, #3
 8007e54:	73fb      	strb	r3, [r7, #15]
          break;
 8007e56:	e005      	b.n	8007e64 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007e58:	4b0a      	ldr	r3, [pc, #40]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d0ef      	beq.n	8007e44 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007e64:	7bfb      	ldrb	r3, [r7, #15]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d106      	bne.n	8007e78 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007e6a:	4b06      	ldr	r3, [pc, #24]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e6c:	695a      	ldr	r2, [r3, #20]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	695b      	ldr	r3, [r3, #20]
 8007e72:	4904      	ldr	r1, [pc, #16]	@ (8007e84 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007e74:	4313      	orrs	r3, r2
 8007e76:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3710      	adds	r7, #16
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	bf00      	nop
 8007e84:	40021000 	.word	0x40021000

08007e88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b082      	sub	sp, #8
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d101      	bne.n	8007e9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	e049      	b.n	8007f2e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d106      	bne.n	8007eb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f7fb fd40 	bl	8003934 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2202      	movs	r2, #2
 8007eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	3304      	adds	r3, #4
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	4610      	mov	r0, r2
 8007ec8:	f000 fb7a 	bl	80085c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2201      	movs	r2, #1
 8007ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2201      	movs	r2, #1
 8007f00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2201      	movs	r2, #1
 8007f08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2201      	movs	r2, #1
 8007f18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2201      	movs	r2, #1
 8007f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3708      	adds	r7, #8
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}

08007f36 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007f36:	b580      	push	{r7, lr}
 8007f38:	b082      	sub	sp, #8
 8007f3a:	af00      	add	r7, sp, #0
 8007f3c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d101      	bne.n	8007f48 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	e049      	b.n	8007fdc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f4e:	b2db      	uxtb	r3, r3
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d106      	bne.n	8007f62 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f000 f841 	bl	8007fe4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2202      	movs	r2, #2
 8007f66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	3304      	adds	r3, #4
 8007f72:	4619      	mov	r1, r3
 8007f74:	4610      	mov	r0, r2
 8007f76:	f000 fb23 	bl	80085c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2201      	movs	r2, #1
 8007f86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2201      	movs	r2, #1
 8007f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2201      	movs	r2, #1
 8007fae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2201      	movs	r2, #1
 8007fce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007fda:	2300      	movs	r3, #0
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3708      	adds	r7, #8
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}

08007fe4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b083      	sub	sp, #12
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007fec:	bf00      	nop
 8007fee:	370c      	adds	r7, #12
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr

08007ff8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d109      	bne.n	800801c <HAL_TIM_PWM_Start+0x24>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800800e:	b2db      	uxtb	r3, r3
 8008010:	2b01      	cmp	r3, #1
 8008012:	bf14      	ite	ne
 8008014:	2301      	movne	r3, #1
 8008016:	2300      	moveq	r3, #0
 8008018:	b2db      	uxtb	r3, r3
 800801a:	e03c      	b.n	8008096 <HAL_TIM_PWM_Start+0x9e>
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	2b04      	cmp	r3, #4
 8008020:	d109      	bne.n	8008036 <HAL_TIM_PWM_Start+0x3e>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008028:	b2db      	uxtb	r3, r3
 800802a:	2b01      	cmp	r3, #1
 800802c:	bf14      	ite	ne
 800802e:	2301      	movne	r3, #1
 8008030:	2300      	moveq	r3, #0
 8008032:	b2db      	uxtb	r3, r3
 8008034:	e02f      	b.n	8008096 <HAL_TIM_PWM_Start+0x9e>
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	2b08      	cmp	r3, #8
 800803a:	d109      	bne.n	8008050 <HAL_TIM_PWM_Start+0x58>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008042:	b2db      	uxtb	r3, r3
 8008044:	2b01      	cmp	r3, #1
 8008046:	bf14      	ite	ne
 8008048:	2301      	movne	r3, #1
 800804a:	2300      	moveq	r3, #0
 800804c:	b2db      	uxtb	r3, r3
 800804e:	e022      	b.n	8008096 <HAL_TIM_PWM_Start+0x9e>
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	2b0c      	cmp	r3, #12
 8008054:	d109      	bne.n	800806a <HAL_TIM_PWM_Start+0x72>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800805c:	b2db      	uxtb	r3, r3
 800805e:	2b01      	cmp	r3, #1
 8008060:	bf14      	ite	ne
 8008062:	2301      	movne	r3, #1
 8008064:	2300      	moveq	r3, #0
 8008066:	b2db      	uxtb	r3, r3
 8008068:	e015      	b.n	8008096 <HAL_TIM_PWM_Start+0x9e>
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	2b10      	cmp	r3, #16
 800806e:	d109      	bne.n	8008084 <HAL_TIM_PWM_Start+0x8c>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008076:	b2db      	uxtb	r3, r3
 8008078:	2b01      	cmp	r3, #1
 800807a:	bf14      	ite	ne
 800807c:	2301      	movne	r3, #1
 800807e:	2300      	moveq	r3, #0
 8008080:	b2db      	uxtb	r3, r3
 8008082:	e008      	b.n	8008096 <HAL_TIM_PWM_Start+0x9e>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800808a:	b2db      	uxtb	r3, r3
 800808c:	2b01      	cmp	r3, #1
 800808e:	bf14      	ite	ne
 8008090:	2301      	movne	r3, #1
 8008092:	2300      	moveq	r3, #0
 8008094:	b2db      	uxtb	r3, r3
 8008096:	2b00      	cmp	r3, #0
 8008098:	d001      	beq.n	800809e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e09c      	b.n	80081d8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d104      	bne.n	80080ae <HAL_TIM_PWM_Start+0xb6>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2202      	movs	r2, #2
 80080a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80080ac:	e023      	b.n	80080f6 <HAL_TIM_PWM_Start+0xfe>
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	2b04      	cmp	r3, #4
 80080b2:	d104      	bne.n	80080be <HAL_TIM_PWM_Start+0xc6>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2202      	movs	r2, #2
 80080b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80080bc:	e01b      	b.n	80080f6 <HAL_TIM_PWM_Start+0xfe>
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	2b08      	cmp	r3, #8
 80080c2:	d104      	bne.n	80080ce <HAL_TIM_PWM_Start+0xd6>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2202      	movs	r2, #2
 80080c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80080cc:	e013      	b.n	80080f6 <HAL_TIM_PWM_Start+0xfe>
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	2b0c      	cmp	r3, #12
 80080d2:	d104      	bne.n	80080de <HAL_TIM_PWM_Start+0xe6>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2202      	movs	r2, #2
 80080d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80080dc:	e00b      	b.n	80080f6 <HAL_TIM_PWM_Start+0xfe>
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	2b10      	cmp	r3, #16
 80080e2:	d104      	bne.n	80080ee <HAL_TIM_PWM_Start+0xf6>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2202      	movs	r2, #2
 80080e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80080ec:	e003      	b.n	80080f6 <HAL_TIM_PWM_Start+0xfe>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2202      	movs	r2, #2
 80080f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	2201      	movs	r2, #1
 80080fc:	6839      	ldr	r1, [r7, #0]
 80080fe:	4618      	mov	r0, r3
 8008100:	f000 fe74 	bl	8008dec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a35      	ldr	r2, [pc, #212]	@ (80081e0 <HAL_TIM_PWM_Start+0x1e8>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d013      	beq.n	8008136 <HAL_TIM_PWM_Start+0x13e>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a34      	ldr	r2, [pc, #208]	@ (80081e4 <HAL_TIM_PWM_Start+0x1ec>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d00e      	beq.n	8008136 <HAL_TIM_PWM_Start+0x13e>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a32      	ldr	r2, [pc, #200]	@ (80081e8 <HAL_TIM_PWM_Start+0x1f0>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d009      	beq.n	8008136 <HAL_TIM_PWM_Start+0x13e>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a31      	ldr	r2, [pc, #196]	@ (80081ec <HAL_TIM_PWM_Start+0x1f4>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d004      	beq.n	8008136 <HAL_TIM_PWM_Start+0x13e>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a2f      	ldr	r2, [pc, #188]	@ (80081f0 <HAL_TIM_PWM_Start+0x1f8>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d101      	bne.n	800813a <HAL_TIM_PWM_Start+0x142>
 8008136:	2301      	movs	r3, #1
 8008138:	e000      	b.n	800813c <HAL_TIM_PWM_Start+0x144>
 800813a:	2300      	movs	r3, #0
 800813c:	2b00      	cmp	r3, #0
 800813e:	d007      	beq.n	8008150 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800814e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a22      	ldr	r2, [pc, #136]	@ (80081e0 <HAL_TIM_PWM_Start+0x1e8>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d01d      	beq.n	8008196 <HAL_TIM_PWM_Start+0x19e>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008162:	d018      	beq.n	8008196 <HAL_TIM_PWM_Start+0x19e>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a22      	ldr	r2, [pc, #136]	@ (80081f4 <HAL_TIM_PWM_Start+0x1fc>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d013      	beq.n	8008196 <HAL_TIM_PWM_Start+0x19e>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a21      	ldr	r2, [pc, #132]	@ (80081f8 <HAL_TIM_PWM_Start+0x200>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d00e      	beq.n	8008196 <HAL_TIM_PWM_Start+0x19e>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a1f      	ldr	r2, [pc, #124]	@ (80081fc <HAL_TIM_PWM_Start+0x204>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d009      	beq.n	8008196 <HAL_TIM_PWM_Start+0x19e>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a17      	ldr	r2, [pc, #92]	@ (80081e4 <HAL_TIM_PWM_Start+0x1ec>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d004      	beq.n	8008196 <HAL_TIM_PWM_Start+0x19e>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a15      	ldr	r2, [pc, #84]	@ (80081e8 <HAL_TIM_PWM_Start+0x1f0>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d115      	bne.n	80081c2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	689a      	ldr	r2, [r3, #8]
 800819c:	4b18      	ldr	r3, [pc, #96]	@ (8008200 <HAL_TIM_PWM_Start+0x208>)
 800819e:	4013      	ands	r3, r2
 80081a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2b06      	cmp	r3, #6
 80081a6:	d015      	beq.n	80081d4 <HAL_TIM_PWM_Start+0x1dc>
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081ae:	d011      	beq.n	80081d4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f042 0201 	orr.w	r2, r2, #1
 80081be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081c0:	e008      	b.n	80081d4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f042 0201 	orr.w	r2, r2, #1
 80081d0:	601a      	str	r2, [r3, #0]
 80081d2:	e000      	b.n	80081d6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80081d6:	2300      	movs	r3, #0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3710      	adds	r7, #16
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}
 80081e0:	40012c00 	.word	0x40012c00
 80081e4:	40013400 	.word	0x40013400
 80081e8:	40014000 	.word	0x40014000
 80081ec:	40014400 	.word	0x40014400
 80081f0:	40014800 	.word	0x40014800
 80081f4:	40000400 	.word	0x40000400
 80081f8:	40000800 	.word	0x40000800
 80081fc:	40000c00 	.word	0x40000c00
 8008200:	00010007 	.word	0x00010007

08008204 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b086      	sub	sp, #24
 8008208:	af00      	add	r7, sp, #0
 800820a:	60f8      	str	r0, [r7, #12]
 800820c:	60b9      	str	r1, [r7, #8]
 800820e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008210:	2300      	movs	r3, #0
 8008212:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800821a:	2b01      	cmp	r3, #1
 800821c:	d101      	bne.n	8008222 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800821e:	2302      	movs	r3, #2
 8008220:	e0ff      	b.n	8008422 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2201      	movs	r2, #1
 8008226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2b14      	cmp	r3, #20
 800822e:	f200 80f0 	bhi.w	8008412 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008232:	a201      	add	r2, pc, #4	@ (adr r2, 8008238 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008238:	0800828d 	.word	0x0800828d
 800823c:	08008413 	.word	0x08008413
 8008240:	08008413 	.word	0x08008413
 8008244:	08008413 	.word	0x08008413
 8008248:	080082cd 	.word	0x080082cd
 800824c:	08008413 	.word	0x08008413
 8008250:	08008413 	.word	0x08008413
 8008254:	08008413 	.word	0x08008413
 8008258:	0800830f 	.word	0x0800830f
 800825c:	08008413 	.word	0x08008413
 8008260:	08008413 	.word	0x08008413
 8008264:	08008413 	.word	0x08008413
 8008268:	0800834f 	.word	0x0800834f
 800826c:	08008413 	.word	0x08008413
 8008270:	08008413 	.word	0x08008413
 8008274:	08008413 	.word	0x08008413
 8008278:	08008391 	.word	0x08008391
 800827c:	08008413 	.word	0x08008413
 8008280:	08008413 	.word	0x08008413
 8008284:	08008413 	.word	0x08008413
 8008288:	080083d1 	.word	0x080083d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	68b9      	ldr	r1, [r7, #8]
 8008292:	4618      	mov	r0, r3
 8008294:	f000 fa3a 	bl	800870c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	699a      	ldr	r2, [r3, #24]
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f042 0208 	orr.w	r2, r2, #8
 80082a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	699a      	ldr	r2, [r3, #24]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f022 0204 	bic.w	r2, r2, #4
 80082b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	6999      	ldr	r1, [r3, #24]
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	691a      	ldr	r2, [r3, #16]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	430a      	orrs	r2, r1
 80082c8:	619a      	str	r2, [r3, #24]
      break;
 80082ca:	e0a5      	b.n	8008418 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	68b9      	ldr	r1, [r7, #8]
 80082d2:	4618      	mov	r0, r3
 80082d4:	f000 faaa 	bl	800882c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	699a      	ldr	r2, [r3, #24]
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	699a      	ldr	r2, [r3, #24]
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	6999      	ldr	r1, [r3, #24]
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	691b      	ldr	r3, [r3, #16]
 8008302:	021a      	lsls	r2, r3, #8
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	430a      	orrs	r2, r1
 800830a:	619a      	str	r2, [r3, #24]
      break;
 800830c:	e084      	b.n	8008418 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68b9      	ldr	r1, [r7, #8]
 8008314:	4618      	mov	r0, r3
 8008316:	f000 fb13 	bl	8008940 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	69da      	ldr	r2, [r3, #28]
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f042 0208 	orr.w	r2, r2, #8
 8008328:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	69da      	ldr	r2, [r3, #28]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f022 0204 	bic.w	r2, r2, #4
 8008338:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	69d9      	ldr	r1, [r3, #28]
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	691a      	ldr	r2, [r3, #16]
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	430a      	orrs	r2, r1
 800834a:	61da      	str	r2, [r3, #28]
      break;
 800834c:	e064      	b.n	8008418 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68b9      	ldr	r1, [r7, #8]
 8008354:	4618      	mov	r0, r3
 8008356:	f000 fb7b 	bl	8008a50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	69da      	ldr	r2, [r3, #28]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008368:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	69da      	ldr	r2, [r3, #28]
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008378:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	69d9      	ldr	r1, [r3, #28]
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	691b      	ldr	r3, [r3, #16]
 8008384:	021a      	lsls	r2, r3, #8
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	430a      	orrs	r2, r1
 800838c:	61da      	str	r2, [r3, #28]
      break;
 800838e:	e043      	b.n	8008418 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	68b9      	ldr	r1, [r7, #8]
 8008396:	4618      	mov	r0, r3
 8008398:	f000 fbc4 	bl	8008b24 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f042 0208 	orr.w	r2, r2, #8
 80083aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f022 0204 	bic.w	r2, r2, #4
 80083ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	691a      	ldr	r2, [r3, #16]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	430a      	orrs	r2, r1
 80083cc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80083ce:	e023      	b.n	8008418 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	68b9      	ldr	r1, [r7, #8]
 80083d6:	4618      	mov	r0, r3
 80083d8:	f000 fc08 	bl	8008bec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80083ea:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083fa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	691b      	ldr	r3, [r3, #16]
 8008406:	021a      	lsls	r2, r3, #8
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	430a      	orrs	r2, r1
 800840e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008410:	e002      	b.n	8008418 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	75fb      	strb	r3, [r7, #23]
      break;
 8008416:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2200      	movs	r2, #0
 800841c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008420:	7dfb      	ldrb	r3, [r7, #23]
}
 8008422:	4618      	mov	r0, r3
 8008424:	3718      	adds	r7, #24
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}
 800842a:	bf00      	nop

0800842c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b084      	sub	sp, #16
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
 8008434:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008436:	2300      	movs	r3, #0
 8008438:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008440:	2b01      	cmp	r3, #1
 8008442:	d101      	bne.n	8008448 <HAL_TIM_ConfigClockSource+0x1c>
 8008444:	2302      	movs	r3, #2
 8008446:	e0b6      	b.n	80085b6 <HAL_TIM_ConfigClockSource+0x18a>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2201      	movs	r2, #1
 800844c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2202      	movs	r2, #2
 8008454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008466:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800846a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008472:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	68ba      	ldr	r2, [r7, #8]
 800847a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008484:	d03e      	beq.n	8008504 <HAL_TIM_ConfigClockSource+0xd8>
 8008486:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800848a:	f200 8087 	bhi.w	800859c <HAL_TIM_ConfigClockSource+0x170>
 800848e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008492:	f000 8086 	beq.w	80085a2 <HAL_TIM_ConfigClockSource+0x176>
 8008496:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800849a:	d87f      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x170>
 800849c:	2b70      	cmp	r3, #112	@ 0x70
 800849e:	d01a      	beq.n	80084d6 <HAL_TIM_ConfigClockSource+0xaa>
 80084a0:	2b70      	cmp	r3, #112	@ 0x70
 80084a2:	d87b      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x170>
 80084a4:	2b60      	cmp	r3, #96	@ 0x60
 80084a6:	d050      	beq.n	800854a <HAL_TIM_ConfigClockSource+0x11e>
 80084a8:	2b60      	cmp	r3, #96	@ 0x60
 80084aa:	d877      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x170>
 80084ac:	2b50      	cmp	r3, #80	@ 0x50
 80084ae:	d03c      	beq.n	800852a <HAL_TIM_ConfigClockSource+0xfe>
 80084b0:	2b50      	cmp	r3, #80	@ 0x50
 80084b2:	d873      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x170>
 80084b4:	2b40      	cmp	r3, #64	@ 0x40
 80084b6:	d058      	beq.n	800856a <HAL_TIM_ConfigClockSource+0x13e>
 80084b8:	2b40      	cmp	r3, #64	@ 0x40
 80084ba:	d86f      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x170>
 80084bc:	2b30      	cmp	r3, #48	@ 0x30
 80084be:	d064      	beq.n	800858a <HAL_TIM_ConfigClockSource+0x15e>
 80084c0:	2b30      	cmp	r3, #48	@ 0x30
 80084c2:	d86b      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x170>
 80084c4:	2b20      	cmp	r3, #32
 80084c6:	d060      	beq.n	800858a <HAL_TIM_ConfigClockSource+0x15e>
 80084c8:	2b20      	cmp	r3, #32
 80084ca:	d867      	bhi.n	800859c <HAL_TIM_ConfigClockSource+0x170>
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d05c      	beq.n	800858a <HAL_TIM_ConfigClockSource+0x15e>
 80084d0:	2b10      	cmp	r3, #16
 80084d2:	d05a      	beq.n	800858a <HAL_TIM_ConfigClockSource+0x15e>
 80084d4:	e062      	b.n	800859c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80084e6:	f000 fc61 	bl	8008dac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80084f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	68ba      	ldr	r2, [r7, #8]
 8008500:	609a      	str	r2, [r3, #8]
      break;
 8008502:	e04f      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008514:	f000 fc4a 	bl	8008dac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	689a      	ldr	r2, [r3, #8]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008526:	609a      	str	r2, [r3, #8]
      break;
 8008528:	e03c      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008536:	461a      	mov	r2, r3
 8008538:	f000 fbbe 	bl	8008cb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	2150      	movs	r1, #80	@ 0x50
 8008542:	4618      	mov	r0, r3
 8008544:	f000 fc17 	bl	8008d76 <TIM_ITRx_SetConfig>
      break;
 8008548:	e02c      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008556:	461a      	mov	r2, r3
 8008558:	f000 fbdd 	bl	8008d16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	2160      	movs	r1, #96	@ 0x60
 8008562:	4618      	mov	r0, r3
 8008564:	f000 fc07 	bl	8008d76 <TIM_ITRx_SetConfig>
      break;
 8008568:	e01c      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008576:	461a      	mov	r2, r3
 8008578:	f000 fb9e 	bl	8008cb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	2140      	movs	r1, #64	@ 0x40
 8008582:	4618      	mov	r0, r3
 8008584:	f000 fbf7 	bl	8008d76 <TIM_ITRx_SetConfig>
      break;
 8008588:	e00c      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4619      	mov	r1, r3
 8008594:	4610      	mov	r0, r2
 8008596:	f000 fbee 	bl	8008d76 <TIM_ITRx_SetConfig>
      break;
 800859a:	e003      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800859c:	2301      	movs	r3, #1
 800859e:	73fb      	strb	r3, [r7, #15]
      break;
 80085a0:	e000      	b.n	80085a4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80085a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2200      	movs	r2, #0
 80085b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80085b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3710      	adds	r7, #16
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}
	...

080085c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b085      	sub	sp, #20
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	4a46      	ldr	r2, [pc, #280]	@ (80086ec <TIM_Base_SetConfig+0x12c>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d013      	beq.n	8008600 <TIM_Base_SetConfig+0x40>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085de:	d00f      	beq.n	8008600 <TIM_Base_SetConfig+0x40>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	4a43      	ldr	r2, [pc, #268]	@ (80086f0 <TIM_Base_SetConfig+0x130>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d00b      	beq.n	8008600 <TIM_Base_SetConfig+0x40>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	4a42      	ldr	r2, [pc, #264]	@ (80086f4 <TIM_Base_SetConfig+0x134>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d007      	beq.n	8008600 <TIM_Base_SetConfig+0x40>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	4a41      	ldr	r2, [pc, #260]	@ (80086f8 <TIM_Base_SetConfig+0x138>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d003      	beq.n	8008600 <TIM_Base_SetConfig+0x40>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	4a40      	ldr	r2, [pc, #256]	@ (80086fc <TIM_Base_SetConfig+0x13c>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d108      	bne.n	8008612 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008606:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	68fa      	ldr	r2, [r7, #12]
 800860e:	4313      	orrs	r3, r2
 8008610:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	4a35      	ldr	r2, [pc, #212]	@ (80086ec <TIM_Base_SetConfig+0x12c>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d01f      	beq.n	800865a <TIM_Base_SetConfig+0x9a>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008620:	d01b      	beq.n	800865a <TIM_Base_SetConfig+0x9a>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	4a32      	ldr	r2, [pc, #200]	@ (80086f0 <TIM_Base_SetConfig+0x130>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d017      	beq.n	800865a <TIM_Base_SetConfig+0x9a>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	4a31      	ldr	r2, [pc, #196]	@ (80086f4 <TIM_Base_SetConfig+0x134>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d013      	beq.n	800865a <TIM_Base_SetConfig+0x9a>
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	4a30      	ldr	r2, [pc, #192]	@ (80086f8 <TIM_Base_SetConfig+0x138>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d00f      	beq.n	800865a <TIM_Base_SetConfig+0x9a>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	4a2f      	ldr	r2, [pc, #188]	@ (80086fc <TIM_Base_SetConfig+0x13c>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d00b      	beq.n	800865a <TIM_Base_SetConfig+0x9a>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	4a2e      	ldr	r2, [pc, #184]	@ (8008700 <TIM_Base_SetConfig+0x140>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d007      	beq.n	800865a <TIM_Base_SetConfig+0x9a>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	4a2d      	ldr	r2, [pc, #180]	@ (8008704 <TIM_Base_SetConfig+0x144>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d003      	beq.n	800865a <TIM_Base_SetConfig+0x9a>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	4a2c      	ldr	r2, [pc, #176]	@ (8008708 <TIM_Base_SetConfig+0x148>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d108      	bne.n	800866c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008660:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	68db      	ldr	r3, [r3, #12]
 8008666:	68fa      	ldr	r2, [r7, #12]
 8008668:	4313      	orrs	r3, r2
 800866a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	695b      	ldr	r3, [r3, #20]
 8008676:	4313      	orrs	r3, r2
 8008678:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	68fa      	ldr	r2, [r7, #12]
 800867e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	689a      	ldr	r2, [r3, #8]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	681a      	ldr	r2, [r3, #0]
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	4a16      	ldr	r2, [pc, #88]	@ (80086ec <TIM_Base_SetConfig+0x12c>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d00f      	beq.n	80086b8 <TIM_Base_SetConfig+0xf8>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	4a18      	ldr	r2, [pc, #96]	@ (80086fc <TIM_Base_SetConfig+0x13c>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d00b      	beq.n	80086b8 <TIM_Base_SetConfig+0xf8>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	4a17      	ldr	r2, [pc, #92]	@ (8008700 <TIM_Base_SetConfig+0x140>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d007      	beq.n	80086b8 <TIM_Base_SetConfig+0xf8>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	4a16      	ldr	r2, [pc, #88]	@ (8008704 <TIM_Base_SetConfig+0x144>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d003      	beq.n	80086b8 <TIM_Base_SetConfig+0xf8>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	4a15      	ldr	r2, [pc, #84]	@ (8008708 <TIM_Base_SetConfig+0x148>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d103      	bne.n	80086c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	691a      	ldr	r2, [r3, #16]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2201      	movs	r2, #1
 80086c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	691b      	ldr	r3, [r3, #16]
 80086ca:	f003 0301 	and.w	r3, r3, #1
 80086ce:	2b01      	cmp	r3, #1
 80086d0:	d105      	bne.n	80086de <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	691b      	ldr	r3, [r3, #16]
 80086d6:	f023 0201 	bic.w	r2, r3, #1
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	611a      	str	r2, [r3, #16]
  }
}
 80086de:	bf00      	nop
 80086e0:	3714      	adds	r7, #20
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr
 80086ea:	bf00      	nop
 80086ec:	40012c00 	.word	0x40012c00
 80086f0:	40000400 	.word	0x40000400
 80086f4:	40000800 	.word	0x40000800
 80086f8:	40000c00 	.word	0x40000c00
 80086fc:	40013400 	.word	0x40013400
 8008700:	40014000 	.word	0x40014000
 8008704:	40014400 	.word	0x40014400
 8008708:	40014800 	.word	0x40014800

0800870c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800870c:	b480      	push	{r7}
 800870e:	b087      	sub	sp, #28
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6a1b      	ldr	r3, [r3, #32]
 800871a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6a1b      	ldr	r3, [r3, #32]
 8008720:	f023 0201 	bic.w	r2, r3, #1
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	699b      	ldr	r3, [r3, #24]
 8008732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800873a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800873e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f023 0303 	bic.w	r3, r3, #3
 8008746:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	68fa      	ldr	r2, [r7, #12]
 800874e:	4313      	orrs	r3, r2
 8008750:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	f023 0302 	bic.w	r3, r3, #2
 8008758:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	697a      	ldr	r2, [r7, #20]
 8008760:	4313      	orrs	r3, r2
 8008762:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	4a2c      	ldr	r2, [pc, #176]	@ (8008818 <TIM_OC1_SetConfig+0x10c>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d00f      	beq.n	800878c <TIM_OC1_SetConfig+0x80>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	4a2b      	ldr	r2, [pc, #172]	@ (800881c <TIM_OC1_SetConfig+0x110>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d00b      	beq.n	800878c <TIM_OC1_SetConfig+0x80>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	4a2a      	ldr	r2, [pc, #168]	@ (8008820 <TIM_OC1_SetConfig+0x114>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d007      	beq.n	800878c <TIM_OC1_SetConfig+0x80>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	4a29      	ldr	r2, [pc, #164]	@ (8008824 <TIM_OC1_SetConfig+0x118>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d003      	beq.n	800878c <TIM_OC1_SetConfig+0x80>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	4a28      	ldr	r2, [pc, #160]	@ (8008828 <TIM_OC1_SetConfig+0x11c>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d10c      	bne.n	80087a6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	f023 0308 	bic.w	r3, r3, #8
 8008792:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	68db      	ldr	r3, [r3, #12]
 8008798:	697a      	ldr	r2, [r7, #20]
 800879a:	4313      	orrs	r3, r2
 800879c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	f023 0304 	bic.w	r3, r3, #4
 80087a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	4a1b      	ldr	r2, [pc, #108]	@ (8008818 <TIM_OC1_SetConfig+0x10c>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d00f      	beq.n	80087ce <TIM_OC1_SetConfig+0xc2>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	4a1a      	ldr	r2, [pc, #104]	@ (800881c <TIM_OC1_SetConfig+0x110>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d00b      	beq.n	80087ce <TIM_OC1_SetConfig+0xc2>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	4a19      	ldr	r2, [pc, #100]	@ (8008820 <TIM_OC1_SetConfig+0x114>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d007      	beq.n	80087ce <TIM_OC1_SetConfig+0xc2>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	4a18      	ldr	r2, [pc, #96]	@ (8008824 <TIM_OC1_SetConfig+0x118>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d003      	beq.n	80087ce <TIM_OC1_SetConfig+0xc2>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	4a17      	ldr	r2, [pc, #92]	@ (8008828 <TIM_OC1_SetConfig+0x11c>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d111      	bne.n	80087f2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80087dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	695b      	ldr	r3, [r3, #20]
 80087e2:	693a      	ldr	r2, [r7, #16]
 80087e4:	4313      	orrs	r3, r2
 80087e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	699b      	ldr	r3, [r3, #24]
 80087ec:	693a      	ldr	r2, [r7, #16]
 80087ee:	4313      	orrs	r3, r2
 80087f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	693a      	ldr	r2, [r7, #16]
 80087f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	68fa      	ldr	r2, [r7, #12]
 80087fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	685a      	ldr	r2, [r3, #4]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	697a      	ldr	r2, [r7, #20]
 800880a:	621a      	str	r2, [r3, #32]
}
 800880c:	bf00      	nop
 800880e:	371c      	adds	r7, #28
 8008810:	46bd      	mov	sp, r7
 8008812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008816:	4770      	bx	lr
 8008818:	40012c00 	.word	0x40012c00
 800881c:	40013400 	.word	0x40013400
 8008820:	40014000 	.word	0x40014000
 8008824:	40014400 	.word	0x40014400
 8008828:	40014800 	.word	0x40014800

0800882c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800882c:	b480      	push	{r7}
 800882e:	b087      	sub	sp, #28
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6a1b      	ldr	r3, [r3, #32]
 800883a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6a1b      	ldr	r3, [r3, #32]
 8008840:	f023 0210 	bic.w	r2, r3, #16
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	699b      	ldr	r3, [r3, #24]
 8008852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800885a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800885e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008866:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	021b      	lsls	r3, r3, #8
 800886e:	68fa      	ldr	r2, [r7, #12]
 8008870:	4313      	orrs	r3, r2
 8008872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	f023 0320 	bic.w	r3, r3, #32
 800887a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	011b      	lsls	r3, r3, #4
 8008882:	697a      	ldr	r2, [r7, #20]
 8008884:	4313      	orrs	r3, r2
 8008886:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	4a28      	ldr	r2, [pc, #160]	@ (800892c <TIM_OC2_SetConfig+0x100>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d003      	beq.n	8008898 <TIM_OC2_SetConfig+0x6c>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a27      	ldr	r2, [pc, #156]	@ (8008930 <TIM_OC2_SetConfig+0x104>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d10d      	bne.n	80088b4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800889e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	68db      	ldr	r3, [r3, #12]
 80088a4:	011b      	lsls	r3, r3, #4
 80088a6:	697a      	ldr	r2, [r7, #20]
 80088a8:	4313      	orrs	r3, r2
 80088aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80088ac:	697b      	ldr	r3, [r7, #20]
 80088ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	4a1d      	ldr	r2, [pc, #116]	@ (800892c <TIM_OC2_SetConfig+0x100>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d00f      	beq.n	80088dc <TIM_OC2_SetConfig+0xb0>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	4a1c      	ldr	r2, [pc, #112]	@ (8008930 <TIM_OC2_SetConfig+0x104>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d00b      	beq.n	80088dc <TIM_OC2_SetConfig+0xb0>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	4a1b      	ldr	r2, [pc, #108]	@ (8008934 <TIM_OC2_SetConfig+0x108>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d007      	beq.n	80088dc <TIM_OC2_SetConfig+0xb0>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	4a1a      	ldr	r2, [pc, #104]	@ (8008938 <TIM_OC2_SetConfig+0x10c>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d003      	beq.n	80088dc <TIM_OC2_SetConfig+0xb0>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	4a19      	ldr	r2, [pc, #100]	@ (800893c <TIM_OC2_SetConfig+0x110>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d113      	bne.n	8008904 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80088dc:	693b      	ldr	r3, [r7, #16]
 80088de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80088e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80088ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	695b      	ldr	r3, [r3, #20]
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	693a      	ldr	r2, [r7, #16]
 80088f4:	4313      	orrs	r3, r2
 80088f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	699b      	ldr	r3, [r3, #24]
 80088fc:	009b      	lsls	r3, r3, #2
 80088fe:	693a      	ldr	r2, [r7, #16]
 8008900:	4313      	orrs	r3, r2
 8008902:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	693a      	ldr	r2, [r7, #16]
 8008908:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	68fa      	ldr	r2, [r7, #12]
 800890e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	685a      	ldr	r2, [r3, #4]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	697a      	ldr	r2, [r7, #20]
 800891c:	621a      	str	r2, [r3, #32]
}
 800891e:	bf00      	nop
 8008920:	371c      	adds	r7, #28
 8008922:	46bd      	mov	sp, r7
 8008924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008928:	4770      	bx	lr
 800892a:	bf00      	nop
 800892c:	40012c00 	.word	0x40012c00
 8008930:	40013400 	.word	0x40013400
 8008934:	40014000 	.word	0x40014000
 8008938:	40014400 	.word	0x40014400
 800893c:	40014800 	.word	0x40014800

08008940 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008940:	b480      	push	{r7}
 8008942:	b087      	sub	sp, #28
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
 8008948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6a1b      	ldr	r3, [r3, #32]
 800894e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6a1b      	ldr	r3, [r3, #32]
 8008954:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	685b      	ldr	r3, [r3, #4]
 8008960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	69db      	ldr	r3, [r3, #28]
 8008966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800896e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008972:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	f023 0303 	bic.w	r3, r3, #3
 800897a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	68fa      	ldr	r2, [r7, #12]
 8008982:	4313      	orrs	r3, r2
 8008984:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800898c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	689b      	ldr	r3, [r3, #8]
 8008992:	021b      	lsls	r3, r3, #8
 8008994:	697a      	ldr	r2, [r7, #20]
 8008996:	4313      	orrs	r3, r2
 8008998:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	4a27      	ldr	r2, [pc, #156]	@ (8008a3c <TIM_OC3_SetConfig+0xfc>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d003      	beq.n	80089aa <TIM_OC3_SetConfig+0x6a>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	4a26      	ldr	r2, [pc, #152]	@ (8008a40 <TIM_OC3_SetConfig+0x100>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d10d      	bne.n	80089c6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80089b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	021b      	lsls	r3, r3, #8
 80089b8:	697a      	ldr	r2, [r7, #20]
 80089ba:	4313      	orrs	r3, r2
 80089bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80089c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	4a1c      	ldr	r2, [pc, #112]	@ (8008a3c <TIM_OC3_SetConfig+0xfc>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d00f      	beq.n	80089ee <TIM_OC3_SetConfig+0xae>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	4a1b      	ldr	r2, [pc, #108]	@ (8008a40 <TIM_OC3_SetConfig+0x100>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d00b      	beq.n	80089ee <TIM_OC3_SetConfig+0xae>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	4a1a      	ldr	r2, [pc, #104]	@ (8008a44 <TIM_OC3_SetConfig+0x104>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d007      	beq.n	80089ee <TIM_OC3_SetConfig+0xae>
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	4a19      	ldr	r2, [pc, #100]	@ (8008a48 <TIM_OC3_SetConfig+0x108>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d003      	beq.n	80089ee <TIM_OC3_SetConfig+0xae>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	4a18      	ldr	r2, [pc, #96]	@ (8008a4c <TIM_OC3_SetConfig+0x10c>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d113      	bne.n	8008a16 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80089f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80089fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	695b      	ldr	r3, [r3, #20]
 8008a02:	011b      	lsls	r3, r3, #4
 8008a04:	693a      	ldr	r2, [r7, #16]
 8008a06:	4313      	orrs	r3, r2
 8008a08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	699b      	ldr	r3, [r3, #24]
 8008a0e:	011b      	lsls	r3, r3, #4
 8008a10:	693a      	ldr	r2, [r7, #16]
 8008a12:	4313      	orrs	r3, r2
 8008a14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	693a      	ldr	r2, [r7, #16]
 8008a1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	68fa      	ldr	r2, [r7, #12]
 8008a20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	685a      	ldr	r2, [r3, #4]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	697a      	ldr	r2, [r7, #20]
 8008a2e:	621a      	str	r2, [r3, #32]
}
 8008a30:	bf00      	nop
 8008a32:	371c      	adds	r7, #28
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr
 8008a3c:	40012c00 	.word	0x40012c00
 8008a40:	40013400 	.word	0x40013400
 8008a44:	40014000 	.word	0x40014000
 8008a48:	40014400 	.word	0x40014400
 8008a4c:	40014800 	.word	0x40014800

08008a50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a50:	b480      	push	{r7}
 8008a52:	b087      	sub	sp, #28
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
 8008a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6a1b      	ldr	r3, [r3, #32]
 8008a5e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6a1b      	ldr	r3, [r3, #32]
 8008a64:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	685b      	ldr	r3, [r3, #4]
 8008a70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	69db      	ldr	r3, [r3, #28]
 8008a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	021b      	lsls	r3, r3, #8
 8008a92:	68fa      	ldr	r2, [r7, #12]
 8008a94:	4313      	orrs	r3, r2
 8008a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008a9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	031b      	lsls	r3, r3, #12
 8008aa6:	693a      	ldr	r2, [r7, #16]
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	4a18      	ldr	r2, [pc, #96]	@ (8008b10 <TIM_OC4_SetConfig+0xc0>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d00f      	beq.n	8008ad4 <TIM_OC4_SetConfig+0x84>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	4a17      	ldr	r2, [pc, #92]	@ (8008b14 <TIM_OC4_SetConfig+0xc4>)
 8008ab8:	4293      	cmp	r3, r2
 8008aba:	d00b      	beq.n	8008ad4 <TIM_OC4_SetConfig+0x84>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	4a16      	ldr	r2, [pc, #88]	@ (8008b18 <TIM_OC4_SetConfig+0xc8>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d007      	beq.n	8008ad4 <TIM_OC4_SetConfig+0x84>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	4a15      	ldr	r2, [pc, #84]	@ (8008b1c <TIM_OC4_SetConfig+0xcc>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d003      	beq.n	8008ad4 <TIM_OC4_SetConfig+0x84>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	4a14      	ldr	r2, [pc, #80]	@ (8008b20 <TIM_OC4_SetConfig+0xd0>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d109      	bne.n	8008ae8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008ad4:	697b      	ldr	r3, [r7, #20]
 8008ad6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008ada:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	695b      	ldr	r3, [r3, #20]
 8008ae0:	019b      	lsls	r3, r3, #6
 8008ae2:	697a      	ldr	r2, [r7, #20]
 8008ae4:	4313      	orrs	r3, r2
 8008ae6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	697a      	ldr	r2, [r7, #20]
 8008aec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	68fa      	ldr	r2, [r7, #12]
 8008af2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	685a      	ldr	r2, [r3, #4]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	693a      	ldr	r2, [r7, #16]
 8008b00:	621a      	str	r2, [r3, #32]
}
 8008b02:	bf00      	nop
 8008b04:	371c      	adds	r7, #28
 8008b06:	46bd      	mov	sp, r7
 8008b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0c:	4770      	bx	lr
 8008b0e:	bf00      	nop
 8008b10:	40012c00 	.word	0x40012c00
 8008b14:	40013400 	.word	0x40013400
 8008b18:	40014000 	.word	0x40014000
 8008b1c:	40014400 	.word	0x40014400
 8008b20:	40014800 	.word	0x40014800

08008b24 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008b24:	b480      	push	{r7}
 8008b26:	b087      	sub	sp, #28
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
 8008b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6a1b      	ldr	r3, [r3, #32]
 8008b32:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6a1b      	ldr	r3, [r3, #32]
 8008b38:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	685b      	ldr	r3, [r3, #4]
 8008b44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68fa      	ldr	r2, [r7, #12]
 8008b5e:	4313      	orrs	r3, r2
 8008b60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008b68:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	689b      	ldr	r3, [r3, #8]
 8008b6e:	041b      	lsls	r3, r3, #16
 8008b70:	693a      	ldr	r2, [r7, #16]
 8008b72:	4313      	orrs	r3, r2
 8008b74:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	4a17      	ldr	r2, [pc, #92]	@ (8008bd8 <TIM_OC5_SetConfig+0xb4>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d00f      	beq.n	8008b9e <TIM_OC5_SetConfig+0x7a>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	4a16      	ldr	r2, [pc, #88]	@ (8008bdc <TIM_OC5_SetConfig+0xb8>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d00b      	beq.n	8008b9e <TIM_OC5_SetConfig+0x7a>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	4a15      	ldr	r2, [pc, #84]	@ (8008be0 <TIM_OC5_SetConfig+0xbc>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d007      	beq.n	8008b9e <TIM_OC5_SetConfig+0x7a>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4a14      	ldr	r2, [pc, #80]	@ (8008be4 <TIM_OC5_SetConfig+0xc0>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d003      	beq.n	8008b9e <TIM_OC5_SetConfig+0x7a>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	4a13      	ldr	r2, [pc, #76]	@ (8008be8 <TIM_OC5_SetConfig+0xc4>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d109      	bne.n	8008bb2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008ba4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	695b      	ldr	r3, [r3, #20]
 8008baa:	021b      	lsls	r3, r3, #8
 8008bac:	697a      	ldr	r2, [r7, #20]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	697a      	ldr	r2, [r7, #20]
 8008bb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	68fa      	ldr	r2, [r7, #12]
 8008bbc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	685a      	ldr	r2, [r3, #4]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	693a      	ldr	r2, [r7, #16]
 8008bca:	621a      	str	r2, [r3, #32]
}
 8008bcc:	bf00      	nop
 8008bce:	371c      	adds	r7, #28
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd6:	4770      	bx	lr
 8008bd8:	40012c00 	.word	0x40012c00
 8008bdc:	40013400 	.word	0x40013400
 8008be0:	40014000 	.word	0x40014000
 8008be4:	40014400 	.word	0x40014400
 8008be8:	40014800 	.word	0x40014800

08008bec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008bec:	b480      	push	{r7}
 8008bee:	b087      	sub	sp, #28
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6a1b      	ldr	r3, [r3, #32]
 8008bfa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6a1b      	ldr	r3, [r3, #32]
 8008c00:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008c1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	021b      	lsls	r3, r3, #8
 8008c26:	68fa      	ldr	r2, [r7, #12]
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008c32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	689b      	ldr	r3, [r3, #8]
 8008c38:	051b      	lsls	r3, r3, #20
 8008c3a:	693a      	ldr	r2, [r7, #16]
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	4a18      	ldr	r2, [pc, #96]	@ (8008ca4 <TIM_OC6_SetConfig+0xb8>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d00f      	beq.n	8008c68 <TIM_OC6_SetConfig+0x7c>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	4a17      	ldr	r2, [pc, #92]	@ (8008ca8 <TIM_OC6_SetConfig+0xbc>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d00b      	beq.n	8008c68 <TIM_OC6_SetConfig+0x7c>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	4a16      	ldr	r2, [pc, #88]	@ (8008cac <TIM_OC6_SetConfig+0xc0>)
 8008c54:	4293      	cmp	r3, r2
 8008c56:	d007      	beq.n	8008c68 <TIM_OC6_SetConfig+0x7c>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	4a15      	ldr	r2, [pc, #84]	@ (8008cb0 <TIM_OC6_SetConfig+0xc4>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d003      	beq.n	8008c68 <TIM_OC6_SetConfig+0x7c>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	4a14      	ldr	r2, [pc, #80]	@ (8008cb4 <TIM_OC6_SetConfig+0xc8>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d109      	bne.n	8008c7c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008c6e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	695b      	ldr	r3, [r3, #20]
 8008c74:	029b      	lsls	r3, r3, #10
 8008c76:	697a      	ldr	r2, [r7, #20]
 8008c78:	4313      	orrs	r3, r2
 8008c7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	697a      	ldr	r2, [r7, #20]
 8008c80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	68fa      	ldr	r2, [r7, #12]
 8008c86:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	685a      	ldr	r2, [r3, #4]
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	693a      	ldr	r2, [r7, #16]
 8008c94:	621a      	str	r2, [r3, #32]
}
 8008c96:	bf00      	nop
 8008c98:	371c      	adds	r7, #28
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr
 8008ca2:	bf00      	nop
 8008ca4:	40012c00 	.word	0x40012c00
 8008ca8:	40013400 	.word	0x40013400
 8008cac:	40014000 	.word	0x40014000
 8008cb0:	40014400 	.word	0x40014400
 8008cb4:	40014800 	.word	0x40014800

08008cb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b087      	sub	sp, #28
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	60f8      	str	r0, [r7, #12]
 8008cc0:	60b9      	str	r1, [r7, #8]
 8008cc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	6a1b      	ldr	r3, [r3, #32]
 8008cc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	6a1b      	ldr	r3, [r3, #32]
 8008cce:	f023 0201 	bic.w	r2, r3, #1
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	699b      	ldr	r3, [r3, #24]
 8008cda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008ce2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	011b      	lsls	r3, r3, #4
 8008ce8:	693a      	ldr	r2, [r7, #16]
 8008cea:	4313      	orrs	r3, r2
 8008cec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	f023 030a 	bic.w	r3, r3, #10
 8008cf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008cf6:	697a      	ldr	r2, [r7, #20]
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	4313      	orrs	r3, r2
 8008cfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	693a      	ldr	r2, [r7, #16]
 8008d02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	697a      	ldr	r2, [r7, #20]
 8008d08:	621a      	str	r2, [r3, #32]
}
 8008d0a:	bf00      	nop
 8008d0c:	371c      	adds	r7, #28
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d14:	4770      	bx	lr

08008d16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d16:	b480      	push	{r7}
 8008d18:	b087      	sub	sp, #28
 8008d1a:	af00      	add	r7, sp, #0
 8008d1c:	60f8      	str	r0, [r7, #12]
 8008d1e:	60b9      	str	r1, [r7, #8]
 8008d20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	6a1b      	ldr	r3, [r3, #32]
 8008d26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	6a1b      	ldr	r3, [r3, #32]
 8008d2c:	f023 0210 	bic.w	r2, r3, #16
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	699b      	ldr	r3, [r3, #24]
 8008d38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	031b      	lsls	r3, r3, #12
 8008d46:	693a      	ldr	r2, [r7, #16]
 8008d48:	4313      	orrs	r3, r2
 8008d4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d52:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	011b      	lsls	r3, r3, #4
 8008d58:	697a      	ldr	r2, [r7, #20]
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	693a      	ldr	r2, [r7, #16]
 8008d62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	697a      	ldr	r2, [r7, #20]
 8008d68:	621a      	str	r2, [r3, #32]
}
 8008d6a:	bf00      	nop
 8008d6c:	371c      	adds	r7, #28
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr

08008d76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d76:	b480      	push	{r7}
 8008d78:	b085      	sub	sp, #20
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
 8008d7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	689b      	ldr	r3, [r3, #8]
 8008d84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008d8e:	683a      	ldr	r2, [r7, #0]
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	f043 0307 	orr.w	r3, r3, #7
 8008d98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	68fa      	ldr	r2, [r7, #12]
 8008d9e:	609a      	str	r2, [r3, #8]
}
 8008da0:	bf00      	nop
 8008da2:	3714      	adds	r7, #20
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b087      	sub	sp, #28
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	60b9      	str	r1, [r7, #8]
 8008db6:	607a      	str	r2, [r7, #4]
 8008db8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	689b      	ldr	r3, [r3, #8]
 8008dbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008dc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	021a      	lsls	r2, r3, #8
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	431a      	orrs	r2, r3
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	697a      	ldr	r2, [r7, #20]
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	697a      	ldr	r2, [r7, #20]
 8008dde:	609a      	str	r2, [r3, #8]
}
 8008de0:	bf00      	nop
 8008de2:	371c      	adds	r7, #28
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr

08008dec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b087      	sub	sp, #28
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	60f8      	str	r0, [r7, #12]
 8008df4:	60b9      	str	r1, [r7, #8]
 8008df6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	f003 031f 	and.w	r3, r3, #31
 8008dfe:	2201      	movs	r2, #1
 8008e00:	fa02 f303 	lsl.w	r3, r2, r3
 8008e04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	6a1a      	ldr	r2, [r3, #32]
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	43db      	mvns	r3, r3
 8008e0e:	401a      	ands	r2, r3
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	6a1a      	ldr	r2, [r3, #32]
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	f003 031f 	and.w	r3, r3, #31
 8008e1e:	6879      	ldr	r1, [r7, #4]
 8008e20:	fa01 f303 	lsl.w	r3, r1, r3
 8008e24:	431a      	orrs	r2, r3
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	621a      	str	r2, [r3, #32]
}
 8008e2a:	bf00      	nop
 8008e2c:	371c      	adds	r7, #28
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
	...

08008e38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b085      	sub	sp, #20
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d101      	bne.n	8008e50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e4c:	2302      	movs	r3, #2
 8008e4e:	e068      	b.n	8008f22 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2201      	movs	r2, #1
 8008e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2202      	movs	r2, #2
 8008e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	685b      	ldr	r3, [r3, #4]
 8008e66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a2e      	ldr	r2, [pc, #184]	@ (8008f30 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d004      	beq.n	8008e84 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a2d      	ldr	r2, [pc, #180]	@ (8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d108      	bne.n	8008e96 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008e8a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	68fa      	ldr	r2, [r7, #12]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e9c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	68fa      	ldr	r2, [r7, #12]
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	68fa      	ldr	r2, [r7, #12]
 8008eae:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8008f30 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d01d      	beq.n	8008ef6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ec2:	d018      	beq.n	8008ef6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4a1b      	ldr	r2, [pc, #108]	@ (8008f38 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d013      	beq.n	8008ef6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a1a      	ldr	r2, [pc, #104]	@ (8008f3c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d00e      	beq.n	8008ef6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4a18      	ldr	r2, [pc, #96]	@ (8008f40 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d009      	beq.n	8008ef6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	4a13      	ldr	r2, [pc, #76]	@ (8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008ee8:	4293      	cmp	r3, r2
 8008eea:	d004      	beq.n	8008ef6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a14      	ldr	r2, [pc, #80]	@ (8008f44 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d10c      	bne.n	8008f10 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008efc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	689b      	ldr	r3, [r3, #8]
 8008f02:	68ba      	ldr	r2, [r7, #8]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	68ba      	ldr	r2, [r7, #8]
 8008f0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2201      	movs	r2, #1
 8008f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f20:	2300      	movs	r3, #0
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3714      	adds	r7, #20
 8008f26:	46bd      	mov	sp, r7
 8008f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	40012c00 	.word	0x40012c00
 8008f34:	40013400 	.word	0x40013400
 8008f38:	40000400 	.word	0x40000400
 8008f3c:	40000800 	.word	0x40000800
 8008f40:	40000c00 	.word	0x40000c00
 8008f44:	40014000 	.word	0x40014000

08008f48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b082      	sub	sp, #8
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d101      	bne.n	8008f5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f56:	2301      	movs	r3, #1
 8008f58:	e040      	b.n	8008fdc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d106      	bne.n	8008f70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f7fa fda6 	bl	8003abc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2224      	movs	r2, #36	@ 0x24
 8008f74:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f022 0201 	bic.w	r2, r2, #1
 8008f84:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d002      	beq.n	8008f94 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 feb0 	bl	8009cf4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f000 fbf5 	bl	8009784 <UART_SetConfig>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d101      	bne.n	8008fa4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	e01b      	b.n	8008fdc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	685a      	ldr	r2, [r3, #4]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008fb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	689a      	ldr	r2, [r3, #8]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008fc2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	681a      	ldr	r2, [r3, #0]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f042 0201 	orr.w	r2, r2, #1
 8008fd2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f000 ff2f 	bl	8009e38 <UART_CheckIdleState>
 8008fda:	4603      	mov	r3, r0
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3708      	adds	r7, #8
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}

08008fe4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b08b      	sub	sp, #44	@ 0x2c
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	60f8      	str	r0, [r7, #12]
 8008fec:	60b9      	str	r1, [r7, #8]
 8008fee:	4613      	mov	r3, r2
 8008ff0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008ff6:	2b20      	cmp	r3, #32
 8008ff8:	d147      	bne.n	800908a <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d002      	beq.n	8009006 <HAL_UART_Transmit_IT+0x22>
 8009000:	88fb      	ldrh	r3, [r7, #6]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d101      	bne.n	800900a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e040      	b.n	800908c <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	68ba      	ldr	r2, [r7, #8]
 800900e:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	88fa      	ldrh	r2, [r7, #6]
 8009014:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	88fa      	ldrh	r2, [r7, #6]
 800901c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	2200      	movs	r2, #0
 8009024:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2200      	movs	r2, #0
 800902a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2221      	movs	r2, #33	@ 0x21
 8009032:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	689b      	ldr	r3, [r3, #8]
 8009038:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800903c:	d107      	bne.n	800904e <HAL_UART_Transmit_IT+0x6a>
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	691b      	ldr	r3, [r3, #16]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d103      	bne.n	800904e <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	4a13      	ldr	r2, [pc, #76]	@ (8009098 <HAL_UART_Transmit_IT+0xb4>)
 800904a:	66da      	str	r2, [r3, #108]	@ 0x6c
 800904c:	e002      	b.n	8009054 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	4a12      	ldr	r2, [pc, #72]	@ (800909c <HAL_UART_Transmit_IT+0xb8>)
 8009052:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	e853 3f00 	ldrex	r3, [r3]
 8009060:	613b      	str	r3, [r7, #16]
   return(result);
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009068:	627b      	str	r3, [r7, #36]	@ 0x24
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	461a      	mov	r2, r3
 8009070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009072:	623b      	str	r3, [r7, #32]
 8009074:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009076:	69f9      	ldr	r1, [r7, #28]
 8009078:	6a3a      	ldr	r2, [r7, #32]
 800907a:	e841 2300 	strex	r3, r2, [r1]
 800907e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009080:	69bb      	ldr	r3, [r7, #24]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d1e6      	bne.n	8009054 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8009086:	2300      	movs	r3, #0
 8009088:	e000      	b.n	800908c <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800908a:	2302      	movs	r3, #2
  }
}
 800908c:	4618      	mov	r0, r3
 800908e:	372c      	adds	r7, #44	@ 0x2c
 8009090:	46bd      	mov	sp, r7
 8009092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009096:	4770      	bx	lr
 8009098:	0800a39b 	.word	0x0800a39b
 800909c:	0800a2e5 	.word	0x0800a2e5

080090a0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b08a      	sub	sp, #40	@ 0x28
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	60f8      	str	r0, [r7, #12]
 80090a8:	60b9      	str	r1, [r7, #8]
 80090aa:	4613      	mov	r3, r2
 80090ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090b4:	2b20      	cmp	r3, #32
 80090b6:	d137      	bne.n	8009128 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d002      	beq.n	80090c4 <HAL_UART_Receive_IT+0x24>
 80090be:	88fb      	ldrh	r3, [r7, #6]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d101      	bne.n	80090c8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80090c4:	2301      	movs	r3, #1
 80090c6:	e030      	b.n	800912a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2200      	movs	r2, #0
 80090cc:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a18      	ldr	r2, [pc, #96]	@ (8009134 <HAL_UART_Receive_IT+0x94>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d01f      	beq.n	8009118 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	685b      	ldr	r3, [r3, #4]
 80090de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d018      	beq.n	8009118 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	e853 3f00 	ldrex	r3, [r3]
 80090f2:	613b      	str	r3, [r7, #16]
   return(result);
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80090fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	461a      	mov	r2, r3
 8009102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009104:	623b      	str	r3, [r7, #32]
 8009106:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009108:	69f9      	ldr	r1, [r7, #28]
 800910a:	6a3a      	ldr	r2, [r7, #32]
 800910c:	e841 2300 	strex	r3, r2, [r1]
 8009110:	61bb      	str	r3, [r7, #24]
   return(result);
 8009112:	69bb      	ldr	r3, [r7, #24]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d1e6      	bne.n	80090e6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009118:	88fb      	ldrh	r3, [r7, #6]
 800911a:	461a      	mov	r2, r3
 800911c:	68b9      	ldr	r1, [r7, #8]
 800911e:	68f8      	ldr	r0, [r7, #12]
 8009120:	f000 ffa0 	bl	800a064 <UART_Start_Receive_IT>
 8009124:	4603      	mov	r3, r0
 8009126:	e000      	b.n	800912a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009128:	2302      	movs	r3, #2
  }
}
 800912a:	4618      	mov	r0, r3
 800912c:	3728      	adds	r7, #40	@ 0x28
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}
 8009132:	bf00      	nop
 8009134:	40008000 	.word	0x40008000

08009138 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b0ba      	sub	sp, #232	@ 0xe8
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	69db      	ldr	r3, [r3, #28]
 8009146:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	689b      	ldr	r3, [r3, #8]
 800915a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800915e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009162:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009166:	4013      	ands	r3, r2
 8009168:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800916c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009170:	2b00      	cmp	r3, #0
 8009172:	d115      	bne.n	80091a0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009178:	f003 0320 	and.w	r3, r3, #32
 800917c:	2b00      	cmp	r3, #0
 800917e:	d00f      	beq.n	80091a0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009184:	f003 0320 	and.w	r3, r3, #32
 8009188:	2b00      	cmp	r3, #0
 800918a:	d009      	beq.n	80091a0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009190:	2b00      	cmp	r3, #0
 8009192:	f000 82ca 	beq.w	800972a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	4798      	blx	r3
      }
      return;
 800919e:	e2c4      	b.n	800972a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80091a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	f000 8117 	beq.w	80093d8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80091aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091ae:	f003 0301 	and.w	r3, r3, #1
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d106      	bne.n	80091c4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80091b6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80091ba:	4b85      	ldr	r3, [pc, #532]	@ (80093d0 <HAL_UART_IRQHandler+0x298>)
 80091bc:	4013      	ands	r3, r2
 80091be:	2b00      	cmp	r3, #0
 80091c0:	f000 810a 	beq.w	80093d8 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80091c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091c8:	f003 0301 	and.w	r3, r3, #1
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d011      	beq.n	80091f4 <HAL_UART_IRQHandler+0xbc>
 80091d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d00b      	beq.n	80091f4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	2201      	movs	r2, #1
 80091e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80091ea:	f043 0201 	orr.w	r2, r3, #1
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091f8:	f003 0302 	and.w	r3, r3, #2
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d011      	beq.n	8009224 <HAL_UART_IRQHandler+0xec>
 8009200:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009204:	f003 0301 	and.w	r3, r3, #1
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00b      	beq.n	8009224 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	2202      	movs	r2, #2
 8009212:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800921a:	f043 0204 	orr.w	r2, r3, #4
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009224:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009228:	f003 0304 	and.w	r3, r3, #4
 800922c:	2b00      	cmp	r3, #0
 800922e:	d011      	beq.n	8009254 <HAL_UART_IRQHandler+0x11c>
 8009230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009234:	f003 0301 	and.w	r3, r3, #1
 8009238:	2b00      	cmp	r3, #0
 800923a:	d00b      	beq.n	8009254 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	2204      	movs	r2, #4
 8009242:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800924a:	f043 0202 	orr.w	r2, r3, #2
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009254:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009258:	f003 0308 	and.w	r3, r3, #8
 800925c:	2b00      	cmp	r3, #0
 800925e:	d017      	beq.n	8009290 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009260:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009264:	f003 0320 	and.w	r3, r3, #32
 8009268:	2b00      	cmp	r3, #0
 800926a:	d105      	bne.n	8009278 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800926c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009270:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009274:	2b00      	cmp	r3, #0
 8009276:	d00b      	beq.n	8009290 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	2208      	movs	r2, #8
 800927e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009286:	f043 0208 	orr.w	r2, r3, #8
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009290:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009294:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009298:	2b00      	cmp	r3, #0
 800929a:	d012      	beq.n	80092c2 <HAL_UART_IRQHandler+0x18a>
 800929c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d00c      	beq.n	80092c2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80092b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092b8:	f043 0220 	orr.w	r2, r3, #32
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	f000 8230 	beq.w	800972e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80092ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092d2:	f003 0320 	and.w	r3, r3, #32
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d00d      	beq.n	80092f6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80092da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092de:	f003 0320 	and.w	r3, r3, #32
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d007      	beq.n	80092f6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d003      	beq.n	80092f6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092fc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	689b      	ldr	r3, [r3, #8]
 8009306:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800930a:	2b40      	cmp	r3, #64	@ 0x40
 800930c:	d005      	beq.n	800931a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800930e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009312:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009316:	2b00      	cmp	r3, #0
 8009318:	d04f      	beq.n	80093ba <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f000 ff68 	bl	800a1f0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	689b      	ldr	r3, [r3, #8]
 8009326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800932a:	2b40      	cmp	r3, #64	@ 0x40
 800932c:	d141      	bne.n	80093b2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	3308      	adds	r3, #8
 8009334:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009338:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800933c:	e853 3f00 	ldrex	r3, [r3]
 8009340:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009344:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009348:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800934c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	3308      	adds	r3, #8
 8009356:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800935a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800935e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009362:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009366:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800936a:	e841 2300 	strex	r3, r2, [r1]
 800936e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009372:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009376:	2b00      	cmp	r3, #0
 8009378:	d1d9      	bne.n	800932e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800937e:	2b00      	cmp	r3, #0
 8009380:	d013      	beq.n	80093aa <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009386:	4a13      	ldr	r2, [pc, #76]	@ (80093d4 <HAL_UART_IRQHandler+0x29c>)
 8009388:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800938e:	4618      	mov	r0, r3
 8009390:	f7fc fa33 	bl	80057fa <HAL_DMA_Abort_IT>
 8009394:	4603      	mov	r3, r0
 8009396:	2b00      	cmp	r3, #0
 8009398:	d017      	beq.n	80093ca <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800939e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093a0:	687a      	ldr	r2, [r7, #4]
 80093a2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80093a4:	4610      	mov	r0, r2
 80093a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093a8:	e00f      	b.n	80093ca <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f000 f9d4 	bl	8009758 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093b0:	e00b      	b.n	80093ca <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f000 f9d0 	bl	8009758 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093b8:	e007      	b.n	80093ca <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	f000 f9cc 	bl	8009758 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2200      	movs	r2, #0
 80093c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80093c8:	e1b1      	b.n	800972e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093ca:	bf00      	nop
    return;
 80093cc:	e1af      	b.n	800972e <HAL_UART_IRQHandler+0x5f6>
 80093ce:	bf00      	nop
 80093d0:	04000120 	.word	0x04000120
 80093d4:	0800a2b9 	.word	0x0800a2b9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093dc:	2b01      	cmp	r3, #1
 80093de:	f040 816a 	bne.w	80096b6 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80093e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093e6:	f003 0310 	and.w	r3, r3, #16
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	f000 8163 	beq.w	80096b6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80093f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093f4:	f003 0310 	and.w	r3, r3, #16
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	f000 815c 	beq.w	80096b6 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	2210      	movs	r2, #16
 8009404:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	689b      	ldr	r3, [r3, #8]
 800940c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009410:	2b40      	cmp	r3, #64	@ 0x40
 8009412:	f040 80d4 	bne.w	80095be <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	685b      	ldr	r3, [r3, #4]
 800941e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009422:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009426:	2b00      	cmp	r3, #0
 8009428:	f000 80ad 	beq.w	8009586 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009432:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009436:	429a      	cmp	r2, r3
 8009438:	f080 80a5 	bcs.w	8009586 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009442:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f003 0320 	and.w	r3, r3, #32
 8009452:	2b00      	cmp	r3, #0
 8009454:	f040 8086 	bne.w	8009564 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009460:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009464:	e853 3f00 	ldrex	r3, [r3]
 8009468:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800946c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009470:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009474:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	461a      	mov	r2, r3
 800947e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009482:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009486:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800948a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800948e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009492:	e841 2300 	strex	r3, r2, [r1]
 8009496:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800949a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d1da      	bne.n	8009458 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	3308      	adds	r3, #8
 80094a8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80094ac:	e853 3f00 	ldrex	r3, [r3]
 80094b0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80094b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80094b4:	f023 0301 	bic.w	r3, r3, #1
 80094b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	3308      	adds	r3, #8
 80094c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80094c6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80094ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094cc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80094ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80094d2:	e841 2300 	strex	r3, r2, [r1]
 80094d6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80094d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d1e1      	bne.n	80094a2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	3308      	adds	r3, #8
 80094e4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094e8:	e853 3f00 	ldrex	r3, [r3]
 80094ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80094ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	3308      	adds	r3, #8
 80094fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009502:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009504:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009506:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009508:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800950a:	e841 2300 	strex	r3, r2, [r1]
 800950e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009510:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009512:	2b00      	cmp	r3, #0
 8009514:	d1e3      	bne.n	80094de <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2220      	movs	r2, #32
 800951a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2200      	movs	r2, #0
 8009522:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800952a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800952c:	e853 3f00 	ldrex	r3, [r3]
 8009530:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009532:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009534:	f023 0310 	bic.w	r3, r3, #16
 8009538:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	461a      	mov	r2, r3
 8009542:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009546:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009548:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800954a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800954c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800954e:	e841 2300 	strex	r3, r2, [r1]
 8009552:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009554:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009556:	2b00      	cmp	r3, #0
 8009558:	d1e4      	bne.n	8009524 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800955e:	4618      	mov	r0, r3
 8009560:	f7fc f90d 	bl	800577e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2202      	movs	r2, #2
 8009568:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009576:	b29b      	uxth	r3, r3
 8009578:	1ad3      	subs	r3, r2, r3
 800957a:	b29b      	uxth	r3, r3
 800957c:	4619      	mov	r1, r3
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 f8f4 	bl	800976c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009584:	e0d5      	b.n	8009732 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800958c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009590:	429a      	cmp	r2, r3
 8009592:	f040 80ce 	bne.w	8009732 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f003 0320 	and.w	r3, r3, #32
 80095a2:	2b20      	cmp	r3, #32
 80095a4:	f040 80c5 	bne.w	8009732 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2202      	movs	r2, #2
 80095ac:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80095b4:	4619      	mov	r1, r3
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f000 f8d8 	bl	800976c <HAL_UARTEx_RxEventCallback>
      return;
 80095bc:	e0b9      	b.n	8009732 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80095ca:	b29b      	uxth	r3, r3
 80095cc:	1ad3      	subs	r3, r2, r3
 80095ce:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80095d8:	b29b      	uxth	r3, r3
 80095da:	2b00      	cmp	r3, #0
 80095dc:	f000 80ab 	beq.w	8009736 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80095e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	f000 80a6 	beq.w	8009736 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095f2:	e853 3f00 	ldrex	r3, [r3]
 80095f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	461a      	mov	r2, r3
 8009608:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800960c:	647b      	str	r3, [r7, #68]	@ 0x44
 800960e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009610:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009612:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009614:	e841 2300 	strex	r3, r2, [r1]
 8009618:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800961a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800961c:	2b00      	cmp	r3, #0
 800961e:	d1e4      	bne.n	80095ea <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	3308      	adds	r3, #8
 8009626:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800962a:	e853 3f00 	ldrex	r3, [r3]
 800962e:	623b      	str	r3, [r7, #32]
   return(result);
 8009630:	6a3b      	ldr	r3, [r7, #32]
 8009632:	f023 0301 	bic.w	r3, r3, #1
 8009636:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	3308      	adds	r3, #8
 8009640:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009644:	633a      	str	r2, [r7, #48]	@ 0x30
 8009646:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009648:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800964a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800964c:	e841 2300 	strex	r3, r2, [r1]
 8009650:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009654:	2b00      	cmp	r3, #0
 8009656:	d1e3      	bne.n	8009620 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2220      	movs	r2, #32
 800965c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2200      	movs	r2, #0
 8009664:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009672:	693b      	ldr	r3, [r7, #16]
 8009674:	e853 3f00 	ldrex	r3, [r3]
 8009678:	60fb      	str	r3, [r7, #12]
   return(result);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	f023 0310 	bic.w	r3, r3, #16
 8009680:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	461a      	mov	r2, r3
 800968a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800968e:	61fb      	str	r3, [r7, #28]
 8009690:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009692:	69b9      	ldr	r1, [r7, #24]
 8009694:	69fa      	ldr	r2, [r7, #28]
 8009696:	e841 2300 	strex	r3, r2, [r1]
 800969a:	617b      	str	r3, [r7, #20]
   return(result);
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d1e4      	bne.n	800966c <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2202      	movs	r2, #2
 80096a6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80096a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80096ac:	4619      	mov	r1, r3
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f000 f85c 	bl	800976c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80096b4:	e03f      	b.n	8009736 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80096b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d00e      	beq.n	80096e0 <HAL_UART_IRQHandler+0x5a8>
 80096c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80096c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d008      	beq.n	80096e0 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80096d6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f001 f8a5 	bl	800a828 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80096de:	e02d      	b.n	800973c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80096e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d00e      	beq.n	800970a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80096ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d008      	beq.n	800970a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d01c      	beq.n	800973a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	4798      	blx	r3
    }
    return;
 8009708:	e017      	b.n	800973a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800970a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800970e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009712:	2b00      	cmp	r3, #0
 8009714:	d012      	beq.n	800973c <HAL_UART_IRQHandler+0x604>
 8009716:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800971a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800971e:	2b00      	cmp	r3, #0
 8009720:	d00c      	beq.n	800973c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f000 fe99 	bl	800a45a <UART_EndTransmit_IT>
    return;
 8009728:	e008      	b.n	800973c <HAL_UART_IRQHandler+0x604>
      return;
 800972a:	bf00      	nop
 800972c:	e006      	b.n	800973c <HAL_UART_IRQHandler+0x604>
    return;
 800972e:	bf00      	nop
 8009730:	e004      	b.n	800973c <HAL_UART_IRQHandler+0x604>
      return;
 8009732:	bf00      	nop
 8009734:	e002      	b.n	800973c <HAL_UART_IRQHandler+0x604>
      return;
 8009736:	bf00      	nop
 8009738:	e000      	b.n	800973c <HAL_UART_IRQHandler+0x604>
    return;
 800973a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800973c:	37e8      	adds	r7, #232	@ 0xe8
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
 8009742:	bf00      	nop

08009744 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009744:	b480      	push	{r7}
 8009746:	b083      	sub	sp, #12
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800974c:	bf00      	nop
 800974e:	370c      	adds	r7, #12
 8009750:	46bd      	mov	sp, r7
 8009752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009756:	4770      	bx	lr

08009758 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009760:	bf00      	nop
 8009762:	370c      	adds	r7, #12
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr

0800976c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	460b      	mov	r3, r1
 8009776:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009778:	bf00      	nop
 800977a:	370c      	adds	r7, #12
 800977c:	46bd      	mov	sp, r7
 800977e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009782:	4770      	bx	lr

08009784 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009784:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009788:	b08a      	sub	sp, #40	@ 0x28
 800978a:	af00      	add	r7, sp, #0
 800978c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800978e:	2300      	movs	r3, #0
 8009790:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	689a      	ldr	r2, [r3, #8]
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	691b      	ldr	r3, [r3, #16]
 800979c:	431a      	orrs	r2, r3
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	695b      	ldr	r3, [r3, #20]
 80097a2:	431a      	orrs	r2, r3
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	69db      	ldr	r3, [r3, #28]
 80097a8:	4313      	orrs	r3, r2
 80097aa:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	4ba4      	ldr	r3, [pc, #656]	@ (8009a44 <UART_SetConfig+0x2c0>)
 80097b4:	4013      	ands	r3, r2
 80097b6:	68fa      	ldr	r2, [r7, #12]
 80097b8:	6812      	ldr	r2, [r2, #0]
 80097ba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80097bc:	430b      	orrs	r3, r1
 80097be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	68da      	ldr	r2, [r3, #12]
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	430a      	orrs	r2, r1
 80097d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	699b      	ldr	r3, [r3, #24]
 80097da:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4a99      	ldr	r2, [pc, #612]	@ (8009a48 <UART_SetConfig+0x2c4>)
 80097e2:	4293      	cmp	r3, r2
 80097e4:	d004      	beq.n	80097f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	6a1b      	ldr	r3, [r3, #32]
 80097ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097ec:	4313      	orrs	r3, r2
 80097ee:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	689b      	ldr	r3, [r3, #8]
 80097f6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009800:	430a      	orrs	r2, r1
 8009802:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4a90      	ldr	r2, [pc, #576]	@ (8009a4c <UART_SetConfig+0x2c8>)
 800980a:	4293      	cmp	r3, r2
 800980c:	d126      	bne.n	800985c <UART_SetConfig+0xd8>
 800980e:	4b90      	ldr	r3, [pc, #576]	@ (8009a50 <UART_SetConfig+0x2cc>)
 8009810:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009814:	f003 0303 	and.w	r3, r3, #3
 8009818:	2b03      	cmp	r3, #3
 800981a:	d81b      	bhi.n	8009854 <UART_SetConfig+0xd0>
 800981c:	a201      	add	r2, pc, #4	@ (adr r2, 8009824 <UART_SetConfig+0xa0>)
 800981e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009822:	bf00      	nop
 8009824:	08009835 	.word	0x08009835
 8009828:	08009845 	.word	0x08009845
 800982c:	0800983d 	.word	0x0800983d
 8009830:	0800984d 	.word	0x0800984d
 8009834:	2301      	movs	r3, #1
 8009836:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800983a:	e116      	b.n	8009a6a <UART_SetConfig+0x2e6>
 800983c:	2302      	movs	r3, #2
 800983e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009842:	e112      	b.n	8009a6a <UART_SetConfig+0x2e6>
 8009844:	2304      	movs	r3, #4
 8009846:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800984a:	e10e      	b.n	8009a6a <UART_SetConfig+0x2e6>
 800984c:	2308      	movs	r3, #8
 800984e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009852:	e10a      	b.n	8009a6a <UART_SetConfig+0x2e6>
 8009854:	2310      	movs	r3, #16
 8009856:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800985a:	e106      	b.n	8009a6a <UART_SetConfig+0x2e6>
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a7c      	ldr	r2, [pc, #496]	@ (8009a54 <UART_SetConfig+0x2d0>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d138      	bne.n	80098d8 <UART_SetConfig+0x154>
 8009866:	4b7a      	ldr	r3, [pc, #488]	@ (8009a50 <UART_SetConfig+0x2cc>)
 8009868:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800986c:	f003 030c 	and.w	r3, r3, #12
 8009870:	2b0c      	cmp	r3, #12
 8009872:	d82d      	bhi.n	80098d0 <UART_SetConfig+0x14c>
 8009874:	a201      	add	r2, pc, #4	@ (adr r2, 800987c <UART_SetConfig+0xf8>)
 8009876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800987a:	bf00      	nop
 800987c:	080098b1 	.word	0x080098b1
 8009880:	080098d1 	.word	0x080098d1
 8009884:	080098d1 	.word	0x080098d1
 8009888:	080098d1 	.word	0x080098d1
 800988c:	080098c1 	.word	0x080098c1
 8009890:	080098d1 	.word	0x080098d1
 8009894:	080098d1 	.word	0x080098d1
 8009898:	080098d1 	.word	0x080098d1
 800989c:	080098b9 	.word	0x080098b9
 80098a0:	080098d1 	.word	0x080098d1
 80098a4:	080098d1 	.word	0x080098d1
 80098a8:	080098d1 	.word	0x080098d1
 80098ac:	080098c9 	.word	0x080098c9
 80098b0:	2300      	movs	r3, #0
 80098b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80098b6:	e0d8      	b.n	8009a6a <UART_SetConfig+0x2e6>
 80098b8:	2302      	movs	r3, #2
 80098ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80098be:	e0d4      	b.n	8009a6a <UART_SetConfig+0x2e6>
 80098c0:	2304      	movs	r3, #4
 80098c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80098c6:	e0d0      	b.n	8009a6a <UART_SetConfig+0x2e6>
 80098c8:	2308      	movs	r3, #8
 80098ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80098ce:	e0cc      	b.n	8009a6a <UART_SetConfig+0x2e6>
 80098d0:	2310      	movs	r3, #16
 80098d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80098d6:	e0c8      	b.n	8009a6a <UART_SetConfig+0x2e6>
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a5e      	ldr	r2, [pc, #376]	@ (8009a58 <UART_SetConfig+0x2d4>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d125      	bne.n	800992e <UART_SetConfig+0x1aa>
 80098e2:	4b5b      	ldr	r3, [pc, #364]	@ (8009a50 <UART_SetConfig+0x2cc>)
 80098e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80098ec:	2b30      	cmp	r3, #48	@ 0x30
 80098ee:	d016      	beq.n	800991e <UART_SetConfig+0x19a>
 80098f0:	2b30      	cmp	r3, #48	@ 0x30
 80098f2:	d818      	bhi.n	8009926 <UART_SetConfig+0x1a2>
 80098f4:	2b20      	cmp	r3, #32
 80098f6:	d00a      	beq.n	800990e <UART_SetConfig+0x18a>
 80098f8:	2b20      	cmp	r3, #32
 80098fa:	d814      	bhi.n	8009926 <UART_SetConfig+0x1a2>
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d002      	beq.n	8009906 <UART_SetConfig+0x182>
 8009900:	2b10      	cmp	r3, #16
 8009902:	d008      	beq.n	8009916 <UART_SetConfig+0x192>
 8009904:	e00f      	b.n	8009926 <UART_SetConfig+0x1a2>
 8009906:	2300      	movs	r3, #0
 8009908:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800990c:	e0ad      	b.n	8009a6a <UART_SetConfig+0x2e6>
 800990e:	2302      	movs	r3, #2
 8009910:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009914:	e0a9      	b.n	8009a6a <UART_SetConfig+0x2e6>
 8009916:	2304      	movs	r3, #4
 8009918:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800991c:	e0a5      	b.n	8009a6a <UART_SetConfig+0x2e6>
 800991e:	2308      	movs	r3, #8
 8009920:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009924:	e0a1      	b.n	8009a6a <UART_SetConfig+0x2e6>
 8009926:	2310      	movs	r3, #16
 8009928:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800992c:	e09d      	b.n	8009a6a <UART_SetConfig+0x2e6>
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4a4a      	ldr	r2, [pc, #296]	@ (8009a5c <UART_SetConfig+0x2d8>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d125      	bne.n	8009984 <UART_SetConfig+0x200>
 8009938:	4b45      	ldr	r3, [pc, #276]	@ (8009a50 <UART_SetConfig+0x2cc>)
 800993a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800993e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009942:	2bc0      	cmp	r3, #192	@ 0xc0
 8009944:	d016      	beq.n	8009974 <UART_SetConfig+0x1f0>
 8009946:	2bc0      	cmp	r3, #192	@ 0xc0
 8009948:	d818      	bhi.n	800997c <UART_SetConfig+0x1f8>
 800994a:	2b80      	cmp	r3, #128	@ 0x80
 800994c:	d00a      	beq.n	8009964 <UART_SetConfig+0x1e0>
 800994e:	2b80      	cmp	r3, #128	@ 0x80
 8009950:	d814      	bhi.n	800997c <UART_SetConfig+0x1f8>
 8009952:	2b00      	cmp	r3, #0
 8009954:	d002      	beq.n	800995c <UART_SetConfig+0x1d8>
 8009956:	2b40      	cmp	r3, #64	@ 0x40
 8009958:	d008      	beq.n	800996c <UART_SetConfig+0x1e8>
 800995a:	e00f      	b.n	800997c <UART_SetConfig+0x1f8>
 800995c:	2300      	movs	r3, #0
 800995e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009962:	e082      	b.n	8009a6a <UART_SetConfig+0x2e6>
 8009964:	2302      	movs	r3, #2
 8009966:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800996a:	e07e      	b.n	8009a6a <UART_SetConfig+0x2e6>
 800996c:	2304      	movs	r3, #4
 800996e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009972:	e07a      	b.n	8009a6a <UART_SetConfig+0x2e6>
 8009974:	2308      	movs	r3, #8
 8009976:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800997a:	e076      	b.n	8009a6a <UART_SetConfig+0x2e6>
 800997c:	2310      	movs	r3, #16
 800997e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009982:	e072      	b.n	8009a6a <UART_SetConfig+0x2e6>
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	4a35      	ldr	r2, [pc, #212]	@ (8009a60 <UART_SetConfig+0x2dc>)
 800998a:	4293      	cmp	r3, r2
 800998c:	d12a      	bne.n	80099e4 <UART_SetConfig+0x260>
 800998e:	4b30      	ldr	r3, [pc, #192]	@ (8009a50 <UART_SetConfig+0x2cc>)
 8009990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009994:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009998:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800999c:	d01a      	beq.n	80099d4 <UART_SetConfig+0x250>
 800999e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80099a2:	d81b      	bhi.n	80099dc <UART_SetConfig+0x258>
 80099a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099a8:	d00c      	beq.n	80099c4 <UART_SetConfig+0x240>
 80099aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099ae:	d815      	bhi.n	80099dc <UART_SetConfig+0x258>
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d003      	beq.n	80099bc <UART_SetConfig+0x238>
 80099b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099b8:	d008      	beq.n	80099cc <UART_SetConfig+0x248>
 80099ba:	e00f      	b.n	80099dc <UART_SetConfig+0x258>
 80099bc:	2300      	movs	r3, #0
 80099be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099c2:	e052      	b.n	8009a6a <UART_SetConfig+0x2e6>
 80099c4:	2302      	movs	r3, #2
 80099c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099ca:	e04e      	b.n	8009a6a <UART_SetConfig+0x2e6>
 80099cc:	2304      	movs	r3, #4
 80099ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099d2:	e04a      	b.n	8009a6a <UART_SetConfig+0x2e6>
 80099d4:	2308      	movs	r3, #8
 80099d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099da:	e046      	b.n	8009a6a <UART_SetConfig+0x2e6>
 80099dc:	2310      	movs	r3, #16
 80099de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099e2:	e042      	b.n	8009a6a <UART_SetConfig+0x2e6>
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	4a17      	ldr	r2, [pc, #92]	@ (8009a48 <UART_SetConfig+0x2c4>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d13a      	bne.n	8009a64 <UART_SetConfig+0x2e0>
 80099ee:	4b18      	ldr	r3, [pc, #96]	@ (8009a50 <UART_SetConfig+0x2cc>)
 80099f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80099f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80099fc:	d01a      	beq.n	8009a34 <UART_SetConfig+0x2b0>
 80099fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009a02:	d81b      	bhi.n	8009a3c <UART_SetConfig+0x2b8>
 8009a04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a08:	d00c      	beq.n	8009a24 <UART_SetConfig+0x2a0>
 8009a0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a0e:	d815      	bhi.n	8009a3c <UART_SetConfig+0x2b8>
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d003      	beq.n	8009a1c <UART_SetConfig+0x298>
 8009a14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a18:	d008      	beq.n	8009a2c <UART_SetConfig+0x2a8>
 8009a1a:	e00f      	b.n	8009a3c <UART_SetConfig+0x2b8>
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a22:	e022      	b.n	8009a6a <UART_SetConfig+0x2e6>
 8009a24:	2302      	movs	r3, #2
 8009a26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a2a:	e01e      	b.n	8009a6a <UART_SetConfig+0x2e6>
 8009a2c:	2304      	movs	r3, #4
 8009a2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a32:	e01a      	b.n	8009a6a <UART_SetConfig+0x2e6>
 8009a34:	2308      	movs	r3, #8
 8009a36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a3a:	e016      	b.n	8009a6a <UART_SetConfig+0x2e6>
 8009a3c:	2310      	movs	r3, #16
 8009a3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a42:	e012      	b.n	8009a6a <UART_SetConfig+0x2e6>
 8009a44:	efff69f3 	.word	0xefff69f3
 8009a48:	40008000 	.word	0x40008000
 8009a4c:	40013800 	.word	0x40013800
 8009a50:	40021000 	.word	0x40021000
 8009a54:	40004400 	.word	0x40004400
 8009a58:	40004800 	.word	0x40004800
 8009a5c:	40004c00 	.word	0x40004c00
 8009a60:	40005000 	.word	0x40005000
 8009a64:	2310      	movs	r3, #16
 8009a66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	4a9f      	ldr	r2, [pc, #636]	@ (8009cec <UART_SetConfig+0x568>)
 8009a70:	4293      	cmp	r3, r2
 8009a72:	d17a      	bne.n	8009b6a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009a74:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009a78:	2b08      	cmp	r3, #8
 8009a7a:	d824      	bhi.n	8009ac6 <UART_SetConfig+0x342>
 8009a7c:	a201      	add	r2, pc, #4	@ (adr r2, 8009a84 <UART_SetConfig+0x300>)
 8009a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a82:	bf00      	nop
 8009a84:	08009aa9 	.word	0x08009aa9
 8009a88:	08009ac7 	.word	0x08009ac7
 8009a8c:	08009ab1 	.word	0x08009ab1
 8009a90:	08009ac7 	.word	0x08009ac7
 8009a94:	08009ab7 	.word	0x08009ab7
 8009a98:	08009ac7 	.word	0x08009ac7
 8009a9c:	08009ac7 	.word	0x08009ac7
 8009aa0:	08009ac7 	.word	0x08009ac7
 8009aa4:	08009abf 	.word	0x08009abf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009aa8:	f7fd fca6 	bl	80073f8 <HAL_RCC_GetPCLK1Freq>
 8009aac:	61f8      	str	r0, [r7, #28]
        break;
 8009aae:	e010      	b.n	8009ad2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ab0:	4b8f      	ldr	r3, [pc, #572]	@ (8009cf0 <UART_SetConfig+0x56c>)
 8009ab2:	61fb      	str	r3, [r7, #28]
        break;
 8009ab4:	e00d      	b.n	8009ad2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009ab6:	f7fd fc07 	bl	80072c8 <HAL_RCC_GetSysClockFreq>
 8009aba:	61f8      	str	r0, [r7, #28]
        break;
 8009abc:	e009      	b.n	8009ad2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009abe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ac2:	61fb      	str	r3, [r7, #28]
        break;
 8009ac4:	e005      	b.n	8009ad2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009aca:	2301      	movs	r3, #1
 8009acc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009ad0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009ad2:	69fb      	ldr	r3, [r7, #28]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	f000 80fb 	beq.w	8009cd0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	685a      	ldr	r2, [r3, #4]
 8009ade:	4613      	mov	r3, r2
 8009ae0:	005b      	lsls	r3, r3, #1
 8009ae2:	4413      	add	r3, r2
 8009ae4:	69fa      	ldr	r2, [r7, #28]
 8009ae6:	429a      	cmp	r2, r3
 8009ae8:	d305      	bcc.n	8009af6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	685b      	ldr	r3, [r3, #4]
 8009aee:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009af0:	69fa      	ldr	r2, [r7, #28]
 8009af2:	429a      	cmp	r2, r3
 8009af4:	d903      	bls.n	8009afe <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8009af6:	2301      	movs	r3, #1
 8009af8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009afc:	e0e8      	b.n	8009cd0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009afe:	69fb      	ldr	r3, [r7, #28]
 8009b00:	2200      	movs	r2, #0
 8009b02:	461c      	mov	r4, r3
 8009b04:	4615      	mov	r5, r2
 8009b06:	f04f 0200 	mov.w	r2, #0
 8009b0a:	f04f 0300 	mov.w	r3, #0
 8009b0e:	022b      	lsls	r3, r5, #8
 8009b10:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009b14:	0222      	lsls	r2, r4, #8
 8009b16:	68f9      	ldr	r1, [r7, #12]
 8009b18:	6849      	ldr	r1, [r1, #4]
 8009b1a:	0849      	lsrs	r1, r1, #1
 8009b1c:	2000      	movs	r0, #0
 8009b1e:	4688      	mov	r8, r1
 8009b20:	4681      	mov	r9, r0
 8009b22:	eb12 0a08 	adds.w	sl, r2, r8
 8009b26:	eb43 0b09 	adc.w	fp, r3, r9
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	685b      	ldr	r3, [r3, #4]
 8009b2e:	2200      	movs	r2, #0
 8009b30:	603b      	str	r3, [r7, #0]
 8009b32:	607a      	str	r2, [r7, #4]
 8009b34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b38:	4650      	mov	r0, sl
 8009b3a:	4659      	mov	r1, fp
 8009b3c:	f7f7 f8b4 	bl	8000ca8 <__aeabi_uldivmod>
 8009b40:	4602      	mov	r2, r0
 8009b42:	460b      	mov	r3, r1
 8009b44:	4613      	mov	r3, r2
 8009b46:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009b48:	69bb      	ldr	r3, [r7, #24]
 8009b4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b4e:	d308      	bcc.n	8009b62 <UART_SetConfig+0x3de>
 8009b50:	69bb      	ldr	r3, [r7, #24]
 8009b52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b56:	d204      	bcs.n	8009b62 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	69ba      	ldr	r2, [r7, #24]
 8009b5e:	60da      	str	r2, [r3, #12]
 8009b60:	e0b6      	b.n	8009cd0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8009b62:	2301      	movs	r3, #1
 8009b64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009b68:	e0b2      	b.n	8009cd0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	69db      	ldr	r3, [r3, #28]
 8009b6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b72:	d15e      	bne.n	8009c32 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009b74:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009b78:	2b08      	cmp	r3, #8
 8009b7a:	d828      	bhi.n	8009bce <UART_SetConfig+0x44a>
 8009b7c:	a201      	add	r2, pc, #4	@ (adr r2, 8009b84 <UART_SetConfig+0x400>)
 8009b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b82:	bf00      	nop
 8009b84:	08009ba9 	.word	0x08009ba9
 8009b88:	08009bb1 	.word	0x08009bb1
 8009b8c:	08009bb9 	.word	0x08009bb9
 8009b90:	08009bcf 	.word	0x08009bcf
 8009b94:	08009bbf 	.word	0x08009bbf
 8009b98:	08009bcf 	.word	0x08009bcf
 8009b9c:	08009bcf 	.word	0x08009bcf
 8009ba0:	08009bcf 	.word	0x08009bcf
 8009ba4:	08009bc7 	.word	0x08009bc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ba8:	f7fd fc26 	bl	80073f8 <HAL_RCC_GetPCLK1Freq>
 8009bac:	61f8      	str	r0, [r7, #28]
        break;
 8009bae:	e014      	b.n	8009bda <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009bb0:	f7fd fc38 	bl	8007424 <HAL_RCC_GetPCLK2Freq>
 8009bb4:	61f8      	str	r0, [r7, #28]
        break;
 8009bb6:	e010      	b.n	8009bda <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009bb8:	4b4d      	ldr	r3, [pc, #308]	@ (8009cf0 <UART_SetConfig+0x56c>)
 8009bba:	61fb      	str	r3, [r7, #28]
        break;
 8009bbc:	e00d      	b.n	8009bda <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bbe:	f7fd fb83 	bl	80072c8 <HAL_RCC_GetSysClockFreq>
 8009bc2:	61f8      	str	r0, [r7, #28]
        break;
 8009bc4:	e009      	b.n	8009bda <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009bca:	61fb      	str	r3, [r7, #28]
        break;
 8009bcc:	e005      	b.n	8009bda <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009bd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009bda:	69fb      	ldr	r3, [r7, #28]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d077      	beq.n	8009cd0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009be0:	69fb      	ldr	r3, [r7, #28]
 8009be2:	005a      	lsls	r2, r3, #1
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	685b      	ldr	r3, [r3, #4]
 8009be8:	085b      	lsrs	r3, r3, #1
 8009bea:	441a      	add	r2, r3
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bf4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009bf6:	69bb      	ldr	r3, [r7, #24]
 8009bf8:	2b0f      	cmp	r3, #15
 8009bfa:	d916      	bls.n	8009c2a <UART_SetConfig+0x4a6>
 8009bfc:	69bb      	ldr	r3, [r7, #24]
 8009bfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c02:	d212      	bcs.n	8009c2a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009c04:	69bb      	ldr	r3, [r7, #24]
 8009c06:	b29b      	uxth	r3, r3
 8009c08:	f023 030f 	bic.w	r3, r3, #15
 8009c0c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009c0e:	69bb      	ldr	r3, [r7, #24]
 8009c10:	085b      	lsrs	r3, r3, #1
 8009c12:	b29b      	uxth	r3, r3
 8009c14:	f003 0307 	and.w	r3, r3, #7
 8009c18:	b29a      	uxth	r2, r3
 8009c1a:	8afb      	ldrh	r3, [r7, #22]
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	8afa      	ldrh	r2, [r7, #22]
 8009c26:	60da      	str	r2, [r3, #12]
 8009c28:	e052      	b.n	8009cd0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009c30:	e04e      	b.n	8009cd0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009c32:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009c36:	2b08      	cmp	r3, #8
 8009c38:	d827      	bhi.n	8009c8a <UART_SetConfig+0x506>
 8009c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8009c40 <UART_SetConfig+0x4bc>)
 8009c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c40:	08009c65 	.word	0x08009c65
 8009c44:	08009c6d 	.word	0x08009c6d
 8009c48:	08009c75 	.word	0x08009c75
 8009c4c:	08009c8b 	.word	0x08009c8b
 8009c50:	08009c7b 	.word	0x08009c7b
 8009c54:	08009c8b 	.word	0x08009c8b
 8009c58:	08009c8b 	.word	0x08009c8b
 8009c5c:	08009c8b 	.word	0x08009c8b
 8009c60:	08009c83 	.word	0x08009c83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c64:	f7fd fbc8 	bl	80073f8 <HAL_RCC_GetPCLK1Freq>
 8009c68:	61f8      	str	r0, [r7, #28]
        break;
 8009c6a:	e014      	b.n	8009c96 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c6c:	f7fd fbda 	bl	8007424 <HAL_RCC_GetPCLK2Freq>
 8009c70:	61f8      	str	r0, [r7, #28]
        break;
 8009c72:	e010      	b.n	8009c96 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c74:	4b1e      	ldr	r3, [pc, #120]	@ (8009cf0 <UART_SetConfig+0x56c>)
 8009c76:	61fb      	str	r3, [r7, #28]
        break;
 8009c78:	e00d      	b.n	8009c96 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c7a:	f7fd fb25 	bl	80072c8 <HAL_RCC_GetSysClockFreq>
 8009c7e:	61f8      	str	r0, [r7, #28]
        break;
 8009c80:	e009      	b.n	8009c96 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c86:	61fb      	str	r3, [r7, #28]
        break;
 8009c88:	e005      	b.n	8009c96 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009c94:	bf00      	nop
    }

    if (pclk != 0U)
 8009c96:	69fb      	ldr	r3, [r7, #28]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d019      	beq.n	8009cd0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	685b      	ldr	r3, [r3, #4]
 8009ca0:	085a      	lsrs	r2, r3, #1
 8009ca2:	69fb      	ldr	r3, [r7, #28]
 8009ca4:	441a      	add	r2, r3
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	685b      	ldr	r3, [r3, #4]
 8009caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cae:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009cb0:	69bb      	ldr	r3, [r7, #24]
 8009cb2:	2b0f      	cmp	r3, #15
 8009cb4:	d909      	bls.n	8009cca <UART_SetConfig+0x546>
 8009cb6:	69bb      	ldr	r3, [r7, #24]
 8009cb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009cbc:	d205      	bcs.n	8009cca <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009cbe:	69bb      	ldr	r3, [r7, #24]
 8009cc0:	b29a      	uxth	r2, r3
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	60da      	str	r2, [r3, #12]
 8009cc8:	e002      	b.n	8009cd0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009cdc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	3728      	adds	r7, #40	@ 0x28
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009cea:	bf00      	nop
 8009cec:	40008000 	.word	0x40008000
 8009cf0:	00f42400 	.word	0x00f42400

08009cf4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b083      	sub	sp, #12
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d00:	f003 0308 	and.w	r3, r3, #8
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d00a      	beq.n	8009d1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	685b      	ldr	r3, [r3, #4]
 8009d0e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	430a      	orrs	r2, r1
 8009d1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d22:	f003 0301 	and.w	r3, r3, #1
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d00a      	beq.n	8009d40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	685b      	ldr	r3, [r3, #4]
 8009d30:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	430a      	orrs	r2, r1
 8009d3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d44:	f003 0302 	and.w	r3, r3, #2
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d00a      	beq.n	8009d62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	685b      	ldr	r3, [r3, #4]
 8009d52:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	430a      	orrs	r2, r1
 8009d60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d66:	f003 0304 	and.w	r3, r3, #4
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d00a      	beq.n	8009d84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	685b      	ldr	r3, [r3, #4]
 8009d74:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	430a      	orrs	r2, r1
 8009d82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d88:	f003 0310 	and.w	r3, r3, #16
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d00a      	beq.n	8009da6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	689b      	ldr	r3, [r3, #8]
 8009d96:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	430a      	orrs	r2, r1
 8009da4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009daa:	f003 0320 	and.w	r3, r3, #32
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d00a      	beq.n	8009dc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	689b      	ldr	r3, [r3, #8]
 8009db8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	430a      	orrs	r2, r1
 8009dc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d01a      	beq.n	8009e0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	685b      	ldr	r3, [r3, #4]
 8009dda:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	430a      	orrs	r2, r1
 8009de8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009df2:	d10a      	bne.n	8009e0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	685b      	ldr	r3, [r3, #4]
 8009dfa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	430a      	orrs	r2, r1
 8009e08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d00a      	beq.n	8009e2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	685b      	ldr	r3, [r3, #4]
 8009e1c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	430a      	orrs	r2, r1
 8009e2a:	605a      	str	r2, [r3, #4]
  }
}
 8009e2c:	bf00      	nop
 8009e2e:	370c      	adds	r7, #12
 8009e30:	46bd      	mov	sp, r7
 8009e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e36:	4770      	bx	lr

08009e38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b098      	sub	sp, #96	@ 0x60
 8009e3c:	af02      	add	r7, sp, #8
 8009e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2200      	movs	r2, #0
 8009e44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009e48:	f7fa f848 	bl	8003edc <HAL_GetTick>
 8009e4c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f003 0308 	and.w	r3, r3, #8
 8009e58:	2b08      	cmp	r3, #8
 8009e5a:	d12e      	bne.n	8009eba <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e60:	9300      	str	r3, [sp, #0]
 8009e62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e64:	2200      	movs	r2, #0
 8009e66:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f000 f88c 	bl	8009f88 <UART_WaitOnFlagUntilTimeout>
 8009e70:	4603      	mov	r3, r0
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d021      	beq.n	8009eba <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e7e:	e853 3f00 	ldrex	r3, [r3]
 8009e82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	461a      	mov	r2, r3
 8009e92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e94:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e9c:	e841 2300 	strex	r3, r2, [r1]
 8009ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009ea2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d1e6      	bne.n	8009e76 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2220      	movs	r2, #32
 8009eac:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009eb6:	2303      	movs	r3, #3
 8009eb8:	e062      	b.n	8009f80 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f003 0304 	and.w	r3, r3, #4
 8009ec4:	2b04      	cmp	r3, #4
 8009ec6:	d149      	bne.n	8009f5c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ec8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009ecc:	9300      	str	r3, [sp, #0]
 8009ece:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f000 f856 	bl	8009f88 <UART_WaitOnFlagUntilTimeout>
 8009edc:	4603      	mov	r3, r0
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d03c      	beq.n	8009f5c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eea:	e853 3f00 	ldrex	r3, [r3]
 8009eee:	623b      	str	r3, [r7, #32]
   return(result);
 8009ef0:	6a3b      	ldr	r3, [r7, #32]
 8009ef2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	461a      	mov	r2, r3
 8009efe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f00:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f02:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f08:	e841 2300 	strex	r3, r2, [r1]
 8009f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d1e6      	bne.n	8009ee2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	3308      	adds	r3, #8
 8009f1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	e853 3f00 	ldrex	r3, [r3]
 8009f22:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	f023 0301 	bic.w	r3, r3, #1
 8009f2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	3308      	adds	r3, #8
 8009f32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f34:	61fa      	str	r2, [r7, #28]
 8009f36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f38:	69b9      	ldr	r1, [r7, #24]
 8009f3a:	69fa      	ldr	r2, [r7, #28]
 8009f3c:	e841 2300 	strex	r3, r2, [r1]
 8009f40:	617b      	str	r3, [r7, #20]
   return(result);
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d1e5      	bne.n	8009f14 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2220      	movs	r2, #32
 8009f4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2200      	movs	r2, #0
 8009f54:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f58:	2303      	movs	r3, #3
 8009f5a:	e011      	b.n	8009f80 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2220      	movs	r2, #32
 8009f60:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2220      	movs	r2, #32
 8009f66:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2200      	movs	r2, #0
 8009f74:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2200      	movs	r2, #0
 8009f7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009f7e:	2300      	movs	r3, #0
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3758      	adds	r7, #88	@ 0x58
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}

08009f88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b084      	sub	sp, #16
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	60f8      	str	r0, [r7, #12]
 8009f90:	60b9      	str	r1, [r7, #8]
 8009f92:	603b      	str	r3, [r7, #0]
 8009f94:	4613      	mov	r3, r2
 8009f96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f98:	e04f      	b.n	800a03a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f9a:	69bb      	ldr	r3, [r7, #24]
 8009f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fa0:	d04b      	beq.n	800a03a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009fa2:	f7f9 ff9b 	bl	8003edc <HAL_GetTick>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	1ad3      	subs	r3, r2, r3
 8009fac:	69ba      	ldr	r2, [r7, #24]
 8009fae:	429a      	cmp	r2, r3
 8009fb0:	d302      	bcc.n	8009fb8 <UART_WaitOnFlagUntilTimeout+0x30>
 8009fb2:	69bb      	ldr	r3, [r7, #24]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d101      	bne.n	8009fbc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009fb8:	2303      	movs	r3, #3
 8009fba:	e04e      	b.n	800a05a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f003 0304 	and.w	r3, r3, #4
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d037      	beq.n	800a03a <UART_WaitOnFlagUntilTimeout+0xb2>
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	2b80      	cmp	r3, #128	@ 0x80
 8009fce:	d034      	beq.n	800a03a <UART_WaitOnFlagUntilTimeout+0xb2>
 8009fd0:	68bb      	ldr	r3, [r7, #8]
 8009fd2:	2b40      	cmp	r3, #64	@ 0x40
 8009fd4:	d031      	beq.n	800a03a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	69db      	ldr	r3, [r3, #28]
 8009fdc:	f003 0308 	and.w	r3, r3, #8
 8009fe0:	2b08      	cmp	r3, #8
 8009fe2:	d110      	bne.n	800a006 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	2208      	movs	r2, #8
 8009fea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009fec:	68f8      	ldr	r0, [r7, #12]
 8009fee:	f000 f8ff 	bl	800a1f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	2208      	movs	r2, #8
 8009ff6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a002:	2301      	movs	r3, #1
 800a004:	e029      	b.n	800a05a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	69db      	ldr	r3, [r3, #28]
 800a00c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a010:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a014:	d111      	bne.n	800a03a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a01e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a020:	68f8      	ldr	r0, [r7, #12]
 800a022:	f000 f8e5 	bl	800a1f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	2220      	movs	r2, #32
 800a02a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	2200      	movs	r2, #0
 800a032:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a036:	2303      	movs	r3, #3
 800a038:	e00f      	b.n	800a05a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	69da      	ldr	r2, [r3, #28]
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	4013      	ands	r3, r2
 800a044:	68ba      	ldr	r2, [r7, #8]
 800a046:	429a      	cmp	r2, r3
 800a048:	bf0c      	ite	eq
 800a04a:	2301      	moveq	r3, #1
 800a04c:	2300      	movne	r3, #0
 800a04e:	b2db      	uxtb	r3, r3
 800a050:	461a      	mov	r2, r3
 800a052:	79fb      	ldrb	r3, [r7, #7]
 800a054:	429a      	cmp	r2, r3
 800a056:	d0a0      	beq.n	8009f9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a058:	2300      	movs	r3, #0
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3710      	adds	r7, #16
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
	...

0800a064 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a064:	b480      	push	{r7}
 800a066:	b097      	sub	sp, #92	@ 0x5c
 800a068:	af00      	add	r7, sp, #0
 800a06a:	60f8      	str	r0, [r7, #12]
 800a06c:	60b9      	str	r1, [r7, #8]
 800a06e:	4613      	mov	r3, r2
 800a070:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	68ba      	ldr	r2, [r7, #8]
 800a076:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	88fa      	ldrh	r2, [r7, #6]
 800a07c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	88fa      	ldrh	r2, [r7, #6]
 800a084:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2200      	movs	r2, #0
 800a08c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a096:	d10e      	bne.n	800a0b6 <UART_Start_Receive_IT+0x52>
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	691b      	ldr	r3, [r3, #16]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d105      	bne.n	800a0ac <UART_Start_Receive_IT+0x48>
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a0a6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800a0aa:	e02d      	b.n	800a108 <UART_Start_Receive_IT+0xa4>
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	22ff      	movs	r2, #255	@ 0xff
 800a0b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800a0b4:	e028      	b.n	800a108 <UART_Start_Receive_IT+0xa4>
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	689b      	ldr	r3, [r3, #8]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d10d      	bne.n	800a0da <UART_Start_Receive_IT+0x76>
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	691b      	ldr	r3, [r3, #16]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d104      	bne.n	800a0d0 <UART_Start_Receive_IT+0x6c>
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	22ff      	movs	r2, #255	@ 0xff
 800a0ca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800a0ce:	e01b      	b.n	800a108 <UART_Start_Receive_IT+0xa4>
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	227f      	movs	r2, #127	@ 0x7f
 800a0d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800a0d8:	e016      	b.n	800a108 <UART_Start_Receive_IT+0xa4>
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	689b      	ldr	r3, [r3, #8]
 800a0de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a0e2:	d10d      	bne.n	800a100 <UART_Start_Receive_IT+0x9c>
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	691b      	ldr	r3, [r3, #16]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d104      	bne.n	800a0f6 <UART_Start_Receive_IT+0x92>
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	227f      	movs	r2, #127	@ 0x7f
 800a0f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800a0f4:	e008      	b.n	800a108 <UART_Start_Receive_IT+0xa4>
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	223f      	movs	r2, #63	@ 0x3f
 800a0fa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800a0fe:	e003      	b.n	800a108 <UART_Start_Receive_IT+0xa4>
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	2200      	movs	r2, #0
 800a104:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	2200      	movs	r2, #0
 800a10c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	2222      	movs	r2, #34	@ 0x22
 800a114:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	3308      	adds	r3, #8
 800a11e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a120:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a122:	e853 3f00 	ldrex	r3, [r3]
 800a126:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a12a:	f043 0301 	orr.w	r3, r3, #1
 800a12e:	657b      	str	r3, [r7, #84]	@ 0x54
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	3308      	adds	r3, #8
 800a136:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a138:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a13a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a13c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a13e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a140:	e841 2300 	strex	r3, r2, [r1]
 800a144:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a146:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d1e5      	bne.n	800a118 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	689b      	ldr	r3, [r3, #8]
 800a150:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a154:	d107      	bne.n	800a166 <UART_Start_Receive_IT+0x102>
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	691b      	ldr	r3, [r3, #16]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d103      	bne.n	800a166 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	4a21      	ldr	r2, [pc, #132]	@ (800a1e8 <UART_Start_Receive_IT+0x184>)
 800a162:	669a      	str	r2, [r3, #104]	@ 0x68
 800a164:	e002      	b.n	800a16c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	4a20      	ldr	r2, [pc, #128]	@ (800a1ec <UART_Start_Receive_IT+0x188>)
 800a16a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	691b      	ldr	r3, [r3, #16]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d019      	beq.n	800a1a8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a17a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a17c:	e853 3f00 	ldrex	r3, [r3]
 800a180:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a184:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a188:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	461a      	mov	r2, r3
 800a190:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a192:	637b      	str	r3, [r7, #52]	@ 0x34
 800a194:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a196:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a198:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a19a:	e841 2300 	strex	r3, r2, [r1]
 800a19e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a1a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d1e6      	bne.n	800a174 <UART_Start_Receive_IT+0x110>
 800a1a6:	e018      	b.n	800a1da <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	e853 3f00 	ldrex	r3, [r3]
 800a1b4:	613b      	str	r3, [r7, #16]
   return(result);
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	f043 0320 	orr.w	r3, r3, #32
 800a1bc:	653b      	str	r3, [r7, #80]	@ 0x50
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1c6:	623b      	str	r3, [r7, #32]
 800a1c8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ca:	69f9      	ldr	r1, [r7, #28]
 800a1cc:	6a3a      	ldr	r2, [r7, #32]
 800a1ce:	e841 2300 	strex	r3, r2, [r1]
 800a1d2:	61bb      	str	r3, [r7, #24]
   return(result);
 800a1d4:	69bb      	ldr	r3, [r7, #24]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d1e6      	bne.n	800a1a8 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800a1da:	2300      	movs	r3, #0
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	375c      	adds	r7, #92	@ 0x5c
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr
 800a1e8:	0800a66d 	.word	0x0800a66d
 800a1ec:	0800a4b1 	.word	0x0800a4b1

0800a1f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b095      	sub	sp, #84	@ 0x54
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a200:	e853 3f00 	ldrex	r3, [r3]
 800a204:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a208:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a20c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	461a      	mov	r2, r3
 800a214:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a216:	643b      	str	r3, [r7, #64]	@ 0x40
 800a218:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a21a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a21c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a21e:	e841 2300 	strex	r3, r2, [r1]
 800a222:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a226:	2b00      	cmp	r3, #0
 800a228:	d1e6      	bne.n	800a1f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	3308      	adds	r3, #8
 800a230:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a232:	6a3b      	ldr	r3, [r7, #32]
 800a234:	e853 3f00 	ldrex	r3, [r3]
 800a238:	61fb      	str	r3, [r7, #28]
   return(result);
 800a23a:	69fb      	ldr	r3, [r7, #28]
 800a23c:	f023 0301 	bic.w	r3, r3, #1
 800a240:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	3308      	adds	r3, #8
 800a248:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a24a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a24c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a24e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a250:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a252:	e841 2300 	strex	r3, r2, [r1]
 800a256:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d1e5      	bne.n	800a22a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a262:	2b01      	cmp	r3, #1
 800a264:	d118      	bne.n	800a298 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	e853 3f00 	ldrex	r3, [r3]
 800a272:	60bb      	str	r3, [r7, #8]
   return(result);
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	f023 0310 	bic.w	r3, r3, #16
 800a27a:	647b      	str	r3, [r7, #68]	@ 0x44
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	461a      	mov	r2, r3
 800a282:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a284:	61bb      	str	r3, [r7, #24]
 800a286:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a288:	6979      	ldr	r1, [r7, #20]
 800a28a:	69ba      	ldr	r2, [r7, #24]
 800a28c:	e841 2300 	strex	r3, r2, [r1]
 800a290:	613b      	str	r3, [r7, #16]
   return(result);
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d1e6      	bne.n	800a266 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2220      	movs	r2, #32
 800a29c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a2ac:	bf00      	nop
 800a2ae:	3754      	adds	r7, #84	@ 0x54
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b6:	4770      	bx	lr

0800a2b8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b084      	sub	sp, #16
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a2d6:	68f8      	ldr	r0, [r7, #12]
 800a2d8:	f7ff fa3e 	bl	8009758 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a2dc:	bf00      	nop
 800a2de:	3710      	adds	r7, #16
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	bd80      	pop	{r7, pc}

0800a2e4 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b08f      	sub	sp, #60	@ 0x3c
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a2f0:	2b21      	cmp	r3, #33	@ 0x21
 800a2f2:	d14c      	bne.n	800a38e <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800a2fa:	b29b      	uxth	r3, r3
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d132      	bne.n	800a366 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a306:	6a3b      	ldr	r3, [r7, #32]
 800a308:	e853 3f00 	ldrex	r3, [r3]
 800a30c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a30e:	69fb      	ldr	r3, [r7, #28]
 800a310:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a314:	637b      	str	r3, [r7, #52]	@ 0x34
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	461a      	mov	r2, r3
 800a31c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a31e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a320:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a322:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a324:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a326:	e841 2300 	strex	r3, r2, [r1]
 800a32a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a32c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d1e6      	bne.n	800a300 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	e853 3f00 	ldrex	r3, [r3]
 800a33e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a346:	633b      	str	r3, [r7, #48]	@ 0x30
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	461a      	mov	r2, r3
 800a34e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a350:	61bb      	str	r3, [r7, #24]
 800a352:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a354:	6979      	ldr	r1, [r7, #20]
 800a356:	69ba      	ldr	r2, [r7, #24]
 800a358:	e841 2300 	strex	r3, r2, [r1]
 800a35c:	613b      	str	r3, [r7, #16]
   return(result);
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d1e6      	bne.n	800a332 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800a364:	e013      	b.n	800a38e <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a36a:	781a      	ldrb	r2, [r3, #0]
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a376:	1c5a      	adds	r2, r3, #1
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800a382:	b29b      	uxth	r3, r3
 800a384:	3b01      	subs	r3, #1
 800a386:	b29a      	uxth	r2, r3
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 800a38e:	bf00      	nop
 800a390:	373c      	adds	r7, #60	@ 0x3c
 800a392:	46bd      	mov	sp, r7
 800a394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a398:	4770      	bx	lr

0800a39a <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a39a:	b480      	push	{r7}
 800a39c:	b091      	sub	sp, #68	@ 0x44
 800a39e:	af00      	add	r7, sp, #0
 800a3a0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a3a6:	2b21      	cmp	r3, #33	@ 0x21
 800a3a8:	d151      	bne.n	800a44e <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800a3b0:	b29b      	uxth	r3, r3
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d132      	bne.n	800a41c <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3be:	e853 3f00 	ldrex	r3, [r3]
 800a3c2:	623b      	str	r3, [r7, #32]
   return(result);
 800a3c4:	6a3b      	ldr	r3, [r7, #32]
 800a3c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a3ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	461a      	mov	r2, r3
 800a3d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3d4:	633b      	str	r3, [r7, #48]	@ 0x30
 800a3d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a3da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3dc:	e841 2300 	strex	r3, r2, [r1]
 800a3e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a3e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d1e6      	bne.n	800a3b6 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	e853 3f00 	ldrex	r3, [r3]
 800a3f4:	60fb      	str	r3, [r7, #12]
   return(result);
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3fc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	461a      	mov	r2, r3
 800a404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a406:	61fb      	str	r3, [r7, #28]
 800a408:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a40a:	69b9      	ldr	r1, [r7, #24]
 800a40c:	69fa      	ldr	r2, [r7, #28]
 800a40e:	e841 2300 	strex	r3, r2, [r1]
 800a412:	617b      	str	r3, [r7, #20]
   return(result);
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d1e6      	bne.n	800a3e8 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800a41a:	e018      	b.n	800a44e <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a420:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a424:	881a      	ldrh	r2, [r3, #0]
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a42e:	b292      	uxth	r2, r2
 800a430:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a436:	1c9a      	adds	r2, r3, #2
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800a442:	b29b      	uxth	r3, r3
 800a444:	3b01      	subs	r3, #1
 800a446:	b29a      	uxth	r2, r3
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 800a44e:	bf00      	nop
 800a450:	3744      	adds	r7, #68	@ 0x44
 800a452:	46bd      	mov	sp, r7
 800a454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a458:	4770      	bx	lr

0800a45a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b088      	sub	sp, #32
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	e853 3f00 	ldrex	r3, [r3]
 800a46e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a470:	68bb      	ldr	r3, [r7, #8]
 800a472:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a476:	61fb      	str	r3, [r7, #28]
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	461a      	mov	r2, r3
 800a47e:	69fb      	ldr	r3, [r7, #28]
 800a480:	61bb      	str	r3, [r7, #24]
 800a482:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a484:	6979      	ldr	r1, [r7, #20]
 800a486:	69ba      	ldr	r2, [r7, #24]
 800a488:	e841 2300 	strex	r3, r2, [r1]
 800a48c:	613b      	str	r3, [r7, #16]
   return(result);
 800a48e:	693b      	ldr	r3, [r7, #16]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d1e6      	bne.n	800a462 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2220      	movs	r2, #32
 800a498:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	2200      	movs	r2, #0
 800a49e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	f7ff f94f 	bl	8009744 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4a6:	bf00      	nop
 800a4a8:	3720      	adds	r7, #32
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}
	...

0800a4b0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b09c      	sub	sp, #112	@ 0x70
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a4be:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a4c8:	2b22      	cmp	r3, #34	@ 0x22
 800a4ca:	f040 80be 	bne.w	800a64a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a4d4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a4d8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a4dc:	b2d9      	uxtb	r1, r3
 800a4de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a4e2:	b2da      	uxtb	r2, r3
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4e8:	400a      	ands	r2, r1
 800a4ea:	b2d2      	uxtb	r2, r2
 800a4ec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4f2:	1c5a      	adds	r2, r3, #1
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a4fe:	b29b      	uxth	r3, r3
 800a500:	3b01      	subs	r3, #1
 800a502:	b29a      	uxth	r2, r3
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a510:	b29b      	uxth	r3, r3
 800a512:	2b00      	cmp	r3, #0
 800a514:	f040 80a3 	bne.w	800a65e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a51e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a520:	e853 3f00 	ldrex	r3, [r3]
 800a524:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a526:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a528:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a52c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	461a      	mov	r2, r3
 800a534:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a536:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a538:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a53a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a53c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a53e:	e841 2300 	strex	r3, r2, [r1]
 800a542:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a544:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a546:	2b00      	cmp	r3, #0
 800a548:	d1e6      	bne.n	800a518 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	3308      	adds	r3, #8
 800a550:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a554:	e853 3f00 	ldrex	r3, [r3]
 800a558:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a55a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a55c:	f023 0301 	bic.w	r3, r3, #1
 800a560:	667b      	str	r3, [r7, #100]	@ 0x64
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	3308      	adds	r3, #8
 800a568:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a56a:	647a      	str	r2, [r7, #68]	@ 0x44
 800a56c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a56e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a570:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a572:	e841 2300 	strex	r3, r2, [r1]
 800a576:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d1e5      	bne.n	800a54a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2220      	movs	r2, #32
 800a582:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2200      	movs	r2, #0
 800a58a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2200      	movs	r2, #0
 800a590:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	4a34      	ldr	r2, [pc, #208]	@ (800a668 <UART_RxISR_8BIT+0x1b8>)
 800a598:	4293      	cmp	r3, r2
 800a59a:	d01f      	beq.n	800a5dc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	685b      	ldr	r3, [r3, #4]
 800a5a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d018      	beq.n	800a5dc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5b2:	e853 3f00 	ldrex	r3, [r3]
 800a5b6:	623b      	str	r3, [r7, #32]
   return(result);
 800a5b8:	6a3b      	ldr	r3, [r7, #32]
 800a5ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a5be:	663b      	str	r3, [r7, #96]	@ 0x60
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a5c8:	633b      	str	r3, [r7, #48]	@ 0x30
 800a5ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5d0:	e841 2300 	strex	r3, r2, [r1]
 800a5d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a5d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d1e6      	bne.n	800a5aa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d12e      	bne.n	800a642 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	e853 3f00 	ldrex	r3, [r3]
 800a5f6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	f023 0310 	bic.w	r3, r3, #16
 800a5fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	461a      	mov	r2, r3
 800a606:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a608:	61fb      	str	r3, [r7, #28]
 800a60a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a60c:	69b9      	ldr	r1, [r7, #24]
 800a60e:	69fa      	ldr	r2, [r7, #28]
 800a610:	e841 2300 	strex	r3, r2, [r1]
 800a614:	617b      	str	r3, [r7, #20]
   return(result);
 800a616:	697b      	ldr	r3, [r7, #20]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d1e6      	bne.n	800a5ea <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	69db      	ldr	r3, [r3, #28]
 800a622:	f003 0310 	and.w	r3, r3, #16
 800a626:	2b10      	cmp	r3, #16
 800a628:	d103      	bne.n	800a632 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	2210      	movs	r2, #16
 800a630:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a638:	4619      	mov	r1, r3
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f7ff f896 	bl	800976c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a640:	e00d      	b.n	800a65e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f7f8 fed2 	bl	80033ec <HAL_UART_RxCpltCallback>
}
 800a648:	e009      	b.n	800a65e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	8b1b      	ldrh	r3, [r3, #24]
 800a650:	b29a      	uxth	r2, r3
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	f042 0208 	orr.w	r2, r2, #8
 800a65a:	b292      	uxth	r2, r2
 800a65c:	831a      	strh	r2, [r3, #24]
}
 800a65e:	bf00      	nop
 800a660:	3770      	adds	r7, #112	@ 0x70
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}
 800a666:	bf00      	nop
 800a668:	40008000 	.word	0x40008000

0800a66c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b09c      	sub	sp, #112	@ 0x70
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a67a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a684:	2b22      	cmp	r3, #34	@ 0x22
 800a686:	f040 80be 	bne.w	800a806 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a690:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a698:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a69a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a69e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a6a2:	4013      	ands	r3, r2
 800a6a4:	b29a      	uxth	r2, r3
 800a6a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a6a8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6ae:	1c9a      	adds	r2, r3, #2
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a6ba:	b29b      	uxth	r3, r3
 800a6bc:	3b01      	subs	r3, #1
 800a6be:	b29a      	uxth	r2, r3
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	f040 80a3 	bne.w	800a81a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a6dc:	e853 3f00 	ldrex	r3, [r3]
 800a6e0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a6e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a6e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a6e8:	667b      	str	r3, [r7, #100]	@ 0x64
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	461a      	mov	r2, r3
 800a6f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a6f2:	657b      	str	r3, [r7, #84]	@ 0x54
 800a6f4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a6f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a6fa:	e841 2300 	strex	r3, r2, [r1]
 800a6fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a700:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a702:	2b00      	cmp	r3, #0
 800a704:	d1e6      	bne.n	800a6d4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	3308      	adds	r3, #8
 800a70c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a70e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a710:	e853 3f00 	ldrex	r3, [r3]
 800a714:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a718:	f023 0301 	bic.w	r3, r3, #1
 800a71c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	3308      	adds	r3, #8
 800a724:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a726:	643a      	str	r2, [r7, #64]	@ 0x40
 800a728:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a72a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a72c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a72e:	e841 2300 	strex	r3, r2, [r1]
 800a732:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a736:	2b00      	cmp	r3, #0
 800a738:	d1e5      	bne.n	800a706 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	2220      	movs	r2, #32
 800a73e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2200      	movs	r2, #0
 800a746:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2200      	movs	r2, #0
 800a74c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	4a34      	ldr	r2, [pc, #208]	@ (800a824 <UART_RxISR_16BIT+0x1b8>)
 800a754:	4293      	cmp	r3, r2
 800a756:	d01f      	beq.n	800a798 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	685b      	ldr	r3, [r3, #4]
 800a75e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a762:	2b00      	cmp	r3, #0
 800a764:	d018      	beq.n	800a798 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a76c:	6a3b      	ldr	r3, [r7, #32]
 800a76e:	e853 3f00 	ldrex	r3, [r3]
 800a772:	61fb      	str	r3, [r7, #28]
   return(result);
 800a774:	69fb      	ldr	r3, [r7, #28]
 800a776:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a77a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	461a      	mov	r2, r3
 800a782:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a784:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a786:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a788:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a78a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a78c:	e841 2300 	strex	r3, r2, [r1]
 800a790:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a794:	2b00      	cmp	r3, #0
 800a796:	d1e6      	bne.n	800a766 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a79c:	2b01      	cmp	r3, #1
 800a79e:	d12e      	bne.n	800a7fe <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	e853 3f00 	ldrex	r3, [r3]
 800a7b2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	f023 0310 	bic.w	r3, r3, #16
 800a7ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	461a      	mov	r2, r3
 800a7c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a7c4:	61bb      	str	r3, [r7, #24]
 800a7c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7c8:	6979      	ldr	r1, [r7, #20]
 800a7ca:	69ba      	ldr	r2, [r7, #24]
 800a7cc:	e841 2300 	strex	r3, r2, [r1]
 800a7d0:	613b      	str	r3, [r7, #16]
   return(result);
 800a7d2:	693b      	ldr	r3, [r7, #16]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d1e6      	bne.n	800a7a6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	69db      	ldr	r3, [r3, #28]
 800a7de:	f003 0310 	and.w	r3, r3, #16
 800a7e2:	2b10      	cmp	r3, #16
 800a7e4:	d103      	bne.n	800a7ee <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	2210      	movs	r2, #16
 800a7ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a7f4:	4619      	mov	r1, r3
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f7fe ffb8 	bl	800976c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a7fc:	e00d      	b.n	800a81a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f7f8 fdf4 	bl	80033ec <HAL_UART_RxCpltCallback>
}
 800a804:	e009      	b.n	800a81a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	8b1b      	ldrh	r3, [r3, #24]
 800a80c:	b29a      	uxth	r2, r3
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	f042 0208 	orr.w	r2, r2, #8
 800a816:	b292      	uxth	r2, r2
 800a818:	831a      	strh	r2, [r3, #24]
}
 800a81a:	bf00      	nop
 800a81c:	3770      	adds	r7, #112	@ 0x70
 800a81e:	46bd      	mov	sp, r7
 800a820:	bd80      	pop	{r7, pc}
 800a822:	bf00      	nop
 800a824:	40008000 	.word	0x40008000

0800a828 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a828:	b480      	push	{r7}
 800a82a:	b083      	sub	sp, #12
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a830:	bf00      	nop
 800a832:	370c      	adds	r7, #12
 800a834:	46bd      	mov	sp, r7
 800a836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83a:	4770      	bx	lr

0800a83c <atoi>:
 800a83c:	220a      	movs	r2, #10
 800a83e:	2100      	movs	r1, #0
 800a840:	f000 bf78 	b.w	800b734 <strtol>

0800a844 <malloc>:
 800a844:	4b02      	ldr	r3, [pc, #8]	@ (800a850 <malloc+0xc>)
 800a846:	4601      	mov	r1, r0
 800a848:	6818      	ldr	r0, [r3, #0]
 800a84a:	f000 b82d 	b.w	800a8a8 <_malloc_r>
 800a84e:	bf00      	nop
 800a850:	20000190 	.word	0x20000190

0800a854 <free>:
 800a854:	4b02      	ldr	r3, [pc, #8]	@ (800a860 <free+0xc>)
 800a856:	4601      	mov	r1, r0
 800a858:	6818      	ldr	r0, [r3, #0]
 800a85a:	f002 be41 	b.w	800d4e0 <_free_r>
 800a85e:	bf00      	nop
 800a860:	20000190 	.word	0x20000190

0800a864 <sbrk_aligned>:
 800a864:	b570      	push	{r4, r5, r6, lr}
 800a866:	4e0f      	ldr	r6, [pc, #60]	@ (800a8a4 <sbrk_aligned+0x40>)
 800a868:	460c      	mov	r4, r1
 800a86a:	6831      	ldr	r1, [r6, #0]
 800a86c:	4605      	mov	r5, r0
 800a86e:	b911      	cbnz	r1, 800a876 <sbrk_aligned+0x12>
 800a870:	f001 ff7a 	bl	800c768 <_sbrk_r>
 800a874:	6030      	str	r0, [r6, #0]
 800a876:	4621      	mov	r1, r4
 800a878:	4628      	mov	r0, r5
 800a87a:	f001 ff75 	bl	800c768 <_sbrk_r>
 800a87e:	1c43      	adds	r3, r0, #1
 800a880:	d103      	bne.n	800a88a <sbrk_aligned+0x26>
 800a882:	f04f 34ff 	mov.w	r4, #4294967295
 800a886:	4620      	mov	r0, r4
 800a888:	bd70      	pop	{r4, r5, r6, pc}
 800a88a:	1cc4      	adds	r4, r0, #3
 800a88c:	f024 0403 	bic.w	r4, r4, #3
 800a890:	42a0      	cmp	r0, r4
 800a892:	d0f8      	beq.n	800a886 <sbrk_aligned+0x22>
 800a894:	1a21      	subs	r1, r4, r0
 800a896:	4628      	mov	r0, r5
 800a898:	f001 ff66 	bl	800c768 <_sbrk_r>
 800a89c:	3001      	adds	r0, #1
 800a89e:	d1f2      	bne.n	800a886 <sbrk_aligned+0x22>
 800a8a0:	e7ef      	b.n	800a882 <sbrk_aligned+0x1e>
 800a8a2:	bf00      	nop
 800a8a4:	200005b0 	.word	0x200005b0

0800a8a8 <_malloc_r>:
 800a8a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8ac:	1ccd      	adds	r5, r1, #3
 800a8ae:	f025 0503 	bic.w	r5, r5, #3
 800a8b2:	3508      	adds	r5, #8
 800a8b4:	2d0c      	cmp	r5, #12
 800a8b6:	bf38      	it	cc
 800a8b8:	250c      	movcc	r5, #12
 800a8ba:	2d00      	cmp	r5, #0
 800a8bc:	4606      	mov	r6, r0
 800a8be:	db01      	blt.n	800a8c4 <_malloc_r+0x1c>
 800a8c0:	42a9      	cmp	r1, r5
 800a8c2:	d904      	bls.n	800a8ce <_malloc_r+0x26>
 800a8c4:	230c      	movs	r3, #12
 800a8c6:	6033      	str	r3, [r6, #0]
 800a8c8:	2000      	movs	r0, #0
 800a8ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a9a4 <_malloc_r+0xfc>
 800a8d2:	f000 f869 	bl	800a9a8 <__malloc_lock>
 800a8d6:	f8d8 3000 	ldr.w	r3, [r8]
 800a8da:	461c      	mov	r4, r3
 800a8dc:	bb44      	cbnz	r4, 800a930 <_malloc_r+0x88>
 800a8de:	4629      	mov	r1, r5
 800a8e0:	4630      	mov	r0, r6
 800a8e2:	f7ff ffbf 	bl	800a864 <sbrk_aligned>
 800a8e6:	1c43      	adds	r3, r0, #1
 800a8e8:	4604      	mov	r4, r0
 800a8ea:	d158      	bne.n	800a99e <_malloc_r+0xf6>
 800a8ec:	f8d8 4000 	ldr.w	r4, [r8]
 800a8f0:	4627      	mov	r7, r4
 800a8f2:	2f00      	cmp	r7, #0
 800a8f4:	d143      	bne.n	800a97e <_malloc_r+0xd6>
 800a8f6:	2c00      	cmp	r4, #0
 800a8f8:	d04b      	beq.n	800a992 <_malloc_r+0xea>
 800a8fa:	6823      	ldr	r3, [r4, #0]
 800a8fc:	4639      	mov	r1, r7
 800a8fe:	4630      	mov	r0, r6
 800a900:	eb04 0903 	add.w	r9, r4, r3
 800a904:	f001 ff30 	bl	800c768 <_sbrk_r>
 800a908:	4581      	cmp	r9, r0
 800a90a:	d142      	bne.n	800a992 <_malloc_r+0xea>
 800a90c:	6821      	ldr	r1, [r4, #0]
 800a90e:	1a6d      	subs	r5, r5, r1
 800a910:	4629      	mov	r1, r5
 800a912:	4630      	mov	r0, r6
 800a914:	f7ff ffa6 	bl	800a864 <sbrk_aligned>
 800a918:	3001      	adds	r0, #1
 800a91a:	d03a      	beq.n	800a992 <_malloc_r+0xea>
 800a91c:	6823      	ldr	r3, [r4, #0]
 800a91e:	442b      	add	r3, r5
 800a920:	6023      	str	r3, [r4, #0]
 800a922:	f8d8 3000 	ldr.w	r3, [r8]
 800a926:	685a      	ldr	r2, [r3, #4]
 800a928:	bb62      	cbnz	r2, 800a984 <_malloc_r+0xdc>
 800a92a:	f8c8 7000 	str.w	r7, [r8]
 800a92e:	e00f      	b.n	800a950 <_malloc_r+0xa8>
 800a930:	6822      	ldr	r2, [r4, #0]
 800a932:	1b52      	subs	r2, r2, r5
 800a934:	d420      	bmi.n	800a978 <_malloc_r+0xd0>
 800a936:	2a0b      	cmp	r2, #11
 800a938:	d917      	bls.n	800a96a <_malloc_r+0xc2>
 800a93a:	1961      	adds	r1, r4, r5
 800a93c:	42a3      	cmp	r3, r4
 800a93e:	6025      	str	r5, [r4, #0]
 800a940:	bf18      	it	ne
 800a942:	6059      	strne	r1, [r3, #4]
 800a944:	6863      	ldr	r3, [r4, #4]
 800a946:	bf08      	it	eq
 800a948:	f8c8 1000 	streq.w	r1, [r8]
 800a94c:	5162      	str	r2, [r4, r5]
 800a94e:	604b      	str	r3, [r1, #4]
 800a950:	4630      	mov	r0, r6
 800a952:	f000 f82f 	bl	800a9b4 <__malloc_unlock>
 800a956:	f104 000b 	add.w	r0, r4, #11
 800a95a:	1d23      	adds	r3, r4, #4
 800a95c:	f020 0007 	bic.w	r0, r0, #7
 800a960:	1ac2      	subs	r2, r0, r3
 800a962:	bf1c      	itt	ne
 800a964:	1a1b      	subne	r3, r3, r0
 800a966:	50a3      	strne	r3, [r4, r2]
 800a968:	e7af      	b.n	800a8ca <_malloc_r+0x22>
 800a96a:	6862      	ldr	r2, [r4, #4]
 800a96c:	42a3      	cmp	r3, r4
 800a96e:	bf0c      	ite	eq
 800a970:	f8c8 2000 	streq.w	r2, [r8]
 800a974:	605a      	strne	r2, [r3, #4]
 800a976:	e7eb      	b.n	800a950 <_malloc_r+0xa8>
 800a978:	4623      	mov	r3, r4
 800a97a:	6864      	ldr	r4, [r4, #4]
 800a97c:	e7ae      	b.n	800a8dc <_malloc_r+0x34>
 800a97e:	463c      	mov	r4, r7
 800a980:	687f      	ldr	r7, [r7, #4]
 800a982:	e7b6      	b.n	800a8f2 <_malloc_r+0x4a>
 800a984:	461a      	mov	r2, r3
 800a986:	685b      	ldr	r3, [r3, #4]
 800a988:	42a3      	cmp	r3, r4
 800a98a:	d1fb      	bne.n	800a984 <_malloc_r+0xdc>
 800a98c:	2300      	movs	r3, #0
 800a98e:	6053      	str	r3, [r2, #4]
 800a990:	e7de      	b.n	800a950 <_malloc_r+0xa8>
 800a992:	230c      	movs	r3, #12
 800a994:	6033      	str	r3, [r6, #0]
 800a996:	4630      	mov	r0, r6
 800a998:	f000 f80c 	bl	800a9b4 <__malloc_unlock>
 800a99c:	e794      	b.n	800a8c8 <_malloc_r+0x20>
 800a99e:	6005      	str	r5, [r0, #0]
 800a9a0:	e7d6      	b.n	800a950 <_malloc_r+0xa8>
 800a9a2:	bf00      	nop
 800a9a4:	200005b4 	.word	0x200005b4

0800a9a8 <__malloc_lock>:
 800a9a8:	4801      	ldr	r0, [pc, #4]	@ (800a9b0 <__malloc_lock+0x8>)
 800a9aa:	f001 bf2a 	b.w	800c802 <__retarget_lock_acquire_recursive>
 800a9ae:	bf00      	nop
 800a9b0:	200006f8 	.word	0x200006f8

0800a9b4 <__malloc_unlock>:
 800a9b4:	4801      	ldr	r0, [pc, #4]	@ (800a9bc <__malloc_unlock+0x8>)
 800a9b6:	f001 bf25 	b.w	800c804 <__retarget_lock_release_recursive>
 800a9ba:	bf00      	nop
 800a9bc:	200006f8 	.word	0x200006f8

0800a9c0 <realloc>:
 800a9c0:	4b02      	ldr	r3, [pc, #8]	@ (800a9cc <realloc+0xc>)
 800a9c2:	460a      	mov	r2, r1
 800a9c4:	4601      	mov	r1, r0
 800a9c6:	6818      	ldr	r0, [r3, #0]
 800a9c8:	f000 b802 	b.w	800a9d0 <_realloc_r>
 800a9cc:	20000190 	.word	0x20000190

0800a9d0 <_realloc_r>:
 800a9d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9d4:	4680      	mov	r8, r0
 800a9d6:	4615      	mov	r5, r2
 800a9d8:	460c      	mov	r4, r1
 800a9da:	b921      	cbnz	r1, 800a9e6 <_realloc_r+0x16>
 800a9dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9e0:	4611      	mov	r1, r2
 800a9e2:	f7ff bf61 	b.w	800a8a8 <_malloc_r>
 800a9e6:	b92a      	cbnz	r2, 800a9f4 <_realloc_r+0x24>
 800a9e8:	f002 fd7a 	bl	800d4e0 <_free_r>
 800a9ec:	2400      	movs	r4, #0
 800a9ee:	4620      	mov	r0, r4
 800a9f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9f4:	f003 fdbc 	bl	800e570 <_malloc_usable_size_r>
 800a9f8:	4285      	cmp	r5, r0
 800a9fa:	4606      	mov	r6, r0
 800a9fc:	d802      	bhi.n	800aa04 <_realloc_r+0x34>
 800a9fe:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800aa02:	d8f4      	bhi.n	800a9ee <_realloc_r+0x1e>
 800aa04:	4629      	mov	r1, r5
 800aa06:	4640      	mov	r0, r8
 800aa08:	f7ff ff4e 	bl	800a8a8 <_malloc_r>
 800aa0c:	4607      	mov	r7, r0
 800aa0e:	2800      	cmp	r0, #0
 800aa10:	d0ec      	beq.n	800a9ec <_realloc_r+0x1c>
 800aa12:	42b5      	cmp	r5, r6
 800aa14:	462a      	mov	r2, r5
 800aa16:	4621      	mov	r1, r4
 800aa18:	bf28      	it	cs
 800aa1a:	4632      	movcs	r2, r6
 800aa1c:	f001 fef3 	bl	800c806 <memcpy>
 800aa20:	4621      	mov	r1, r4
 800aa22:	4640      	mov	r0, r8
 800aa24:	f002 fd5c 	bl	800d4e0 <_free_r>
 800aa28:	463c      	mov	r4, r7
 800aa2a:	e7e0      	b.n	800a9ee <_realloc_r+0x1e>

0800aa2c <sulp>:
 800aa2c:	b570      	push	{r4, r5, r6, lr}
 800aa2e:	4604      	mov	r4, r0
 800aa30:	460d      	mov	r5, r1
 800aa32:	ec45 4b10 	vmov	d0, r4, r5
 800aa36:	4616      	mov	r6, r2
 800aa38:	f003 fc5c 	bl	800e2f4 <__ulp>
 800aa3c:	ec51 0b10 	vmov	r0, r1, d0
 800aa40:	b17e      	cbz	r6, 800aa62 <sulp+0x36>
 800aa42:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800aa46:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	dd09      	ble.n	800aa62 <sulp+0x36>
 800aa4e:	051b      	lsls	r3, r3, #20
 800aa50:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800aa54:	2400      	movs	r4, #0
 800aa56:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800aa5a:	4622      	mov	r2, r4
 800aa5c:	462b      	mov	r3, r5
 800aa5e:	f7f5 fddb 	bl	8000618 <__aeabi_dmul>
 800aa62:	ec41 0b10 	vmov	d0, r0, r1
 800aa66:	bd70      	pop	{r4, r5, r6, pc}

0800aa68 <_strtod_l>:
 800aa68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa6c:	b09f      	sub	sp, #124	@ 0x7c
 800aa6e:	460c      	mov	r4, r1
 800aa70:	9217      	str	r2, [sp, #92]	@ 0x5c
 800aa72:	2200      	movs	r2, #0
 800aa74:	921a      	str	r2, [sp, #104]	@ 0x68
 800aa76:	9005      	str	r0, [sp, #20]
 800aa78:	f04f 0a00 	mov.w	sl, #0
 800aa7c:	f04f 0b00 	mov.w	fp, #0
 800aa80:	460a      	mov	r2, r1
 800aa82:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa84:	7811      	ldrb	r1, [r2, #0]
 800aa86:	292b      	cmp	r1, #43	@ 0x2b
 800aa88:	d04a      	beq.n	800ab20 <_strtod_l+0xb8>
 800aa8a:	d838      	bhi.n	800aafe <_strtod_l+0x96>
 800aa8c:	290d      	cmp	r1, #13
 800aa8e:	d832      	bhi.n	800aaf6 <_strtod_l+0x8e>
 800aa90:	2908      	cmp	r1, #8
 800aa92:	d832      	bhi.n	800aafa <_strtod_l+0x92>
 800aa94:	2900      	cmp	r1, #0
 800aa96:	d03b      	beq.n	800ab10 <_strtod_l+0xa8>
 800aa98:	2200      	movs	r2, #0
 800aa9a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800aa9c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800aa9e:	782a      	ldrb	r2, [r5, #0]
 800aaa0:	2a30      	cmp	r2, #48	@ 0x30
 800aaa2:	f040 80b3 	bne.w	800ac0c <_strtod_l+0x1a4>
 800aaa6:	786a      	ldrb	r2, [r5, #1]
 800aaa8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800aaac:	2a58      	cmp	r2, #88	@ 0x58
 800aaae:	d16e      	bne.n	800ab8e <_strtod_l+0x126>
 800aab0:	9302      	str	r3, [sp, #8]
 800aab2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aab4:	9301      	str	r3, [sp, #4]
 800aab6:	ab1a      	add	r3, sp, #104	@ 0x68
 800aab8:	9300      	str	r3, [sp, #0]
 800aaba:	4a8e      	ldr	r2, [pc, #568]	@ (800acf4 <_strtod_l+0x28c>)
 800aabc:	9805      	ldr	r0, [sp, #20]
 800aabe:	ab1b      	add	r3, sp, #108	@ 0x6c
 800aac0:	a919      	add	r1, sp, #100	@ 0x64
 800aac2:	f002 fdbf 	bl	800d644 <__gethex>
 800aac6:	f010 060f 	ands.w	r6, r0, #15
 800aaca:	4604      	mov	r4, r0
 800aacc:	d005      	beq.n	800aada <_strtod_l+0x72>
 800aace:	2e06      	cmp	r6, #6
 800aad0:	d128      	bne.n	800ab24 <_strtod_l+0xbc>
 800aad2:	3501      	adds	r5, #1
 800aad4:	2300      	movs	r3, #0
 800aad6:	9519      	str	r5, [sp, #100]	@ 0x64
 800aad8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aada:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800aadc:	2b00      	cmp	r3, #0
 800aade:	f040 858e 	bne.w	800b5fe <_strtod_l+0xb96>
 800aae2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aae4:	b1cb      	cbz	r3, 800ab1a <_strtod_l+0xb2>
 800aae6:	4652      	mov	r2, sl
 800aae8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800aaec:	ec43 2b10 	vmov	d0, r2, r3
 800aaf0:	b01f      	add	sp, #124	@ 0x7c
 800aaf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaf6:	2920      	cmp	r1, #32
 800aaf8:	d1ce      	bne.n	800aa98 <_strtod_l+0x30>
 800aafa:	3201      	adds	r2, #1
 800aafc:	e7c1      	b.n	800aa82 <_strtod_l+0x1a>
 800aafe:	292d      	cmp	r1, #45	@ 0x2d
 800ab00:	d1ca      	bne.n	800aa98 <_strtod_l+0x30>
 800ab02:	2101      	movs	r1, #1
 800ab04:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ab06:	1c51      	adds	r1, r2, #1
 800ab08:	9119      	str	r1, [sp, #100]	@ 0x64
 800ab0a:	7852      	ldrb	r2, [r2, #1]
 800ab0c:	2a00      	cmp	r2, #0
 800ab0e:	d1c5      	bne.n	800aa9c <_strtod_l+0x34>
 800ab10:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ab12:	9419      	str	r4, [sp, #100]	@ 0x64
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	f040 8570 	bne.w	800b5fa <_strtod_l+0xb92>
 800ab1a:	4652      	mov	r2, sl
 800ab1c:	465b      	mov	r3, fp
 800ab1e:	e7e5      	b.n	800aaec <_strtod_l+0x84>
 800ab20:	2100      	movs	r1, #0
 800ab22:	e7ef      	b.n	800ab04 <_strtod_l+0x9c>
 800ab24:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ab26:	b13a      	cbz	r2, 800ab38 <_strtod_l+0xd0>
 800ab28:	2135      	movs	r1, #53	@ 0x35
 800ab2a:	a81c      	add	r0, sp, #112	@ 0x70
 800ab2c:	f003 fcdc 	bl	800e4e8 <__copybits>
 800ab30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ab32:	9805      	ldr	r0, [sp, #20]
 800ab34:	f003 f8aa 	bl	800dc8c <_Bfree>
 800ab38:	3e01      	subs	r6, #1
 800ab3a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ab3c:	2e04      	cmp	r6, #4
 800ab3e:	d806      	bhi.n	800ab4e <_strtod_l+0xe6>
 800ab40:	e8df f006 	tbb	[pc, r6]
 800ab44:	201d0314 	.word	0x201d0314
 800ab48:	14          	.byte	0x14
 800ab49:	00          	.byte	0x00
 800ab4a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ab4e:	05e1      	lsls	r1, r4, #23
 800ab50:	bf48      	it	mi
 800ab52:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ab56:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ab5a:	0d1b      	lsrs	r3, r3, #20
 800ab5c:	051b      	lsls	r3, r3, #20
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d1bb      	bne.n	800aada <_strtod_l+0x72>
 800ab62:	f001 fe23 	bl	800c7ac <__errno>
 800ab66:	2322      	movs	r3, #34	@ 0x22
 800ab68:	6003      	str	r3, [r0, #0]
 800ab6a:	e7b6      	b.n	800aada <_strtod_l+0x72>
 800ab6c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ab70:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ab74:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ab78:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ab7c:	e7e7      	b.n	800ab4e <_strtod_l+0xe6>
 800ab7e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800acfc <_strtod_l+0x294>
 800ab82:	e7e4      	b.n	800ab4e <_strtod_l+0xe6>
 800ab84:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ab88:	f04f 3aff 	mov.w	sl, #4294967295
 800ab8c:	e7df      	b.n	800ab4e <_strtod_l+0xe6>
 800ab8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ab90:	1c5a      	adds	r2, r3, #1
 800ab92:	9219      	str	r2, [sp, #100]	@ 0x64
 800ab94:	785b      	ldrb	r3, [r3, #1]
 800ab96:	2b30      	cmp	r3, #48	@ 0x30
 800ab98:	d0f9      	beq.n	800ab8e <_strtod_l+0x126>
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d09d      	beq.n	800aada <_strtod_l+0x72>
 800ab9e:	2301      	movs	r3, #1
 800aba0:	9309      	str	r3, [sp, #36]	@ 0x24
 800aba2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aba4:	930c      	str	r3, [sp, #48]	@ 0x30
 800aba6:	2300      	movs	r3, #0
 800aba8:	9308      	str	r3, [sp, #32]
 800abaa:	930a      	str	r3, [sp, #40]	@ 0x28
 800abac:	461f      	mov	r7, r3
 800abae:	220a      	movs	r2, #10
 800abb0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800abb2:	7805      	ldrb	r5, [r0, #0]
 800abb4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800abb8:	b2d9      	uxtb	r1, r3
 800abba:	2909      	cmp	r1, #9
 800abbc:	d928      	bls.n	800ac10 <_strtod_l+0x1a8>
 800abbe:	494e      	ldr	r1, [pc, #312]	@ (800acf8 <_strtod_l+0x290>)
 800abc0:	2201      	movs	r2, #1
 800abc2:	f001 fd86 	bl	800c6d2 <strncmp>
 800abc6:	2800      	cmp	r0, #0
 800abc8:	d032      	beq.n	800ac30 <_strtod_l+0x1c8>
 800abca:	2000      	movs	r0, #0
 800abcc:	462a      	mov	r2, r5
 800abce:	4681      	mov	r9, r0
 800abd0:	463d      	mov	r5, r7
 800abd2:	4603      	mov	r3, r0
 800abd4:	2a65      	cmp	r2, #101	@ 0x65
 800abd6:	d001      	beq.n	800abdc <_strtod_l+0x174>
 800abd8:	2a45      	cmp	r2, #69	@ 0x45
 800abda:	d114      	bne.n	800ac06 <_strtod_l+0x19e>
 800abdc:	b91d      	cbnz	r5, 800abe6 <_strtod_l+0x17e>
 800abde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abe0:	4302      	orrs	r2, r0
 800abe2:	d095      	beq.n	800ab10 <_strtod_l+0xa8>
 800abe4:	2500      	movs	r5, #0
 800abe6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800abe8:	1c62      	adds	r2, r4, #1
 800abea:	9219      	str	r2, [sp, #100]	@ 0x64
 800abec:	7862      	ldrb	r2, [r4, #1]
 800abee:	2a2b      	cmp	r2, #43	@ 0x2b
 800abf0:	d077      	beq.n	800ace2 <_strtod_l+0x27a>
 800abf2:	2a2d      	cmp	r2, #45	@ 0x2d
 800abf4:	d07b      	beq.n	800acee <_strtod_l+0x286>
 800abf6:	f04f 0c00 	mov.w	ip, #0
 800abfa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800abfe:	2909      	cmp	r1, #9
 800ac00:	f240 8082 	bls.w	800ad08 <_strtod_l+0x2a0>
 800ac04:	9419      	str	r4, [sp, #100]	@ 0x64
 800ac06:	f04f 0800 	mov.w	r8, #0
 800ac0a:	e0a2      	b.n	800ad52 <_strtod_l+0x2ea>
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	e7c7      	b.n	800aba0 <_strtod_l+0x138>
 800ac10:	2f08      	cmp	r7, #8
 800ac12:	bfd5      	itete	le
 800ac14:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800ac16:	9908      	ldrgt	r1, [sp, #32]
 800ac18:	fb02 3301 	mlale	r3, r2, r1, r3
 800ac1c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800ac20:	f100 0001 	add.w	r0, r0, #1
 800ac24:	bfd4      	ite	le
 800ac26:	930a      	strle	r3, [sp, #40]	@ 0x28
 800ac28:	9308      	strgt	r3, [sp, #32]
 800ac2a:	3701      	adds	r7, #1
 800ac2c:	9019      	str	r0, [sp, #100]	@ 0x64
 800ac2e:	e7bf      	b.n	800abb0 <_strtod_l+0x148>
 800ac30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac32:	1c5a      	adds	r2, r3, #1
 800ac34:	9219      	str	r2, [sp, #100]	@ 0x64
 800ac36:	785a      	ldrb	r2, [r3, #1]
 800ac38:	b37f      	cbz	r7, 800ac9a <_strtod_l+0x232>
 800ac3a:	4681      	mov	r9, r0
 800ac3c:	463d      	mov	r5, r7
 800ac3e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ac42:	2b09      	cmp	r3, #9
 800ac44:	d912      	bls.n	800ac6c <_strtod_l+0x204>
 800ac46:	2301      	movs	r3, #1
 800ac48:	e7c4      	b.n	800abd4 <_strtod_l+0x16c>
 800ac4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac4c:	1c5a      	adds	r2, r3, #1
 800ac4e:	9219      	str	r2, [sp, #100]	@ 0x64
 800ac50:	785a      	ldrb	r2, [r3, #1]
 800ac52:	3001      	adds	r0, #1
 800ac54:	2a30      	cmp	r2, #48	@ 0x30
 800ac56:	d0f8      	beq.n	800ac4a <_strtod_l+0x1e2>
 800ac58:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ac5c:	2b08      	cmp	r3, #8
 800ac5e:	f200 84d3 	bhi.w	800b608 <_strtod_l+0xba0>
 800ac62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac64:	930c      	str	r3, [sp, #48]	@ 0x30
 800ac66:	4681      	mov	r9, r0
 800ac68:	2000      	movs	r0, #0
 800ac6a:	4605      	mov	r5, r0
 800ac6c:	3a30      	subs	r2, #48	@ 0x30
 800ac6e:	f100 0301 	add.w	r3, r0, #1
 800ac72:	d02a      	beq.n	800acca <_strtod_l+0x262>
 800ac74:	4499      	add	r9, r3
 800ac76:	eb00 0c05 	add.w	ip, r0, r5
 800ac7a:	462b      	mov	r3, r5
 800ac7c:	210a      	movs	r1, #10
 800ac7e:	4563      	cmp	r3, ip
 800ac80:	d10d      	bne.n	800ac9e <_strtod_l+0x236>
 800ac82:	1c69      	adds	r1, r5, #1
 800ac84:	4401      	add	r1, r0
 800ac86:	4428      	add	r0, r5
 800ac88:	2808      	cmp	r0, #8
 800ac8a:	dc16      	bgt.n	800acba <_strtod_l+0x252>
 800ac8c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ac8e:	230a      	movs	r3, #10
 800ac90:	fb03 2300 	mla	r3, r3, r0, r2
 800ac94:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac96:	2300      	movs	r3, #0
 800ac98:	e018      	b.n	800accc <_strtod_l+0x264>
 800ac9a:	4638      	mov	r0, r7
 800ac9c:	e7da      	b.n	800ac54 <_strtod_l+0x1ec>
 800ac9e:	2b08      	cmp	r3, #8
 800aca0:	f103 0301 	add.w	r3, r3, #1
 800aca4:	dc03      	bgt.n	800acae <_strtod_l+0x246>
 800aca6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800aca8:	434e      	muls	r6, r1
 800acaa:	960a      	str	r6, [sp, #40]	@ 0x28
 800acac:	e7e7      	b.n	800ac7e <_strtod_l+0x216>
 800acae:	2b10      	cmp	r3, #16
 800acb0:	bfde      	ittt	le
 800acb2:	9e08      	ldrle	r6, [sp, #32]
 800acb4:	434e      	mulle	r6, r1
 800acb6:	9608      	strle	r6, [sp, #32]
 800acb8:	e7e1      	b.n	800ac7e <_strtod_l+0x216>
 800acba:	280f      	cmp	r0, #15
 800acbc:	dceb      	bgt.n	800ac96 <_strtod_l+0x22e>
 800acbe:	9808      	ldr	r0, [sp, #32]
 800acc0:	230a      	movs	r3, #10
 800acc2:	fb03 2300 	mla	r3, r3, r0, r2
 800acc6:	9308      	str	r3, [sp, #32]
 800acc8:	e7e5      	b.n	800ac96 <_strtod_l+0x22e>
 800acca:	4629      	mov	r1, r5
 800accc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800acce:	1c50      	adds	r0, r2, #1
 800acd0:	9019      	str	r0, [sp, #100]	@ 0x64
 800acd2:	7852      	ldrb	r2, [r2, #1]
 800acd4:	4618      	mov	r0, r3
 800acd6:	460d      	mov	r5, r1
 800acd8:	e7b1      	b.n	800ac3e <_strtod_l+0x1d6>
 800acda:	f04f 0900 	mov.w	r9, #0
 800acde:	2301      	movs	r3, #1
 800ace0:	e77d      	b.n	800abde <_strtod_l+0x176>
 800ace2:	f04f 0c00 	mov.w	ip, #0
 800ace6:	1ca2      	adds	r2, r4, #2
 800ace8:	9219      	str	r2, [sp, #100]	@ 0x64
 800acea:	78a2      	ldrb	r2, [r4, #2]
 800acec:	e785      	b.n	800abfa <_strtod_l+0x192>
 800acee:	f04f 0c01 	mov.w	ip, #1
 800acf2:	e7f8      	b.n	800ace6 <_strtod_l+0x27e>
 800acf4:	08010a34 	.word	0x08010a34
 800acf8:	08010a1c 	.word	0x08010a1c
 800acfc:	7ff00000 	.word	0x7ff00000
 800ad00:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ad02:	1c51      	adds	r1, r2, #1
 800ad04:	9119      	str	r1, [sp, #100]	@ 0x64
 800ad06:	7852      	ldrb	r2, [r2, #1]
 800ad08:	2a30      	cmp	r2, #48	@ 0x30
 800ad0a:	d0f9      	beq.n	800ad00 <_strtod_l+0x298>
 800ad0c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ad10:	2908      	cmp	r1, #8
 800ad12:	f63f af78 	bhi.w	800ac06 <_strtod_l+0x19e>
 800ad16:	3a30      	subs	r2, #48	@ 0x30
 800ad18:	920e      	str	r2, [sp, #56]	@ 0x38
 800ad1a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ad1c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ad1e:	f04f 080a 	mov.w	r8, #10
 800ad22:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ad24:	1c56      	adds	r6, r2, #1
 800ad26:	9619      	str	r6, [sp, #100]	@ 0x64
 800ad28:	7852      	ldrb	r2, [r2, #1]
 800ad2a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ad2e:	f1be 0f09 	cmp.w	lr, #9
 800ad32:	d939      	bls.n	800ada8 <_strtod_l+0x340>
 800ad34:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ad36:	1a76      	subs	r6, r6, r1
 800ad38:	2e08      	cmp	r6, #8
 800ad3a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ad3e:	dc03      	bgt.n	800ad48 <_strtod_l+0x2e0>
 800ad40:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ad42:	4588      	cmp	r8, r1
 800ad44:	bfa8      	it	ge
 800ad46:	4688      	movge	r8, r1
 800ad48:	f1bc 0f00 	cmp.w	ip, #0
 800ad4c:	d001      	beq.n	800ad52 <_strtod_l+0x2ea>
 800ad4e:	f1c8 0800 	rsb	r8, r8, #0
 800ad52:	2d00      	cmp	r5, #0
 800ad54:	d14e      	bne.n	800adf4 <_strtod_l+0x38c>
 800ad56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ad58:	4308      	orrs	r0, r1
 800ad5a:	f47f aebe 	bne.w	800aada <_strtod_l+0x72>
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	f47f aed6 	bne.w	800ab10 <_strtod_l+0xa8>
 800ad64:	2a69      	cmp	r2, #105	@ 0x69
 800ad66:	d028      	beq.n	800adba <_strtod_l+0x352>
 800ad68:	dc25      	bgt.n	800adb6 <_strtod_l+0x34e>
 800ad6a:	2a49      	cmp	r2, #73	@ 0x49
 800ad6c:	d025      	beq.n	800adba <_strtod_l+0x352>
 800ad6e:	2a4e      	cmp	r2, #78	@ 0x4e
 800ad70:	f47f aece 	bne.w	800ab10 <_strtod_l+0xa8>
 800ad74:	499b      	ldr	r1, [pc, #620]	@ (800afe4 <_strtod_l+0x57c>)
 800ad76:	a819      	add	r0, sp, #100	@ 0x64
 800ad78:	f002 fe86 	bl	800da88 <__match>
 800ad7c:	2800      	cmp	r0, #0
 800ad7e:	f43f aec7 	beq.w	800ab10 <_strtod_l+0xa8>
 800ad82:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad84:	781b      	ldrb	r3, [r3, #0]
 800ad86:	2b28      	cmp	r3, #40	@ 0x28
 800ad88:	d12e      	bne.n	800ade8 <_strtod_l+0x380>
 800ad8a:	4997      	ldr	r1, [pc, #604]	@ (800afe8 <_strtod_l+0x580>)
 800ad8c:	aa1c      	add	r2, sp, #112	@ 0x70
 800ad8e:	a819      	add	r0, sp, #100	@ 0x64
 800ad90:	f002 fe8e 	bl	800dab0 <__hexnan>
 800ad94:	2805      	cmp	r0, #5
 800ad96:	d127      	bne.n	800ade8 <_strtod_l+0x380>
 800ad98:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ad9a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ad9e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ada2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ada6:	e698      	b.n	800aada <_strtod_l+0x72>
 800ada8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800adaa:	fb08 2101 	mla	r1, r8, r1, r2
 800adae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800adb2:	920e      	str	r2, [sp, #56]	@ 0x38
 800adb4:	e7b5      	b.n	800ad22 <_strtod_l+0x2ba>
 800adb6:	2a6e      	cmp	r2, #110	@ 0x6e
 800adb8:	e7da      	b.n	800ad70 <_strtod_l+0x308>
 800adba:	498c      	ldr	r1, [pc, #560]	@ (800afec <_strtod_l+0x584>)
 800adbc:	a819      	add	r0, sp, #100	@ 0x64
 800adbe:	f002 fe63 	bl	800da88 <__match>
 800adc2:	2800      	cmp	r0, #0
 800adc4:	f43f aea4 	beq.w	800ab10 <_strtod_l+0xa8>
 800adc8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800adca:	4989      	ldr	r1, [pc, #548]	@ (800aff0 <_strtod_l+0x588>)
 800adcc:	3b01      	subs	r3, #1
 800adce:	a819      	add	r0, sp, #100	@ 0x64
 800add0:	9319      	str	r3, [sp, #100]	@ 0x64
 800add2:	f002 fe59 	bl	800da88 <__match>
 800add6:	b910      	cbnz	r0, 800adde <_strtod_l+0x376>
 800add8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800adda:	3301      	adds	r3, #1
 800addc:	9319      	str	r3, [sp, #100]	@ 0x64
 800adde:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b000 <_strtod_l+0x598>
 800ade2:	f04f 0a00 	mov.w	sl, #0
 800ade6:	e678      	b.n	800aada <_strtod_l+0x72>
 800ade8:	4882      	ldr	r0, [pc, #520]	@ (800aff4 <_strtod_l+0x58c>)
 800adea:	f001 fd1d 	bl	800c828 <nan>
 800adee:	ec5b ab10 	vmov	sl, fp, d0
 800adf2:	e672      	b.n	800aada <_strtod_l+0x72>
 800adf4:	eba8 0309 	sub.w	r3, r8, r9
 800adf8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800adfa:	9309      	str	r3, [sp, #36]	@ 0x24
 800adfc:	2f00      	cmp	r7, #0
 800adfe:	bf08      	it	eq
 800ae00:	462f      	moveq	r7, r5
 800ae02:	2d10      	cmp	r5, #16
 800ae04:	462c      	mov	r4, r5
 800ae06:	bfa8      	it	ge
 800ae08:	2410      	movge	r4, #16
 800ae0a:	f7f5 fb8b 	bl	8000524 <__aeabi_ui2d>
 800ae0e:	2d09      	cmp	r5, #9
 800ae10:	4682      	mov	sl, r0
 800ae12:	468b      	mov	fp, r1
 800ae14:	dc13      	bgt.n	800ae3e <_strtod_l+0x3d6>
 800ae16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	f43f ae5e 	beq.w	800aada <_strtod_l+0x72>
 800ae1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae20:	dd78      	ble.n	800af14 <_strtod_l+0x4ac>
 800ae22:	2b16      	cmp	r3, #22
 800ae24:	dc5f      	bgt.n	800aee6 <_strtod_l+0x47e>
 800ae26:	4974      	ldr	r1, [pc, #464]	@ (800aff8 <_strtod_l+0x590>)
 800ae28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ae2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae30:	4652      	mov	r2, sl
 800ae32:	465b      	mov	r3, fp
 800ae34:	f7f5 fbf0 	bl	8000618 <__aeabi_dmul>
 800ae38:	4682      	mov	sl, r0
 800ae3a:	468b      	mov	fp, r1
 800ae3c:	e64d      	b.n	800aada <_strtod_l+0x72>
 800ae3e:	4b6e      	ldr	r3, [pc, #440]	@ (800aff8 <_strtod_l+0x590>)
 800ae40:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ae44:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ae48:	f7f5 fbe6 	bl	8000618 <__aeabi_dmul>
 800ae4c:	4682      	mov	sl, r0
 800ae4e:	9808      	ldr	r0, [sp, #32]
 800ae50:	468b      	mov	fp, r1
 800ae52:	f7f5 fb67 	bl	8000524 <__aeabi_ui2d>
 800ae56:	4602      	mov	r2, r0
 800ae58:	460b      	mov	r3, r1
 800ae5a:	4650      	mov	r0, sl
 800ae5c:	4659      	mov	r1, fp
 800ae5e:	f7f5 fa25 	bl	80002ac <__adddf3>
 800ae62:	2d0f      	cmp	r5, #15
 800ae64:	4682      	mov	sl, r0
 800ae66:	468b      	mov	fp, r1
 800ae68:	ddd5      	ble.n	800ae16 <_strtod_l+0x3ae>
 800ae6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae6c:	1b2c      	subs	r4, r5, r4
 800ae6e:	441c      	add	r4, r3
 800ae70:	2c00      	cmp	r4, #0
 800ae72:	f340 8096 	ble.w	800afa2 <_strtod_l+0x53a>
 800ae76:	f014 030f 	ands.w	r3, r4, #15
 800ae7a:	d00a      	beq.n	800ae92 <_strtod_l+0x42a>
 800ae7c:	495e      	ldr	r1, [pc, #376]	@ (800aff8 <_strtod_l+0x590>)
 800ae7e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ae82:	4652      	mov	r2, sl
 800ae84:	465b      	mov	r3, fp
 800ae86:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae8a:	f7f5 fbc5 	bl	8000618 <__aeabi_dmul>
 800ae8e:	4682      	mov	sl, r0
 800ae90:	468b      	mov	fp, r1
 800ae92:	f034 040f 	bics.w	r4, r4, #15
 800ae96:	d073      	beq.n	800af80 <_strtod_l+0x518>
 800ae98:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ae9c:	dd48      	ble.n	800af30 <_strtod_l+0x4c8>
 800ae9e:	2400      	movs	r4, #0
 800aea0:	46a0      	mov	r8, r4
 800aea2:	940a      	str	r4, [sp, #40]	@ 0x28
 800aea4:	46a1      	mov	r9, r4
 800aea6:	9a05      	ldr	r2, [sp, #20]
 800aea8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b000 <_strtod_l+0x598>
 800aeac:	2322      	movs	r3, #34	@ 0x22
 800aeae:	6013      	str	r3, [r2, #0]
 800aeb0:	f04f 0a00 	mov.w	sl, #0
 800aeb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	f43f ae0f 	beq.w	800aada <_strtod_l+0x72>
 800aebc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aebe:	9805      	ldr	r0, [sp, #20]
 800aec0:	f002 fee4 	bl	800dc8c <_Bfree>
 800aec4:	9805      	ldr	r0, [sp, #20]
 800aec6:	4649      	mov	r1, r9
 800aec8:	f002 fee0 	bl	800dc8c <_Bfree>
 800aecc:	9805      	ldr	r0, [sp, #20]
 800aece:	4641      	mov	r1, r8
 800aed0:	f002 fedc 	bl	800dc8c <_Bfree>
 800aed4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800aed6:	9805      	ldr	r0, [sp, #20]
 800aed8:	f002 fed8 	bl	800dc8c <_Bfree>
 800aedc:	9805      	ldr	r0, [sp, #20]
 800aede:	4621      	mov	r1, r4
 800aee0:	f002 fed4 	bl	800dc8c <_Bfree>
 800aee4:	e5f9      	b.n	800aada <_strtod_l+0x72>
 800aee6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aee8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800aeec:	4293      	cmp	r3, r2
 800aeee:	dbbc      	blt.n	800ae6a <_strtod_l+0x402>
 800aef0:	4c41      	ldr	r4, [pc, #260]	@ (800aff8 <_strtod_l+0x590>)
 800aef2:	f1c5 050f 	rsb	r5, r5, #15
 800aef6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800aefa:	4652      	mov	r2, sl
 800aefc:	465b      	mov	r3, fp
 800aefe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af02:	f7f5 fb89 	bl	8000618 <__aeabi_dmul>
 800af06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af08:	1b5d      	subs	r5, r3, r5
 800af0a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800af0e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800af12:	e78f      	b.n	800ae34 <_strtod_l+0x3cc>
 800af14:	3316      	adds	r3, #22
 800af16:	dba8      	blt.n	800ae6a <_strtod_l+0x402>
 800af18:	4b37      	ldr	r3, [pc, #220]	@ (800aff8 <_strtod_l+0x590>)
 800af1a:	eba9 0808 	sub.w	r8, r9, r8
 800af1e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800af22:	e9d8 2300 	ldrd	r2, r3, [r8]
 800af26:	4650      	mov	r0, sl
 800af28:	4659      	mov	r1, fp
 800af2a:	f7f5 fc9f 	bl	800086c <__aeabi_ddiv>
 800af2e:	e783      	b.n	800ae38 <_strtod_l+0x3d0>
 800af30:	4b32      	ldr	r3, [pc, #200]	@ (800affc <_strtod_l+0x594>)
 800af32:	9308      	str	r3, [sp, #32]
 800af34:	2300      	movs	r3, #0
 800af36:	1124      	asrs	r4, r4, #4
 800af38:	4650      	mov	r0, sl
 800af3a:	4659      	mov	r1, fp
 800af3c:	461e      	mov	r6, r3
 800af3e:	2c01      	cmp	r4, #1
 800af40:	dc21      	bgt.n	800af86 <_strtod_l+0x51e>
 800af42:	b10b      	cbz	r3, 800af48 <_strtod_l+0x4e0>
 800af44:	4682      	mov	sl, r0
 800af46:	468b      	mov	fp, r1
 800af48:	492c      	ldr	r1, [pc, #176]	@ (800affc <_strtod_l+0x594>)
 800af4a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800af4e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800af52:	4652      	mov	r2, sl
 800af54:	465b      	mov	r3, fp
 800af56:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af5a:	f7f5 fb5d 	bl	8000618 <__aeabi_dmul>
 800af5e:	4b28      	ldr	r3, [pc, #160]	@ (800b000 <_strtod_l+0x598>)
 800af60:	460a      	mov	r2, r1
 800af62:	400b      	ands	r3, r1
 800af64:	4927      	ldr	r1, [pc, #156]	@ (800b004 <_strtod_l+0x59c>)
 800af66:	428b      	cmp	r3, r1
 800af68:	4682      	mov	sl, r0
 800af6a:	d898      	bhi.n	800ae9e <_strtod_l+0x436>
 800af6c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800af70:	428b      	cmp	r3, r1
 800af72:	bf86      	itte	hi
 800af74:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b008 <_strtod_l+0x5a0>
 800af78:	f04f 3aff 	movhi.w	sl, #4294967295
 800af7c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800af80:	2300      	movs	r3, #0
 800af82:	9308      	str	r3, [sp, #32]
 800af84:	e07a      	b.n	800b07c <_strtod_l+0x614>
 800af86:	07e2      	lsls	r2, r4, #31
 800af88:	d505      	bpl.n	800af96 <_strtod_l+0x52e>
 800af8a:	9b08      	ldr	r3, [sp, #32]
 800af8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af90:	f7f5 fb42 	bl	8000618 <__aeabi_dmul>
 800af94:	2301      	movs	r3, #1
 800af96:	9a08      	ldr	r2, [sp, #32]
 800af98:	3208      	adds	r2, #8
 800af9a:	3601      	adds	r6, #1
 800af9c:	1064      	asrs	r4, r4, #1
 800af9e:	9208      	str	r2, [sp, #32]
 800afa0:	e7cd      	b.n	800af3e <_strtod_l+0x4d6>
 800afa2:	d0ed      	beq.n	800af80 <_strtod_l+0x518>
 800afa4:	4264      	negs	r4, r4
 800afa6:	f014 020f 	ands.w	r2, r4, #15
 800afaa:	d00a      	beq.n	800afc2 <_strtod_l+0x55a>
 800afac:	4b12      	ldr	r3, [pc, #72]	@ (800aff8 <_strtod_l+0x590>)
 800afae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800afb2:	4650      	mov	r0, sl
 800afb4:	4659      	mov	r1, fp
 800afb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afba:	f7f5 fc57 	bl	800086c <__aeabi_ddiv>
 800afbe:	4682      	mov	sl, r0
 800afc0:	468b      	mov	fp, r1
 800afc2:	1124      	asrs	r4, r4, #4
 800afc4:	d0dc      	beq.n	800af80 <_strtod_l+0x518>
 800afc6:	2c1f      	cmp	r4, #31
 800afc8:	dd20      	ble.n	800b00c <_strtod_l+0x5a4>
 800afca:	2400      	movs	r4, #0
 800afcc:	46a0      	mov	r8, r4
 800afce:	940a      	str	r4, [sp, #40]	@ 0x28
 800afd0:	46a1      	mov	r9, r4
 800afd2:	9a05      	ldr	r2, [sp, #20]
 800afd4:	2322      	movs	r3, #34	@ 0x22
 800afd6:	f04f 0a00 	mov.w	sl, #0
 800afda:	f04f 0b00 	mov.w	fp, #0
 800afde:	6013      	str	r3, [r2, #0]
 800afe0:	e768      	b.n	800aeb4 <_strtod_l+0x44c>
 800afe2:	bf00      	nop
 800afe4:	08010b7e 	.word	0x08010b7e
 800afe8:	08010a20 	.word	0x08010a20
 800afec:	08010b76 	.word	0x08010b76
 800aff0:	08010bb3 	.word	0x08010bb3
 800aff4:	08010e5f 	.word	0x08010e5f
 800aff8:	08010d30 	.word	0x08010d30
 800affc:	08010d08 	.word	0x08010d08
 800b000:	7ff00000 	.word	0x7ff00000
 800b004:	7ca00000 	.word	0x7ca00000
 800b008:	7fefffff 	.word	0x7fefffff
 800b00c:	f014 0310 	ands.w	r3, r4, #16
 800b010:	bf18      	it	ne
 800b012:	236a      	movne	r3, #106	@ 0x6a
 800b014:	4ea9      	ldr	r6, [pc, #676]	@ (800b2bc <_strtod_l+0x854>)
 800b016:	9308      	str	r3, [sp, #32]
 800b018:	4650      	mov	r0, sl
 800b01a:	4659      	mov	r1, fp
 800b01c:	2300      	movs	r3, #0
 800b01e:	07e2      	lsls	r2, r4, #31
 800b020:	d504      	bpl.n	800b02c <_strtod_l+0x5c4>
 800b022:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b026:	f7f5 faf7 	bl	8000618 <__aeabi_dmul>
 800b02a:	2301      	movs	r3, #1
 800b02c:	1064      	asrs	r4, r4, #1
 800b02e:	f106 0608 	add.w	r6, r6, #8
 800b032:	d1f4      	bne.n	800b01e <_strtod_l+0x5b6>
 800b034:	b10b      	cbz	r3, 800b03a <_strtod_l+0x5d2>
 800b036:	4682      	mov	sl, r0
 800b038:	468b      	mov	fp, r1
 800b03a:	9b08      	ldr	r3, [sp, #32]
 800b03c:	b1b3      	cbz	r3, 800b06c <_strtod_l+0x604>
 800b03e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b042:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b046:	2b00      	cmp	r3, #0
 800b048:	4659      	mov	r1, fp
 800b04a:	dd0f      	ble.n	800b06c <_strtod_l+0x604>
 800b04c:	2b1f      	cmp	r3, #31
 800b04e:	dd55      	ble.n	800b0fc <_strtod_l+0x694>
 800b050:	2b34      	cmp	r3, #52	@ 0x34
 800b052:	bfde      	ittt	le
 800b054:	f04f 33ff 	movle.w	r3, #4294967295
 800b058:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b05c:	4093      	lslle	r3, r2
 800b05e:	f04f 0a00 	mov.w	sl, #0
 800b062:	bfcc      	ite	gt
 800b064:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b068:	ea03 0b01 	andle.w	fp, r3, r1
 800b06c:	2200      	movs	r2, #0
 800b06e:	2300      	movs	r3, #0
 800b070:	4650      	mov	r0, sl
 800b072:	4659      	mov	r1, fp
 800b074:	f7f5 fd38 	bl	8000ae8 <__aeabi_dcmpeq>
 800b078:	2800      	cmp	r0, #0
 800b07a:	d1a6      	bne.n	800afca <_strtod_l+0x562>
 800b07c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b07e:	9300      	str	r3, [sp, #0]
 800b080:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b082:	9805      	ldr	r0, [sp, #20]
 800b084:	462b      	mov	r3, r5
 800b086:	463a      	mov	r2, r7
 800b088:	f002 fe68 	bl	800dd5c <__s2b>
 800b08c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b08e:	2800      	cmp	r0, #0
 800b090:	f43f af05 	beq.w	800ae9e <_strtod_l+0x436>
 800b094:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b096:	2a00      	cmp	r2, #0
 800b098:	eba9 0308 	sub.w	r3, r9, r8
 800b09c:	bfa8      	it	ge
 800b09e:	2300      	movge	r3, #0
 800b0a0:	9312      	str	r3, [sp, #72]	@ 0x48
 800b0a2:	2400      	movs	r4, #0
 800b0a4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b0a8:	9316      	str	r3, [sp, #88]	@ 0x58
 800b0aa:	46a0      	mov	r8, r4
 800b0ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0ae:	9805      	ldr	r0, [sp, #20]
 800b0b0:	6859      	ldr	r1, [r3, #4]
 800b0b2:	f002 fdab 	bl	800dc0c <_Balloc>
 800b0b6:	4681      	mov	r9, r0
 800b0b8:	2800      	cmp	r0, #0
 800b0ba:	f43f aef4 	beq.w	800aea6 <_strtod_l+0x43e>
 800b0be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0c0:	691a      	ldr	r2, [r3, #16]
 800b0c2:	3202      	adds	r2, #2
 800b0c4:	f103 010c 	add.w	r1, r3, #12
 800b0c8:	0092      	lsls	r2, r2, #2
 800b0ca:	300c      	adds	r0, #12
 800b0cc:	f001 fb9b 	bl	800c806 <memcpy>
 800b0d0:	ec4b ab10 	vmov	d0, sl, fp
 800b0d4:	9805      	ldr	r0, [sp, #20]
 800b0d6:	aa1c      	add	r2, sp, #112	@ 0x70
 800b0d8:	a91b      	add	r1, sp, #108	@ 0x6c
 800b0da:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b0de:	f003 f979 	bl	800e3d4 <__d2b>
 800b0e2:	901a      	str	r0, [sp, #104]	@ 0x68
 800b0e4:	2800      	cmp	r0, #0
 800b0e6:	f43f aede 	beq.w	800aea6 <_strtod_l+0x43e>
 800b0ea:	9805      	ldr	r0, [sp, #20]
 800b0ec:	2101      	movs	r1, #1
 800b0ee:	f002 fecb 	bl	800de88 <__i2b>
 800b0f2:	4680      	mov	r8, r0
 800b0f4:	b948      	cbnz	r0, 800b10a <_strtod_l+0x6a2>
 800b0f6:	f04f 0800 	mov.w	r8, #0
 800b0fa:	e6d4      	b.n	800aea6 <_strtod_l+0x43e>
 800b0fc:	f04f 32ff 	mov.w	r2, #4294967295
 800b100:	fa02 f303 	lsl.w	r3, r2, r3
 800b104:	ea03 0a0a 	and.w	sl, r3, sl
 800b108:	e7b0      	b.n	800b06c <_strtod_l+0x604>
 800b10a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b10c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b10e:	2d00      	cmp	r5, #0
 800b110:	bfab      	itete	ge
 800b112:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b114:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b116:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b118:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b11a:	bfac      	ite	ge
 800b11c:	18ef      	addge	r7, r5, r3
 800b11e:	1b5e      	sublt	r6, r3, r5
 800b120:	9b08      	ldr	r3, [sp, #32]
 800b122:	1aed      	subs	r5, r5, r3
 800b124:	4415      	add	r5, r2
 800b126:	4b66      	ldr	r3, [pc, #408]	@ (800b2c0 <_strtod_l+0x858>)
 800b128:	3d01      	subs	r5, #1
 800b12a:	429d      	cmp	r5, r3
 800b12c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b130:	da50      	bge.n	800b1d4 <_strtod_l+0x76c>
 800b132:	1b5b      	subs	r3, r3, r5
 800b134:	2b1f      	cmp	r3, #31
 800b136:	eba2 0203 	sub.w	r2, r2, r3
 800b13a:	f04f 0101 	mov.w	r1, #1
 800b13e:	dc3d      	bgt.n	800b1bc <_strtod_l+0x754>
 800b140:	fa01 f303 	lsl.w	r3, r1, r3
 800b144:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b146:	2300      	movs	r3, #0
 800b148:	9310      	str	r3, [sp, #64]	@ 0x40
 800b14a:	18bd      	adds	r5, r7, r2
 800b14c:	9b08      	ldr	r3, [sp, #32]
 800b14e:	42af      	cmp	r7, r5
 800b150:	4416      	add	r6, r2
 800b152:	441e      	add	r6, r3
 800b154:	463b      	mov	r3, r7
 800b156:	bfa8      	it	ge
 800b158:	462b      	movge	r3, r5
 800b15a:	42b3      	cmp	r3, r6
 800b15c:	bfa8      	it	ge
 800b15e:	4633      	movge	r3, r6
 800b160:	2b00      	cmp	r3, #0
 800b162:	bfc2      	ittt	gt
 800b164:	1aed      	subgt	r5, r5, r3
 800b166:	1af6      	subgt	r6, r6, r3
 800b168:	1aff      	subgt	r7, r7, r3
 800b16a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	dd16      	ble.n	800b19e <_strtod_l+0x736>
 800b170:	4641      	mov	r1, r8
 800b172:	9805      	ldr	r0, [sp, #20]
 800b174:	461a      	mov	r2, r3
 800b176:	f002 ff47 	bl	800e008 <__pow5mult>
 800b17a:	4680      	mov	r8, r0
 800b17c:	2800      	cmp	r0, #0
 800b17e:	d0ba      	beq.n	800b0f6 <_strtod_l+0x68e>
 800b180:	4601      	mov	r1, r0
 800b182:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b184:	9805      	ldr	r0, [sp, #20]
 800b186:	f002 fe95 	bl	800deb4 <__multiply>
 800b18a:	900e      	str	r0, [sp, #56]	@ 0x38
 800b18c:	2800      	cmp	r0, #0
 800b18e:	f43f ae8a 	beq.w	800aea6 <_strtod_l+0x43e>
 800b192:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b194:	9805      	ldr	r0, [sp, #20]
 800b196:	f002 fd79 	bl	800dc8c <_Bfree>
 800b19a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b19c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b19e:	2d00      	cmp	r5, #0
 800b1a0:	dc1d      	bgt.n	800b1de <_strtod_l+0x776>
 800b1a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	dd23      	ble.n	800b1f0 <_strtod_l+0x788>
 800b1a8:	4649      	mov	r1, r9
 800b1aa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b1ac:	9805      	ldr	r0, [sp, #20]
 800b1ae:	f002 ff2b 	bl	800e008 <__pow5mult>
 800b1b2:	4681      	mov	r9, r0
 800b1b4:	b9e0      	cbnz	r0, 800b1f0 <_strtod_l+0x788>
 800b1b6:	f04f 0900 	mov.w	r9, #0
 800b1ba:	e674      	b.n	800aea6 <_strtod_l+0x43e>
 800b1bc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b1c0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b1c4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b1c8:	35e2      	adds	r5, #226	@ 0xe2
 800b1ca:	fa01 f305 	lsl.w	r3, r1, r5
 800b1ce:	9310      	str	r3, [sp, #64]	@ 0x40
 800b1d0:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b1d2:	e7ba      	b.n	800b14a <_strtod_l+0x6e2>
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b1d8:	2301      	movs	r3, #1
 800b1da:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b1dc:	e7b5      	b.n	800b14a <_strtod_l+0x6e2>
 800b1de:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b1e0:	9805      	ldr	r0, [sp, #20]
 800b1e2:	462a      	mov	r2, r5
 800b1e4:	f002 ff6a 	bl	800e0bc <__lshift>
 800b1e8:	901a      	str	r0, [sp, #104]	@ 0x68
 800b1ea:	2800      	cmp	r0, #0
 800b1ec:	d1d9      	bne.n	800b1a2 <_strtod_l+0x73a>
 800b1ee:	e65a      	b.n	800aea6 <_strtod_l+0x43e>
 800b1f0:	2e00      	cmp	r6, #0
 800b1f2:	dd07      	ble.n	800b204 <_strtod_l+0x79c>
 800b1f4:	4649      	mov	r1, r9
 800b1f6:	9805      	ldr	r0, [sp, #20]
 800b1f8:	4632      	mov	r2, r6
 800b1fa:	f002 ff5f 	bl	800e0bc <__lshift>
 800b1fe:	4681      	mov	r9, r0
 800b200:	2800      	cmp	r0, #0
 800b202:	d0d8      	beq.n	800b1b6 <_strtod_l+0x74e>
 800b204:	2f00      	cmp	r7, #0
 800b206:	dd08      	ble.n	800b21a <_strtod_l+0x7b2>
 800b208:	4641      	mov	r1, r8
 800b20a:	9805      	ldr	r0, [sp, #20]
 800b20c:	463a      	mov	r2, r7
 800b20e:	f002 ff55 	bl	800e0bc <__lshift>
 800b212:	4680      	mov	r8, r0
 800b214:	2800      	cmp	r0, #0
 800b216:	f43f ae46 	beq.w	800aea6 <_strtod_l+0x43e>
 800b21a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b21c:	9805      	ldr	r0, [sp, #20]
 800b21e:	464a      	mov	r2, r9
 800b220:	f002 ffd4 	bl	800e1cc <__mdiff>
 800b224:	4604      	mov	r4, r0
 800b226:	2800      	cmp	r0, #0
 800b228:	f43f ae3d 	beq.w	800aea6 <_strtod_l+0x43e>
 800b22c:	68c3      	ldr	r3, [r0, #12]
 800b22e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b230:	2300      	movs	r3, #0
 800b232:	60c3      	str	r3, [r0, #12]
 800b234:	4641      	mov	r1, r8
 800b236:	f002 ffad 	bl	800e194 <__mcmp>
 800b23a:	2800      	cmp	r0, #0
 800b23c:	da46      	bge.n	800b2cc <_strtod_l+0x864>
 800b23e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b240:	ea53 030a 	orrs.w	r3, r3, sl
 800b244:	d16c      	bne.n	800b320 <_strtod_l+0x8b8>
 800b246:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d168      	bne.n	800b320 <_strtod_l+0x8b8>
 800b24e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b252:	0d1b      	lsrs	r3, r3, #20
 800b254:	051b      	lsls	r3, r3, #20
 800b256:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b25a:	d961      	bls.n	800b320 <_strtod_l+0x8b8>
 800b25c:	6963      	ldr	r3, [r4, #20]
 800b25e:	b913      	cbnz	r3, 800b266 <_strtod_l+0x7fe>
 800b260:	6923      	ldr	r3, [r4, #16]
 800b262:	2b01      	cmp	r3, #1
 800b264:	dd5c      	ble.n	800b320 <_strtod_l+0x8b8>
 800b266:	4621      	mov	r1, r4
 800b268:	2201      	movs	r2, #1
 800b26a:	9805      	ldr	r0, [sp, #20]
 800b26c:	f002 ff26 	bl	800e0bc <__lshift>
 800b270:	4641      	mov	r1, r8
 800b272:	4604      	mov	r4, r0
 800b274:	f002 ff8e 	bl	800e194 <__mcmp>
 800b278:	2800      	cmp	r0, #0
 800b27a:	dd51      	ble.n	800b320 <_strtod_l+0x8b8>
 800b27c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b280:	9a08      	ldr	r2, [sp, #32]
 800b282:	0d1b      	lsrs	r3, r3, #20
 800b284:	051b      	lsls	r3, r3, #20
 800b286:	2a00      	cmp	r2, #0
 800b288:	d06b      	beq.n	800b362 <_strtod_l+0x8fa>
 800b28a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b28e:	d868      	bhi.n	800b362 <_strtod_l+0x8fa>
 800b290:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b294:	f67f ae9d 	bls.w	800afd2 <_strtod_l+0x56a>
 800b298:	4b0a      	ldr	r3, [pc, #40]	@ (800b2c4 <_strtod_l+0x85c>)
 800b29a:	4650      	mov	r0, sl
 800b29c:	4659      	mov	r1, fp
 800b29e:	2200      	movs	r2, #0
 800b2a0:	f7f5 f9ba 	bl	8000618 <__aeabi_dmul>
 800b2a4:	4b08      	ldr	r3, [pc, #32]	@ (800b2c8 <_strtod_l+0x860>)
 800b2a6:	400b      	ands	r3, r1
 800b2a8:	4682      	mov	sl, r0
 800b2aa:	468b      	mov	fp, r1
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	f47f ae05 	bne.w	800aebc <_strtod_l+0x454>
 800b2b2:	9a05      	ldr	r2, [sp, #20]
 800b2b4:	2322      	movs	r3, #34	@ 0x22
 800b2b6:	6013      	str	r3, [r2, #0]
 800b2b8:	e600      	b.n	800aebc <_strtod_l+0x454>
 800b2ba:	bf00      	nop
 800b2bc:	08010a48 	.word	0x08010a48
 800b2c0:	fffffc02 	.word	0xfffffc02
 800b2c4:	39500000 	.word	0x39500000
 800b2c8:	7ff00000 	.word	0x7ff00000
 800b2cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b2d0:	d165      	bne.n	800b39e <_strtod_l+0x936>
 800b2d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b2d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b2d8:	b35a      	cbz	r2, 800b332 <_strtod_l+0x8ca>
 800b2da:	4a9f      	ldr	r2, [pc, #636]	@ (800b558 <_strtod_l+0xaf0>)
 800b2dc:	4293      	cmp	r3, r2
 800b2de:	d12b      	bne.n	800b338 <_strtod_l+0x8d0>
 800b2e0:	9b08      	ldr	r3, [sp, #32]
 800b2e2:	4651      	mov	r1, sl
 800b2e4:	b303      	cbz	r3, 800b328 <_strtod_l+0x8c0>
 800b2e6:	4b9d      	ldr	r3, [pc, #628]	@ (800b55c <_strtod_l+0xaf4>)
 800b2e8:	465a      	mov	r2, fp
 800b2ea:	4013      	ands	r3, r2
 800b2ec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b2f0:	f04f 32ff 	mov.w	r2, #4294967295
 800b2f4:	d81b      	bhi.n	800b32e <_strtod_l+0x8c6>
 800b2f6:	0d1b      	lsrs	r3, r3, #20
 800b2f8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b2fc:	fa02 f303 	lsl.w	r3, r2, r3
 800b300:	4299      	cmp	r1, r3
 800b302:	d119      	bne.n	800b338 <_strtod_l+0x8d0>
 800b304:	4b96      	ldr	r3, [pc, #600]	@ (800b560 <_strtod_l+0xaf8>)
 800b306:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b308:	429a      	cmp	r2, r3
 800b30a:	d102      	bne.n	800b312 <_strtod_l+0x8aa>
 800b30c:	3101      	adds	r1, #1
 800b30e:	f43f adca 	beq.w	800aea6 <_strtod_l+0x43e>
 800b312:	4b92      	ldr	r3, [pc, #584]	@ (800b55c <_strtod_l+0xaf4>)
 800b314:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b316:	401a      	ands	r2, r3
 800b318:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b31c:	f04f 0a00 	mov.w	sl, #0
 800b320:	9b08      	ldr	r3, [sp, #32]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d1b8      	bne.n	800b298 <_strtod_l+0x830>
 800b326:	e5c9      	b.n	800aebc <_strtod_l+0x454>
 800b328:	f04f 33ff 	mov.w	r3, #4294967295
 800b32c:	e7e8      	b.n	800b300 <_strtod_l+0x898>
 800b32e:	4613      	mov	r3, r2
 800b330:	e7e6      	b.n	800b300 <_strtod_l+0x898>
 800b332:	ea53 030a 	orrs.w	r3, r3, sl
 800b336:	d0a1      	beq.n	800b27c <_strtod_l+0x814>
 800b338:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b33a:	b1db      	cbz	r3, 800b374 <_strtod_l+0x90c>
 800b33c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b33e:	4213      	tst	r3, r2
 800b340:	d0ee      	beq.n	800b320 <_strtod_l+0x8b8>
 800b342:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b344:	9a08      	ldr	r2, [sp, #32]
 800b346:	4650      	mov	r0, sl
 800b348:	4659      	mov	r1, fp
 800b34a:	b1bb      	cbz	r3, 800b37c <_strtod_l+0x914>
 800b34c:	f7ff fb6e 	bl	800aa2c <sulp>
 800b350:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b354:	ec53 2b10 	vmov	r2, r3, d0
 800b358:	f7f4 ffa8 	bl	80002ac <__adddf3>
 800b35c:	4682      	mov	sl, r0
 800b35e:	468b      	mov	fp, r1
 800b360:	e7de      	b.n	800b320 <_strtod_l+0x8b8>
 800b362:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b366:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b36a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b36e:	f04f 3aff 	mov.w	sl, #4294967295
 800b372:	e7d5      	b.n	800b320 <_strtod_l+0x8b8>
 800b374:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b376:	ea13 0f0a 	tst.w	r3, sl
 800b37a:	e7e1      	b.n	800b340 <_strtod_l+0x8d8>
 800b37c:	f7ff fb56 	bl	800aa2c <sulp>
 800b380:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b384:	ec53 2b10 	vmov	r2, r3, d0
 800b388:	f7f4 ff8e 	bl	80002a8 <__aeabi_dsub>
 800b38c:	2200      	movs	r2, #0
 800b38e:	2300      	movs	r3, #0
 800b390:	4682      	mov	sl, r0
 800b392:	468b      	mov	fp, r1
 800b394:	f7f5 fba8 	bl	8000ae8 <__aeabi_dcmpeq>
 800b398:	2800      	cmp	r0, #0
 800b39a:	d0c1      	beq.n	800b320 <_strtod_l+0x8b8>
 800b39c:	e619      	b.n	800afd2 <_strtod_l+0x56a>
 800b39e:	4641      	mov	r1, r8
 800b3a0:	4620      	mov	r0, r4
 800b3a2:	f003 f86f 	bl	800e484 <__ratio>
 800b3a6:	ec57 6b10 	vmov	r6, r7, d0
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b3b0:	4630      	mov	r0, r6
 800b3b2:	4639      	mov	r1, r7
 800b3b4:	f7f5 fbac 	bl	8000b10 <__aeabi_dcmple>
 800b3b8:	2800      	cmp	r0, #0
 800b3ba:	d06f      	beq.n	800b49c <_strtod_l+0xa34>
 800b3bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d17a      	bne.n	800b4b8 <_strtod_l+0xa50>
 800b3c2:	f1ba 0f00 	cmp.w	sl, #0
 800b3c6:	d158      	bne.n	800b47a <_strtod_l+0xa12>
 800b3c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b3ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d15a      	bne.n	800b488 <_strtod_l+0xa20>
 800b3d2:	4b64      	ldr	r3, [pc, #400]	@ (800b564 <_strtod_l+0xafc>)
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	4630      	mov	r0, r6
 800b3d8:	4639      	mov	r1, r7
 800b3da:	f7f5 fb8f 	bl	8000afc <__aeabi_dcmplt>
 800b3de:	2800      	cmp	r0, #0
 800b3e0:	d159      	bne.n	800b496 <_strtod_l+0xa2e>
 800b3e2:	4630      	mov	r0, r6
 800b3e4:	4639      	mov	r1, r7
 800b3e6:	4b60      	ldr	r3, [pc, #384]	@ (800b568 <_strtod_l+0xb00>)
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	f7f5 f915 	bl	8000618 <__aeabi_dmul>
 800b3ee:	4606      	mov	r6, r0
 800b3f0:	460f      	mov	r7, r1
 800b3f2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b3f6:	9606      	str	r6, [sp, #24]
 800b3f8:	9307      	str	r3, [sp, #28]
 800b3fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b3fe:	4d57      	ldr	r5, [pc, #348]	@ (800b55c <_strtod_l+0xaf4>)
 800b400:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b404:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b406:	401d      	ands	r5, r3
 800b408:	4b58      	ldr	r3, [pc, #352]	@ (800b56c <_strtod_l+0xb04>)
 800b40a:	429d      	cmp	r5, r3
 800b40c:	f040 80b2 	bne.w	800b574 <_strtod_l+0xb0c>
 800b410:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b412:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b416:	ec4b ab10 	vmov	d0, sl, fp
 800b41a:	f002 ff6b 	bl	800e2f4 <__ulp>
 800b41e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b422:	ec51 0b10 	vmov	r0, r1, d0
 800b426:	f7f5 f8f7 	bl	8000618 <__aeabi_dmul>
 800b42a:	4652      	mov	r2, sl
 800b42c:	465b      	mov	r3, fp
 800b42e:	f7f4 ff3d 	bl	80002ac <__adddf3>
 800b432:	460b      	mov	r3, r1
 800b434:	4949      	ldr	r1, [pc, #292]	@ (800b55c <_strtod_l+0xaf4>)
 800b436:	4a4e      	ldr	r2, [pc, #312]	@ (800b570 <_strtod_l+0xb08>)
 800b438:	4019      	ands	r1, r3
 800b43a:	4291      	cmp	r1, r2
 800b43c:	4682      	mov	sl, r0
 800b43e:	d942      	bls.n	800b4c6 <_strtod_l+0xa5e>
 800b440:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b442:	4b47      	ldr	r3, [pc, #284]	@ (800b560 <_strtod_l+0xaf8>)
 800b444:	429a      	cmp	r2, r3
 800b446:	d103      	bne.n	800b450 <_strtod_l+0x9e8>
 800b448:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b44a:	3301      	adds	r3, #1
 800b44c:	f43f ad2b 	beq.w	800aea6 <_strtod_l+0x43e>
 800b450:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b560 <_strtod_l+0xaf8>
 800b454:	f04f 3aff 	mov.w	sl, #4294967295
 800b458:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b45a:	9805      	ldr	r0, [sp, #20]
 800b45c:	f002 fc16 	bl	800dc8c <_Bfree>
 800b460:	9805      	ldr	r0, [sp, #20]
 800b462:	4649      	mov	r1, r9
 800b464:	f002 fc12 	bl	800dc8c <_Bfree>
 800b468:	9805      	ldr	r0, [sp, #20]
 800b46a:	4641      	mov	r1, r8
 800b46c:	f002 fc0e 	bl	800dc8c <_Bfree>
 800b470:	9805      	ldr	r0, [sp, #20]
 800b472:	4621      	mov	r1, r4
 800b474:	f002 fc0a 	bl	800dc8c <_Bfree>
 800b478:	e618      	b.n	800b0ac <_strtod_l+0x644>
 800b47a:	f1ba 0f01 	cmp.w	sl, #1
 800b47e:	d103      	bne.n	800b488 <_strtod_l+0xa20>
 800b480:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b482:	2b00      	cmp	r3, #0
 800b484:	f43f ada5 	beq.w	800afd2 <_strtod_l+0x56a>
 800b488:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b538 <_strtod_l+0xad0>
 800b48c:	4f35      	ldr	r7, [pc, #212]	@ (800b564 <_strtod_l+0xafc>)
 800b48e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b492:	2600      	movs	r6, #0
 800b494:	e7b1      	b.n	800b3fa <_strtod_l+0x992>
 800b496:	4f34      	ldr	r7, [pc, #208]	@ (800b568 <_strtod_l+0xb00>)
 800b498:	2600      	movs	r6, #0
 800b49a:	e7aa      	b.n	800b3f2 <_strtod_l+0x98a>
 800b49c:	4b32      	ldr	r3, [pc, #200]	@ (800b568 <_strtod_l+0xb00>)
 800b49e:	4630      	mov	r0, r6
 800b4a0:	4639      	mov	r1, r7
 800b4a2:	2200      	movs	r2, #0
 800b4a4:	f7f5 f8b8 	bl	8000618 <__aeabi_dmul>
 800b4a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4aa:	4606      	mov	r6, r0
 800b4ac:	460f      	mov	r7, r1
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d09f      	beq.n	800b3f2 <_strtod_l+0x98a>
 800b4b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b4b6:	e7a0      	b.n	800b3fa <_strtod_l+0x992>
 800b4b8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b540 <_strtod_l+0xad8>
 800b4bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b4c0:	ec57 6b17 	vmov	r6, r7, d7
 800b4c4:	e799      	b.n	800b3fa <_strtod_l+0x992>
 800b4c6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b4ca:	9b08      	ldr	r3, [sp, #32]
 800b4cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d1c1      	bne.n	800b458 <_strtod_l+0x9f0>
 800b4d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b4d8:	0d1b      	lsrs	r3, r3, #20
 800b4da:	051b      	lsls	r3, r3, #20
 800b4dc:	429d      	cmp	r5, r3
 800b4de:	d1bb      	bne.n	800b458 <_strtod_l+0x9f0>
 800b4e0:	4630      	mov	r0, r6
 800b4e2:	4639      	mov	r1, r7
 800b4e4:	f7f5 fbf8 	bl	8000cd8 <__aeabi_d2lz>
 800b4e8:	f7f5 f868 	bl	80005bc <__aeabi_l2d>
 800b4ec:	4602      	mov	r2, r0
 800b4ee:	460b      	mov	r3, r1
 800b4f0:	4630      	mov	r0, r6
 800b4f2:	4639      	mov	r1, r7
 800b4f4:	f7f4 fed8 	bl	80002a8 <__aeabi_dsub>
 800b4f8:	460b      	mov	r3, r1
 800b4fa:	4602      	mov	r2, r0
 800b4fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b500:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b504:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b506:	ea46 060a 	orr.w	r6, r6, sl
 800b50a:	431e      	orrs	r6, r3
 800b50c:	d06f      	beq.n	800b5ee <_strtod_l+0xb86>
 800b50e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b548 <_strtod_l+0xae0>)
 800b510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b514:	f7f5 faf2 	bl	8000afc <__aeabi_dcmplt>
 800b518:	2800      	cmp	r0, #0
 800b51a:	f47f accf 	bne.w	800aebc <_strtod_l+0x454>
 800b51e:	a30c      	add	r3, pc, #48	@ (adr r3, 800b550 <_strtod_l+0xae8>)
 800b520:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b524:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b528:	f7f5 fb06 	bl	8000b38 <__aeabi_dcmpgt>
 800b52c:	2800      	cmp	r0, #0
 800b52e:	d093      	beq.n	800b458 <_strtod_l+0x9f0>
 800b530:	e4c4      	b.n	800aebc <_strtod_l+0x454>
 800b532:	bf00      	nop
 800b534:	f3af 8000 	nop.w
 800b538:	00000000 	.word	0x00000000
 800b53c:	bff00000 	.word	0xbff00000
 800b540:	00000000 	.word	0x00000000
 800b544:	3ff00000 	.word	0x3ff00000
 800b548:	94a03595 	.word	0x94a03595
 800b54c:	3fdfffff 	.word	0x3fdfffff
 800b550:	35afe535 	.word	0x35afe535
 800b554:	3fe00000 	.word	0x3fe00000
 800b558:	000fffff 	.word	0x000fffff
 800b55c:	7ff00000 	.word	0x7ff00000
 800b560:	7fefffff 	.word	0x7fefffff
 800b564:	3ff00000 	.word	0x3ff00000
 800b568:	3fe00000 	.word	0x3fe00000
 800b56c:	7fe00000 	.word	0x7fe00000
 800b570:	7c9fffff 	.word	0x7c9fffff
 800b574:	9b08      	ldr	r3, [sp, #32]
 800b576:	b323      	cbz	r3, 800b5c2 <_strtod_l+0xb5a>
 800b578:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b57c:	d821      	bhi.n	800b5c2 <_strtod_l+0xb5a>
 800b57e:	a328      	add	r3, pc, #160	@ (adr r3, 800b620 <_strtod_l+0xbb8>)
 800b580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b584:	4630      	mov	r0, r6
 800b586:	4639      	mov	r1, r7
 800b588:	f7f5 fac2 	bl	8000b10 <__aeabi_dcmple>
 800b58c:	b1a0      	cbz	r0, 800b5b8 <_strtod_l+0xb50>
 800b58e:	4639      	mov	r1, r7
 800b590:	4630      	mov	r0, r6
 800b592:	f7f5 fb19 	bl	8000bc8 <__aeabi_d2uiz>
 800b596:	2801      	cmp	r0, #1
 800b598:	bf38      	it	cc
 800b59a:	2001      	movcc	r0, #1
 800b59c:	f7f4 ffc2 	bl	8000524 <__aeabi_ui2d>
 800b5a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5a2:	4606      	mov	r6, r0
 800b5a4:	460f      	mov	r7, r1
 800b5a6:	b9fb      	cbnz	r3, 800b5e8 <_strtod_l+0xb80>
 800b5a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b5ac:	9014      	str	r0, [sp, #80]	@ 0x50
 800b5ae:	9315      	str	r3, [sp, #84]	@ 0x54
 800b5b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b5b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b5b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b5ba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b5be:	1b5b      	subs	r3, r3, r5
 800b5c0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b5c2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b5c6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b5ca:	f002 fe93 	bl	800e2f4 <__ulp>
 800b5ce:	4650      	mov	r0, sl
 800b5d0:	ec53 2b10 	vmov	r2, r3, d0
 800b5d4:	4659      	mov	r1, fp
 800b5d6:	f7f5 f81f 	bl	8000618 <__aeabi_dmul>
 800b5da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b5de:	f7f4 fe65 	bl	80002ac <__adddf3>
 800b5e2:	4682      	mov	sl, r0
 800b5e4:	468b      	mov	fp, r1
 800b5e6:	e770      	b.n	800b4ca <_strtod_l+0xa62>
 800b5e8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b5ec:	e7e0      	b.n	800b5b0 <_strtod_l+0xb48>
 800b5ee:	a30e      	add	r3, pc, #56	@ (adr r3, 800b628 <_strtod_l+0xbc0>)
 800b5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f4:	f7f5 fa82 	bl	8000afc <__aeabi_dcmplt>
 800b5f8:	e798      	b.n	800b52c <_strtod_l+0xac4>
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b5fe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b600:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b602:	6013      	str	r3, [r2, #0]
 800b604:	f7ff ba6d 	b.w	800aae2 <_strtod_l+0x7a>
 800b608:	2a65      	cmp	r2, #101	@ 0x65
 800b60a:	f43f ab66 	beq.w	800acda <_strtod_l+0x272>
 800b60e:	2a45      	cmp	r2, #69	@ 0x45
 800b610:	f43f ab63 	beq.w	800acda <_strtod_l+0x272>
 800b614:	2301      	movs	r3, #1
 800b616:	f7ff bb9e 	b.w	800ad56 <_strtod_l+0x2ee>
 800b61a:	bf00      	nop
 800b61c:	f3af 8000 	nop.w
 800b620:	ffc00000 	.word	0xffc00000
 800b624:	41dfffff 	.word	0x41dfffff
 800b628:	94a03595 	.word	0x94a03595
 800b62c:	3fcfffff 	.word	0x3fcfffff

0800b630 <_strtod_r>:
 800b630:	4b01      	ldr	r3, [pc, #4]	@ (800b638 <_strtod_r+0x8>)
 800b632:	f7ff ba19 	b.w	800aa68 <_strtod_l>
 800b636:	bf00      	nop
 800b638:	20000024 	.word	0x20000024

0800b63c <_strtol_l.constprop.0>:
 800b63c:	2b24      	cmp	r3, #36	@ 0x24
 800b63e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b642:	4686      	mov	lr, r0
 800b644:	4690      	mov	r8, r2
 800b646:	d801      	bhi.n	800b64c <_strtol_l.constprop.0+0x10>
 800b648:	2b01      	cmp	r3, #1
 800b64a:	d106      	bne.n	800b65a <_strtol_l.constprop.0+0x1e>
 800b64c:	f001 f8ae 	bl	800c7ac <__errno>
 800b650:	2316      	movs	r3, #22
 800b652:	6003      	str	r3, [r0, #0]
 800b654:	2000      	movs	r0, #0
 800b656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b65a:	4834      	ldr	r0, [pc, #208]	@ (800b72c <_strtol_l.constprop.0+0xf0>)
 800b65c:	460d      	mov	r5, r1
 800b65e:	462a      	mov	r2, r5
 800b660:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b664:	5d06      	ldrb	r6, [r0, r4]
 800b666:	f016 0608 	ands.w	r6, r6, #8
 800b66a:	d1f8      	bne.n	800b65e <_strtol_l.constprop.0+0x22>
 800b66c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b66e:	d12d      	bne.n	800b6cc <_strtol_l.constprop.0+0x90>
 800b670:	782c      	ldrb	r4, [r5, #0]
 800b672:	2601      	movs	r6, #1
 800b674:	1c95      	adds	r5, r2, #2
 800b676:	f033 0210 	bics.w	r2, r3, #16
 800b67a:	d109      	bne.n	800b690 <_strtol_l.constprop.0+0x54>
 800b67c:	2c30      	cmp	r4, #48	@ 0x30
 800b67e:	d12a      	bne.n	800b6d6 <_strtol_l.constprop.0+0x9a>
 800b680:	782a      	ldrb	r2, [r5, #0]
 800b682:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b686:	2a58      	cmp	r2, #88	@ 0x58
 800b688:	d125      	bne.n	800b6d6 <_strtol_l.constprop.0+0x9a>
 800b68a:	786c      	ldrb	r4, [r5, #1]
 800b68c:	2310      	movs	r3, #16
 800b68e:	3502      	adds	r5, #2
 800b690:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b694:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b698:	2200      	movs	r2, #0
 800b69a:	fbbc f9f3 	udiv	r9, ip, r3
 800b69e:	4610      	mov	r0, r2
 800b6a0:	fb03 ca19 	mls	sl, r3, r9, ip
 800b6a4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b6a8:	2f09      	cmp	r7, #9
 800b6aa:	d81b      	bhi.n	800b6e4 <_strtol_l.constprop.0+0xa8>
 800b6ac:	463c      	mov	r4, r7
 800b6ae:	42a3      	cmp	r3, r4
 800b6b0:	dd27      	ble.n	800b702 <_strtol_l.constprop.0+0xc6>
 800b6b2:	1c57      	adds	r7, r2, #1
 800b6b4:	d007      	beq.n	800b6c6 <_strtol_l.constprop.0+0x8a>
 800b6b6:	4581      	cmp	r9, r0
 800b6b8:	d320      	bcc.n	800b6fc <_strtol_l.constprop.0+0xc0>
 800b6ba:	d101      	bne.n	800b6c0 <_strtol_l.constprop.0+0x84>
 800b6bc:	45a2      	cmp	sl, r4
 800b6be:	db1d      	blt.n	800b6fc <_strtol_l.constprop.0+0xc0>
 800b6c0:	fb00 4003 	mla	r0, r0, r3, r4
 800b6c4:	2201      	movs	r2, #1
 800b6c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b6ca:	e7eb      	b.n	800b6a4 <_strtol_l.constprop.0+0x68>
 800b6cc:	2c2b      	cmp	r4, #43	@ 0x2b
 800b6ce:	bf04      	itt	eq
 800b6d0:	782c      	ldrbeq	r4, [r5, #0]
 800b6d2:	1c95      	addeq	r5, r2, #2
 800b6d4:	e7cf      	b.n	800b676 <_strtol_l.constprop.0+0x3a>
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d1da      	bne.n	800b690 <_strtol_l.constprop.0+0x54>
 800b6da:	2c30      	cmp	r4, #48	@ 0x30
 800b6dc:	bf0c      	ite	eq
 800b6de:	2308      	moveq	r3, #8
 800b6e0:	230a      	movne	r3, #10
 800b6e2:	e7d5      	b.n	800b690 <_strtol_l.constprop.0+0x54>
 800b6e4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b6e8:	2f19      	cmp	r7, #25
 800b6ea:	d801      	bhi.n	800b6f0 <_strtol_l.constprop.0+0xb4>
 800b6ec:	3c37      	subs	r4, #55	@ 0x37
 800b6ee:	e7de      	b.n	800b6ae <_strtol_l.constprop.0+0x72>
 800b6f0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b6f4:	2f19      	cmp	r7, #25
 800b6f6:	d804      	bhi.n	800b702 <_strtol_l.constprop.0+0xc6>
 800b6f8:	3c57      	subs	r4, #87	@ 0x57
 800b6fa:	e7d8      	b.n	800b6ae <_strtol_l.constprop.0+0x72>
 800b6fc:	f04f 32ff 	mov.w	r2, #4294967295
 800b700:	e7e1      	b.n	800b6c6 <_strtol_l.constprop.0+0x8a>
 800b702:	1c53      	adds	r3, r2, #1
 800b704:	d108      	bne.n	800b718 <_strtol_l.constprop.0+0xdc>
 800b706:	2322      	movs	r3, #34	@ 0x22
 800b708:	f8ce 3000 	str.w	r3, [lr]
 800b70c:	4660      	mov	r0, ip
 800b70e:	f1b8 0f00 	cmp.w	r8, #0
 800b712:	d0a0      	beq.n	800b656 <_strtol_l.constprop.0+0x1a>
 800b714:	1e69      	subs	r1, r5, #1
 800b716:	e006      	b.n	800b726 <_strtol_l.constprop.0+0xea>
 800b718:	b106      	cbz	r6, 800b71c <_strtol_l.constprop.0+0xe0>
 800b71a:	4240      	negs	r0, r0
 800b71c:	f1b8 0f00 	cmp.w	r8, #0
 800b720:	d099      	beq.n	800b656 <_strtol_l.constprop.0+0x1a>
 800b722:	2a00      	cmp	r2, #0
 800b724:	d1f6      	bne.n	800b714 <_strtol_l.constprop.0+0xd8>
 800b726:	f8c8 1000 	str.w	r1, [r8]
 800b72a:	e794      	b.n	800b656 <_strtol_l.constprop.0+0x1a>
 800b72c:	08010a71 	.word	0x08010a71

0800b730 <_strtol_r>:
 800b730:	f7ff bf84 	b.w	800b63c <_strtol_l.constprop.0>

0800b734 <strtol>:
 800b734:	4613      	mov	r3, r2
 800b736:	460a      	mov	r2, r1
 800b738:	4601      	mov	r1, r0
 800b73a:	4802      	ldr	r0, [pc, #8]	@ (800b744 <strtol+0x10>)
 800b73c:	6800      	ldr	r0, [r0, #0]
 800b73e:	f7ff bf7d 	b.w	800b63c <_strtol_l.constprop.0>
 800b742:	bf00      	nop
 800b744:	20000190 	.word	0x20000190

0800b748 <__cvt>:
 800b748:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b74c:	ec57 6b10 	vmov	r6, r7, d0
 800b750:	2f00      	cmp	r7, #0
 800b752:	460c      	mov	r4, r1
 800b754:	4619      	mov	r1, r3
 800b756:	463b      	mov	r3, r7
 800b758:	bfbb      	ittet	lt
 800b75a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b75e:	461f      	movlt	r7, r3
 800b760:	2300      	movge	r3, #0
 800b762:	232d      	movlt	r3, #45	@ 0x2d
 800b764:	700b      	strb	r3, [r1, #0]
 800b766:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b768:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b76c:	4691      	mov	r9, r2
 800b76e:	f023 0820 	bic.w	r8, r3, #32
 800b772:	bfbc      	itt	lt
 800b774:	4632      	movlt	r2, r6
 800b776:	4616      	movlt	r6, r2
 800b778:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b77c:	d005      	beq.n	800b78a <__cvt+0x42>
 800b77e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b782:	d100      	bne.n	800b786 <__cvt+0x3e>
 800b784:	3401      	adds	r4, #1
 800b786:	2102      	movs	r1, #2
 800b788:	e000      	b.n	800b78c <__cvt+0x44>
 800b78a:	2103      	movs	r1, #3
 800b78c:	ab03      	add	r3, sp, #12
 800b78e:	9301      	str	r3, [sp, #4]
 800b790:	ab02      	add	r3, sp, #8
 800b792:	9300      	str	r3, [sp, #0]
 800b794:	ec47 6b10 	vmov	d0, r6, r7
 800b798:	4653      	mov	r3, sl
 800b79a:	4622      	mov	r2, r4
 800b79c:	f001 f8dc 	bl	800c958 <_dtoa_r>
 800b7a0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b7a4:	4605      	mov	r5, r0
 800b7a6:	d119      	bne.n	800b7dc <__cvt+0x94>
 800b7a8:	f019 0f01 	tst.w	r9, #1
 800b7ac:	d00e      	beq.n	800b7cc <__cvt+0x84>
 800b7ae:	eb00 0904 	add.w	r9, r0, r4
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	4630      	mov	r0, r6
 800b7b8:	4639      	mov	r1, r7
 800b7ba:	f7f5 f995 	bl	8000ae8 <__aeabi_dcmpeq>
 800b7be:	b108      	cbz	r0, 800b7c4 <__cvt+0x7c>
 800b7c0:	f8cd 900c 	str.w	r9, [sp, #12]
 800b7c4:	2230      	movs	r2, #48	@ 0x30
 800b7c6:	9b03      	ldr	r3, [sp, #12]
 800b7c8:	454b      	cmp	r3, r9
 800b7ca:	d31e      	bcc.n	800b80a <__cvt+0xc2>
 800b7cc:	9b03      	ldr	r3, [sp, #12]
 800b7ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b7d0:	1b5b      	subs	r3, r3, r5
 800b7d2:	4628      	mov	r0, r5
 800b7d4:	6013      	str	r3, [r2, #0]
 800b7d6:	b004      	add	sp, #16
 800b7d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b7e0:	eb00 0904 	add.w	r9, r0, r4
 800b7e4:	d1e5      	bne.n	800b7b2 <__cvt+0x6a>
 800b7e6:	7803      	ldrb	r3, [r0, #0]
 800b7e8:	2b30      	cmp	r3, #48	@ 0x30
 800b7ea:	d10a      	bne.n	800b802 <__cvt+0xba>
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	4630      	mov	r0, r6
 800b7f2:	4639      	mov	r1, r7
 800b7f4:	f7f5 f978 	bl	8000ae8 <__aeabi_dcmpeq>
 800b7f8:	b918      	cbnz	r0, 800b802 <__cvt+0xba>
 800b7fa:	f1c4 0401 	rsb	r4, r4, #1
 800b7fe:	f8ca 4000 	str.w	r4, [sl]
 800b802:	f8da 3000 	ldr.w	r3, [sl]
 800b806:	4499      	add	r9, r3
 800b808:	e7d3      	b.n	800b7b2 <__cvt+0x6a>
 800b80a:	1c59      	adds	r1, r3, #1
 800b80c:	9103      	str	r1, [sp, #12]
 800b80e:	701a      	strb	r2, [r3, #0]
 800b810:	e7d9      	b.n	800b7c6 <__cvt+0x7e>

0800b812 <__exponent>:
 800b812:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b814:	2900      	cmp	r1, #0
 800b816:	bfba      	itte	lt
 800b818:	4249      	neglt	r1, r1
 800b81a:	232d      	movlt	r3, #45	@ 0x2d
 800b81c:	232b      	movge	r3, #43	@ 0x2b
 800b81e:	2909      	cmp	r1, #9
 800b820:	7002      	strb	r2, [r0, #0]
 800b822:	7043      	strb	r3, [r0, #1]
 800b824:	dd29      	ble.n	800b87a <__exponent+0x68>
 800b826:	f10d 0307 	add.w	r3, sp, #7
 800b82a:	461d      	mov	r5, r3
 800b82c:	270a      	movs	r7, #10
 800b82e:	461a      	mov	r2, r3
 800b830:	fbb1 f6f7 	udiv	r6, r1, r7
 800b834:	fb07 1416 	mls	r4, r7, r6, r1
 800b838:	3430      	adds	r4, #48	@ 0x30
 800b83a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b83e:	460c      	mov	r4, r1
 800b840:	2c63      	cmp	r4, #99	@ 0x63
 800b842:	f103 33ff 	add.w	r3, r3, #4294967295
 800b846:	4631      	mov	r1, r6
 800b848:	dcf1      	bgt.n	800b82e <__exponent+0x1c>
 800b84a:	3130      	adds	r1, #48	@ 0x30
 800b84c:	1e94      	subs	r4, r2, #2
 800b84e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b852:	1c41      	adds	r1, r0, #1
 800b854:	4623      	mov	r3, r4
 800b856:	42ab      	cmp	r3, r5
 800b858:	d30a      	bcc.n	800b870 <__exponent+0x5e>
 800b85a:	f10d 0309 	add.w	r3, sp, #9
 800b85e:	1a9b      	subs	r3, r3, r2
 800b860:	42ac      	cmp	r4, r5
 800b862:	bf88      	it	hi
 800b864:	2300      	movhi	r3, #0
 800b866:	3302      	adds	r3, #2
 800b868:	4403      	add	r3, r0
 800b86a:	1a18      	subs	r0, r3, r0
 800b86c:	b003      	add	sp, #12
 800b86e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b870:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b874:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b878:	e7ed      	b.n	800b856 <__exponent+0x44>
 800b87a:	2330      	movs	r3, #48	@ 0x30
 800b87c:	3130      	adds	r1, #48	@ 0x30
 800b87e:	7083      	strb	r3, [r0, #2]
 800b880:	70c1      	strb	r1, [r0, #3]
 800b882:	1d03      	adds	r3, r0, #4
 800b884:	e7f1      	b.n	800b86a <__exponent+0x58>
	...

0800b888 <_printf_float>:
 800b888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b88c:	b08d      	sub	sp, #52	@ 0x34
 800b88e:	460c      	mov	r4, r1
 800b890:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b894:	4616      	mov	r6, r2
 800b896:	461f      	mov	r7, r3
 800b898:	4605      	mov	r5, r0
 800b89a:	f000 ff2d 	bl	800c6f8 <_localeconv_r>
 800b89e:	6803      	ldr	r3, [r0, #0]
 800b8a0:	9304      	str	r3, [sp, #16]
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f7f4 fcf4 	bl	8000290 <strlen>
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800b8ac:	f8d8 3000 	ldr.w	r3, [r8]
 800b8b0:	9005      	str	r0, [sp, #20]
 800b8b2:	3307      	adds	r3, #7
 800b8b4:	f023 0307 	bic.w	r3, r3, #7
 800b8b8:	f103 0208 	add.w	r2, r3, #8
 800b8bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b8c0:	f8d4 b000 	ldr.w	fp, [r4]
 800b8c4:	f8c8 2000 	str.w	r2, [r8]
 800b8c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b8cc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b8d0:	9307      	str	r3, [sp, #28]
 800b8d2:	f8cd 8018 	str.w	r8, [sp, #24]
 800b8d6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b8da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b8de:	4b9c      	ldr	r3, [pc, #624]	@ (800bb50 <_printf_float+0x2c8>)
 800b8e0:	f04f 32ff 	mov.w	r2, #4294967295
 800b8e4:	f7f5 f932 	bl	8000b4c <__aeabi_dcmpun>
 800b8e8:	bb70      	cbnz	r0, 800b948 <_printf_float+0xc0>
 800b8ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b8ee:	4b98      	ldr	r3, [pc, #608]	@ (800bb50 <_printf_float+0x2c8>)
 800b8f0:	f04f 32ff 	mov.w	r2, #4294967295
 800b8f4:	f7f5 f90c 	bl	8000b10 <__aeabi_dcmple>
 800b8f8:	bb30      	cbnz	r0, 800b948 <_printf_float+0xc0>
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	4640      	mov	r0, r8
 800b900:	4649      	mov	r1, r9
 800b902:	f7f5 f8fb 	bl	8000afc <__aeabi_dcmplt>
 800b906:	b110      	cbz	r0, 800b90e <_printf_float+0x86>
 800b908:	232d      	movs	r3, #45	@ 0x2d
 800b90a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b90e:	4a91      	ldr	r2, [pc, #580]	@ (800bb54 <_printf_float+0x2cc>)
 800b910:	4b91      	ldr	r3, [pc, #580]	@ (800bb58 <_printf_float+0x2d0>)
 800b912:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b916:	bf94      	ite	ls
 800b918:	4690      	movls	r8, r2
 800b91a:	4698      	movhi	r8, r3
 800b91c:	2303      	movs	r3, #3
 800b91e:	6123      	str	r3, [r4, #16]
 800b920:	f02b 0304 	bic.w	r3, fp, #4
 800b924:	6023      	str	r3, [r4, #0]
 800b926:	f04f 0900 	mov.w	r9, #0
 800b92a:	9700      	str	r7, [sp, #0]
 800b92c:	4633      	mov	r3, r6
 800b92e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b930:	4621      	mov	r1, r4
 800b932:	4628      	mov	r0, r5
 800b934:	f000 f9d2 	bl	800bcdc <_printf_common>
 800b938:	3001      	adds	r0, #1
 800b93a:	f040 808d 	bne.w	800ba58 <_printf_float+0x1d0>
 800b93e:	f04f 30ff 	mov.w	r0, #4294967295
 800b942:	b00d      	add	sp, #52	@ 0x34
 800b944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b948:	4642      	mov	r2, r8
 800b94a:	464b      	mov	r3, r9
 800b94c:	4640      	mov	r0, r8
 800b94e:	4649      	mov	r1, r9
 800b950:	f7f5 f8fc 	bl	8000b4c <__aeabi_dcmpun>
 800b954:	b140      	cbz	r0, 800b968 <_printf_float+0xe0>
 800b956:	464b      	mov	r3, r9
 800b958:	2b00      	cmp	r3, #0
 800b95a:	bfbc      	itt	lt
 800b95c:	232d      	movlt	r3, #45	@ 0x2d
 800b95e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b962:	4a7e      	ldr	r2, [pc, #504]	@ (800bb5c <_printf_float+0x2d4>)
 800b964:	4b7e      	ldr	r3, [pc, #504]	@ (800bb60 <_printf_float+0x2d8>)
 800b966:	e7d4      	b.n	800b912 <_printf_float+0x8a>
 800b968:	6863      	ldr	r3, [r4, #4]
 800b96a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b96e:	9206      	str	r2, [sp, #24]
 800b970:	1c5a      	adds	r2, r3, #1
 800b972:	d13b      	bne.n	800b9ec <_printf_float+0x164>
 800b974:	2306      	movs	r3, #6
 800b976:	6063      	str	r3, [r4, #4]
 800b978:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b97c:	2300      	movs	r3, #0
 800b97e:	6022      	str	r2, [r4, #0]
 800b980:	9303      	str	r3, [sp, #12]
 800b982:	ab0a      	add	r3, sp, #40	@ 0x28
 800b984:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b988:	ab09      	add	r3, sp, #36	@ 0x24
 800b98a:	9300      	str	r3, [sp, #0]
 800b98c:	6861      	ldr	r1, [r4, #4]
 800b98e:	ec49 8b10 	vmov	d0, r8, r9
 800b992:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b996:	4628      	mov	r0, r5
 800b998:	f7ff fed6 	bl	800b748 <__cvt>
 800b99c:	9b06      	ldr	r3, [sp, #24]
 800b99e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b9a0:	2b47      	cmp	r3, #71	@ 0x47
 800b9a2:	4680      	mov	r8, r0
 800b9a4:	d129      	bne.n	800b9fa <_printf_float+0x172>
 800b9a6:	1cc8      	adds	r0, r1, #3
 800b9a8:	db02      	blt.n	800b9b0 <_printf_float+0x128>
 800b9aa:	6863      	ldr	r3, [r4, #4]
 800b9ac:	4299      	cmp	r1, r3
 800b9ae:	dd41      	ble.n	800ba34 <_printf_float+0x1ac>
 800b9b0:	f1aa 0a02 	sub.w	sl, sl, #2
 800b9b4:	fa5f fa8a 	uxtb.w	sl, sl
 800b9b8:	3901      	subs	r1, #1
 800b9ba:	4652      	mov	r2, sl
 800b9bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b9c0:	9109      	str	r1, [sp, #36]	@ 0x24
 800b9c2:	f7ff ff26 	bl	800b812 <__exponent>
 800b9c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b9c8:	1813      	adds	r3, r2, r0
 800b9ca:	2a01      	cmp	r2, #1
 800b9cc:	4681      	mov	r9, r0
 800b9ce:	6123      	str	r3, [r4, #16]
 800b9d0:	dc02      	bgt.n	800b9d8 <_printf_float+0x150>
 800b9d2:	6822      	ldr	r2, [r4, #0]
 800b9d4:	07d2      	lsls	r2, r2, #31
 800b9d6:	d501      	bpl.n	800b9dc <_printf_float+0x154>
 800b9d8:	3301      	adds	r3, #1
 800b9da:	6123      	str	r3, [r4, #16]
 800b9dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d0a2      	beq.n	800b92a <_printf_float+0xa2>
 800b9e4:	232d      	movs	r3, #45	@ 0x2d
 800b9e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9ea:	e79e      	b.n	800b92a <_printf_float+0xa2>
 800b9ec:	9a06      	ldr	r2, [sp, #24]
 800b9ee:	2a47      	cmp	r2, #71	@ 0x47
 800b9f0:	d1c2      	bne.n	800b978 <_printf_float+0xf0>
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d1c0      	bne.n	800b978 <_printf_float+0xf0>
 800b9f6:	2301      	movs	r3, #1
 800b9f8:	e7bd      	b.n	800b976 <_printf_float+0xee>
 800b9fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b9fe:	d9db      	bls.n	800b9b8 <_printf_float+0x130>
 800ba00:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ba04:	d118      	bne.n	800ba38 <_printf_float+0x1b0>
 800ba06:	2900      	cmp	r1, #0
 800ba08:	6863      	ldr	r3, [r4, #4]
 800ba0a:	dd0b      	ble.n	800ba24 <_printf_float+0x19c>
 800ba0c:	6121      	str	r1, [r4, #16]
 800ba0e:	b913      	cbnz	r3, 800ba16 <_printf_float+0x18e>
 800ba10:	6822      	ldr	r2, [r4, #0]
 800ba12:	07d0      	lsls	r0, r2, #31
 800ba14:	d502      	bpl.n	800ba1c <_printf_float+0x194>
 800ba16:	3301      	adds	r3, #1
 800ba18:	440b      	add	r3, r1
 800ba1a:	6123      	str	r3, [r4, #16]
 800ba1c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ba1e:	f04f 0900 	mov.w	r9, #0
 800ba22:	e7db      	b.n	800b9dc <_printf_float+0x154>
 800ba24:	b913      	cbnz	r3, 800ba2c <_printf_float+0x1a4>
 800ba26:	6822      	ldr	r2, [r4, #0]
 800ba28:	07d2      	lsls	r2, r2, #31
 800ba2a:	d501      	bpl.n	800ba30 <_printf_float+0x1a8>
 800ba2c:	3302      	adds	r3, #2
 800ba2e:	e7f4      	b.n	800ba1a <_printf_float+0x192>
 800ba30:	2301      	movs	r3, #1
 800ba32:	e7f2      	b.n	800ba1a <_printf_float+0x192>
 800ba34:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ba38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba3a:	4299      	cmp	r1, r3
 800ba3c:	db05      	blt.n	800ba4a <_printf_float+0x1c2>
 800ba3e:	6823      	ldr	r3, [r4, #0]
 800ba40:	6121      	str	r1, [r4, #16]
 800ba42:	07d8      	lsls	r0, r3, #31
 800ba44:	d5ea      	bpl.n	800ba1c <_printf_float+0x194>
 800ba46:	1c4b      	adds	r3, r1, #1
 800ba48:	e7e7      	b.n	800ba1a <_printf_float+0x192>
 800ba4a:	2900      	cmp	r1, #0
 800ba4c:	bfd4      	ite	le
 800ba4e:	f1c1 0202 	rsble	r2, r1, #2
 800ba52:	2201      	movgt	r2, #1
 800ba54:	4413      	add	r3, r2
 800ba56:	e7e0      	b.n	800ba1a <_printf_float+0x192>
 800ba58:	6823      	ldr	r3, [r4, #0]
 800ba5a:	055a      	lsls	r2, r3, #21
 800ba5c:	d407      	bmi.n	800ba6e <_printf_float+0x1e6>
 800ba5e:	6923      	ldr	r3, [r4, #16]
 800ba60:	4642      	mov	r2, r8
 800ba62:	4631      	mov	r1, r6
 800ba64:	4628      	mov	r0, r5
 800ba66:	47b8      	blx	r7
 800ba68:	3001      	adds	r0, #1
 800ba6a:	d12b      	bne.n	800bac4 <_printf_float+0x23c>
 800ba6c:	e767      	b.n	800b93e <_printf_float+0xb6>
 800ba6e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ba72:	f240 80dd 	bls.w	800bc30 <_printf_float+0x3a8>
 800ba76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	f7f5 f833 	bl	8000ae8 <__aeabi_dcmpeq>
 800ba82:	2800      	cmp	r0, #0
 800ba84:	d033      	beq.n	800baee <_printf_float+0x266>
 800ba86:	4a37      	ldr	r2, [pc, #220]	@ (800bb64 <_printf_float+0x2dc>)
 800ba88:	2301      	movs	r3, #1
 800ba8a:	4631      	mov	r1, r6
 800ba8c:	4628      	mov	r0, r5
 800ba8e:	47b8      	blx	r7
 800ba90:	3001      	adds	r0, #1
 800ba92:	f43f af54 	beq.w	800b93e <_printf_float+0xb6>
 800ba96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ba9a:	4543      	cmp	r3, r8
 800ba9c:	db02      	blt.n	800baa4 <_printf_float+0x21c>
 800ba9e:	6823      	ldr	r3, [r4, #0]
 800baa0:	07d8      	lsls	r0, r3, #31
 800baa2:	d50f      	bpl.n	800bac4 <_printf_float+0x23c>
 800baa4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800baa8:	4631      	mov	r1, r6
 800baaa:	4628      	mov	r0, r5
 800baac:	47b8      	blx	r7
 800baae:	3001      	adds	r0, #1
 800bab0:	f43f af45 	beq.w	800b93e <_printf_float+0xb6>
 800bab4:	f04f 0900 	mov.w	r9, #0
 800bab8:	f108 38ff 	add.w	r8, r8, #4294967295
 800babc:	f104 0a1a 	add.w	sl, r4, #26
 800bac0:	45c8      	cmp	r8, r9
 800bac2:	dc09      	bgt.n	800bad8 <_printf_float+0x250>
 800bac4:	6823      	ldr	r3, [r4, #0]
 800bac6:	079b      	lsls	r3, r3, #30
 800bac8:	f100 8103 	bmi.w	800bcd2 <_printf_float+0x44a>
 800bacc:	68e0      	ldr	r0, [r4, #12]
 800bace:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bad0:	4298      	cmp	r0, r3
 800bad2:	bfb8      	it	lt
 800bad4:	4618      	movlt	r0, r3
 800bad6:	e734      	b.n	800b942 <_printf_float+0xba>
 800bad8:	2301      	movs	r3, #1
 800bada:	4652      	mov	r2, sl
 800badc:	4631      	mov	r1, r6
 800bade:	4628      	mov	r0, r5
 800bae0:	47b8      	blx	r7
 800bae2:	3001      	adds	r0, #1
 800bae4:	f43f af2b 	beq.w	800b93e <_printf_float+0xb6>
 800bae8:	f109 0901 	add.w	r9, r9, #1
 800baec:	e7e8      	b.n	800bac0 <_printf_float+0x238>
 800baee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	dc39      	bgt.n	800bb68 <_printf_float+0x2e0>
 800baf4:	4a1b      	ldr	r2, [pc, #108]	@ (800bb64 <_printf_float+0x2dc>)
 800baf6:	2301      	movs	r3, #1
 800baf8:	4631      	mov	r1, r6
 800bafa:	4628      	mov	r0, r5
 800bafc:	47b8      	blx	r7
 800bafe:	3001      	adds	r0, #1
 800bb00:	f43f af1d 	beq.w	800b93e <_printf_float+0xb6>
 800bb04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bb08:	ea59 0303 	orrs.w	r3, r9, r3
 800bb0c:	d102      	bne.n	800bb14 <_printf_float+0x28c>
 800bb0e:	6823      	ldr	r3, [r4, #0]
 800bb10:	07d9      	lsls	r1, r3, #31
 800bb12:	d5d7      	bpl.n	800bac4 <_printf_float+0x23c>
 800bb14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb18:	4631      	mov	r1, r6
 800bb1a:	4628      	mov	r0, r5
 800bb1c:	47b8      	blx	r7
 800bb1e:	3001      	adds	r0, #1
 800bb20:	f43f af0d 	beq.w	800b93e <_printf_float+0xb6>
 800bb24:	f04f 0a00 	mov.w	sl, #0
 800bb28:	f104 0b1a 	add.w	fp, r4, #26
 800bb2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb2e:	425b      	negs	r3, r3
 800bb30:	4553      	cmp	r3, sl
 800bb32:	dc01      	bgt.n	800bb38 <_printf_float+0x2b0>
 800bb34:	464b      	mov	r3, r9
 800bb36:	e793      	b.n	800ba60 <_printf_float+0x1d8>
 800bb38:	2301      	movs	r3, #1
 800bb3a:	465a      	mov	r2, fp
 800bb3c:	4631      	mov	r1, r6
 800bb3e:	4628      	mov	r0, r5
 800bb40:	47b8      	blx	r7
 800bb42:	3001      	adds	r0, #1
 800bb44:	f43f aefb 	beq.w	800b93e <_printf_float+0xb6>
 800bb48:	f10a 0a01 	add.w	sl, sl, #1
 800bb4c:	e7ee      	b.n	800bb2c <_printf_float+0x2a4>
 800bb4e:	bf00      	nop
 800bb50:	7fefffff 	.word	0x7fefffff
 800bb54:	08010b71 	.word	0x08010b71
 800bb58:	08010b75 	.word	0x08010b75
 800bb5c:	08010b79 	.word	0x08010b79
 800bb60:	08010b7d 	.word	0x08010b7d
 800bb64:	08010e1f 	.word	0x08010e1f
 800bb68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bb6a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bb6e:	4553      	cmp	r3, sl
 800bb70:	bfa8      	it	ge
 800bb72:	4653      	movge	r3, sl
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	4699      	mov	r9, r3
 800bb78:	dc36      	bgt.n	800bbe8 <_printf_float+0x360>
 800bb7a:	f04f 0b00 	mov.w	fp, #0
 800bb7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bb82:	f104 021a 	add.w	r2, r4, #26
 800bb86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bb88:	9306      	str	r3, [sp, #24]
 800bb8a:	eba3 0309 	sub.w	r3, r3, r9
 800bb8e:	455b      	cmp	r3, fp
 800bb90:	dc31      	bgt.n	800bbf6 <_printf_float+0x36e>
 800bb92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb94:	459a      	cmp	sl, r3
 800bb96:	dc3a      	bgt.n	800bc0e <_printf_float+0x386>
 800bb98:	6823      	ldr	r3, [r4, #0]
 800bb9a:	07da      	lsls	r2, r3, #31
 800bb9c:	d437      	bmi.n	800bc0e <_printf_float+0x386>
 800bb9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bba0:	ebaa 0903 	sub.w	r9, sl, r3
 800bba4:	9b06      	ldr	r3, [sp, #24]
 800bba6:	ebaa 0303 	sub.w	r3, sl, r3
 800bbaa:	4599      	cmp	r9, r3
 800bbac:	bfa8      	it	ge
 800bbae:	4699      	movge	r9, r3
 800bbb0:	f1b9 0f00 	cmp.w	r9, #0
 800bbb4:	dc33      	bgt.n	800bc1e <_printf_float+0x396>
 800bbb6:	f04f 0800 	mov.w	r8, #0
 800bbba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bbbe:	f104 0b1a 	add.w	fp, r4, #26
 800bbc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbc4:	ebaa 0303 	sub.w	r3, sl, r3
 800bbc8:	eba3 0309 	sub.w	r3, r3, r9
 800bbcc:	4543      	cmp	r3, r8
 800bbce:	f77f af79 	ble.w	800bac4 <_printf_float+0x23c>
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	465a      	mov	r2, fp
 800bbd6:	4631      	mov	r1, r6
 800bbd8:	4628      	mov	r0, r5
 800bbda:	47b8      	blx	r7
 800bbdc:	3001      	adds	r0, #1
 800bbde:	f43f aeae 	beq.w	800b93e <_printf_float+0xb6>
 800bbe2:	f108 0801 	add.w	r8, r8, #1
 800bbe6:	e7ec      	b.n	800bbc2 <_printf_float+0x33a>
 800bbe8:	4642      	mov	r2, r8
 800bbea:	4631      	mov	r1, r6
 800bbec:	4628      	mov	r0, r5
 800bbee:	47b8      	blx	r7
 800bbf0:	3001      	adds	r0, #1
 800bbf2:	d1c2      	bne.n	800bb7a <_printf_float+0x2f2>
 800bbf4:	e6a3      	b.n	800b93e <_printf_float+0xb6>
 800bbf6:	2301      	movs	r3, #1
 800bbf8:	4631      	mov	r1, r6
 800bbfa:	4628      	mov	r0, r5
 800bbfc:	9206      	str	r2, [sp, #24]
 800bbfe:	47b8      	blx	r7
 800bc00:	3001      	adds	r0, #1
 800bc02:	f43f ae9c 	beq.w	800b93e <_printf_float+0xb6>
 800bc06:	9a06      	ldr	r2, [sp, #24]
 800bc08:	f10b 0b01 	add.w	fp, fp, #1
 800bc0c:	e7bb      	b.n	800bb86 <_printf_float+0x2fe>
 800bc0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc12:	4631      	mov	r1, r6
 800bc14:	4628      	mov	r0, r5
 800bc16:	47b8      	blx	r7
 800bc18:	3001      	adds	r0, #1
 800bc1a:	d1c0      	bne.n	800bb9e <_printf_float+0x316>
 800bc1c:	e68f      	b.n	800b93e <_printf_float+0xb6>
 800bc1e:	9a06      	ldr	r2, [sp, #24]
 800bc20:	464b      	mov	r3, r9
 800bc22:	4442      	add	r2, r8
 800bc24:	4631      	mov	r1, r6
 800bc26:	4628      	mov	r0, r5
 800bc28:	47b8      	blx	r7
 800bc2a:	3001      	adds	r0, #1
 800bc2c:	d1c3      	bne.n	800bbb6 <_printf_float+0x32e>
 800bc2e:	e686      	b.n	800b93e <_printf_float+0xb6>
 800bc30:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bc34:	f1ba 0f01 	cmp.w	sl, #1
 800bc38:	dc01      	bgt.n	800bc3e <_printf_float+0x3b6>
 800bc3a:	07db      	lsls	r3, r3, #31
 800bc3c:	d536      	bpl.n	800bcac <_printf_float+0x424>
 800bc3e:	2301      	movs	r3, #1
 800bc40:	4642      	mov	r2, r8
 800bc42:	4631      	mov	r1, r6
 800bc44:	4628      	mov	r0, r5
 800bc46:	47b8      	blx	r7
 800bc48:	3001      	adds	r0, #1
 800bc4a:	f43f ae78 	beq.w	800b93e <_printf_float+0xb6>
 800bc4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc52:	4631      	mov	r1, r6
 800bc54:	4628      	mov	r0, r5
 800bc56:	47b8      	blx	r7
 800bc58:	3001      	adds	r0, #1
 800bc5a:	f43f ae70 	beq.w	800b93e <_printf_float+0xb6>
 800bc5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bc62:	2200      	movs	r2, #0
 800bc64:	2300      	movs	r3, #0
 800bc66:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bc6a:	f7f4 ff3d 	bl	8000ae8 <__aeabi_dcmpeq>
 800bc6e:	b9c0      	cbnz	r0, 800bca2 <_printf_float+0x41a>
 800bc70:	4653      	mov	r3, sl
 800bc72:	f108 0201 	add.w	r2, r8, #1
 800bc76:	4631      	mov	r1, r6
 800bc78:	4628      	mov	r0, r5
 800bc7a:	47b8      	blx	r7
 800bc7c:	3001      	adds	r0, #1
 800bc7e:	d10c      	bne.n	800bc9a <_printf_float+0x412>
 800bc80:	e65d      	b.n	800b93e <_printf_float+0xb6>
 800bc82:	2301      	movs	r3, #1
 800bc84:	465a      	mov	r2, fp
 800bc86:	4631      	mov	r1, r6
 800bc88:	4628      	mov	r0, r5
 800bc8a:	47b8      	blx	r7
 800bc8c:	3001      	adds	r0, #1
 800bc8e:	f43f ae56 	beq.w	800b93e <_printf_float+0xb6>
 800bc92:	f108 0801 	add.w	r8, r8, #1
 800bc96:	45d0      	cmp	r8, sl
 800bc98:	dbf3      	blt.n	800bc82 <_printf_float+0x3fa>
 800bc9a:	464b      	mov	r3, r9
 800bc9c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bca0:	e6df      	b.n	800ba62 <_printf_float+0x1da>
 800bca2:	f04f 0800 	mov.w	r8, #0
 800bca6:	f104 0b1a 	add.w	fp, r4, #26
 800bcaa:	e7f4      	b.n	800bc96 <_printf_float+0x40e>
 800bcac:	2301      	movs	r3, #1
 800bcae:	4642      	mov	r2, r8
 800bcb0:	e7e1      	b.n	800bc76 <_printf_float+0x3ee>
 800bcb2:	2301      	movs	r3, #1
 800bcb4:	464a      	mov	r2, r9
 800bcb6:	4631      	mov	r1, r6
 800bcb8:	4628      	mov	r0, r5
 800bcba:	47b8      	blx	r7
 800bcbc:	3001      	adds	r0, #1
 800bcbe:	f43f ae3e 	beq.w	800b93e <_printf_float+0xb6>
 800bcc2:	f108 0801 	add.w	r8, r8, #1
 800bcc6:	68e3      	ldr	r3, [r4, #12]
 800bcc8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bcca:	1a5b      	subs	r3, r3, r1
 800bccc:	4543      	cmp	r3, r8
 800bcce:	dcf0      	bgt.n	800bcb2 <_printf_float+0x42a>
 800bcd0:	e6fc      	b.n	800bacc <_printf_float+0x244>
 800bcd2:	f04f 0800 	mov.w	r8, #0
 800bcd6:	f104 0919 	add.w	r9, r4, #25
 800bcda:	e7f4      	b.n	800bcc6 <_printf_float+0x43e>

0800bcdc <_printf_common>:
 800bcdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bce0:	4616      	mov	r6, r2
 800bce2:	4698      	mov	r8, r3
 800bce4:	688a      	ldr	r2, [r1, #8]
 800bce6:	690b      	ldr	r3, [r1, #16]
 800bce8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bcec:	4293      	cmp	r3, r2
 800bcee:	bfb8      	it	lt
 800bcf0:	4613      	movlt	r3, r2
 800bcf2:	6033      	str	r3, [r6, #0]
 800bcf4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bcf8:	4607      	mov	r7, r0
 800bcfa:	460c      	mov	r4, r1
 800bcfc:	b10a      	cbz	r2, 800bd02 <_printf_common+0x26>
 800bcfe:	3301      	adds	r3, #1
 800bd00:	6033      	str	r3, [r6, #0]
 800bd02:	6823      	ldr	r3, [r4, #0]
 800bd04:	0699      	lsls	r1, r3, #26
 800bd06:	bf42      	ittt	mi
 800bd08:	6833      	ldrmi	r3, [r6, #0]
 800bd0a:	3302      	addmi	r3, #2
 800bd0c:	6033      	strmi	r3, [r6, #0]
 800bd0e:	6825      	ldr	r5, [r4, #0]
 800bd10:	f015 0506 	ands.w	r5, r5, #6
 800bd14:	d106      	bne.n	800bd24 <_printf_common+0x48>
 800bd16:	f104 0a19 	add.w	sl, r4, #25
 800bd1a:	68e3      	ldr	r3, [r4, #12]
 800bd1c:	6832      	ldr	r2, [r6, #0]
 800bd1e:	1a9b      	subs	r3, r3, r2
 800bd20:	42ab      	cmp	r3, r5
 800bd22:	dc26      	bgt.n	800bd72 <_printf_common+0x96>
 800bd24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bd28:	6822      	ldr	r2, [r4, #0]
 800bd2a:	3b00      	subs	r3, #0
 800bd2c:	bf18      	it	ne
 800bd2e:	2301      	movne	r3, #1
 800bd30:	0692      	lsls	r2, r2, #26
 800bd32:	d42b      	bmi.n	800bd8c <_printf_common+0xb0>
 800bd34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bd38:	4641      	mov	r1, r8
 800bd3a:	4638      	mov	r0, r7
 800bd3c:	47c8      	blx	r9
 800bd3e:	3001      	adds	r0, #1
 800bd40:	d01e      	beq.n	800bd80 <_printf_common+0xa4>
 800bd42:	6823      	ldr	r3, [r4, #0]
 800bd44:	6922      	ldr	r2, [r4, #16]
 800bd46:	f003 0306 	and.w	r3, r3, #6
 800bd4a:	2b04      	cmp	r3, #4
 800bd4c:	bf02      	ittt	eq
 800bd4e:	68e5      	ldreq	r5, [r4, #12]
 800bd50:	6833      	ldreq	r3, [r6, #0]
 800bd52:	1aed      	subeq	r5, r5, r3
 800bd54:	68a3      	ldr	r3, [r4, #8]
 800bd56:	bf0c      	ite	eq
 800bd58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bd5c:	2500      	movne	r5, #0
 800bd5e:	4293      	cmp	r3, r2
 800bd60:	bfc4      	itt	gt
 800bd62:	1a9b      	subgt	r3, r3, r2
 800bd64:	18ed      	addgt	r5, r5, r3
 800bd66:	2600      	movs	r6, #0
 800bd68:	341a      	adds	r4, #26
 800bd6a:	42b5      	cmp	r5, r6
 800bd6c:	d11a      	bne.n	800bda4 <_printf_common+0xc8>
 800bd6e:	2000      	movs	r0, #0
 800bd70:	e008      	b.n	800bd84 <_printf_common+0xa8>
 800bd72:	2301      	movs	r3, #1
 800bd74:	4652      	mov	r2, sl
 800bd76:	4641      	mov	r1, r8
 800bd78:	4638      	mov	r0, r7
 800bd7a:	47c8      	blx	r9
 800bd7c:	3001      	adds	r0, #1
 800bd7e:	d103      	bne.n	800bd88 <_printf_common+0xac>
 800bd80:	f04f 30ff 	mov.w	r0, #4294967295
 800bd84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd88:	3501      	adds	r5, #1
 800bd8a:	e7c6      	b.n	800bd1a <_printf_common+0x3e>
 800bd8c:	18e1      	adds	r1, r4, r3
 800bd8e:	1c5a      	adds	r2, r3, #1
 800bd90:	2030      	movs	r0, #48	@ 0x30
 800bd92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bd96:	4422      	add	r2, r4
 800bd98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bd9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bda0:	3302      	adds	r3, #2
 800bda2:	e7c7      	b.n	800bd34 <_printf_common+0x58>
 800bda4:	2301      	movs	r3, #1
 800bda6:	4622      	mov	r2, r4
 800bda8:	4641      	mov	r1, r8
 800bdaa:	4638      	mov	r0, r7
 800bdac:	47c8      	blx	r9
 800bdae:	3001      	adds	r0, #1
 800bdb0:	d0e6      	beq.n	800bd80 <_printf_common+0xa4>
 800bdb2:	3601      	adds	r6, #1
 800bdb4:	e7d9      	b.n	800bd6a <_printf_common+0x8e>
	...

0800bdb8 <_printf_i>:
 800bdb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bdbc:	7e0f      	ldrb	r7, [r1, #24]
 800bdbe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bdc0:	2f78      	cmp	r7, #120	@ 0x78
 800bdc2:	4691      	mov	r9, r2
 800bdc4:	4680      	mov	r8, r0
 800bdc6:	460c      	mov	r4, r1
 800bdc8:	469a      	mov	sl, r3
 800bdca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bdce:	d807      	bhi.n	800bde0 <_printf_i+0x28>
 800bdd0:	2f62      	cmp	r7, #98	@ 0x62
 800bdd2:	d80a      	bhi.n	800bdea <_printf_i+0x32>
 800bdd4:	2f00      	cmp	r7, #0
 800bdd6:	f000 80d2 	beq.w	800bf7e <_printf_i+0x1c6>
 800bdda:	2f58      	cmp	r7, #88	@ 0x58
 800bddc:	f000 80b9 	beq.w	800bf52 <_printf_i+0x19a>
 800bde0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bde4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bde8:	e03a      	b.n	800be60 <_printf_i+0xa8>
 800bdea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bdee:	2b15      	cmp	r3, #21
 800bdf0:	d8f6      	bhi.n	800bde0 <_printf_i+0x28>
 800bdf2:	a101      	add	r1, pc, #4	@ (adr r1, 800bdf8 <_printf_i+0x40>)
 800bdf4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bdf8:	0800be51 	.word	0x0800be51
 800bdfc:	0800be65 	.word	0x0800be65
 800be00:	0800bde1 	.word	0x0800bde1
 800be04:	0800bde1 	.word	0x0800bde1
 800be08:	0800bde1 	.word	0x0800bde1
 800be0c:	0800bde1 	.word	0x0800bde1
 800be10:	0800be65 	.word	0x0800be65
 800be14:	0800bde1 	.word	0x0800bde1
 800be18:	0800bde1 	.word	0x0800bde1
 800be1c:	0800bde1 	.word	0x0800bde1
 800be20:	0800bde1 	.word	0x0800bde1
 800be24:	0800bf65 	.word	0x0800bf65
 800be28:	0800be8f 	.word	0x0800be8f
 800be2c:	0800bf1f 	.word	0x0800bf1f
 800be30:	0800bde1 	.word	0x0800bde1
 800be34:	0800bde1 	.word	0x0800bde1
 800be38:	0800bf87 	.word	0x0800bf87
 800be3c:	0800bde1 	.word	0x0800bde1
 800be40:	0800be8f 	.word	0x0800be8f
 800be44:	0800bde1 	.word	0x0800bde1
 800be48:	0800bde1 	.word	0x0800bde1
 800be4c:	0800bf27 	.word	0x0800bf27
 800be50:	6833      	ldr	r3, [r6, #0]
 800be52:	1d1a      	adds	r2, r3, #4
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	6032      	str	r2, [r6, #0]
 800be58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800be5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800be60:	2301      	movs	r3, #1
 800be62:	e09d      	b.n	800bfa0 <_printf_i+0x1e8>
 800be64:	6833      	ldr	r3, [r6, #0]
 800be66:	6820      	ldr	r0, [r4, #0]
 800be68:	1d19      	adds	r1, r3, #4
 800be6a:	6031      	str	r1, [r6, #0]
 800be6c:	0606      	lsls	r6, r0, #24
 800be6e:	d501      	bpl.n	800be74 <_printf_i+0xbc>
 800be70:	681d      	ldr	r5, [r3, #0]
 800be72:	e003      	b.n	800be7c <_printf_i+0xc4>
 800be74:	0645      	lsls	r5, r0, #25
 800be76:	d5fb      	bpl.n	800be70 <_printf_i+0xb8>
 800be78:	f9b3 5000 	ldrsh.w	r5, [r3]
 800be7c:	2d00      	cmp	r5, #0
 800be7e:	da03      	bge.n	800be88 <_printf_i+0xd0>
 800be80:	232d      	movs	r3, #45	@ 0x2d
 800be82:	426d      	negs	r5, r5
 800be84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be88:	4859      	ldr	r0, [pc, #356]	@ (800bff0 <_printf_i+0x238>)
 800be8a:	230a      	movs	r3, #10
 800be8c:	e011      	b.n	800beb2 <_printf_i+0xfa>
 800be8e:	6821      	ldr	r1, [r4, #0]
 800be90:	6833      	ldr	r3, [r6, #0]
 800be92:	0608      	lsls	r0, r1, #24
 800be94:	f853 5b04 	ldr.w	r5, [r3], #4
 800be98:	d402      	bmi.n	800bea0 <_printf_i+0xe8>
 800be9a:	0649      	lsls	r1, r1, #25
 800be9c:	bf48      	it	mi
 800be9e:	b2ad      	uxthmi	r5, r5
 800bea0:	2f6f      	cmp	r7, #111	@ 0x6f
 800bea2:	4853      	ldr	r0, [pc, #332]	@ (800bff0 <_printf_i+0x238>)
 800bea4:	6033      	str	r3, [r6, #0]
 800bea6:	bf14      	ite	ne
 800bea8:	230a      	movne	r3, #10
 800beaa:	2308      	moveq	r3, #8
 800beac:	2100      	movs	r1, #0
 800beae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800beb2:	6866      	ldr	r6, [r4, #4]
 800beb4:	60a6      	str	r6, [r4, #8]
 800beb6:	2e00      	cmp	r6, #0
 800beb8:	bfa2      	ittt	ge
 800beba:	6821      	ldrge	r1, [r4, #0]
 800bebc:	f021 0104 	bicge.w	r1, r1, #4
 800bec0:	6021      	strge	r1, [r4, #0]
 800bec2:	b90d      	cbnz	r5, 800bec8 <_printf_i+0x110>
 800bec4:	2e00      	cmp	r6, #0
 800bec6:	d04b      	beq.n	800bf60 <_printf_i+0x1a8>
 800bec8:	4616      	mov	r6, r2
 800beca:	fbb5 f1f3 	udiv	r1, r5, r3
 800bece:	fb03 5711 	mls	r7, r3, r1, r5
 800bed2:	5dc7      	ldrb	r7, [r0, r7]
 800bed4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bed8:	462f      	mov	r7, r5
 800beda:	42bb      	cmp	r3, r7
 800bedc:	460d      	mov	r5, r1
 800bede:	d9f4      	bls.n	800beca <_printf_i+0x112>
 800bee0:	2b08      	cmp	r3, #8
 800bee2:	d10b      	bne.n	800befc <_printf_i+0x144>
 800bee4:	6823      	ldr	r3, [r4, #0]
 800bee6:	07df      	lsls	r7, r3, #31
 800bee8:	d508      	bpl.n	800befc <_printf_i+0x144>
 800beea:	6923      	ldr	r3, [r4, #16]
 800beec:	6861      	ldr	r1, [r4, #4]
 800beee:	4299      	cmp	r1, r3
 800bef0:	bfde      	ittt	le
 800bef2:	2330      	movle	r3, #48	@ 0x30
 800bef4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bef8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800befc:	1b92      	subs	r2, r2, r6
 800befe:	6122      	str	r2, [r4, #16]
 800bf00:	f8cd a000 	str.w	sl, [sp]
 800bf04:	464b      	mov	r3, r9
 800bf06:	aa03      	add	r2, sp, #12
 800bf08:	4621      	mov	r1, r4
 800bf0a:	4640      	mov	r0, r8
 800bf0c:	f7ff fee6 	bl	800bcdc <_printf_common>
 800bf10:	3001      	adds	r0, #1
 800bf12:	d14a      	bne.n	800bfaa <_printf_i+0x1f2>
 800bf14:	f04f 30ff 	mov.w	r0, #4294967295
 800bf18:	b004      	add	sp, #16
 800bf1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf1e:	6823      	ldr	r3, [r4, #0]
 800bf20:	f043 0320 	orr.w	r3, r3, #32
 800bf24:	6023      	str	r3, [r4, #0]
 800bf26:	4833      	ldr	r0, [pc, #204]	@ (800bff4 <_printf_i+0x23c>)
 800bf28:	2778      	movs	r7, #120	@ 0x78
 800bf2a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bf2e:	6823      	ldr	r3, [r4, #0]
 800bf30:	6831      	ldr	r1, [r6, #0]
 800bf32:	061f      	lsls	r7, r3, #24
 800bf34:	f851 5b04 	ldr.w	r5, [r1], #4
 800bf38:	d402      	bmi.n	800bf40 <_printf_i+0x188>
 800bf3a:	065f      	lsls	r7, r3, #25
 800bf3c:	bf48      	it	mi
 800bf3e:	b2ad      	uxthmi	r5, r5
 800bf40:	6031      	str	r1, [r6, #0]
 800bf42:	07d9      	lsls	r1, r3, #31
 800bf44:	bf44      	itt	mi
 800bf46:	f043 0320 	orrmi.w	r3, r3, #32
 800bf4a:	6023      	strmi	r3, [r4, #0]
 800bf4c:	b11d      	cbz	r5, 800bf56 <_printf_i+0x19e>
 800bf4e:	2310      	movs	r3, #16
 800bf50:	e7ac      	b.n	800beac <_printf_i+0xf4>
 800bf52:	4827      	ldr	r0, [pc, #156]	@ (800bff0 <_printf_i+0x238>)
 800bf54:	e7e9      	b.n	800bf2a <_printf_i+0x172>
 800bf56:	6823      	ldr	r3, [r4, #0]
 800bf58:	f023 0320 	bic.w	r3, r3, #32
 800bf5c:	6023      	str	r3, [r4, #0]
 800bf5e:	e7f6      	b.n	800bf4e <_printf_i+0x196>
 800bf60:	4616      	mov	r6, r2
 800bf62:	e7bd      	b.n	800bee0 <_printf_i+0x128>
 800bf64:	6833      	ldr	r3, [r6, #0]
 800bf66:	6825      	ldr	r5, [r4, #0]
 800bf68:	6961      	ldr	r1, [r4, #20]
 800bf6a:	1d18      	adds	r0, r3, #4
 800bf6c:	6030      	str	r0, [r6, #0]
 800bf6e:	062e      	lsls	r6, r5, #24
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	d501      	bpl.n	800bf78 <_printf_i+0x1c0>
 800bf74:	6019      	str	r1, [r3, #0]
 800bf76:	e002      	b.n	800bf7e <_printf_i+0x1c6>
 800bf78:	0668      	lsls	r0, r5, #25
 800bf7a:	d5fb      	bpl.n	800bf74 <_printf_i+0x1bc>
 800bf7c:	8019      	strh	r1, [r3, #0]
 800bf7e:	2300      	movs	r3, #0
 800bf80:	6123      	str	r3, [r4, #16]
 800bf82:	4616      	mov	r6, r2
 800bf84:	e7bc      	b.n	800bf00 <_printf_i+0x148>
 800bf86:	6833      	ldr	r3, [r6, #0]
 800bf88:	1d1a      	adds	r2, r3, #4
 800bf8a:	6032      	str	r2, [r6, #0]
 800bf8c:	681e      	ldr	r6, [r3, #0]
 800bf8e:	6862      	ldr	r2, [r4, #4]
 800bf90:	2100      	movs	r1, #0
 800bf92:	4630      	mov	r0, r6
 800bf94:	f7f4 f92c 	bl	80001f0 <memchr>
 800bf98:	b108      	cbz	r0, 800bf9e <_printf_i+0x1e6>
 800bf9a:	1b80      	subs	r0, r0, r6
 800bf9c:	6060      	str	r0, [r4, #4]
 800bf9e:	6863      	ldr	r3, [r4, #4]
 800bfa0:	6123      	str	r3, [r4, #16]
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bfa8:	e7aa      	b.n	800bf00 <_printf_i+0x148>
 800bfaa:	6923      	ldr	r3, [r4, #16]
 800bfac:	4632      	mov	r2, r6
 800bfae:	4649      	mov	r1, r9
 800bfb0:	4640      	mov	r0, r8
 800bfb2:	47d0      	blx	sl
 800bfb4:	3001      	adds	r0, #1
 800bfb6:	d0ad      	beq.n	800bf14 <_printf_i+0x15c>
 800bfb8:	6823      	ldr	r3, [r4, #0]
 800bfba:	079b      	lsls	r3, r3, #30
 800bfbc:	d413      	bmi.n	800bfe6 <_printf_i+0x22e>
 800bfbe:	68e0      	ldr	r0, [r4, #12]
 800bfc0:	9b03      	ldr	r3, [sp, #12]
 800bfc2:	4298      	cmp	r0, r3
 800bfc4:	bfb8      	it	lt
 800bfc6:	4618      	movlt	r0, r3
 800bfc8:	e7a6      	b.n	800bf18 <_printf_i+0x160>
 800bfca:	2301      	movs	r3, #1
 800bfcc:	4632      	mov	r2, r6
 800bfce:	4649      	mov	r1, r9
 800bfd0:	4640      	mov	r0, r8
 800bfd2:	47d0      	blx	sl
 800bfd4:	3001      	adds	r0, #1
 800bfd6:	d09d      	beq.n	800bf14 <_printf_i+0x15c>
 800bfd8:	3501      	adds	r5, #1
 800bfda:	68e3      	ldr	r3, [r4, #12]
 800bfdc:	9903      	ldr	r1, [sp, #12]
 800bfde:	1a5b      	subs	r3, r3, r1
 800bfe0:	42ab      	cmp	r3, r5
 800bfe2:	dcf2      	bgt.n	800bfca <_printf_i+0x212>
 800bfe4:	e7eb      	b.n	800bfbe <_printf_i+0x206>
 800bfe6:	2500      	movs	r5, #0
 800bfe8:	f104 0619 	add.w	r6, r4, #25
 800bfec:	e7f5      	b.n	800bfda <_printf_i+0x222>
 800bfee:	bf00      	nop
 800bff0:	08010b81 	.word	0x08010b81
 800bff4:	08010b92 	.word	0x08010b92

0800bff8 <_scanf_float>:
 800bff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bffc:	b087      	sub	sp, #28
 800bffe:	4617      	mov	r7, r2
 800c000:	9303      	str	r3, [sp, #12]
 800c002:	688b      	ldr	r3, [r1, #8]
 800c004:	1e5a      	subs	r2, r3, #1
 800c006:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c00a:	bf81      	itttt	hi
 800c00c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c010:	eb03 0b05 	addhi.w	fp, r3, r5
 800c014:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c018:	608b      	strhi	r3, [r1, #8]
 800c01a:	680b      	ldr	r3, [r1, #0]
 800c01c:	460a      	mov	r2, r1
 800c01e:	f04f 0500 	mov.w	r5, #0
 800c022:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800c026:	f842 3b1c 	str.w	r3, [r2], #28
 800c02a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c02e:	4680      	mov	r8, r0
 800c030:	460c      	mov	r4, r1
 800c032:	bf98      	it	ls
 800c034:	f04f 0b00 	movls.w	fp, #0
 800c038:	9201      	str	r2, [sp, #4]
 800c03a:	4616      	mov	r6, r2
 800c03c:	46aa      	mov	sl, r5
 800c03e:	46a9      	mov	r9, r5
 800c040:	9502      	str	r5, [sp, #8]
 800c042:	68a2      	ldr	r2, [r4, #8]
 800c044:	b152      	cbz	r2, 800c05c <_scanf_float+0x64>
 800c046:	683b      	ldr	r3, [r7, #0]
 800c048:	781b      	ldrb	r3, [r3, #0]
 800c04a:	2b4e      	cmp	r3, #78	@ 0x4e
 800c04c:	d864      	bhi.n	800c118 <_scanf_float+0x120>
 800c04e:	2b40      	cmp	r3, #64	@ 0x40
 800c050:	d83c      	bhi.n	800c0cc <_scanf_float+0xd4>
 800c052:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c056:	b2c8      	uxtb	r0, r1
 800c058:	280e      	cmp	r0, #14
 800c05a:	d93a      	bls.n	800c0d2 <_scanf_float+0xda>
 800c05c:	f1b9 0f00 	cmp.w	r9, #0
 800c060:	d003      	beq.n	800c06a <_scanf_float+0x72>
 800c062:	6823      	ldr	r3, [r4, #0]
 800c064:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c068:	6023      	str	r3, [r4, #0]
 800c06a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c06e:	f1ba 0f01 	cmp.w	sl, #1
 800c072:	f200 8117 	bhi.w	800c2a4 <_scanf_float+0x2ac>
 800c076:	9b01      	ldr	r3, [sp, #4]
 800c078:	429e      	cmp	r6, r3
 800c07a:	f200 8108 	bhi.w	800c28e <_scanf_float+0x296>
 800c07e:	2001      	movs	r0, #1
 800c080:	b007      	add	sp, #28
 800c082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c086:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800c08a:	2a0d      	cmp	r2, #13
 800c08c:	d8e6      	bhi.n	800c05c <_scanf_float+0x64>
 800c08e:	a101      	add	r1, pc, #4	@ (adr r1, 800c094 <_scanf_float+0x9c>)
 800c090:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c094:	0800c1db 	.word	0x0800c1db
 800c098:	0800c05d 	.word	0x0800c05d
 800c09c:	0800c05d 	.word	0x0800c05d
 800c0a0:	0800c05d 	.word	0x0800c05d
 800c0a4:	0800c23b 	.word	0x0800c23b
 800c0a8:	0800c213 	.word	0x0800c213
 800c0ac:	0800c05d 	.word	0x0800c05d
 800c0b0:	0800c05d 	.word	0x0800c05d
 800c0b4:	0800c1e9 	.word	0x0800c1e9
 800c0b8:	0800c05d 	.word	0x0800c05d
 800c0bc:	0800c05d 	.word	0x0800c05d
 800c0c0:	0800c05d 	.word	0x0800c05d
 800c0c4:	0800c05d 	.word	0x0800c05d
 800c0c8:	0800c1a1 	.word	0x0800c1a1
 800c0cc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c0d0:	e7db      	b.n	800c08a <_scanf_float+0x92>
 800c0d2:	290e      	cmp	r1, #14
 800c0d4:	d8c2      	bhi.n	800c05c <_scanf_float+0x64>
 800c0d6:	a001      	add	r0, pc, #4	@ (adr r0, 800c0dc <_scanf_float+0xe4>)
 800c0d8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c0dc:	0800c191 	.word	0x0800c191
 800c0e0:	0800c05d 	.word	0x0800c05d
 800c0e4:	0800c191 	.word	0x0800c191
 800c0e8:	0800c227 	.word	0x0800c227
 800c0ec:	0800c05d 	.word	0x0800c05d
 800c0f0:	0800c139 	.word	0x0800c139
 800c0f4:	0800c177 	.word	0x0800c177
 800c0f8:	0800c177 	.word	0x0800c177
 800c0fc:	0800c177 	.word	0x0800c177
 800c100:	0800c177 	.word	0x0800c177
 800c104:	0800c177 	.word	0x0800c177
 800c108:	0800c177 	.word	0x0800c177
 800c10c:	0800c177 	.word	0x0800c177
 800c110:	0800c177 	.word	0x0800c177
 800c114:	0800c177 	.word	0x0800c177
 800c118:	2b6e      	cmp	r3, #110	@ 0x6e
 800c11a:	d809      	bhi.n	800c130 <_scanf_float+0x138>
 800c11c:	2b60      	cmp	r3, #96	@ 0x60
 800c11e:	d8b2      	bhi.n	800c086 <_scanf_float+0x8e>
 800c120:	2b54      	cmp	r3, #84	@ 0x54
 800c122:	d07b      	beq.n	800c21c <_scanf_float+0x224>
 800c124:	2b59      	cmp	r3, #89	@ 0x59
 800c126:	d199      	bne.n	800c05c <_scanf_float+0x64>
 800c128:	2d07      	cmp	r5, #7
 800c12a:	d197      	bne.n	800c05c <_scanf_float+0x64>
 800c12c:	2508      	movs	r5, #8
 800c12e:	e02c      	b.n	800c18a <_scanf_float+0x192>
 800c130:	2b74      	cmp	r3, #116	@ 0x74
 800c132:	d073      	beq.n	800c21c <_scanf_float+0x224>
 800c134:	2b79      	cmp	r3, #121	@ 0x79
 800c136:	e7f6      	b.n	800c126 <_scanf_float+0x12e>
 800c138:	6821      	ldr	r1, [r4, #0]
 800c13a:	05c8      	lsls	r0, r1, #23
 800c13c:	d51b      	bpl.n	800c176 <_scanf_float+0x17e>
 800c13e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c142:	6021      	str	r1, [r4, #0]
 800c144:	f109 0901 	add.w	r9, r9, #1
 800c148:	f1bb 0f00 	cmp.w	fp, #0
 800c14c:	d003      	beq.n	800c156 <_scanf_float+0x15e>
 800c14e:	3201      	adds	r2, #1
 800c150:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c154:	60a2      	str	r2, [r4, #8]
 800c156:	68a3      	ldr	r3, [r4, #8]
 800c158:	3b01      	subs	r3, #1
 800c15a:	60a3      	str	r3, [r4, #8]
 800c15c:	6923      	ldr	r3, [r4, #16]
 800c15e:	3301      	adds	r3, #1
 800c160:	6123      	str	r3, [r4, #16]
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	3b01      	subs	r3, #1
 800c166:	2b00      	cmp	r3, #0
 800c168:	607b      	str	r3, [r7, #4]
 800c16a:	f340 8087 	ble.w	800c27c <_scanf_float+0x284>
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	3301      	adds	r3, #1
 800c172:	603b      	str	r3, [r7, #0]
 800c174:	e765      	b.n	800c042 <_scanf_float+0x4a>
 800c176:	eb1a 0105 	adds.w	r1, sl, r5
 800c17a:	f47f af6f 	bne.w	800c05c <_scanf_float+0x64>
 800c17e:	6822      	ldr	r2, [r4, #0]
 800c180:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c184:	6022      	str	r2, [r4, #0]
 800c186:	460d      	mov	r5, r1
 800c188:	468a      	mov	sl, r1
 800c18a:	f806 3b01 	strb.w	r3, [r6], #1
 800c18e:	e7e2      	b.n	800c156 <_scanf_float+0x15e>
 800c190:	6822      	ldr	r2, [r4, #0]
 800c192:	0610      	lsls	r0, r2, #24
 800c194:	f57f af62 	bpl.w	800c05c <_scanf_float+0x64>
 800c198:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c19c:	6022      	str	r2, [r4, #0]
 800c19e:	e7f4      	b.n	800c18a <_scanf_float+0x192>
 800c1a0:	f1ba 0f00 	cmp.w	sl, #0
 800c1a4:	d10e      	bne.n	800c1c4 <_scanf_float+0x1cc>
 800c1a6:	f1b9 0f00 	cmp.w	r9, #0
 800c1aa:	d10e      	bne.n	800c1ca <_scanf_float+0x1d2>
 800c1ac:	6822      	ldr	r2, [r4, #0]
 800c1ae:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c1b2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c1b6:	d108      	bne.n	800c1ca <_scanf_float+0x1d2>
 800c1b8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c1bc:	6022      	str	r2, [r4, #0]
 800c1be:	f04f 0a01 	mov.w	sl, #1
 800c1c2:	e7e2      	b.n	800c18a <_scanf_float+0x192>
 800c1c4:	f1ba 0f02 	cmp.w	sl, #2
 800c1c8:	d055      	beq.n	800c276 <_scanf_float+0x27e>
 800c1ca:	2d01      	cmp	r5, #1
 800c1cc:	d002      	beq.n	800c1d4 <_scanf_float+0x1dc>
 800c1ce:	2d04      	cmp	r5, #4
 800c1d0:	f47f af44 	bne.w	800c05c <_scanf_float+0x64>
 800c1d4:	3501      	adds	r5, #1
 800c1d6:	b2ed      	uxtb	r5, r5
 800c1d8:	e7d7      	b.n	800c18a <_scanf_float+0x192>
 800c1da:	f1ba 0f01 	cmp.w	sl, #1
 800c1de:	f47f af3d 	bne.w	800c05c <_scanf_float+0x64>
 800c1e2:	f04f 0a02 	mov.w	sl, #2
 800c1e6:	e7d0      	b.n	800c18a <_scanf_float+0x192>
 800c1e8:	b97d      	cbnz	r5, 800c20a <_scanf_float+0x212>
 800c1ea:	f1b9 0f00 	cmp.w	r9, #0
 800c1ee:	f47f af38 	bne.w	800c062 <_scanf_float+0x6a>
 800c1f2:	6822      	ldr	r2, [r4, #0]
 800c1f4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c1f8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c1fc:	f040 8108 	bne.w	800c410 <_scanf_float+0x418>
 800c200:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c204:	6022      	str	r2, [r4, #0]
 800c206:	2501      	movs	r5, #1
 800c208:	e7bf      	b.n	800c18a <_scanf_float+0x192>
 800c20a:	2d03      	cmp	r5, #3
 800c20c:	d0e2      	beq.n	800c1d4 <_scanf_float+0x1dc>
 800c20e:	2d05      	cmp	r5, #5
 800c210:	e7de      	b.n	800c1d0 <_scanf_float+0x1d8>
 800c212:	2d02      	cmp	r5, #2
 800c214:	f47f af22 	bne.w	800c05c <_scanf_float+0x64>
 800c218:	2503      	movs	r5, #3
 800c21a:	e7b6      	b.n	800c18a <_scanf_float+0x192>
 800c21c:	2d06      	cmp	r5, #6
 800c21e:	f47f af1d 	bne.w	800c05c <_scanf_float+0x64>
 800c222:	2507      	movs	r5, #7
 800c224:	e7b1      	b.n	800c18a <_scanf_float+0x192>
 800c226:	6822      	ldr	r2, [r4, #0]
 800c228:	0591      	lsls	r1, r2, #22
 800c22a:	f57f af17 	bpl.w	800c05c <_scanf_float+0x64>
 800c22e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c232:	6022      	str	r2, [r4, #0]
 800c234:	f8cd 9008 	str.w	r9, [sp, #8]
 800c238:	e7a7      	b.n	800c18a <_scanf_float+0x192>
 800c23a:	6822      	ldr	r2, [r4, #0]
 800c23c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c240:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c244:	d006      	beq.n	800c254 <_scanf_float+0x25c>
 800c246:	0550      	lsls	r0, r2, #21
 800c248:	f57f af08 	bpl.w	800c05c <_scanf_float+0x64>
 800c24c:	f1b9 0f00 	cmp.w	r9, #0
 800c250:	f000 80de 	beq.w	800c410 <_scanf_float+0x418>
 800c254:	0591      	lsls	r1, r2, #22
 800c256:	bf58      	it	pl
 800c258:	9902      	ldrpl	r1, [sp, #8]
 800c25a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c25e:	bf58      	it	pl
 800c260:	eba9 0101 	subpl.w	r1, r9, r1
 800c264:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c268:	bf58      	it	pl
 800c26a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c26e:	6022      	str	r2, [r4, #0]
 800c270:	f04f 0900 	mov.w	r9, #0
 800c274:	e789      	b.n	800c18a <_scanf_float+0x192>
 800c276:	f04f 0a03 	mov.w	sl, #3
 800c27a:	e786      	b.n	800c18a <_scanf_float+0x192>
 800c27c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c280:	4639      	mov	r1, r7
 800c282:	4640      	mov	r0, r8
 800c284:	4798      	blx	r3
 800c286:	2800      	cmp	r0, #0
 800c288:	f43f aedb 	beq.w	800c042 <_scanf_float+0x4a>
 800c28c:	e6e6      	b.n	800c05c <_scanf_float+0x64>
 800c28e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c292:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c296:	463a      	mov	r2, r7
 800c298:	4640      	mov	r0, r8
 800c29a:	4798      	blx	r3
 800c29c:	6923      	ldr	r3, [r4, #16]
 800c29e:	3b01      	subs	r3, #1
 800c2a0:	6123      	str	r3, [r4, #16]
 800c2a2:	e6e8      	b.n	800c076 <_scanf_float+0x7e>
 800c2a4:	1e6b      	subs	r3, r5, #1
 800c2a6:	2b06      	cmp	r3, #6
 800c2a8:	d824      	bhi.n	800c2f4 <_scanf_float+0x2fc>
 800c2aa:	2d02      	cmp	r5, #2
 800c2ac:	d836      	bhi.n	800c31c <_scanf_float+0x324>
 800c2ae:	9b01      	ldr	r3, [sp, #4]
 800c2b0:	429e      	cmp	r6, r3
 800c2b2:	f67f aee4 	bls.w	800c07e <_scanf_float+0x86>
 800c2b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c2ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c2be:	463a      	mov	r2, r7
 800c2c0:	4640      	mov	r0, r8
 800c2c2:	4798      	blx	r3
 800c2c4:	6923      	ldr	r3, [r4, #16]
 800c2c6:	3b01      	subs	r3, #1
 800c2c8:	6123      	str	r3, [r4, #16]
 800c2ca:	e7f0      	b.n	800c2ae <_scanf_float+0x2b6>
 800c2cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c2d0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c2d4:	463a      	mov	r2, r7
 800c2d6:	4640      	mov	r0, r8
 800c2d8:	4798      	blx	r3
 800c2da:	6923      	ldr	r3, [r4, #16]
 800c2dc:	3b01      	subs	r3, #1
 800c2de:	6123      	str	r3, [r4, #16]
 800c2e0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c2e4:	fa5f fa8a 	uxtb.w	sl, sl
 800c2e8:	f1ba 0f02 	cmp.w	sl, #2
 800c2ec:	d1ee      	bne.n	800c2cc <_scanf_float+0x2d4>
 800c2ee:	3d03      	subs	r5, #3
 800c2f0:	b2ed      	uxtb	r5, r5
 800c2f2:	1b76      	subs	r6, r6, r5
 800c2f4:	6823      	ldr	r3, [r4, #0]
 800c2f6:	05da      	lsls	r2, r3, #23
 800c2f8:	d530      	bpl.n	800c35c <_scanf_float+0x364>
 800c2fa:	055b      	lsls	r3, r3, #21
 800c2fc:	d511      	bpl.n	800c322 <_scanf_float+0x32a>
 800c2fe:	9b01      	ldr	r3, [sp, #4]
 800c300:	429e      	cmp	r6, r3
 800c302:	f67f aebc 	bls.w	800c07e <_scanf_float+0x86>
 800c306:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c30a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c30e:	463a      	mov	r2, r7
 800c310:	4640      	mov	r0, r8
 800c312:	4798      	blx	r3
 800c314:	6923      	ldr	r3, [r4, #16]
 800c316:	3b01      	subs	r3, #1
 800c318:	6123      	str	r3, [r4, #16]
 800c31a:	e7f0      	b.n	800c2fe <_scanf_float+0x306>
 800c31c:	46aa      	mov	sl, r5
 800c31e:	46b3      	mov	fp, r6
 800c320:	e7de      	b.n	800c2e0 <_scanf_float+0x2e8>
 800c322:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c326:	6923      	ldr	r3, [r4, #16]
 800c328:	2965      	cmp	r1, #101	@ 0x65
 800c32a:	f103 33ff 	add.w	r3, r3, #4294967295
 800c32e:	f106 35ff 	add.w	r5, r6, #4294967295
 800c332:	6123      	str	r3, [r4, #16]
 800c334:	d00c      	beq.n	800c350 <_scanf_float+0x358>
 800c336:	2945      	cmp	r1, #69	@ 0x45
 800c338:	d00a      	beq.n	800c350 <_scanf_float+0x358>
 800c33a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c33e:	463a      	mov	r2, r7
 800c340:	4640      	mov	r0, r8
 800c342:	4798      	blx	r3
 800c344:	6923      	ldr	r3, [r4, #16]
 800c346:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c34a:	3b01      	subs	r3, #1
 800c34c:	1eb5      	subs	r5, r6, #2
 800c34e:	6123      	str	r3, [r4, #16]
 800c350:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c354:	463a      	mov	r2, r7
 800c356:	4640      	mov	r0, r8
 800c358:	4798      	blx	r3
 800c35a:	462e      	mov	r6, r5
 800c35c:	6822      	ldr	r2, [r4, #0]
 800c35e:	f012 0210 	ands.w	r2, r2, #16
 800c362:	d001      	beq.n	800c368 <_scanf_float+0x370>
 800c364:	2000      	movs	r0, #0
 800c366:	e68b      	b.n	800c080 <_scanf_float+0x88>
 800c368:	7032      	strb	r2, [r6, #0]
 800c36a:	6823      	ldr	r3, [r4, #0]
 800c36c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c370:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c374:	d11c      	bne.n	800c3b0 <_scanf_float+0x3b8>
 800c376:	9b02      	ldr	r3, [sp, #8]
 800c378:	454b      	cmp	r3, r9
 800c37a:	eba3 0209 	sub.w	r2, r3, r9
 800c37e:	d123      	bne.n	800c3c8 <_scanf_float+0x3d0>
 800c380:	9901      	ldr	r1, [sp, #4]
 800c382:	2200      	movs	r2, #0
 800c384:	4640      	mov	r0, r8
 800c386:	f7ff f953 	bl	800b630 <_strtod_r>
 800c38a:	9b03      	ldr	r3, [sp, #12]
 800c38c:	6821      	ldr	r1, [r4, #0]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	f011 0f02 	tst.w	r1, #2
 800c394:	ec57 6b10 	vmov	r6, r7, d0
 800c398:	f103 0204 	add.w	r2, r3, #4
 800c39c:	d01f      	beq.n	800c3de <_scanf_float+0x3e6>
 800c39e:	9903      	ldr	r1, [sp, #12]
 800c3a0:	600a      	str	r2, [r1, #0]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	e9c3 6700 	strd	r6, r7, [r3]
 800c3a8:	68e3      	ldr	r3, [r4, #12]
 800c3aa:	3301      	adds	r3, #1
 800c3ac:	60e3      	str	r3, [r4, #12]
 800c3ae:	e7d9      	b.n	800c364 <_scanf_float+0x36c>
 800c3b0:	9b04      	ldr	r3, [sp, #16]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d0e4      	beq.n	800c380 <_scanf_float+0x388>
 800c3b6:	9905      	ldr	r1, [sp, #20]
 800c3b8:	230a      	movs	r3, #10
 800c3ba:	3101      	adds	r1, #1
 800c3bc:	4640      	mov	r0, r8
 800c3be:	f7ff f9b7 	bl	800b730 <_strtol_r>
 800c3c2:	9b04      	ldr	r3, [sp, #16]
 800c3c4:	9e05      	ldr	r6, [sp, #20]
 800c3c6:	1ac2      	subs	r2, r0, r3
 800c3c8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c3cc:	429e      	cmp	r6, r3
 800c3ce:	bf28      	it	cs
 800c3d0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c3d4:	4910      	ldr	r1, [pc, #64]	@ (800c418 <_scanf_float+0x420>)
 800c3d6:	4630      	mov	r0, r6
 800c3d8:	f000 f8e4 	bl	800c5a4 <siprintf>
 800c3dc:	e7d0      	b.n	800c380 <_scanf_float+0x388>
 800c3de:	f011 0f04 	tst.w	r1, #4
 800c3e2:	9903      	ldr	r1, [sp, #12]
 800c3e4:	600a      	str	r2, [r1, #0]
 800c3e6:	d1dc      	bne.n	800c3a2 <_scanf_float+0x3aa>
 800c3e8:	681d      	ldr	r5, [r3, #0]
 800c3ea:	4632      	mov	r2, r6
 800c3ec:	463b      	mov	r3, r7
 800c3ee:	4630      	mov	r0, r6
 800c3f0:	4639      	mov	r1, r7
 800c3f2:	f7f4 fbab 	bl	8000b4c <__aeabi_dcmpun>
 800c3f6:	b128      	cbz	r0, 800c404 <_scanf_float+0x40c>
 800c3f8:	4808      	ldr	r0, [pc, #32]	@ (800c41c <_scanf_float+0x424>)
 800c3fa:	f000 fa1d 	bl	800c838 <nanf>
 800c3fe:	ed85 0a00 	vstr	s0, [r5]
 800c402:	e7d1      	b.n	800c3a8 <_scanf_float+0x3b0>
 800c404:	4630      	mov	r0, r6
 800c406:	4639      	mov	r1, r7
 800c408:	f7f4 fbfe 	bl	8000c08 <__aeabi_d2f>
 800c40c:	6028      	str	r0, [r5, #0]
 800c40e:	e7cb      	b.n	800c3a8 <_scanf_float+0x3b0>
 800c410:	f04f 0900 	mov.w	r9, #0
 800c414:	e629      	b.n	800c06a <_scanf_float+0x72>
 800c416:	bf00      	nop
 800c418:	08010ba3 	.word	0x08010ba3
 800c41c:	08010e5f 	.word	0x08010e5f

0800c420 <std>:
 800c420:	2300      	movs	r3, #0
 800c422:	b510      	push	{r4, lr}
 800c424:	4604      	mov	r4, r0
 800c426:	e9c0 3300 	strd	r3, r3, [r0]
 800c42a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c42e:	6083      	str	r3, [r0, #8]
 800c430:	8181      	strh	r1, [r0, #12]
 800c432:	6643      	str	r3, [r0, #100]	@ 0x64
 800c434:	81c2      	strh	r2, [r0, #14]
 800c436:	6183      	str	r3, [r0, #24]
 800c438:	4619      	mov	r1, r3
 800c43a:	2208      	movs	r2, #8
 800c43c:	305c      	adds	r0, #92	@ 0x5c
 800c43e:	f000 f940 	bl	800c6c2 <memset>
 800c442:	4b0d      	ldr	r3, [pc, #52]	@ (800c478 <std+0x58>)
 800c444:	6263      	str	r3, [r4, #36]	@ 0x24
 800c446:	4b0d      	ldr	r3, [pc, #52]	@ (800c47c <std+0x5c>)
 800c448:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c44a:	4b0d      	ldr	r3, [pc, #52]	@ (800c480 <std+0x60>)
 800c44c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c44e:	4b0d      	ldr	r3, [pc, #52]	@ (800c484 <std+0x64>)
 800c450:	6323      	str	r3, [r4, #48]	@ 0x30
 800c452:	4b0d      	ldr	r3, [pc, #52]	@ (800c488 <std+0x68>)
 800c454:	6224      	str	r4, [r4, #32]
 800c456:	429c      	cmp	r4, r3
 800c458:	d006      	beq.n	800c468 <std+0x48>
 800c45a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c45e:	4294      	cmp	r4, r2
 800c460:	d002      	beq.n	800c468 <std+0x48>
 800c462:	33d0      	adds	r3, #208	@ 0xd0
 800c464:	429c      	cmp	r4, r3
 800c466:	d105      	bne.n	800c474 <std+0x54>
 800c468:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c46c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c470:	f000 b9c6 	b.w	800c800 <__retarget_lock_init_recursive>
 800c474:	bd10      	pop	{r4, pc}
 800c476:	bf00      	nop
 800c478:	0800c639 	.word	0x0800c639
 800c47c:	0800c65f 	.word	0x0800c65f
 800c480:	0800c697 	.word	0x0800c697
 800c484:	0800c6bb 	.word	0x0800c6bb
 800c488:	200005b8 	.word	0x200005b8

0800c48c <stdio_exit_handler>:
 800c48c:	4a02      	ldr	r2, [pc, #8]	@ (800c498 <stdio_exit_handler+0xc>)
 800c48e:	4903      	ldr	r1, [pc, #12]	@ (800c49c <stdio_exit_handler+0x10>)
 800c490:	4803      	ldr	r0, [pc, #12]	@ (800c4a0 <stdio_exit_handler+0x14>)
 800c492:	f000 b869 	b.w	800c568 <_fwalk_sglue>
 800c496:	bf00      	nop
 800c498:	20000018 	.word	0x20000018
 800c49c:	0800ef85 	.word	0x0800ef85
 800c4a0:	20000194 	.word	0x20000194

0800c4a4 <cleanup_stdio>:
 800c4a4:	6841      	ldr	r1, [r0, #4]
 800c4a6:	4b0c      	ldr	r3, [pc, #48]	@ (800c4d8 <cleanup_stdio+0x34>)
 800c4a8:	4299      	cmp	r1, r3
 800c4aa:	b510      	push	{r4, lr}
 800c4ac:	4604      	mov	r4, r0
 800c4ae:	d001      	beq.n	800c4b4 <cleanup_stdio+0x10>
 800c4b0:	f002 fd68 	bl	800ef84 <_fflush_r>
 800c4b4:	68a1      	ldr	r1, [r4, #8]
 800c4b6:	4b09      	ldr	r3, [pc, #36]	@ (800c4dc <cleanup_stdio+0x38>)
 800c4b8:	4299      	cmp	r1, r3
 800c4ba:	d002      	beq.n	800c4c2 <cleanup_stdio+0x1e>
 800c4bc:	4620      	mov	r0, r4
 800c4be:	f002 fd61 	bl	800ef84 <_fflush_r>
 800c4c2:	68e1      	ldr	r1, [r4, #12]
 800c4c4:	4b06      	ldr	r3, [pc, #24]	@ (800c4e0 <cleanup_stdio+0x3c>)
 800c4c6:	4299      	cmp	r1, r3
 800c4c8:	d004      	beq.n	800c4d4 <cleanup_stdio+0x30>
 800c4ca:	4620      	mov	r0, r4
 800c4cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4d0:	f002 bd58 	b.w	800ef84 <_fflush_r>
 800c4d4:	bd10      	pop	{r4, pc}
 800c4d6:	bf00      	nop
 800c4d8:	200005b8 	.word	0x200005b8
 800c4dc:	20000620 	.word	0x20000620
 800c4e0:	20000688 	.word	0x20000688

0800c4e4 <global_stdio_init.part.0>:
 800c4e4:	b510      	push	{r4, lr}
 800c4e6:	4b0b      	ldr	r3, [pc, #44]	@ (800c514 <global_stdio_init.part.0+0x30>)
 800c4e8:	4c0b      	ldr	r4, [pc, #44]	@ (800c518 <global_stdio_init.part.0+0x34>)
 800c4ea:	4a0c      	ldr	r2, [pc, #48]	@ (800c51c <global_stdio_init.part.0+0x38>)
 800c4ec:	601a      	str	r2, [r3, #0]
 800c4ee:	4620      	mov	r0, r4
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	2104      	movs	r1, #4
 800c4f4:	f7ff ff94 	bl	800c420 <std>
 800c4f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c4fc:	2201      	movs	r2, #1
 800c4fe:	2109      	movs	r1, #9
 800c500:	f7ff ff8e 	bl	800c420 <std>
 800c504:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c508:	2202      	movs	r2, #2
 800c50a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c50e:	2112      	movs	r1, #18
 800c510:	f7ff bf86 	b.w	800c420 <std>
 800c514:	200006f0 	.word	0x200006f0
 800c518:	200005b8 	.word	0x200005b8
 800c51c:	0800c48d 	.word	0x0800c48d

0800c520 <__sfp_lock_acquire>:
 800c520:	4801      	ldr	r0, [pc, #4]	@ (800c528 <__sfp_lock_acquire+0x8>)
 800c522:	f000 b96e 	b.w	800c802 <__retarget_lock_acquire_recursive>
 800c526:	bf00      	nop
 800c528:	200006f9 	.word	0x200006f9

0800c52c <__sfp_lock_release>:
 800c52c:	4801      	ldr	r0, [pc, #4]	@ (800c534 <__sfp_lock_release+0x8>)
 800c52e:	f000 b969 	b.w	800c804 <__retarget_lock_release_recursive>
 800c532:	bf00      	nop
 800c534:	200006f9 	.word	0x200006f9

0800c538 <__sinit>:
 800c538:	b510      	push	{r4, lr}
 800c53a:	4604      	mov	r4, r0
 800c53c:	f7ff fff0 	bl	800c520 <__sfp_lock_acquire>
 800c540:	6a23      	ldr	r3, [r4, #32]
 800c542:	b11b      	cbz	r3, 800c54c <__sinit+0x14>
 800c544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c548:	f7ff bff0 	b.w	800c52c <__sfp_lock_release>
 800c54c:	4b04      	ldr	r3, [pc, #16]	@ (800c560 <__sinit+0x28>)
 800c54e:	6223      	str	r3, [r4, #32]
 800c550:	4b04      	ldr	r3, [pc, #16]	@ (800c564 <__sinit+0x2c>)
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d1f5      	bne.n	800c544 <__sinit+0xc>
 800c558:	f7ff ffc4 	bl	800c4e4 <global_stdio_init.part.0>
 800c55c:	e7f2      	b.n	800c544 <__sinit+0xc>
 800c55e:	bf00      	nop
 800c560:	0800c4a5 	.word	0x0800c4a5
 800c564:	200006f0 	.word	0x200006f0

0800c568 <_fwalk_sglue>:
 800c568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c56c:	4607      	mov	r7, r0
 800c56e:	4688      	mov	r8, r1
 800c570:	4614      	mov	r4, r2
 800c572:	2600      	movs	r6, #0
 800c574:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c578:	f1b9 0901 	subs.w	r9, r9, #1
 800c57c:	d505      	bpl.n	800c58a <_fwalk_sglue+0x22>
 800c57e:	6824      	ldr	r4, [r4, #0]
 800c580:	2c00      	cmp	r4, #0
 800c582:	d1f7      	bne.n	800c574 <_fwalk_sglue+0xc>
 800c584:	4630      	mov	r0, r6
 800c586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c58a:	89ab      	ldrh	r3, [r5, #12]
 800c58c:	2b01      	cmp	r3, #1
 800c58e:	d907      	bls.n	800c5a0 <_fwalk_sglue+0x38>
 800c590:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c594:	3301      	adds	r3, #1
 800c596:	d003      	beq.n	800c5a0 <_fwalk_sglue+0x38>
 800c598:	4629      	mov	r1, r5
 800c59a:	4638      	mov	r0, r7
 800c59c:	47c0      	blx	r8
 800c59e:	4306      	orrs	r6, r0
 800c5a0:	3568      	adds	r5, #104	@ 0x68
 800c5a2:	e7e9      	b.n	800c578 <_fwalk_sglue+0x10>

0800c5a4 <siprintf>:
 800c5a4:	b40e      	push	{r1, r2, r3}
 800c5a6:	b500      	push	{lr}
 800c5a8:	b09c      	sub	sp, #112	@ 0x70
 800c5aa:	ab1d      	add	r3, sp, #116	@ 0x74
 800c5ac:	9002      	str	r0, [sp, #8]
 800c5ae:	9006      	str	r0, [sp, #24]
 800c5b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c5b4:	4809      	ldr	r0, [pc, #36]	@ (800c5dc <siprintf+0x38>)
 800c5b6:	9107      	str	r1, [sp, #28]
 800c5b8:	9104      	str	r1, [sp, #16]
 800c5ba:	4909      	ldr	r1, [pc, #36]	@ (800c5e0 <siprintf+0x3c>)
 800c5bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5c0:	9105      	str	r1, [sp, #20]
 800c5c2:	6800      	ldr	r0, [r0, #0]
 800c5c4:	9301      	str	r3, [sp, #4]
 800c5c6:	a902      	add	r1, sp, #8
 800c5c8:	f002 f842 	bl	800e650 <_svfiprintf_r>
 800c5cc:	9b02      	ldr	r3, [sp, #8]
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	701a      	strb	r2, [r3, #0]
 800c5d2:	b01c      	add	sp, #112	@ 0x70
 800c5d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5d8:	b003      	add	sp, #12
 800c5da:	4770      	bx	lr
 800c5dc:	20000190 	.word	0x20000190
 800c5e0:	ffff0208 	.word	0xffff0208

0800c5e4 <siscanf>:
 800c5e4:	b40e      	push	{r1, r2, r3}
 800c5e6:	b530      	push	{r4, r5, lr}
 800c5e8:	b09c      	sub	sp, #112	@ 0x70
 800c5ea:	ac1f      	add	r4, sp, #124	@ 0x7c
 800c5ec:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800c5f0:	f854 5b04 	ldr.w	r5, [r4], #4
 800c5f4:	f8ad 2014 	strh.w	r2, [sp, #20]
 800c5f8:	9002      	str	r0, [sp, #8]
 800c5fa:	9006      	str	r0, [sp, #24]
 800c5fc:	f7f3 fe48 	bl	8000290 <strlen>
 800c600:	4b0b      	ldr	r3, [pc, #44]	@ (800c630 <siscanf+0x4c>)
 800c602:	9003      	str	r0, [sp, #12]
 800c604:	9007      	str	r0, [sp, #28]
 800c606:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c608:	480a      	ldr	r0, [pc, #40]	@ (800c634 <siscanf+0x50>)
 800c60a:	9401      	str	r4, [sp, #4]
 800c60c:	2300      	movs	r3, #0
 800c60e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c610:	9314      	str	r3, [sp, #80]	@ 0x50
 800c612:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c616:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c61a:	462a      	mov	r2, r5
 800c61c:	4623      	mov	r3, r4
 800c61e:	a902      	add	r1, sp, #8
 800c620:	6800      	ldr	r0, [r0, #0]
 800c622:	f002 f969 	bl	800e8f8 <__ssvfiscanf_r>
 800c626:	b01c      	add	sp, #112	@ 0x70
 800c628:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c62c:	b003      	add	sp, #12
 800c62e:	4770      	bx	lr
 800c630:	0800c65b 	.word	0x0800c65b
 800c634:	20000190 	.word	0x20000190

0800c638 <__sread>:
 800c638:	b510      	push	{r4, lr}
 800c63a:	460c      	mov	r4, r1
 800c63c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c640:	f000 f880 	bl	800c744 <_read_r>
 800c644:	2800      	cmp	r0, #0
 800c646:	bfab      	itete	ge
 800c648:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c64a:	89a3      	ldrhlt	r3, [r4, #12]
 800c64c:	181b      	addge	r3, r3, r0
 800c64e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c652:	bfac      	ite	ge
 800c654:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c656:	81a3      	strhlt	r3, [r4, #12]
 800c658:	bd10      	pop	{r4, pc}

0800c65a <__seofread>:
 800c65a:	2000      	movs	r0, #0
 800c65c:	4770      	bx	lr

0800c65e <__swrite>:
 800c65e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c662:	461f      	mov	r7, r3
 800c664:	898b      	ldrh	r3, [r1, #12]
 800c666:	05db      	lsls	r3, r3, #23
 800c668:	4605      	mov	r5, r0
 800c66a:	460c      	mov	r4, r1
 800c66c:	4616      	mov	r6, r2
 800c66e:	d505      	bpl.n	800c67c <__swrite+0x1e>
 800c670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c674:	2302      	movs	r3, #2
 800c676:	2200      	movs	r2, #0
 800c678:	f000 f852 	bl	800c720 <_lseek_r>
 800c67c:	89a3      	ldrh	r3, [r4, #12]
 800c67e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c682:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c686:	81a3      	strh	r3, [r4, #12]
 800c688:	4632      	mov	r2, r6
 800c68a:	463b      	mov	r3, r7
 800c68c:	4628      	mov	r0, r5
 800c68e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c692:	f000 b879 	b.w	800c788 <_write_r>

0800c696 <__sseek>:
 800c696:	b510      	push	{r4, lr}
 800c698:	460c      	mov	r4, r1
 800c69a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c69e:	f000 f83f 	bl	800c720 <_lseek_r>
 800c6a2:	1c43      	adds	r3, r0, #1
 800c6a4:	89a3      	ldrh	r3, [r4, #12]
 800c6a6:	bf15      	itete	ne
 800c6a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c6aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c6ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c6b2:	81a3      	strheq	r3, [r4, #12]
 800c6b4:	bf18      	it	ne
 800c6b6:	81a3      	strhne	r3, [r4, #12]
 800c6b8:	bd10      	pop	{r4, pc}

0800c6ba <__sclose>:
 800c6ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6be:	f000 b81f 	b.w	800c700 <_close_r>

0800c6c2 <memset>:
 800c6c2:	4402      	add	r2, r0
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	4293      	cmp	r3, r2
 800c6c8:	d100      	bne.n	800c6cc <memset+0xa>
 800c6ca:	4770      	bx	lr
 800c6cc:	f803 1b01 	strb.w	r1, [r3], #1
 800c6d0:	e7f9      	b.n	800c6c6 <memset+0x4>

0800c6d2 <strncmp>:
 800c6d2:	b510      	push	{r4, lr}
 800c6d4:	b16a      	cbz	r2, 800c6f2 <strncmp+0x20>
 800c6d6:	3901      	subs	r1, #1
 800c6d8:	1884      	adds	r4, r0, r2
 800c6da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6de:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c6e2:	429a      	cmp	r2, r3
 800c6e4:	d103      	bne.n	800c6ee <strncmp+0x1c>
 800c6e6:	42a0      	cmp	r0, r4
 800c6e8:	d001      	beq.n	800c6ee <strncmp+0x1c>
 800c6ea:	2a00      	cmp	r2, #0
 800c6ec:	d1f5      	bne.n	800c6da <strncmp+0x8>
 800c6ee:	1ad0      	subs	r0, r2, r3
 800c6f0:	bd10      	pop	{r4, pc}
 800c6f2:	4610      	mov	r0, r2
 800c6f4:	e7fc      	b.n	800c6f0 <strncmp+0x1e>
	...

0800c6f8 <_localeconv_r>:
 800c6f8:	4800      	ldr	r0, [pc, #0]	@ (800c6fc <_localeconv_r+0x4>)
 800c6fa:	4770      	bx	lr
 800c6fc:	20000114 	.word	0x20000114

0800c700 <_close_r>:
 800c700:	b538      	push	{r3, r4, r5, lr}
 800c702:	4d06      	ldr	r5, [pc, #24]	@ (800c71c <_close_r+0x1c>)
 800c704:	2300      	movs	r3, #0
 800c706:	4604      	mov	r4, r0
 800c708:	4608      	mov	r0, r1
 800c70a:	602b      	str	r3, [r5, #0]
 800c70c:	f7f7 fad0 	bl	8003cb0 <_close>
 800c710:	1c43      	adds	r3, r0, #1
 800c712:	d102      	bne.n	800c71a <_close_r+0x1a>
 800c714:	682b      	ldr	r3, [r5, #0]
 800c716:	b103      	cbz	r3, 800c71a <_close_r+0x1a>
 800c718:	6023      	str	r3, [r4, #0]
 800c71a:	bd38      	pop	{r3, r4, r5, pc}
 800c71c:	200006f4 	.word	0x200006f4

0800c720 <_lseek_r>:
 800c720:	b538      	push	{r3, r4, r5, lr}
 800c722:	4d07      	ldr	r5, [pc, #28]	@ (800c740 <_lseek_r+0x20>)
 800c724:	4604      	mov	r4, r0
 800c726:	4608      	mov	r0, r1
 800c728:	4611      	mov	r1, r2
 800c72a:	2200      	movs	r2, #0
 800c72c:	602a      	str	r2, [r5, #0]
 800c72e:	461a      	mov	r2, r3
 800c730:	f7f7 fae5 	bl	8003cfe <_lseek>
 800c734:	1c43      	adds	r3, r0, #1
 800c736:	d102      	bne.n	800c73e <_lseek_r+0x1e>
 800c738:	682b      	ldr	r3, [r5, #0]
 800c73a:	b103      	cbz	r3, 800c73e <_lseek_r+0x1e>
 800c73c:	6023      	str	r3, [r4, #0]
 800c73e:	bd38      	pop	{r3, r4, r5, pc}
 800c740:	200006f4 	.word	0x200006f4

0800c744 <_read_r>:
 800c744:	b538      	push	{r3, r4, r5, lr}
 800c746:	4d07      	ldr	r5, [pc, #28]	@ (800c764 <_read_r+0x20>)
 800c748:	4604      	mov	r4, r0
 800c74a:	4608      	mov	r0, r1
 800c74c:	4611      	mov	r1, r2
 800c74e:	2200      	movs	r2, #0
 800c750:	602a      	str	r2, [r5, #0]
 800c752:	461a      	mov	r2, r3
 800c754:	f7f7 fa73 	bl	8003c3e <_read>
 800c758:	1c43      	adds	r3, r0, #1
 800c75a:	d102      	bne.n	800c762 <_read_r+0x1e>
 800c75c:	682b      	ldr	r3, [r5, #0]
 800c75e:	b103      	cbz	r3, 800c762 <_read_r+0x1e>
 800c760:	6023      	str	r3, [r4, #0]
 800c762:	bd38      	pop	{r3, r4, r5, pc}
 800c764:	200006f4 	.word	0x200006f4

0800c768 <_sbrk_r>:
 800c768:	b538      	push	{r3, r4, r5, lr}
 800c76a:	4d06      	ldr	r5, [pc, #24]	@ (800c784 <_sbrk_r+0x1c>)
 800c76c:	2300      	movs	r3, #0
 800c76e:	4604      	mov	r4, r0
 800c770:	4608      	mov	r0, r1
 800c772:	602b      	str	r3, [r5, #0]
 800c774:	f7f7 fad0 	bl	8003d18 <_sbrk>
 800c778:	1c43      	adds	r3, r0, #1
 800c77a:	d102      	bne.n	800c782 <_sbrk_r+0x1a>
 800c77c:	682b      	ldr	r3, [r5, #0]
 800c77e:	b103      	cbz	r3, 800c782 <_sbrk_r+0x1a>
 800c780:	6023      	str	r3, [r4, #0]
 800c782:	bd38      	pop	{r3, r4, r5, pc}
 800c784:	200006f4 	.word	0x200006f4

0800c788 <_write_r>:
 800c788:	b538      	push	{r3, r4, r5, lr}
 800c78a:	4d07      	ldr	r5, [pc, #28]	@ (800c7a8 <_write_r+0x20>)
 800c78c:	4604      	mov	r4, r0
 800c78e:	4608      	mov	r0, r1
 800c790:	4611      	mov	r1, r2
 800c792:	2200      	movs	r2, #0
 800c794:	602a      	str	r2, [r5, #0]
 800c796:	461a      	mov	r2, r3
 800c798:	f7f7 fa6e 	bl	8003c78 <_write>
 800c79c:	1c43      	adds	r3, r0, #1
 800c79e:	d102      	bne.n	800c7a6 <_write_r+0x1e>
 800c7a0:	682b      	ldr	r3, [r5, #0]
 800c7a2:	b103      	cbz	r3, 800c7a6 <_write_r+0x1e>
 800c7a4:	6023      	str	r3, [r4, #0]
 800c7a6:	bd38      	pop	{r3, r4, r5, pc}
 800c7a8:	200006f4 	.word	0x200006f4

0800c7ac <__errno>:
 800c7ac:	4b01      	ldr	r3, [pc, #4]	@ (800c7b4 <__errno+0x8>)
 800c7ae:	6818      	ldr	r0, [r3, #0]
 800c7b0:	4770      	bx	lr
 800c7b2:	bf00      	nop
 800c7b4:	20000190 	.word	0x20000190

0800c7b8 <__libc_init_array>:
 800c7b8:	b570      	push	{r4, r5, r6, lr}
 800c7ba:	4d0d      	ldr	r5, [pc, #52]	@ (800c7f0 <__libc_init_array+0x38>)
 800c7bc:	4c0d      	ldr	r4, [pc, #52]	@ (800c7f4 <__libc_init_array+0x3c>)
 800c7be:	1b64      	subs	r4, r4, r5
 800c7c0:	10a4      	asrs	r4, r4, #2
 800c7c2:	2600      	movs	r6, #0
 800c7c4:	42a6      	cmp	r6, r4
 800c7c6:	d109      	bne.n	800c7dc <__libc_init_array+0x24>
 800c7c8:	4d0b      	ldr	r5, [pc, #44]	@ (800c7f8 <__libc_init_array+0x40>)
 800c7ca:	4c0c      	ldr	r4, [pc, #48]	@ (800c7fc <__libc_init_array+0x44>)
 800c7cc:	f004 f86c 	bl	80108a8 <_init>
 800c7d0:	1b64      	subs	r4, r4, r5
 800c7d2:	10a4      	asrs	r4, r4, #2
 800c7d4:	2600      	movs	r6, #0
 800c7d6:	42a6      	cmp	r6, r4
 800c7d8:	d105      	bne.n	800c7e6 <__libc_init_array+0x2e>
 800c7da:	bd70      	pop	{r4, r5, r6, pc}
 800c7dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7e0:	4798      	blx	r3
 800c7e2:	3601      	adds	r6, #1
 800c7e4:	e7ee      	b.n	800c7c4 <__libc_init_array+0xc>
 800c7e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7ea:	4798      	blx	r3
 800c7ec:	3601      	adds	r6, #1
 800c7ee:	e7f2      	b.n	800c7d6 <__libc_init_array+0x1e>
 800c7f0:	08011040 	.word	0x08011040
 800c7f4:	08011040 	.word	0x08011040
 800c7f8:	08011040 	.word	0x08011040
 800c7fc:	08011044 	.word	0x08011044

0800c800 <__retarget_lock_init_recursive>:
 800c800:	4770      	bx	lr

0800c802 <__retarget_lock_acquire_recursive>:
 800c802:	4770      	bx	lr

0800c804 <__retarget_lock_release_recursive>:
 800c804:	4770      	bx	lr

0800c806 <memcpy>:
 800c806:	440a      	add	r2, r1
 800c808:	4291      	cmp	r1, r2
 800c80a:	f100 33ff 	add.w	r3, r0, #4294967295
 800c80e:	d100      	bne.n	800c812 <memcpy+0xc>
 800c810:	4770      	bx	lr
 800c812:	b510      	push	{r4, lr}
 800c814:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c818:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c81c:	4291      	cmp	r1, r2
 800c81e:	d1f9      	bne.n	800c814 <memcpy+0xe>
 800c820:	bd10      	pop	{r4, pc}
 800c822:	0000      	movs	r0, r0
 800c824:	0000      	movs	r0, r0
	...

0800c828 <nan>:
 800c828:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c830 <nan+0x8>
 800c82c:	4770      	bx	lr
 800c82e:	bf00      	nop
 800c830:	00000000 	.word	0x00000000
 800c834:	7ff80000 	.word	0x7ff80000

0800c838 <nanf>:
 800c838:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c840 <nanf+0x8>
 800c83c:	4770      	bx	lr
 800c83e:	bf00      	nop
 800c840:	7fc00000 	.word	0x7fc00000

0800c844 <quorem>:
 800c844:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c848:	6903      	ldr	r3, [r0, #16]
 800c84a:	690c      	ldr	r4, [r1, #16]
 800c84c:	42a3      	cmp	r3, r4
 800c84e:	4607      	mov	r7, r0
 800c850:	db7e      	blt.n	800c950 <quorem+0x10c>
 800c852:	3c01      	subs	r4, #1
 800c854:	f101 0814 	add.w	r8, r1, #20
 800c858:	00a3      	lsls	r3, r4, #2
 800c85a:	f100 0514 	add.w	r5, r0, #20
 800c85e:	9300      	str	r3, [sp, #0]
 800c860:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c864:	9301      	str	r3, [sp, #4]
 800c866:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c86a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c86e:	3301      	adds	r3, #1
 800c870:	429a      	cmp	r2, r3
 800c872:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c876:	fbb2 f6f3 	udiv	r6, r2, r3
 800c87a:	d32e      	bcc.n	800c8da <quorem+0x96>
 800c87c:	f04f 0a00 	mov.w	sl, #0
 800c880:	46c4      	mov	ip, r8
 800c882:	46ae      	mov	lr, r5
 800c884:	46d3      	mov	fp, sl
 800c886:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c88a:	b298      	uxth	r0, r3
 800c88c:	fb06 a000 	mla	r0, r6, r0, sl
 800c890:	0c02      	lsrs	r2, r0, #16
 800c892:	0c1b      	lsrs	r3, r3, #16
 800c894:	fb06 2303 	mla	r3, r6, r3, r2
 800c898:	f8de 2000 	ldr.w	r2, [lr]
 800c89c:	b280      	uxth	r0, r0
 800c89e:	b292      	uxth	r2, r2
 800c8a0:	1a12      	subs	r2, r2, r0
 800c8a2:	445a      	add	r2, fp
 800c8a4:	f8de 0000 	ldr.w	r0, [lr]
 800c8a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c8ac:	b29b      	uxth	r3, r3
 800c8ae:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c8b2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c8b6:	b292      	uxth	r2, r2
 800c8b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c8bc:	45e1      	cmp	r9, ip
 800c8be:	f84e 2b04 	str.w	r2, [lr], #4
 800c8c2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c8c6:	d2de      	bcs.n	800c886 <quorem+0x42>
 800c8c8:	9b00      	ldr	r3, [sp, #0]
 800c8ca:	58eb      	ldr	r3, [r5, r3]
 800c8cc:	b92b      	cbnz	r3, 800c8da <quorem+0x96>
 800c8ce:	9b01      	ldr	r3, [sp, #4]
 800c8d0:	3b04      	subs	r3, #4
 800c8d2:	429d      	cmp	r5, r3
 800c8d4:	461a      	mov	r2, r3
 800c8d6:	d32f      	bcc.n	800c938 <quorem+0xf4>
 800c8d8:	613c      	str	r4, [r7, #16]
 800c8da:	4638      	mov	r0, r7
 800c8dc:	f001 fc5a 	bl	800e194 <__mcmp>
 800c8e0:	2800      	cmp	r0, #0
 800c8e2:	db25      	blt.n	800c930 <quorem+0xec>
 800c8e4:	4629      	mov	r1, r5
 800c8e6:	2000      	movs	r0, #0
 800c8e8:	f858 2b04 	ldr.w	r2, [r8], #4
 800c8ec:	f8d1 c000 	ldr.w	ip, [r1]
 800c8f0:	fa1f fe82 	uxth.w	lr, r2
 800c8f4:	fa1f f38c 	uxth.w	r3, ip
 800c8f8:	eba3 030e 	sub.w	r3, r3, lr
 800c8fc:	4403      	add	r3, r0
 800c8fe:	0c12      	lsrs	r2, r2, #16
 800c900:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c904:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c908:	b29b      	uxth	r3, r3
 800c90a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c90e:	45c1      	cmp	r9, r8
 800c910:	f841 3b04 	str.w	r3, [r1], #4
 800c914:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c918:	d2e6      	bcs.n	800c8e8 <quorem+0xa4>
 800c91a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c91e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c922:	b922      	cbnz	r2, 800c92e <quorem+0xea>
 800c924:	3b04      	subs	r3, #4
 800c926:	429d      	cmp	r5, r3
 800c928:	461a      	mov	r2, r3
 800c92a:	d30b      	bcc.n	800c944 <quorem+0x100>
 800c92c:	613c      	str	r4, [r7, #16]
 800c92e:	3601      	adds	r6, #1
 800c930:	4630      	mov	r0, r6
 800c932:	b003      	add	sp, #12
 800c934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c938:	6812      	ldr	r2, [r2, #0]
 800c93a:	3b04      	subs	r3, #4
 800c93c:	2a00      	cmp	r2, #0
 800c93e:	d1cb      	bne.n	800c8d8 <quorem+0x94>
 800c940:	3c01      	subs	r4, #1
 800c942:	e7c6      	b.n	800c8d2 <quorem+0x8e>
 800c944:	6812      	ldr	r2, [r2, #0]
 800c946:	3b04      	subs	r3, #4
 800c948:	2a00      	cmp	r2, #0
 800c94a:	d1ef      	bne.n	800c92c <quorem+0xe8>
 800c94c:	3c01      	subs	r4, #1
 800c94e:	e7ea      	b.n	800c926 <quorem+0xe2>
 800c950:	2000      	movs	r0, #0
 800c952:	e7ee      	b.n	800c932 <quorem+0xee>
 800c954:	0000      	movs	r0, r0
	...

0800c958 <_dtoa_r>:
 800c958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c95c:	69c7      	ldr	r7, [r0, #28]
 800c95e:	b099      	sub	sp, #100	@ 0x64
 800c960:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c964:	ec55 4b10 	vmov	r4, r5, d0
 800c968:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800c96a:	9109      	str	r1, [sp, #36]	@ 0x24
 800c96c:	4683      	mov	fp, r0
 800c96e:	920e      	str	r2, [sp, #56]	@ 0x38
 800c970:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c972:	b97f      	cbnz	r7, 800c994 <_dtoa_r+0x3c>
 800c974:	2010      	movs	r0, #16
 800c976:	f7fd ff65 	bl	800a844 <malloc>
 800c97a:	4602      	mov	r2, r0
 800c97c:	f8cb 001c 	str.w	r0, [fp, #28]
 800c980:	b920      	cbnz	r0, 800c98c <_dtoa_r+0x34>
 800c982:	4ba7      	ldr	r3, [pc, #668]	@ (800cc20 <_dtoa_r+0x2c8>)
 800c984:	21ef      	movs	r1, #239	@ 0xef
 800c986:	48a7      	ldr	r0, [pc, #668]	@ (800cc24 <_dtoa_r+0x2cc>)
 800c988:	f002 fbb2 	bl	800f0f0 <__assert_func>
 800c98c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c990:	6007      	str	r7, [r0, #0]
 800c992:	60c7      	str	r7, [r0, #12]
 800c994:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c998:	6819      	ldr	r1, [r3, #0]
 800c99a:	b159      	cbz	r1, 800c9b4 <_dtoa_r+0x5c>
 800c99c:	685a      	ldr	r2, [r3, #4]
 800c99e:	604a      	str	r2, [r1, #4]
 800c9a0:	2301      	movs	r3, #1
 800c9a2:	4093      	lsls	r3, r2
 800c9a4:	608b      	str	r3, [r1, #8]
 800c9a6:	4658      	mov	r0, fp
 800c9a8:	f001 f970 	bl	800dc8c <_Bfree>
 800c9ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	601a      	str	r2, [r3, #0]
 800c9b4:	1e2b      	subs	r3, r5, #0
 800c9b6:	bfb9      	ittee	lt
 800c9b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c9bc:	9303      	strlt	r3, [sp, #12]
 800c9be:	2300      	movge	r3, #0
 800c9c0:	6033      	strge	r3, [r6, #0]
 800c9c2:	9f03      	ldr	r7, [sp, #12]
 800c9c4:	4b98      	ldr	r3, [pc, #608]	@ (800cc28 <_dtoa_r+0x2d0>)
 800c9c6:	bfbc      	itt	lt
 800c9c8:	2201      	movlt	r2, #1
 800c9ca:	6032      	strlt	r2, [r6, #0]
 800c9cc:	43bb      	bics	r3, r7
 800c9ce:	d112      	bne.n	800c9f6 <_dtoa_r+0x9e>
 800c9d0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c9d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c9d6:	6013      	str	r3, [r2, #0]
 800c9d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c9dc:	4323      	orrs	r3, r4
 800c9de:	f000 854d 	beq.w	800d47c <_dtoa_r+0xb24>
 800c9e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c9e4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800cc3c <_dtoa_r+0x2e4>
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	f000 854f 	beq.w	800d48c <_dtoa_r+0xb34>
 800c9ee:	f10a 0303 	add.w	r3, sl, #3
 800c9f2:	f000 bd49 	b.w	800d488 <_dtoa_r+0xb30>
 800c9f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	ec51 0b17 	vmov	r0, r1, d7
 800ca00:	2300      	movs	r3, #0
 800ca02:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800ca06:	f7f4 f86f 	bl	8000ae8 <__aeabi_dcmpeq>
 800ca0a:	4680      	mov	r8, r0
 800ca0c:	b158      	cbz	r0, 800ca26 <_dtoa_r+0xce>
 800ca0e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ca10:	2301      	movs	r3, #1
 800ca12:	6013      	str	r3, [r2, #0]
 800ca14:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ca16:	b113      	cbz	r3, 800ca1e <_dtoa_r+0xc6>
 800ca18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ca1a:	4b84      	ldr	r3, [pc, #528]	@ (800cc2c <_dtoa_r+0x2d4>)
 800ca1c:	6013      	str	r3, [r2, #0]
 800ca1e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800cc40 <_dtoa_r+0x2e8>
 800ca22:	f000 bd33 	b.w	800d48c <_dtoa_r+0xb34>
 800ca26:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ca2a:	aa16      	add	r2, sp, #88	@ 0x58
 800ca2c:	a917      	add	r1, sp, #92	@ 0x5c
 800ca2e:	4658      	mov	r0, fp
 800ca30:	f001 fcd0 	bl	800e3d4 <__d2b>
 800ca34:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ca38:	4681      	mov	r9, r0
 800ca3a:	2e00      	cmp	r6, #0
 800ca3c:	d077      	beq.n	800cb2e <_dtoa_r+0x1d6>
 800ca3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca40:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800ca44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ca48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ca4c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ca50:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ca54:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ca58:	4619      	mov	r1, r3
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	4b74      	ldr	r3, [pc, #464]	@ (800cc30 <_dtoa_r+0x2d8>)
 800ca5e:	f7f3 fc23 	bl	80002a8 <__aeabi_dsub>
 800ca62:	a369      	add	r3, pc, #420	@ (adr r3, 800cc08 <_dtoa_r+0x2b0>)
 800ca64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca68:	f7f3 fdd6 	bl	8000618 <__aeabi_dmul>
 800ca6c:	a368      	add	r3, pc, #416	@ (adr r3, 800cc10 <_dtoa_r+0x2b8>)
 800ca6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca72:	f7f3 fc1b 	bl	80002ac <__adddf3>
 800ca76:	4604      	mov	r4, r0
 800ca78:	4630      	mov	r0, r6
 800ca7a:	460d      	mov	r5, r1
 800ca7c:	f7f3 fd62 	bl	8000544 <__aeabi_i2d>
 800ca80:	a365      	add	r3, pc, #404	@ (adr r3, 800cc18 <_dtoa_r+0x2c0>)
 800ca82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca86:	f7f3 fdc7 	bl	8000618 <__aeabi_dmul>
 800ca8a:	4602      	mov	r2, r0
 800ca8c:	460b      	mov	r3, r1
 800ca8e:	4620      	mov	r0, r4
 800ca90:	4629      	mov	r1, r5
 800ca92:	f7f3 fc0b 	bl	80002ac <__adddf3>
 800ca96:	4604      	mov	r4, r0
 800ca98:	460d      	mov	r5, r1
 800ca9a:	f7f4 f86d 	bl	8000b78 <__aeabi_d2iz>
 800ca9e:	2200      	movs	r2, #0
 800caa0:	4607      	mov	r7, r0
 800caa2:	2300      	movs	r3, #0
 800caa4:	4620      	mov	r0, r4
 800caa6:	4629      	mov	r1, r5
 800caa8:	f7f4 f828 	bl	8000afc <__aeabi_dcmplt>
 800caac:	b140      	cbz	r0, 800cac0 <_dtoa_r+0x168>
 800caae:	4638      	mov	r0, r7
 800cab0:	f7f3 fd48 	bl	8000544 <__aeabi_i2d>
 800cab4:	4622      	mov	r2, r4
 800cab6:	462b      	mov	r3, r5
 800cab8:	f7f4 f816 	bl	8000ae8 <__aeabi_dcmpeq>
 800cabc:	b900      	cbnz	r0, 800cac0 <_dtoa_r+0x168>
 800cabe:	3f01      	subs	r7, #1
 800cac0:	2f16      	cmp	r7, #22
 800cac2:	d851      	bhi.n	800cb68 <_dtoa_r+0x210>
 800cac4:	4b5b      	ldr	r3, [pc, #364]	@ (800cc34 <_dtoa_r+0x2dc>)
 800cac6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800caca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cace:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cad2:	f7f4 f813 	bl	8000afc <__aeabi_dcmplt>
 800cad6:	2800      	cmp	r0, #0
 800cad8:	d048      	beq.n	800cb6c <_dtoa_r+0x214>
 800cada:	3f01      	subs	r7, #1
 800cadc:	2300      	movs	r3, #0
 800cade:	9312      	str	r3, [sp, #72]	@ 0x48
 800cae0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cae2:	1b9b      	subs	r3, r3, r6
 800cae4:	1e5a      	subs	r2, r3, #1
 800cae6:	bf44      	itt	mi
 800cae8:	f1c3 0801 	rsbmi	r8, r3, #1
 800caec:	2300      	movmi	r3, #0
 800caee:	9208      	str	r2, [sp, #32]
 800caf0:	bf54      	ite	pl
 800caf2:	f04f 0800 	movpl.w	r8, #0
 800caf6:	9308      	strmi	r3, [sp, #32]
 800caf8:	2f00      	cmp	r7, #0
 800cafa:	db39      	blt.n	800cb70 <_dtoa_r+0x218>
 800cafc:	9b08      	ldr	r3, [sp, #32]
 800cafe:	970f      	str	r7, [sp, #60]	@ 0x3c
 800cb00:	443b      	add	r3, r7
 800cb02:	9308      	str	r3, [sp, #32]
 800cb04:	2300      	movs	r3, #0
 800cb06:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb0a:	2b09      	cmp	r3, #9
 800cb0c:	d864      	bhi.n	800cbd8 <_dtoa_r+0x280>
 800cb0e:	2b05      	cmp	r3, #5
 800cb10:	bfc4      	itt	gt
 800cb12:	3b04      	subgt	r3, #4
 800cb14:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800cb16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb18:	f1a3 0302 	sub.w	r3, r3, #2
 800cb1c:	bfcc      	ite	gt
 800cb1e:	2400      	movgt	r4, #0
 800cb20:	2401      	movle	r4, #1
 800cb22:	2b03      	cmp	r3, #3
 800cb24:	d863      	bhi.n	800cbee <_dtoa_r+0x296>
 800cb26:	e8df f003 	tbb	[pc, r3]
 800cb2a:	372a      	.short	0x372a
 800cb2c:	5535      	.short	0x5535
 800cb2e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800cb32:	441e      	add	r6, r3
 800cb34:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cb38:	2b20      	cmp	r3, #32
 800cb3a:	bfc1      	itttt	gt
 800cb3c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cb40:	409f      	lslgt	r7, r3
 800cb42:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800cb46:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cb4a:	bfd6      	itet	le
 800cb4c:	f1c3 0320 	rsble	r3, r3, #32
 800cb50:	ea47 0003 	orrgt.w	r0, r7, r3
 800cb54:	fa04 f003 	lslle.w	r0, r4, r3
 800cb58:	f7f3 fce4 	bl	8000524 <__aeabi_ui2d>
 800cb5c:	2201      	movs	r2, #1
 800cb5e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cb62:	3e01      	subs	r6, #1
 800cb64:	9214      	str	r2, [sp, #80]	@ 0x50
 800cb66:	e777      	b.n	800ca58 <_dtoa_r+0x100>
 800cb68:	2301      	movs	r3, #1
 800cb6a:	e7b8      	b.n	800cade <_dtoa_r+0x186>
 800cb6c:	9012      	str	r0, [sp, #72]	@ 0x48
 800cb6e:	e7b7      	b.n	800cae0 <_dtoa_r+0x188>
 800cb70:	427b      	negs	r3, r7
 800cb72:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb74:	2300      	movs	r3, #0
 800cb76:	eba8 0807 	sub.w	r8, r8, r7
 800cb7a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cb7c:	e7c4      	b.n	800cb08 <_dtoa_r+0x1b0>
 800cb7e:	2300      	movs	r3, #0
 800cb80:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cb82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	dc35      	bgt.n	800cbf4 <_dtoa_r+0x29c>
 800cb88:	2301      	movs	r3, #1
 800cb8a:	9300      	str	r3, [sp, #0]
 800cb8c:	9307      	str	r3, [sp, #28]
 800cb8e:	461a      	mov	r2, r3
 800cb90:	920e      	str	r2, [sp, #56]	@ 0x38
 800cb92:	e00b      	b.n	800cbac <_dtoa_r+0x254>
 800cb94:	2301      	movs	r3, #1
 800cb96:	e7f3      	b.n	800cb80 <_dtoa_r+0x228>
 800cb98:	2300      	movs	r3, #0
 800cb9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cb9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb9e:	18fb      	adds	r3, r7, r3
 800cba0:	9300      	str	r3, [sp, #0]
 800cba2:	3301      	adds	r3, #1
 800cba4:	2b01      	cmp	r3, #1
 800cba6:	9307      	str	r3, [sp, #28]
 800cba8:	bfb8      	it	lt
 800cbaa:	2301      	movlt	r3, #1
 800cbac:	f8db 001c 	ldr.w	r0, [fp, #28]
 800cbb0:	2100      	movs	r1, #0
 800cbb2:	2204      	movs	r2, #4
 800cbb4:	f102 0514 	add.w	r5, r2, #20
 800cbb8:	429d      	cmp	r5, r3
 800cbba:	d91f      	bls.n	800cbfc <_dtoa_r+0x2a4>
 800cbbc:	6041      	str	r1, [r0, #4]
 800cbbe:	4658      	mov	r0, fp
 800cbc0:	f001 f824 	bl	800dc0c <_Balloc>
 800cbc4:	4682      	mov	sl, r0
 800cbc6:	2800      	cmp	r0, #0
 800cbc8:	d13c      	bne.n	800cc44 <_dtoa_r+0x2ec>
 800cbca:	4b1b      	ldr	r3, [pc, #108]	@ (800cc38 <_dtoa_r+0x2e0>)
 800cbcc:	4602      	mov	r2, r0
 800cbce:	f240 11af 	movw	r1, #431	@ 0x1af
 800cbd2:	e6d8      	b.n	800c986 <_dtoa_r+0x2e>
 800cbd4:	2301      	movs	r3, #1
 800cbd6:	e7e0      	b.n	800cb9a <_dtoa_r+0x242>
 800cbd8:	2401      	movs	r4, #1
 800cbda:	2300      	movs	r3, #0
 800cbdc:	9309      	str	r3, [sp, #36]	@ 0x24
 800cbde:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cbe0:	f04f 33ff 	mov.w	r3, #4294967295
 800cbe4:	9300      	str	r3, [sp, #0]
 800cbe6:	9307      	str	r3, [sp, #28]
 800cbe8:	2200      	movs	r2, #0
 800cbea:	2312      	movs	r3, #18
 800cbec:	e7d0      	b.n	800cb90 <_dtoa_r+0x238>
 800cbee:	2301      	movs	r3, #1
 800cbf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cbf2:	e7f5      	b.n	800cbe0 <_dtoa_r+0x288>
 800cbf4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbf6:	9300      	str	r3, [sp, #0]
 800cbf8:	9307      	str	r3, [sp, #28]
 800cbfa:	e7d7      	b.n	800cbac <_dtoa_r+0x254>
 800cbfc:	3101      	adds	r1, #1
 800cbfe:	0052      	lsls	r2, r2, #1
 800cc00:	e7d8      	b.n	800cbb4 <_dtoa_r+0x25c>
 800cc02:	bf00      	nop
 800cc04:	f3af 8000 	nop.w
 800cc08:	636f4361 	.word	0x636f4361
 800cc0c:	3fd287a7 	.word	0x3fd287a7
 800cc10:	8b60c8b3 	.word	0x8b60c8b3
 800cc14:	3fc68a28 	.word	0x3fc68a28
 800cc18:	509f79fb 	.word	0x509f79fb
 800cc1c:	3fd34413 	.word	0x3fd34413
 800cc20:	08010bbd 	.word	0x08010bbd
 800cc24:	08010bd4 	.word	0x08010bd4
 800cc28:	7ff00000 	.word	0x7ff00000
 800cc2c:	08010e20 	.word	0x08010e20
 800cc30:	3ff80000 	.word	0x3ff80000
 800cc34:	08010d30 	.word	0x08010d30
 800cc38:	08010c2c 	.word	0x08010c2c
 800cc3c:	08010bb9 	.word	0x08010bb9
 800cc40:	08010e1f 	.word	0x08010e1f
 800cc44:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cc48:	6018      	str	r0, [r3, #0]
 800cc4a:	9b07      	ldr	r3, [sp, #28]
 800cc4c:	2b0e      	cmp	r3, #14
 800cc4e:	f200 80a4 	bhi.w	800cd9a <_dtoa_r+0x442>
 800cc52:	2c00      	cmp	r4, #0
 800cc54:	f000 80a1 	beq.w	800cd9a <_dtoa_r+0x442>
 800cc58:	2f00      	cmp	r7, #0
 800cc5a:	dd33      	ble.n	800ccc4 <_dtoa_r+0x36c>
 800cc5c:	4bad      	ldr	r3, [pc, #692]	@ (800cf14 <_dtoa_r+0x5bc>)
 800cc5e:	f007 020f 	and.w	r2, r7, #15
 800cc62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc66:	ed93 7b00 	vldr	d7, [r3]
 800cc6a:	05f8      	lsls	r0, r7, #23
 800cc6c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800cc70:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cc74:	d516      	bpl.n	800cca4 <_dtoa_r+0x34c>
 800cc76:	4ba8      	ldr	r3, [pc, #672]	@ (800cf18 <_dtoa_r+0x5c0>)
 800cc78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cc80:	f7f3 fdf4 	bl	800086c <__aeabi_ddiv>
 800cc84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cc88:	f004 040f 	and.w	r4, r4, #15
 800cc8c:	2603      	movs	r6, #3
 800cc8e:	4da2      	ldr	r5, [pc, #648]	@ (800cf18 <_dtoa_r+0x5c0>)
 800cc90:	b954      	cbnz	r4, 800cca8 <_dtoa_r+0x350>
 800cc92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc9a:	f7f3 fde7 	bl	800086c <__aeabi_ddiv>
 800cc9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cca2:	e028      	b.n	800ccf6 <_dtoa_r+0x39e>
 800cca4:	2602      	movs	r6, #2
 800cca6:	e7f2      	b.n	800cc8e <_dtoa_r+0x336>
 800cca8:	07e1      	lsls	r1, r4, #31
 800ccaa:	d508      	bpl.n	800ccbe <_dtoa_r+0x366>
 800ccac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ccb0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ccb4:	f7f3 fcb0 	bl	8000618 <__aeabi_dmul>
 800ccb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ccbc:	3601      	adds	r6, #1
 800ccbe:	1064      	asrs	r4, r4, #1
 800ccc0:	3508      	adds	r5, #8
 800ccc2:	e7e5      	b.n	800cc90 <_dtoa_r+0x338>
 800ccc4:	f000 80d2 	beq.w	800ce6c <_dtoa_r+0x514>
 800ccc8:	427c      	negs	r4, r7
 800ccca:	4b92      	ldr	r3, [pc, #584]	@ (800cf14 <_dtoa_r+0x5bc>)
 800cccc:	4d92      	ldr	r5, [pc, #584]	@ (800cf18 <_dtoa_r+0x5c0>)
 800ccce:	f004 020f 	and.w	r2, r4, #15
 800ccd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ccd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ccde:	f7f3 fc9b 	bl	8000618 <__aeabi_dmul>
 800cce2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cce6:	1124      	asrs	r4, r4, #4
 800cce8:	2300      	movs	r3, #0
 800ccea:	2602      	movs	r6, #2
 800ccec:	2c00      	cmp	r4, #0
 800ccee:	f040 80b2 	bne.w	800ce56 <_dtoa_r+0x4fe>
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d1d3      	bne.n	800cc9e <_dtoa_r+0x346>
 800ccf6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ccf8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	f000 80b7 	beq.w	800ce70 <_dtoa_r+0x518>
 800cd02:	4b86      	ldr	r3, [pc, #536]	@ (800cf1c <_dtoa_r+0x5c4>)
 800cd04:	2200      	movs	r2, #0
 800cd06:	4620      	mov	r0, r4
 800cd08:	4629      	mov	r1, r5
 800cd0a:	f7f3 fef7 	bl	8000afc <__aeabi_dcmplt>
 800cd0e:	2800      	cmp	r0, #0
 800cd10:	f000 80ae 	beq.w	800ce70 <_dtoa_r+0x518>
 800cd14:	9b07      	ldr	r3, [sp, #28]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	f000 80aa 	beq.w	800ce70 <_dtoa_r+0x518>
 800cd1c:	9b00      	ldr	r3, [sp, #0]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	dd37      	ble.n	800cd92 <_dtoa_r+0x43a>
 800cd22:	1e7b      	subs	r3, r7, #1
 800cd24:	9304      	str	r3, [sp, #16]
 800cd26:	4620      	mov	r0, r4
 800cd28:	4b7d      	ldr	r3, [pc, #500]	@ (800cf20 <_dtoa_r+0x5c8>)
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	4629      	mov	r1, r5
 800cd2e:	f7f3 fc73 	bl	8000618 <__aeabi_dmul>
 800cd32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd36:	9c00      	ldr	r4, [sp, #0]
 800cd38:	3601      	adds	r6, #1
 800cd3a:	4630      	mov	r0, r6
 800cd3c:	f7f3 fc02 	bl	8000544 <__aeabi_i2d>
 800cd40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cd44:	f7f3 fc68 	bl	8000618 <__aeabi_dmul>
 800cd48:	4b76      	ldr	r3, [pc, #472]	@ (800cf24 <_dtoa_r+0x5cc>)
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	f7f3 faae 	bl	80002ac <__adddf3>
 800cd50:	4605      	mov	r5, r0
 800cd52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cd56:	2c00      	cmp	r4, #0
 800cd58:	f040 808d 	bne.w	800ce76 <_dtoa_r+0x51e>
 800cd5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd60:	4b71      	ldr	r3, [pc, #452]	@ (800cf28 <_dtoa_r+0x5d0>)
 800cd62:	2200      	movs	r2, #0
 800cd64:	f7f3 faa0 	bl	80002a8 <__aeabi_dsub>
 800cd68:	4602      	mov	r2, r0
 800cd6a:	460b      	mov	r3, r1
 800cd6c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cd70:	462a      	mov	r2, r5
 800cd72:	4633      	mov	r3, r6
 800cd74:	f7f3 fee0 	bl	8000b38 <__aeabi_dcmpgt>
 800cd78:	2800      	cmp	r0, #0
 800cd7a:	f040 828b 	bne.w	800d294 <_dtoa_r+0x93c>
 800cd7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd82:	462a      	mov	r2, r5
 800cd84:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cd88:	f7f3 feb8 	bl	8000afc <__aeabi_dcmplt>
 800cd8c:	2800      	cmp	r0, #0
 800cd8e:	f040 8128 	bne.w	800cfe2 <_dtoa_r+0x68a>
 800cd92:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cd96:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800cd9a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	f2c0 815a 	blt.w	800d056 <_dtoa_r+0x6fe>
 800cda2:	2f0e      	cmp	r7, #14
 800cda4:	f300 8157 	bgt.w	800d056 <_dtoa_r+0x6fe>
 800cda8:	4b5a      	ldr	r3, [pc, #360]	@ (800cf14 <_dtoa_r+0x5bc>)
 800cdaa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cdae:	ed93 7b00 	vldr	d7, [r3]
 800cdb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	ed8d 7b00 	vstr	d7, [sp]
 800cdba:	da03      	bge.n	800cdc4 <_dtoa_r+0x46c>
 800cdbc:	9b07      	ldr	r3, [sp, #28]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	f340 8101 	ble.w	800cfc6 <_dtoa_r+0x66e>
 800cdc4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cdc8:	4656      	mov	r6, sl
 800cdca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cdce:	4620      	mov	r0, r4
 800cdd0:	4629      	mov	r1, r5
 800cdd2:	f7f3 fd4b 	bl	800086c <__aeabi_ddiv>
 800cdd6:	f7f3 fecf 	bl	8000b78 <__aeabi_d2iz>
 800cdda:	4680      	mov	r8, r0
 800cddc:	f7f3 fbb2 	bl	8000544 <__aeabi_i2d>
 800cde0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cde4:	f7f3 fc18 	bl	8000618 <__aeabi_dmul>
 800cde8:	4602      	mov	r2, r0
 800cdea:	460b      	mov	r3, r1
 800cdec:	4620      	mov	r0, r4
 800cdee:	4629      	mov	r1, r5
 800cdf0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cdf4:	f7f3 fa58 	bl	80002a8 <__aeabi_dsub>
 800cdf8:	f806 4b01 	strb.w	r4, [r6], #1
 800cdfc:	9d07      	ldr	r5, [sp, #28]
 800cdfe:	eba6 040a 	sub.w	r4, r6, sl
 800ce02:	42a5      	cmp	r5, r4
 800ce04:	4602      	mov	r2, r0
 800ce06:	460b      	mov	r3, r1
 800ce08:	f040 8117 	bne.w	800d03a <_dtoa_r+0x6e2>
 800ce0c:	f7f3 fa4e 	bl	80002ac <__adddf3>
 800ce10:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce14:	4604      	mov	r4, r0
 800ce16:	460d      	mov	r5, r1
 800ce18:	f7f3 fe8e 	bl	8000b38 <__aeabi_dcmpgt>
 800ce1c:	2800      	cmp	r0, #0
 800ce1e:	f040 80f9 	bne.w	800d014 <_dtoa_r+0x6bc>
 800ce22:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce26:	4620      	mov	r0, r4
 800ce28:	4629      	mov	r1, r5
 800ce2a:	f7f3 fe5d 	bl	8000ae8 <__aeabi_dcmpeq>
 800ce2e:	b118      	cbz	r0, 800ce38 <_dtoa_r+0x4e0>
 800ce30:	f018 0f01 	tst.w	r8, #1
 800ce34:	f040 80ee 	bne.w	800d014 <_dtoa_r+0x6bc>
 800ce38:	4649      	mov	r1, r9
 800ce3a:	4658      	mov	r0, fp
 800ce3c:	f000 ff26 	bl	800dc8c <_Bfree>
 800ce40:	2300      	movs	r3, #0
 800ce42:	7033      	strb	r3, [r6, #0]
 800ce44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ce46:	3701      	adds	r7, #1
 800ce48:	601f      	str	r7, [r3, #0]
 800ce4a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	f000 831d 	beq.w	800d48c <_dtoa_r+0xb34>
 800ce52:	601e      	str	r6, [r3, #0]
 800ce54:	e31a      	b.n	800d48c <_dtoa_r+0xb34>
 800ce56:	07e2      	lsls	r2, r4, #31
 800ce58:	d505      	bpl.n	800ce66 <_dtoa_r+0x50e>
 800ce5a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ce5e:	f7f3 fbdb 	bl	8000618 <__aeabi_dmul>
 800ce62:	3601      	adds	r6, #1
 800ce64:	2301      	movs	r3, #1
 800ce66:	1064      	asrs	r4, r4, #1
 800ce68:	3508      	adds	r5, #8
 800ce6a:	e73f      	b.n	800ccec <_dtoa_r+0x394>
 800ce6c:	2602      	movs	r6, #2
 800ce6e:	e742      	b.n	800ccf6 <_dtoa_r+0x39e>
 800ce70:	9c07      	ldr	r4, [sp, #28]
 800ce72:	9704      	str	r7, [sp, #16]
 800ce74:	e761      	b.n	800cd3a <_dtoa_r+0x3e2>
 800ce76:	4b27      	ldr	r3, [pc, #156]	@ (800cf14 <_dtoa_r+0x5bc>)
 800ce78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ce7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ce7e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ce82:	4454      	add	r4, sl
 800ce84:	2900      	cmp	r1, #0
 800ce86:	d053      	beq.n	800cf30 <_dtoa_r+0x5d8>
 800ce88:	4928      	ldr	r1, [pc, #160]	@ (800cf2c <_dtoa_r+0x5d4>)
 800ce8a:	2000      	movs	r0, #0
 800ce8c:	f7f3 fcee 	bl	800086c <__aeabi_ddiv>
 800ce90:	4633      	mov	r3, r6
 800ce92:	462a      	mov	r2, r5
 800ce94:	f7f3 fa08 	bl	80002a8 <__aeabi_dsub>
 800ce98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ce9c:	4656      	mov	r6, sl
 800ce9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cea2:	f7f3 fe69 	bl	8000b78 <__aeabi_d2iz>
 800cea6:	4605      	mov	r5, r0
 800cea8:	f7f3 fb4c 	bl	8000544 <__aeabi_i2d>
 800ceac:	4602      	mov	r2, r0
 800ceae:	460b      	mov	r3, r1
 800ceb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ceb4:	f7f3 f9f8 	bl	80002a8 <__aeabi_dsub>
 800ceb8:	3530      	adds	r5, #48	@ 0x30
 800ceba:	4602      	mov	r2, r0
 800cebc:	460b      	mov	r3, r1
 800cebe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cec2:	f806 5b01 	strb.w	r5, [r6], #1
 800cec6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ceca:	f7f3 fe17 	bl	8000afc <__aeabi_dcmplt>
 800cece:	2800      	cmp	r0, #0
 800ced0:	d171      	bne.n	800cfb6 <_dtoa_r+0x65e>
 800ced2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ced6:	4911      	ldr	r1, [pc, #68]	@ (800cf1c <_dtoa_r+0x5c4>)
 800ced8:	2000      	movs	r0, #0
 800ceda:	f7f3 f9e5 	bl	80002a8 <__aeabi_dsub>
 800cede:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cee2:	f7f3 fe0b 	bl	8000afc <__aeabi_dcmplt>
 800cee6:	2800      	cmp	r0, #0
 800cee8:	f040 8095 	bne.w	800d016 <_dtoa_r+0x6be>
 800ceec:	42a6      	cmp	r6, r4
 800ceee:	f43f af50 	beq.w	800cd92 <_dtoa_r+0x43a>
 800cef2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cef6:	4b0a      	ldr	r3, [pc, #40]	@ (800cf20 <_dtoa_r+0x5c8>)
 800cef8:	2200      	movs	r2, #0
 800cefa:	f7f3 fb8d 	bl	8000618 <__aeabi_dmul>
 800cefe:	4b08      	ldr	r3, [pc, #32]	@ (800cf20 <_dtoa_r+0x5c8>)
 800cf00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cf04:	2200      	movs	r2, #0
 800cf06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf0a:	f7f3 fb85 	bl	8000618 <__aeabi_dmul>
 800cf0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf12:	e7c4      	b.n	800ce9e <_dtoa_r+0x546>
 800cf14:	08010d30 	.word	0x08010d30
 800cf18:	08010d08 	.word	0x08010d08
 800cf1c:	3ff00000 	.word	0x3ff00000
 800cf20:	40240000 	.word	0x40240000
 800cf24:	401c0000 	.word	0x401c0000
 800cf28:	40140000 	.word	0x40140000
 800cf2c:	3fe00000 	.word	0x3fe00000
 800cf30:	4631      	mov	r1, r6
 800cf32:	4628      	mov	r0, r5
 800cf34:	f7f3 fb70 	bl	8000618 <__aeabi_dmul>
 800cf38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cf3c:	9415      	str	r4, [sp, #84]	@ 0x54
 800cf3e:	4656      	mov	r6, sl
 800cf40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf44:	f7f3 fe18 	bl	8000b78 <__aeabi_d2iz>
 800cf48:	4605      	mov	r5, r0
 800cf4a:	f7f3 fafb 	bl	8000544 <__aeabi_i2d>
 800cf4e:	4602      	mov	r2, r0
 800cf50:	460b      	mov	r3, r1
 800cf52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf56:	f7f3 f9a7 	bl	80002a8 <__aeabi_dsub>
 800cf5a:	3530      	adds	r5, #48	@ 0x30
 800cf5c:	f806 5b01 	strb.w	r5, [r6], #1
 800cf60:	4602      	mov	r2, r0
 800cf62:	460b      	mov	r3, r1
 800cf64:	42a6      	cmp	r6, r4
 800cf66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cf6a:	f04f 0200 	mov.w	r2, #0
 800cf6e:	d124      	bne.n	800cfba <_dtoa_r+0x662>
 800cf70:	4bac      	ldr	r3, [pc, #688]	@ (800d224 <_dtoa_r+0x8cc>)
 800cf72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cf76:	f7f3 f999 	bl	80002ac <__adddf3>
 800cf7a:	4602      	mov	r2, r0
 800cf7c:	460b      	mov	r3, r1
 800cf7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf82:	f7f3 fdd9 	bl	8000b38 <__aeabi_dcmpgt>
 800cf86:	2800      	cmp	r0, #0
 800cf88:	d145      	bne.n	800d016 <_dtoa_r+0x6be>
 800cf8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cf8e:	49a5      	ldr	r1, [pc, #660]	@ (800d224 <_dtoa_r+0x8cc>)
 800cf90:	2000      	movs	r0, #0
 800cf92:	f7f3 f989 	bl	80002a8 <__aeabi_dsub>
 800cf96:	4602      	mov	r2, r0
 800cf98:	460b      	mov	r3, r1
 800cf9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf9e:	f7f3 fdad 	bl	8000afc <__aeabi_dcmplt>
 800cfa2:	2800      	cmp	r0, #0
 800cfa4:	f43f aef5 	beq.w	800cd92 <_dtoa_r+0x43a>
 800cfa8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800cfaa:	1e73      	subs	r3, r6, #1
 800cfac:	9315      	str	r3, [sp, #84]	@ 0x54
 800cfae:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cfb2:	2b30      	cmp	r3, #48	@ 0x30
 800cfb4:	d0f8      	beq.n	800cfa8 <_dtoa_r+0x650>
 800cfb6:	9f04      	ldr	r7, [sp, #16]
 800cfb8:	e73e      	b.n	800ce38 <_dtoa_r+0x4e0>
 800cfba:	4b9b      	ldr	r3, [pc, #620]	@ (800d228 <_dtoa_r+0x8d0>)
 800cfbc:	f7f3 fb2c 	bl	8000618 <__aeabi_dmul>
 800cfc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfc4:	e7bc      	b.n	800cf40 <_dtoa_r+0x5e8>
 800cfc6:	d10c      	bne.n	800cfe2 <_dtoa_r+0x68a>
 800cfc8:	4b98      	ldr	r3, [pc, #608]	@ (800d22c <_dtoa_r+0x8d4>)
 800cfca:	2200      	movs	r2, #0
 800cfcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cfd0:	f7f3 fb22 	bl	8000618 <__aeabi_dmul>
 800cfd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cfd8:	f7f3 fda4 	bl	8000b24 <__aeabi_dcmpge>
 800cfdc:	2800      	cmp	r0, #0
 800cfde:	f000 8157 	beq.w	800d290 <_dtoa_r+0x938>
 800cfe2:	2400      	movs	r4, #0
 800cfe4:	4625      	mov	r5, r4
 800cfe6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfe8:	43db      	mvns	r3, r3
 800cfea:	9304      	str	r3, [sp, #16]
 800cfec:	4656      	mov	r6, sl
 800cfee:	2700      	movs	r7, #0
 800cff0:	4621      	mov	r1, r4
 800cff2:	4658      	mov	r0, fp
 800cff4:	f000 fe4a 	bl	800dc8c <_Bfree>
 800cff8:	2d00      	cmp	r5, #0
 800cffa:	d0dc      	beq.n	800cfb6 <_dtoa_r+0x65e>
 800cffc:	b12f      	cbz	r7, 800d00a <_dtoa_r+0x6b2>
 800cffe:	42af      	cmp	r7, r5
 800d000:	d003      	beq.n	800d00a <_dtoa_r+0x6b2>
 800d002:	4639      	mov	r1, r7
 800d004:	4658      	mov	r0, fp
 800d006:	f000 fe41 	bl	800dc8c <_Bfree>
 800d00a:	4629      	mov	r1, r5
 800d00c:	4658      	mov	r0, fp
 800d00e:	f000 fe3d 	bl	800dc8c <_Bfree>
 800d012:	e7d0      	b.n	800cfb6 <_dtoa_r+0x65e>
 800d014:	9704      	str	r7, [sp, #16]
 800d016:	4633      	mov	r3, r6
 800d018:	461e      	mov	r6, r3
 800d01a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d01e:	2a39      	cmp	r2, #57	@ 0x39
 800d020:	d107      	bne.n	800d032 <_dtoa_r+0x6da>
 800d022:	459a      	cmp	sl, r3
 800d024:	d1f8      	bne.n	800d018 <_dtoa_r+0x6c0>
 800d026:	9a04      	ldr	r2, [sp, #16]
 800d028:	3201      	adds	r2, #1
 800d02a:	9204      	str	r2, [sp, #16]
 800d02c:	2230      	movs	r2, #48	@ 0x30
 800d02e:	f88a 2000 	strb.w	r2, [sl]
 800d032:	781a      	ldrb	r2, [r3, #0]
 800d034:	3201      	adds	r2, #1
 800d036:	701a      	strb	r2, [r3, #0]
 800d038:	e7bd      	b.n	800cfb6 <_dtoa_r+0x65e>
 800d03a:	4b7b      	ldr	r3, [pc, #492]	@ (800d228 <_dtoa_r+0x8d0>)
 800d03c:	2200      	movs	r2, #0
 800d03e:	f7f3 faeb 	bl	8000618 <__aeabi_dmul>
 800d042:	2200      	movs	r2, #0
 800d044:	2300      	movs	r3, #0
 800d046:	4604      	mov	r4, r0
 800d048:	460d      	mov	r5, r1
 800d04a:	f7f3 fd4d 	bl	8000ae8 <__aeabi_dcmpeq>
 800d04e:	2800      	cmp	r0, #0
 800d050:	f43f aebb 	beq.w	800cdca <_dtoa_r+0x472>
 800d054:	e6f0      	b.n	800ce38 <_dtoa_r+0x4e0>
 800d056:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d058:	2a00      	cmp	r2, #0
 800d05a:	f000 80db 	beq.w	800d214 <_dtoa_r+0x8bc>
 800d05e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d060:	2a01      	cmp	r2, #1
 800d062:	f300 80bf 	bgt.w	800d1e4 <_dtoa_r+0x88c>
 800d066:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d068:	2a00      	cmp	r2, #0
 800d06a:	f000 80b7 	beq.w	800d1dc <_dtoa_r+0x884>
 800d06e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d072:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d074:	4646      	mov	r6, r8
 800d076:	9a08      	ldr	r2, [sp, #32]
 800d078:	2101      	movs	r1, #1
 800d07a:	441a      	add	r2, r3
 800d07c:	4658      	mov	r0, fp
 800d07e:	4498      	add	r8, r3
 800d080:	9208      	str	r2, [sp, #32]
 800d082:	f000 ff01 	bl	800de88 <__i2b>
 800d086:	4605      	mov	r5, r0
 800d088:	b15e      	cbz	r6, 800d0a2 <_dtoa_r+0x74a>
 800d08a:	9b08      	ldr	r3, [sp, #32]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	dd08      	ble.n	800d0a2 <_dtoa_r+0x74a>
 800d090:	42b3      	cmp	r3, r6
 800d092:	9a08      	ldr	r2, [sp, #32]
 800d094:	bfa8      	it	ge
 800d096:	4633      	movge	r3, r6
 800d098:	eba8 0803 	sub.w	r8, r8, r3
 800d09c:	1af6      	subs	r6, r6, r3
 800d09e:	1ad3      	subs	r3, r2, r3
 800d0a0:	9308      	str	r3, [sp, #32]
 800d0a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0a4:	b1f3      	cbz	r3, 800d0e4 <_dtoa_r+0x78c>
 800d0a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	f000 80b7 	beq.w	800d21c <_dtoa_r+0x8c4>
 800d0ae:	b18c      	cbz	r4, 800d0d4 <_dtoa_r+0x77c>
 800d0b0:	4629      	mov	r1, r5
 800d0b2:	4622      	mov	r2, r4
 800d0b4:	4658      	mov	r0, fp
 800d0b6:	f000 ffa7 	bl	800e008 <__pow5mult>
 800d0ba:	464a      	mov	r2, r9
 800d0bc:	4601      	mov	r1, r0
 800d0be:	4605      	mov	r5, r0
 800d0c0:	4658      	mov	r0, fp
 800d0c2:	f000 fef7 	bl	800deb4 <__multiply>
 800d0c6:	4649      	mov	r1, r9
 800d0c8:	9004      	str	r0, [sp, #16]
 800d0ca:	4658      	mov	r0, fp
 800d0cc:	f000 fdde 	bl	800dc8c <_Bfree>
 800d0d0:	9b04      	ldr	r3, [sp, #16]
 800d0d2:	4699      	mov	r9, r3
 800d0d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0d6:	1b1a      	subs	r2, r3, r4
 800d0d8:	d004      	beq.n	800d0e4 <_dtoa_r+0x78c>
 800d0da:	4649      	mov	r1, r9
 800d0dc:	4658      	mov	r0, fp
 800d0de:	f000 ff93 	bl	800e008 <__pow5mult>
 800d0e2:	4681      	mov	r9, r0
 800d0e4:	2101      	movs	r1, #1
 800d0e6:	4658      	mov	r0, fp
 800d0e8:	f000 fece 	bl	800de88 <__i2b>
 800d0ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0ee:	4604      	mov	r4, r0
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	f000 81cf 	beq.w	800d494 <_dtoa_r+0xb3c>
 800d0f6:	461a      	mov	r2, r3
 800d0f8:	4601      	mov	r1, r0
 800d0fa:	4658      	mov	r0, fp
 800d0fc:	f000 ff84 	bl	800e008 <__pow5mult>
 800d100:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d102:	2b01      	cmp	r3, #1
 800d104:	4604      	mov	r4, r0
 800d106:	f300 8095 	bgt.w	800d234 <_dtoa_r+0x8dc>
 800d10a:	9b02      	ldr	r3, [sp, #8]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	f040 8087 	bne.w	800d220 <_dtoa_r+0x8c8>
 800d112:	9b03      	ldr	r3, [sp, #12]
 800d114:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d118:	2b00      	cmp	r3, #0
 800d11a:	f040 8089 	bne.w	800d230 <_dtoa_r+0x8d8>
 800d11e:	9b03      	ldr	r3, [sp, #12]
 800d120:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d124:	0d1b      	lsrs	r3, r3, #20
 800d126:	051b      	lsls	r3, r3, #20
 800d128:	b12b      	cbz	r3, 800d136 <_dtoa_r+0x7de>
 800d12a:	9b08      	ldr	r3, [sp, #32]
 800d12c:	3301      	adds	r3, #1
 800d12e:	9308      	str	r3, [sp, #32]
 800d130:	f108 0801 	add.w	r8, r8, #1
 800d134:	2301      	movs	r3, #1
 800d136:	930a      	str	r3, [sp, #40]	@ 0x28
 800d138:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	f000 81b0 	beq.w	800d4a0 <_dtoa_r+0xb48>
 800d140:	6923      	ldr	r3, [r4, #16]
 800d142:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d146:	6918      	ldr	r0, [r3, #16]
 800d148:	f000 fe52 	bl	800ddf0 <__hi0bits>
 800d14c:	f1c0 0020 	rsb	r0, r0, #32
 800d150:	9b08      	ldr	r3, [sp, #32]
 800d152:	4418      	add	r0, r3
 800d154:	f010 001f 	ands.w	r0, r0, #31
 800d158:	d077      	beq.n	800d24a <_dtoa_r+0x8f2>
 800d15a:	f1c0 0320 	rsb	r3, r0, #32
 800d15e:	2b04      	cmp	r3, #4
 800d160:	dd6b      	ble.n	800d23a <_dtoa_r+0x8e2>
 800d162:	9b08      	ldr	r3, [sp, #32]
 800d164:	f1c0 001c 	rsb	r0, r0, #28
 800d168:	4403      	add	r3, r0
 800d16a:	4480      	add	r8, r0
 800d16c:	4406      	add	r6, r0
 800d16e:	9308      	str	r3, [sp, #32]
 800d170:	f1b8 0f00 	cmp.w	r8, #0
 800d174:	dd05      	ble.n	800d182 <_dtoa_r+0x82a>
 800d176:	4649      	mov	r1, r9
 800d178:	4642      	mov	r2, r8
 800d17a:	4658      	mov	r0, fp
 800d17c:	f000 ff9e 	bl	800e0bc <__lshift>
 800d180:	4681      	mov	r9, r0
 800d182:	9b08      	ldr	r3, [sp, #32]
 800d184:	2b00      	cmp	r3, #0
 800d186:	dd05      	ble.n	800d194 <_dtoa_r+0x83c>
 800d188:	4621      	mov	r1, r4
 800d18a:	461a      	mov	r2, r3
 800d18c:	4658      	mov	r0, fp
 800d18e:	f000 ff95 	bl	800e0bc <__lshift>
 800d192:	4604      	mov	r4, r0
 800d194:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d196:	2b00      	cmp	r3, #0
 800d198:	d059      	beq.n	800d24e <_dtoa_r+0x8f6>
 800d19a:	4621      	mov	r1, r4
 800d19c:	4648      	mov	r0, r9
 800d19e:	f000 fff9 	bl	800e194 <__mcmp>
 800d1a2:	2800      	cmp	r0, #0
 800d1a4:	da53      	bge.n	800d24e <_dtoa_r+0x8f6>
 800d1a6:	1e7b      	subs	r3, r7, #1
 800d1a8:	9304      	str	r3, [sp, #16]
 800d1aa:	4649      	mov	r1, r9
 800d1ac:	2300      	movs	r3, #0
 800d1ae:	220a      	movs	r2, #10
 800d1b0:	4658      	mov	r0, fp
 800d1b2:	f000 fd8d 	bl	800dcd0 <__multadd>
 800d1b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d1b8:	4681      	mov	r9, r0
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	f000 8172 	beq.w	800d4a4 <_dtoa_r+0xb4c>
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	4629      	mov	r1, r5
 800d1c4:	220a      	movs	r2, #10
 800d1c6:	4658      	mov	r0, fp
 800d1c8:	f000 fd82 	bl	800dcd0 <__multadd>
 800d1cc:	9b00      	ldr	r3, [sp, #0]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	4605      	mov	r5, r0
 800d1d2:	dc67      	bgt.n	800d2a4 <_dtoa_r+0x94c>
 800d1d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1d6:	2b02      	cmp	r3, #2
 800d1d8:	dc41      	bgt.n	800d25e <_dtoa_r+0x906>
 800d1da:	e063      	b.n	800d2a4 <_dtoa_r+0x94c>
 800d1dc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d1de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d1e2:	e746      	b.n	800d072 <_dtoa_r+0x71a>
 800d1e4:	9b07      	ldr	r3, [sp, #28]
 800d1e6:	1e5c      	subs	r4, r3, #1
 800d1e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1ea:	42a3      	cmp	r3, r4
 800d1ec:	bfbf      	itttt	lt
 800d1ee:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d1f0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800d1f2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d1f4:	1ae3      	sublt	r3, r4, r3
 800d1f6:	bfb4      	ite	lt
 800d1f8:	18d2      	addlt	r2, r2, r3
 800d1fa:	1b1c      	subge	r4, r3, r4
 800d1fc:	9b07      	ldr	r3, [sp, #28]
 800d1fe:	bfbc      	itt	lt
 800d200:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800d202:	2400      	movlt	r4, #0
 800d204:	2b00      	cmp	r3, #0
 800d206:	bfb5      	itete	lt
 800d208:	eba8 0603 	sublt.w	r6, r8, r3
 800d20c:	9b07      	ldrge	r3, [sp, #28]
 800d20e:	2300      	movlt	r3, #0
 800d210:	4646      	movge	r6, r8
 800d212:	e730      	b.n	800d076 <_dtoa_r+0x71e>
 800d214:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d216:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d218:	4646      	mov	r6, r8
 800d21a:	e735      	b.n	800d088 <_dtoa_r+0x730>
 800d21c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d21e:	e75c      	b.n	800d0da <_dtoa_r+0x782>
 800d220:	2300      	movs	r3, #0
 800d222:	e788      	b.n	800d136 <_dtoa_r+0x7de>
 800d224:	3fe00000 	.word	0x3fe00000
 800d228:	40240000 	.word	0x40240000
 800d22c:	40140000 	.word	0x40140000
 800d230:	9b02      	ldr	r3, [sp, #8]
 800d232:	e780      	b.n	800d136 <_dtoa_r+0x7de>
 800d234:	2300      	movs	r3, #0
 800d236:	930a      	str	r3, [sp, #40]	@ 0x28
 800d238:	e782      	b.n	800d140 <_dtoa_r+0x7e8>
 800d23a:	d099      	beq.n	800d170 <_dtoa_r+0x818>
 800d23c:	9a08      	ldr	r2, [sp, #32]
 800d23e:	331c      	adds	r3, #28
 800d240:	441a      	add	r2, r3
 800d242:	4498      	add	r8, r3
 800d244:	441e      	add	r6, r3
 800d246:	9208      	str	r2, [sp, #32]
 800d248:	e792      	b.n	800d170 <_dtoa_r+0x818>
 800d24a:	4603      	mov	r3, r0
 800d24c:	e7f6      	b.n	800d23c <_dtoa_r+0x8e4>
 800d24e:	9b07      	ldr	r3, [sp, #28]
 800d250:	9704      	str	r7, [sp, #16]
 800d252:	2b00      	cmp	r3, #0
 800d254:	dc20      	bgt.n	800d298 <_dtoa_r+0x940>
 800d256:	9300      	str	r3, [sp, #0]
 800d258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d25a:	2b02      	cmp	r3, #2
 800d25c:	dd1e      	ble.n	800d29c <_dtoa_r+0x944>
 800d25e:	9b00      	ldr	r3, [sp, #0]
 800d260:	2b00      	cmp	r3, #0
 800d262:	f47f aec0 	bne.w	800cfe6 <_dtoa_r+0x68e>
 800d266:	4621      	mov	r1, r4
 800d268:	2205      	movs	r2, #5
 800d26a:	4658      	mov	r0, fp
 800d26c:	f000 fd30 	bl	800dcd0 <__multadd>
 800d270:	4601      	mov	r1, r0
 800d272:	4604      	mov	r4, r0
 800d274:	4648      	mov	r0, r9
 800d276:	f000 ff8d 	bl	800e194 <__mcmp>
 800d27a:	2800      	cmp	r0, #0
 800d27c:	f77f aeb3 	ble.w	800cfe6 <_dtoa_r+0x68e>
 800d280:	4656      	mov	r6, sl
 800d282:	2331      	movs	r3, #49	@ 0x31
 800d284:	f806 3b01 	strb.w	r3, [r6], #1
 800d288:	9b04      	ldr	r3, [sp, #16]
 800d28a:	3301      	adds	r3, #1
 800d28c:	9304      	str	r3, [sp, #16]
 800d28e:	e6ae      	b.n	800cfee <_dtoa_r+0x696>
 800d290:	9c07      	ldr	r4, [sp, #28]
 800d292:	9704      	str	r7, [sp, #16]
 800d294:	4625      	mov	r5, r4
 800d296:	e7f3      	b.n	800d280 <_dtoa_r+0x928>
 800d298:	9b07      	ldr	r3, [sp, #28]
 800d29a:	9300      	str	r3, [sp, #0]
 800d29c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	f000 8104 	beq.w	800d4ac <_dtoa_r+0xb54>
 800d2a4:	2e00      	cmp	r6, #0
 800d2a6:	dd05      	ble.n	800d2b4 <_dtoa_r+0x95c>
 800d2a8:	4629      	mov	r1, r5
 800d2aa:	4632      	mov	r2, r6
 800d2ac:	4658      	mov	r0, fp
 800d2ae:	f000 ff05 	bl	800e0bc <__lshift>
 800d2b2:	4605      	mov	r5, r0
 800d2b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d05a      	beq.n	800d370 <_dtoa_r+0xa18>
 800d2ba:	6869      	ldr	r1, [r5, #4]
 800d2bc:	4658      	mov	r0, fp
 800d2be:	f000 fca5 	bl	800dc0c <_Balloc>
 800d2c2:	4606      	mov	r6, r0
 800d2c4:	b928      	cbnz	r0, 800d2d2 <_dtoa_r+0x97a>
 800d2c6:	4b84      	ldr	r3, [pc, #528]	@ (800d4d8 <_dtoa_r+0xb80>)
 800d2c8:	4602      	mov	r2, r0
 800d2ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d2ce:	f7ff bb5a 	b.w	800c986 <_dtoa_r+0x2e>
 800d2d2:	692a      	ldr	r2, [r5, #16]
 800d2d4:	3202      	adds	r2, #2
 800d2d6:	0092      	lsls	r2, r2, #2
 800d2d8:	f105 010c 	add.w	r1, r5, #12
 800d2dc:	300c      	adds	r0, #12
 800d2de:	f7ff fa92 	bl	800c806 <memcpy>
 800d2e2:	2201      	movs	r2, #1
 800d2e4:	4631      	mov	r1, r6
 800d2e6:	4658      	mov	r0, fp
 800d2e8:	f000 fee8 	bl	800e0bc <__lshift>
 800d2ec:	f10a 0301 	add.w	r3, sl, #1
 800d2f0:	9307      	str	r3, [sp, #28]
 800d2f2:	9b00      	ldr	r3, [sp, #0]
 800d2f4:	4453      	add	r3, sl
 800d2f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d2f8:	9b02      	ldr	r3, [sp, #8]
 800d2fa:	f003 0301 	and.w	r3, r3, #1
 800d2fe:	462f      	mov	r7, r5
 800d300:	930a      	str	r3, [sp, #40]	@ 0x28
 800d302:	4605      	mov	r5, r0
 800d304:	9b07      	ldr	r3, [sp, #28]
 800d306:	4621      	mov	r1, r4
 800d308:	3b01      	subs	r3, #1
 800d30a:	4648      	mov	r0, r9
 800d30c:	9300      	str	r3, [sp, #0]
 800d30e:	f7ff fa99 	bl	800c844 <quorem>
 800d312:	4639      	mov	r1, r7
 800d314:	9002      	str	r0, [sp, #8]
 800d316:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d31a:	4648      	mov	r0, r9
 800d31c:	f000 ff3a 	bl	800e194 <__mcmp>
 800d320:	462a      	mov	r2, r5
 800d322:	9008      	str	r0, [sp, #32]
 800d324:	4621      	mov	r1, r4
 800d326:	4658      	mov	r0, fp
 800d328:	f000 ff50 	bl	800e1cc <__mdiff>
 800d32c:	68c2      	ldr	r2, [r0, #12]
 800d32e:	4606      	mov	r6, r0
 800d330:	bb02      	cbnz	r2, 800d374 <_dtoa_r+0xa1c>
 800d332:	4601      	mov	r1, r0
 800d334:	4648      	mov	r0, r9
 800d336:	f000 ff2d 	bl	800e194 <__mcmp>
 800d33a:	4602      	mov	r2, r0
 800d33c:	4631      	mov	r1, r6
 800d33e:	4658      	mov	r0, fp
 800d340:	920e      	str	r2, [sp, #56]	@ 0x38
 800d342:	f000 fca3 	bl	800dc8c <_Bfree>
 800d346:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d348:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d34a:	9e07      	ldr	r6, [sp, #28]
 800d34c:	ea43 0102 	orr.w	r1, r3, r2
 800d350:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d352:	4319      	orrs	r1, r3
 800d354:	d110      	bne.n	800d378 <_dtoa_r+0xa20>
 800d356:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d35a:	d029      	beq.n	800d3b0 <_dtoa_r+0xa58>
 800d35c:	9b08      	ldr	r3, [sp, #32]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	dd02      	ble.n	800d368 <_dtoa_r+0xa10>
 800d362:	9b02      	ldr	r3, [sp, #8]
 800d364:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d368:	9b00      	ldr	r3, [sp, #0]
 800d36a:	f883 8000 	strb.w	r8, [r3]
 800d36e:	e63f      	b.n	800cff0 <_dtoa_r+0x698>
 800d370:	4628      	mov	r0, r5
 800d372:	e7bb      	b.n	800d2ec <_dtoa_r+0x994>
 800d374:	2201      	movs	r2, #1
 800d376:	e7e1      	b.n	800d33c <_dtoa_r+0x9e4>
 800d378:	9b08      	ldr	r3, [sp, #32]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	db04      	blt.n	800d388 <_dtoa_r+0xa30>
 800d37e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d380:	430b      	orrs	r3, r1
 800d382:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d384:	430b      	orrs	r3, r1
 800d386:	d120      	bne.n	800d3ca <_dtoa_r+0xa72>
 800d388:	2a00      	cmp	r2, #0
 800d38a:	dded      	ble.n	800d368 <_dtoa_r+0xa10>
 800d38c:	4649      	mov	r1, r9
 800d38e:	2201      	movs	r2, #1
 800d390:	4658      	mov	r0, fp
 800d392:	f000 fe93 	bl	800e0bc <__lshift>
 800d396:	4621      	mov	r1, r4
 800d398:	4681      	mov	r9, r0
 800d39a:	f000 fefb 	bl	800e194 <__mcmp>
 800d39e:	2800      	cmp	r0, #0
 800d3a0:	dc03      	bgt.n	800d3aa <_dtoa_r+0xa52>
 800d3a2:	d1e1      	bne.n	800d368 <_dtoa_r+0xa10>
 800d3a4:	f018 0f01 	tst.w	r8, #1
 800d3a8:	d0de      	beq.n	800d368 <_dtoa_r+0xa10>
 800d3aa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d3ae:	d1d8      	bne.n	800d362 <_dtoa_r+0xa0a>
 800d3b0:	9a00      	ldr	r2, [sp, #0]
 800d3b2:	2339      	movs	r3, #57	@ 0x39
 800d3b4:	7013      	strb	r3, [r2, #0]
 800d3b6:	4633      	mov	r3, r6
 800d3b8:	461e      	mov	r6, r3
 800d3ba:	3b01      	subs	r3, #1
 800d3bc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d3c0:	2a39      	cmp	r2, #57	@ 0x39
 800d3c2:	d052      	beq.n	800d46a <_dtoa_r+0xb12>
 800d3c4:	3201      	adds	r2, #1
 800d3c6:	701a      	strb	r2, [r3, #0]
 800d3c8:	e612      	b.n	800cff0 <_dtoa_r+0x698>
 800d3ca:	2a00      	cmp	r2, #0
 800d3cc:	dd07      	ble.n	800d3de <_dtoa_r+0xa86>
 800d3ce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d3d2:	d0ed      	beq.n	800d3b0 <_dtoa_r+0xa58>
 800d3d4:	9a00      	ldr	r2, [sp, #0]
 800d3d6:	f108 0301 	add.w	r3, r8, #1
 800d3da:	7013      	strb	r3, [r2, #0]
 800d3dc:	e608      	b.n	800cff0 <_dtoa_r+0x698>
 800d3de:	9b07      	ldr	r3, [sp, #28]
 800d3e0:	9a07      	ldr	r2, [sp, #28]
 800d3e2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d3e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3e8:	4293      	cmp	r3, r2
 800d3ea:	d028      	beq.n	800d43e <_dtoa_r+0xae6>
 800d3ec:	4649      	mov	r1, r9
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	220a      	movs	r2, #10
 800d3f2:	4658      	mov	r0, fp
 800d3f4:	f000 fc6c 	bl	800dcd0 <__multadd>
 800d3f8:	42af      	cmp	r7, r5
 800d3fa:	4681      	mov	r9, r0
 800d3fc:	f04f 0300 	mov.w	r3, #0
 800d400:	f04f 020a 	mov.w	r2, #10
 800d404:	4639      	mov	r1, r7
 800d406:	4658      	mov	r0, fp
 800d408:	d107      	bne.n	800d41a <_dtoa_r+0xac2>
 800d40a:	f000 fc61 	bl	800dcd0 <__multadd>
 800d40e:	4607      	mov	r7, r0
 800d410:	4605      	mov	r5, r0
 800d412:	9b07      	ldr	r3, [sp, #28]
 800d414:	3301      	adds	r3, #1
 800d416:	9307      	str	r3, [sp, #28]
 800d418:	e774      	b.n	800d304 <_dtoa_r+0x9ac>
 800d41a:	f000 fc59 	bl	800dcd0 <__multadd>
 800d41e:	4629      	mov	r1, r5
 800d420:	4607      	mov	r7, r0
 800d422:	2300      	movs	r3, #0
 800d424:	220a      	movs	r2, #10
 800d426:	4658      	mov	r0, fp
 800d428:	f000 fc52 	bl	800dcd0 <__multadd>
 800d42c:	4605      	mov	r5, r0
 800d42e:	e7f0      	b.n	800d412 <_dtoa_r+0xaba>
 800d430:	9b00      	ldr	r3, [sp, #0]
 800d432:	2b00      	cmp	r3, #0
 800d434:	bfcc      	ite	gt
 800d436:	461e      	movgt	r6, r3
 800d438:	2601      	movle	r6, #1
 800d43a:	4456      	add	r6, sl
 800d43c:	2700      	movs	r7, #0
 800d43e:	4649      	mov	r1, r9
 800d440:	2201      	movs	r2, #1
 800d442:	4658      	mov	r0, fp
 800d444:	f000 fe3a 	bl	800e0bc <__lshift>
 800d448:	4621      	mov	r1, r4
 800d44a:	4681      	mov	r9, r0
 800d44c:	f000 fea2 	bl	800e194 <__mcmp>
 800d450:	2800      	cmp	r0, #0
 800d452:	dcb0      	bgt.n	800d3b6 <_dtoa_r+0xa5e>
 800d454:	d102      	bne.n	800d45c <_dtoa_r+0xb04>
 800d456:	f018 0f01 	tst.w	r8, #1
 800d45a:	d1ac      	bne.n	800d3b6 <_dtoa_r+0xa5e>
 800d45c:	4633      	mov	r3, r6
 800d45e:	461e      	mov	r6, r3
 800d460:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d464:	2a30      	cmp	r2, #48	@ 0x30
 800d466:	d0fa      	beq.n	800d45e <_dtoa_r+0xb06>
 800d468:	e5c2      	b.n	800cff0 <_dtoa_r+0x698>
 800d46a:	459a      	cmp	sl, r3
 800d46c:	d1a4      	bne.n	800d3b8 <_dtoa_r+0xa60>
 800d46e:	9b04      	ldr	r3, [sp, #16]
 800d470:	3301      	adds	r3, #1
 800d472:	9304      	str	r3, [sp, #16]
 800d474:	2331      	movs	r3, #49	@ 0x31
 800d476:	f88a 3000 	strb.w	r3, [sl]
 800d47a:	e5b9      	b.n	800cff0 <_dtoa_r+0x698>
 800d47c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d47e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d4dc <_dtoa_r+0xb84>
 800d482:	b11b      	cbz	r3, 800d48c <_dtoa_r+0xb34>
 800d484:	f10a 0308 	add.w	r3, sl, #8
 800d488:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d48a:	6013      	str	r3, [r2, #0]
 800d48c:	4650      	mov	r0, sl
 800d48e:	b019      	add	sp, #100	@ 0x64
 800d490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d496:	2b01      	cmp	r3, #1
 800d498:	f77f ae37 	ble.w	800d10a <_dtoa_r+0x7b2>
 800d49c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d49e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d4a0:	2001      	movs	r0, #1
 800d4a2:	e655      	b.n	800d150 <_dtoa_r+0x7f8>
 800d4a4:	9b00      	ldr	r3, [sp, #0]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	f77f aed6 	ble.w	800d258 <_dtoa_r+0x900>
 800d4ac:	4656      	mov	r6, sl
 800d4ae:	4621      	mov	r1, r4
 800d4b0:	4648      	mov	r0, r9
 800d4b2:	f7ff f9c7 	bl	800c844 <quorem>
 800d4b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d4ba:	f806 8b01 	strb.w	r8, [r6], #1
 800d4be:	9b00      	ldr	r3, [sp, #0]
 800d4c0:	eba6 020a 	sub.w	r2, r6, sl
 800d4c4:	4293      	cmp	r3, r2
 800d4c6:	ddb3      	ble.n	800d430 <_dtoa_r+0xad8>
 800d4c8:	4649      	mov	r1, r9
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	220a      	movs	r2, #10
 800d4ce:	4658      	mov	r0, fp
 800d4d0:	f000 fbfe 	bl	800dcd0 <__multadd>
 800d4d4:	4681      	mov	r9, r0
 800d4d6:	e7ea      	b.n	800d4ae <_dtoa_r+0xb56>
 800d4d8:	08010c2c 	.word	0x08010c2c
 800d4dc:	08010bb0 	.word	0x08010bb0

0800d4e0 <_free_r>:
 800d4e0:	b538      	push	{r3, r4, r5, lr}
 800d4e2:	4605      	mov	r5, r0
 800d4e4:	2900      	cmp	r1, #0
 800d4e6:	d041      	beq.n	800d56c <_free_r+0x8c>
 800d4e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d4ec:	1f0c      	subs	r4, r1, #4
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	bfb8      	it	lt
 800d4f2:	18e4      	addlt	r4, r4, r3
 800d4f4:	f7fd fa58 	bl	800a9a8 <__malloc_lock>
 800d4f8:	4a1d      	ldr	r2, [pc, #116]	@ (800d570 <_free_r+0x90>)
 800d4fa:	6813      	ldr	r3, [r2, #0]
 800d4fc:	b933      	cbnz	r3, 800d50c <_free_r+0x2c>
 800d4fe:	6063      	str	r3, [r4, #4]
 800d500:	6014      	str	r4, [r2, #0]
 800d502:	4628      	mov	r0, r5
 800d504:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d508:	f7fd ba54 	b.w	800a9b4 <__malloc_unlock>
 800d50c:	42a3      	cmp	r3, r4
 800d50e:	d908      	bls.n	800d522 <_free_r+0x42>
 800d510:	6820      	ldr	r0, [r4, #0]
 800d512:	1821      	adds	r1, r4, r0
 800d514:	428b      	cmp	r3, r1
 800d516:	bf01      	itttt	eq
 800d518:	6819      	ldreq	r1, [r3, #0]
 800d51a:	685b      	ldreq	r3, [r3, #4]
 800d51c:	1809      	addeq	r1, r1, r0
 800d51e:	6021      	streq	r1, [r4, #0]
 800d520:	e7ed      	b.n	800d4fe <_free_r+0x1e>
 800d522:	461a      	mov	r2, r3
 800d524:	685b      	ldr	r3, [r3, #4]
 800d526:	b10b      	cbz	r3, 800d52c <_free_r+0x4c>
 800d528:	42a3      	cmp	r3, r4
 800d52a:	d9fa      	bls.n	800d522 <_free_r+0x42>
 800d52c:	6811      	ldr	r1, [r2, #0]
 800d52e:	1850      	adds	r0, r2, r1
 800d530:	42a0      	cmp	r0, r4
 800d532:	d10b      	bne.n	800d54c <_free_r+0x6c>
 800d534:	6820      	ldr	r0, [r4, #0]
 800d536:	4401      	add	r1, r0
 800d538:	1850      	adds	r0, r2, r1
 800d53a:	4283      	cmp	r3, r0
 800d53c:	6011      	str	r1, [r2, #0]
 800d53e:	d1e0      	bne.n	800d502 <_free_r+0x22>
 800d540:	6818      	ldr	r0, [r3, #0]
 800d542:	685b      	ldr	r3, [r3, #4]
 800d544:	6053      	str	r3, [r2, #4]
 800d546:	4408      	add	r0, r1
 800d548:	6010      	str	r0, [r2, #0]
 800d54a:	e7da      	b.n	800d502 <_free_r+0x22>
 800d54c:	d902      	bls.n	800d554 <_free_r+0x74>
 800d54e:	230c      	movs	r3, #12
 800d550:	602b      	str	r3, [r5, #0]
 800d552:	e7d6      	b.n	800d502 <_free_r+0x22>
 800d554:	6820      	ldr	r0, [r4, #0]
 800d556:	1821      	adds	r1, r4, r0
 800d558:	428b      	cmp	r3, r1
 800d55a:	bf04      	itt	eq
 800d55c:	6819      	ldreq	r1, [r3, #0]
 800d55e:	685b      	ldreq	r3, [r3, #4]
 800d560:	6063      	str	r3, [r4, #4]
 800d562:	bf04      	itt	eq
 800d564:	1809      	addeq	r1, r1, r0
 800d566:	6021      	streq	r1, [r4, #0]
 800d568:	6054      	str	r4, [r2, #4]
 800d56a:	e7ca      	b.n	800d502 <_free_r+0x22>
 800d56c:	bd38      	pop	{r3, r4, r5, pc}
 800d56e:	bf00      	nop
 800d570:	200005b4 	.word	0x200005b4

0800d574 <rshift>:
 800d574:	6903      	ldr	r3, [r0, #16]
 800d576:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d57a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d57e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d582:	f100 0414 	add.w	r4, r0, #20
 800d586:	dd45      	ble.n	800d614 <rshift+0xa0>
 800d588:	f011 011f 	ands.w	r1, r1, #31
 800d58c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d590:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d594:	d10c      	bne.n	800d5b0 <rshift+0x3c>
 800d596:	f100 0710 	add.w	r7, r0, #16
 800d59a:	4629      	mov	r1, r5
 800d59c:	42b1      	cmp	r1, r6
 800d59e:	d334      	bcc.n	800d60a <rshift+0x96>
 800d5a0:	1a9b      	subs	r3, r3, r2
 800d5a2:	009b      	lsls	r3, r3, #2
 800d5a4:	1eea      	subs	r2, r5, #3
 800d5a6:	4296      	cmp	r6, r2
 800d5a8:	bf38      	it	cc
 800d5aa:	2300      	movcc	r3, #0
 800d5ac:	4423      	add	r3, r4
 800d5ae:	e015      	b.n	800d5dc <rshift+0x68>
 800d5b0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d5b4:	f1c1 0820 	rsb	r8, r1, #32
 800d5b8:	40cf      	lsrs	r7, r1
 800d5ba:	f105 0e04 	add.w	lr, r5, #4
 800d5be:	46a1      	mov	r9, r4
 800d5c0:	4576      	cmp	r6, lr
 800d5c2:	46f4      	mov	ip, lr
 800d5c4:	d815      	bhi.n	800d5f2 <rshift+0x7e>
 800d5c6:	1a9a      	subs	r2, r3, r2
 800d5c8:	0092      	lsls	r2, r2, #2
 800d5ca:	3a04      	subs	r2, #4
 800d5cc:	3501      	adds	r5, #1
 800d5ce:	42ae      	cmp	r6, r5
 800d5d0:	bf38      	it	cc
 800d5d2:	2200      	movcc	r2, #0
 800d5d4:	18a3      	adds	r3, r4, r2
 800d5d6:	50a7      	str	r7, [r4, r2]
 800d5d8:	b107      	cbz	r7, 800d5dc <rshift+0x68>
 800d5da:	3304      	adds	r3, #4
 800d5dc:	1b1a      	subs	r2, r3, r4
 800d5de:	42a3      	cmp	r3, r4
 800d5e0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d5e4:	bf08      	it	eq
 800d5e6:	2300      	moveq	r3, #0
 800d5e8:	6102      	str	r2, [r0, #16]
 800d5ea:	bf08      	it	eq
 800d5ec:	6143      	streq	r3, [r0, #20]
 800d5ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d5f2:	f8dc c000 	ldr.w	ip, [ip]
 800d5f6:	fa0c fc08 	lsl.w	ip, ip, r8
 800d5fa:	ea4c 0707 	orr.w	r7, ip, r7
 800d5fe:	f849 7b04 	str.w	r7, [r9], #4
 800d602:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d606:	40cf      	lsrs	r7, r1
 800d608:	e7da      	b.n	800d5c0 <rshift+0x4c>
 800d60a:	f851 cb04 	ldr.w	ip, [r1], #4
 800d60e:	f847 cf04 	str.w	ip, [r7, #4]!
 800d612:	e7c3      	b.n	800d59c <rshift+0x28>
 800d614:	4623      	mov	r3, r4
 800d616:	e7e1      	b.n	800d5dc <rshift+0x68>

0800d618 <__hexdig_fun>:
 800d618:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d61c:	2b09      	cmp	r3, #9
 800d61e:	d802      	bhi.n	800d626 <__hexdig_fun+0xe>
 800d620:	3820      	subs	r0, #32
 800d622:	b2c0      	uxtb	r0, r0
 800d624:	4770      	bx	lr
 800d626:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d62a:	2b05      	cmp	r3, #5
 800d62c:	d801      	bhi.n	800d632 <__hexdig_fun+0x1a>
 800d62e:	3847      	subs	r0, #71	@ 0x47
 800d630:	e7f7      	b.n	800d622 <__hexdig_fun+0xa>
 800d632:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d636:	2b05      	cmp	r3, #5
 800d638:	d801      	bhi.n	800d63e <__hexdig_fun+0x26>
 800d63a:	3827      	subs	r0, #39	@ 0x27
 800d63c:	e7f1      	b.n	800d622 <__hexdig_fun+0xa>
 800d63e:	2000      	movs	r0, #0
 800d640:	4770      	bx	lr
	...

0800d644 <__gethex>:
 800d644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d648:	b085      	sub	sp, #20
 800d64a:	468a      	mov	sl, r1
 800d64c:	9302      	str	r3, [sp, #8]
 800d64e:	680b      	ldr	r3, [r1, #0]
 800d650:	9001      	str	r0, [sp, #4]
 800d652:	4690      	mov	r8, r2
 800d654:	1c9c      	adds	r4, r3, #2
 800d656:	46a1      	mov	r9, r4
 800d658:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d65c:	2830      	cmp	r0, #48	@ 0x30
 800d65e:	d0fa      	beq.n	800d656 <__gethex+0x12>
 800d660:	eba9 0303 	sub.w	r3, r9, r3
 800d664:	f1a3 0b02 	sub.w	fp, r3, #2
 800d668:	f7ff ffd6 	bl	800d618 <__hexdig_fun>
 800d66c:	4605      	mov	r5, r0
 800d66e:	2800      	cmp	r0, #0
 800d670:	d168      	bne.n	800d744 <__gethex+0x100>
 800d672:	49a0      	ldr	r1, [pc, #640]	@ (800d8f4 <__gethex+0x2b0>)
 800d674:	2201      	movs	r2, #1
 800d676:	4648      	mov	r0, r9
 800d678:	f7ff f82b 	bl	800c6d2 <strncmp>
 800d67c:	4607      	mov	r7, r0
 800d67e:	2800      	cmp	r0, #0
 800d680:	d167      	bne.n	800d752 <__gethex+0x10e>
 800d682:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d686:	4626      	mov	r6, r4
 800d688:	f7ff ffc6 	bl	800d618 <__hexdig_fun>
 800d68c:	2800      	cmp	r0, #0
 800d68e:	d062      	beq.n	800d756 <__gethex+0x112>
 800d690:	4623      	mov	r3, r4
 800d692:	7818      	ldrb	r0, [r3, #0]
 800d694:	2830      	cmp	r0, #48	@ 0x30
 800d696:	4699      	mov	r9, r3
 800d698:	f103 0301 	add.w	r3, r3, #1
 800d69c:	d0f9      	beq.n	800d692 <__gethex+0x4e>
 800d69e:	f7ff ffbb 	bl	800d618 <__hexdig_fun>
 800d6a2:	fab0 f580 	clz	r5, r0
 800d6a6:	096d      	lsrs	r5, r5, #5
 800d6a8:	f04f 0b01 	mov.w	fp, #1
 800d6ac:	464a      	mov	r2, r9
 800d6ae:	4616      	mov	r6, r2
 800d6b0:	3201      	adds	r2, #1
 800d6b2:	7830      	ldrb	r0, [r6, #0]
 800d6b4:	f7ff ffb0 	bl	800d618 <__hexdig_fun>
 800d6b8:	2800      	cmp	r0, #0
 800d6ba:	d1f8      	bne.n	800d6ae <__gethex+0x6a>
 800d6bc:	498d      	ldr	r1, [pc, #564]	@ (800d8f4 <__gethex+0x2b0>)
 800d6be:	2201      	movs	r2, #1
 800d6c0:	4630      	mov	r0, r6
 800d6c2:	f7ff f806 	bl	800c6d2 <strncmp>
 800d6c6:	2800      	cmp	r0, #0
 800d6c8:	d13f      	bne.n	800d74a <__gethex+0x106>
 800d6ca:	b944      	cbnz	r4, 800d6de <__gethex+0x9a>
 800d6cc:	1c74      	adds	r4, r6, #1
 800d6ce:	4622      	mov	r2, r4
 800d6d0:	4616      	mov	r6, r2
 800d6d2:	3201      	adds	r2, #1
 800d6d4:	7830      	ldrb	r0, [r6, #0]
 800d6d6:	f7ff ff9f 	bl	800d618 <__hexdig_fun>
 800d6da:	2800      	cmp	r0, #0
 800d6dc:	d1f8      	bne.n	800d6d0 <__gethex+0x8c>
 800d6de:	1ba4      	subs	r4, r4, r6
 800d6e0:	00a7      	lsls	r7, r4, #2
 800d6e2:	7833      	ldrb	r3, [r6, #0]
 800d6e4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d6e8:	2b50      	cmp	r3, #80	@ 0x50
 800d6ea:	d13e      	bne.n	800d76a <__gethex+0x126>
 800d6ec:	7873      	ldrb	r3, [r6, #1]
 800d6ee:	2b2b      	cmp	r3, #43	@ 0x2b
 800d6f0:	d033      	beq.n	800d75a <__gethex+0x116>
 800d6f2:	2b2d      	cmp	r3, #45	@ 0x2d
 800d6f4:	d034      	beq.n	800d760 <__gethex+0x11c>
 800d6f6:	1c71      	adds	r1, r6, #1
 800d6f8:	2400      	movs	r4, #0
 800d6fa:	7808      	ldrb	r0, [r1, #0]
 800d6fc:	f7ff ff8c 	bl	800d618 <__hexdig_fun>
 800d700:	1e43      	subs	r3, r0, #1
 800d702:	b2db      	uxtb	r3, r3
 800d704:	2b18      	cmp	r3, #24
 800d706:	d830      	bhi.n	800d76a <__gethex+0x126>
 800d708:	f1a0 0210 	sub.w	r2, r0, #16
 800d70c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d710:	f7ff ff82 	bl	800d618 <__hexdig_fun>
 800d714:	f100 3cff 	add.w	ip, r0, #4294967295
 800d718:	fa5f fc8c 	uxtb.w	ip, ip
 800d71c:	f1bc 0f18 	cmp.w	ip, #24
 800d720:	f04f 030a 	mov.w	r3, #10
 800d724:	d91e      	bls.n	800d764 <__gethex+0x120>
 800d726:	b104      	cbz	r4, 800d72a <__gethex+0xe6>
 800d728:	4252      	negs	r2, r2
 800d72a:	4417      	add	r7, r2
 800d72c:	f8ca 1000 	str.w	r1, [sl]
 800d730:	b1ed      	cbz	r5, 800d76e <__gethex+0x12a>
 800d732:	f1bb 0f00 	cmp.w	fp, #0
 800d736:	bf0c      	ite	eq
 800d738:	2506      	moveq	r5, #6
 800d73a:	2500      	movne	r5, #0
 800d73c:	4628      	mov	r0, r5
 800d73e:	b005      	add	sp, #20
 800d740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d744:	2500      	movs	r5, #0
 800d746:	462c      	mov	r4, r5
 800d748:	e7b0      	b.n	800d6ac <__gethex+0x68>
 800d74a:	2c00      	cmp	r4, #0
 800d74c:	d1c7      	bne.n	800d6de <__gethex+0x9a>
 800d74e:	4627      	mov	r7, r4
 800d750:	e7c7      	b.n	800d6e2 <__gethex+0x9e>
 800d752:	464e      	mov	r6, r9
 800d754:	462f      	mov	r7, r5
 800d756:	2501      	movs	r5, #1
 800d758:	e7c3      	b.n	800d6e2 <__gethex+0x9e>
 800d75a:	2400      	movs	r4, #0
 800d75c:	1cb1      	adds	r1, r6, #2
 800d75e:	e7cc      	b.n	800d6fa <__gethex+0xb6>
 800d760:	2401      	movs	r4, #1
 800d762:	e7fb      	b.n	800d75c <__gethex+0x118>
 800d764:	fb03 0002 	mla	r0, r3, r2, r0
 800d768:	e7ce      	b.n	800d708 <__gethex+0xc4>
 800d76a:	4631      	mov	r1, r6
 800d76c:	e7de      	b.n	800d72c <__gethex+0xe8>
 800d76e:	eba6 0309 	sub.w	r3, r6, r9
 800d772:	3b01      	subs	r3, #1
 800d774:	4629      	mov	r1, r5
 800d776:	2b07      	cmp	r3, #7
 800d778:	dc0a      	bgt.n	800d790 <__gethex+0x14c>
 800d77a:	9801      	ldr	r0, [sp, #4]
 800d77c:	f000 fa46 	bl	800dc0c <_Balloc>
 800d780:	4604      	mov	r4, r0
 800d782:	b940      	cbnz	r0, 800d796 <__gethex+0x152>
 800d784:	4b5c      	ldr	r3, [pc, #368]	@ (800d8f8 <__gethex+0x2b4>)
 800d786:	4602      	mov	r2, r0
 800d788:	21e4      	movs	r1, #228	@ 0xe4
 800d78a:	485c      	ldr	r0, [pc, #368]	@ (800d8fc <__gethex+0x2b8>)
 800d78c:	f001 fcb0 	bl	800f0f0 <__assert_func>
 800d790:	3101      	adds	r1, #1
 800d792:	105b      	asrs	r3, r3, #1
 800d794:	e7ef      	b.n	800d776 <__gethex+0x132>
 800d796:	f100 0a14 	add.w	sl, r0, #20
 800d79a:	2300      	movs	r3, #0
 800d79c:	4655      	mov	r5, sl
 800d79e:	469b      	mov	fp, r3
 800d7a0:	45b1      	cmp	r9, r6
 800d7a2:	d337      	bcc.n	800d814 <__gethex+0x1d0>
 800d7a4:	f845 bb04 	str.w	fp, [r5], #4
 800d7a8:	eba5 050a 	sub.w	r5, r5, sl
 800d7ac:	10ad      	asrs	r5, r5, #2
 800d7ae:	6125      	str	r5, [r4, #16]
 800d7b0:	4658      	mov	r0, fp
 800d7b2:	f000 fb1d 	bl	800ddf0 <__hi0bits>
 800d7b6:	016d      	lsls	r5, r5, #5
 800d7b8:	f8d8 6000 	ldr.w	r6, [r8]
 800d7bc:	1a2d      	subs	r5, r5, r0
 800d7be:	42b5      	cmp	r5, r6
 800d7c0:	dd54      	ble.n	800d86c <__gethex+0x228>
 800d7c2:	1bad      	subs	r5, r5, r6
 800d7c4:	4629      	mov	r1, r5
 800d7c6:	4620      	mov	r0, r4
 800d7c8:	f000 feb1 	bl	800e52e <__any_on>
 800d7cc:	4681      	mov	r9, r0
 800d7ce:	b178      	cbz	r0, 800d7f0 <__gethex+0x1ac>
 800d7d0:	1e6b      	subs	r3, r5, #1
 800d7d2:	1159      	asrs	r1, r3, #5
 800d7d4:	f003 021f 	and.w	r2, r3, #31
 800d7d8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d7dc:	f04f 0901 	mov.w	r9, #1
 800d7e0:	fa09 f202 	lsl.w	r2, r9, r2
 800d7e4:	420a      	tst	r2, r1
 800d7e6:	d003      	beq.n	800d7f0 <__gethex+0x1ac>
 800d7e8:	454b      	cmp	r3, r9
 800d7ea:	dc36      	bgt.n	800d85a <__gethex+0x216>
 800d7ec:	f04f 0902 	mov.w	r9, #2
 800d7f0:	4629      	mov	r1, r5
 800d7f2:	4620      	mov	r0, r4
 800d7f4:	f7ff febe 	bl	800d574 <rshift>
 800d7f8:	442f      	add	r7, r5
 800d7fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d7fe:	42bb      	cmp	r3, r7
 800d800:	da42      	bge.n	800d888 <__gethex+0x244>
 800d802:	9801      	ldr	r0, [sp, #4]
 800d804:	4621      	mov	r1, r4
 800d806:	f000 fa41 	bl	800dc8c <_Bfree>
 800d80a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d80c:	2300      	movs	r3, #0
 800d80e:	6013      	str	r3, [r2, #0]
 800d810:	25a3      	movs	r5, #163	@ 0xa3
 800d812:	e793      	b.n	800d73c <__gethex+0xf8>
 800d814:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d818:	2a2e      	cmp	r2, #46	@ 0x2e
 800d81a:	d012      	beq.n	800d842 <__gethex+0x1fe>
 800d81c:	2b20      	cmp	r3, #32
 800d81e:	d104      	bne.n	800d82a <__gethex+0x1e6>
 800d820:	f845 bb04 	str.w	fp, [r5], #4
 800d824:	f04f 0b00 	mov.w	fp, #0
 800d828:	465b      	mov	r3, fp
 800d82a:	7830      	ldrb	r0, [r6, #0]
 800d82c:	9303      	str	r3, [sp, #12]
 800d82e:	f7ff fef3 	bl	800d618 <__hexdig_fun>
 800d832:	9b03      	ldr	r3, [sp, #12]
 800d834:	f000 000f 	and.w	r0, r0, #15
 800d838:	4098      	lsls	r0, r3
 800d83a:	ea4b 0b00 	orr.w	fp, fp, r0
 800d83e:	3304      	adds	r3, #4
 800d840:	e7ae      	b.n	800d7a0 <__gethex+0x15c>
 800d842:	45b1      	cmp	r9, r6
 800d844:	d8ea      	bhi.n	800d81c <__gethex+0x1d8>
 800d846:	492b      	ldr	r1, [pc, #172]	@ (800d8f4 <__gethex+0x2b0>)
 800d848:	9303      	str	r3, [sp, #12]
 800d84a:	2201      	movs	r2, #1
 800d84c:	4630      	mov	r0, r6
 800d84e:	f7fe ff40 	bl	800c6d2 <strncmp>
 800d852:	9b03      	ldr	r3, [sp, #12]
 800d854:	2800      	cmp	r0, #0
 800d856:	d1e1      	bne.n	800d81c <__gethex+0x1d8>
 800d858:	e7a2      	b.n	800d7a0 <__gethex+0x15c>
 800d85a:	1ea9      	subs	r1, r5, #2
 800d85c:	4620      	mov	r0, r4
 800d85e:	f000 fe66 	bl	800e52e <__any_on>
 800d862:	2800      	cmp	r0, #0
 800d864:	d0c2      	beq.n	800d7ec <__gethex+0x1a8>
 800d866:	f04f 0903 	mov.w	r9, #3
 800d86a:	e7c1      	b.n	800d7f0 <__gethex+0x1ac>
 800d86c:	da09      	bge.n	800d882 <__gethex+0x23e>
 800d86e:	1b75      	subs	r5, r6, r5
 800d870:	4621      	mov	r1, r4
 800d872:	9801      	ldr	r0, [sp, #4]
 800d874:	462a      	mov	r2, r5
 800d876:	f000 fc21 	bl	800e0bc <__lshift>
 800d87a:	1b7f      	subs	r7, r7, r5
 800d87c:	4604      	mov	r4, r0
 800d87e:	f100 0a14 	add.w	sl, r0, #20
 800d882:	f04f 0900 	mov.w	r9, #0
 800d886:	e7b8      	b.n	800d7fa <__gethex+0x1b6>
 800d888:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d88c:	42bd      	cmp	r5, r7
 800d88e:	dd6f      	ble.n	800d970 <__gethex+0x32c>
 800d890:	1bed      	subs	r5, r5, r7
 800d892:	42ae      	cmp	r6, r5
 800d894:	dc34      	bgt.n	800d900 <__gethex+0x2bc>
 800d896:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d89a:	2b02      	cmp	r3, #2
 800d89c:	d022      	beq.n	800d8e4 <__gethex+0x2a0>
 800d89e:	2b03      	cmp	r3, #3
 800d8a0:	d024      	beq.n	800d8ec <__gethex+0x2a8>
 800d8a2:	2b01      	cmp	r3, #1
 800d8a4:	d115      	bne.n	800d8d2 <__gethex+0x28e>
 800d8a6:	42ae      	cmp	r6, r5
 800d8a8:	d113      	bne.n	800d8d2 <__gethex+0x28e>
 800d8aa:	2e01      	cmp	r6, #1
 800d8ac:	d10b      	bne.n	800d8c6 <__gethex+0x282>
 800d8ae:	9a02      	ldr	r2, [sp, #8]
 800d8b0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d8b4:	6013      	str	r3, [r2, #0]
 800d8b6:	2301      	movs	r3, #1
 800d8b8:	6123      	str	r3, [r4, #16]
 800d8ba:	f8ca 3000 	str.w	r3, [sl]
 800d8be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d8c0:	2562      	movs	r5, #98	@ 0x62
 800d8c2:	601c      	str	r4, [r3, #0]
 800d8c4:	e73a      	b.n	800d73c <__gethex+0xf8>
 800d8c6:	1e71      	subs	r1, r6, #1
 800d8c8:	4620      	mov	r0, r4
 800d8ca:	f000 fe30 	bl	800e52e <__any_on>
 800d8ce:	2800      	cmp	r0, #0
 800d8d0:	d1ed      	bne.n	800d8ae <__gethex+0x26a>
 800d8d2:	9801      	ldr	r0, [sp, #4]
 800d8d4:	4621      	mov	r1, r4
 800d8d6:	f000 f9d9 	bl	800dc8c <_Bfree>
 800d8da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d8dc:	2300      	movs	r3, #0
 800d8de:	6013      	str	r3, [r2, #0]
 800d8e0:	2550      	movs	r5, #80	@ 0x50
 800d8e2:	e72b      	b.n	800d73c <__gethex+0xf8>
 800d8e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d1f3      	bne.n	800d8d2 <__gethex+0x28e>
 800d8ea:	e7e0      	b.n	800d8ae <__gethex+0x26a>
 800d8ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d1dd      	bne.n	800d8ae <__gethex+0x26a>
 800d8f2:	e7ee      	b.n	800d8d2 <__gethex+0x28e>
 800d8f4:	08010a1c 	.word	0x08010a1c
 800d8f8:	08010c2c 	.word	0x08010c2c
 800d8fc:	08010c3d 	.word	0x08010c3d
 800d900:	1e6f      	subs	r7, r5, #1
 800d902:	f1b9 0f00 	cmp.w	r9, #0
 800d906:	d130      	bne.n	800d96a <__gethex+0x326>
 800d908:	b127      	cbz	r7, 800d914 <__gethex+0x2d0>
 800d90a:	4639      	mov	r1, r7
 800d90c:	4620      	mov	r0, r4
 800d90e:	f000 fe0e 	bl	800e52e <__any_on>
 800d912:	4681      	mov	r9, r0
 800d914:	117a      	asrs	r2, r7, #5
 800d916:	2301      	movs	r3, #1
 800d918:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d91c:	f007 071f 	and.w	r7, r7, #31
 800d920:	40bb      	lsls	r3, r7
 800d922:	4213      	tst	r3, r2
 800d924:	4629      	mov	r1, r5
 800d926:	4620      	mov	r0, r4
 800d928:	bf18      	it	ne
 800d92a:	f049 0902 	orrne.w	r9, r9, #2
 800d92e:	f7ff fe21 	bl	800d574 <rshift>
 800d932:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d936:	1b76      	subs	r6, r6, r5
 800d938:	2502      	movs	r5, #2
 800d93a:	f1b9 0f00 	cmp.w	r9, #0
 800d93e:	d047      	beq.n	800d9d0 <__gethex+0x38c>
 800d940:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d944:	2b02      	cmp	r3, #2
 800d946:	d015      	beq.n	800d974 <__gethex+0x330>
 800d948:	2b03      	cmp	r3, #3
 800d94a:	d017      	beq.n	800d97c <__gethex+0x338>
 800d94c:	2b01      	cmp	r3, #1
 800d94e:	d109      	bne.n	800d964 <__gethex+0x320>
 800d950:	f019 0f02 	tst.w	r9, #2
 800d954:	d006      	beq.n	800d964 <__gethex+0x320>
 800d956:	f8da 3000 	ldr.w	r3, [sl]
 800d95a:	ea49 0903 	orr.w	r9, r9, r3
 800d95e:	f019 0f01 	tst.w	r9, #1
 800d962:	d10e      	bne.n	800d982 <__gethex+0x33e>
 800d964:	f045 0510 	orr.w	r5, r5, #16
 800d968:	e032      	b.n	800d9d0 <__gethex+0x38c>
 800d96a:	f04f 0901 	mov.w	r9, #1
 800d96e:	e7d1      	b.n	800d914 <__gethex+0x2d0>
 800d970:	2501      	movs	r5, #1
 800d972:	e7e2      	b.n	800d93a <__gethex+0x2f6>
 800d974:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d976:	f1c3 0301 	rsb	r3, r3, #1
 800d97a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d97c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d0f0      	beq.n	800d964 <__gethex+0x320>
 800d982:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d986:	f104 0314 	add.w	r3, r4, #20
 800d98a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d98e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d992:	f04f 0c00 	mov.w	ip, #0
 800d996:	4618      	mov	r0, r3
 800d998:	f853 2b04 	ldr.w	r2, [r3], #4
 800d99c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d9a0:	d01b      	beq.n	800d9da <__gethex+0x396>
 800d9a2:	3201      	adds	r2, #1
 800d9a4:	6002      	str	r2, [r0, #0]
 800d9a6:	2d02      	cmp	r5, #2
 800d9a8:	f104 0314 	add.w	r3, r4, #20
 800d9ac:	d13c      	bne.n	800da28 <__gethex+0x3e4>
 800d9ae:	f8d8 2000 	ldr.w	r2, [r8]
 800d9b2:	3a01      	subs	r2, #1
 800d9b4:	42b2      	cmp	r2, r6
 800d9b6:	d109      	bne.n	800d9cc <__gethex+0x388>
 800d9b8:	1171      	asrs	r1, r6, #5
 800d9ba:	2201      	movs	r2, #1
 800d9bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d9c0:	f006 061f 	and.w	r6, r6, #31
 800d9c4:	fa02 f606 	lsl.w	r6, r2, r6
 800d9c8:	421e      	tst	r6, r3
 800d9ca:	d13a      	bne.n	800da42 <__gethex+0x3fe>
 800d9cc:	f045 0520 	orr.w	r5, r5, #32
 800d9d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d9d2:	601c      	str	r4, [r3, #0]
 800d9d4:	9b02      	ldr	r3, [sp, #8]
 800d9d6:	601f      	str	r7, [r3, #0]
 800d9d8:	e6b0      	b.n	800d73c <__gethex+0xf8>
 800d9da:	4299      	cmp	r1, r3
 800d9dc:	f843 cc04 	str.w	ip, [r3, #-4]
 800d9e0:	d8d9      	bhi.n	800d996 <__gethex+0x352>
 800d9e2:	68a3      	ldr	r3, [r4, #8]
 800d9e4:	459b      	cmp	fp, r3
 800d9e6:	db17      	blt.n	800da18 <__gethex+0x3d4>
 800d9e8:	6861      	ldr	r1, [r4, #4]
 800d9ea:	9801      	ldr	r0, [sp, #4]
 800d9ec:	3101      	adds	r1, #1
 800d9ee:	f000 f90d 	bl	800dc0c <_Balloc>
 800d9f2:	4681      	mov	r9, r0
 800d9f4:	b918      	cbnz	r0, 800d9fe <__gethex+0x3ba>
 800d9f6:	4b1a      	ldr	r3, [pc, #104]	@ (800da60 <__gethex+0x41c>)
 800d9f8:	4602      	mov	r2, r0
 800d9fa:	2184      	movs	r1, #132	@ 0x84
 800d9fc:	e6c5      	b.n	800d78a <__gethex+0x146>
 800d9fe:	6922      	ldr	r2, [r4, #16]
 800da00:	3202      	adds	r2, #2
 800da02:	f104 010c 	add.w	r1, r4, #12
 800da06:	0092      	lsls	r2, r2, #2
 800da08:	300c      	adds	r0, #12
 800da0a:	f7fe fefc 	bl	800c806 <memcpy>
 800da0e:	4621      	mov	r1, r4
 800da10:	9801      	ldr	r0, [sp, #4]
 800da12:	f000 f93b 	bl	800dc8c <_Bfree>
 800da16:	464c      	mov	r4, r9
 800da18:	6923      	ldr	r3, [r4, #16]
 800da1a:	1c5a      	adds	r2, r3, #1
 800da1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800da20:	6122      	str	r2, [r4, #16]
 800da22:	2201      	movs	r2, #1
 800da24:	615a      	str	r2, [r3, #20]
 800da26:	e7be      	b.n	800d9a6 <__gethex+0x362>
 800da28:	6922      	ldr	r2, [r4, #16]
 800da2a:	455a      	cmp	r2, fp
 800da2c:	dd0b      	ble.n	800da46 <__gethex+0x402>
 800da2e:	2101      	movs	r1, #1
 800da30:	4620      	mov	r0, r4
 800da32:	f7ff fd9f 	bl	800d574 <rshift>
 800da36:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da3a:	3701      	adds	r7, #1
 800da3c:	42bb      	cmp	r3, r7
 800da3e:	f6ff aee0 	blt.w	800d802 <__gethex+0x1be>
 800da42:	2501      	movs	r5, #1
 800da44:	e7c2      	b.n	800d9cc <__gethex+0x388>
 800da46:	f016 061f 	ands.w	r6, r6, #31
 800da4a:	d0fa      	beq.n	800da42 <__gethex+0x3fe>
 800da4c:	4453      	add	r3, sl
 800da4e:	f1c6 0620 	rsb	r6, r6, #32
 800da52:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800da56:	f000 f9cb 	bl	800ddf0 <__hi0bits>
 800da5a:	42b0      	cmp	r0, r6
 800da5c:	dbe7      	blt.n	800da2e <__gethex+0x3ea>
 800da5e:	e7f0      	b.n	800da42 <__gethex+0x3fe>
 800da60:	08010c2c 	.word	0x08010c2c

0800da64 <L_shift>:
 800da64:	f1c2 0208 	rsb	r2, r2, #8
 800da68:	0092      	lsls	r2, r2, #2
 800da6a:	b570      	push	{r4, r5, r6, lr}
 800da6c:	f1c2 0620 	rsb	r6, r2, #32
 800da70:	6843      	ldr	r3, [r0, #4]
 800da72:	6804      	ldr	r4, [r0, #0]
 800da74:	fa03 f506 	lsl.w	r5, r3, r6
 800da78:	432c      	orrs	r4, r5
 800da7a:	40d3      	lsrs	r3, r2
 800da7c:	6004      	str	r4, [r0, #0]
 800da7e:	f840 3f04 	str.w	r3, [r0, #4]!
 800da82:	4288      	cmp	r0, r1
 800da84:	d3f4      	bcc.n	800da70 <L_shift+0xc>
 800da86:	bd70      	pop	{r4, r5, r6, pc}

0800da88 <__match>:
 800da88:	b530      	push	{r4, r5, lr}
 800da8a:	6803      	ldr	r3, [r0, #0]
 800da8c:	3301      	adds	r3, #1
 800da8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800da92:	b914      	cbnz	r4, 800da9a <__match+0x12>
 800da94:	6003      	str	r3, [r0, #0]
 800da96:	2001      	movs	r0, #1
 800da98:	bd30      	pop	{r4, r5, pc}
 800da9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da9e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800daa2:	2d19      	cmp	r5, #25
 800daa4:	bf98      	it	ls
 800daa6:	3220      	addls	r2, #32
 800daa8:	42a2      	cmp	r2, r4
 800daaa:	d0f0      	beq.n	800da8e <__match+0x6>
 800daac:	2000      	movs	r0, #0
 800daae:	e7f3      	b.n	800da98 <__match+0x10>

0800dab0 <__hexnan>:
 800dab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dab4:	680b      	ldr	r3, [r1, #0]
 800dab6:	6801      	ldr	r1, [r0, #0]
 800dab8:	115e      	asrs	r6, r3, #5
 800daba:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dabe:	f013 031f 	ands.w	r3, r3, #31
 800dac2:	b087      	sub	sp, #28
 800dac4:	bf18      	it	ne
 800dac6:	3604      	addne	r6, #4
 800dac8:	2500      	movs	r5, #0
 800daca:	1f37      	subs	r7, r6, #4
 800dacc:	4682      	mov	sl, r0
 800dace:	4690      	mov	r8, r2
 800dad0:	9301      	str	r3, [sp, #4]
 800dad2:	f846 5c04 	str.w	r5, [r6, #-4]
 800dad6:	46b9      	mov	r9, r7
 800dad8:	463c      	mov	r4, r7
 800dada:	9502      	str	r5, [sp, #8]
 800dadc:	46ab      	mov	fp, r5
 800dade:	784a      	ldrb	r2, [r1, #1]
 800dae0:	1c4b      	adds	r3, r1, #1
 800dae2:	9303      	str	r3, [sp, #12]
 800dae4:	b342      	cbz	r2, 800db38 <__hexnan+0x88>
 800dae6:	4610      	mov	r0, r2
 800dae8:	9105      	str	r1, [sp, #20]
 800daea:	9204      	str	r2, [sp, #16]
 800daec:	f7ff fd94 	bl	800d618 <__hexdig_fun>
 800daf0:	2800      	cmp	r0, #0
 800daf2:	d151      	bne.n	800db98 <__hexnan+0xe8>
 800daf4:	9a04      	ldr	r2, [sp, #16]
 800daf6:	9905      	ldr	r1, [sp, #20]
 800daf8:	2a20      	cmp	r2, #32
 800dafa:	d818      	bhi.n	800db2e <__hexnan+0x7e>
 800dafc:	9b02      	ldr	r3, [sp, #8]
 800dafe:	459b      	cmp	fp, r3
 800db00:	dd13      	ble.n	800db2a <__hexnan+0x7a>
 800db02:	454c      	cmp	r4, r9
 800db04:	d206      	bcs.n	800db14 <__hexnan+0x64>
 800db06:	2d07      	cmp	r5, #7
 800db08:	dc04      	bgt.n	800db14 <__hexnan+0x64>
 800db0a:	462a      	mov	r2, r5
 800db0c:	4649      	mov	r1, r9
 800db0e:	4620      	mov	r0, r4
 800db10:	f7ff ffa8 	bl	800da64 <L_shift>
 800db14:	4544      	cmp	r4, r8
 800db16:	d952      	bls.n	800dbbe <__hexnan+0x10e>
 800db18:	2300      	movs	r3, #0
 800db1a:	f1a4 0904 	sub.w	r9, r4, #4
 800db1e:	f844 3c04 	str.w	r3, [r4, #-4]
 800db22:	f8cd b008 	str.w	fp, [sp, #8]
 800db26:	464c      	mov	r4, r9
 800db28:	461d      	mov	r5, r3
 800db2a:	9903      	ldr	r1, [sp, #12]
 800db2c:	e7d7      	b.n	800dade <__hexnan+0x2e>
 800db2e:	2a29      	cmp	r2, #41	@ 0x29
 800db30:	d157      	bne.n	800dbe2 <__hexnan+0x132>
 800db32:	3102      	adds	r1, #2
 800db34:	f8ca 1000 	str.w	r1, [sl]
 800db38:	f1bb 0f00 	cmp.w	fp, #0
 800db3c:	d051      	beq.n	800dbe2 <__hexnan+0x132>
 800db3e:	454c      	cmp	r4, r9
 800db40:	d206      	bcs.n	800db50 <__hexnan+0xa0>
 800db42:	2d07      	cmp	r5, #7
 800db44:	dc04      	bgt.n	800db50 <__hexnan+0xa0>
 800db46:	462a      	mov	r2, r5
 800db48:	4649      	mov	r1, r9
 800db4a:	4620      	mov	r0, r4
 800db4c:	f7ff ff8a 	bl	800da64 <L_shift>
 800db50:	4544      	cmp	r4, r8
 800db52:	d936      	bls.n	800dbc2 <__hexnan+0x112>
 800db54:	f1a8 0204 	sub.w	r2, r8, #4
 800db58:	4623      	mov	r3, r4
 800db5a:	f853 1b04 	ldr.w	r1, [r3], #4
 800db5e:	f842 1f04 	str.w	r1, [r2, #4]!
 800db62:	429f      	cmp	r7, r3
 800db64:	d2f9      	bcs.n	800db5a <__hexnan+0xaa>
 800db66:	1b3b      	subs	r3, r7, r4
 800db68:	f023 0303 	bic.w	r3, r3, #3
 800db6c:	3304      	adds	r3, #4
 800db6e:	3401      	adds	r4, #1
 800db70:	3e03      	subs	r6, #3
 800db72:	42b4      	cmp	r4, r6
 800db74:	bf88      	it	hi
 800db76:	2304      	movhi	r3, #4
 800db78:	4443      	add	r3, r8
 800db7a:	2200      	movs	r2, #0
 800db7c:	f843 2b04 	str.w	r2, [r3], #4
 800db80:	429f      	cmp	r7, r3
 800db82:	d2fb      	bcs.n	800db7c <__hexnan+0xcc>
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	b91b      	cbnz	r3, 800db90 <__hexnan+0xe0>
 800db88:	4547      	cmp	r7, r8
 800db8a:	d128      	bne.n	800dbde <__hexnan+0x12e>
 800db8c:	2301      	movs	r3, #1
 800db8e:	603b      	str	r3, [r7, #0]
 800db90:	2005      	movs	r0, #5
 800db92:	b007      	add	sp, #28
 800db94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db98:	3501      	adds	r5, #1
 800db9a:	2d08      	cmp	r5, #8
 800db9c:	f10b 0b01 	add.w	fp, fp, #1
 800dba0:	dd06      	ble.n	800dbb0 <__hexnan+0x100>
 800dba2:	4544      	cmp	r4, r8
 800dba4:	d9c1      	bls.n	800db2a <__hexnan+0x7a>
 800dba6:	2300      	movs	r3, #0
 800dba8:	f844 3c04 	str.w	r3, [r4, #-4]
 800dbac:	2501      	movs	r5, #1
 800dbae:	3c04      	subs	r4, #4
 800dbb0:	6822      	ldr	r2, [r4, #0]
 800dbb2:	f000 000f 	and.w	r0, r0, #15
 800dbb6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800dbba:	6020      	str	r0, [r4, #0]
 800dbbc:	e7b5      	b.n	800db2a <__hexnan+0x7a>
 800dbbe:	2508      	movs	r5, #8
 800dbc0:	e7b3      	b.n	800db2a <__hexnan+0x7a>
 800dbc2:	9b01      	ldr	r3, [sp, #4]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d0dd      	beq.n	800db84 <__hexnan+0xd4>
 800dbc8:	f1c3 0320 	rsb	r3, r3, #32
 800dbcc:	f04f 32ff 	mov.w	r2, #4294967295
 800dbd0:	40da      	lsrs	r2, r3
 800dbd2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800dbd6:	4013      	ands	r3, r2
 800dbd8:	f846 3c04 	str.w	r3, [r6, #-4]
 800dbdc:	e7d2      	b.n	800db84 <__hexnan+0xd4>
 800dbde:	3f04      	subs	r7, #4
 800dbe0:	e7d0      	b.n	800db84 <__hexnan+0xd4>
 800dbe2:	2004      	movs	r0, #4
 800dbe4:	e7d5      	b.n	800db92 <__hexnan+0xe2>

0800dbe6 <__ascii_mbtowc>:
 800dbe6:	b082      	sub	sp, #8
 800dbe8:	b901      	cbnz	r1, 800dbec <__ascii_mbtowc+0x6>
 800dbea:	a901      	add	r1, sp, #4
 800dbec:	b142      	cbz	r2, 800dc00 <__ascii_mbtowc+0x1a>
 800dbee:	b14b      	cbz	r3, 800dc04 <__ascii_mbtowc+0x1e>
 800dbf0:	7813      	ldrb	r3, [r2, #0]
 800dbf2:	600b      	str	r3, [r1, #0]
 800dbf4:	7812      	ldrb	r2, [r2, #0]
 800dbf6:	1e10      	subs	r0, r2, #0
 800dbf8:	bf18      	it	ne
 800dbfa:	2001      	movne	r0, #1
 800dbfc:	b002      	add	sp, #8
 800dbfe:	4770      	bx	lr
 800dc00:	4610      	mov	r0, r2
 800dc02:	e7fb      	b.n	800dbfc <__ascii_mbtowc+0x16>
 800dc04:	f06f 0001 	mvn.w	r0, #1
 800dc08:	e7f8      	b.n	800dbfc <__ascii_mbtowc+0x16>
	...

0800dc0c <_Balloc>:
 800dc0c:	b570      	push	{r4, r5, r6, lr}
 800dc0e:	69c6      	ldr	r6, [r0, #28]
 800dc10:	4604      	mov	r4, r0
 800dc12:	460d      	mov	r5, r1
 800dc14:	b976      	cbnz	r6, 800dc34 <_Balloc+0x28>
 800dc16:	2010      	movs	r0, #16
 800dc18:	f7fc fe14 	bl	800a844 <malloc>
 800dc1c:	4602      	mov	r2, r0
 800dc1e:	61e0      	str	r0, [r4, #28]
 800dc20:	b920      	cbnz	r0, 800dc2c <_Balloc+0x20>
 800dc22:	4b18      	ldr	r3, [pc, #96]	@ (800dc84 <_Balloc+0x78>)
 800dc24:	4818      	ldr	r0, [pc, #96]	@ (800dc88 <_Balloc+0x7c>)
 800dc26:	216b      	movs	r1, #107	@ 0x6b
 800dc28:	f001 fa62 	bl	800f0f0 <__assert_func>
 800dc2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dc30:	6006      	str	r6, [r0, #0]
 800dc32:	60c6      	str	r6, [r0, #12]
 800dc34:	69e6      	ldr	r6, [r4, #28]
 800dc36:	68f3      	ldr	r3, [r6, #12]
 800dc38:	b183      	cbz	r3, 800dc5c <_Balloc+0x50>
 800dc3a:	69e3      	ldr	r3, [r4, #28]
 800dc3c:	68db      	ldr	r3, [r3, #12]
 800dc3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dc42:	b9b8      	cbnz	r0, 800dc74 <_Balloc+0x68>
 800dc44:	2101      	movs	r1, #1
 800dc46:	fa01 f605 	lsl.w	r6, r1, r5
 800dc4a:	1d72      	adds	r2, r6, #5
 800dc4c:	0092      	lsls	r2, r2, #2
 800dc4e:	4620      	mov	r0, r4
 800dc50:	f001 fa6c 	bl	800f12c <_calloc_r>
 800dc54:	b160      	cbz	r0, 800dc70 <_Balloc+0x64>
 800dc56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dc5a:	e00e      	b.n	800dc7a <_Balloc+0x6e>
 800dc5c:	2221      	movs	r2, #33	@ 0x21
 800dc5e:	2104      	movs	r1, #4
 800dc60:	4620      	mov	r0, r4
 800dc62:	f001 fa63 	bl	800f12c <_calloc_r>
 800dc66:	69e3      	ldr	r3, [r4, #28]
 800dc68:	60f0      	str	r0, [r6, #12]
 800dc6a:	68db      	ldr	r3, [r3, #12]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d1e4      	bne.n	800dc3a <_Balloc+0x2e>
 800dc70:	2000      	movs	r0, #0
 800dc72:	bd70      	pop	{r4, r5, r6, pc}
 800dc74:	6802      	ldr	r2, [r0, #0]
 800dc76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dc80:	e7f7      	b.n	800dc72 <_Balloc+0x66>
 800dc82:	bf00      	nop
 800dc84:	08010bbd 	.word	0x08010bbd
 800dc88:	08010c9d 	.word	0x08010c9d

0800dc8c <_Bfree>:
 800dc8c:	b570      	push	{r4, r5, r6, lr}
 800dc8e:	69c6      	ldr	r6, [r0, #28]
 800dc90:	4605      	mov	r5, r0
 800dc92:	460c      	mov	r4, r1
 800dc94:	b976      	cbnz	r6, 800dcb4 <_Bfree+0x28>
 800dc96:	2010      	movs	r0, #16
 800dc98:	f7fc fdd4 	bl	800a844 <malloc>
 800dc9c:	4602      	mov	r2, r0
 800dc9e:	61e8      	str	r0, [r5, #28]
 800dca0:	b920      	cbnz	r0, 800dcac <_Bfree+0x20>
 800dca2:	4b09      	ldr	r3, [pc, #36]	@ (800dcc8 <_Bfree+0x3c>)
 800dca4:	4809      	ldr	r0, [pc, #36]	@ (800dccc <_Bfree+0x40>)
 800dca6:	218f      	movs	r1, #143	@ 0x8f
 800dca8:	f001 fa22 	bl	800f0f0 <__assert_func>
 800dcac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dcb0:	6006      	str	r6, [r0, #0]
 800dcb2:	60c6      	str	r6, [r0, #12]
 800dcb4:	b13c      	cbz	r4, 800dcc6 <_Bfree+0x3a>
 800dcb6:	69eb      	ldr	r3, [r5, #28]
 800dcb8:	6862      	ldr	r2, [r4, #4]
 800dcba:	68db      	ldr	r3, [r3, #12]
 800dcbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dcc0:	6021      	str	r1, [r4, #0]
 800dcc2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dcc6:	bd70      	pop	{r4, r5, r6, pc}
 800dcc8:	08010bbd 	.word	0x08010bbd
 800dccc:	08010c9d 	.word	0x08010c9d

0800dcd0 <__multadd>:
 800dcd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcd4:	690d      	ldr	r5, [r1, #16]
 800dcd6:	4607      	mov	r7, r0
 800dcd8:	460c      	mov	r4, r1
 800dcda:	461e      	mov	r6, r3
 800dcdc:	f101 0c14 	add.w	ip, r1, #20
 800dce0:	2000      	movs	r0, #0
 800dce2:	f8dc 3000 	ldr.w	r3, [ip]
 800dce6:	b299      	uxth	r1, r3
 800dce8:	fb02 6101 	mla	r1, r2, r1, r6
 800dcec:	0c1e      	lsrs	r6, r3, #16
 800dcee:	0c0b      	lsrs	r3, r1, #16
 800dcf0:	fb02 3306 	mla	r3, r2, r6, r3
 800dcf4:	b289      	uxth	r1, r1
 800dcf6:	3001      	adds	r0, #1
 800dcf8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dcfc:	4285      	cmp	r5, r0
 800dcfe:	f84c 1b04 	str.w	r1, [ip], #4
 800dd02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dd06:	dcec      	bgt.n	800dce2 <__multadd+0x12>
 800dd08:	b30e      	cbz	r6, 800dd4e <__multadd+0x7e>
 800dd0a:	68a3      	ldr	r3, [r4, #8]
 800dd0c:	42ab      	cmp	r3, r5
 800dd0e:	dc19      	bgt.n	800dd44 <__multadd+0x74>
 800dd10:	6861      	ldr	r1, [r4, #4]
 800dd12:	4638      	mov	r0, r7
 800dd14:	3101      	adds	r1, #1
 800dd16:	f7ff ff79 	bl	800dc0c <_Balloc>
 800dd1a:	4680      	mov	r8, r0
 800dd1c:	b928      	cbnz	r0, 800dd2a <__multadd+0x5a>
 800dd1e:	4602      	mov	r2, r0
 800dd20:	4b0c      	ldr	r3, [pc, #48]	@ (800dd54 <__multadd+0x84>)
 800dd22:	480d      	ldr	r0, [pc, #52]	@ (800dd58 <__multadd+0x88>)
 800dd24:	21ba      	movs	r1, #186	@ 0xba
 800dd26:	f001 f9e3 	bl	800f0f0 <__assert_func>
 800dd2a:	6922      	ldr	r2, [r4, #16]
 800dd2c:	3202      	adds	r2, #2
 800dd2e:	f104 010c 	add.w	r1, r4, #12
 800dd32:	0092      	lsls	r2, r2, #2
 800dd34:	300c      	adds	r0, #12
 800dd36:	f7fe fd66 	bl	800c806 <memcpy>
 800dd3a:	4621      	mov	r1, r4
 800dd3c:	4638      	mov	r0, r7
 800dd3e:	f7ff ffa5 	bl	800dc8c <_Bfree>
 800dd42:	4644      	mov	r4, r8
 800dd44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dd48:	3501      	adds	r5, #1
 800dd4a:	615e      	str	r6, [r3, #20]
 800dd4c:	6125      	str	r5, [r4, #16]
 800dd4e:	4620      	mov	r0, r4
 800dd50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd54:	08010c2c 	.word	0x08010c2c
 800dd58:	08010c9d 	.word	0x08010c9d

0800dd5c <__s2b>:
 800dd5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd60:	460c      	mov	r4, r1
 800dd62:	4615      	mov	r5, r2
 800dd64:	461f      	mov	r7, r3
 800dd66:	2209      	movs	r2, #9
 800dd68:	3308      	adds	r3, #8
 800dd6a:	4606      	mov	r6, r0
 800dd6c:	fb93 f3f2 	sdiv	r3, r3, r2
 800dd70:	2100      	movs	r1, #0
 800dd72:	2201      	movs	r2, #1
 800dd74:	429a      	cmp	r2, r3
 800dd76:	db09      	blt.n	800dd8c <__s2b+0x30>
 800dd78:	4630      	mov	r0, r6
 800dd7a:	f7ff ff47 	bl	800dc0c <_Balloc>
 800dd7e:	b940      	cbnz	r0, 800dd92 <__s2b+0x36>
 800dd80:	4602      	mov	r2, r0
 800dd82:	4b19      	ldr	r3, [pc, #100]	@ (800dde8 <__s2b+0x8c>)
 800dd84:	4819      	ldr	r0, [pc, #100]	@ (800ddec <__s2b+0x90>)
 800dd86:	21d3      	movs	r1, #211	@ 0xd3
 800dd88:	f001 f9b2 	bl	800f0f0 <__assert_func>
 800dd8c:	0052      	lsls	r2, r2, #1
 800dd8e:	3101      	adds	r1, #1
 800dd90:	e7f0      	b.n	800dd74 <__s2b+0x18>
 800dd92:	9b08      	ldr	r3, [sp, #32]
 800dd94:	6143      	str	r3, [r0, #20]
 800dd96:	2d09      	cmp	r5, #9
 800dd98:	f04f 0301 	mov.w	r3, #1
 800dd9c:	6103      	str	r3, [r0, #16]
 800dd9e:	dd16      	ble.n	800ddce <__s2b+0x72>
 800dda0:	f104 0909 	add.w	r9, r4, #9
 800dda4:	46c8      	mov	r8, r9
 800dda6:	442c      	add	r4, r5
 800dda8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ddac:	4601      	mov	r1, r0
 800ddae:	3b30      	subs	r3, #48	@ 0x30
 800ddb0:	220a      	movs	r2, #10
 800ddb2:	4630      	mov	r0, r6
 800ddb4:	f7ff ff8c 	bl	800dcd0 <__multadd>
 800ddb8:	45a0      	cmp	r8, r4
 800ddba:	d1f5      	bne.n	800dda8 <__s2b+0x4c>
 800ddbc:	f1a5 0408 	sub.w	r4, r5, #8
 800ddc0:	444c      	add	r4, r9
 800ddc2:	1b2d      	subs	r5, r5, r4
 800ddc4:	1963      	adds	r3, r4, r5
 800ddc6:	42bb      	cmp	r3, r7
 800ddc8:	db04      	blt.n	800ddd4 <__s2b+0x78>
 800ddca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddce:	340a      	adds	r4, #10
 800ddd0:	2509      	movs	r5, #9
 800ddd2:	e7f6      	b.n	800ddc2 <__s2b+0x66>
 800ddd4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ddd8:	4601      	mov	r1, r0
 800ddda:	3b30      	subs	r3, #48	@ 0x30
 800dddc:	220a      	movs	r2, #10
 800ddde:	4630      	mov	r0, r6
 800dde0:	f7ff ff76 	bl	800dcd0 <__multadd>
 800dde4:	e7ee      	b.n	800ddc4 <__s2b+0x68>
 800dde6:	bf00      	nop
 800dde8:	08010c2c 	.word	0x08010c2c
 800ddec:	08010c9d 	.word	0x08010c9d

0800ddf0 <__hi0bits>:
 800ddf0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ddf4:	4603      	mov	r3, r0
 800ddf6:	bf36      	itet	cc
 800ddf8:	0403      	lslcc	r3, r0, #16
 800ddfa:	2000      	movcs	r0, #0
 800ddfc:	2010      	movcc	r0, #16
 800ddfe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800de02:	bf3c      	itt	cc
 800de04:	021b      	lslcc	r3, r3, #8
 800de06:	3008      	addcc	r0, #8
 800de08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800de0c:	bf3c      	itt	cc
 800de0e:	011b      	lslcc	r3, r3, #4
 800de10:	3004      	addcc	r0, #4
 800de12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de16:	bf3c      	itt	cc
 800de18:	009b      	lslcc	r3, r3, #2
 800de1a:	3002      	addcc	r0, #2
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	db05      	blt.n	800de2c <__hi0bits+0x3c>
 800de20:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800de24:	f100 0001 	add.w	r0, r0, #1
 800de28:	bf08      	it	eq
 800de2a:	2020      	moveq	r0, #32
 800de2c:	4770      	bx	lr

0800de2e <__lo0bits>:
 800de2e:	6803      	ldr	r3, [r0, #0]
 800de30:	4602      	mov	r2, r0
 800de32:	f013 0007 	ands.w	r0, r3, #7
 800de36:	d00b      	beq.n	800de50 <__lo0bits+0x22>
 800de38:	07d9      	lsls	r1, r3, #31
 800de3a:	d421      	bmi.n	800de80 <__lo0bits+0x52>
 800de3c:	0798      	lsls	r0, r3, #30
 800de3e:	bf49      	itett	mi
 800de40:	085b      	lsrmi	r3, r3, #1
 800de42:	089b      	lsrpl	r3, r3, #2
 800de44:	2001      	movmi	r0, #1
 800de46:	6013      	strmi	r3, [r2, #0]
 800de48:	bf5c      	itt	pl
 800de4a:	6013      	strpl	r3, [r2, #0]
 800de4c:	2002      	movpl	r0, #2
 800de4e:	4770      	bx	lr
 800de50:	b299      	uxth	r1, r3
 800de52:	b909      	cbnz	r1, 800de58 <__lo0bits+0x2a>
 800de54:	0c1b      	lsrs	r3, r3, #16
 800de56:	2010      	movs	r0, #16
 800de58:	b2d9      	uxtb	r1, r3
 800de5a:	b909      	cbnz	r1, 800de60 <__lo0bits+0x32>
 800de5c:	3008      	adds	r0, #8
 800de5e:	0a1b      	lsrs	r3, r3, #8
 800de60:	0719      	lsls	r1, r3, #28
 800de62:	bf04      	itt	eq
 800de64:	091b      	lsreq	r3, r3, #4
 800de66:	3004      	addeq	r0, #4
 800de68:	0799      	lsls	r1, r3, #30
 800de6a:	bf04      	itt	eq
 800de6c:	089b      	lsreq	r3, r3, #2
 800de6e:	3002      	addeq	r0, #2
 800de70:	07d9      	lsls	r1, r3, #31
 800de72:	d403      	bmi.n	800de7c <__lo0bits+0x4e>
 800de74:	085b      	lsrs	r3, r3, #1
 800de76:	f100 0001 	add.w	r0, r0, #1
 800de7a:	d003      	beq.n	800de84 <__lo0bits+0x56>
 800de7c:	6013      	str	r3, [r2, #0]
 800de7e:	4770      	bx	lr
 800de80:	2000      	movs	r0, #0
 800de82:	4770      	bx	lr
 800de84:	2020      	movs	r0, #32
 800de86:	4770      	bx	lr

0800de88 <__i2b>:
 800de88:	b510      	push	{r4, lr}
 800de8a:	460c      	mov	r4, r1
 800de8c:	2101      	movs	r1, #1
 800de8e:	f7ff febd 	bl	800dc0c <_Balloc>
 800de92:	4602      	mov	r2, r0
 800de94:	b928      	cbnz	r0, 800dea2 <__i2b+0x1a>
 800de96:	4b05      	ldr	r3, [pc, #20]	@ (800deac <__i2b+0x24>)
 800de98:	4805      	ldr	r0, [pc, #20]	@ (800deb0 <__i2b+0x28>)
 800de9a:	f240 1145 	movw	r1, #325	@ 0x145
 800de9e:	f001 f927 	bl	800f0f0 <__assert_func>
 800dea2:	2301      	movs	r3, #1
 800dea4:	6144      	str	r4, [r0, #20]
 800dea6:	6103      	str	r3, [r0, #16]
 800dea8:	bd10      	pop	{r4, pc}
 800deaa:	bf00      	nop
 800deac:	08010c2c 	.word	0x08010c2c
 800deb0:	08010c9d 	.word	0x08010c9d

0800deb4 <__multiply>:
 800deb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800deb8:	4614      	mov	r4, r2
 800deba:	690a      	ldr	r2, [r1, #16]
 800debc:	6923      	ldr	r3, [r4, #16]
 800debe:	429a      	cmp	r2, r3
 800dec0:	bfa8      	it	ge
 800dec2:	4623      	movge	r3, r4
 800dec4:	460f      	mov	r7, r1
 800dec6:	bfa4      	itt	ge
 800dec8:	460c      	movge	r4, r1
 800deca:	461f      	movge	r7, r3
 800decc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ded0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ded4:	68a3      	ldr	r3, [r4, #8]
 800ded6:	6861      	ldr	r1, [r4, #4]
 800ded8:	eb0a 0609 	add.w	r6, sl, r9
 800dedc:	42b3      	cmp	r3, r6
 800dede:	b085      	sub	sp, #20
 800dee0:	bfb8      	it	lt
 800dee2:	3101      	addlt	r1, #1
 800dee4:	f7ff fe92 	bl	800dc0c <_Balloc>
 800dee8:	b930      	cbnz	r0, 800def8 <__multiply+0x44>
 800deea:	4602      	mov	r2, r0
 800deec:	4b44      	ldr	r3, [pc, #272]	@ (800e000 <__multiply+0x14c>)
 800deee:	4845      	ldr	r0, [pc, #276]	@ (800e004 <__multiply+0x150>)
 800def0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800def4:	f001 f8fc 	bl	800f0f0 <__assert_func>
 800def8:	f100 0514 	add.w	r5, r0, #20
 800defc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800df00:	462b      	mov	r3, r5
 800df02:	2200      	movs	r2, #0
 800df04:	4543      	cmp	r3, r8
 800df06:	d321      	bcc.n	800df4c <__multiply+0x98>
 800df08:	f107 0114 	add.w	r1, r7, #20
 800df0c:	f104 0214 	add.w	r2, r4, #20
 800df10:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800df14:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800df18:	9302      	str	r3, [sp, #8]
 800df1a:	1b13      	subs	r3, r2, r4
 800df1c:	3b15      	subs	r3, #21
 800df1e:	f023 0303 	bic.w	r3, r3, #3
 800df22:	3304      	adds	r3, #4
 800df24:	f104 0715 	add.w	r7, r4, #21
 800df28:	42ba      	cmp	r2, r7
 800df2a:	bf38      	it	cc
 800df2c:	2304      	movcc	r3, #4
 800df2e:	9301      	str	r3, [sp, #4]
 800df30:	9b02      	ldr	r3, [sp, #8]
 800df32:	9103      	str	r1, [sp, #12]
 800df34:	428b      	cmp	r3, r1
 800df36:	d80c      	bhi.n	800df52 <__multiply+0x9e>
 800df38:	2e00      	cmp	r6, #0
 800df3a:	dd03      	ble.n	800df44 <__multiply+0x90>
 800df3c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800df40:	2b00      	cmp	r3, #0
 800df42:	d05b      	beq.n	800dffc <__multiply+0x148>
 800df44:	6106      	str	r6, [r0, #16]
 800df46:	b005      	add	sp, #20
 800df48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df4c:	f843 2b04 	str.w	r2, [r3], #4
 800df50:	e7d8      	b.n	800df04 <__multiply+0x50>
 800df52:	f8b1 a000 	ldrh.w	sl, [r1]
 800df56:	f1ba 0f00 	cmp.w	sl, #0
 800df5a:	d024      	beq.n	800dfa6 <__multiply+0xf2>
 800df5c:	f104 0e14 	add.w	lr, r4, #20
 800df60:	46a9      	mov	r9, r5
 800df62:	f04f 0c00 	mov.w	ip, #0
 800df66:	f85e 7b04 	ldr.w	r7, [lr], #4
 800df6a:	f8d9 3000 	ldr.w	r3, [r9]
 800df6e:	fa1f fb87 	uxth.w	fp, r7
 800df72:	b29b      	uxth	r3, r3
 800df74:	fb0a 330b 	mla	r3, sl, fp, r3
 800df78:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800df7c:	f8d9 7000 	ldr.w	r7, [r9]
 800df80:	4463      	add	r3, ip
 800df82:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800df86:	fb0a c70b 	mla	r7, sl, fp, ip
 800df8a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800df8e:	b29b      	uxth	r3, r3
 800df90:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800df94:	4572      	cmp	r2, lr
 800df96:	f849 3b04 	str.w	r3, [r9], #4
 800df9a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800df9e:	d8e2      	bhi.n	800df66 <__multiply+0xb2>
 800dfa0:	9b01      	ldr	r3, [sp, #4]
 800dfa2:	f845 c003 	str.w	ip, [r5, r3]
 800dfa6:	9b03      	ldr	r3, [sp, #12]
 800dfa8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800dfac:	3104      	adds	r1, #4
 800dfae:	f1b9 0f00 	cmp.w	r9, #0
 800dfb2:	d021      	beq.n	800dff8 <__multiply+0x144>
 800dfb4:	682b      	ldr	r3, [r5, #0]
 800dfb6:	f104 0c14 	add.w	ip, r4, #20
 800dfba:	46ae      	mov	lr, r5
 800dfbc:	f04f 0a00 	mov.w	sl, #0
 800dfc0:	f8bc b000 	ldrh.w	fp, [ip]
 800dfc4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800dfc8:	fb09 770b 	mla	r7, r9, fp, r7
 800dfcc:	4457      	add	r7, sl
 800dfce:	b29b      	uxth	r3, r3
 800dfd0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800dfd4:	f84e 3b04 	str.w	r3, [lr], #4
 800dfd8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dfdc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dfe0:	f8be 3000 	ldrh.w	r3, [lr]
 800dfe4:	fb09 330a 	mla	r3, r9, sl, r3
 800dfe8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800dfec:	4562      	cmp	r2, ip
 800dfee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dff2:	d8e5      	bhi.n	800dfc0 <__multiply+0x10c>
 800dff4:	9f01      	ldr	r7, [sp, #4]
 800dff6:	51eb      	str	r3, [r5, r7]
 800dff8:	3504      	adds	r5, #4
 800dffa:	e799      	b.n	800df30 <__multiply+0x7c>
 800dffc:	3e01      	subs	r6, #1
 800dffe:	e79b      	b.n	800df38 <__multiply+0x84>
 800e000:	08010c2c 	.word	0x08010c2c
 800e004:	08010c9d 	.word	0x08010c9d

0800e008 <__pow5mult>:
 800e008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e00c:	4615      	mov	r5, r2
 800e00e:	f012 0203 	ands.w	r2, r2, #3
 800e012:	4607      	mov	r7, r0
 800e014:	460e      	mov	r6, r1
 800e016:	d007      	beq.n	800e028 <__pow5mult+0x20>
 800e018:	4c25      	ldr	r4, [pc, #148]	@ (800e0b0 <__pow5mult+0xa8>)
 800e01a:	3a01      	subs	r2, #1
 800e01c:	2300      	movs	r3, #0
 800e01e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e022:	f7ff fe55 	bl	800dcd0 <__multadd>
 800e026:	4606      	mov	r6, r0
 800e028:	10ad      	asrs	r5, r5, #2
 800e02a:	d03d      	beq.n	800e0a8 <__pow5mult+0xa0>
 800e02c:	69fc      	ldr	r4, [r7, #28]
 800e02e:	b97c      	cbnz	r4, 800e050 <__pow5mult+0x48>
 800e030:	2010      	movs	r0, #16
 800e032:	f7fc fc07 	bl	800a844 <malloc>
 800e036:	4602      	mov	r2, r0
 800e038:	61f8      	str	r0, [r7, #28]
 800e03a:	b928      	cbnz	r0, 800e048 <__pow5mult+0x40>
 800e03c:	4b1d      	ldr	r3, [pc, #116]	@ (800e0b4 <__pow5mult+0xac>)
 800e03e:	481e      	ldr	r0, [pc, #120]	@ (800e0b8 <__pow5mult+0xb0>)
 800e040:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e044:	f001 f854 	bl	800f0f0 <__assert_func>
 800e048:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e04c:	6004      	str	r4, [r0, #0]
 800e04e:	60c4      	str	r4, [r0, #12]
 800e050:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e054:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e058:	b94c      	cbnz	r4, 800e06e <__pow5mult+0x66>
 800e05a:	f240 2171 	movw	r1, #625	@ 0x271
 800e05e:	4638      	mov	r0, r7
 800e060:	f7ff ff12 	bl	800de88 <__i2b>
 800e064:	2300      	movs	r3, #0
 800e066:	f8c8 0008 	str.w	r0, [r8, #8]
 800e06a:	4604      	mov	r4, r0
 800e06c:	6003      	str	r3, [r0, #0]
 800e06e:	f04f 0900 	mov.w	r9, #0
 800e072:	07eb      	lsls	r3, r5, #31
 800e074:	d50a      	bpl.n	800e08c <__pow5mult+0x84>
 800e076:	4631      	mov	r1, r6
 800e078:	4622      	mov	r2, r4
 800e07a:	4638      	mov	r0, r7
 800e07c:	f7ff ff1a 	bl	800deb4 <__multiply>
 800e080:	4631      	mov	r1, r6
 800e082:	4680      	mov	r8, r0
 800e084:	4638      	mov	r0, r7
 800e086:	f7ff fe01 	bl	800dc8c <_Bfree>
 800e08a:	4646      	mov	r6, r8
 800e08c:	106d      	asrs	r5, r5, #1
 800e08e:	d00b      	beq.n	800e0a8 <__pow5mult+0xa0>
 800e090:	6820      	ldr	r0, [r4, #0]
 800e092:	b938      	cbnz	r0, 800e0a4 <__pow5mult+0x9c>
 800e094:	4622      	mov	r2, r4
 800e096:	4621      	mov	r1, r4
 800e098:	4638      	mov	r0, r7
 800e09a:	f7ff ff0b 	bl	800deb4 <__multiply>
 800e09e:	6020      	str	r0, [r4, #0]
 800e0a0:	f8c0 9000 	str.w	r9, [r0]
 800e0a4:	4604      	mov	r4, r0
 800e0a6:	e7e4      	b.n	800e072 <__pow5mult+0x6a>
 800e0a8:	4630      	mov	r0, r6
 800e0aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e0ae:	bf00      	nop
 800e0b0:	08010cf8 	.word	0x08010cf8
 800e0b4:	08010bbd 	.word	0x08010bbd
 800e0b8:	08010c9d 	.word	0x08010c9d

0800e0bc <__lshift>:
 800e0bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0c0:	460c      	mov	r4, r1
 800e0c2:	6849      	ldr	r1, [r1, #4]
 800e0c4:	6923      	ldr	r3, [r4, #16]
 800e0c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e0ca:	68a3      	ldr	r3, [r4, #8]
 800e0cc:	4607      	mov	r7, r0
 800e0ce:	4691      	mov	r9, r2
 800e0d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e0d4:	f108 0601 	add.w	r6, r8, #1
 800e0d8:	42b3      	cmp	r3, r6
 800e0da:	db0b      	blt.n	800e0f4 <__lshift+0x38>
 800e0dc:	4638      	mov	r0, r7
 800e0de:	f7ff fd95 	bl	800dc0c <_Balloc>
 800e0e2:	4605      	mov	r5, r0
 800e0e4:	b948      	cbnz	r0, 800e0fa <__lshift+0x3e>
 800e0e6:	4602      	mov	r2, r0
 800e0e8:	4b28      	ldr	r3, [pc, #160]	@ (800e18c <__lshift+0xd0>)
 800e0ea:	4829      	ldr	r0, [pc, #164]	@ (800e190 <__lshift+0xd4>)
 800e0ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e0f0:	f000 fffe 	bl	800f0f0 <__assert_func>
 800e0f4:	3101      	adds	r1, #1
 800e0f6:	005b      	lsls	r3, r3, #1
 800e0f8:	e7ee      	b.n	800e0d8 <__lshift+0x1c>
 800e0fa:	2300      	movs	r3, #0
 800e0fc:	f100 0114 	add.w	r1, r0, #20
 800e100:	f100 0210 	add.w	r2, r0, #16
 800e104:	4618      	mov	r0, r3
 800e106:	4553      	cmp	r3, sl
 800e108:	db33      	blt.n	800e172 <__lshift+0xb6>
 800e10a:	6920      	ldr	r0, [r4, #16]
 800e10c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e110:	f104 0314 	add.w	r3, r4, #20
 800e114:	f019 091f 	ands.w	r9, r9, #31
 800e118:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e11c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e120:	d02b      	beq.n	800e17a <__lshift+0xbe>
 800e122:	f1c9 0e20 	rsb	lr, r9, #32
 800e126:	468a      	mov	sl, r1
 800e128:	2200      	movs	r2, #0
 800e12a:	6818      	ldr	r0, [r3, #0]
 800e12c:	fa00 f009 	lsl.w	r0, r0, r9
 800e130:	4310      	orrs	r0, r2
 800e132:	f84a 0b04 	str.w	r0, [sl], #4
 800e136:	f853 2b04 	ldr.w	r2, [r3], #4
 800e13a:	459c      	cmp	ip, r3
 800e13c:	fa22 f20e 	lsr.w	r2, r2, lr
 800e140:	d8f3      	bhi.n	800e12a <__lshift+0x6e>
 800e142:	ebac 0304 	sub.w	r3, ip, r4
 800e146:	3b15      	subs	r3, #21
 800e148:	f023 0303 	bic.w	r3, r3, #3
 800e14c:	3304      	adds	r3, #4
 800e14e:	f104 0015 	add.w	r0, r4, #21
 800e152:	4584      	cmp	ip, r0
 800e154:	bf38      	it	cc
 800e156:	2304      	movcc	r3, #4
 800e158:	50ca      	str	r2, [r1, r3]
 800e15a:	b10a      	cbz	r2, 800e160 <__lshift+0xa4>
 800e15c:	f108 0602 	add.w	r6, r8, #2
 800e160:	3e01      	subs	r6, #1
 800e162:	4638      	mov	r0, r7
 800e164:	612e      	str	r6, [r5, #16]
 800e166:	4621      	mov	r1, r4
 800e168:	f7ff fd90 	bl	800dc8c <_Bfree>
 800e16c:	4628      	mov	r0, r5
 800e16e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e172:	f842 0f04 	str.w	r0, [r2, #4]!
 800e176:	3301      	adds	r3, #1
 800e178:	e7c5      	b.n	800e106 <__lshift+0x4a>
 800e17a:	3904      	subs	r1, #4
 800e17c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e180:	f841 2f04 	str.w	r2, [r1, #4]!
 800e184:	459c      	cmp	ip, r3
 800e186:	d8f9      	bhi.n	800e17c <__lshift+0xc0>
 800e188:	e7ea      	b.n	800e160 <__lshift+0xa4>
 800e18a:	bf00      	nop
 800e18c:	08010c2c 	.word	0x08010c2c
 800e190:	08010c9d 	.word	0x08010c9d

0800e194 <__mcmp>:
 800e194:	690a      	ldr	r2, [r1, #16]
 800e196:	4603      	mov	r3, r0
 800e198:	6900      	ldr	r0, [r0, #16]
 800e19a:	1a80      	subs	r0, r0, r2
 800e19c:	b530      	push	{r4, r5, lr}
 800e19e:	d10e      	bne.n	800e1be <__mcmp+0x2a>
 800e1a0:	3314      	adds	r3, #20
 800e1a2:	3114      	adds	r1, #20
 800e1a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e1a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e1ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e1b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e1b4:	4295      	cmp	r5, r2
 800e1b6:	d003      	beq.n	800e1c0 <__mcmp+0x2c>
 800e1b8:	d205      	bcs.n	800e1c6 <__mcmp+0x32>
 800e1ba:	f04f 30ff 	mov.w	r0, #4294967295
 800e1be:	bd30      	pop	{r4, r5, pc}
 800e1c0:	42a3      	cmp	r3, r4
 800e1c2:	d3f3      	bcc.n	800e1ac <__mcmp+0x18>
 800e1c4:	e7fb      	b.n	800e1be <__mcmp+0x2a>
 800e1c6:	2001      	movs	r0, #1
 800e1c8:	e7f9      	b.n	800e1be <__mcmp+0x2a>
	...

0800e1cc <__mdiff>:
 800e1cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1d0:	4689      	mov	r9, r1
 800e1d2:	4606      	mov	r6, r0
 800e1d4:	4611      	mov	r1, r2
 800e1d6:	4648      	mov	r0, r9
 800e1d8:	4614      	mov	r4, r2
 800e1da:	f7ff ffdb 	bl	800e194 <__mcmp>
 800e1de:	1e05      	subs	r5, r0, #0
 800e1e0:	d112      	bne.n	800e208 <__mdiff+0x3c>
 800e1e2:	4629      	mov	r1, r5
 800e1e4:	4630      	mov	r0, r6
 800e1e6:	f7ff fd11 	bl	800dc0c <_Balloc>
 800e1ea:	4602      	mov	r2, r0
 800e1ec:	b928      	cbnz	r0, 800e1fa <__mdiff+0x2e>
 800e1ee:	4b3f      	ldr	r3, [pc, #252]	@ (800e2ec <__mdiff+0x120>)
 800e1f0:	f240 2137 	movw	r1, #567	@ 0x237
 800e1f4:	483e      	ldr	r0, [pc, #248]	@ (800e2f0 <__mdiff+0x124>)
 800e1f6:	f000 ff7b 	bl	800f0f0 <__assert_func>
 800e1fa:	2301      	movs	r3, #1
 800e1fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e200:	4610      	mov	r0, r2
 800e202:	b003      	add	sp, #12
 800e204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e208:	bfbc      	itt	lt
 800e20a:	464b      	movlt	r3, r9
 800e20c:	46a1      	movlt	r9, r4
 800e20e:	4630      	mov	r0, r6
 800e210:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e214:	bfba      	itte	lt
 800e216:	461c      	movlt	r4, r3
 800e218:	2501      	movlt	r5, #1
 800e21a:	2500      	movge	r5, #0
 800e21c:	f7ff fcf6 	bl	800dc0c <_Balloc>
 800e220:	4602      	mov	r2, r0
 800e222:	b918      	cbnz	r0, 800e22c <__mdiff+0x60>
 800e224:	4b31      	ldr	r3, [pc, #196]	@ (800e2ec <__mdiff+0x120>)
 800e226:	f240 2145 	movw	r1, #581	@ 0x245
 800e22a:	e7e3      	b.n	800e1f4 <__mdiff+0x28>
 800e22c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e230:	6926      	ldr	r6, [r4, #16]
 800e232:	60c5      	str	r5, [r0, #12]
 800e234:	f109 0310 	add.w	r3, r9, #16
 800e238:	f109 0514 	add.w	r5, r9, #20
 800e23c:	f104 0e14 	add.w	lr, r4, #20
 800e240:	f100 0b14 	add.w	fp, r0, #20
 800e244:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e248:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e24c:	9301      	str	r3, [sp, #4]
 800e24e:	46d9      	mov	r9, fp
 800e250:	f04f 0c00 	mov.w	ip, #0
 800e254:	9b01      	ldr	r3, [sp, #4]
 800e256:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e25a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e25e:	9301      	str	r3, [sp, #4]
 800e260:	fa1f f38a 	uxth.w	r3, sl
 800e264:	4619      	mov	r1, r3
 800e266:	b283      	uxth	r3, r0
 800e268:	1acb      	subs	r3, r1, r3
 800e26a:	0c00      	lsrs	r0, r0, #16
 800e26c:	4463      	add	r3, ip
 800e26e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e272:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e276:	b29b      	uxth	r3, r3
 800e278:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e27c:	4576      	cmp	r6, lr
 800e27e:	f849 3b04 	str.w	r3, [r9], #4
 800e282:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e286:	d8e5      	bhi.n	800e254 <__mdiff+0x88>
 800e288:	1b33      	subs	r3, r6, r4
 800e28a:	3b15      	subs	r3, #21
 800e28c:	f023 0303 	bic.w	r3, r3, #3
 800e290:	3415      	adds	r4, #21
 800e292:	3304      	adds	r3, #4
 800e294:	42a6      	cmp	r6, r4
 800e296:	bf38      	it	cc
 800e298:	2304      	movcc	r3, #4
 800e29a:	441d      	add	r5, r3
 800e29c:	445b      	add	r3, fp
 800e29e:	461e      	mov	r6, r3
 800e2a0:	462c      	mov	r4, r5
 800e2a2:	4544      	cmp	r4, r8
 800e2a4:	d30e      	bcc.n	800e2c4 <__mdiff+0xf8>
 800e2a6:	f108 0103 	add.w	r1, r8, #3
 800e2aa:	1b49      	subs	r1, r1, r5
 800e2ac:	f021 0103 	bic.w	r1, r1, #3
 800e2b0:	3d03      	subs	r5, #3
 800e2b2:	45a8      	cmp	r8, r5
 800e2b4:	bf38      	it	cc
 800e2b6:	2100      	movcc	r1, #0
 800e2b8:	440b      	add	r3, r1
 800e2ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e2be:	b191      	cbz	r1, 800e2e6 <__mdiff+0x11a>
 800e2c0:	6117      	str	r7, [r2, #16]
 800e2c2:	e79d      	b.n	800e200 <__mdiff+0x34>
 800e2c4:	f854 1b04 	ldr.w	r1, [r4], #4
 800e2c8:	46e6      	mov	lr, ip
 800e2ca:	0c08      	lsrs	r0, r1, #16
 800e2cc:	fa1c fc81 	uxtah	ip, ip, r1
 800e2d0:	4471      	add	r1, lr
 800e2d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e2d6:	b289      	uxth	r1, r1
 800e2d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e2dc:	f846 1b04 	str.w	r1, [r6], #4
 800e2e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e2e4:	e7dd      	b.n	800e2a2 <__mdiff+0xd6>
 800e2e6:	3f01      	subs	r7, #1
 800e2e8:	e7e7      	b.n	800e2ba <__mdiff+0xee>
 800e2ea:	bf00      	nop
 800e2ec:	08010c2c 	.word	0x08010c2c
 800e2f0:	08010c9d 	.word	0x08010c9d

0800e2f4 <__ulp>:
 800e2f4:	b082      	sub	sp, #8
 800e2f6:	ed8d 0b00 	vstr	d0, [sp]
 800e2fa:	9a01      	ldr	r2, [sp, #4]
 800e2fc:	4b0f      	ldr	r3, [pc, #60]	@ (800e33c <__ulp+0x48>)
 800e2fe:	4013      	ands	r3, r2
 800e300:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e304:	2b00      	cmp	r3, #0
 800e306:	dc08      	bgt.n	800e31a <__ulp+0x26>
 800e308:	425b      	negs	r3, r3
 800e30a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e30e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e312:	da04      	bge.n	800e31e <__ulp+0x2a>
 800e314:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e318:	4113      	asrs	r3, r2
 800e31a:	2200      	movs	r2, #0
 800e31c:	e008      	b.n	800e330 <__ulp+0x3c>
 800e31e:	f1a2 0314 	sub.w	r3, r2, #20
 800e322:	2b1e      	cmp	r3, #30
 800e324:	bfda      	itte	le
 800e326:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e32a:	40da      	lsrle	r2, r3
 800e32c:	2201      	movgt	r2, #1
 800e32e:	2300      	movs	r3, #0
 800e330:	4619      	mov	r1, r3
 800e332:	4610      	mov	r0, r2
 800e334:	ec41 0b10 	vmov	d0, r0, r1
 800e338:	b002      	add	sp, #8
 800e33a:	4770      	bx	lr
 800e33c:	7ff00000 	.word	0x7ff00000

0800e340 <__b2d>:
 800e340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e344:	6906      	ldr	r6, [r0, #16]
 800e346:	f100 0814 	add.w	r8, r0, #20
 800e34a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e34e:	1f37      	subs	r7, r6, #4
 800e350:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e354:	4610      	mov	r0, r2
 800e356:	f7ff fd4b 	bl	800ddf0 <__hi0bits>
 800e35a:	f1c0 0320 	rsb	r3, r0, #32
 800e35e:	280a      	cmp	r0, #10
 800e360:	600b      	str	r3, [r1, #0]
 800e362:	491b      	ldr	r1, [pc, #108]	@ (800e3d0 <__b2d+0x90>)
 800e364:	dc15      	bgt.n	800e392 <__b2d+0x52>
 800e366:	f1c0 0c0b 	rsb	ip, r0, #11
 800e36a:	fa22 f30c 	lsr.w	r3, r2, ip
 800e36e:	45b8      	cmp	r8, r7
 800e370:	ea43 0501 	orr.w	r5, r3, r1
 800e374:	bf34      	ite	cc
 800e376:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e37a:	2300      	movcs	r3, #0
 800e37c:	3015      	adds	r0, #21
 800e37e:	fa02 f000 	lsl.w	r0, r2, r0
 800e382:	fa23 f30c 	lsr.w	r3, r3, ip
 800e386:	4303      	orrs	r3, r0
 800e388:	461c      	mov	r4, r3
 800e38a:	ec45 4b10 	vmov	d0, r4, r5
 800e38e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e392:	45b8      	cmp	r8, r7
 800e394:	bf3a      	itte	cc
 800e396:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e39a:	f1a6 0708 	subcc.w	r7, r6, #8
 800e39e:	2300      	movcs	r3, #0
 800e3a0:	380b      	subs	r0, #11
 800e3a2:	d012      	beq.n	800e3ca <__b2d+0x8a>
 800e3a4:	f1c0 0120 	rsb	r1, r0, #32
 800e3a8:	fa23 f401 	lsr.w	r4, r3, r1
 800e3ac:	4082      	lsls	r2, r0
 800e3ae:	4322      	orrs	r2, r4
 800e3b0:	4547      	cmp	r7, r8
 800e3b2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e3b6:	bf8c      	ite	hi
 800e3b8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e3bc:	2200      	movls	r2, #0
 800e3be:	4083      	lsls	r3, r0
 800e3c0:	40ca      	lsrs	r2, r1
 800e3c2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e3c6:	4313      	orrs	r3, r2
 800e3c8:	e7de      	b.n	800e388 <__b2d+0x48>
 800e3ca:	ea42 0501 	orr.w	r5, r2, r1
 800e3ce:	e7db      	b.n	800e388 <__b2d+0x48>
 800e3d0:	3ff00000 	.word	0x3ff00000

0800e3d4 <__d2b>:
 800e3d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e3d8:	460f      	mov	r7, r1
 800e3da:	2101      	movs	r1, #1
 800e3dc:	ec59 8b10 	vmov	r8, r9, d0
 800e3e0:	4616      	mov	r6, r2
 800e3e2:	f7ff fc13 	bl	800dc0c <_Balloc>
 800e3e6:	4604      	mov	r4, r0
 800e3e8:	b930      	cbnz	r0, 800e3f8 <__d2b+0x24>
 800e3ea:	4602      	mov	r2, r0
 800e3ec:	4b23      	ldr	r3, [pc, #140]	@ (800e47c <__d2b+0xa8>)
 800e3ee:	4824      	ldr	r0, [pc, #144]	@ (800e480 <__d2b+0xac>)
 800e3f0:	f240 310f 	movw	r1, #783	@ 0x30f
 800e3f4:	f000 fe7c 	bl	800f0f0 <__assert_func>
 800e3f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e3fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e400:	b10d      	cbz	r5, 800e406 <__d2b+0x32>
 800e402:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e406:	9301      	str	r3, [sp, #4]
 800e408:	f1b8 0300 	subs.w	r3, r8, #0
 800e40c:	d023      	beq.n	800e456 <__d2b+0x82>
 800e40e:	4668      	mov	r0, sp
 800e410:	9300      	str	r3, [sp, #0]
 800e412:	f7ff fd0c 	bl	800de2e <__lo0bits>
 800e416:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e41a:	b1d0      	cbz	r0, 800e452 <__d2b+0x7e>
 800e41c:	f1c0 0320 	rsb	r3, r0, #32
 800e420:	fa02 f303 	lsl.w	r3, r2, r3
 800e424:	430b      	orrs	r3, r1
 800e426:	40c2      	lsrs	r2, r0
 800e428:	6163      	str	r3, [r4, #20]
 800e42a:	9201      	str	r2, [sp, #4]
 800e42c:	9b01      	ldr	r3, [sp, #4]
 800e42e:	61a3      	str	r3, [r4, #24]
 800e430:	2b00      	cmp	r3, #0
 800e432:	bf0c      	ite	eq
 800e434:	2201      	moveq	r2, #1
 800e436:	2202      	movne	r2, #2
 800e438:	6122      	str	r2, [r4, #16]
 800e43a:	b1a5      	cbz	r5, 800e466 <__d2b+0x92>
 800e43c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e440:	4405      	add	r5, r0
 800e442:	603d      	str	r5, [r7, #0]
 800e444:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e448:	6030      	str	r0, [r6, #0]
 800e44a:	4620      	mov	r0, r4
 800e44c:	b003      	add	sp, #12
 800e44e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e452:	6161      	str	r1, [r4, #20]
 800e454:	e7ea      	b.n	800e42c <__d2b+0x58>
 800e456:	a801      	add	r0, sp, #4
 800e458:	f7ff fce9 	bl	800de2e <__lo0bits>
 800e45c:	9b01      	ldr	r3, [sp, #4]
 800e45e:	6163      	str	r3, [r4, #20]
 800e460:	3020      	adds	r0, #32
 800e462:	2201      	movs	r2, #1
 800e464:	e7e8      	b.n	800e438 <__d2b+0x64>
 800e466:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e46a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e46e:	6038      	str	r0, [r7, #0]
 800e470:	6918      	ldr	r0, [r3, #16]
 800e472:	f7ff fcbd 	bl	800ddf0 <__hi0bits>
 800e476:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e47a:	e7e5      	b.n	800e448 <__d2b+0x74>
 800e47c:	08010c2c 	.word	0x08010c2c
 800e480:	08010c9d 	.word	0x08010c9d

0800e484 <__ratio>:
 800e484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e488:	b085      	sub	sp, #20
 800e48a:	e9cd 1000 	strd	r1, r0, [sp]
 800e48e:	a902      	add	r1, sp, #8
 800e490:	f7ff ff56 	bl	800e340 <__b2d>
 800e494:	9800      	ldr	r0, [sp, #0]
 800e496:	a903      	add	r1, sp, #12
 800e498:	ec55 4b10 	vmov	r4, r5, d0
 800e49c:	f7ff ff50 	bl	800e340 <__b2d>
 800e4a0:	9b01      	ldr	r3, [sp, #4]
 800e4a2:	6919      	ldr	r1, [r3, #16]
 800e4a4:	9b00      	ldr	r3, [sp, #0]
 800e4a6:	691b      	ldr	r3, [r3, #16]
 800e4a8:	1ac9      	subs	r1, r1, r3
 800e4aa:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e4ae:	1a9b      	subs	r3, r3, r2
 800e4b0:	ec5b ab10 	vmov	sl, fp, d0
 800e4b4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	bfce      	itee	gt
 800e4bc:	462a      	movgt	r2, r5
 800e4be:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e4c2:	465a      	movle	r2, fp
 800e4c4:	462f      	mov	r7, r5
 800e4c6:	46d9      	mov	r9, fp
 800e4c8:	bfcc      	ite	gt
 800e4ca:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e4ce:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e4d2:	464b      	mov	r3, r9
 800e4d4:	4652      	mov	r2, sl
 800e4d6:	4620      	mov	r0, r4
 800e4d8:	4639      	mov	r1, r7
 800e4da:	f7f2 f9c7 	bl	800086c <__aeabi_ddiv>
 800e4de:	ec41 0b10 	vmov	d0, r0, r1
 800e4e2:	b005      	add	sp, #20
 800e4e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e4e8 <__copybits>:
 800e4e8:	3901      	subs	r1, #1
 800e4ea:	b570      	push	{r4, r5, r6, lr}
 800e4ec:	1149      	asrs	r1, r1, #5
 800e4ee:	6914      	ldr	r4, [r2, #16]
 800e4f0:	3101      	adds	r1, #1
 800e4f2:	f102 0314 	add.w	r3, r2, #20
 800e4f6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e4fa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e4fe:	1f05      	subs	r5, r0, #4
 800e500:	42a3      	cmp	r3, r4
 800e502:	d30c      	bcc.n	800e51e <__copybits+0x36>
 800e504:	1aa3      	subs	r3, r4, r2
 800e506:	3b11      	subs	r3, #17
 800e508:	f023 0303 	bic.w	r3, r3, #3
 800e50c:	3211      	adds	r2, #17
 800e50e:	42a2      	cmp	r2, r4
 800e510:	bf88      	it	hi
 800e512:	2300      	movhi	r3, #0
 800e514:	4418      	add	r0, r3
 800e516:	2300      	movs	r3, #0
 800e518:	4288      	cmp	r0, r1
 800e51a:	d305      	bcc.n	800e528 <__copybits+0x40>
 800e51c:	bd70      	pop	{r4, r5, r6, pc}
 800e51e:	f853 6b04 	ldr.w	r6, [r3], #4
 800e522:	f845 6f04 	str.w	r6, [r5, #4]!
 800e526:	e7eb      	b.n	800e500 <__copybits+0x18>
 800e528:	f840 3b04 	str.w	r3, [r0], #4
 800e52c:	e7f4      	b.n	800e518 <__copybits+0x30>

0800e52e <__any_on>:
 800e52e:	f100 0214 	add.w	r2, r0, #20
 800e532:	6900      	ldr	r0, [r0, #16]
 800e534:	114b      	asrs	r3, r1, #5
 800e536:	4298      	cmp	r0, r3
 800e538:	b510      	push	{r4, lr}
 800e53a:	db11      	blt.n	800e560 <__any_on+0x32>
 800e53c:	dd0a      	ble.n	800e554 <__any_on+0x26>
 800e53e:	f011 011f 	ands.w	r1, r1, #31
 800e542:	d007      	beq.n	800e554 <__any_on+0x26>
 800e544:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e548:	fa24 f001 	lsr.w	r0, r4, r1
 800e54c:	fa00 f101 	lsl.w	r1, r0, r1
 800e550:	428c      	cmp	r4, r1
 800e552:	d10b      	bne.n	800e56c <__any_on+0x3e>
 800e554:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e558:	4293      	cmp	r3, r2
 800e55a:	d803      	bhi.n	800e564 <__any_on+0x36>
 800e55c:	2000      	movs	r0, #0
 800e55e:	bd10      	pop	{r4, pc}
 800e560:	4603      	mov	r3, r0
 800e562:	e7f7      	b.n	800e554 <__any_on+0x26>
 800e564:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e568:	2900      	cmp	r1, #0
 800e56a:	d0f5      	beq.n	800e558 <__any_on+0x2a>
 800e56c:	2001      	movs	r0, #1
 800e56e:	e7f6      	b.n	800e55e <__any_on+0x30>

0800e570 <_malloc_usable_size_r>:
 800e570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e574:	1f18      	subs	r0, r3, #4
 800e576:	2b00      	cmp	r3, #0
 800e578:	bfbc      	itt	lt
 800e57a:	580b      	ldrlt	r3, [r1, r0]
 800e57c:	18c0      	addlt	r0, r0, r3
 800e57e:	4770      	bx	lr

0800e580 <__ascii_wctomb>:
 800e580:	4603      	mov	r3, r0
 800e582:	4608      	mov	r0, r1
 800e584:	b141      	cbz	r1, 800e598 <__ascii_wctomb+0x18>
 800e586:	2aff      	cmp	r2, #255	@ 0xff
 800e588:	d904      	bls.n	800e594 <__ascii_wctomb+0x14>
 800e58a:	228a      	movs	r2, #138	@ 0x8a
 800e58c:	601a      	str	r2, [r3, #0]
 800e58e:	f04f 30ff 	mov.w	r0, #4294967295
 800e592:	4770      	bx	lr
 800e594:	700a      	strb	r2, [r1, #0]
 800e596:	2001      	movs	r0, #1
 800e598:	4770      	bx	lr

0800e59a <__ssputs_r>:
 800e59a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e59e:	688e      	ldr	r6, [r1, #8]
 800e5a0:	461f      	mov	r7, r3
 800e5a2:	42be      	cmp	r6, r7
 800e5a4:	680b      	ldr	r3, [r1, #0]
 800e5a6:	4682      	mov	sl, r0
 800e5a8:	460c      	mov	r4, r1
 800e5aa:	4690      	mov	r8, r2
 800e5ac:	d82d      	bhi.n	800e60a <__ssputs_r+0x70>
 800e5ae:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e5b2:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e5b6:	d026      	beq.n	800e606 <__ssputs_r+0x6c>
 800e5b8:	6965      	ldr	r5, [r4, #20]
 800e5ba:	6909      	ldr	r1, [r1, #16]
 800e5bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e5c0:	eba3 0901 	sub.w	r9, r3, r1
 800e5c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e5c8:	1c7b      	adds	r3, r7, #1
 800e5ca:	444b      	add	r3, r9
 800e5cc:	106d      	asrs	r5, r5, #1
 800e5ce:	429d      	cmp	r5, r3
 800e5d0:	bf38      	it	cc
 800e5d2:	461d      	movcc	r5, r3
 800e5d4:	0553      	lsls	r3, r2, #21
 800e5d6:	d527      	bpl.n	800e628 <__ssputs_r+0x8e>
 800e5d8:	4629      	mov	r1, r5
 800e5da:	f7fc f965 	bl	800a8a8 <_malloc_r>
 800e5de:	4606      	mov	r6, r0
 800e5e0:	b360      	cbz	r0, 800e63c <__ssputs_r+0xa2>
 800e5e2:	6921      	ldr	r1, [r4, #16]
 800e5e4:	464a      	mov	r2, r9
 800e5e6:	f7fe f90e 	bl	800c806 <memcpy>
 800e5ea:	89a3      	ldrh	r3, [r4, #12]
 800e5ec:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e5f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5f4:	81a3      	strh	r3, [r4, #12]
 800e5f6:	6126      	str	r6, [r4, #16]
 800e5f8:	6165      	str	r5, [r4, #20]
 800e5fa:	444e      	add	r6, r9
 800e5fc:	eba5 0509 	sub.w	r5, r5, r9
 800e600:	6026      	str	r6, [r4, #0]
 800e602:	60a5      	str	r5, [r4, #8]
 800e604:	463e      	mov	r6, r7
 800e606:	42be      	cmp	r6, r7
 800e608:	d900      	bls.n	800e60c <__ssputs_r+0x72>
 800e60a:	463e      	mov	r6, r7
 800e60c:	6820      	ldr	r0, [r4, #0]
 800e60e:	4632      	mov	r2, r6
 800e610:	4641      	mov	r1, r8
 800e612:	f000 fd52 	bl	800f0ba <memmove>
 800e616:	68a3      	ldr	r3, [r4, #8]
 800e618:	1b9b      	subs	r3, r3, r6
 800e61a:	60a3      	str	r3, [r4, #8]
 800e61c:	6823      	ldr	r3, [r4, #0]
 800e61e:	4433      	add	r3, r6
 800e620:	6023      	str	r3, [r4, #0]
 800e622:	2000      	movs	r0, #0
 800e624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e628:	462a      	mov	r2, r5
 800e62a:	f7fc f9d1 	bl	800a9d0 <_realloc_r>
 800e62e:	4606      	mov	r6, r0
 800e630:	2800      	cmp	r0, #0
 800e632:	d1e0      	bne.n	800e5f6 <__ssputs_r+0x5c>
 800e634:	6921      	ldr	r1, [r4, #16]
 800e636:	4650      	mov	r0, sl
 800e638:	f7fe ff52 	bl	800d4e0 <_free_r>
 800e63c:	230c      	movs	r3, #12
 800e63e:	f8ca 3000 	str.w	r3, [sl]
 800e642:	89a3      	ldrh	r3, [r4, #12]
 800e644:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e648:	81a3      	strh	r3, [r4, #12]
 800e64a:	f04f 30ff 	mov.w	r0, #4294967295
 800e64e:	e7e9      	b.n	800e624 <__ssputs_r+0x8a>

0800e650 <_svfiprintf_r>:
 800e650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e654:	4698      	mov	r8, r3
 800e656:	898b      	ldrh	r3, [r1, #12]
 800e658:	061b      	lsls	r3, r3, #24
 800e65a:	b09d      	sub	sp, #116	@ 0x74
 800e65c:	4607      	mov	r7, r0
 800e65e:	460d      	mov	r5, r1
 800e660:	4614      	mov	r4, r2
 800e662:	d510      	bpl.n	800e686 <_svfiprintf_r+0x36>
 800e664:	690b      	ldr	r3, [r1, #16]
 800e666:	b973      	cbnz	r3, 800e686 <_svfiprintf_r+0x36>
 800e668:	2140      	movs	r1, #64	@ 0x40
 800e66a:	f7fc f91d 	bl	800a8a8 <_malloc_r>
 800e66e:	6028      	str	r0, [r5, #0]
 800e670:	6128      	str	r0, [r5, #16]
 800e672:	b930      	cbnz	r0, 800e682 <_svfiprintf_r+0x32>
 800e674:	230c      	movs	r3, #12
 800e676:	603b      	str	r3, [r7, #0]
 800e678:	f04f 30ff 	mov.w	r0, #4294967295
 800e67c:	b01d      	add	sp, #116	@ 0x74
 800e67e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e682:	2340      	movs	r3, #64	@ 0x40
 800e684:	616b      	str	r3, [r5, #20]
 800e686:	2300      	movs	r3, #0
 800e688:	9309      	str	r3, [sp, #36]	@ 0x24
 800e68a:	2320      	movs	r3, #32
 800e68c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e690:	f8cd 800c 	str.w	r8, [sp, #12]
 800e694:	2330      	movs	r3, #48	@ 0x30
 800e696:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e834 <_svfiprintf_r+0x1e4>
 800e69a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e69e:	f04f 0901 	mov.w	r9, #1
 800e6a2:	4623      	mov	r3, r4
 800e6a4:	469a      	mov	sl, r3
 800e6a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e6aa:	b10a      	cbz	r2, 800e6b0 <_svfiprintf_r+0x60>
 800e6ac:	2a25      	cmp	r2, #37	@ 0x25
 800e6ae:	d1f9      	bne.n	800e6a4 <_svfiprintf_r+0x54>
 800e6b0:	ebba 0b04 	subs.w	fp, sl, r4
 800e6b4:	d00b      	beq.n	800e6ce <_svfiprintf_r+0x7e>
 800e6b6:	465b      	mov	r3, fp
 800e6b8:	4622      	mov	r2, r4
 800e6ba:	4629      	mov	r1, r5
 800e6bc:	4638      	mov	r0, r7
 800e6be:	f7ff ff6c 	bl	800e59a <__ssputs_r>
 800e6c2:	3001      	adds	r0, #1
 800e6c4:	f000 80a7 	beq.w	800e816 <_svfiprintf_r+0x1c6>
 800e6c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e6ca:	445a      	add	r2, fp
 800e6cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800e6ce:	f89a 3000 	ldrb.w	r3, [sl]
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	f000 809f 	beq.w	800e816 <_svfiprintf_r+0x1c6>
 800e6d8:	2300      	movs	r3, #0
 800e6da:	f04f 32ff 	mov.w	r2, #4294967295
 800e6de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e6e2:	f10a 0a01 	add.w	sl, sl, #1
 800e6e6:	9304      	str	r3, [sp, #16]
 800e6e8:	9307      	str	r3, [sp, #28]
 800e6ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e6ee:	931a      	str	r3, [sp, #104]	@ 0x68
 800e6f0:	4654      	mov	r4, sl
 800e6f2:	2205      	movs	r2, #5
 800e6f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6f8:	484e      	ldr	r0, [pc, #312]	@ (800e834 <_svfiprintf_r+0x1e4>)
 800e6fa:	f7f1 fd79 	bl	80001f0 <memchr>
 800e6fe:	9a04      	ldr	r2, [sp, #16]
 800e700:	b9d8      	cbnz	r0, 800e73a <_svfiprintf_r+0xea>
 800e702:	06d0      	lsls	r0, r2, #27
 800e704:	bf44      	itt	mi
 800e706:	2320      	movmi	r3, #32
 800e708:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e70c:	0711      	lsls	r1, r2, #28
 800e70e:	bf44      	itt	mi
 800e710:	232b      	movmi	r3, #43	@ 0x2b
 800e712:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e716:	f89a 3000 	ldrb.w	r3, [sl]
 800e71a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e71c:	d015      	beq.n	800e74a <_svfiprintf_r+0xfa>
 800e71e:	9a07      	ldr	r2, [sp, #28]
 800e720:	4654      	mov	r4, sl
 800e722:	2000      	movs	r0, #0
 800e724:	f04f 0c0a 	mov.w	ip, #10
 800e728:	4621      	mov	r1, r4
 800e72a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e72e:	3b30      	subs	r3, #48	@ 0x30
 800e730:	2b09      	cmp	r3, #9
 800e732:	d94b      	bls.n	800e7cc <_svfiprintf_r+0x17c>
 800e734:	b1b0      	cbz	r0, 800e764 <_svfiprintf_r+0x114>
 800e736:	9207      	str	r2, [sp, #28]
 800e738:	e014      	b.n	800e764 <_svfiprintf_r+0x114>
 800e73a:	eba0 0308 	sub.w	r3, r0, r8
 800e73e:	fa09 f303 	lsl.w	r3, r9, r3
 800e742:	4313      	orrs	r3, r2
 800e744:	9304      	str	r3, [sp, #16]
 800e746:	46a2      	mov	sl, r4
 800e748:	e7d2      	b.n	800e6f0 <_svfiprintf_r+0xa0>
 800e74a:	9b03      	ldr	r3, [sp, #12]
 800e74c:	1d19      	adds	r1, r3, #4
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	9103      	str	r1, [sp, #12]
 800e752:	2b00      	cmp	r3, #0
 800e754:	bfbb      	ittet	lt
 800e756:	425b      	neglt	r3, r3
 800e758:	f042 0202 	orrlt.w	r2, r2, #2
 800e75c:	9307      	strge	r3, [sp, #28]
 800e75e:	9307      	strlt	r3, [sp, #28]
 800e760:	bfb8      	it	lt
 800e762:	9204      	strlt	r2, [sp, #16]
 800e764:	7823      	ldrb	r3, [r4, #0]
 800e766:	2b2e      	cmp	r3, #46	@ 0x2e
 800e768:	d10a      	bne.n	800e780 <_svfiprintf_r+0x130>
 800e76a:	7863      	ldrb	r3, [r4, #1]
 800e76c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e76e:	d132      	bne.n	800e7d6 <_svfiprintf_r+0x186>
 800e770:	9b03      	ldr	r3, [sp, #12]
 800e772:	1d1a      	adds	r2, r3, #4
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	9203      	str	r2, [sp, #12]
 800e778:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e77c:	3402      	adds	r4, #2
 800e77e:	9305      	str	r3, [sp, #20]
 800e780:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e844 <_svfiprintf_r+0x1f4>
 800e784:	7821      	ldrb	r1, [r4, #0]
 800e786:	2203      	movs	r2, #3
 800e788:	4650      	mov	r0, sl
 800e78a:	f7f1 fd31 	bl	80001f0 <memchr>
 800e78e:	b138      	cbz	r0, 800e7a0 <_svfiprintf_r+0x150>
 800e790:	9b04      	ldr	r3, [sp, #16]
 800e792:	eba0 000a 	sub.w	r0, r0, sl
 800e796:	2240      	movs	r2, #64	@ 0x40
 800e798:	4082      	lsls	r2, r0
 800e79a:	4313      	orrs	r3, r2
 800e79c:	3401      	adds	r4, #1
 800e79e:	9304      	str	r3, [sp, #16]
 800e7a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7a4:	4824      	ldr	r0, [pc, #144]	@ (800e838 <_svfiprintf_r+0x1e8>)
 800e7a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e7aa:	2206      	movs	r2, #6
 800e7ac:	f7f1 fd20 	bl	80001f0 <memchr>
 800e7b0:	2800      	cmp	r0, #0
 800e7b2:	d036      	beq.n	800e822 <_svfiprintf_r+0x1d2>
 800e7b4:	4b21      	ldr	r3, [pc, #132]	@ (800e83c <_svfiprintf_r+0x1ec>)
 800e7b6:	bb1b      	cbnz	r3, 800e800 <_svfiprintf_r+0x1b0>
 800e7b8:	9b03      	ldr	r3, [sp, #12]
 800e7ba:	3307      	adds	r3, #7
 800e7bc:	f023 0307 	bic.w	r3, r3, #7
 800e7c0:	3308      	adds	r3, #8
 800e7c2:	9303      	str	r3, [sp, #12]
 800e7c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7c6:	4433      	add	r3, r6
 800e7c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7ca:	e76a      	b.n	800e6a2 <_svfiprintf_r+0x52>
 800e7cc:	fb0c 3202 	mla	r2, ip, r2, r3
 800e7d0:	460c      	mov	r4, r1
 800e7d2:	2001      	movs	r0, #1
 800e7d4:	e7a8      	b.n	800e728 <_svfiprintf_r+0xd8>
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	3401      	adds	r4, #1
 800e7da:	9305      	str	r3, [sp, #20]
 800e7dc:	4619      	mov	r1, r3
 800e7de:	f04f 0c0a 	mov.w	ip, #10
 800e7e2:	4620      	mov	r0, r4
 800e7e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e7e8:	3a30      	subs	r2, #48	@ 0x30
 800e7ea:	2a09      	cmp	r2, #9
 800e7ec:	d903      	bls.n	800e7f6 <_svfiprintf_r+0x1a6>
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d0c6      	beq.n	800e780 <_svfiprintf_r+0x130>
 800e7f2:	9105      	str	r1, [sp, #20]
 800e7f4:	e7c4      	b.n	800e780 <_svfiprintf_r+0x130>
 800e7f6:	fb0c 2101 	mla	r1, ip, r1, r2
 800e7fa:	4604      	mov	r4, r0
 800e7fc:	2301      	movs	r3, #1
 800e7fe:	e7f0      	b.n	800e7e2 <_svfiprintf_r+0x192>
 800e800:	ab03      	add	r3, sp, #12
 800e802:	9300      	str	r3, [sp, #0]
 800e804:	462a      	mov	r2, r5
 800e806:	4b0e      	ldr	r3, [pc, #56]	@ (800e840 <_svfiprintf_r+0x1f0>)
 800e808:	a904      	add	r1, sp, #16
 800e80a:	4638      	mov	r0, r7
 800e80c:	f7fd f83c 	bl	800b888 <_printf_float>
 800e810:	1c42      	adds	r2, r0, #1
 800e812:	4606      	mov	r6, r0
 800e814:	d1d6      	bne.n	800e7c4 <_svfiprintf_r+0x174>
 800e816:	89ab      	ldrh	r3, [r5, #12]
 800e818:	065b      	lsls	r3, r3, #25
 800e81a:	f53f af2d 	bmi.w	800e678 <_svfiprintf_r+0x28>
 800e81e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e820:	e72c      	b.n	800e67c <_svfiprintf_r+0x2c>
 800e822:	ab03      	add	r3, sp, #12
 800e824:	9300      	str	r3, [sp, #0]
 800e826:	462a      	mov	r2, r5
 800e828:	4b05      	ldr	r3, [pc, #20]	@ (800e840 <_svfiprintf_r+0x1f0>)
 800e82a:	a904      	add	r1, sp, #16
 800e82c:	4638      	mov	r0, r7
 800e82e:	f7fd fac3 	bl	800bdb8 <_printf_i>
 800e832:	e7ed      	b.n	800e810 <_svfiprintf_r+0x1c0>
 800e834:	08010df8 	.word	0x08010df8
 800e838:	08010e02 	.word	0x08010e02
 800e83c:	0800b889 	.word	0x0800b889
 800e840:	0800e59b 	.word	0x0800e59b
 800e844:	08010dfe 	.word	0x08010dfe

0800e848 <_sungetc_r>:
 800e848:	b538      	push	{r3, r4, r5, lr}
 800e84a:	1c4b      	adds	r3, r1, #1
 800e84c:	4614      	mov	r4, r2
 800e84e:	d103      	bne.n	800e858 <_sungetc_r+0x10>
 800e850:	f04f 35ff 	mov.w	r5, #4294967295
 800e854:	4628      	mov	r0, r5
 800e856:	bd38      	pop	{r3, r4, r5, pc}
 800e858:	8993      	ldrh	r3, [r2, #12]
 800e85a:	f023 0320 	bic.w	r3, r3, #32
 800e85e:	8193      	strh	r3, [r2, #12]
 800e860:	6853      	ldr	r3, [r2, #4]
 800e862:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800e864:	b2cd      	uxtb	r5, r1
 800e866:	b18a      	cbz	r2, 800e88c <_sungetc_r+0x44>
 800e868:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800e86a:	429a      	cmp	r2, r3
 800e86c:	dd08      	ble.n	800e880 <_sungetc_r+0x38>
 800e86e:	6823      	ldr	r3, [r4, #0]
 800e870:	1e5a      	subs	r2, r3, #1
 800e872:	6022      	str	r2, [r4, #0]
 800e874:	f803 5c01 	strb.w	r5, [r3, #-1]
 800e878:	6863      	ldr	r3, [r4, #4]
 800e87a:	3301      	adds	r3, #1
 800e87c:	6063      	str	r3, [r4, #4]
 800e87e:	e7e9      	b.n	800e854 <_sungetc_r+0xc>
 800e880:	4621      	mov	r1, r4
 800e882:	f000 fbe0 	bl	800f046 <__submore>
 800e886:	2800      	cmp	r0, #0
 800e888:	d0f1      	beq.n	800e86e <_sungetc_r+0x26>
 800e88a:	e7e1      	b.n	800e850 <_sungetc_r+0x8>
 800e88c:	6921      	ldr	r1, [r4, #16]
 800e88e:	6822      	ldr	r2, [r4, #0]
 800e890:	b141      	cbz	r1, 800e8a4 <_sungetc_r+0x5c>
 800e892:	4291      	cmp	r1, r2
 800e894:	d206      	bcs.n	800e8a4 <_sungetc_r+0x5c>
 800e896:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800e89a:	42a9      	cmp	r1, r5
 800e89c:	d102      	bne.n	800e8a4 <_sungetc_r+0x5c>
 800e89e:	3a01      	subs	r2, #1
 800e8a0:	6022      	str	r2, [r4, #0]
 800e8a2:	e7ea      	b.n	800e87a <_sungetc_r+0x32>
 800e8a4:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800e8a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e8ac:	6363      	str	r3, [r4, #52]	@ 0x34
 800e8ae:	2303      	movs	r3, #3
 800e8b0:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e8b2:	4623      	mov	r3, r4
 800e8b4:	f803 5f46 	strb.w	r5, [r3, #70]!
 800e8b8:	6023      	str	r3, [r4, #0]
 800e8ba:	2301      	movs	r3, #1
 800e8bc:	e7de      	b.n	800e87c <_sungetc_r+0x34>

0800e8be <__ssrefill_r>:
 800e8be:	b510      	push	{r4, lr}
 800e8c0:	460c      	mov	r4, r1
 800e8c2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e8c4:	b169      	cbz	r1, 800e8e2 <__ssrefill_r+0x24>
 800e8c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e8ca:	4299      	cmp	r1, r3
 800e8cc:	d001      	beq.n	800e8d2 <__ssrefill_r+0x14>
 800e8ce:	f7fe fe07 	bl	800d4e0 <_free_r>
 800e8d2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e8d4:	6063      	str	r3, [r4, #4]
 800e8d6:	2000      	movs	r0, #0
 800e8d8:	6360      	str	r0, [r4, #52]	@ 0x34
 800e8da:	b113      	cbz	r3, 800e8e2 <__ssrefill_r+0x24>
 800e8dc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800e8de:	6023      	str	r3, [r4, #0]
 800e8e0:	bd10      	pop	{r4, pc}
 800e8e2:	6923      	ldr	r3, [r4, #16]
 800e8e4:	6023      	str	r3, [r4, #0]
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	6063      	str	r3, [r4, #4]
 800e8ea:	89a3      	ldrh	r3, [r4, #12]
 800e8ec:	f043 0320 	orr.w	r3, r3, #32
 800e8f0:	81a3      	strh	r3, [r4, #12]
 800e8f2:	f04f 30ff 	mov.w	r0, #4294967295
 800e8f6:	e7f3      	b.n	800e8e0 <__ssrefill_r+0x22>

0800e8f8 <__ssvfiscanf_r>:
 800e8f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8fc:	460c      	mov	r4, r1
 800e8fe:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800e902:	2100      	movs	r1, #0
 800e904:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800e908:	49a5      	ldr	r1, [pc, #660]	@ (800eba0 <__ssvfiscanf_r+0x2a8>)
 800e90a:	91a0      	str	r1, [sp, #640]	@ 0x280
 800e90c:	f10d 0804 	add.w	r8, sp, #4
 800e910:	49a4      	ldr	r1, [pc, #656]	@ (800eba4 <__ssvfiscanf_r+0x2ac>)
 800e912:	4fa5      	ldr	r7, [pc, #660]	@ (800eba8 <__ssvfiscanf_r+0x2b0>)
 800e914:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800e918:	4606      	mov	r6, r0
 800e91a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800e91c:	9300      	str	r3, [sp, #0]
 800e91e:	7813      	ldrb	r3, [r2, #0]
 800e920:	2b00      	cmp	r3, #0
 800e922:	f000 8158 	beq.w	800ebd6 <__ssvfiscanf_r+0x2de>
 800e926:	5cf9      	ldrb	r1, [r7, r3]
 800e928:	f011 0108 	ands.w	r1, r1, #8
 800e92c:	f102 0501 	add.w	r5, r2, #1
 800e930:	d019      	beq.n	800e966 <__ssvfiscanf_r+0x6e>
 800e932:	6863      	ldr	r3, [r4, #4]
 800e934:	2b00      	cmp	r3, #0
 800e936:	dd0f      	ble.n	800e958 <__ssvfiscanf_r+0x60>
 800e938:	6823      	ldr	r3, [r4, #0]
 800e93a:	781a      	ldrb	r2, [r3, #0]
 800e93c:	5cba      	ldrb	r2, [r7, r2]
 800e93e:	0712      	lsls	r2, r2, #28
 800e940:	d401      	bmi.n	800e946 <__ssvfiscanf_r+0x4e>
 800e942:	462a      	mov	r2, r5
 800e944:	e7eb      	b.n	800e91e <__ssvfiscanf_r+0x26>
 800e946:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e948:	3201      	adds	r2, #1
 800e94a:	9245      	str	r2, [sp, #276]	@ 0x114
 800e94c:	6862      	ldr	r2, [r4, #4]
 800e94e:	3301      	adds	r3, #1
 800e950:	3a01      	subs	r2, #1
 800e952:	6062      	str	r2, [r4, #4]
 800e954:	6023      	str	r3, [r4, #0]
 800e956:	e7ec      	b.n	800e932 <__ssvfiscanf_r+0x3a>
 800e958:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e95a:	4621      	mov	r1, r4
 800e95c:	4630      	mov	r0, r6
 800e95e:	4798      	blx	r3
 800e960:	2800      	cmp	r0, #0
 800e962:	d0e9      	beq.n	800e938 <__ssvfiscanf_r+0x40>
 800e964:	e7ed      	b.n	800e942 <__ssvfiscanf_r+0x4a>
 800e966:	2b25      	cmp	r3, #37	@ 0x25
 800e968:	d012      	beq.n	800e990 <__ssvfiscanf_r+0x98>
 800e96a:	4699      	mov	r9, r3
 800e96c:	6863      	ldr	r3, [r4, #4]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	f340 8093 	ble.w	800ea9a <__ssvfiscanf_r+0x1a2>
 800e974:	6822      	ldr	r2, [r4, #0]
 800e976:	7813      	ldrb	r3, [r2, #0]
 800e978:	454b      	cmp	r3, r9
 800e97a:	f040 812c 	bne.w	800ebd6 <__ssvfiscanf_r+0x2de>
 800e97e:	6863      	ldr	r3, [r4, #4]
 800e980:	3b01      	subs	r3, #1
 800e982:	6063      	str	r3, [r4, #4]
 800e984:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800e986:	3201      	adds	r2, #1
 800e988:	3301      	adds	r3, #1
 800e98a:	6022      	str	r2, [r4, #0]
 800e98c:	9345      	str	r3, [sp, #276]	@ 0x114
 800e98e:	e7d8      	b.n	800e942 <__ssvfiscanf_r+0x4a>
 800e990:	9141      	str	r1, [sp, #260]	@ 0x104
 800e992:	9143      	str	r1, [sp, #268]	@ 0x10c
 800e994:	7853      	ldrb	r3, [r2, #1]
 800e996:	2b2a      	cmp	r3, #42	@ 0x2a
 800e998:	bf02      	ittt	eq
 800e99a:	2310      	moveq	r3, #16
 800e99c:	1c95      	addeq	r5, r2, #2
 800e99e:	9341      	streq	r3, [sp, #260]	@ 0x104
 800e9a0:	220a      	movs	r2, #10
 800e9a2:	46a9      	mov	r9, r5
 800e9a4:	f819 1b01 	ldrb.w	r1, [r9], #1
 800e9a8:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800e9ac:	2b09      	cmp	r3, #9
 800e9ae:	d91e      	bls.n	800e9ee <__ssvfiscanf_r+0xf6>
 800e9b0:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800ebac <__ssvfiscanf_r+0x2b4>
 800e9b4:	2203      	movs	r2, #3
 800e9b6:	4650      	mov	r0, sl
 800e9b8:	f7f1 fc1a 	bl	80001f0 <memchr>
 800e9bc:	b138      	cbz	r0, 800e9ce <__ssvfiscanf_r+0xd6>
 800e9be:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e9c0:	eba0 000a 	sub.w	r0, r0, sl
 800e9c4:	2301      	movs	r3, #1
 800e9c6:	4083      	lsls	r3, r0
 800e9c8:	4313      	orrs	r3, r2
 800e9ca:	9341      	str	r3, [sp, #260]	@ 0x104
 800e9cc:	464d      	mov	r5, r9
 800e9ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e9d2:	2b78      	cmp	r3, #120	@ 0x78
 800e9d4:	d806      	bhi.n	800e9e4 <__ssvfiscanf_r+0xec>
 800e9d6:	2b57      	cmp	r3, #87	@ 0x57
 800e9d8:	d810      	bhi.n	800e9fc <__ssvfiscanf_r+0x104>
 800e9da:	2b25      	cmp	r3, #37	@ 0x25
 800e9dc:	d0c5      	beq.n	800e96a <__ssvfiscanf_r+0x72>
 800e9de:	d857      	bhi.n	800ea90 <__ssvfiscanf_r+0x198>
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d065      	beq.n	800eab0 <__ssvfiscanf_r+0x1b8>
 800e9e4:	2303      	movs	r3, #3
 800e9e6:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e9e8:	230a      	movs	r3, #10
 800e9ea:	9342      	str	r3, [sp, #264]	@ 0x108
 800e9ec:	e078      	b.n	800eae0 <__ssvfiscanf_r+0x1e8>
 800e9ee:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800e9f0:	fb02 1103 	mla	r1, r2, r3, r1
 800e9f4:	3930      	subs	r1, #48	@ 0x30
 800e9f6:	9143      	str	r1, [sp, #268]	@ 0x10c
 800e9f8:	464d      	mov	r5, r9
 800e9fa:	e7d2      	b.n	800e9a2 <__ssvfiscanf_r+0xaa>
 800e9fc:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800ea00:	2a20      	cmp	r2, #32
 800ea02:	d8ef      	bhi.n	800e9e4 <__ssvfiscanf_r+0xec>
 800ea04:	a101      	add	r1, pc, #4	@ (adr r1, 800ea0c <__ssvfiscanf_r+0x114>)
 800ea06:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ea0a:	bf00      	nop
 800ea0c:	0800eabf 	.word	0x0800eabf
 800ea10:	0800e9e5 	.word	0x0800e9e5
 800ea14:	0800e9e5 	.word	0x0800e9e5
 800ea18:	0800eb19 	.word	0x0800eb19
 800ea1c:	0800e9e5 	.word	0x0800e9e5
 800ea20:	0800e9e5 	.word	0x0800e9e5
 800ea24:	0800e9e5 	.word	0x0800e9e5
 800ea28:	0800e9e5 	.word	0x0800e9e5
 800ea2c:	0800e9e5 	.word	0x0800e9e5
 800ea30:	0800e9e5 	.word	0x0800e9e5
 800ea34:	0800e9e5 	.word	0x0800e9e5
 800ea38:	0800eb2f 	.word	0x0800eb2f
 800ea3c:	0800eb15 	.word	0x0800eb15
 800ea40:	0800ea97 	.word	0x0800ea97
 800ea44:	0800ea97 	.word	0x0800ea97
 800ea48:	0800ea97 	.word	0x0800ea97
 800ea4c:	0800e9e5 	.word	0x0800e9e5
 800ea50:	0800ead1 	.word	0x0800ead1
 800ea54:	0800e9e5 	.word	0x0800e9e5
 800ea58:	0800e9e5 	.word	0x0800e9e5
 800ea5c:	0800e9e5 	.word	0x0800e9e5
 800ea60:	0800e9e5 	.word	0x0800e9e5
 800ea64:	0800eb3f 	.word	0x0800eb3f
 800ea68:	0800ead9 	.word	0x0800ead9
 800ea6c:	0800eab7 	.word	0x0800eab7
 800ea70:	0800e9e5 	.word	0x0800e9e5
 800ea74:	0800e9e5 	.word	0x0800e9e5
 800ea78:	0800eb3b 	.word	0x0800eb3b
 800ea7c:	0800e9e5 	.word	0x0800e9e5
 800ea80:	0800eb15 	.word	0x0800eb15
 800ea84:	0800e9e5 	.word	0x0800e9e5
 800ea88:	0800e9e5 	.word	0x0800e9e5
 800ea8c:	0800eabf 	.word	0x0800eabf
 800ea90:	3b45      	subs	r3, #69	@ 0x45
 800ea92:	2b02      	cmp	r3, #2
 800ea94:	d8a6      	bhi.n	800e9e4 <__ssvfiscanf_r+0xec>
 800ea96:	2305      	movs	r3, #5
 800ea98:	e021      	b.n	800eade <__ssvfiscanf_r+0x1e6>
 800ea9a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ea9c:	4621      	mov	r1, r4
 800ea9e:	4630      	mov	r0, r6
 800eaa0:	4798      	blx	r3
 800eaa2:	2800      	cmp	r0, #0
 800eaa4:	f43f af66 	beq.w	800e974 <__ssvfiscanf_r+0x7c>
 800eaa8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800eaaa:	2800      	cmp	r0, #0
 800eaac:	f040 808b 	bne.w	800ebc6 <__ssvfiscanf_r+0x2ce>
 800eab0:	f04f 30ff 	mov.w	r0, #4294967295
 800eab4:	e08b      	b.n	800ebce <__ssvfiscanf_r+0x2d6>
 800eab6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800eab8:	f042 0220 	orr.w	r2, r2, #32
 800eabc:	9241      	str	r2, [sp, #260]	@ 0x104
 800eabe:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800eac0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800eac4:	9241      	str	r2, [sp, #260]	@ 0x104
 800eac6:	2210      	movs	r2, #16
 800eac8:	2b6e      	cmp	r3, #110	@ 0x6e
 800eaca:	9242      	str	r2, [sp, #264]	@ 0x108
 800eacc:	d902      	bls.n	800ead4 <__ssvfiscanf_r+0x1dc>
 800eace:	e005      	b.n	800eadc <__ssvfiscanf_r+0x1e4>
 800ead0:	2300      	movs	r3, #0
 800ead2:	9342      	str	r3, [sp, #264]	@ 0x108
 800ead4:	2303      	movs	r3, #3
 800ead6:	e002      	b.n	800eade <__ssvfiscanf_r+0x1e6>
 800ead8:	2308      	movs	r3, #8
 800eada:	9342      	str	r3, [sp, #264]	@ 0x108
 800eadc:	2304      	movs	r3, #4
 800eade:	9347      	str	r3, [sp, #284]	@ 0x11c
 800eae0:	6863      	ldr	r3, [r4, #4]
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	dd39      	ble.n	800eb5a <__ssvfiscanf_r+0x262>
 800eae6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800eae8:	0659      	lsls	r1, r3, #25
 800eaea:	d404      	bmi.n	800eaf6 <__ssvfiscanf_r+0x1fe>
 800eaec:	6823      	ldr	r3, [r4, #0]
 800eaee:	781a      	ldrb	r2, [r3, #0]
 800eaf0:	5cba      	ldrb	r2, [r7, r2]
 800eaf2:	0712      	lsls	r2, r2, #28
 800eaf4:	d438      	bmi.n	800eb68 <__ssvfiscanf_r+0x270>
 800eaf6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800eaf8:	2b02      	cmp	r3, #2
 800eafa:	dc47      	bgt.n	800eb8c <__ssvfiscanf_r+0x294>
 800eafc:	466b      	mov	r3, sp
 800eafe:	4622      	mov	r2, r4
 800eb00:	a941      	add	r1, sp, #260	@ 0x104
 800eb02:	4630      	mov	r0, r6
 800eb04:	f000 f86c 	bl	800ebe0 <_scanf_chars>
 800eb08:	2801      	cmp	r0, #1
 800eb0a:	d064      	beq.n	800ebd6 <__ssvfiscanf_r+0x2de>
 800eb0c:	2802      	cmp	r0, #2
 800eb0e:	f47f af18 	bne.w	800e942 <__ssvfiscanf_r+0x4a>
 800eb12:	e7c9      	b.n	800eaa8 <__ssvfiscanf_r+0x1b0>
 800eb14:	220a      	movs	r2, #10
 800eb16:	e7d7      	b.n	800eac8 <__ssvfiscanf_r+0x1d0>
 800eb18:	4629      	mov	r1, r5
 800eb1a:	4640      	mov	r0, r8
 800eb1c:	f000 fa5a 	bl	800efd4 <__sccl>
 800eb20:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800eb22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb26:	9341      	str	r3, [sp, #260]	@ 0x104
 800eb28:	4605      	mov	r5, r0
 800eb2a:	2301      	movs	r3, #1
 800eb2c:	e7d7      	b.n	800eade <__ssvfiscanf_r+0x1e6>
 800eb2e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800eb30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb34:	9341      	str	r3, [sp, #260]	@ 0x104
 800eb36:	2300      	movs	r3, #0
 800eb38:	e7d1      	b.n	800eade <__ssvfiscanf_r+0x1e6>
 800eb3a:	2302      	movs	r3, #2
 800eb3c:	e7cf      	b.n	800eade <__ssvfiscanf_r+0x1e6>
 800eb3e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800eb40:	06c3      	lsls	r3, r0, #27
 800eb42:	f53f aefe 	bmi.w	800e942 <__ssvfiscanf_r+0x4a>
 800eb46:	9b00      	ldr	r3, [sp, #0]
 800eb48:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800eb4a:	1d19      	adds	r1, r3, #4
 800eb4c:	9100      	str	r1, [sp, #0]
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	07c0      	lsls	r0, r0, #31
 800eb52:	bf4c      	ite	mi
 800eb54:	801a      	strhmi	r2, [r3, #0]
 800eb56:	601a      	strpl	r2, [r3, #0]
 800eb58:	e6f3      	b.n	800e942 <__ssvfiscanf_r+0x4a>
 800eb5a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800eb5c:	4621      	mov	r1, r4
 800eb5e:	4630      	mov	r0, r6
 800eb60:	4798      	blx	r3
 800eb62:	2800      	cmp	r0, #0
 800eb64:	d0bf      	beq.n	800eae6 <__ssvfiscanf_r+0x1ee>
 800eb66:	e79f      	b.n	800eaa8 <__ssvfiscanf_r+0x1b0>
 800eb68:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800eb6a:	3201      	adds	r2, #1
 800eb6c:	9245      	str	r2, [sp, #276]	@ 0x114
 800eb6e:	6862      	ldr	r2, [r4, #4]
 800eb70:	3a01      	subs	r2, #1
 800eb72:	2a00      	cmp	r2, #0
 800eb74:	6062      	str	r2, [r4, #4]
 800eb76:	dd02      	ble.n	800eb7e <__ssvfiscanf_r+0x286>
 800eb78:	3301      	adds	r3, #1
 800eb7a:	6023      	str	r3, [r4, #0]
 800eb7c:	e7b6      	b.n	800eaec <__ssvfiscanf_r+0x1f4>
 800eb7e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800eb80:	4621      	mov	r1, r4
 800eb82:	4630      	mov	r0, r6
 800eb84:	4798      	blx	r3
 800eb86:	2800      	cmp	r0, #0
 800eb88:	d0b0      	beq.n	800eaec <__ssvfiscanf_r+0x1f4>
 800eb8a:	e78d      	b.n	800eaa8 <__ssvfiscanf_r+0x1b0>
 800eb8c:	2b04      	cmp	r3, #4
 800eb8e:	dc0f      	bgt.n	800ebb0 <__ssvfiscanf_r+0x2b8>
 800eb90:	466b      	mov	r3, sp
 800eb92:	4622      	mov	r2, r4
 800eb94:	a941      	add	r1, sp, #260	@ 0x104
 800eb96:	4630      	mov	r0, r6
 800eb98:	f000 f87c 	bl	800ec94 <_scanf_i>
 800eb9c:	e7b4      	b.n	800eb08 <__ssvfiscanf_r+0x210>
 800eb9e:	bf00      	nop
 800eba0:	0800e849 	.word	0x0800e849
 800eba4:	0800e8bf 	.word	0x0800e8bf
 800eba8:	08010a71 	.word	0x08010a71
 800ebac:	08010dfe 	.word	0x08010dfe
 800ebb0:	4b0a      	ldr	r3, [pc, #40]	@ (800ebdc <__ssvfiscanf_r+0x2e4>)
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	f43f aec5 	beq.w	800e942 <__ssvfiscanf_r+0x4a>
 800ebb8:	466b      	mov	r3, sp
 800ebba:	4622      	mov	r2, r4
 800ebbc:	a941      	add	r1, sp, #260	@ 0x104
 800ebbe:	4630      	mov	r0, r6
 800ebc0:	f7fd fa1a 	bl	800bff8 <_scanf_float>
 800ebc4:	e7a0      	b.n	800eb08 <__ssvfiscanf_r+0x210>
 800ebc6:	89a3      	ldrh	r3, [r4, #12]
 800ebc8:	065b      	lsls	r3, r3, #25
 800ebca:	f53f af71 	bmi.w	800eab0 <__ssvfiscanf_r+0x1b8>
 800ebce:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800ebd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebd6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800ebd8:	e7f9      	b.n	800ebce <__ssvfiscanf_r+0x2d6>
 800ebda:	bf00      	nop
 800ebdc:	0800bff9 	.word	0x0800bff9

0800ebe0 <_scanf_chars>:
 800ebe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ebe4:	4615      	mov	r5, r2
 800ebe6:	688a      	ldr	r2, [r1, #8]
 800ebe8:	4680      	mov	r8, r0
 800ebea:	460c      	mov	r4, r1
 800ebec:	b932      	cbnz	r2, 800ebfc <_scanf_chars+0x1c>
 800ebee:	698a      	ldr	r2, [r1, #24]
 800ebf0:	2a00      	cmp	r2, #0
 800ebf2:	bf14      	ite	ne
 800ebf4:	f04f 32ff 	movne.w	r2, #4294967295
 800ebf8:	2201      	moveq	r2, #1
 800ebfa:	608a      	str	r2, [r1, #8]
 800ebfc:	6822      	ldr	r2, [r4, #0]
 800ebfe:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800ec90 <_scanf_chars+0xb0>
 800ec02:	06d1      	lsls	r1, r2, #27
 800ec04:	bf5f      	itttt	pl
 800ec06:	681a      	ldrpl	r2, [r3, #0]
 800ec08:	1d11      	addpl	r1, r2, #4
 800ec0a:	6019      	strpl	r1, [r3, #0]
 800ec0c:	6816      	ldrpl	r6, [r2, #0]
 800ec0e:	2700      	movs	r7, #0
 800ec10:	69a0      	ldr	r0, [r4, #24]
 800ec12:	b188      	cbz	r0, 800ec38 <_scanf_chars+0x58>
 800ec14:	2801      	cmp	r0, #1
 800ec16:	d107      	bne.n	800ec28 <_scanf_chars+0x48>
 800ec18:	682b      	ldr	r3, [r5, #0]
 800ec1a:	781a      	ldrb	r2, [r3, #0]
 800ec1c:	6963      	ldr	r3, [r4, #20]
 800ec1e:	5c9b      	ldrb	r3, [r3, r2]
 800ec20:	b953      	cbnz	r3, 800ec38 <_scanf_chars+0x58>
 800ec22:	2f00      	cmp	r7, #0
 800ec24:	d031      	beq.n	800ec8a <_scanf_chars+0xaa>
 800ec26:	e022      	b.n	800ec6e <_scanf_chars+0x8e>
 800ec28:	2802      	cmp	r0, #2
 800ec2a:	d120      	bne.n	800ec6e <_scanf_chars+0x8e>
 800ec2c:	682b      	ldr	r3, [r5, #0]
 800ec2e:	781b      	ldrb	r3, [r3, #0]
 800ec30:	f819 3003 	ldrb.w	r3, [r9, r3]
 800ec34:	071b      	lsls	r3, r3, #28
 800ec36:	d41a      	bmi.n	800ec6e <_scanf_chars+0x8e>
 800ec38:	6823      	ldr	r3, [r4, #0]
 800ec3a:	06da      	lsls	r2, r3, #27
 800ec3c:	bf5e      	ittt	pl
 800ec3e:	682b      	ldrpl	r3, [r5, #0]
 800ec40:	781b      	ldrbpl	r3, [r3, #0]
 800ec42:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ec46:	682a      	ldr	r2, [r5, #0]
 800ec48:	686b      	ldr	r3, [r5, #4]
 800ec4a:	3201      	adds	r2, #1
 800ec4c:	602a      	str	r2, [r5, #0]
 800ec4e:	68a2      	ldr	r2, [r4, #8]
 800ec50:	3b01      	subs	r3, #1
 800ec52:	3a01      	subs	r2, #1
 800ec54:	606b      	str	r3, [r5, #4]
 800ec56:	3701      	adds	r7, #1
 800ec58:	60a2      	str	r2, [r4, #8]
 800ec5a:	b142      	cbz	r2, 800ec6e <_scanf_chars+0x8e>
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	dcd7      	bgt.n	800ec10 <_scanf_chars+0x30>
 800ec60:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ec64:	4629      	mov	r1, r5
 800ec66:	4640      	mov	r0, r8
 800ec68:	4798      	blx	r3
 800ec6a:	2800      	cmp	r0, #0
 800ec6c:	d0d0      	beq.n	800ec10 <_scanf_chars+0x30>
 800ec6e:	6823      	ldr	r3, [r4, #0]
 800ec70:	f013 0310 	ands.w	r3, r3, #16
 800ec74:	d105      	bne.n	800ec82 <_scanf_chars+0xa2>
 800ec76:	68e2      	ldr	r2, [r4, #12]
 800ec78:	3201      	adds	r2, #1
 800ec7a:	60e2      	str	r2, [r4, #12]
 800ec7c:	69a2      	ldr	r2, [r4, #24]
 800ec7e:	b102      	cbz	r2, 800ec82 <_scanf_chars+0xa2>
 800ec80:	7033      	strb	r3, [r6, #0]
 800ec82:	6923      	ldr	r3, [r4, #16]
 800ec84:	443b      	add	r3, r7
 800ec86:	6123      	str	r3, [r4, #16]
 800ec88:	2000      	movs	r0, #0
 800ec8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec8e:	bf00      	nop
 800ec90:	08010a71 	.word	0x08010a71

0800ec94 <_scanf_i>:
 800ec94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec98:	4698      	mov	r8, r3
 800ec9a:	4b74      	ldr	r3, [pc, #464]	@ (800ee6c <_scanf_i+0x1d8>)
 800ec9c:	460c      	mov	r4, r1
 800ec9e:	4682      	mov	sl, r0
 800eca0:	4616      	mov	r6, r2
 800eca2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800eca6:	b087      	sub	sp, #28
 800eca8:	ab03      	add	r3, sp, #12
 800ecaa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ecae:	4b70      	ldr	r3, [pc, #448]	@ (800ee70 <_scanf_i+0x1dc>)
 800ecb0:	69a1      	ldr	r1, [r4, #24]
 800ecb2:	4a70      	ldr	r2, [pc, #448]	@ (800ee74 <_scanf_i+0x1e0>)
 800ecb4:	2903      	cmp	r1, #3
 800ecb6:	bf08      	it	eq
 800ecb8:	461a      	moveq	r2, r3
 800ecba:	68a3      	ldr	r3, [r4, #8]
 800ecbc:	9201      	str	r2, [sp, #4]
 800ecbe:	1e5a      	subs	r2, r3, #1
 800ecc0:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ecc4:	bf88      	it	hi
 800ecc6:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ecca:	4627      	mov	r7, r4
 800eccc:	bf82      	ittt	hi
 800ecce:	eb03 0905 	addhi.w	r9, r3, r5
 800ecd2:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ecd6:	60a3      	strhi	r3, [r4, #8]
 800ecd8:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ecdc:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800ece0:	bf98      	it	ls
 800ece2:	f04f 0900 	movls.w	r9, #0
 800ece6:	6023      	str	r3, [r4, #0]
 800ece8:	463d      	mov	r5, r7
 800ecea:	f04f 0b00 	mov.w	fp, #0
 800ecee:	6831      	ldr	r1, [r6, #0]
 800ecf0:	ab03      	add	r3, sp, #12
 800ecf2:	7809      	ldrb	r1, [r1, #0]
 800ecf4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ecf8:	2202      	movs	r2, #2
 800ecfa:	f7f1 fa79 	bl	80001f0 <memchr>
 800ecfe:	b328      	cbz	r0, 800ed4c <_scanf_i+0xb8>
 800ed00:	f1bb 0f01 	cmp.w	fp, #1
 800ed04:	d159      	bne.n	800edba <_scanf_i+0x126>
 800ed06:	6862      	ldr	r2, [r4, #4]
 800ed08:	b92a      	cbnz	r2, 800ed16 <_scanf_i+0x82>
 800ed0a:	6822      	ldr	r2, [r4, #0]
 800ed0c:	2108      	movs	r1, #8
 800ed0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ed12:	6061      	str	r1, [r4, #4]
 800ed14:	6022      	str	r2, [r4, #0]
 800ed16:	6822      	ldr	r2, [r4, #0]
 800ed18:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800ed1c:	6022      	str	r2, [r4, #0]
 800ed1e:	68a2      	ldr	r2, [r4, #8]
 800ed20:	1e51      	subs	r1, r2, #1
 800ed22:	60a1      	str	r1, [r4, #8]
 800ed24:	b192      	cbz	r2, 800ed4c <_scanf_i+0xb8>
 800ed26:	6832      	ldr	r2, [r6, #0]
 800ed28:	1c51      	adds	r1, r2, #1
 800ed2a:	6031      	str	r1, [r6, #0]
 800ed2c:	7812      	ldrb	r2, [r2, #0]
 800ed2e:	f805 2b01 	strb.w	r2, [r5], #1
 800ed32:	6872      	ldr	r2, [r6, #4]
 800ed34:	3a01      	subs	r2, #1
 800ed36:	2a00      	cmp	r2, #0
 800ed38:	6072      	str	r2, [r6, #4]
 800ed3a:	dc07      	bgt.n	800ed4c <_scanf_i+0xb8>
 800ed3c:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800ed40:	4631      	mov	r1, r6
 800ed42:	4650      	mov	r0, sl
 800ed44:	4790      	blx	r2
 800ed46:	2800      	cmp	r0, #0
 800ed48:	f040 8085 	bne.w	800ee56 <_scanf_i+0x1c2>
 800ed4c:	f10b 0b01 	add.w	fp, fp, #1
 800ed50:	f1bb 0f03 	cmp.w	fp, #3
 800ed54:	d1cb      	bne.n	800ecee <_scanf_i+0x5a>
 800ed56:	6863      	ldr	r3, [r4, #4]
 800ed58:	b90b      	cbnz	r3, 800ed5e <_scanf_i+0xca>
 800ed5a:	230a      	movs	r3, #10
 800ed5c:	6063      	str	r3, [r4, #4]
 800ed5e:	6863      	ldr	r3, [r4, #4]
 800ed60:	4945      	ldr	r1, [pc, #276]	@ (800ee78 <_scanf_i+0x1e4>)
 800ed62:	6960      	ldr	r0, [r4, #20]
 800ed64:	1ac9      	subs	r1, r1, r3
 800ed66:	f000 f935 	bl	800efd4 <__sccl>
 800ed6a:	f04f 0b00 	mov.w	fp, #0
 800ed6e:	68a3      	ldr	r3, [r4, #8]
 800ed70:	6822      	ldr	r2, [r4, #0]
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d03d      	beq.n	800edf2 <_scanf_i+0x15e>
 800ed76:	6831      	ldr	r1, [r6, #0]
 800ed78:	6960      	ldr	r0, [r4, #20]
 800ed7a:	f891 c000 	ldrb.w	ip, [r1]
 800ed7e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ed82:	2800      	cmp	r0, #0
 800ed84:	d035      	beq.n	800edf2 <_scanf_i+0x15e>
 800ed86:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800ed8a:	d124      	bne.n	800edd6 <_scanf_i+0x142>
 800ed8c:	0510      	lsls	r0, r2, #20
 800ed8e:	d522      	bpl.n	800edd6 <_scanf_i+0x142>
 800ed90:	f10b 0b01 	add.w	fp, fp, #1
 800ed94:	f1b9 0f00 	cmp.w	r9, #0
 800ed98:	d003      	beq.n	800eda2 <_scanf_i+0x10e>
 800ed9a:	3301      	adds	r3, #1
 800ed9c:	f109 39ff 	add.w	r9, r9, #4294967295
 800eda0:	60a3      	str	r3, [r4, #8]
 800eda2:	6873      	ldr	r3, [r6, #4]
 800eda4:	3b01      	subs	r3, #1
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	6073      	str	r3, [r6, #4]
 800edaa:	dd1b      	ble.n	800ede4 <_scanf_i+0x150>
 800edac:	6833      	ldr	r3, [r6, #0]
 800edae:	3301      	adds	r3, #1
 800edb0:	6033      	str	r3, [r6, #0]
 800edb2:	68a3      	ldr	r3, [r4, #8]
 800edb4:	3b01      	subs	r3, #1
 800edb6:	60a3      	str	r3, [r4, #8]
 800edb8:	e7d9      	b.n	800ed6e <_scanf_i+0xda>
 800edba:	f1bb 0f02 	cmp.w	fp, #2
 800edbe:	d1ae      	bne.n	800ed1e <_scanf_i+0x8a>
 800edc0:	6822      	ldr	r2, [r4, #0]
 800edc2:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800edc6:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800edca:	d1bf      	bne.n	800ed4c <_scanf_i+0xb8>
 800edcc:	2110      	movs	r1, #16
 800edce:	6061      	str	r1, [r4, #4]
 800edd0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800edd4:	e7a2      	b.n	800ed1c <_scanf_i+0x88>
 800edd6:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800edda:	6022      	str	r2, [r4, #0]
 800eddc:	780b      	ldrb	r3, [r1, #0]
 800edde:	f805 3b01 	strb.w	r3, [r5], #1
 800ede2:	e7de      	b.n	800eda2 <_scanf_i+0x10e>
 800ede4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ede8:	4631      	mov	r1, r6
 800edea:	4650      	mov	r0, sl
 800edec:	4798      	blx	r3
 800edee:	2800      	cmp	r0, #0
 800edf0:	d0df      	beq.n	800edb2 <_scanf_i+0x11e>
 800edf2:	6823      	ldr	r3, [r4, #0]
 800edf4:	05d9      	lsls	r1, r3, #23
 800edf6:	d50d      	bpl.n	800ee14 <_scanf_i+0x180>
 800edf8:	42bd      	cmp	r5, r7
 800edfa:	d909      	bls.n	800ee10 <_scanf_i+0x17c>
 800edfc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ee00:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ee04:	4632      	mov	r2, r6
 800ee06:	4650      	mov	r0, sl
 800ee08:	4798      	blx	r3
 800ee0a:	f105 39ff 	add.w	r9, r5, #4294967295
 800ee0e:	464d      	mov	r5, r9
 800ee10:	42bd      	cmp	r5, r7
 800ee12:	d028      	beq.n	800ee66 <_scanf_i+0x1d2>
 800ee14:	6822      	ldr	r2, [r4, #0]
 800ee16:	f012 0210 	ands.w	r2, r2, #16
 800ee1a:	d113      	bne.n	800ee44 <_scanf_i+0x1b0>
 800ee1c:	702a      	strb	r2, [r5, #0]
 800ee1e:	6863      	ldr	r3, [r4, #4]
 800ee20:	9e01      	ldr	r6, [sp, #4]
 800ee22:	4639      	mov	r1, r7
 800ee24:	4650      	mov	r0, sl
 800ee26:	47b0      	blx	r6
 800ee28:	f8d8 3000 	ldr.w	r3, [r8]
 800ee2c:	6821      	ldr	r1, [r4, #0]
 800ee2e:	1d1a      	adds	r2, r3, #4
 800ee30:	f8c8 2000 	str.w	r2, [r8]
 800ee34:	f011 0f20 	tst.w	r1, #32
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	d00f      	beq.n	800ee5c <_scanf_i+0x1c8>
 800ee3c:	6018      	str	r0, [r3, #0]
 800ee3e:	68e3      	ldr	r3, [r4, #12]
 800ee40:	3301      	adds	r3, #1
 800ee42:	60e3      	str	r3, [r4, #12]
 800ee44:	6923      	ldr	r3, [r4, #16]
 800ee46:	1bed      	subs	r5, r5, r7
 800ee48:	445d      	add	r5, fp
 800ee4a:	442b      	add	r3, r5
 800ee4c:	6123      	str	r3, [r4, #16]
 800ee4e:	2000      	movs	r0, #0
 800ee50:	b007      	add	sp, #28
 800ee52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee56:	f04f 0b00 	mov.w	fp, #0
 800ee5a:	e7ca      	b.n	800edf2 <_scanf_i+0x15e>
 800ee5c:	07ca      	lsls	r2, r1, #31
 800ee5e:	bf4c      	ite	mi
 800ee60:	8018      	strhmi	r0, [r3, #0]
 800ee62:	6018      	strpl	r0, [r3, #0]
 800ee64:	e7eb      	b.n	800ee3e <_scanf_i+0x1aa>
 800ee66:	2001      	movs	r0, #1
 800ee68:	e7f2      	b.n	800ee50 <_scanf_i+0x1bc>
 800ee6a:	bf00      	nop
 800ee6c:	080109c4 	.word	0x080109c4
 800ee70:	0800b731 	.word	0x0800b731
 800ee74:	0800f231 	.word	0x0800f231
 800ee78:	08010e19 	.word	0x08010e19

0800ee7c <__sflush_r>:
 800ee7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ee80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee84:	0716      	lsls	r6, r2, #28
 800ee86:	4605      	mov	r5, r0
 800ee88:	460c      	mov	r4, r1
 800ee8a:	d454      	bmi.n	800ef36 <__sflush_r+0xba>
 800ee8c:	684b      	ldr	r3, [r1, #4]
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	dc02      	bgt.n	800ee98 <__sflush_r+0x1c>
 800ee92:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	dd48      	ble.n	800ef2a <__sflush_r+0xae>
 800ee98:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ee9a:	2e00      	cmp	r6, #0
 800ee9c:	d045      	beq.n	800ef2a <__sflush_r+0xae>
 800ee9e:	2300      	movs	r3, #0
 800eea0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800eea4:	682f      	ldr	r7, [r5, #0]
 800eea6:	6a21      	ldr	r1, [r4, #32]
 800eea8:	602b      	str	r3, [r5, #0]
 800eeaa:	d030      	beq.n	800ef0e <__sflush_r+0x92>
 800eeac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800eeae:	89a3      	ldrh	r3, [r4, #12]
 800eeb0:	0759      	lsls	r1, r3, #29
 800eeb2:	d505      	bpl.n	800eec0 <__sflush_r+0x44>
 800eeb4:	6863      	ldr	r3, [r4, #4]
 800eeb6:	1ad2      	subs	r2, r2, r3
 800eeb8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eeba:	b10b      	cbz	r3, 800eec0 <__sflush_r+0x44>
 800eebc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800eebe:	1ad2      	subs	r2, r2, r3
 800eec0:	2300      	movs	r3, #0
 800eec2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eec4:	6a21      	ldr	r1, [r4, #32]
 800eec6:	4628      	mov	r0, r5
 800eec8:	47b0      	blx	r6
 800eeca:	1c43      	adds	r3, r0, #1
 800eecc:	89a3      	ldrh	r3, [r4, #12]
 800eece:	d106      	bne.n	800eede <__sflush_r+0x62>
 800eed0:	6829      	ldr	r1, [r5, #0]
 800eed2:	291d      	cmp	r1, #29
 800eed4:	d82b      	bhi.n	800ef2e <__sflush_r+0xb2>
 800eed6:	4a2a      	ldr	r2, [pc, #168]	@ (800ef80 <__sflush_r+0x104>)
 800eed8:	410a      	asrs	r2, r1
 800eeda:	07d6      	lsls	r6, r2, #31
 800eedc:	d427      	bmi.n	800ef2e <__sflush_r+0xb2>
 800eede:	2200      	movs	r2, #0
 800eee0:	6062      	str	r2, [r4, #4]
 800eee2:	04d9      	lsls	r1, r3, #19
 800eee4:	6922      	ldr	r2, [r4, #16]
 800eee6:	6022      	str	r2, [r4, #0]
 800eee8:	d504      	bpl.n	800eef4 <__sflush_r+0x78>
 800eeea:	1c42      	adds	r2, r0, #1
 800eeec:	d101      	bne.n	800eef2 <__sflush_r+0x76>
 800eeee:	682b      	ldr	r3, [r5, #0]
 800eef0:	b903      	cbnz	r3, 800eef4 <__sflush_r+0x78>
 800eef2:	6560      	str	r0, [r4, #84]	@ 0x54
 800eef4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eef6:	602f      	str	r7, [r5, #0]
 800eef8:	b1b9      	cbz	r1, 800ef2a <__sflush_r+0xae>
 800eefa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eefe:	4299      	cmp	r1, r3
 800ef00:	d002      	beq.n	800ef08 <__sflush_r+0x8c>
 800ef02:	4628      	mov	r0, r5
 800ef04:	f7fe faec 	bl	800d4e0 <_free_r>
 800ef08:	2300      	movs	r3, #0
 800ef0a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ef0c:	e00d      	b.n	800ef2a <__sflush_r+0xae>
 800ef0e:	2301      	movs	r3, #1
 800ef10:	4628      	mov	r0, r5
 800ef12:	47b0      	blx	r6
 800ef14:	4602      	mov	r2, r0
 800ef16:	1c50      	adds	r0, r2, #1
 800ef18:	d1c9      	bne.n	800eeae <__sflush_r+0x32>
 800ef1a:	682b      	ldr	r3, [r5, #0]
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d0c6      	beq.n	800eeae <__sflush_r+0x32>
 800ef20:	2b1d      	cmp	r3, #29
 800ef22:	d001      	beq.n	800ef28 <__sflush_r+0xac>
 800ef24:	2b16      	cmp	r3, #22
 800ef26:	d11e      	bne.n	800ef66 <__sflush_r+0xea>
 800ef28:	602f      	str	r7, [r5, #0]
 800ef2a:	2000      	movs	r0, #0
 800ef2c:	e022      	b.n	800ef74 <__sflush_r+0xf8>
 800ef2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef32:	b21b      	sxth	r3, r3
 800ef34:	e01b      	b.n	800ef6e <__sflush_r+0xf2>
 800ef36:	690f      	ldr	r7, [r1, #16]
 800ef38:	2f00      	cmp	r7, #0
 800ef3a:	d0f6      	beq.n	800ef2a <__sflush_r+0xae>
 800ef3c:	0793      	lsls	r3, r2, #30
 800ef3e:	680e      	ldr	r6, [r1, #0]
 800ef40:	bf08      	it	eq
 800ef42:	694b      	ldreq	r3, [r1, #20]
 800ef44:	600f      	str	r7, [r1, #0]
 800ef46:	bf18      	it	ne
 800ef48:	2300      	movne	r3, #0
 800ef4a:	eba6 0807 	sub.w	r8, r6, r7
 800ef4e:	608b      	str	r3, [r1, #8]
 800ef50:	f1b8 0f00 	cmp.w	r8, #0
 800ef54:	dde9      	ble.n	800ef2a <__sflush_r+0xae>
 800ef56:	6a21      	ldr	r1, [r4, #32]
 800ef58:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ef5a:	4643      	mov	r3, r8
 800ef5c:	463a      	mov	r2, r7
 800ef5e:	4628      	mov	r0, r5
 800ef60:	47b0      	blx	r6
 800ef62:	2800      	cmp	r0, #0
 800ef64:	dc08      	bgt.n	800ef78 <__sflush_r+0xfc>
 800ef66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef6e:	81a3      	strh	r3, [r4, #12]
 800ef70:	f04f 30ff 	mov.w	r0, #4294967295
 800ef74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef78:	4407      	add	r7, r0
 800ef7a:	eba8 0800 	sub.w	r8, r8, r0
 800ef7e:	e7e7      	b.n	800ef50 <__sflush_r+0xd4>
 800ef80:	dfbffffe 	.word	0xdfbffffe

0800ef84 <_fflush_r>:
 800ef84:	b538      	push	{r3, r4, r5, lr}
 800ef86:	690b      	ldr	r3, [r1, #16]
 800ef88:	4605      	mov	r5, r0
 800ef8a:	460c      	mov	r4, r1
 800ef8c:	b913      	cbnz	r3, 800ef94 <_fflush_r+0x10>
 800ef8e:	2500      	movs	r5, #0
 800ef90:	4628      	mov	r0, r5
 800ef92:	bd38      	pop	{r3, r4, r5, pc}
 800ef94:	b118      	cbz	r0, 800ef9e <_fflush_r+0x1a>
 800ef96:	6a03      	ldr	r3, [r0, #32]
 800ef98:	b90b      	cbnz	r3, 800ef9e <_fflush_r+0x1a>
 800ef9a:	f7fd facd 	bl	800c538 <__sinit>
 800ef9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d0f3      	beq.n	800ef8e <_fflush_r+0xa>
 800efa6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800efa8:	07d0      	lsls	r0, r2, #31
 800efaa:	d404      	bmi.n	800efb6 <_fflush_r+0x32>
 800efac:	0599      	lsls	r1, r3, #22
 800efae:	d402      	bmi.n	800efb6 <_fflush_r+0x32>
 800efb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800efb2:	f7fd fc26 	bl	800c802 <__retarget_lock_acquire_recursive>
 800efb6:	4628      	mov	r0, r5
 800efb8:	4621      	mov	r1, r4
 800efba:	f7ff ff5f 	bl	800ee7c <__sflush_r>
 800efbe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800efc0:	07da      	lsls	r2, r3, #31
 800efc2:	4605      	mov	r5, r0
 800efc4:	d4e4      	bmi.n	800ef90 <_fflush_r+0xc>
 800efc6:	89a3      	ldrh	r3, [r4, #12]
 800efc8:	059b      	lsls	r3, r3, #22
 800efca:	d4e1      	bmi.n	800ef90 <_fflush_r+0xc>
 800efcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800efce:	f7fd fc19 	bl	800c804 <__retarget_lock_release_recursive>
 800efd2:	e7dd      	b.n	800ef90 <_fflush_r+0xc>

0800efd4 <__sccl>:
 800efd4:	b570      	push	{r4, r5, r6, lr}
 800efd6:	780b      	ldrb	r3, [r1, #0]
 800efd8:	4604      	mov	r4, r0
 800efda:	2b5e      	cmp	r3, #94	@ 0x5e
 800efdc:	bf0b      	itete	eq
 800efde:	784b      	ldrbeq	r3, [r1, #1]
 800efe0:	1c4a      	addne	r2, r1, #1
 800efe2:	1c8a      	addeq	r2, r1, #2
 800efe4:	2100      	movne	r1, #0
 800efe6:	bf08      	it	eq
 800efe8:	2101      	moveq	r1, #1
 800efea:	3801      	subs	r0, #1
 800efec:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800eff0:	f800 1f01 	strb.w	r1, [r0, #1]!
 800eff4:	42a8      	cmp	r0, r5
 800eff6:	d1fb      	bne.n	800eff0 <__sccl+0x1c>
 800eff8:	b90b      	cbnz	r3, 800effe <__sccl+0x2a>
 800effa:	1e50      	subs	r0, r2, #1
 800effc:	bd70      	pop	{r4, r5, r6, pc}
 800effe:	f081 0101 	eor.w	r1, r1, #1
 800f002:	54e1      	strb	r1, [r4, r3]
 800f004:	4610      	mov	r0, r2
 800f006:	4602      	mov	r2, r0
 800f008:	f812 5b01 	ldrb.w	r5, [r2], #1
 800f00c:	2d2d      	cmp	r5, #45	@ 0x2d
 800f00e:	d005      	beq.n	800f01c <__sccl+0x48>
 800f010:	2d5d      	cmp	r5, #93	@ 0x5d
 800f012:	d016      	beq.n	800f042 <__sccl+0x6e>
 800f014:	2d00      	cmp	r5, #0
 800f016:	d0f1      	beq.n	800effc <__sccl+0x28>
 800f018:	462b      	mov	r3, r5
 800f01a:	e7f2      	b.n	800f002 <__sccl+0x2e>
 800f01c:	7846      	ldrb	r6, [r0, #1]
 800f01e:	2e5d      	cmp	r6, #93	@ 0x5d
 800f020:	d0fa      	beq.n	800f018 <__sccl+0x44>
 800f022:	42b3      	cmp	r3, r6
 800f024:	dcf8      	bgt.n	800f018 <__sccl+0x44>
 800f026:	3002      	adds	r0, #2
 800f028:	461a      	mov	r2, r3
 800f02a:	3201      	adds	r2, #1
 800f02c:	4296      	cmp	r6, r2
 800f02e:	54a1      	strb	r1, [r4, r2]
 800f030:	dcfb      	bgt.n	800f02a <__sccl+0x56>
 800f032:	1af2      	subs	r2, r6, r3
 800f034:	3a01      	subs	r2, #1
 800f036:	1c5d      	adds	r5, r3, #1
 800f038:	42b3      	cmp	r3, r6
 800f03a:	bfa8      	it	ge
 800f03c:	2200      	movge	r2, #0
 800f03e:	18ab      	adds	r3, r5, r2
 800f040:	e7e1      	b.n	800f006 <__sccl+0x32>
 800f042:	4610      	mov	r0, r2
 800f044:	e7da      	b.n	800effc <__sccl+0x28>

0800f046 <__submore>:
 800f046:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f04a:	460c      	mov	r4, r1
 800f04c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800f04e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f052:	4299      	cmp	r1, r3
 800f054:	d11d      	bne.n	800f092 <__submore+0x4c>
 800f056:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800f05a:	f7fb fc25 	bl	800a8a8 <_malloc_r>
 800f05e:	b918      	cbnz	r0, 800f068 <__submore+0x22>
 800f060:	f04f 30ff 	mov.w	r0, #4294967295
 800f064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f068:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f06c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800f06e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800f072:	6360      	str	r0, [r4, #52]	@ 0x34
 800f074:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800f078:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800f07c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800f080:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f084:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800f088:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800f08c:	6020      	str	r0, [r4, #0]
 800f08e:	2000      	movs	r0, #0
 800f090:	e7e8      	b.n	800f064 <__submore+0x1e>
 800f092:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800f094:	0077      	lsls	r7, r6, #1
 800f096:	463a      	mov	r2, r7
 800f098:	f7fb fc9a 	bl	800a9d0 <_realloc_r>
 800f09c:	4605      	mov	r5, r0
 800f09e:	2800      	cmp	r0, #0
 800f0a0:	d0de      	beq.n	800f060 <__submore+0x1a>
 800f0a2:	eb00 0806 	add.w	r8, r0, r6
 800f0a6:	4601      	mov	r1, r0
 800f0a8:	4632      	mov	r2, r6
 800f0aa:	4640      	mov	r0, r8
 800f0ac:	f7fd fbab 	bl	800c806 <memcpy>
 800f0b0:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800f0b4:	f8c4 8000 	str.w	r8, [r4]
 800f0b8:	e7e9      	b.n	800f08e <__submore+0x48>

0800f0ba <memmove>:
 800f0ba:	4288      	cmp	r0, r1
 800f0bc:	b510      	push	{r4, lr}
 800f0be:	eb01 0402 	add.w	r4, r1, r2
 800f0c2:	d902      	bls.n	800f0ca <memmove+0x10>
 800f0c4:	4284      	cmp	r4, r0
 800f0c6:	4623      	mov	r3, r4
 800f0c8:	d807      	bhi.n	800f0da <memmove+0x20>
 800f0ca:	1e43      	subs	r3, r0, #1
 800f0cc:	42a1      	cmp	r1, r4
 800f0ce:	d008      	beq.n	800f0e2 <memmove+0x28>
 800f0d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f0d4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f0d8:	e7f8      	b.n	800f0cc <memmove+0x12>
 800f0da:	4402      	add	r2, r0
 800f0dc:	4601      	mov	r1, r0
 800f0de:	428a      	cmp	r2, r1
 800f0e0:	d100      	bne.n	800f0e4 <memmove+0x2a>
 800f0e2:	bd10      	pop	{r4, pc}
 800f0e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f0e8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f0ec:	e7f7      	b.n	800f0de <memmove+0x24>
	...

0800f0f0 <__assert_func>:
 800f0f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f0f2:	4614      	mov	r4, r2
 800f0f4:	461a      	mov	r2, r3
 800f0f6:	4b09      	ldr	r3, [pc, #36]	@ (800f11c <__assert_func+0x2c>)
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	4605      	mov	r5, r0
 800f0fc:	68d8      	ldr	r0, [r3, #12]
 800f0fe:	b954      	cbnz	r4, 800f116 <__assert_func+0x26>
 800f100:	4b07      	ldr	r3, [pc, #28]	@ (800f120 <__assert_func+0x30>)
 800f102:	461c      	mov	r4, r3
 800f104:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f108:	9100      	str	r1, [sp, #0]
 800f10a:	462b      	mov	r3, r5
 800f10c:	4905      	ldr	r1, [pc, #20]	@ (800f124 <__assert_func+0x34>)
 800f10e:	f000 f891 	bl	800f234 <fiprintf>
 800f112:	f000 f8a1 	bl	800f258 <abort>
 800f116:	4b04      	ldr	r3, [pc, #16]	@ (800f128 <__assert_func+0x38>)
 800f118:	e7f4      	b.n	800f104 <__assert_func+0x14>
 800f11a:	bf00      	nop
 800f11c:	20000190 	.word	0x20000190
 800f120:	08010e5f 	.word	0x08010e5f
 800f124:	08010e31 	.word	0x08010e31
 800f128:	08010e24 	.word	0x08010e24

0800f12c <_calloc_r>:
 800f12c:	b570      	push	{r4, r5, r6, lr}
 800f12e:	fba1 5402 	umull	r5, r4, r1, r2
 800f132:	b93c      	cbnz	r4, 800f144 <_calloc_r+0x18>
 800f134:	4629      	mov	r1, r5
 800f136:	f7fb fbb7 	bl	800a8a8 <_malloc_r>
 800f13a:	4606      	mov	r6, r0
 800f13c:	b928      	cbnz	r0, 800f14a <_calloc_r+0x1e>
 800f13e:	2600      	movs	r6, #0
 800f140:	4630      	mov	r0, r6
 800f142:	bd70      	pop	{r4, r5, r6, pc}
 800f144:	220c      	movs	r2, #12
 800f146:	6002      	str	r2, [r0, #0]
 800f148:	e7f9      	b.n	800f13e <_calloc_r+0x12>
 800f14a:	462a      	mov	r2, r5
 800f14c:	4621      	mov	r1, r4
 800f14e:	f7fd fab8 	bl	800c6c2 <memset>
 800f152:	e7f5      	b.n	800f140 <_calloc_r+0x14>

0800f154 <_strtoul_l.constprop.0>:
 800f154:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f158:	4e34      	ldr	r6, [pc, #208]	@ (800f22c <_strtoul_l.constprop.0+0xd8>)
 800f15a:	4686      	mov	lr, r0
 800f15c:	460d      	mov	r5, r1
 800f15e:	4628      	mov	r0, r5
 800f160:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f164:	5d37      	ldrb	r7, [r6, r4]
 800f166:	f017 0708 	ands.w	r7, r7, #8
 800f16a:	d1f8      	bne.n	800f15e <_strtoul_l.constprop.0+0xa>
 800f16c:	2c2d      	cmp	r4, #45	@ 0x2d
 800f16e:	d12f      	bne.n	800f1d0 <_strtoul_l.constprop.0+0x7c>
 800f170:	782c      	ldrb	r4, [r5, #0]
 800f172:	2701      	movs	r7, #1
 800f174:	1c85      	adds	r5, r0, #2
 800f176:	f033 0010 	bics.w	r0, r3, #16
 800f17a:	d109      	bne.n	800f190 <_strtoul_l.constprop.0+0x3c>
 800f17c:	2c30      	cmp	r4, #48	@ 0x30
 800f17e:	d12c      	bne.n	800f1da <_strtoul_l.constprop.0+0x86>
 800f180:	7828      	ldrb	r0, [r5, #0]
 800f182:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800f186:	2858      	cmp	r0, #88	@ 0x58
 800f188:	d127      	bne.n	800f1da <_strtoul_l.constprop.0+0x86>
 800f18a:	786c      	ldrb	r4, [r5, #1]
 800f18c:	2310      	movs	r3, #16
 800f18e:	3502      	adds	r5, #2
 800f190:	f04f 38ff 	mov.w	r8, #4294967295
 800f194:	2600      	movs	r6, #0
 800f196:	fbb8 f8f3 	udiv	r8, r8, r3
 800f19a:	fb03 f908 	mul.w	r9, r3, r8
 800f19e:	ea6f 0909 	mvn.w	r9, r9
 800f1a2:	4630      	mov	r0, r6
 800f1a4:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800f1a8:	f1bc 0f09 	cmp.w	ip, #9
 800f1ac:	d81c      	bhi.n	800f1e8 <_strtoul_l.constprop.0+0x94>
 800f1ae:	4664      	mov	r4, ip
 800f1b0:	42a3      	cmp	r3, r4
 800f1b2:	dd2a      	ble.n	800f20a <_strtoul_l.constprop.0+0xb6>
 800f1b4:	f1b6 3fff 	cmp.w	r6, #4294967295
 800f1b8:	d007      	beq.n	800f1ca <_strtoul_l.constprop.0+0x76>
 800f1ba:	4580      	cmp	r8, r0
 800f1bc:	d322      	bcc.n	800f204 <_strtoul_l.constprop.0+0xb0>
 800f1be:	d101      	bne.n	800f1c4 <_strtoul_l.constprop.0+0x70>
 800f1c0:	45a1      	cmp	r9, r4
 800f1c2:	db1f      	blt.n	800f204 <_strtoul_l.constprop.0+0xb0>
 800f1c4:	fb00 4003 	mla	r0, r0, r3, r4
 800f1c8:	2601      	movs	r6, #1
 800f1ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f1ce:	e7e9      	b.n	800f1a4 <_strtoul_l.constprop.0+0x50>
 800f1d0:	2c2b      	cmp	r4, #43	@ 0x2b
 800f1d2:	bf04      	itt	eq
 800f1d4:	782c      	ldrbeq	r4, [r5, #0]
 800f1d6:	1c85      	addeq	r5, r0, #2
 800f1d8:	e7cd      	b.n	800f176 <_strtoul_l.constprop.0+0x22>
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d1d8      	bne.n	800f190 <_strtoul_l.constprop.0+0x3c>
 800f1de:	2c30      	cmp	r4, #48	@ 0x30
 800f1e0:	bf0c      	ite	eq
 800f1e2:	2308      	moveq	r3, #8
 800f1e4:	230a      	movne	r3, #10
 800f1e6:	e7d3      	b.n	800f190 <_strtoul_l.constprop.0+0x3c>
 800f1e8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800f1ec:	f1bc 0f19 	cmp.w	ip, #25
 800f1f0:	d801      	bhi.n	800f1f6 <_strtoul_l.constprop.0+0xa2>
 800f1f2:	3c37      	subs	r4, #55	@ 0x37
 800f1f4:	e7dc      	b.n	800f1b0 <_strtoul_l.constprop.0+0x5c>
 800f1f6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800f1fa:	f1bc 0f19 	cmp.w	ip, #25
 800f1fe:	d804      	bhi.n	800f20a <_strtoul_l.constprop.0+0xb6>
 800f200:	3c57      	subs	r4, #87	@ 0x57
 800f202:	e7d5      	b.n	800f1b0 <_strtoul_l.constprop.0+0x5c>
 800f204:	f04f 36ff 	mov.w	r6, #4294967295
 800f208:	e7df      	b.n	800f1ca <_strtoul_l.constprop.0+0x76>
 800f20a:	1c73      	adds	r3, r6, #1
 800f20c:	d106      	bne.n	800f21c <_strtoul_l.constprop.0+0xc8>
 800f20e:	2322      	movs	r3, #34	@ 0x22
 800f210:	f8ce 3000 	str.w	r3, [lr]
 800f214:	4630      	mov	r0, r6
 800f216:	b932      	cbnz	r2, 800f226 <_strtoul_l.constprop.0+0xd2>
 800f218:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f21c:	b107      	cbz	r7, 800f220 <_strtoul_l.constprop.0+0xcc>
 800f21e:	4240      	negs	r0, r0
 800f220:	2a00      	cmp	r2, #0
 800f222:	d0f9      	beq.n	800f218 <_strtoul_l.constprop.0+0xc4>
 800f224:	b106      	cbz	r6, 800f228 <_strtoul_l.constprop.0+0xd4>
 800f226:	1e69      	subs	r1, r5, #1
 800f228:	6011      	str	r1, [r2, #0]
 800f22a:	e7f5      	b.n	800f218 <_strtoul_l.constprop.0+0xc4>
 800f22c:	08010a71 	.word	0x08010a71

0800f230 <_strtoul_r>:
 800f230:	f7ff bf90 	b.w	800f154 <_strtoul_l.constprop.0>

0800f234 <fiprintf>:
 800f234:	b40e      	push	{r1, r2, r3}
 800f236:	b503      	push	{r0, r1, lr}
 800f238:	4601      	mov	r1, r0
 800f23a:	ab03      	add	r3, sp, #12
 800f23c:	4805      	ldr	r0, [pc, #20]	@ (800f254 <fiprintf+0x20>)
 800f23e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f242:	6800      	ldr	r0, [r0, #0]
 800f244:	9301      	str	r3, [sp, #4]
 800f246:	f000 f837 	bl	800f2b8 <_vfiprintf_r>
 800f24a:	b002      	add	sp, #8
 800f24c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f250:	b003      	add	sp, #12
 800f252:	4770      	bx	lr
 800f254:	20000190 	.word	0x20000190

0800f258 <abort>:
 800f258:	b508      	push	{r3, lr}
 800f25a:	2006      	movs	r0, #6
 800f25c:	f000 fa00 	bl	800f660 <raise>
 800f260:	2001      	movs	r0, #1
 800f262:	f7f4 fce1 	bl	8003c28 <_exit>

0800f266 <__sfputc_r>:
 800f266:	6893      	ldr	r3, [r2, #8]
 800f268:	3b01      	subs	r3, #1
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	b410      	push	{r4}
 800f26e:	6093      	str	r3, [r2, #8]
 800f270:	da08      	bge.n	800f284 <__sfputc_r+0x1e>
 800f272:	6994      	ldr	r4, [r2, #24]
 800f274:	42a3      	cmp	r3, r4
 800f276:	db01      	blt.n	800f27c <__sfputc_r+0x16>
 800f278:	290a      	cmp	r1, #10
 800f27a:	d103      	bne.n	800f284 <__sfputc_r+0x1e>
 800f27c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f280:	f000 b932 	b.w	800f4e8 <__swbuf_r>
 800f284:	6813      	ldr	r3, [r2, #0]
 800f286:	1c58      	adds	r0, r3, #1
 800f288:	6010      	str	r0, [r2, #0]
 800f28a:	7019      	strb	r1, [r3, #0]
 800f28c:	4608      	mov	r0, r1
 800f28e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f292:	4770      	bx	lr

0800f294 <__sfputs_r>:
 800f294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f296:	4606      	mov	r6, r0
 800f298:	460f      	mov	r7, r1
 800f29a:	4614      	mov	r4, r2
 800f29c:	18d5      	adds	r5, r2, r3
 800f29e:	42ac      	cmp	r4, r5
 800f2a0:	d101      	bne.n	800f2a6 <__sfputs_r+0x12>
 800f2a2:	2000      	movs	r0, #0
 800f2a4:	e007      	b.n	800f2b6 <__sfputs_r+0x22>
 800f2a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2aa:	463a      	mov	r2, r7
 800f2ac:	4630      	mov	r0, r6
 800f2ae:	f7ff ffda 	bl	800f266 <__sfputc_r>
 800f2b2:	1c43      	adds	r3, r0, #1
 800f2b4:	d1f3      	bne.n	800f29e <__sfputs_r+0xa>
 800f2b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f2b8 <_vfiprintf_r>:
 800f2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2bc:	460d      	mov	r5, r1
 800f2be:	b09d      	sub	sp, #116	@ 0x74
 800f2c0:	4614      	mov	r4, r2
 800f2c2:	4698      	mov	r8, r3
 800f2c4:	4606      	mov	r6, r0
 800f2c6:	b118      	cbz	r0, 800f2d0 <_vfiprintf_r+0x18>
 800f2c8:	6a03      	ldr	r3, [r0, #32]
 800f2ca:	b90b      	cbnz	r3, 800f2d0 <_vfiprintf_r+0x18>
 800f2cc:	f7fd f934 	bl	800c538 <__sinit>
 800f2d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f2d2:	07d9      	lsls	r1, r3, #31
 800f2d4:	d405      	bmi.n	800f2e2 <_vfiprintf_r+0x2a>
 800f2d6:	89ab      	ldrh	r3, [r5, #12]
 800f2d8:	059a      	lsls	r2, r3, #22
 800f2da:	d402      	bmi.n	800f2e2 <_vfiprintf_r+0x2a>
 800f2dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f2de:	f7fd fa90 	bl	800c802 <__retarget_lock_acquire_recursive>
 800f2e2:	89ab      	ldrh	r3, [r5, #12]
 800f2e4:	071b      	lsls	r3, r3, #28
 800f2e6:	d501      	bpl.n	800f2ec <_vfiprintf_r+0x34>
 800f2e8:	692b      	ldr	r3, [r5, #16]
 800f2ea:	b99b      	cbnz	r3, 800f314 <_vfiprintf_r+0x5c>
 800f2ec:	4629      	mov	r1, r5
 800f2ee:	4630      	mov	r0, r6
 800f2f0:	f000 f938 	bl	800f564 <__swsetup_r>
 800f2f4:	b170      	cbz	r0, 800f314 <_vfiprintf_r+0x5c>
 800f2f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f2f8:	07dc      	lsls	r4, r3, #31
 800f2fa:	d504      	bpl.n	800f306 <_vfiprintf_r+0x4e>
 800f2fc:	f04f 30ff 	mov.w	r0, #4294967295
 800f300:	b01d      	add	sp, #116	@ 0x74
 800f302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f306:	89ab      	ldrh	r3, [r5, #12]
 800f308:	0598      	lsls	r0, r3, #22
 800f30a:	d4f7      	bmi.n	800f2fc <_vfiprintf_r+0x44>
 800f30c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f30e:	f7fd fa79 	bl	800c804 <__retarget_lock_release_recursive>
 800f312:	e7f3      	b.n	800f2fc <_vfiprintf_r+0x44>
 800f314:	2300      	movs	r3, #0
 800f316:	9309      	str	r3, [sp, #36]	@ 0x24
 800f318:	2320      	movs	r3, #32
 800f31a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f31e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f322:	2330      	movs	r3, #48	@ 0x30
 800f324:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f4d4 <_vfiprintf_r+0x21c>
 800f328:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f32c:	f04f 0901 	mov.w	r9, #1
 800f330:	4623      	mov	r3, r4
 800f332:	469a      	mov	sl, r3
 800f334:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f338:	b10a      	cbz	r2, 800f33e <_vfiprintf_r+0x86>
 800f33a:	2a25      	cmp	r2, #37	@ 0x25
 800f33c:	d1f9      	bne.n	800f332 <_vfiprintf_r+0x7a>
 800f33e:	ebba 0b04 	subs.w	fp, sl, r4
 800f342:	d00b      	beq.n	800f35c <_vfiprintf_r+0xa4>
 800f344:	465b      	mov	r3, fp
 800f346:	4622      	mov	r2, r4
 800f348:	4629      	mov	r1, r5
 800f34a:	4630      	mov	r0, r6
 800f34c:	f7ff ffa2 	bl	800f294 <__sfputs_r>
 800f350:	3001      	adds	r0, #1
 800f352:	f000 80a7 	beq.w	800f4a4 <_vfiprintf_r+0x1ec>
 800f356:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f358:	445a      	add	r2, fp
 800f35a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f35c:	f89a 3000 	ldrb.w	r3, [sl]
 800f360:	2b00      	cmp	r3, #0
 800f362:	f000 809f 	beq.w	800f4a4 <_vfiprintf_r+0x1ec>
 800f366:	2300      	movs	r3, #0
 800f368:	f04f 32ff 	mov.w	r2, #4294967295
 800f36c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f370:	f10a 0a01 	add.w	sl, sl, #1
 800f374:	9304      	str	r3, [sp, #16]
 800f376:	9307      	str	r3, [sp, #28]
 800f378:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f37c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f37e:	4654      	mov	r4, sl
 800f380:	2205      	movs	r2, #5
 800f382:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f386:	4853      	ldr	r0, [pc, #332]	@ (800f4d4 <_vfiprintf_r+0x21c>)
 800f388:	f7f0 ff32 	bl	80001f0 <memchr>
 800f38c:	9a04      	ldr	r2, [sp, #16]
 800f38e:	b9d8      	cbnz	r0, 800f3c8 <_vfiprintf_r+0x110>
 800f390:	06d1      	lsls	r1, r2, #27
 800f392:	bf44      	itt	mi
 800f394:	2320      	movmi	r3, #32
 800f396:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f39a:	0713      	lsls	r3, r2, #28
 800f39c:	bf44      	itt	mi
 800f39e:	232b      	movmi	r3, #43	@ 0x2b
 800f3a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f3a4:	f89a 3000 	ldrb.w	r3, [sl]
 800f3a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f3aa:	d015      	beq.n	800f3d8 <_vfiprintf_r+0x120>
 800f3ac:	9a07      	ldr	r2, [sp, #28]
 800f3ae:	4654      	mov	r4, sl
 800f3b0:	2000      	movs	r0, #0
 800f3b2:	f04f 0c0a 	mov.w	ip, #10
 800f3b6:	4621      	mov	r1, r4
 800f3b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f3bc:	3b30      	subs	r3, #48	@ 0x30
 800f3be:	2b09      	cmp	r3, #9
 800f3c0:	d94b      	bls.n	800f45a <_vfiprintf_r+0x1a2>
 800f3c2:	b1b0      	cbz	r0, 800f3f2 <_vfiprintf_r+0x13a>
 800f3c4:	9207      	str	r2, [sp, #28]
 800f3c6:	e014      	b.n	800f3f2 <_vfiprintf_r+0x13a>
 800f3c8:	eba0 0308 	sub.w	r3, r0, r8
 800f3cc:	fa09 f303 	lsl.w	r3, r9, r3
 800f3d0:	4313      	orrs	r3, r2
 800f3d2:	9304      	str	r3, [sp, #16]
 800f3d4:	46a2      	mov	sl, r4
 800f3d6:	e7d2      	b.n	800f37e <_vfiprintf_r+0xc6>
 800f3d8:	9b03      	ldr	r3, [sp, #12]
 800f3da:	1d19      	adds	r1, r3, #4
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	9103      	str	r1, [sp, #12]
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	bfbb      	ittet	lt
 800f3e4:	425b      	neglt	r3, r3
 800f3e6:	f042 0202 	orrlt.w	r2, r2, #2
 800f3ea:	9307      	strge	r3, [sp, #28]
 800f3ec:	9307      	strlt	r3, [sp, #28]
 800f3ee:	bfb8      	it	lt
 800f3f0:	9204      	strlt	r2, [sp, #16]
 800f3f2:	7823      	ldrb	r3, [r4, #0]
 800f3f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800f3f6:	d10a      	bne.n	800f40e <_vfiprintf_r+0x156>
 800f3f8:	7863      	ldrb	r3, [r4, #1]
 800f3fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800f3fc:	d132      	bne.n	800f464 <_vfiprintf_r+0x1ac>
 800f3fe:	9b03      	ldr	r3, [sp, #12]
 800f400:	1d1a      	adds	r2, r3, #4
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	9203      	str	r2, [sp, #12]
 800f406:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f40a:	3402      	adds	r4, #2
 800f40c:	9305      	str	r3, [sp, #20]
 800f40e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f4e4 <_vfiprintf_r+0x22c>
 800f412:	7821      	ldrb	r1, [r4, #0]
 800f414:	2203      	movs	r2, #3
 800f416:	4650      	mov	r0, sl
 800f418:	f7f0 feea 	bl	80001f0 <memchr>
 800f41c:	b138      	cbz	r0, 800f42e <_vfiprintf_r+0x176>
 800f41e:	9b04      	ldr	r3, [sp, #16]
 800f420:	eba0 000a 	sub.w	r0, r0, sl
 800f424:	2240      	movs	r2, #64	@ 0x40
 800f426:	4082      	lsls	r2, r0
 800f428:	4313      	orrs	r3, r2
 800f42a:	3401      	adds	r4, #1
 800f42c:	9304      	str	r3, [sp, #16]
 800f42e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f432:	4829      	ldr	r0, [pc, #164]	@ (800f4d8 <_vfiprintf_r+0x220>)
 800f434:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f438:	2206      	movs	r2, #6
 800f43a:	f7f0 fed9 	bl	80001f0 <memchr>
 800f43e:	2800      	cmp	r0, #0
 800f440:	d03f      	beq.n	800f4c2 <_vfiprintf_r+0x20a>
 800f442:	4b26      	ldr	r3, [pc, #152]	@ (800f4dc <_vfiprintf_r+0x224>)
 800f444:	bb1b      	cbnz	r3, 800f48e <_vfiprintf_r+0x1d6>
 800f446:	9b03      	ldr	r3, [sp, #12]
 800f448:	3307      	adds	r3, #7
 800f44a:	f023 0307 	bic.w	r3, r3, #7
 800f44e:	3308      	adds	r3, #8
 800f450:	9303      	str	r3, [sp, #12]
 800f452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f454:	443b      	add	r3, r7
 800f456:	9309      	str	r3, [sp, #36]	@ 0x24
 800f458:	e76a      	b.n	800f330 <_vfiprintf_r+0x78>
 800f45a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f45e:	460c      	mov	r4, r1
 800f460:	2001      	movs	r0, #1
 800f462:	e7a8      	b.n	800f3b6 <_vfiprintf_r+0xfe>
 800f464:	2300      	movs	r3, #0
 800f466:	3401      	adds	r4, #1
 800f468:	9305      	str	r3, [sp, #20]
 800f46a:	4619      	mov	r1, r3
 800f46c:	f04f 0c0a 	mov.w	ip, #10
 800f470:	4620      	mov	r0, r4
 800f472:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f476:	3a30      	subs	r2, #48	@ 0x30
 800f478:	2a09      	cmp	r2, #9
 800f47a:	d903      	bls.n	800f484 <_vfiprintf_r+0x1cc>
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d0c6      	beq.n	800f40e <_vfiprintf_r+0x156>
 800f480:	9105      	str	r1, [sp, #20]
 800f482:	e7c4      	b.n	800f40e <_vfiprintf_r+0x156>
 800f484:	fb0c 2101 	mla	r1, ip, r1, r2
 800f488:	4604      	mov	r4, r0
 800f48a:	2301      	movs	r3, #1
 800f48c:	e7f0      	b.n	800f470 <_vfiprintf_r+0x1b8>
 800f48e:	ab03      	add	r3, sp, #12
 800f490:	9300      	str	r3, [sp, #0]
 800f492:	462a      	mov	r2, r5
 800f494:	4b12      	ldr	r3, [pc, #72]	@ (800f4e0 <_vfiprintf_r+0x228>)
 800f496:	a904      	add	r1, sp, #16
 800f498:	4630      	mov	r0, r6
 800f49a:	f7fc f9f5 	bl	800b888 <_printf_float>
 800f49e:	4607      	mov	r7, r0
 800f4a0:	1c78      	adds	r0, r7, #1
 800f4a2:	d1d6      	bne.n	800f452 <_vfiprintf_r+0x19a>
 800f4a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f4a6:	07d9      	lsls	r1, r3, #31
 800f4a8:	d405      	bmi.n	800f4b6 <_vfiprintf_r+0x1fe>
 800f4aa:	89ab      	ldrh	r3, [r5, #12]
 800f4ac:	059a      	lsls	r2, r3, #22
 800f4ae:	d402      	bmi.n	800f4b6 <_vfiprintf_r+0x1fe>
 800f4b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f4b2:	f7fd f9a7 	bl	800c804 <__retarget_lock_release_recursive>
 800f4b6:	89ab      	ldrh	r3, [r5, #12]
 800f4b8:	065b      	lsls	r3, r3, #25
 800f4ba:	f53f af1f 	bmi.w	800f2fc <_vfiprintf_r+0x44>
 800f4be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f4c0:	e71e      	b.n	800f300 <_vfiprintf_r+0x48>
 800f4c2:	ab03      	add	r3, sp, #12
 800f4c4:	9300      	str	r3, [sp, #0]
 800f4c6:	462a      	mov	r2, r5
 800f4c8:	4b05      	ldr	r3, [pc, #20]	@ (800f4e0 <_vfiprintf_r+0x228>)
 800f4ca:	a904      	add	r1, sp, #16
 800f4cc:	4630      	mov	r0, r6
 800f4ce:	f7fc fc73 	bl	800bdb8 <_printf_i>
 800f4d2:	e7e4      	b.n	800f49e <_vfiprintf_r+0x1e6>
 800f4d4:	08010df8 	.word	0x08010df8
 800f4d8:	08010e02 	.word	0x08010e02
 800f4dc:	0800b889 	.word	0x0800b889
 800f4e0:	0800f295 	.word	0x0800f295
 800f4e4:	08010dfe 	.word	0x08010dfe

0800f4e8 <__swbuf_r>:
 800f4e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4ea:	460e      	mov	r6, r1
 800f4ec:	4614      	mov	r4, r2
 800f4ee:	4605      	mov	r5, r0
 800f4f0:	b118      	cbz	r0, 800f4fa <__swbuf_r+0x12>
 800f4f2:	6a03      	ldr	r3, [r0, #32]
 800f4f4:	b90b      	cbnz	r3, 800f4fa <__swbuf_r+0x12>
 800f4f6:	f7fd f81f 	bl	800c538 <__sinit>
 800f4fa:	69a3      	ldr	r3, [r4, #24]
 800f4fc:	60a3      	str	r3, [r4, #8]
 800f4fe:	89a3      	ldrh	r3, [r4, #12]
 800f500:	071a      	lsls	r2, r3, #28
 800f502:	d501      	bpl.n	800f508 <__swbuf_r+0x20>
 800f504:	6923      	ldr	r3, [r4, #16]
 800f506:	b943      	cbnz	r3, 800f51a <__swbuf_r+0x32>
 800f508:	4621      	mov	r1, r4
 800f50a:	4628      	mov	r0, r5
 800f50c:	f000 f82a 	bl	800f564 <__swsetup_r>
 800f510:	b118      	cbz	r0, 800f51a <__swbuf_r+0x32>
 800f512:	f04f 37ff 	mov.w	r7, #4294967295
 800f516:	4638      	mov	r0, r7
 800f518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f51a:	6823      	ldr	r3, [r4, #0]
 800f51c:	6922      	ldr	r2, [r4, #16]
 800f51e:	1a98      	subs	r0, r3, r2
 800f520:	6963      	ldr	r3, [r4, #20]
 800f522:	b2f6      	uxtb	r6, r6
 800f524:	4283      	cmp	r3, r0
 800f526:	4637      	mov	r7, r6
 800f528:	dc05      	bgt.n	800f536 <__swbuf_r+0x4e>
 800f52a:	4621      	mov	r1, r4
 800f52c:	4628      	mov	r0, r5
 800f52e:	f7ff fd29 	bl	800ef84 <_fflush_r>
 800f532:	2800      	cmp	r0, #0
 800f534:	d1ed      	bne.n	800f512 <__swbuf_r+0x2a>
 800f536:	68a3      	ldr	r3, [r4, #8]
 800f538:	3b01      	subs	r3, #1
 800f53a:	60a3      	str	r3, [r4, #8]
 800f53c:	6823      	ldr	r3, [r4, #0]
 800f53e:	1c5a      	adds	r2, r3, #1
 800f540:	6022      	str	r2, [r4, #0]
 800f542:	701e      	strb	r6, [r3, #0]
 800f544:	6962      	ldr	r2, [r4, #20]
 800f546:	1c43      	adds	r3, r0, #1
 800f548:	429a      	cmp	r2, r3
 800f54a:	d004      	beq.n	800f556 <__swbuf_r+0x6e>
 800f54c:	89a3      	ldrh	r3, [r4, #12]
 800f54e:	07db      	lsls	r3, r3, #31
 800f550:	d5e1      	bpl.n	800f516 <__swbuf_r+0x2e>
 800f552:	2e0a      	cmp	r6, #10
 800f554:	d1df      	bne.n	800f516 <__swbuf_r+0x2e>
 800f556:	4621      	mov	r1, r4
 800f558:	4628      	mov	r0, r5
 800f55a:	f7ff fd13 	bl	800ef84 <_fflush_r>
 800f55e:	2800      	cmp	r0, #0
 800f560:	d0d9      	beq.n	800f516 <__swbuf_r+0x2e>
 800f562:	e7d6      	b.n	800f512 <__swbuf_r+0x2a>

0800f564 <__swsetup_r>:
 800f564:	b538      	push	{r3, r4, r5, lr}
 800f566:	4b29      	ldr	r3, [pc, #164]	@ (800f60c <__swsetup_r+0xa8>)
 800f568:	4605      	mov	r5, r0
 800f56a:	6818      	ldr	r0, [r3, #0]
 800f56c:	460c      	mov	r4, r1
 800f56e:	b118      	cbz	r0, 800f578 <__swsetup_r+0x14>
 800f570:	6a03      	ldr	r3, [r0, #32]
 800f572:	b90b      	cbnz	r3, 800f578 <__swsetup_r+0x14>
 800f574:	f7fc ffe0 	bl	800c538 <__sinit>
 800f578:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f57c:	0719      	lsls	r1, r3, #28
 800f57e:	d422      	bmi.n	800f5c6 <__swsetup_r+0x62>
 800f580:	06da      	lsls	r2, r3, #27
 800f582:	d407      	bmi.n	800f594 <__swsetup_r+0x30>
 800f584:	2209      	movs	r2, #9
 800f586:	602a      	str	r2, [r5, #0]
 800f588:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f58c:	81a3      	strh	r3, [r4, #12]
 800f58e:	f04f 30ff 	mov.w	r0, #4294967295
 800f592:	e033      	b.n	800f5fc <__swsetup_r+0x98>
 800f594:	0758      	lsls	r0, r3, #29
 800f596:	d512      	bpl.n	800f5be <__swsetup_r+0x5a>
 800f598:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f59a:	b141      	cbz	r1, 800f5ae <__swsetup_r+0x4a>
 800f59c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f5a0:	4299      	cmp	r1, r3
 800f5a2:	d002      	beq.n	800f5aa <__swsetup_r+0x46>
 800f5a4:	4628      	mov	r0, r5
 800f5a6:	f7fd ff9b 	bl	800d4e0 <_free_r>
 800f5aa:	2300      	movs	r3, #0
 800f5ac:	6363      	str	r3, [r4, #52]	@ 0x34
 800f5ae:	89a3      	ldrh	r3, [r4, #12]
 800f5b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f5b4:	81a3      	strh	r3, [r4, #12]
 800f5b6:	2300      	movs	r3, #0
 800f5b8:	6063      	str	r3, [r4, #4]
 800f5ba:	6923      	ldr	r3, [r4, #16]
 800f5bc:	6023      	str	r3, [r4, #0]
 800f5be:	89a3      	ldrh	r3, [r4, #12]
 800f5c0:	f043 0308 	orr.w	r3, r3, #8
 800f5c4:	81a3      	strh	r3, [r4, #12]
 800f5c6:	6923      	ldr	r3, [r4, #16]
 800f5c8:	b94b      	cbnz	r3, 800f5de <__swsetup_r+0x7a>
 800f5ca:	89a3      	ldrh	r3, [r4, #12]
 800f5cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f5d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f5d4:	d003      	beq.n	800f5de <__swsetup_r+0x7a>
 800f5d6:	4621      	mov	r1, r4
 800f5d8:	4628      	mov	r0, r5
 800f5da:	f000 f883 	bl	800f6e4 <__smakebuf_r>
 800f5de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5e2:	f013 0201 	ands.w	r2, r3, #1
 800f5e6:	d00a      	beq.n	800f5fe <__swsetup_r+0x9a>
 800f5e8:	2200      	movs	r2, #0
 800f5ea:	60a2      	str	r2, [r4, #8]
 800f5ec:	6962      	ldr	r2, [r4, #20]
 800f5ee:	4252      	negs	r2, r2
 800f5f0:	61a2      	str	r2, [r4, #24]
 800f5f2:	6922      	ldr	r2, [r4, #16]
 800f5f4:	b942      	cbnz	r2, 800f608 <__swsetup_r+0xa4>
 800f5f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f5fa:	d1c5      	bne.n	800f588 <__swsetup_r+0x24>
 800f5fc:	bd38      	pop	{r3, r4, r5, pc}
 800f5fe:	0799      	lsls	r1, r3, #30
 800f600:	bf58      	it	pl
 800f602:	6962      	ldrpl	r2, [r4, #20]
 800f604:	60a2      	str	r2, [r4, #8]
 800f606:	e7f4      	b.n	800f5f2 <__swsetup_r+0x8e>
 800f608:	2000      	movs	r0, #0
 800f60a:	e7f7      	b.n	800f5fc <__swsetup_r+0x98>
 800f60c:	20000190 	.word	0x20000190

0800f610 <_raise_r>:
 800f610:	291f      	cmp	r1, #31
 800f612:	b538      	push	{r3, r4, r5, lr}
 800f614:	4605      	mov	r5, r0
 800f616:	460c      	mov	r4, r1
 800f618:	d904      	bls.n	800f624 <_raise_r+0x14>
 800f61a:	2316      	movs	r3, #22
 800f61c:	6003      	str	r3, [r0, #0]
 800f61e:	f04f 30ff 	mov.w	r0, #4294967295
 800f622:	bd38      	pop	{r3, r4, r5, pc}
 800f624:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f626:	b112      	cbz	r2, 800f62e <_raise_r+0x1e>
 800f628:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f62c:	b94b      	cbnz	r3, 800f642 <_raise_r+0x32>
 800f62e:	4628      	mov	r0, r5
 800f630:	f000 f830 	bl	800f694 <_getpid_r>
 800f634:	4622      	mov	r2, r4
 800f636:	4601      	mov	r1, r0
 800f638:	4628      	mov	r0, r5
 800f63a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f63e:	f000 b817 	b.w	800f670 <_kill_r>
 800f642:	2b01      	cmp	r3, #1
 800f644:	d00a      	beq.n	800f65c <_raise_r+0x4c>
 800f646:	1c59      	adds	r1, r3, #1
 800f648:	d103      	bne.n	800f652 <_raise_r+0x42>
 800f64a:	2316      	movs	r3, #22
 800f64c:	6003      	str	r3, [r0, #0]
 800f64e:	2001      	movs	r0, #1
 800f650:	e7e7      	b.n	800f622 <_raise_r+0x12>
 800f652:	2100      	movs	r1, #0
 800f654:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f658:	4620      	mov	r0, r4
 800f65a:	4798      	blx	r3
 800f65c:	2000      	movs	r0, #0
 800f65e:	e7e0      	b.n	800f622 <_raise_r+0x12>

0800f660 <raise>:
 800f660:	4b02      	ldr	r3, [pc, #8]	@ (800f66c <raise+0xc>)
 800f662:	4601      	mov	r1, r0
 800f664:	6818      	ldr	r0, [r3, #0]
 800f666:	f7ff bfd3 	b.w	800f610 <_raise_r>
 800f66a:	bf00      	nop
 800f66c:	20000190 	.word	0x20000190

0800f670 <_kill_r>:
 800f670:	b538      	push	{r3, r4, r5, lr}
 800f672:	4d07      	ldr	r5, [pc, #28]	@ (800f690 <_kill_r+0x20>)
 800f674:	2300      	movs	r3, #0
 800f676:	4604      	mov	r4, r0
 800f678:	4608      	mov	r0, r1
 800f67a:	4611      	mov	r1, r2
 800f67c:	602b      	str	r3, [r5, #0]
 800f67e:	f7f4 fac3 	bl	8003c08 <_kill>
 800f682:	1c43      	adds	r3, r0, #1
 800f684:	d102      	bne.n	800f68c <_kill_r+0x1c>
 800f686:	682b      	ldr	r3, [r5, #0]
 800f688:	b103      	cbz	r3, 800f68c <_kill_r+0x1c>
 800f68a:	6023      	str	r3, [r4, #0]
 800f68c:	bd38      	pop	{r3, r4, r5, pc}
 800f68e:	bf00      	nop
 800f690:	200006f4 	.word	0x200006f4

0800f694 <_getpid_r>:
 800f694:	f7f4 bab0 	b.w	8003bf8 <_getpid>

0800f698 <__swhatbuf_r>:
 800f698:	b570      	push	{r4, r5, r6, lr}
 800f69a:	460c      	mov	r4, r1
 800f69c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6a0:	2900      	cmp	r1, #0
 800f6a2:	b096      	sub	sp, #88	@ 0x58
 800f6a4:	4615      	mov	r5, r2
 800f6a6:	461e      	mov	r6, r3
 800f6a8:	da0d      	bge.n	800f6c6 <__swhatbuf_r+0x2e>
 800f6aa:	89a3      	ldrh	r3, [r4, #12]
 800f6ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f6b0:	f04f 0100 	mov.w	r1, #0
 800f6b4:	bf14      	ite	ne
 800f6b6:	2340      	movne	r3, #64	@ 0x40
 800f6b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f6bc:	2000      	movs	r0, #0
 800f6be:	6031      	str	r1, [r6, #0]
 800f6c0:	602b      	str	r3, [r5, #0]
 800f6c2:	b016      	add	sp, #88	@ 0x58
 800f6c4:	bd70      	pop	{r4, r5, r6, pc}
 800f6c6:	466a      	mov	r2, sp
 800f6c8:	f000 f848 	bl	800f75c <_fstat_r>
 800f6cc:	2800      	cmp	r0, #0
 800f6ce:	dbec      	blt.n	800f6aa <__swhatbuf_r+0x12>
 800f6d0:	9901      	ldr	r1, [sp, #4]
 800f6d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f6d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f6da:	4259      	negs	r1, r3
 800f6dc:	4159      	adcs	r1, r3
 800f6de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f6e2:	e7eb      	b.n	800f6bc <__swhatbuf_r+0x24>

0800f6e4 <__smakebuf_r>:
 800f6e4:	898b      	ldrh	r3, [r1, #12]
 800f6e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f6e8:	079d      	lsls	r5, r3, #30
 800f6ea:	4606      	mov	r6, r0
 800f6ec:	460c      	mov	r4, r1
 800f6ee:	d507      	bpl.n	800f700 <__smakebuf_r+0x1c>
 800f6f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f6f4:	6023      	str	r3, [r4, #0]
 800f6f6:	6123      	str	r3, [r4, #16]
 800f6f8:	2301      	movs	r3, #1
 800f6fa:	6163      	str	r3, [r4, #20]
 800f6fc:	b003      	add	sp, #12
 800f6fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f700:	ab01      	add	r3, sp, #4
 800f702:	466a      	mov	r2, sp
 800f704:	f7ff ffc8 	bl	800f698 <__swhatbuf_r>
 800f708:	9f00      	ldr	r7, [sp, #0]
 800f70a:	4605      	mov	r5, r0
 800f70c:	4639      	mov	r1, r7
 800f70e:	4630      	mov	r0, r6
 800f710:	f7fb f8ca 	bl	800a8a8 <_malloc_r>
 800f714:	b948      	cbnz	r0, 800f72a <__smakebuf_r+0x46>
 800f716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f71a:	059a      	lsls	r2, r3, #22
 800f71c:	d4ee      	bmi.n	800f6fc <__smakebuf_r+0x18>
 800f71e:	f023 0303 	bic.w	r3, r3, #3
 800f722:	f043 0302 	orr.w	r3, r3, #2
 800f726:	81a3      	strh	r3, [r4, #12]
 800f728:	e7e2      	b.n	800f6f0 <__smakebuf_r+0xc>
 800f72a:	89a3      	ldrh	r3, [r4, #12]
 800f72c:	6020      	str	r0, [r4, #0]
 800f72e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f732:	81a3      	strh	r3, [r4, #12]
 800f734:	9b01      	ldr	r3, [sp, #4]
 800f736:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f73a:	b15b      	cbz	r3, 800f754 <__smakebuf_r+0x70>
 800f73c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f740:	4630      	mov	r0, r6
 800f742:	f000 f81d 	bl	800f780 <_isatty_r>
 800f746:	b128      	cbz	r0, 800f754 <__smakebuf_r+0x70>
 800f748:	89a3      	ldrh	r3, [r4, #12]
 800f74a:	f023 0303 	bic.w	r3, r3, #3
 800f74e:	f043 0301 	orr.w	r3, r3, #1
 800f752:	81a3      	strh	r3, [r4, #12]
 800f754:	89a3      	ldrh	r3, [r4, #12]
 800f756:	431d      	orrs	r5, r3
 800f758:	81a5      	strh	r5, [r4, #12]
 800f75a:	e7cf      	b.n	800f6fc <__smakebuf_r+0x18>

0800f75c <_fstat_r>:
 800f75c:	b538      	push	{r3, r4, r5, lr}
 800f75e:	4d07      	ldr	r5, [pc, #28]	@ (800f77c <_fstat_r+0x20>)
 800f760:	2300      	movs	r3, #0
 800f762:	4604      	mov	r4, r0
 800f764:	4608      	mov	r0, r1
 800f766:	4611      	mov	r1, r2
 800f768:	602b      	str	r3, [r5, #0]
 800f76a:	f7f4 faad 	bl	8003cc8 <_fstat>
 800f76e:	1c43      	adds	r3, r0, #1
 800f770:	d102      	bne.n	800f778 <_fstat_r+0x1c>
 800f772:	682b      	ldr	r3, [r5, #0]
 800f774:	b103      	cbz	r3, 800f778 <_fstat_r+0x1c>
 800f776:	6023      	str	r3, [r4, #0]
 800f778:	bd38      	pop	{r3, r4, r5, pc}
 800f77a:	bf00      	nop
 800f77c:	200006f4 	.word	0x200006f4

0800f780 <_isatty_r>:
 800f780:	b538      	push	{r3, r4, r5, lr}
 800f782:	4d06      	ldr	r5, [pc, #24]	@ (800f79c <_isatty_r+0x1c>)
 800f784:	2300      	movs	r3, #0
 800f786:	4604      	mov	r4, r0
 800f788:	4608      	mov	r0, r1
 800f78a:	602b      	str	r3, [r5, #0]
 800f78c:	f7f4 faac 	bl	8003ce8 <_isatty>
 800f790:	1c43      	adds	r3, r0, #1
 800f792:	d102      	bne.n	800f79a <_isatty_r+0x1a>
 800f794:	682b      	ldr	r3, [r5, #0]
 800f796:	b103      	cbz	r3, 800f79a <_isatty_r+0x1a>
 800f798:	6023      	str	r3, [r4, #0]
 800f79a:	bd38      	pop	{r3, r4, r5, pc}
 800f79c:	200006f4 	.word	0x200006f4

0800f7a0 <cos>:
 800f7a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f7a2:	ec53 2b10 	vmov	r2, r3, d0
 800f7a6:	4826      	ldr	r0, [pc, #152]	@ (800f840 <cos+0xa0>)
 800f7a8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f7ac:	4281      	cmp	r1, r0
 800f7ae:	d806      	bhi.n	800f7be <cos+0x1e>
 800f7b0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800f838 <cos+0x98>
 800f7b4:	b005      	add	sp, #20
 800f7b6:	f85d eb04 	ldr.w	lr, [sp], #4
 800f7ba:	f000 b899 	b.w	800f8f0 <__kernel_cos>
 800f7be:	4821      	ldr	r0, [pc, #132]	@ (800f844 <cos+0xa4>)
 800f7c0:	4281      	cmp	r1, r0
 800f7c2:	d908      	bls.n	800f7d6 <cos+0x36>
 800f7c4:	4610      	mov	r0, r2
 800f7c6:	4619      	mov	r1, r3
 800f7c8:	f7f0 fd6e 	bl	80002a8 <__aeabi_dsub>
 800f7cc:	ec41 0b10 	vmov	d0, r0, r1
 800f7d0:	b005      	add	sp, #20
 800f7d2:	f85d fb04 	ldr.w	pc, [sp], #4
 800f7d6:	4668      	mov	r0, sp
 800f7d8:	f000 fa0e 	bl	800fbf8 <__ieee754_rem_pio2>
 800f7dc:	f000 0003 	and.w	r0, r0, #3
 800f7e0:	2801      	cmp	r0, #1
 800f7e2:	d00b      	beq.n	800f7fc <cos+0x5c>
 800f7e4:	2802      	cmp	r0, #2
 800f7e6:	d015      	beq.n	800f814 <cos+0x74>
 800f7e8:	b9d8      	cbnz	r0, 800f822 <cos+0x82>
 800f7ea:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f7ee:	ed9d 0b00 	vldr	d0, [sp]
 800f7f2:	f000 f87d 	bl	800f8f0 <__kernel_cos>
 800f7f6:	ec51 0b10 	vmov	r0, r1, d0
 800f7fa:	e7e7      	b.n	800f7cc <cos+0x2c>
 800f7fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f800:	ed9d 0b00 	vldr	d0, [sp]
 800f804:	f000 f93c 	bl	800fa80 <__kernel_sin>
 800f808:	ec53 2b10 	vmov	r2, r3, d0
 800f80c:	4610      	mov	r0, r2
 800f80e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800f812:	e7db      	b.n	800f7cc <cos+0x2c>
 800f814:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f818:	ed9d 0b00 	vldr	d0, [sp]
 800f81c:	f000 f868 	bl	800f8f0 <__kernel_cos>
 800f820:	e7f2      	b.n	800f808 <cos+0x68>
 800f822:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f826:	ed9d 0b00 	vldr	d0, [sp]
 800f82a:	2001      	movs	r0, #1
 800f82c:	f000 f928 	bl	800fa80 <__kernel_sin>
 800f830:	e7e1      	b.n	800f7f6 <cos+0x56>
 800f832:	bf00      	nop
 800f834:	f3af 8000 	nop.w
	...
 800f840:	3fe921fb 	.word	0x3fe921fb
 800f844:	7fefffff 	.word	0x7fefffff

0800f848 <sin>:
 800f848:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f84a:	ec53 2b10 	vmov	r2, r3, d0
 800f84e:	4826      	ldr	r0, [pc, #152]	@ (800f8e8 <sin+0xa0>)
 800f850:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f854:	4281      	cmp	r1, r0
 800f856:	d807      	bhi.n	800f868 <sin+0x20>
 800f858:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800f8e0 <sin+0x98>
 800f85c:	2000      	movs	r0, #0
 800f85e:	b005      	add	sp, #20
 800f860:	f85d eb04 	ldr.w	lr, [sp], #4
 800f864:	f000 b90c 	b.w	800fa80 <__kernel_sin>
 800f868:	4820      	ldr	r0, [pc, #128]	@ (800f8ec <sin+0xa4>)
 800f86a:	4281      	cmp	r1, r0
 800f86c:	d908      	bls.n	800f880 <sin+0x38>
 800f86e:	4610      	mov	r0, r2
 800f870:	4619      	mov	r1, r3
 800f872:	f7f0 fd19 	bl	80002a8 <__aeabi_dsub>
 800f876:	ec41 0b10 	vmov	d0, r0, r1
 800f87a:	b005      	add	sp, #20
 800f87c:	f85d fb04 	ldr.w	pc, [sp], #4
 800f880:	4668      	mov	r0, sp
 800f882:	f000 f9b9 	bl	800fbf8 <__ieee754_rem_pio2>
 800f886:	f000 0003 	and.w	r0, r0, #3
 800f88a:	2801      	cmp	r0, #1
 800f88c:	d00c      	beq.n	800f8a8 <sin+0x60>
 800f88e:	2802      	cmp	r0, #2
 800f890:	d011      	beq.n	800f8b6 <sin+0x6e>
 800f892:	b9e8      	cbnz	r0, 800f8d0 <sin+0x88>
 800f894:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f898:	ed9d 0b00 	vldr	d0, [sp]
 800f89c:	2001      	movs	r0, #1
 800f89e:	f000 f8ef 	bl	800fa80 <__kernel_sin>
 800f8a2:	ec51 0b10 	vmov	r0, r1, d0
 800f8a6:	e7e6      	b.n	800f876 <sin+0x2e>
 800f8a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f8ac:	ed9d 0b00 	vldr	d0, [sp]
 800f8b0:	f000 f81e 	bl	800f8f0 <__kernel_cos>
 800f8b4:	e7f5      	b.n	800f8a2 <sin+0x5a>
 800f8b6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f8ba:	ed9d 0b00 	vldr	d0, [sp]
 800f8be:	2001      	movs	r0, #1
 800f8c0:	f000 f8de 	bl	800fa80 <__kernel_sin>
 800f8c4:	ec53 2b10 	vmov	r2, r3, d0
 800f8c8:	4610      	mov	r0, r2
 800f8ca:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800f8ce:	e7d2      	b.n	800f876 <sin+0x2e>
 800f8d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f8d4:	ed9d 0b00 	vldr	d0, [sp]
 800f8d8:	f000 f80a 	bl	800f8f0 <__kernel_cos>
 800f8dc:	e7f2      	b.n	800f8c4 <sin+0x7c>
 800f8de:	bf00      	nop
	...
 800f8e8:	3fe921fb 	.word	0x3fe921fb
 800f8ec:	7fefffff 	.word	0x7fefffff

0800f8f0 <__kernel_cos>:
 800f8f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8f4:	ec57 6b10 	vmov	r6, r7, d0
 800f8f8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800f8fc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800f900:	ed8d 1b00 	vstr	d1, [sp]
 800f904:	d206      	bcs.n	800f914 <__kernel_cos+0x24>
 800f906:	4630      	mov	r0, r6
 800f908:	4639      	mov	r1, r7
 800f90a:	f7f1 f935 	bl	8000b78 <__aeabi_d2iz>
 800f90e:	2800      	cmp	r0, #0
 800f910:	f000 8088 	beq.w	800fa24 <__kernel_cos+0x134>
 800f914:	4632      	mov	r2, r6
 800f916:	463b      	mov	r3, r7
 800f918:	4630      	mov	r0, r6
 800f91a:	4639      	mov	r1, r7
 800f91c:	f7f0 fe7c 	bl	8000618 <__aeabi_dmul>
 800f920:	4b51      	ldr	r3, [pc, #324]	@ (800fa68 <__kernel_cos+0x178>)
 800f922:	2200      	movs	r2, #0
 800f924:	4604      	mov	r4, r0
 800f926:	460d      	mov	r5, r1
 800f928:	f7f0 fe76 	bl	8000618 <__aeabi_dmul>
 800f92c:	a340      	add	r3, pc, #256	@ (adr r3, 800fa30 <__kernel_cos+0x140>)
 800f92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f932:	4682      	mov	sl, r0
 800f934:	468b      	mov	fp, r1
 800f936:	4620      	mov	r0, r4
 800f938:	4629      	mov	r1, r5
 800f93a:	f7f0 fe6d 	bl	8000618 <__aeabi_dmul>
 800f93e:	a33e      	add	r3, pc, #248	@ (adr r3, 800fa38 <__kernel_cos+0x148>)
 800f940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f944:	f7f0 fcb2 	bl	80002ac <__adddf3>
 800f948:	4622      	mov	r2, r4
 800f94a:	462b      	mov	r3, r5
 800f94c:	f7f0 fe64 	bl	8000618 <__aeabi_dmul>
 800f950:	a33b      	add	r3, pc, #236	@ (adr r3, 800fa40 <__kernel_cos+0x150>)
 800f952:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f956:	f7f0 fca7 	bl	80002a8 <__aeabi_dsub>
 800f95a:	4622      	mov	r2, r4
 800f95c:	462b      	mov	r3, r5
 800f95e:	f7f0 fe5b 	bl	8000618 <__aeabi_dmul>
 800f962:	a339      	add	r3, pc, #228	@ (adr r3, 800fa48 <__kernel_cos+0x158>)
 800f964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f968:	f7f0 fca0 	bl	80002ac <__adddf3>
 800f96c:	4622      	mov	r2, r4
 800f96e:	462b      	mov	r3, r5
 800f970:	f7f0 fe52 	bl	8000618 <__aeabi_dmul>
 800f974:	a336      	add	r3, pc, #216	@ (adr r3, 800fa50 <__kernel_cos+0x160>)
 800f976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f97a:	f7f0 fc95 	bl	80002a8 <__aeabi_dsub>
 800f97e:	4622      	mov	r2, r4
 800f980:	462b      	mov	r3, r5
 800f982:	f7f0 fe49 	bl	8000618 <__aeabi_dmul>
 800f986:	a334      	add	r3, pc, #208	@ (adr r3, 800fa58 <__kernel_cos+0x168>)
 800f988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f98c:	f7f0 fc8e 	bl	80002ac <__adddf3>
 800f990:	4622      	mov	r2, r4
 800f992:	462b      	mov	r3, r5
 800f994:	f7f0 fe40 	bl	8000618 <__aeabi_dmul>
 800f998:	4622      	mov	r2, r4
 800f99a:	462b      	mov	r3, r5
 800f99c:	f7f0 fe3c 	bl	8000618 <__aeabi_dmul>
 800f9a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f9a4:	4604      	mov	r4, r0
 800f9a6:	460d      	mov	r5, r1
 800f9a8:	4630      	mov	r0, r6
 800f9aa:	4639      	mov	r1, r7
 800f9ac:	f7f0 fe34 	bl	8000618 <__aeabi_dmul>
 800f9b0:	460b      	mov	r3, r1
 800f9b2:	4602      	mov	r2, r0
 800f9b4:	4629      	mov	r1, r5
 800f9b6:	4620      	mov	r0, r4
 800f9b8:	f7f0 fc76 	bl	80002a8 <__aeabi_dsub>
 800f9bc:	4b2b      	ldr	r3, [pc, #172]	@ (800fa6c <__kernel_cos+0x17c>)
 800f9be:	4598      	cmp	r8, r3
 800f9c0:	4606      	mov	r6, r0
 800f9c2:	460f      	mov	r7, r1
 800f9c4:	d810      	bhi.n	800f9e8 <__kernel_cos+0xf8>
 800f9c6:	4602      	mov	r2, r0
 800f9c8:	460b      	mov	r3, r1
 800f9ca:	4650      	mov	r0, sl
 800f9cc:	4659      	mov	r1, fp
 800f9ce:	f7f0 fc6b 	bl	80002a8 <__aeabi_dsub>
 800f9d2:	460b      	mov	r3, r1
 800f9d4:	4926      	ldr	r1, [pc, #152]	@ (800fa70 <__kernel_cos+0x180>)
 800f9d6:	4602      	mov	r2, r0
 800f9d8:	2000      	movs	r0, #0
 800f9da:	f7f0 fc65 	bl	80002a8 <__aeabi_dsub>
 800f9de:	ec41 0b10 	vmov	d0, r0, r1
 800f9e2:	b003      	add	sp, #12
 800f9e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9e8:	4b22      	ldr	r3, [pc, #136]	@ (800fa74 <__kernel_cos+0x184>)
 800f9ea:	4921      	ldr	r1, [pc, #132]	@ (800fa70 <__kernel_cos+0x180>)
 800f9ec:	4598      	cmp	r8, r3
 800f9ee:	bf8c      	ite	hi
 800f9f0:	4d21      	ldrhi	r5, [pc, #132]	@ (800fa78 <__kernel_cos+0x188>)
 800f9f2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800f9f6:	2400      	movs	r4, #0
 800f9f8:	4622      	mov	r2, r4
 800f9fa:	462b      	mov	r3, r5
 800f9fc:	2000      	movs	r0, #0
 800f9fe:	f7f0 fc53 	bl	80002a8 <__aeabi_dsub>
 800fa02:	4622      	mov	r2, r4
 800fa04:	4680      	mov	r8, r0
 800fa06:	4689      	mov	r9, r1
 800fa08:	462b      	mov	r3, r5
 800fa0a:	4650      	mov	r0, sl
 800fa0c:	4659      	mov	r1, fp
 800fa0e:	f7f0 fc4b 	bl	80002a8 <__aeabi_dsub>
 800fa12:	4632      	mov	r2, r6
 800fa14:	463b      	mov	r3, r7
 800fa16:	f7f0 fc47 	bl	80002a8 <__aeabi_dsub>
 800fa1a:	4602      	mov	r2, r0
 800fa1c:	460b      	mov	r3, r1
 800fa1e:	4640      	mov	r0, r8
 800fa20:	4649      	mov	r1, r9
 800fa22:	e7da      	b.n	800f9da <__kernel_cos+0xea>
 800fa24:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800fa60 <__kernel_cos+0x170>
 800fa28:	e7db      	b.n	800f9e2 <__kernel_cos+0xf2>
 800fa2a:	bf00      	nop
 800fa2c:	f3af 8000 	nop.w
 800fa30:	be8838d4 	.word	0xbe8838d4
 800fa34:	bda8fae9 	.word	0xbda8fae9
 800fa38:	bdb4b1c4 	.word	0xbdb4b1c4
 800fa3c:	3e21ee9e 	.word	0x3e21ee9e
 800fa40:	809c52ad 	.word	0x809c52ad
 800fa44:	3e927e4f 	.word	0x3e927e4f
 800fa48:	19cb1590 	.word	0x19cb1590
 800fa4c:	3efa01a0 	.word	0x3efa01a0
 800fa50:	16c15177 	.word	0x16c15177
 800fa54:	3f56c16c 	.word	0x3f56c16c
 800fa58:	5555554c 	.word	0x5555554c
 800fa5c:	3fa55555 	.word	0x3fa55555
 800fa60:	00000000 	.word	0x00000000
 800fa64:	3ff00000 	.word	0x3ff00000
 800fa68:	3fe00000 	.word	0x3fe00000
 800fa6c:	3fd33332 	.word	0x3fd33332
 800fa70:	3ff00000 	.word	0x3ff00000
 800fa74:	3fe90000 	.word	0x3fe90000
 800fa78:	3fd20000 	.word	0x3fd20000
 800fa7c:	00000000 	.word	0x00000000

0800fa80 <__kernel_sin>:
 800fa80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa84:	ec55 4b10 	vmov	r4, r5, d0
 800fa88:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800fa8c:	b085      	sub	sp, #20
 800fa8e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800fa92:	ed8d 1b02 	vstr	d1, [sp, #8]
 800fa96:	4680      	mov	r8, r0
 800fa98:	d205      	bcs.n	800faa6 <__kernel_sin+0x26>
 800fa9a:	4620      	mov	r0, r4
 800fa9c:	4629      	mov	r1, r5
 800fa9e:	f7f1 f86b 	bl	8000b78 <__aeabi_d2iz>
 800faa2:	2800      	cmp	r0, #0
 800faa4:	d052      	beq.n	800fb4c <__kernel_sin+0xcc>
 800faa6:	4622      	mov	r2, r4
 800faa8:	462b      	mov	r3, r5
 800faaa:	4620      	mov	r0, r4
 800faac:	4629      	mov	r1, r5
 800faae:	f7f0 fdb3 	bl	8000618 <__aeabi_dmul>
 800fab2:	4682      	mov	sl, r0
 800fab4:	468b      	mov	fp, r1
 800fab6:	4602      	mov	r2, r0
 800fab8:	460b      	mov	r3, r1
 800faba:	4620      	mov	r0, r4
 800fabc:	4629      	mov	r1, r5
 800fabe:	f7f0 fdab 	bl	8000618 <__aeabi_dmul>
 800fac2:	a342      	add	r3, pc, #264	@ (adr r3, 800fbcc <__kernel_sin+0x14c>)
 800fac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fac8:	e9cd 0100 	strd	r0, r1, [sp]
 800facc:	4650      	mov	r0, sl
 800face:	4659      	mov	r1, fp
 800fad0:	f7f0 fda2 	bl	8000618 <__aeabi_dmul>
 800fad4:	a33f      	add	r3, pc, #252	@ (adr r3, 800fbd4 <__kernel_sin+0x154>)
 800fad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fada:	f7f0 fbe5 	bl	80002a8 <__aeabi_dsub>
 800fade:	4652      	mov	r2, sl
 800fae0:	465b      	mov	r3, fp
 800fae2:	f7f0 fd99 	bl	8000618 <__aeabi_dmul>
 800fae6:	a33d      	add	r3, pc, #244	@ (adr r3, 800fbdc <__kernel_sin+0x15c>)
 800fae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faec:	f7f0 fbde 	bl	80002ac <__adddf3>
 800faf0:	4652      	mov	r2, sl
 800faf2:	465b      	mov	r3, fp
 800faf4:	f7f0 fd90 	bl	8000618 <__aeabi_dmul>
 800faf8:	a33a      	add	r3, pc, #232	@ (adr r3, 800fbe4 <__kernel_sin+0x164>)
 800fafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fafe:	f7f0 fbd3 	bl	80002a8 <__aeabi_dsub>
 800fb02:	4652      	mov	r2, sl
 800fb04:	465b      	mov	r3, fp
 800fb06:	f7f0 fd87 	bl	8000618 <__aeabi_dmul>
 800fb0a:	a338      	add	r3, pc, #224	@ (adr r3, 800fbec <__kernel_sin+0x16c>)
 800fb0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb10:	f7f0 fbcc 	bl	80002ac <__adddf3>
 800fb14:	4606      	mov	r6, r0
 800fb16:	460f      	mov	r7, r1
 800fb18:	f1b8 0f00 	cmp.w	r8, #0
 800fb1c:	d11b      	bne.n	800fb56 <__kernel_sin+0xd6>
 800fb1e:	4602      	mov	r2, r0
 800fb20:	460b      	mov	r3, r1
 800fb22:	4650      	mov	r0, sl
 800fb24:	4659      	mov	r1, fp
 800fb26:	f7f0 fd77 	bl	8000618 <__aeabi_dmul>
 800fb2a:	a325      	add	r3, pc, #148	@ (adr r3, 800fbc0 <__kernel_sin+0x140>)
 800fb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb30:	f7f0 fbba 	bl	80002a8 <__aeabi_dsub>
 800fb34:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fb38:	f7f0 fd6e 	bl	8000618 <__aeabi_dmul>
 800fb3c:	4602      	mov	r2, r0
 800fb3e:	460b      	mov	r3, r1
 800fb40:	4620      	mov	r0, r4
 800fb42:	4629      	mov	r1, r5
 800fb44:	f7f0 fbb2 	bl	80002ac <__adddf3>
 800fb48:	4604      	mov	r4, r0
 800fb4a:	460d      	mov	r5, r1
 800fb4c:	ec45 4b10 	vmov	d0, r4, r5
 800fb50:	b005      	add	sp, #20
 800fb52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fb5a:	4b1b      	ldr	r3, [pc, #108]	@ (800fbc8 <__kernel_sin+0x148>)
 800fb5c:	2200      	movs	r2, #0
 800fb5e:	f7f0 fd5b 	bl	8000618 <__aeabi_dmul>
 800fb62:	4632      	mov	r2, r6
 800fb64:	4680      	mov	r8, r0
 800fb66:	4689      	mov	r9, r1
 800fb68:	463b      	mov	r3, r7
 800fb6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fb6e:	f7f0 fd53 	bl	8000618 <__aeabi_dmul>
 800fb72:	4602      	mov	r2, r0
 800fb74:	460b      	mov	r3, r1
 800fb76:	4640      	mov	r0, r8
 800fb78:	4649      	mov	r1, r9
 800fb7a:	f7f0 fb95 	bl	80002a8 <__aeabi_dsub>
 800fb7e:	4652      	mov	r2, sl
 800fb80:	465b      	mov	r3, fp
 800fb82:	f7f0 fd49 	bl	8000618 <__aeabi_dmul>
 800fb86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fb8a:	f7f0 fb8d 	bl	80002a8 <__aeabi_dsub>
 800fb8e:	a30c      	add	r3, pc, #48	@ (adr r3, 800fbc0 <__kernel_sin+0x140>)
 800fb90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb94:	4606      	mov	r6, r0
 800fb96:	460f      	mov	r7, r1
 800fb98:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fb9c:	f7f0 fd3c 	bl	8000618 <__aeabi_dmul>
 800fba0:	4602      	mov	r2, r0
 800fba2:	460b      	mov	r3, r1
 800fba4:	4630      	mov	r0, r6
 800fba6:	4639      	mov	r1, r7
 800fba8:	f7f0 fb80 	bl	80002ac <__adddf3>
 800fbac:	4602      	mov	r2, r0
 800fbae:	460b      	mov	r3, r1
 800fbb0:	4620      	mov	r0, r4
 800fbb2:	4629      	mov	r1, r5
 800fbb4:	f7f0 fb78 	bl	80002a8 <__aeabi_dsub>
 800fbb8:	e7c6      	b.n	800fb48 <__kernel_sin+0xc8>
 800fbba:	bf00      	nop
 800fbbc:	f3af 8000 	nop.w
 800fbc0:	55555549 	.word	0x55555549
 800fbc4:	3fc55555 	.word	0x3fc55555
 800fbc8:	3fe00000 	.word	0x3fe00000
 800fbcc:	5acfd57c 	.word	0x5acfd57c
 800fbd0:	3de5d93a 	.word	0x3de5d93a
 800fbd4:	8a2b9ceb 	.word	0x8a2b9ceb
 800fbd8:	3e5ae5e6 	.word	0x3e5ae5e6
 800fbdc:	57b1fe7d 	.word	0x57b1fe7d
 800fbe0:	3ec71de3 	.word	0x3ec71de3
 800fbe4:	19c161d5 	.word	0x19c161d5
 800fbe8:	3f2a01a0 	.word	0x3f2a01a0
 800fbec:	1110f8a6 	.word	0x1110f8a6
 800fbf0:	3f811111 	.word	0x3f811111
 800fbf4:	00000000 	.word	0x00000000

0800fbf8 <__ieee754_rem_pio2>:
 800fbf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbfc:	ec57 6b10 	vmov	r6, r7, d0
 800fc00:	4bc5      	ldr	r3, [pc, #788]	@ (800ff18 <__ieee754_rem_pio2+0x320>)
 800fc02:	b08d      	sub	sp, #52	@ 0x34
 800fc04:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800fc08:	4598      	cmp	r8, r3
 800fc0a:	4604      	mov	r4, r0
 800fc0c:	9704      	str	r7, [sp, #16]
 800fc0e:	d807      	bhi.n	800fc20 <__ieee754_rem_pio2+0x28>
 800fc10:	2200      	movs	r2, #0
 800fc12:	2300      	movs	r3, #0
 800fc14:	ed80 0b00 	vstr	d0, [r0]
 800fc18:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800fc1c:	2500      	movs	r5, #0
 800fc1e:	e028      	b.n	800fc72 <__ieee754_rem_pio2+0x7a>
 800fc20:	4bbe      	ldr	r3, [pc, #760]	@ (800ff1c <__ieee754_rem_pio2+0x324>)
 800fc22:	4598      	cmp	r8, r3
 800fc24:	d878      	bhi.n	800fd18 <__ieee754_rem_pio2+0x120>
 800fc26:	9b04      	ldr	r3, [sp, #16]
 800fc28:	4dbd      	ldr	r5, [pc, #756]	@ (800ff20 <__ieee754_rem_pio2+0x328>)
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	4630      	mov	r0, r6
 800fc2e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800fee0 <__ieee754_rem_pio2+0x2e8>)
 800fc30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc34:	4639      	mov	r1, r7
 800fc36:	dd38      	ble.n	800fcaa <__ieee754_rem_pio2+0xb2>
 800fc38:	f7f0 fb36 	bl	80002a8 <__aeabi_dsub>
 800fc3c:	45a8      	cmp	r8, r5
 800fc3e:	4606      	mov	r6, r0
 800fc40:	460f      	mov	r7, r1
 800fc42:	d01a      	beq.n	800fc7a <__ieee754_rem_pio2+0x82>
 800fc44:	a3a8      	add	r3, pc, #672	@ (adr r3, 800fee8 <__ieee754_rem_pio2+0x2f0>)
 800fc46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc4a:	f7f0 fb2d 	bl	80002a8 <__aeabi_dsub>
 800fc4e:	4602      	mov	r2, r0
 800fc50:	460b      	mov	r3, r1
 800fc52:	4680      	mov	r8, r0
 800fc54:	4689      	mov	r9, r1
 800fc56:	4630      	mov	r0, r6
 800fc58:	4639      	mov	r1, r7
 800fc5a:	f7f0 fb25 	bl	80002a8 <__aeabi_dsub>
 800fc5e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800fee8 <__ieee754_rem_pio2+0x2f0>)
 800fc60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc64:	f7f0 fb20 	bl	80002a8 <__aeabi_dsub>
 800fc68:	e9c4 8900 	strd	r8, r9, [r4]
 800fc6c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fc70:	2501      	movs	r5, #1
 800fc72:	4628      	mov	r0, r5
 800fc74:	b00d      	add	sp, #52	@ 0x34
 800fc76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc7a:	a39d      	add	r3, pc, #628	@ (adr r3, 800fef0 <__ieee754_rem_pio2+0x2f8>)
 800fc7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc80:	f7f0 fb12 	bl	80002a8 <__aeabi_dsub>
 800fc84:	a39c      	add	r3, pc, #624	@ (adr r3, 800fef8 <__ieee754_rem_pio2+0x300>)
 800fc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc8a:	4606      	mov	r6, r0
 800fc8c:	460f      	mov	r7, r1
 800fc8e:	f7f0 fb0b 	bl	80002a8 <__aeabi_dsub>
 800fc92:	4602      	mov	r2, r0
 800fc94:	460b      	mov	r3, r1
 800fc96:	4680      	mov	r8, r0
 800fc98:	4689      	mov	r9, r1
 800fc9a:	4630      	mov	r0, r6
 800fc9c:	4639      	mov	r1, r7
 800fc9e:	f7f0 fb03 	bl	80002a8 <__aeabi_dsub>
 800fca2:	a395      	add	r3, pc, #596	@ (adr r3, 800fef8 <__ieee754_rem_pio2+0x300>)
 800fca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fca8:	e7dc      	b.n	800fc64 <__ieee754_rem_pio2+0x6c>
 800fcaa:	f7f0 faff 	bl	80002ac <__adddf3>
 800fcae:	45a8      	cmp	r8, r5
 800fcb0:	4606      	mov	r6, r0
 800fcb2:	460f      	mov	r7, r1
 800fcb4:	d018      	beq.n	800fce8 <__ieee754_rem_pio2+0xf0>
 800fcb6:	a38c      	add	r3, pc, #560	@ (adr r3, 800fee8 <__ieee754_rem_pio2+0x2f0>)
 800fcb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcbc:	f7f0 faf6 	bl	80002ac <__adddf3>
 800fcc0:	4602      	mov	r2, r0
 800fcc2:	460b      	mov	r3, r1
 800fcc4:	4680      	mov	r8, r0
 800fcc6:	4689      	mov	r9, r1
 800fcc8:	4630      	mov	r0, r6
 800fcca:	4639      	mov	r1, r7
 800fccc:	f7f0 faec 	bl	80002a8 <__aeabi_dsub>
 800fcd0:	a385      	add	r3, pc, #532	@ (adr r3, 800fee8 <__ieee754_rem_pio2+0x2f0>)
 800fcd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcd6:	f7f0 fae9 	bl	80002ac <__adddf3>
 800fcda:	f04f 35ff 	mov.w	r5, #4294967295
 800fcde:	e9c4 8900 	strd	r8, r9, [r4]
 800fce2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fce6:	e7c4      	b.n	800fc72 <__ieee754_rem_pio2+0x7a>
 800fce8:	a381      	add	r3, pc, #516	@ (adr r3, 800fef0 <__ieee754_rem_pio2+0x2f8>)
 800fcea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcee:	f7f0 fadd 	bl	80002ac <__adddf3>
 800fcf2:	a381      	add	r3, pc, #516	@ (adr r3, 800fef8 <__ieee754_rem_pio2+0x300>)
 800fcf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcf8:	4606      	mov	r6, r0
 800fcfa:	460f      	mov	r7, r1
 800fcfc:	f7f0 fad6 	bl	80002ac <__adddf3>
 800fd00:	4602      	mov	r2, r0
 800fd02:	460b      	mov	r3, r1
 800fd04:	4680      	mov	r8, r0
 800fd06:	4689      	mov	r9, r1
 800fd08:	4630      	mov	r0, r6
 800fd0a:	4639      	mov	r1, r7
 800fd0c:	f7f0 facc 	bl	80002a8 <__aeabi_dsub>
 800fd10:	a379      	add	r3, pc, #484	@ (adr r3, 800fef8 <__ieee754_rem_pio2+0x300>)
 800fd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd16:	e7de      	b.n	800fcd6 <__ieee754_rem_pio2+0xde>
 800fd18:	4b82      	ldr	r3, [pc, #520]	@ (800ff24 <__ieee754_rem_pio2+0x32c>)
 800fd1a:	4598      	cmp	r8, r3
 800fd1c:	f200 80d1 	bhi.w	800fec2 <__ieee754_rem_pio2+0x2ca>
 800fd20:	f000 f966 	bl	800fff0 <fabs>
 800fd24:	ec57 6b10 	vmov	r6, r7, d0
 800fd28:	a375      	add	r3, pc, #468	@ (adr r3, 800ff00 <__ieee754_rem_pio2+0x308>)
 800fd2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd2e:	4630      	mov	r0, r6
 800fd30:	4639      	mov	r1, r7
 800fd32:	f7f0 fc71 	bl	8000618 <__aeabi_dmul>
 800fd36:	4b7c      	ldr	r3, [pc, #496]	@ (800ff28 <__ieee754_rem_pio2+0x330>)
 800fd38:	2200      	movs	r2, #0
 800fd3a:	f7f0 fab7 	bl	80002ac <__adddf3>
 800fd3e:	f7f0 ff1b 	bl	8000b78 <__aeabi_d2iz>
 800fd42:	4605      	mov	r5, r0
 800fd44:	f7f0 fbfe 	bl	8000544 <__aeabi_i2d>
 800fd48:	4602      	mov	r2, r0
 800fd4a:	460b      	mov	r3, r1
 800fd4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fd50:	a363      	add	r3, pc, #396	@ (adr r3, 800fee0 <__ieee754_rem_pio2+0x2e8>)
 800fd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd56:	f7f0 fc5f 	bl	8000618 <__aeabi_dmul>
 800fd5a:	4602      	mov	r2, r0
 800fd5c:	460b      	mov	r3, r1
 800fd5e:	4630      	mov	r0, r6
 800fd60:	4639      	mov	r1, r7
 800fd62:	f7f0 faa1 	bl	80002a8 <__aeabi_dsub>
 800fd66:	a360      	add	r3, pc, #384	@ (adr r3, 800fee8 <__ieee754_rem_pio2+0x2f0>)
 800fd68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd6c:	4682      	mov	sl, r0
 800fd6e:	468b      	mov	fp, r1
 800fd70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fd74:	f7f0 fc50 	bl	8000618 <__aeabi_dmul>
 800fd78:	2d1f      	cmp	r5, #31
 800fd7a:	4606      	mov	r6, r0
 800fd7c:	460f      	mov	r7, r1
 800fd7e:	dc0c      	bgt.n	800fd9a <__ieee754_rem_pio2+0x1a2>
 800fd80:	4b6a      	ldr	r3, [pc, #424]	@ (800ff2c <__ieee754_rem_pio2+0x334>)
 800fd82:	1e6a      	subs	r2, r5, #1
 800fd84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fd88:	4543      	cmp	r3, r8
 800fd8a:	d006      	beq.n	800fd9a <__ieee754_rem_pio2+0x1a2>
 800fd8c:	4632      	mov	r2, r6
 800fd8e:	463b      	mov	r3, r7
 800fd90:	4650      	mov	r0, sl
 800fd92:	4659      	mov	r1, fp
 800fd94:	f7f0 fa88 	bl	80002a8 <__aeabi_dsub>
 800fd98:	e00e      	b.n	800fdb8 <__ieee754_rem_pio2+0x1c0>
 800fd9a:	463b      	mov	r3, r7
 800fd9c:	4632      	mov	r2, r6
 800fd9e:	4650      	mov	r0, sl
 800fda0:	4659      	mov	r1, fp
 800fda2:	f7f0 fa81 	bl	80002a8 <__aeabi_dsub>
 800fda6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800fdaa:	9305      	str	r3, [sp, #20]
 800fdac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fdb0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800fdb4:	2b10      	cmp	r3, #16
 800fdb6:	dc02      	bgt.n	800fdbe <__ieee754_rem_pio2+0x1c6>
 800fdb8:	e9c4 0100 	strd	r0, r1, [r4]
 800fdbc:	e039      	b.n	800fe32 <__ieee754_rem_pio2+0x23a>
 800fdbe:	a34c      	add	r3, pc, #304	@ (adr r3, 800fef0 <__ieee754_rem_pio2+0x2f8>)
 800fdc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fdc8:	f7f0 fc26 	bl	8000618 <__aeabi_dmul>
 800fdcc:	4606      	mov	r6, r0
 800fdce:	460f      	mov	r7, r1
 800fdd0:	4602      	mov	r2, r0
 800fdd2:	460b      	mov	r3, r1
 800fdd4:	4650      	mov	r0, sl
 800fdd6:	4659      	mov	r1, fp
 800fdd8:	f7f0 fa66 	bl	80002a8 <__aeabi_dsub>
 800fddc:	4602      	mov	r2, r0
 800fdde:	460b      	mov	r3, r1
 800fde0:	4680      	mov	r8, r0
 800fde2:	4689      	mov	r9, r1
 800fde4:	4650      	mov	r0, sl
 800fde6:	4659      	mov	r1, fp
 800fde8:	f7f0 fa5e 	bl	80002a8 <__aeabi_dsub>
 800fdec:	4632      	mov	r2, r6
 800fdee:	463b      	mov	r3, r7
 800fdf0:	f7f0 fa5a 	bl	80002a8 <__aeabi_dsub>
 800fdf4:	a340      	add	r3, pc, #256	@ (adr r3, 800fef8 <__ieee754_rem_pio2+0x300>)
 800fdf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdfa:	4606      	mov	r6, r0
 800fdfc:	460f      	mov	r7, r1
 800fdfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fe02:	f7f0 fc09 	bl	8000618 <__aeabi_dmul>
 800fe06:	4632      	mov	r2, r6
 800fe08:	463b      	mov	r3, r7
 800fe0a:	f7f0 fa4d 	bl	80002a8 <__aeabi_dsub>
 800fe0e:	4602      	mov	r2, r0
 800fe10:	460b      	mov	r3, r1
 800fe12:	4606      	mov	r6, r0
 800fe14:	460f      	mov	r7, r1
 800fe16:	4640      	mov	r0, r8
 800fe18:	4649      	mov	r1, r9
 800fe1a:	f7f0 fa45 	bl	80002a8 <__aeabi_dsub>
 800fe1e:	9a05      	ldr	r2, [sp, #20]
 800fe20:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fe24:	1ad3      	subs	r3, r2, r3
 800fe26:	2b31      	cmp	r3, #49	@ 0x31
 800fe28:	dc20      	bgt.n	800fe6c <__ieee754_rem_pio2+0x274>
 800fe2a:	e9c4 0100 	strd	r0, r1, [r4]
 800fe2e:	46c2      	mov	sl, r8
 800fe30:	46cb      	mov	fp, r9
 800fe32:	e9d4 8900 	ldrd	r8, r9, [r4]
 800fe36:	4650      	mov	r0, sl
 800fe38:	4642      	mov	r2, r8
 800fe3a:	464b      	mov	r3, r9
 800fe3c:	4659      	mov	r1, fp
 800fe3e:	f7f0 fa33 	bl	80002a8 <__aeabi_dsub>
 800fe42:	463b      	mov	r3, r7
 800fe44:	4632      	mov	r2, r6
 800fe46:	f7f0 fa2f 	bl	80002a8 <__aeabi_dsub>
 800fe4a:	9b04      	ldr	r3, [sp, #16]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fe52:	f6bf af0e 	bge.w	800fc72 <__ieee754_rem_pio2+0x7a>
 800fe56:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800fe5a:	6063      	str	r3, [r4, #4]
 800fe5c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fe60:	f8c4 8000 	str.w	r8, [r4]
 800fe64:	60a0      	str	r0, [r4, #8]
 800fe66:	60e3      	str	r3, [r4, #12]
 800fe68:	426d      	negs	r5, r5
 800fe6a:	e702      	b.n	800fc72 <__ieee754_rem_pio2+0x7a>
 800fe6c:	a326      	add	r3, pc, #152	@ (adr r3, 800ff08 <__ieee754_rem_pio2+0x310>)
 800fe6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fe76:	f7f0 fbcf 	bl	8000618 <__aeabi_dmul>
 800fe7a:	4606      	mov	r6, r0
 800fe7c:	460f      	mov	r7, r1
 800fe7e:	4602      	mov	r2, r0
 800fe80:	460b      	mov	r3, r1
 800fe82:	4640      	mov	r0, r8
 800fe84:	4649      	mov	r1, r9
 800fe86:	f7f0 fa0f 	bl	80002a8 <__aeabi_dsub>
 800fe8a:	4602      	mov	r2, r0
 800fe8c:	460b      	mov	r3, r1
 800fe8e:	4682      	mov	sl, r0
 800fe90:	468b      	mov	fp, r1
 800fe92:	4640      	mov	r0, r8
 800fe94:	4649      	mov	r1, r9
 800fe96:	f7f0 fa07 	bl	80002a8 <__aeabi_dsub>
 800fe9a:	4632      	mov	r2, r6
 800fe9c:	463b      	mov	r3, r7
 800fe9e:	f7f0 fa03 	bl	80002a8 <__aeabi_dsub>
 800fea2:	a31b      	add	r3, pc, #108	@ (adr r3, 800ff10 <__ieee754_rem_pio2+0x318>)
 800fea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fea8:	4606      	mov	r6, r0
 800feaa:	460f      	mov	r7, r1
 800feac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800feb0:	f7f0 fbb2 	bl	8000618 <__aeabi_dmul>
 800feb4:	4632      	mov	r2, r6
 800feb6:	463b      	mov	r3, r7
 800feb8:	f7f0 f9f6 	bl	80002a8 <__aeabi_dsub>
 800febc:	4606      	mov	r6, r0
 800febe:	460f      	mov	r7, r1
 800fec0:	e764      	b.n	800fd8c <__ieee754_rem_pio2+0x194>
 800fec2:	4b1b      	ldr	r3, [pc, #108]	@ (800ff30 <__ieee754_rem_pio2+0x338>)
 800fec4:	4598      	cmp	r8, r3
 800fec6:	d935      	bls.n	800ff34 <__ieee754_rem_pio2+0x33c>
 800fec8:	4632      	mov	r2, r6
 800feca:	463b      	mov	r3, r7
 800fecc:	4630      	mov	r0, r6
 800fece:	4639      	mov	r1, r7
 800fed0:	f7f0 f9ea 	bl	80002a8 <__aeabi_dsub>
 800fed4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fed8:	e9c4 0100 	strd	r0, r1, [r4]
 800fedc:	e69e      	b.n	800fc1c <__ieee754_rem_pio2+0x24>
 800fede:	bf00      	nop
 800fee0:	54400000 	.word	0x54400000
 800fee4:	3ff921fb 	.word	0x3ff921fb
 800fee8:	1a626331 	.word	0x1a626331
 800feec:	3dd0b461 	.word	0x3dd0b461
 800fef0:	1a600000 	.word	0x1a600000
 800fef4:	3dd0b461 	.word	0x3dd0b461
 800fef8:	2e037073 	.word	0x2e037073
 800fefc:	3ba3198a 	.word	0x3ba3198a
 800ff00:	6dc9c883 	.word	0x6dc9c883
 800ff04:	3fe45f30 	.word	0x3fe45f30
 800ff08:	2e000000 	.word	0x2e000000
 800ff0c:	3ba3198a 	.word	0x3ba3198a
 800ff10:	252049c1 	.word	0x252049c1
 800ff14:	397b839a 	.word	0x397b839a
 800ff18:	3fe921fb 	.word	0x3fe921fb
 800ff1c:	4002d97b 	.word	0x4002d97b
 800ff20:	3ff921fb 	.word	0x3ff921fb
 800ff24:	413921fb 	.word	0x413921fb
 800ff28:	3fe00000 	.word	0x3fe00000
 800ff2c:	08010e60 	.word	0x08010e60
 800ff30:	7fefffff 	.word	0x7fefffff
 800ff34:	ea4f 5528 	mov.w	r5, r8, asr #20
 800ff38:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800ff3c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800ff40:	4630      	mov	r0, r6
 800ff42:	460f      	mov	r7, r1
 800ff44:	f7f0 fe18 	bl	8000b78 <__aeabi_d2iz>
 800ff48:	f7f0 fafc 	bl	8000544 <__aeabi_i2d>
 800ff4c:	4602      	mov	r2, r0
 800ff4e:	460b      	mov	r3, r1
 800ff50:	4630      	mov	r0, r6
 800ff52:	4639      	mov	r1, r7
 800ff54:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ff58:	f7f0 f9a6 	bl	80002a8 <__aeabi_dsub>
 800ff5c:	4b22      	ldr	r3, [pc, #136]	@ (800ffe8 <__ieee754_rem_pio2+0x3f0>)
 800ff5e:	2200      	movs	r2, #0
 800ff60:	f7f0 fb5a 	bl	8000618 <__aeabi_dmul>
 800ff64:	460f      	mov	r7, r1
 800ff66:	4606      	mov	r6, r0
 800ff68:	f7f0 fe06 	bl	8000b78 <__aeabi_d2iz>
 800ff6c:	f7f0 faea 	bl	8000544 <__aeabi_i2d>
 800ff70:	4602      	mov	r2, r0
 800ff72:	460b      	mov	r3, r1
 800ff74:	4630      	mov	r0, r6
 800ff76:	4639      	mov	r1, r7
 800ff78:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ff7c:	f7f0 f994 	bl	80002a8 <__aeabi_dsub>
 800ff80:	4b19      	ldr	r3, [pc, #100]	@ (800ffe8 <__ieee754_rem_pio2+0x3f0>)
 800ff82:	2200      	movs	r2, #0
 800ff84:	f7f0 fb48 	bl	8000618 <__aeabi_dmul>
 800ff88:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800ff8c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800ff90:	f04f 0803 	mov.w	r8, #3
 800ff94:	2600      	movs	r6, #0
 800ff96:	2700      	movs	r7, #0
 800ff98:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800ff9c:	4632      	mov	r2, r6
 800ff9e:	463b      	mov	r3, r7
 800ffa0:	46c2      	mov	sl, r8
 800ffa2:	f108 38ff 	add.w	r8, r8, #4294967295
 800ffa6:	f7f0 fd9f 	bl	8000ae8 <__aeabi_dcmpeq>
 800ffaa:	2800      	cmp	r0, #0
 800ffac:	d1f4      	bne.n	800ff98 <__ieee754_rem_pio2+0x3a0>
 800ffae:	4b0f      	ldr	r3, [pc, #60]	@ (800ffec <__ieee754_rem_pio2+0x3f4>)
 800ffb0:	9301      	str	r3, [sp, #4]
 800ffb2:	2302      	movs	r3, #2
 800ffb4:	9300      	str	r3, [sp, #0]
 800ffb6:	462a      	mov	r2, r5
 800ffb8:	4653      	mov	r3, sl
 800ffba:	4621      	mov	r1, r4
 800ffbc:	a806      	add	r0, sp, #24
 800ffbe:	f000 f81f 	bl	8010000 <__kernel_rem_pio2>
 800ffc2:	9b04      	ldr	r3, [sp, #16]
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	4605      	mov	r5, r0
 800ffc8:	f6bf ae53 	bge.w	800fc72 <__ieee754_rem_pio2+0x7a>
 800ffcc:	e9d4 2100 	ldrd	r2, r1, [r4]
 800ffd0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ffd4:	e9c4 2300 	strd	r2, r3, [r4]
 800ffd8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800ffdc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ffe0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800ffe4:	e740      	b.n	800fe68 <__ieee754_rem_pio2+0x270>
 800ffe6:	bf00      	nop
 800ffe8:	41700000 	.word	0x41700000
 800ffec:	08010ee0 	.word	0x08010ee0

0800fff0 <fabs>:
 800fff0:	ec51 0b10 	vmov	r0, r1, d0
 800fff4:	4602      	mov	r2, r0
 800fff6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800fffa:	ec43 2b10 	vmov	d0, r2, r3
 800fffe:	4770      	bx	lr

08010000 <__kernel_rem_pio2>:
 8010000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010004:	ed2d 8b02 	vpush	{d8}
 8010008:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801000c:	f112 0f14 	cmn.w	r2, #20
 8010010:	9306      	str	r3, [sp, #24]
 8010012:	9104      	str	r1, [sp, #16]
 8010014:	4bbe      	ldr	r3, [pc, #760]	@ (8010310 <__kernel_rem_pio2+0x310>)
 8010016:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8010018:	9008      	str	r0, [sp, #32]
 801001a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801001e:	9300      	str	r3, [sp, #0]
 8010020:	9b06      	ldr	r3, [sp, #24]
 8010022:	f103 33ff 	add.w	r3, r3, #4294967295
 8010026:	bfa8      	it	ge
 8010028:	1ed4      	subge	r4, r2, #3
 801002a:	9305      	str	r3, [sp, #20]
 801002c:	bfb2      	itee	lt
 801002e:	2400      	movlt	r4, #0
 8010030:	2318      	movge	r3, #24
 8010032:	fb94 f4f3 	sdivge	r4, r4, r3
 8010036:	f06f 0317 	mvn.w	r3, #23
 801003a:	fb04 3303 	mla	r3, r4, r3, r3
 801003e:	eb03 0b02 	add.w	fp, r3, r2
 8010042:	9b00      	ldr	r3, [sp, #0]
 8010044:	9a05      	ldr	r2, [sp, #20]
 8010046:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8010300 <__kernel_rem_pio2+0x300>
 801004a:	eb03 0802 	add.w	r8, r3, r2
 801004e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8010050:	1aa7      	subs	r7, r4, r2
 8010052:	ae20      	add	r6, sp, #128	@ 0x80
 8010054:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8010058:	2500      	movs	r5, #0
 801005a:	4545      	cmp	r5, r8
 801005c:	dd13      	ble.n	8010086 <__kernel_rem_pio2+0x86>
 801005e:	9b06      	ldr	r3, [sp, #24]
 8010060:	aa20      	add	r2, sp, #128	@ 0x80
 8010062:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8010066:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801006a:	f04f 0800 	mov.w	r8, #0
 801006e:	9b00      	ldr	r3, [sp, #0]
 8010070:	4598      	cmp	r8, r3
 8010072:	dc31      	bgt.n	80100d8 <__kernel_rem_pio2+0xd8>
 8010074:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8010300 <__kernel_rem_pio2+0x300>
 8010078:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801007c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010080:	462f      	mov	r7, r5
 8010082:	2600      	movs	r6, #0
 8010084:	e01b      	b.n	80100be <__kernel_rem_pio2+0xbe>
 8010086:	42ef      	cmn	r7, r5
 8010088:	d407      	bmi.n	801009a <__kernel_rem_pio2+0x9a>
 801008a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801008e:	f7f0 fa59 	bl	8000544 <__aeabi_i2d>
 8010092:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010096:	3501      	adds	r5, #1
 8010098:	e7df      	b.n	801005a <__kernel_rem_pio2+0x5a>
 801009a:	ec51 0b18 	vmov	r0, r1, d8
 801009e:	e7f8      	b.n	8010092 <__kernel_rem_pio2+0x92>
 80100a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80100a4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80100a8:	f7f0 fab6 	bl	8000618 <__aeabi_dmul>
 80100ac:	4602      	mov	r2, r0
 80100ae:	460b      	mov	r3, r1
 80100b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80100b4:	f7f0 f8fa 	bl	80002ac <__adddf3>
 80100b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80100bc:	3601      	adds	r6, #1
 80100be:	9b05      	ldr	r3, [sp, #20]
 80100c0:	429e      	cmp	r6, r3
 80100c2:	f1a7 0708 	sub.w	r7, r7, #8
 80100c6:	ddeb      	ble.n	80100a0 <__kernel_rem_pio2+0xa0>
 80100c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80100cc:	f108 0801 	add.w	r8, r8, #1
 80100d0:	ecaa 7b02 	vstmia	sl!, {d7}
 80100d4:	3508      	adds	r5, #8
 80100d6:	e7ca      	b.n	801006e <__kernel_rem_pio2+0x6e>
 80100d8:	9b00      	ldr	r3, [sp, #0]
 80100da:	f8dd 8000 	ldr.w	r8, [sp]
 80100de:	aa0c      	add	r2, sp, #48	@ 0x30
 80100e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80100e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80100e6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80100e8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80100ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80100ee:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80100f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80100f4:	ab98      	add	r3, sp, #608	@ 0x260
 80100f6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80100fa:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80100fe:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010102:	ac0c      	add	r4, sp, #48	@ 0x30
 8010104:	ab70      	add	r3, sp, #448	@ 0x1c0
 8010106:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801010a:	46a1      	mov	r9, r4
 801010c:	46c2      	mov	sl, r8
 801010e:	f1ba 0f00 	cmp.w	sl, #0
 8010112:	f1a5 0508 	sub.w	r5, r5, #8
 8010116:	dc77      	bgt.n	8010208 <__kernel_rem_pio2+0x208>
 8010118:	4658      	mov	r0, fp
 801011a:	ed9d 0b02 	vldr	d0, [sp, #8]
 801011e:	f000 fac7 	bl	80106b0 <scalbn>
 8010122:	ec57 6b10 	vmov	r6, r7, d0
 8010126:	2200      	movs	r2, #0
 8010128:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801012c:	4630      	mov	r0, r6
 801012e:	4639      	mov	r1, r7
 8010130:	f7f0 fa72 	bl	8000618 <__aeabi_dmul>
 8010134:	ec41 0b10 	vmov	d0, r0, r1
 8010138:	f000 fb3a 	bl	80107b0 <floor>
 801013c:	4b75      	ldr	r3, [pc, #468]	@ (8010314 <__kernel_rem_pio2+0x314>)
 801013e:	ec51 0b10 	vmov	r0, r1, d0
 8010142:	2200      	movs	r2, #0
 8010144:	f7f0 fa68 	bl	8000618 <__aeabi_dmul>
 8010148:	4602      	mov	r2, r0
 801014a:	460b      	mov	r3, r1
 801014c:	4630      	mov	r0, r6
 801014e:	4639      	mov	r1, r7
 8010150:	f7f0 f8aa 	bl	80002a8 <__aeabi_dsub>
 8010154:	460f      	mov	r7, r1
 8010156:	4606      	mov	r6, r0
 8010158:	f7f0 fd0e 	bl	8000b78 <__aeabi_d2iz>
 801015c:	9002      	str	r0, [sp, #8]
 801015e:	f7f0 f9f1 	bl	8000544 <__aeabi_i2d>
 8010162:	4602      	mov	r2, r0
 8010164:	460b      	mov	r3, r1
 8010166:	4630      	mov	r0, r6
 8010168:	4639      	mov	r1, r7
 801016a:	f7f0 f89d 	bl	80002a8 <__aeabi_dsub>
 801016e:	f1bb 0f00 	cmp.w	fp, #0
 8010172:	4606      	mov	r6, r0
 8010174:	460f      	mov	r7, r1
 8010176:	dd6c      	ble.n	8010252 <__kernel_rem_pio2+0x252>
 8010178:	f108 31ff 	add.w	r1, r8, #4294967295
 801017c:	ab0c      	add	r3, sp, #48	@ 0x30
 801017e:	9d02      	ldr	r5, [sp, #8]
 8010180:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010184:	f1cb 0018 	rsb	r0, fp, #24
 8010188:	fa43 f200 	asr.w	r2, r3, r0
 801018c:	4415      	add	r5, r2
 801018e:	4082      	lsls	r2, r0
 8010190:	1a9b      	subs	r3, r3, r2
 8010192:	aa0c      	add	r2, sp, #48	@ 0x30
 8010194:	9502      	str	r5, [sp, #8]
 8010196:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801019a:	f1cb 0217 	rsb	r2, fp, #23
 801019e:	fa43 f902 	asr.w	r9, r3, r2
 80101a2:	f1b9 0f00 	cmp.w	r9, #0
 80101a6:	dd64      	ble.n	8010272 <__kernel_rem_pio2+0x272>
 80101a8:	9b02      	ldr	r3, [sp, #8]
 80101aa:	2200      	movs	r2, #0
 80101ac:	3301      	adds	r3, #1
 80101ae:	9302      	str	r3, [sp, #8]
 80101b0:	4615      	mov	r5, r2
 80101b2:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 80101b6:	4590      	cmp	r8, r2
 80101b8:	f300 80b8 	bgt.w	801032c <__kernel_rem_pio2+0x32c>
 80101bc:	f1bb 0f00 	cmp.w	fp, #0
 80101c0:	dd07      	ble.n	80101d2 <__kernel_rem_pio2+0x1d2>
 80101c2:	f1bb 0f01 	cmp.w	fp, #1
 80101c6:	f000 80bf 	beq.w	8010348 <__kernel_rem_pio2+0x348>
 80101ca:	f1bb 0f02 	cmp.w	fp, #2
 80101ce:	f000 80c6 	beq.w	801035e <__kernel_rem_pio2+0x35e>
 80101d2:	f1b9 0f02 	cmp.w	r9, #2
 80101d6:	d14c      	bne.n	8010272 <__kernel_rem_pio2+0x272>
 80101d8:	4632      	mov	r2, r6
 80101da:	463b      	mov	r3, r7
 80101dc:	494e      	ldr	r1, [pc, #312]	@ (8010318 <__kernel_rem_pio2+0x318>)
 80101de:	2000      	movs	r0, #0
 80101e0:	f7f0 f862 	bl	80002a8 <__aeabi_dsub>
 80101e4:	4606      	mov	r6, r0
 80101e6:	460f      	mov	r7, r1
 80101e8:	2d00      	cmp	r5, #0
 80101ea:	d042      	beq.n	8010272 <__kernel_rem_pio2+0x272>
 80101ec:	4658      	mov	r0, fp
 80101ee:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8010308 <__kernel_rem_pio2+0x308>
 80101f2:	f000 fa5d 	bl	80106b0 <scalbn>
 80101f6:	4630      	mov	r0, r6
 80101f8:	4639      	mov	r1, r7
 80101fa:	ec53 2b10 	vmov	r2, r3, d0
 80101fe:	f7f0 f853 	bl	80002a8 <__aeabi_dsub>
 8010202:	4606      	mov	r6, r0
 8010204:	460f      	mov	r7, r1
 8010206:	e034      	b.n	8010272 <__kernel_rem_pio2+0x272>
 8010208:	4b44      	ldr	r3, [pc, #272]	@ (801031c <__kernel_rem_pio2+0x31c>)
 801020a:	2200      	movs	r2, #0
 801020c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010210:	f7f0 fa02 	bl	8000618 <__aeabi_dmul>
 8010214:	f7f0 fcb0 	bl	8000b78 <__aeabi_d2iz>
 8010218:	f7f0 f994 	bl	8000544 <__aeabi_i2d>
 801021c:	4b40      	ldr	r3, [pc, #256]	@ (8010320 <__kernel_rem_pio2+0x320>)
 801021e:	2200      	movs	r2, #0
 8010220:	4606      	mov	r6, r0
 8010222:	460f      	mov	r7, r1
 8010224:	f7f0 f9f8 	bl	8000618 <__aeabi_dmul>
 8010228:	4602      	mov	r2, r0
 801022a:	460b      	mov	r3, r1
 801022c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010230:	f7f0 f83a 	bl	80002a8 <__aeabi_dsub>
 8010234:	f7f0 fca0 	bl	8000b78 <__aeabi_d2iz>
 8010238:	e9d5 2300 	ldrd	r2, r3, [r5]
 801023c:	f849 0b04 	str.w	r0, [r9], #4
 8010240:	4639      	mov	r1, r7
 8010242:	4630      	mov	r0, r6
 8010244:	f7f0 f832 	bl	80002ac <__adddf3>
 8010248:	f10a 3aff 	add.w	sl, sl, #4294967295
 801024c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010250:	e75d      	b.n	801010e <__kernel_rem_pio2+0x10e>
 8010252:	d107      	bne.n	8010264 <__kernel_rem_pio2+0x264>
 8010254:	f108 33ff 	add.w	r3, r8, #4294967295
 8010258:	aa0c      	add	r2, sp, #48	@ 0x30
 801025a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801025e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8010262:	e79e      	b.n	80101a2 <__kernel_rem_pio2+0x1a2>
 8010264:	4b2f      	ldr	r3, [pc, #188]	@ (8010324 <__kernel_rem_pio2+0x324>)
 8010266:	2200      	movs	r2, #0
 8010268:	f7f0 fc5c 	bl	8000b24 <__aeabi_dcmpge>
 801026c:	2800      	cmp	r0, #0
 801026e:	d143      	bne.n	80102f8 <__kernel_rem_pio2+0x2f8>
 8010270:	4681      	mov	r9, r0
 8010272:	2200      	movs	r2, #0
 8010274:	2300      	movs	r3, #0
 8010276:	4630      	mov	r0, r6
 8010278:	4639      	mov	r1, r7
 801027a:	f7f0 fc35 	bl	8000ae8 <__aeabi_dcmpeq>
 801027e:	2800      	cmp	r0, #0
 8010280:	f000 80bf 	beq.w	8010402 <__kernel_rem_pio2+0x402>
 8010284:	f108 33ff 	add.w	r3, r8, #4294967295
 8010288:	2200      	movs	r2, #0
 801028a:	9900      	ldr	r1, [sp, #0]
 801028c:	428b      	cmp	r3, r1
 801028e:	da6e      	bge.n	801036e <__kernel_rem_pio2+0x36e>
 8010290:	2a00      	cmp	r2, #0
 8010292:	f000 8089 	beq.w	80103a8 <__kernel_rem_pio2+0x3a8>
 8010296:	f108 38ff 	add.w	r8, r8, #4294967295
 801029a:	ab0c      	add	r3, sp, #48	@ 0x30
 801029c:	f1ab 0b18 	sub.w	fp, fp, #24
 80102a0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d0f6      	beq.n	8010296 <__kernel_rem_pio2+0x296>
 80102a8:	4658      	mov	r0, fp
 80102aa:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8010308 <__kernel_rem_pio2+0x308>
 80102ae:	f000 f9ff 	bl	80106b0 <scalbn>
 80102b2:	f108 0301 	add.w	r3, r8, #1
 80102b6:	00da      	lsls	r2, r3, #3
 80102b8:	9205      	str	r2, [sp, #20]
 80102ba:	ec55 4b10 	vmov	r4, r5, d0
 80102be:	aa70      	add	r2, sp, #448	@ 0x1c0
 80102c0:	f8df b058 	ldr.w	fp, [pc, #88]	@ 801031c <__kernel_rem_pio2+0x31c>
 80102c4:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 80102c8:	4646      	mov	r6, r8
 80102ca:	f04f 0a00 	mov.w	sl, #0
 80102ce:	2e00      	cmp	r6, #0
 80102d0:	f280 80cf 	bge.w	8010472 <__kernel_rem_pio2+0x472>
 80102d4:	4644      	mov	r4, r8
 80102d6:	2c00      	cmp	r4, #0
 80102d8:	f2c0 80fd 	blt.w	80104d6 <__kernel_rem_pio2+0x4d6>
 80102dc:	4b12      	ldr	r3, [pc, #72]	@ (8010328 <__kernel_rem_pio2+0x328>)
 80102de:	461f      	mov	r7, r3
 80102e0:	ab70      	add	r3, sp, #448	@ 0x1c0
 80102e2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80102e6:	9306      	str	r3, [sp, #24]
 80102e8:	f04f 0a00 	mov.w	sl, #0
 80102ec:	f04f 0b00 	mov.w	fp, #0
 80102f0:	2600      	movs	r6, #0
 80102f2:	eba8 0504 	sub.w	r5, r8, r4
 80102f6:	e0e2      	b.n	80104be <__kernel_rem_pio2+0x4be>
 80102f8:	f04f 0902 	mov.w	r9, #2
 80102fc:	e754      	b.n	80101a8 <__kernel_rem_pio2+0x1a8>
 80102fe:	bf00      	nop
	...
 801030c:	3ff00000 	.word	0x3ff00000
 8010310:	08011028 	.word	0x08011028
 8010314:	40200000 	.word	0x40200000
 8010318:	3ff00000 	.word	0x3ff00000
 801031c:	3e700000 	.word	0x3e700000
 8010320:	41700000 	.word	0x41700000
 8010324:	3fe00000 	.word	0x3fe00000
 8010328:	08010fe8 	.word	0x08010fe8
 801032c:	f854 3b04 	ldr.w	r3, [r4], #4
 8010330:	b945      	cbnz	r5, 8010344 <__kernel_rem_pio2+0x344>
 8010332:	b123      	cbz	r3, 801033e <__kernel_rem_pio2+0x33e>
 8010334:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8010338:	f844 3c04 	str.w	r3, [r4, #-4]
 801033c:	2301      	movs	r3, #1
 801033e:	3201      	adds	r2, #1
 8010340:	461d      	mov	r5, r3
 8010342:	e738      	b.n	80101b6 <__kernel_rem_pio2+0x1b6>
 8010344:	1acb      	subs	r3, r1, r3
 8010346:	e7f7      	b.n	8010338 <__kernel_rem_pio2+0x338>
 8010348:	f108 32ff 	add.w	r2, r8, #4294967295
 801034c:	ab0c      	add	r3, sp, #48	@ 0x30
 801034e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010352:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010356:	a90c      	add	r1, sp, #48	@ 0x30
 8010358:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801035c:	e739      	b.n	80101d2 <__kernel_rem_pio2+0x1d2>
 801035e:	f108 32ff 	add.w	r2, r8, #4294967295
 8010362:	ab0c      	add	r3, sp, #48	@ 0x30
 8010364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010368:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801036c:	e7f3      	b.n	8010356 <__kernel_rem_pio2+0x356>
 801036e:	a90c      	add	r1, sp, #48	@ 0x30
 8010370:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010374:	3b01      	subs	r3, #1
 8010376:	430a      	orrs	r2, r1
 8010378:	e787      	b.n	801028a <__kernel_rem_pio2+0x28a>
 801037a:	3401      	adds	r4, #1
 801037c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010380:	2a00      	cmp	r2, #0
 8010382:	d0fa      	beq.n	801037a <__kernel_rem_pio2+0x37a>
 8010384:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010386:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801038a:	eb0d 0503 	add.w	r5, sp, r3
 801038e:	9b06      	ldr	r3, [sp, #24]
 8010390:	aa20      	add	r2, sp, #128	@ 0x80
 8010392:	4443      	add	r3, r8
 8010394:	f108 0701 	add.w	r7, r8, #1
 8010398:	3d98      	subs	r5, #152	@ 0x98
 801039a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801039e:	4444      	add	r4, r8
 80103a0:	42bc      	cmp	r4, r7
 80103a2:	da04      	bge.n	80103ae <__kernel_rem_pio2+0x3ae>
 80103a4:	46a0      	mov	r8, r4
 80103a6:	e6a2      	b.n	80100ee <__kernel_rem_pio2+0xee>
 80103a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80103aa:	2401      	movs	r4, #1
 80103ac:	e7e6      	b.n	801037c <__kernel_rem_pio2+0x37c>
 80103ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80103b0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80103b4:	f7f0 f8c6 	bl	8000544 <__aeabi_i2d>
 80103b8:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8010680 <__kernel_rem_pio2+0x680>
 80103bc:	e8e6 0102 	strd	r0, r1, [r6], #8
 80103c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80103c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80103c8:	46b2      	mov	sl, r6
 80103ca:	f04f 0800 	mov.w	r8, #0
 80103ce:	9b05      	ldr	r3, [sp, #20]
 80103d0:	4598      	cmp	r8, r3
 80103d2:	dd05      	ble.n	80103e0 <__kernel_rem_pio2+0x3e0>
 80103d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80103d8:	3701      	adds	r7, #1
 80103da:	eca5 7b02 	vstmia	r5!, {d7}
 80103de:	e7df      	b.n	80103a0 <__kernel_rem_pio2+0x3a0>
 80103e0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80103e4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80103e8:	f7f0 f916 	bl	8000618 <__aeabi_dmul>
 80103ec:	4602      	mov	r2, r0
 80103ee:	460b      	mov	r3, r1
 80103f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80103f4:	f7ef ff5a 	bl	80002ac <__adddf3>
 80103f8:	f108 0801 	add.w	r8, r8, #1
 80103fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010400:	e7e5      	b.n	80103ce <__kernel_rem_pio2+0x3ce>
 8010402:	f1cb 0000 	rsb	r0, fp, #0
 8010406:	ec47 6b10 	vmov	d0, r6, r7
 801040a:	f000 f951 	bl	80106b0 <scalbn>
 801040e:	ec55 4b10 	vmov	r4, r5, d0
 8010412:	4b9d      	ldr	r3, [pc, #628]	@ (8010688 <__kernel_rem_pio2+0x688>)
 8010414:	2200      	movs	r2, #0
 8010416:	4620      	mov	r0, r4
 8010418:	4629      	mov	r1, r5
 801041a:	f7f0 fb83 	bl	8000b24 <__aeabi_dcmpge>
 801041e:	b300      	cbz	r0, 8010462 <__kernel_rem_pio2+0x462>
 8010420:	4b9a      	ldr	r3, [pc, #616]	@ (801068c <__kernel_rem_pio2+0x68c>)
 8010422:	2200      	movs	r2, #0
 8010424:	4620      	mov	r0, r4
 8010426:	4629      	mov	r1, r5
 8010428:	f7f0 f8f6 	bl	8000618 <__aeabi_dmul>
 801042c:	f7f0 fba4 	bl	8000b78 <__aeabi_d2iz>
 8010430:	4606      	mov	r6, r0
 8010432:	f7f0 f887 	bl	8000544 <__aeabi_i2d>
 8010436:	4b94      	ldr	r3, [pc, #592]	@ (8010688 <__kernel_rem_pio2+0x688>)
 8010438:	2200      	movs	r2, #0
 801043a:	f7f0 f8ed 	bl	8000618 <__aeabi_dmul>
 801043e:	460b      	mov	r3, r1
 8010440:	4602      	mov	r2, r0
 8010442:	4629      	mov	r1, r5
 8010444:	4620      	mov	r0, r4
 8010446:	f7ef ff2f 	bl	80002a8 <__aeabi_dsub>
 801044a:	f7f0 fb95 	bl	8000b78 <__aeabi_d2iz>
 801044e:	ab0c      	add	r3, sp, #48	@ 0x30
 8010450:	f10b 0b18 	add.w	fp, fp, #24
 8010454:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8010458:	f108 0801 	add.w	r8, r8, #1
 801045c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8010460:	e722      	b.n	80102a8 <__kernel_rem_pio2+0x2a8>
 8010462:	4620      	mov	r0, r4
 8010464:	4629      	mov	r1, r5
 8010466:	f7f0 fb87 	bl	8000b78 <__aeabi_d2iz>
 801046a:	ab0c      	add	r3, sp, #48	@ 0x30
 801046c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8010470:	e71a      	b.n	80102a8 <__kernel_rem_pio2+0x2a8>
 8010472:	ab0c      	add	r3, sp, #48	@ 0x30
 8010474:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010478:	f7f0 f864 	bl	8000544 <__aeabi_i2d>
 801047c:	4622      	mov	r2, r4
 801047e:	462b      	mov	r3, r5
 8010480:	f7f0 f8ca 	bl	8000618 <__aeabi_dmul>
 8010484:	4652      	mov	r2, sl
 8010486:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801048a:	465b      	mov	r3, fp
 801048c:	4620      	mov	r0, r4
 801048e:	4629      	mov	r1, r5
 8010490:	f7f0 f8c2 	bl	8000618 <__aeabi_dmul>
 8010494:	3e01      	subs	r6, #1
 8010496:	4604      	mov	r4, r0
 8010498:	460d      	mov	r5, r1
 801049a:	e718      	b.n	80102ce <__kernel_rem_pio2+0x2ce>
 801049c:	9906      	ldr	r1, [sp, #24]
 801049e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80104a2:	9106      	str	r1, [sp, #24]
 80104a4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 80104a8:	f7f0 f8b6 	bl	8000618 <__aeabi_dmul>
 80104ac:	4602      	mov	r2, r0
 80104ae:	460b      	mov	r3, r1
 80104b0:	4650      	mov	r0, sl
 80104b2:	4659      	mov	r1, fp
 80104b4:	f7ef fefa 	bl	80002ac <__adddf3>
 80104b8:	3601      	adds	r6, #1
 80104ba:	4682      	mov	sl, r0
 80104bc:	468b      	mov	fp, r1
 80104be:	9b00      	ldr	r3, [sp, #0]
 80104c0:	429e      	cmp	r6, r3
 80104c2:	dc01      	bgt.n	80104c8 <__kernel_rem_pio2+0x4c8>
 80104c4:	42b5      	cmp	r5, r6
 80104c6:	dae9      	bge.n	801049c <__kernel_rem_pio2+0x49c>
 80104c8:	ab48      	add	r3, sp, #288	@ 0x120
 80104ca:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80104ce:	e9c5 ab00 	strd	sl, fp, [r5]
 80104d2:	3c01      	subs	r4, #1
 80104d4:	e6ff      	b.n	80102d6 <__kernel_rem_pio2+0x2d6>
 80104d6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80104d8:	2b02      	cmp	r3, #2
 80104da:	dc0b      	bgt.n	80104f4 <__kernel_rem_pio2+0x4f4>
 80104dc:	2b00      	cmp	r3, #0
 80104de:	dc39      	bgt.n	8010554 <__kernel_rem_pio2+0x554>
 80104e0:	d05d      	beq.n	801059e <__kernel_rem_pio2+0x59e>
 80104e2:	9b02      	ldr	r3, [sp, #8]
 80104e4:	f003 0007 	and.w	r0, r3, #7
 80104e8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80104ec:	ecbd 8b02 	vpop	{d8}
 80104f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104f4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80104f6:	2b03      	cmp	r3, #3
 80104f8:	d1f3      	bne.n	80104e2 <__kernel_rem_pio2+0x4e2>
 80104fa:	9b05      	ldr	r3, [sp, #20]
 80104fc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010500:	eb0d 0403 	add.w	r4, sp, r3
 8010504:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8010508:	4625      	mov	r5, r4
 801050a:	46c2      	mov	sl, r8
 801050c:	f1ba 0f00 	cmp.w	sl, #0
 8010510:	f1a5 0508 	sub.w	r5, r5, #8
 8010514:	dc6b      	bgt.n	80105ee <__kernel_rem_pio2+0x5ee>
 8010516:	4645      	mov	r5, r8
 8010518:	2d01      	cmp	r5, #1
 801051a:	f1a4 0408 	sub.w	r4, r4, #8
 801051e:	f300 8087 	bgt.w	8010630 <__kernel_rem_pio2+0x630>
 8010522:	9c05      	ldr	r4, [sp, #20]
 8010524:	ab48      	add	r3, sp, #288	@ 0x120
 8010526:	441c      	add	r4, r3
 8010528:	2000      	movs	r0, #0
 801052a:	2100      	movs	r1, #0
 801052c:	f1b8 0f01 	cmp.w	r8, #1
 8010530:	f300 809c 	bgt.w	801066c <__kernel_rem_pio2+0x66c>
 8010534:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8010538:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 801053c:	f1b9 0f00 	cmp.w	r9, #0
 8010540:	f040 80a6 	bne.w	8010690 <__kernel_rem_pio2+0x690>
 8010544:	9b04      	ldr	r3, [sp, #16]
 8010546:	e9c3 7800 	strd	r7, r8, [r3]
 801054a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 801054e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8010552:	e7c6      	b.n	80104e2 <__kernel_rem_pio2+0x4e2>
 8010554:	9d05      	ldr	r5, [sp, #20]
 8010556:	ab48      	add	r3, sp, #288	@ 0x120
 8010558:	441d      	add	r5, r3
 801055a:	4644      	mov	r4, r8
 801055c:	2000      	movs	r0, #0
 801055e:	2100      	movs	r1, #0
 8010560:	2c00      	cmp	r4, #0
 8010562:	da35      	bge.n	80105d0 <__kernel_rem_pio2+0x5d0>
 8010564:	f1b9 0f00 	cmp.w	r9, #0
 8010568:	d038      	beq.n	80105dc <__kernel_rem_pio2+0x5dc>
 801056a:	4602      	mov	r2, r0
 801056c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010570:	9c04      	ldr	r4, [sp, #16]
 8010572:	e9c4 2300 	strd	r2, r3, [r4]
 8010576:	4602      	mov	r2, r0
 8010578:	460b      	mov	r3, r1
 801057a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801057e:	f7ef fe93 	bl	80002a8 <__aeabi_dsub>
 8010582:	ad4a      	add	r5, sp, #296	@ 0x128
 8010584:	2401      	movs	r4, #1
 8010586:	45a0      	cmp	r8, r4
 8010588:	da2b      	bge.n	80105e2 <__kernel_rem_pio2+0x5e2>
 801058a:	f1b9 0f00 	cmp.w	r9, #0
 801058e:	d002      	beq.n	8010596 <__kernel_rem_pio2+0x596>
 8010590:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010594:	4619      	mov	r1, r3
 8010596:	9b04      	ldr	r3, [sp, #16]
 8010598:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801059c:	e7a1      	b.n	80104e2 <__kernel_rem_pio2+0x4e2>
 801059e:	9c05      	ldr	r4, [sp, #20]
 80105a0:	ab48      	add	r3, sp, #288	@ 0x120
 80105a2:	441c      	add	r4, r3
 80105a4:	2000      	movs	r0, #0
 80105a6:	2100      	movs	r1, #0
 80105a8:	f1b8 0f00 	cmp.w	r8, #0
 80105ac:	da09      	bge.n	80105c2 <__kernel_rem_pio2+0x5c2>
 80105ae:	f1b9 0f00 	cmp.w	r9, #0
 80105b2:	d002      	beq.n	80105ba <__kernel_rem_pio2+0x5ba>
 80105b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80105b8:	4619      	mov	r1, r3
 80105ba:	9b04      	ldr	r3, [sp, #16]
 80105bc:	e9c3 0100 	strd	r0, r1, [r3]
 80105c0:	e78f      	b.n	80104e2 <__kernel_rem_pio2+0x4e2>
 80105c2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80105c6:	f7ef fe71 	bl	80002ac <__adddf3>
 80105ca:	f108 38ff 	add.w	r8, r8, #4294967295
 80105ce:	e7eb      	b.n	80105a8 <__kernel_rem_pio2+0x5a8>
 80105d0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80105d4:	f7ef fe6a 	bl	80002ac <__adddf3>
 80105d8:	3c01      	subs	r4, #1
 80105da:	e7c1      	b.n	8010560 <__kernel_rem_pio2+0x560>
 80105dc:	4602      	mov	r2, r0
 80105de:	460b      	mov	r3, r1
 80105e0:	e7c6      	b.n	8010570 <__kernel_rem_pio2+0x570>
 80105e2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80105e6:	f7ef fe61 	bl	80002ac <__adddf3>
 80105ea:	3401      	adds	r4, #1
 80105ec:	e7cb      	b.n	8010586 <__kernel_rem_pio2+0x586>
 80105ee:	ed95 7b00 	vldr	d7, [r5]
 80105f2:	ed8d 7b00 	vstr	d7, [sp]
 80105f6:	ed95 7b02 	vldr	d7, [r5, #8]
 80105fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80105fe:	ec53 2b17 	vmov	r2, r3, d7
 8010602:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010606:	f7ef fe51 	bl	80002ac <__adddf3>
 801060a:	4602      	mov	r2, r0
 801060c:	460b      	mov	r3, r1
 801060e:	4606      	mov	r6, r0
 8010610:	460f      	mov	r7, r1
 8010612:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010616:	f7ef fe47 	bl	80002a8 <__aeabi_dsub>
 801061a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801061e:	f7ef fe45 	bl	80002ac <__adddf3>
 8010622:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010626:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801062a:	e9c5 6700 	strd	r6, r7, [r5]
 801062e:	e76d      	b.n	801050c <__kernel_rem_pio2+0x50c>
 8010630:	ed94 7b00 	vldr	d7, [r4]
 8010634:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8010638:	ec51 0b17 	vmov	r0, r1, d7
 801063c:	4652      	mov	r2, sl
 801063e:	465b      	mov	r3, fp
 8010640:	ed8d 7b00 	vstr	d7, [sp]
 8010644:	f7ef fe32 	bl	80002ac <__adddf3>
 8010648:	4602      	mov	r2, r0
 801064a:	460b      	mov	r3, r1
 801064c:	4606      	mov	r6, r0
 801064e:	460f      	mov	r7, r1
 8010650:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010654:	f7ef fe28 	bl	80002a8 <__aeabi_dsub>
 8010658:	4652      	mov	r2, sl
 801065a:	465b      	mov	r3, fp
 801065c:	f7ef fe26 	bl	80002ac <__adddf3>
 8010660:	3d01      	subs	r5, #1
 8010662:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010666:	e9c4 6700 	strd	r6, r7, [r4]
 801066a:	e755      	b.n	8010518 <__kernel_rem_pio2+0x518>
 801066c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010670:	f7ef fe1c 	bl	80002ac <__adddf3>
 8010674:	f108 38ff 	add.w	r8, r8, #4294967295
 8010678:	e758      	b.n	801052c <__kernel_rem_pio2+0x52c>
 801067a:	bf00      	nop
 801067c:	f3af 8000 	nop.w
	...
 8010688:	41700000 	.word	0x41700000
 801068c:	3e700000 	.word	0x3e700000
 8010690:	9b04      	ldr	r3, [sp, #16]
 8010692:	9a04      	ldr	r2, [sp, #16]
 8010694:	601f      	str	r7, [r3, #0]
 8010696:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 801069a:	605c      	str	r4, [r3, #4]
 801069c:	609d      	str	r5, [r3, #8]
 801069e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80106a2:	60d3      	str	r3, [r2, #12]
 80106a4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80106a8:	6110      	str	r0, [r2, #16]
 80106aa:	6153      	str	r3, [r2, #20]
 80106ac:	e719      	b.n	80104e2 <__kernel_rem_pio2+0x4e2>
 80106ae:	bf00      	nop

080106b0 <scalbn>:
 80106b0:	b570      	push	{r4, r5, r6, lr}
 80106b2:	ec55 4b10 	vmov	r4, r5, d0
 80106b6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80106ba:	4606      	mov	r6, r0
 80106bc:	462b      	mov	r3, r5
 80106be:	b991      	cbnz	r1, 80106e6 <scalbn+0x36>
 80106c0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80106c4:	4323      	orrs	r3, r4
 80106c6:	d03d      	beq.n	8010744 <scalbn+0x94>
 80106c8:	4b35      	ldr	r3, [pc, #212]	@ (80107a0 <scalbn+0xf0>)
 80106ca:	4620      	mov	r0, r4
 80106cc:	4629      	mov	r1, r5
 80106ce:	2200      	movs	r2, #0
 80106d0:	f7ef ffa2 	bl	8000618 <__aeabi_dmul>
 80106d4:	4b33      	ldr	r3, [pc, #204]	@ (80107a4 <scalbn+0xf4>)
 80106d6:	429e      	cmp	r6, r3
 80106d8:	4604      	mov	r4, r0
 80106da:	460d      	mov	r5, r1
 80106dc:	da0f      	bge.n	80106fe <scalbn+0x4e>
 80106de:	a328      	add	r3, pc, #160	@ (adr r3, 8010780 <scalbn+0xd0>)
 80106e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106e4:	e01e      	b.n	8010724 <scalbn+0x74>
 80106e6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80106ea:	4291      	cmp	r1, r2
 80106ec:	d10b      	bne.n	8010706 <scalbn+0x56>
 80106ee:	4622      	mov	r2, r4
 80106f0:	4620      	mov	r0, r4
 80106f2:	4629      	mov	r1, r5
 80106f4:	f7ef fdda 	bl	80002ac <__adddf3>
 80106f8:	4604      	mov	r4, r0
 80106fa:	460d      	mov	r5, r1
 80106fc:	e022      	b.n	8010744 <scalbn+0x94>
 80106fe:	460b      	mov	r3, r1
 8010700:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010704:	3936      	subs	r1, #54	@ 0x36
 8010706:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801070a:	4296      	cmp	r6, r2
 801070c:	dd0d      	ble.n	801072a <scalbn+0x7a>
 801070e:	2d00      	cmp	r5, #0
 8010710:	a11d      	add	r1, pc, #116	@ (adr r1, 8010788 <scalbn+0xd8>)
 8010712:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010716:	da02      	bge.n	801071e <scalbn+0x6e>
 8010718:	a11d      	add	r1, pc, #116	@ (adr r1, 8010790 <scalbn+0xe0>)
 801071a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801071e:	a31a      	add	r3, pc, #104	@ (adr r3, 8010788 <scalbn+0xd8>)
 8010720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010724:	f7ef ff78 	bl	8000618 <__aeabi_dmul>
 8010728:	e7e6      	b.n	80106f8 <scalbn+0x48>
 801072a:	1872      	adds	r2, r6, r1
 801072c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8010730:	428a      	cmp	r2, r1
 8010732:	dcec      	bgt.n	801070e <scalbn+0x5e>
 8010734:	2a00      	cmp	r2, #0
 8010736:	dd08      	ble.n	801074a <scalbn+0x9a>
 8010738:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801073c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8010740:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010744:	ec45 4b10 	vmov	d0, r4, r5
 8010748:	bd70      	pop	{r4, r5, r6, pc}
 801074a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801074e:	da08      	bge.n	8010762 <scalbn+0xb2>
 8010750:	2d00      	cmp	r5, #0
 8010752:	a10b      	add	r1, pc, #44	@ (adr r1, 8010780 <scalbn+0xd0>)
 8010754:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010758:	dac1      	bge.n	80106de <scalbn+0x2e>
 801075a:	a10f      	add	r1, pc, #60	@ (adr r1, 8010798 <scalbn+0xe8>)
 801075c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010760:	e7bd      	b.n	80106de <scalbn+0x2e>
 8010762:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010766:	3236      	adds	r2, #54	@ 0x36
 8010768:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 801076c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010770:	4620      	mov	r0, r4
 8010772:	4b0d      	ldr	r3, [pc, #52]	@ (80107a8 <scalbn+0xf8>)
 8010774:	4629      	mov	r1, r5
 8010776:	2200      	movs	r2, #0
 8010778:	e7d4      	b.n	8010724 <scalbn+0x74>
 801077a:	bf00      	nop
 801077c:	f3af 8000 	nop.w
 8010780:	c2f8f359 	.word	0xc2f8f359
 8010784:	01a56e1f 	.word	0x01a56e1f
 8010788:	8800759c 	.word	0x8800759c
 801078c:	7e37e43c 	.word	0x7e37e43c
 8010790:	8800759c 	.word	0x8800759c
 8010794:	fe37e43c 	.word	0xfe37e43c
 8010798:	c2f8f359 	.word	0xc2f8f359
 801079c:	81a56e1f 	.word	0x81a56e1f
 80107a0:	43500000 	.word	0x43500000
 80107a4:	ffff3cb0 	.word	0xffff3cb0
 80107a8:	3c900000 	.word	0x3c900000
 80107ac:	00000000 	.word	0x00000000

080107b0 <floor>:
 80107b0:	ec51 0b10 	vmov	r0, r1, d0
 80107b4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80107b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107bc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80107c0:	2e13      	cmp	r6, #19
 80107c2:	460c      	mov	r4, r1
 80107c4:	4605      	mov	r5, r0
 80107c6:	4680      	mov	r8, r0
 80107c8:	dc34      	bgt.n	8010834 <floor+0x84>
 80107ca:	2e00      	cmp	r6, #0
 80107cc:	da17      	bge.n	80107fe <floor+0x4e>
 80107ce:	a332      	add	r3, pc, #200	@ (adr r3, 8010898 <floor+0xe8>)
 80107d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107d4:	f7ef fd6a 	bl	80002ac <__adddf3>
 80107d8:	2200      	movs	r2, #0
 80107da:	2300      	movs	r3, #0
 80107dc:	f7f0 f9ac 	bl	8000b38 <__aeabi_dcmpgt>
 80107e0:	b150      	cbz	r0, 80107f8 <floor+0x48>
 80107e2:	2c00      	cmp	r4, #0
 80107e4:	da55      	bge.n	8010892 <floor+0xe2>
 80107e6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80107ea:	432c      	orrs	r4, r5
 80107ec:	2500      	movs	r5, #0
 80107ee:	42ac      	cmp	r4, r5
 80107f0:	4c2b      	ldr	r4, [pc, #172]	@ (80108a0 <floor+0xf0>)
 80107f2:	bf08      	it	eq
 80107f4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80107f8:	4621      	mov	r1, r4
 80107fa:	4628      	mov	r0, r5
 80107fc:	e023      	b.n	8010846 <floor+0x96>
 80107fe:	4f29      	ldr	r7, [pc, #164]	@ (80108a4 <floor+0xf4>)
 8010800:	4137      	asrs	r7, r6
 8010802:	ea01 0307 	and.w	r3, r1, r7
 8010806:	4303      	orrs	r3, r0
 8010808:	d01d      	beq.n	8010846 <floor+0x96>
 801080a:	a323      	add	r3, pc, #140	@ (adr r3, 8010898 <floor+0xe8>)
 801080c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010810:	f7ef fd4c 	bl	80002ac <__adddf3>
 8010814:	2200      	movs	r2, #0
 8010816:	2300      	movs	r3, #0
 8010818:	f7f0 f98e 	bl	8000b38 <__aeabi_dcmpgt>
 801081c:	2800      	cmp	r0, #0
 801081e:	d0eb      	beq.n	80107f8 <floor+0x48>
 8010820:	2c00      	cmp	r4, #0
 8010822:	bfbe      	ittt	lt
 8010824:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8010828:	4133      	asrlt	r3, r6
 801082a:	18e4      	addlt	r4, r4, r3
 801082c:	ea24 0407 	bic.w	r4, r4, r7
 8010830:	2500      	movs	r5, #0
 8010832:	e7e1      	b.n	80107f8 <floor+0x48>
 8010834:	2e33      	cmp	r6, #51	@ 0x33
 8010836:	dd0a      	ble.n	801084e <floor+0x9e>
 8010838:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801083c:	d103      	bne.n	8010846 <floor+0x96>
 801083e:	4602      	mov	r2, r0
 8010840:	460b      	mov	r3, r1
 8010842:	f7ef fd33 	bl	80002ac <__adddf3>
 8010846:	ec41 0b10 	vmov	d0, r0, r1
 801084a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801084e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8010852:	f04f 37ff 	mov.w	r7, #4294967295
 8010856:	40df      	lsrs	r7, r3
 8010858:	4207      	tst	r7, r0
 801085a:	d0f4      	beq.n	8010846 <floor+0x96>
 801085c:	a30e      	add	r3, pc, #56	@ (adr r3, 8010898 <floor+0xe8>)
 801085e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010862:	f7ef fd23 	bl	80002ac <__adddf3>
 8010866:	2200      	movs	r2, #0
 8010868:	2300      	movs	r3, #0
 801086a:	f7f0 f965 	bl	8000b38 <__aeabi_dcmpgt>
 801086e:	2800      	cmp	r0, #0
 8010870:	d0c2      	beq.n	80107f8 <floor+0x48>
 8010872:	2c00      	cmp	r4, #0
 8010874:	da0a      	bge.n	801088c <floor+0xdc>
 8010876:	2e14      	cmp	r6, #20
 8010878:	d101      	bne.n	801087e <floor+0xce>
 801087a:	3401      	adds	r4, #1
 801087c:	e006      	b.n	801088c <floor+0xdc>
 801087e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8010882:	2301      	movs	r3, #1
 8010884:	40b3      	lsls	r3, r6
 8010886:	441d      	add	r5, r3
 8010888:	4545      	cmp	r5, r8
 801088a:	d3f6      	bcc.n	801087a <floor+0xca>
 801088c:	ea25 0507 	bic.w	r5, r5, r7
 8010890:	e7b2      	b.n	80107f8 <floor+0x48>
 8010892:	2500      	movs	r5, #0
 8010894:	462c      	mov	r4, r5
 8010896:	e7af      	b.n	80107f8 <floor+0x48>
 8010898:	8800759c 	.word	0x8800759c
 801089c:	7e37e43c 	.word	0x7e37e43c
 80108a0:	bff00000 	.word	0xbff00000
 80108a4:	000fffff 	.word	0x000fffff

080108a8 <_init>:
 80108a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108aa:	bf00      	nop
 80108ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80108ae:	bc08      	pop	{r3}
 80108b0:	469e      	mov	lr, r3
 80108b2:	4770      	bx	lr

080108b4 <_fini>:
 80108b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108b6:	bf00      	nop
 80108b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80108ba:	bc08      	pop	{r3}
 80108bc:	469e      	mov	lr, r3
 80108be:	4770      	bx	lr
