

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Sun Dec 20 17:06:49 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	text1,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14  0000                     
    15                           ; Version 2.20
    16                           ; Generated 12/02/2020 GMT
    17                           ; 
    18                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     _T2CONbits	set	4042
    50  0000                     _TRISCbits	set	3988
    51  0000                     _CCP1CONbits	set	4029
    52  0000                     _PR2	set	4043
    53  0000                     _CCPR1L	set	4030
    54  0000                     _CCP1CON	set	4029
    55  0000                     _PORTBbits	set	3969
    56  0000                     _TRISBbits	set	3987
    57                           
    58                           ; #config settings
    59                           
    60                           	psect	cinit
    61  007F2E                     __pcinit:
    62                           	callstack 0
    63  007F2E                     start_initialization:
    64                           	callstack 0
    65  007F2E                     __initialization:
    66                           	callstack 0
    67                           
    68                           ; Clear objects allocated to COMRAM (1 bytes)
    69  007F2E  6A03               	clrf	__pbssCOMRAM& (0+255),c
    70  007F30                     end_of_initialization:
    71                           	callstack 0
    72  007F30                     __end_of__initialization:
    73                           	callstack 0
    74  007F30  0100               	movlb	0
    75  007F32  EFAE  F03F         	goto	_main	;jump to C main() function
    76                           
    77                           	psect	bssCOMRAM
    78  000003                     __pbssCOMRAM:
    79                           	callstack 0
    80  000003                     _duty:
    81                           	callstack 0
    82  000003                     	ds	1
    83                           
    84                           	psect	cstackCOMRAM
    85  000001                     __pcstackCOMRAM:
    86                           	callstack 0
    87  000001                     ??_main:
    88                           
    89                           ; 1 bytes @ 0x0
    90  000001                     	ds	2
    91                           
    92 ;;
    93 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    94 ;;
    95 ;; *************** function _main *****************
    96 ;; Defined at:
    97 ;;		line 19 in file "Programa_principal.c"
    98 ;; Parameters:    Size  Location     Type
    99 ;;		None
   100 ;; Auto vars:     Size  Location     Type
   101 ;;		None
   102 ;; Return value:  Size  Location     Type
   103 ;;                  1    wreg      void 
   104 ;; Registers used:
   105 ;;		wreg, status,2, status,0, cstack
   106 ;; Tracked objects:
   107 ;;		On entry : 0/0
   108 ;;		On exit  : 0/0
   109 ;;		Unchanged: 0/0
   110 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   111 ;;      Params:         0       0       0       0       0       0       0       0       0
   112 ;;      Locals:         0       0       0       0       0       0       0       0       0
   113 ;;      Temps:          2       0       0       0       0       0       0       0       0
   114 ;;      Totals:         2       0       0       0       0       0       0       0       0
   115 ;;Total ram usage:        2 bytes
   116 ;; Hardware stack levels required when called:    1
   117 ;; This function calls:
   118 ;;		_PWM_Init
   119 ;; This function is called by:
   120 ;;		Startup code after reset
   121 ;; This function uses a non-reentrant model
   122 ;;
   123                           
   124                           	psect	text0
   125  007F5C                     __ptext0:
   126                           	callstack 0
   127  007F5C                     _main:
   128                           	callstack 30
   129  007F5C                     
   130                           ;Programa_principal.c: 20:     PWM_Init();
   131  007F5C  EC9B  F03F         	call	_PWM_Init	;wreg free
   132  007F60                     
   133                           ;Programa_principal.c: 21:     TRISBbits.RB0 = 1;
   134  007F60  8093               	bsf	147,0,c	;volatile
   135  007F62                     
   136                           ;Programa_principal.c: 22:     TRISBbits.RB1 = 1;
   137  007F62  8293               	bsf	147,1,c	;volatile
   138  007F64                     l727:
   139                           
   140                           ;Programa_principal.c: 24:         if(PORTBbits.RB0 == 0){
   141  007F64  B081               	btfsc	129,0,c	;volatile
   142  007F66  EFB7  F03F         	goto	u11
   143  007F6A  EFB9  F03F         	goto	u10
   144  007F6E                     u11:
   145  007F6E  EFD0  F03F         	goto	l737
   146  007F72                     u10:
   147  007F72                     
   148                           ;Programa_principal.c: 25:             duty++;
   149  007F72  2A03               	incf	_duty^0,f,c
   150  007F74                     
   151                           ;Programa_principal.c: 26:             if(duty == 0b00110100){
   152  007F74  0E34               	movlw	52
   153  007F76  1803               	xorwf	_duty^0,w,c
   154  007F78  A4D8               	btfss	status,2,c
   155  007F7A  EFC1  F03F         	goto	u21
   156  007F7E  EFC3  F03F         	goto	u20
   157  007F82                     u21:
   158  007F82  EFC5  F03F         	goto	l735
   159  007F86                     u20:
   160  007F86                     
   161                           ;Programa_principal.c: 27:                 duty = 0b00110011;
   162  007F86  0E33               	movlw	51
   163  007F88  6E03               	movwf	_duty^0,c
   164  007F8A                     l735:
   165                           
   166                           ;Programa_principal.c: 47:             _delay((unsigned long)((50)*(20000000UL/4000.0)))
      +                          ;
   167  007F8A  0E02               	movlw	2
   168  007F8C  6E02               	movwf	(??_main+1)^0,c
   169  007F8E  0E45               	movlw	69
   170  007F90  6E01               	movwf	??_main^0,c
   171  007F92  0EAA               	movlw	170
   172  007F94                     u57:
   173  007F94  2EE8               	decfsz	wreg,f,c
   174  007F96  D7FE               	bra	u57
   175  007F98  2E01               	decfsz	??_main^0,f,c
   176  007F9A  D7FC               	bra	u57
   177  007F9C  2E02               	decfsz	(??_main+1)^0,f,c
   178  007F9E  D7FA               	bra	u57
   179  007FA0                     l737:
   180                           
   181                           ;Programa_principal.c: 49:         if(PORTBbits.RB1 == 0){
   182  007FA0  B281               	btfsc	129,1,c	;volatile
   183  007FA2  EFD5  F03F         	goto	u31
   184  007FA6  EFD7  F03F         	goto	u30
   185  007FAA                     u31:
   186  007FAA  EFED  F03F         	goto	l747
   187  007FAE                     u30:
   188  007FAE                     
   189                           ;Programa_principal.c: 50:             duty--;
   190  007FAE  0603               	decf	_duty^0,f,c
   191  007FB0                     
   192                           ;Programa_principal.c: 51:             if(duty == 0b00000000){
   193  007FB0  5003               	movf	_duty^0,w,c
   194  007FB2  A4D8               	btfss	status,2,c
   195  007FB4  EFDE  F03F         	goto	u41
   196  007FB8  EFE0  F03F         	goto	u40
   197  007FBC                     u41:
   198  007FBC  EFE2  F03F         	goto	l745
   199  007FC0                     u40:
   200  007FC0                     
   201                           ;Programa_principal.c: 52:                 duty = 0b00000001;
   202  007FC0  0E01               	movlw	1
   203  007FC2  6E03               	movwf	_duty^0,c
   204  007FC4                     l745:
   205                           
   206                           ;Programa_principal.c: 56:             _delay((unsigned long)((50)*(20000000UL/4000.0)))
      +                          ;
   207  007FC4  0E02               	movlw	2
   208  007FC6  6E02               	movwf	(??_main+1)^0,c
   209  007FC8  0E45               	movlw	69
   210  007FCA  6E01               	movwf	??_main^0,c
   211  007FCC  0EAA               	movlw	170
   212  007FCE                     u67:
   213  007FCE  2EE8               	decfsz	wreg,f,c
   214  007FD0  D7FE               	bra	u67
   215  007FD2  2E01               	decfsz	??_main^0,f,c
   216  007FD4  D7FC               	bra	u67
   217  007FD6  2E02               	decfsz	(??_main+1)^0,f,c
   218  007FD8  D7FA               	bra	u67
   219  007FDA                     l747:
   220                           
   221                           ;Programa_principal.c: 58:         CCP1CON = (CCP1CON & 0x0F) | ((duty<<4)& 0x30);
   222  007FDA  C003  F001         	movff	_duty,??_main
   223  007FDE  3A01               	swapf	??_main^0,f,c
   224  007FE0  0EF0               	movlw	240
   225  007FE2  1601               	andwf	??_main^0,f,c
   226  007FE4  0E30               	movlw	48
   227  007FE6  1601               	andwf	??_main^0,f,c
   228  007FE8  50BD               	movf	189,w,c	;volatile
   229  007FEA  0B0F               	andlw	15
   230  007FEC  1001               	iorwf	??_main^0,w,c
   231  007FEE  6EBD               	movwf	189,c	;volatile
   232  007FF0                     
   233                           ;Programa_principal.c: 59:         CCPR1L = (duty>>2);
   234  007FF0  4003               	rrncf	_duty^0,w,c
   235  007FF2  42E8               	rrncf	wreg,f,c
   236  007FF4  0B3F               	andlw	63
   237  007FF6  6EBE               	movwf	190,c	;volatile
   238  007FF8  EFB2  F03F         	goto	l727
   239  007FFC  EF00  F000         	goto	start
   240  008000                     __end_of_main:
   241                           	callstack 0
   242                           
   243 ;; *************** function _PWM_Init *****************
   244 ;; Defined at:
   245 ;;		line 6 in file "PWM_Libreria.c"
   246 ;; Parameters:    Size  Location     Type
   247 ;;		None
   248 ;; Auto vars:     Size  Location     Type
   249 ;;		None
   250 ;; Return value:  Size  Location     Type
   251 ;;                  1    wreg      void 
   252 ;; Registers used:
   253 ;;		wreg, status,2
   254 ;; Tracked objects:
   255 ;;		On entry : 0/0
   256 ;;		On exit  : 0/0
   257 ;;		Unchanged: 0/0
   258 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   259 ;;      Params:         0       0       0       0       0       0       0       0       0
   260 ;;      Locals:         0       0       0       0       0       0       0       0       0
   261 ;;      Temps:          0       0       0       0       0       0       0       0       0
   262 ;;      Totals:         0       0       0       0       0       0       0       0       0
   263 ;;Total ram usage:        0 bytes
   264 ;; Hardware stack levels used:    1
   265 ;; This function calls:
   266 ;;		Nothing
   267 ;; This function is called by:
   268 ;;		_main
   269 ;; This function uses a non-reentrant model
   270 ;;
   271                           
   272                           	psect	text1
   273  007F36                     __ptext1:
   274                           	callstack 0
   275  007F36                     _PWM_Init:
   276                           	callstack 30
   277  007F36                     
   278                           ;PWM_Libreria.c: 7:     PR2 = 12;
   279  007F36  0E0C               	movlw	12
   280  007F38  6ECB               	movwf	203,c	;volatile
   281                           
   282                           ;PWM_Libreria.c: 8:     CCPR1L = 0b00000000;
   283  007F3A  0E00               	movlw	0
   284  007F3C  6EBE               	movwf	190,c	;volatile
   285                           
   286                           ;PWM_Libreria.c: 9:     CCP1CONbits.DC1B = 0b01;
   287  007F3E  50BD               	movf	189,w,c	;volatile
   288  007F40  0BCF               	andlw	-49
   289  007F42  0910               	iorlw	16
   290  007F44  6EBD               	movwf	189,c	;volatile
   291  007F46                     
   292                           ;PWM_Libreria.c: 13:     TRISCbits.RC2 = 0;
   293  007F46  9494               	bcf	148,2,c	;volatile
   294  007F48                     
   295                           ;PWM_Libreria.c: 14:     T2CONbits.TMR2ON = 1;
   296  007F48  84CA               	bsf	202,2,c	;volatile
   297                           
   298                           ;PWM_Libreria.c: 15:     T2CONbits.T2CKPS = 0b10;
   299  007F4A  50CA               	movf	202,w,c	;volatile
   300  007F4C  0BFC               	andlw	-4
   301  007F4E  0902               	iorlw	2
   302  007F50  6ECA               	movwf	202,c	;volatile
   303                           
   304                           ;PWM_Libreria.c: 16:     CCP1CONbits.CCP1M = 0b1100;
   305  007F52  50BD               	movf	189,w,c	;volatile
   306  007F54  0BF0               	andlw	-16
   307  007F56  090C               	iorlw	12
   308  007F58  6EBD               	movwf	189,c	;volatile
   309  007F5A  0012               	return		;funcret
   310  007F5C                     __end_of_PWM_Init:
   311                           	callstack 0
   312  0000                     
   313                           	psect	rparam
   314  0000                     
   315                           	psect	idloc
   316                           
   317                           ;Config register IDLOC0 @ 0x200000
   318                           ;	unspecified, using default values
   319  200000                     	org	2097152
   320  200000  FF                 	db	255
   321                           
   322                           ;Config register IDLOC1 @ 0x200001
   323                           ;	unspecified, using default values
   324  200001                     	org	2097153
   325  200001  FF                 	db	255
   326                           
   327                           ;Config register IDLOC2 @ 0x200002
   328                           ;	unspecified, using default values
   329  200002                     	org	2097154
   330  200002  FF                 	db	255
   331                           
   332                           ;Config register IDLOC3 @ 0x200003
   333                           ;	unspecified, using default values
   334  200003                     	org	2097155
   335  200003  FF                 	db	255
   336                           
   337                           ;Config register IDLOC4 @ 0x200004
   338                           ;	unspecified, using default values
   339  200004                     	org	2097156
   340  200004  FF                 	db	255
   341                           
   342                           ;Config register IDLOC5 @ 0x200005
   343                           ;	unspecified, using default values
   344  200005                     	org	2097157
   345  200005  FF                 	db	255
   346                           
   347                           ;Config register IDLOC6 @ 0x200006
   348                           ;	unspecified, using default values
   349  200006                     	org	2097158
   350  200006  FF                 	db	255
   351                           
   352                           ;Config register IDLOC7 @ 0x200007
   353                           ;	unspecified, using default values
   354  200007                     	org	2097159
   355  200007  FF                 	db	255
   356                           
   357                           	psect	config
   358                           
   359                           ;Config register CONFIG1L @ 0x300000
   360                           ;	PLL Prescaler Selection bits
   361                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   362                           ;	System Clock Postscaler Selection bits
   363                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   364                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   365                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   366  300000                     	org	3145728
   367  300000  00                 	db	0
   368                           
   369                           ;Config register CONFIG1H @ 0x300001
   370                           ;	Oscillator Selection bits
   371                           ;	FOSC = HS, HS oscillator (HS)
   372                           ;	Fail-Safe Clock Monitor Enable bit
   373                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   374                           ;	Internal/External Oscillator Switchover bit
   375                           ;	IESO = OFF, Oscillator Switchover mode disabled
   376  300001                     	org	3145729
   377  300001  0C                 	db	12
   378                           
   379                           ;Config register CONFIG2L @ 0x300002
   380                           ;	Power-up Timer Enable bit
   381                           ;	PWRT = ON, PWRT enabled
   382                           ;	Brown-out Reset Enable bits
   383                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   384                           ;	Brown-out Reset Voltage bits
   385                           ;	BORV = 3, Minimum setting 2.05V
   386                           ;	USB Voltage Regulator Enable bit
   387                           ;	VREGEN = OFF, USB voltage regulator disabled
   388  300002                     	org	3145730
   389  300002  18                 	db	24
   390                           
   391                           ;Config register CONFIG2H @ 0x300003
   392                           ;	Watchdog Timer Enable bit
   393                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   394                           ;	Watchdog Timer Postscale Select bits
   395                           ;	WDTPS = 32768, 1:32768
   396  300003                     	org	3145731
   397  300003  1E                 	db	30
   398                           
   399                           ; Padding undefined space
   400  300004                     	org	3145732
   401  300004  FF                 	db	255
   402                           
   403                           ;Config register CONFIG3H @ 0x300005
   404                           ;	CCP2 MUX bit
   405                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   406                           ;	PORTB A/D Enable bit
   407                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   408                           ;	Low-Power Timer 1 Oscillator Enable bit
   409                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   410                           ;	MCLR Pin Enable bit
   411                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   412  300005                     	org	3145733
   413  300005  81                 	db	129
   414                           
   415                           ;Config register CONFIG4L @ 0x300006
   416                           ;	Stack Full/Underflow Reset Enable bit
   417                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   418                           ;	Single-Supply ICSP Enable bit
   419                           ;	LVP = OFF, Single-Supply ICSP disabled
   420                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   421                           ;	ICPRT = OFF, ICPORT disabled
   422                           ;	Extended Instruction Set Enable bit
   423                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   424                           ;	Background Debugger Enable bit
   425                           ;	DEBUG = 0x1, unprogrammed default
   426  300006                     	org	3145734
   427  300006  80                 	db	128
   428                           
   429                           ; Padding undefined space
   430  300007                     	org	3145735
   431  300007  FF                 	db	255
   432                           
   433                           ;Config register CONFIG5L @ 0x300008
   434                           ;	Code Protection bit
   435                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   436                           ;	Code Protection bit
   437                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   438                           ;	Code Protection bit
   439                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   440                           ;	Code Protection bit
   441                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   442  300008                     	org	3145736
   443  300008  0F                 	db	15
   444                           
   445                           ;Config register CONFIG5H @ 0x300009
   446                           ;	Boot Block Code Protection bit
   447                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   448                           ;	Data EEPROM Code Protection bit
   449                           ;	CPD = OFF, Data EEPROM is not code-protected
   450  300009                     	org	3145737
   451  300009  C0                 	db	192
   452                           
   453                           ;Config register CONFIG6L @ 0x30000A
   454                           ;	Write Protection bit
   455                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   456                           ;	Write Protection bit
   457                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   458                           ;	Write Protection bit
   459                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   460                           ;	Write Protection bit
   461                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   462  30000A                     	org	3145738
   463  30000A  0F                 	db	15
   464                           
   465                           ;Config register CONFIG6H @ 0x30000B
   466                           ;	Configuration Register Write Protection bit
   467                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   468                           ;	Boot Block Write Protection bit
   469                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   470                           ;	Data EEPROM Write Protection bit
   471                           ;	WRTD = OFF, Data EEPROM is not write-protected
   472  30000B                     	org	3145739
   473  30000B  E0                 	db	224
   474                           
   475                           ;Config register CONFIG7L @ 0x30000C
   476                           ;	Table Read Protection bit
   477                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   478                           ;	Table Read Protection bit
   479                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   480                           ;	Table Read Protection bit
   481                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   482                           ;	Table Read Protection bit
   483                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   484  30000C                     	org	3145740
   485  30000C  0F                 	db	15
   486                           
   487                           ;Config register CONFIG7H @ 0x30000D
   488                           ;	Boot Block Table Read Protection bit
   489                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   490  30000D                     	org	3145741
   491  30000D  40                 	db	64
   492                           tosu	equ	0xFFF
   493                           tosh	equ	0xFFE
   494                           tosl	equ	0xFFD
   495                           stkptr	equ	0xFFC
   496                           pclatu	equ	0xFFB
   497                           pclath	equ	0xFFA
   498                           pcl	equ	0xFF9
   499                           tblptru	equ	0xFF8
   500                           tblptrh	equ	0xFF7
   501                           tblptrl	equ	0xFF6
   502                           tablat	equ	0xFF5
   503                           prodh	equ	0xFF4
   504                           prodl	equ	0xFF3
   505                           indf0	equ	0xFEF
   506                           postinc0	equ	0xFEE
   507                           postdec0	equ	0xFED
   508                           preinc0	equ	0xFEC
   509                           plusw0	equ	0xFEB
   510                           fsr0h	equ	0xFEA
   511                           fsr0l	equ	0xFE9
   512                           wreg	equ	0xFE8
   513                           indf1	equ	0xFE7
   514                           postinc1	equ	0xFE6
   515                           postdec1	equ	0xFE5
   516                           preinc1	equ	0xFE4
   517                           plusw1	equ	0xFE3
   518                           fsr1h	equ	0xFE2
   519                           fsr1l	equ	0xFE1
   520                           bsr	equ	0xFE0
   521                           indf2	equ	0xFDF
   522                           postinc2	equ	0xFDE
   523                           postdec2	equ	0xFDD
   524                           preinc2	equ	0xFDC
   525                           plusw2	equ	0xFDB
   526                           fsr2h	equ	0xFDA
   527                           fsr2l	equ	0xFD9
   528                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       3
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                           _PWM_Init
 ---------------------------------------------------------------------------------
 (1) _PWM_Init                                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _PWM_Init

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      21        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      2       3       1        3.2%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       3      20        0.0%
DATA                 0      0       3       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Sun Dec 20 17:06:49 2020

                     l39 7F5A                       u10 7F72                       u11 7F6E  
                     u20 7F86                       u21 7F82                       u30 7FAE  
                     u31 7FAA                       u40 7FC0                       u41 7FBC  
                     u57 7F94                       u67 7FCE                      l721 7F5C  
                    l715 7F36                      l731 7F74                      l723 7F60  
                    l717 7F46                      l741 7FB0                      l733 7F86  
                    l725 7F62                      l719 7F48                      l743 7FC0  
                    l735 7F8A                      l727 7F64                      l745 7FC4  
                    l729 7F72                      l737 7FA0                      l739 7FAE  
                    l747 7FDA                      l749 7FF0                      _PR2 000FCB  
                    wreg 000FE8                     _main 7F5C                     _duty 0003  
                   start 0000             ___param_bank 000000                    ?_main 0001  
       __end_of_PWM_Init 7F5C                    status 000FD8          __initialization 7F2E  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 _CCPR1L 000FBE               __accesstop 0060  __end_of__initialization 7F30  
          ___rparam_used 000001           __pcstackCOMRAM 0001                ?_PWM_Init 0001  
                _CCP1CON 000FBD               ??_PWM_Init 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F2E                  __ramtop 0800  
                __ptext0 7F5C                  __ptext1 7F36                _T2CONbits 000FCA  
   end_of_initialization 7F30                _PORTBbits 000F81                _TRISBbits 000F93  
              _TRISCbits 000F94              _CCP1CONbits 000FBD        __size_of_PWM_Init 0026  
    start_initialization 7F2E              __pbssCOMRAM 0003                 _PWM_Init 7F36  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 00A4  
