#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sat Sep 26 16:10:42 2015
# Process ID: 32198
# Log file: /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/vivado.log
# Journal file: /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.xpr
open_bd_design {/home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd}
delete_bd_objs [get_bd_nets ps_FCLK_RESET0_N]
delete_bd_objs [get_bd_ports FCLK_RESET0_N]
startgroup
create_bd_port -dir I -type rst m_axi_aresetn
connect_bd_net [get_bd_pins /hp1/m_axi_aresetn] [get_bd_ports m_axi_aresetn]
endgroup
close_project
open_project /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.xpr
open_bd_design {/home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd}
delete_bd_objs [get_bd_nets ps_FCLK_RESET0_N]
connect_bd_net -net [get_bd_nets PS_SRSTB_1] [get_bd_ports FCLK_RESET0_N] [get_bd_ports PS_SRSTB]
connect_bd_net -net [get_bd_nets PS_SRSTB_1] [get_bd_ports PS_SRSTB] [get_bd_pins hp1/m_axi_aresetn]
connect_bd_net -net [get_bd_nets PS_SRSTB_1] [get_bd_ports PS_SRSTB] [get_bd_pins axi/ARESETN]
connect_bd_net -net [get_bd_nets PS_SRSTB_1] [get_bd_ports PS_SRSTB] [get_bd_pins axi/S00_ARESETN]
connect_bd_net -net [get_bd_nets PS_SRSTB_1] [get_bd_ports PS_SRSTB] [get_bd_pins axi/M00_ARESETN]
regenerate_bd_layout
save_bd_design
generate_target all [get_files  /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd]
write_bd_tcl /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_ps.tcl
