Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sat Jun 14 10:17:37 2025
| Host              : pedro-t31-stick running 64-bit Ubuntu 24.04.2 LTS
| Command           : report_timing_summary -file ./results/timing.rpt
| Design            : top
| Device            : xczu1cg-sbva484
| Speed File        : -1  PRODUCTION 1.30 03-25-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
BSCK-10    Warning           ISERDESE3_parallel_clock_nets                                     4           
BSCK-11    Warning           OSERDESE3_parallel_clock_nets                                     5           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      5           
TIMING-18  Warning           Missing input or output delay                                     14          
XDCB-5     Warning           Runtime inefficient way to find pin objects                       2           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                        2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (8)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: spi_1_sck (HIGH)

 There is 1 register/latch pin with no clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.727        0.000                      0                18327        0.014        0.000                      0                18311       -0.164       -0.779                       5                  9137  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk_pl_0                                                                                             {0.000 5.000}        10.000          100.000         
  clkout0                                                                                            {0.000 3.200}        6.400           156.250         
  clkout1                                                                                            {0.000 0.800}        1.600           625.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
zmod_clk_in                                                                                          {0.000 0.800}        1.600           625.000         
  clkout0_1                                                                                          {0.000 0.800}        1.600           625.000         
    clkout0_1_DIV4_INV                                                                               {3.200 6.400}        6.400           156.250         
  clkout1_1                                                                                          {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                   5.660        0.000                      0                 9722        0.015        0.000                      0                 9722        2.000        0.000                       0                  4140  
  clkout0                                                                                                  4.982        0.000                      0                   48        0.067        0.000                      0                   48        0.574        0.000                       0                    31  
  clkout1                                                                                                                                                                                                                                             -0.164       -0.779                       5                     7  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.763        0.000                      0                  992        0.020        0.000                      0                  992       24.427        0.000                       0                   479  
zmod_clk_in                                                                                                                                                                                                                                            0.080        0.000                       0                     2  
  clkout0_1                                                                                                0.727        0.000                      0                   31        0.054        0.000                      0                   31        0.000        0.000                       0                    41  
  clkout1_1                                                                                                2.298        0.000                      0                 7278        0.014        0.000                      0                 7278        1.760        0.000                       0                  4437  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1_1                                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        5.471        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clkout1_1                                                                                                 49.189        0.000                      0                    8                                                                        
clkout0_1_DIV4_INV                                                                                   clkout1_1                                                                                                  4.941        0.000                      0                   35        0.371        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clkout1_1                                                                                            clkout1_1                                                                                                  4.994        0.000                      0                  105        0.104        0.000                      0                  105  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.712        0.000                      0                  100        0.108        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.321ns (32.360%)  route 2.761ns (67.640%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.620ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.561ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4140, routed)        1.715     1.922    system_i/zynq_ultra_ps_e_0/inst/pl_clk0
    PS8_X0Y0             PS8                                          r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2AWID[11])
                                                      0.725     2.647 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2AWID[11]
                         net (fo=17, routed)          1.178     3.825    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[11]
    SLICE_X2Y169         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     3.864 f  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[2]_i_6__0/O
                         net (fo=1, routed)           0.100     3.964    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[2]_i_6__0_n_0
    SLICE_X2Y169         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     4.064 f  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[2]_i_3__0/O
                         net (fo=2, routed)           0.227     4.290    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[2]_i_3__0_n_0
    SLICE_X2Y163         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     4.330 f  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[58]_i_9__0/O
                         net (fo=1, routed)           0.339     4.669    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[58]_i_9__0_n_0
    SLICE_X1Y161         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     4.846 f  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[58]_i_6__0/O
                         net (fo=8, routed)           0.215     5.062    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match__6
    SLICE_X2Y160         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.063     5.125 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_target[42]_i_1__0/O
                         net (fo=23, routed)          0.363     5.488    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_5
    SLICE_X1Y166         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.665 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1__0/O
                         net (fo=4, routed)           0.339     6.004    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_23
    SLICE_X1Y166         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4140, routed)        1.552    11.719    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X1Y166         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]/C
                         clock pessimism              0.161    11.880    
                         clock uncertainty           -0.174    11.706    
    SLICE_X1Y166         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.042    11.664    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  5.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.072ns (35.821%)  route 0.129ns (64.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.572ns (routing 0.561ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.620ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4140, routed)        1.572     1.739    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X13Y125        FDRE                                         r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.811 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.129     1.940    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X14Y126        SRLC32E                                      r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4140, routed)        1.833     2.040    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X14Y126        SRLC32E                                      r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.161     1.879    
    SLICE_X14Y126        SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.046     1.925    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     PS8/MAXIGP2ACLK    n/a            3.000         10.000      7.000      PS8_X0Y0   system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y1  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 zmod_test_inst/txdata_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zmod_test_inst/txdata_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.446ns (33.082%)  route 0.902ns (66.918%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 9.879 - 6.400 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.185ns, distribution 0.970ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.170ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4140, routed)        1.595     1.802    zmod_test_inst/txdll_inst/axi_aclk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.696 r  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.257     1.953    zmod_test_inst/txdll_inst/clkout0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.981 r  zmod_test_inst/txdll_inst/clk0_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=29, routed)          1.155     3.136    zmod_test_inst/txdivclk
    SLICE_X24Y71         FDRE                                         r  zmod_test_inst/txdata_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.232 r  zmod_test_inst/txdata_reg[0][1]/Q
                         net (fo=2, routed)           0.414     3.646    zmod_test_inst/txdata[0]_3[1]
    SLICE_X25Y71         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.887 r  zmod_test_inst/txdata_reg[0][7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.915    zmod_test_inst/txdata_reg[0][7]_i_1_n_0
    SLICE_X25Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.938 r  zmod_test_inst/txdata_reg[1][7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.966    zmod_test_inst/txdata_reg[1][7]_i_1_n_0
    SLICE_X25Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     4.052 r  zmod_test_inst/txdata_reg[2][7]_i_1/O[2]
                         net (fo=1, routed)           0.432     4.484    zmod_test_inst/p_2_in__0[3]
    SLICE_X24Y73         FDRE                                         r  zmod_test_inst/txdata_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    PS8_X0Y0             PS8                          0.000     6.400 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.540    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.567 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4140, routed)        1.421     7.988    zmod_test_inst/txdll_inst/axi_aclk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.632 r  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.228     8.860    zmod_test_inst/txdll_inst/clkout0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.884 r  zmod_test_inst/txdll_inst/clk0_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=29, routed)          0.995     9.879    zmod_test_inst/txdivclk
    SLICE_X24Y73         FDRE                                         r  zmod_test_inst/txdata_reg[2][3]/C
                         clock pessimism             -0.377     9.502    
                         clock uncertainty           -0.063     9.439    
    SLICE_X24Y73         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     9.466    zmod_test_inst/txdata_reg[2][3]
  -------------------------------------------------------------------
                         required time                          9.466    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  4.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zmod_test_inst/txdata_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zmod_test_inst/genblk1[1].OSERDESE3_txdata/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.039ns (16.828%)  route 0.193ns (83.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Net Delay (Source):      0.590ns (routing 0.097ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.730ns (routing 0.108ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4140, routed)        0.813     0.924    zmod_test_inst/txdll_inst/axi_aclk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.154 r  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.300    zmod_test_inst/txdll_inst/clkout0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.317 r  zmod_test_inst/txdll_inst/clk0_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=29, routed)          0.590     1.907    zmod_test_inst/txdivclk
    SLICE_X24Y71         FDRE                                         r  zmod_test_inst/txdata_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.946 r  zmod_test_inst/txdata_reg[1][0]/Q
                         net (fo=2, routed)           0.193     2.139    zmod_test_inst/txdata[1]_4[0]
    BITSLICE_RX_TX_X0Y62 OSERDESE3                                    r  zmod_test_inst/genblk1[1].OSERDESE3_txdata/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4140, routed)        0.913     1.051    zmod_test_inst/txdll_inst/axi_aclk
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.756 r  zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.922    zmod_test_inst/txdll_inst/clkout0
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.941 r  zmod_test_inst/txdll_inst/clk0_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=29, routed)          0.730     1.671    zmod_test_inst/txdivclk
    BITSLICE_RX_TX_X0Y62 OSERDESE3                                    r  zmod_test_inst/genblk1[1].OSERDESE3_txdata/CLKDIV
                         clock pessimism              0.345     2.016    
    BITSLICE_RX_TX_X0Y62 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.056     2.072    zmod_test_inst/genblk1[1].OSERDESE3_txdata
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLKDIV  n/a            3.200         6.400       3.200      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.440         3.200       1.760      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.440         3.200       1.760      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.049         0.475       0.574      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            5  Failing Endpoints,  Worst Slack       -0.164ns,  Total Violation       -0.779ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { zmod_test_inst/txdll_inst/MMCME4_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin        Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLK  n/a               1.600         1.600       0.000      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a               0.720         0.800       0.080      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a               0.720         0.800       0.080      BITSLICE_RX_TX_X0Y125  zmod_test_inst/OSERDESE3_txclk/CLK
Max Skew          Slow    OSERDESE3/CLK  OSERDESE3/CLKDIV  0.271         0.435       -0.164     BITSLICE_RX_TX_X0Y80   zmod_test_inst/genblk1[2].OSERDESE3_txdata/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.174ns (11.405%)  route 1.352ns (88.595%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -7.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.610ns (routing 0.629ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.538     5.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.610     7.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X16Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y130        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     7.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           0.679     8.250    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X10Y104        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     8.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.207     8.496    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X8Y103         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.466     9.002    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                 15.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.221ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    4.187ns
  Clock Net Delay (Source):      0.810ns (routing 0.319ns, distribution 0.491ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.355ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.736     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.810     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X18Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y133        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.034     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp
    SLICE_X18Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.983     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.919     6.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X18Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                         clock pessimism             -4.187     2.034    
    SLICE_X18Y133        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         50.000      48.501     BUFGCE_X0Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X25Y132  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X25Y132  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zmod_clk_in
  To Clock:  zmod_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zmod_clk_in
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { zmod_clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         1.600       0.101      BUFGCE_X0Y62  zmod_test_inst/rxdll_inst/clkin_ibuf/I
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       1.600       98.400     MMCM_X0Y2     zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.720         0.800       0.080      MMCM_X0Y2     zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.720         0.800       0.080      MMCM_X0Y2     zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 zmod_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            zmod_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout0_1 rise@1.600ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.395ns (48.886%)  route 0.413ns (51.114%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 4.653 - 1.600 ) 
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.185ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.170ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.606     1.225 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.481    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.509 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.288     2.797    zmod_rxclk
    SLICE_X25Y124        FDRE                                         r  zmod_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y124        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     2.892 r  zmod_count_reg[6]/Q
                         net (fo=1, routed)           0.297     3.189    zmod_count_reg_n_0_[6]
    SLICE_X25Y124        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.339 r  zmod_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.367    zmod_count_reg[0]_i_1_n_0
    SLICE_X25Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.390 r  zmod_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.418    zmod_count_reg[8]_i_1_n_0
    SLICE_X25Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.441 r  zmod_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.469    zmod_count_reg[16]_i_1_n_0
    SLICE_X25Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.573 r  zmod_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.032     3.605    zmod_count_reg[24]_i_1_n_12
    SLICE_X25Y127        FDRE                                         r  zmod_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      1.600     1.600 r  
    A4                                                0.000     1.600 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     1.679    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     2.248 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.288    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.288 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     2.590    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.614 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     3.149    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.144     3.293 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.227     3.520    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.544 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.109     4.653    zmod_rxclk
    SLICE_X25Y127        FDRE                                         r  zmod_count_reg[27]/C
                         clock pessimism             -0.297     4.355    
                         clock uncertainty           -0.050     4.306    
    SLICE_X25Y127        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.333    zmod_count_reg[27]
  -------------------------------------------------------------------
                         required time                          4.333    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  0.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zmod_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            led2_green_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.732%)  route 0.078ns (67.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      0.666ns (routing 0.096ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.755ns (routing 0.108ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     0.079    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.368 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.408    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.408 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.564    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.581 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.305     0.886    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.270     0.616 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.761    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.778 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.666     1.443    zmod_rxclk
    SLICE_X25Y127        FDRE                                         r  zmod_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y127        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.481 r  zmod_count_reg[26]/Q
                         net (fo=2, routed)           0.078     1.559    zmod_count_reg_n_0_[26]
    SLICE_X25Y128        FDRE                                         r  led2_green_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.493 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.543    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.543 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.740    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.340     1.099    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.795     0.304 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.469    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.488 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.755     1.243    zmod_rxclk
    SLICE_X25Y128        FDRE                                         r  led2_green_reg/C
                         clock pessimism              0.216     1.459    
    SLICE_X25Y128        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.505    led2_green_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLK    n/a            1.600         1.600       0.000      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLK
Low Pulse Width   Slow    ISERDESE3/CLK    n/a            0.720         0.800       0.080      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a            0.720         0.800       0.080      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK  0.300         0.039       0.261      BITSLICE_RX_TX_X0Y60  zmod_test_inst/genblk2[2].ISERDESE3_rxdata/CLK_B



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.760ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.137ns (3.442%)  route 3.843ns (96.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 10.261 - 6.400 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 0.922ns, distribution 1.225ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.838ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.606     1.225 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.488    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.516 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        2.147     3.663    <hidden>
    SLICE_X24Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y127        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.759 r  <hidden>
                         net (fo=57, routed)          3.775     7.534    <hidden>
    SLICE_X22Y124        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     7.575 r  <hidden>
                         net (fo=1, routed)           0.068     7.643    <hidden>
    SLICE_X22Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    A4                                                0.000     6.400 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     6.479    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     7.048 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.088    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.088 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.390    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.414 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     7.949    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.144     8.093 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233     8.326    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.350 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.911    10.261    <hidden>
    SLICE_X22Y124        FDRE                                         r  <hidden>
                         clock pessimism             -0.288     9.973    
                         clock uncertainty           -0.058     9.915    
    SLICE_X22Y124        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     9.942    <hidden>
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  2.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E2 clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.072ns (35.644%)  route 0.130ns (64.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.850ns (routing 0.838ns, distribution 1.012ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.922ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     0.079    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     0.648 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.688    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     0.990    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.014 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     1.549    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.144     1.693 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233     1.926    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.950 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.850     3.800    <hidden>
    SLICE_X25Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y100        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     3.872 r  <hidden>
                         net (fo=1, routed)           0.130     4.002    <hidden>
    RAMB18_X2Y40         RAMB18E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.606     1.225 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.488    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.516 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        2.211     3.727    <hidden>
    RAMB18_X2Y40         RAMB18E2                                     r  <hidden>
                         clock pessimism              0.289     4.016    
    RAMB18_X2Y40         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[13])
                                                     -0.029     3.987    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.987    
                         arrival time                           4.002    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLKDIV  n/a            3.200         6.400       3.200      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV  n/a            1.440         3.200       1.760      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV  n/a            1.440         3.200       1.760      BITSLICE_RX_TX_X0Y52  zmod_test_inst/ISERDESE3_rxsync/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.471ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.956ns  (logic 0.096ns (10.042%)  route 0.860ns (89.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X16Y126        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.860     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X15Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X15Y126        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.427    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                  5.471    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack       49.189ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.838ns  (logic 0.097ns (11.575%)  route 0.741ns (88.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X16Y126        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.741     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X16Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X16Y126        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 49.189    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1_DIV4_INV
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 zmod_test_inst/ISERDESE3_rxsync/RX_DIV4_CLK_Q
                            (falling edge-triggered cell ISERDESE3 clocked by clkout0_1_DIV4_INV  {rise@3.200ns fall@6.400ns period=6.400ns})
  Destination:            zmod_test_inst/shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout0_1_DIV4_INV fall@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.936ns (44.152%)  route 1.184ns (55.848%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 10.187 - 6.400 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.128ns (routing 0.185ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.838ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1_DIV4_INV fall edge)
                                                      0.000     0.000 f  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.606     1.225 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.481    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.509 r  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.128     2.637    zmod_test_inst/rxclk
    BITSLICE_RX_TX_X0Y52 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_RX_DIV2_CLK_Q)
                                                      0.257     2.894 r  zmod_test_inst/ISERDESE3_rxsync/RX_DIV2_CLK_Q
    BITSLICE_RX_TX_X0Y52 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.363     3.257 f  zmod_test_inst/ISERDESE3_rxsync/RX_DIV4_CLK_Q
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y52 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_RX_DIV4_CLK_Q_Q[7])
                                                      0.719     3.976 r  zmod_test_inst/ISERDESE3_rxsync/Q[7]
                         net (fo=4, routed)           1.027     5.003    zmod_test_inst/rxsync[7]
    SLICE_X25Y90         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     5.041 r  zmod_test_inst/shift[1]_i_2/O
                         net (fo=1, routed)           0.088     5.129    zmod_test_inst/shift[1]_i_2_n_0
    SLICE_X25Y90         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     5.308 r  zmod_test_inst/shift[1]_i_1/O
                         net (fo=1, routed)           0.069     5.377    zmod_test_inst/shift__0[1]
    SLICE_X25Y90         FDRE                                         r  zmod_test_inst/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    A4                                                0.000     6.400 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     6.479    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     7.048 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.088    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.088 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.390    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.414 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     7.949    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.144     8.093 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233     8.326    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.350 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.837    10.187    zmod_test_inst/rxdivclk
    SLICE_X25Y90         FDRE                                         r  zmod_test_inst/shift_reg[1]/C
                         clock pessimism              0.283    10.469    
                         clock uncertainty           -0.178    10.292    
    SLICE_X25Y90         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027    10.319    zmod_test_inst/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  4.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 zmod_test_inst/genblk2[1].ISERDESE3_rxdata/RX_DIV4_CLK_Q
                            (falling edge-triggered cell ISERDESE3 clocked by clkout0_1_DIV4_INV  {rise@3.200ns fall@6.400ns period=6.400ns})
  Destination:            zmod_test_inst/rxshift_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout0_1_DIV4_INV fall@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.258ns (56.332%)  route 0.200ns (43.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.566ns (routing 0.096ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.524ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1_DIV4_INV fall edge)
                                                      0.000     0.000 f  
    A4                                                0.000     0.000 f  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     0.079    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.368 f  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.408    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.408 f  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.564    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.581 f  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.305     0.886    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.270     0.616 f  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.761    zmod_test_inst/rxdll_inst/clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.778 f  zmod_test_inst/rxdll_inst/clk0_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.566     1.344    zmod_test_inst/rxclk
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_RX_DIV2_CLK_Q)
                                                      0.111     1.455 r  zmod_test_inst/genblk2[1].ISERDESE3_rxdata/RX_DIV2_CLK_Q
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.149     1.604 f  zmod_test_inst/genblk2[1].ISERDESE3_rxdata/RX_DIV4_CLK_Q
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_RX_DIV4_CLK_Q_Q[6])
                                                      0.258     1.862 r  zmod_test_inst/genblk2[1].ISERDESE3_rxdata/Q[6]
                         net (fo=1, routed)           0.200     2.062    zmod_test_inst/p_5_out[14]
    SLICE_X25Y94         FDRE                                         r  zmod_test_inst/rxshift_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.493 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.543    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.543 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.740    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.340     1.099    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.795     0.304 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.474    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.493 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.187     1.681    zmod_test_inst/rxdivclk
    SLICE_X25Y94         FDRE                                         r  zmod_test_inst/rxshift_reg[1][14]/C
                         clock pessimism             -0.214     1.467    
                         clock uncertainty            0.178     1.645    
    SLICE_X25Y94         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.691    zmod_test_inst/rxshift_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.096ns (8.123%)  route 1.086ns (91.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 10.250 - 6.400 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 0.922ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.838ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.703     0.803 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.853    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.853 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.196    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.224 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.607     1.831    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.606     1.225 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.263     1.488    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.516 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        2.140     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X18Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y133        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.086     4.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y132        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    A4                                                0.000     6.400 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     6.479    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.569     7.048 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.088    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.088 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.390    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.414 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.535     7.949    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.144     8.093 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.233     8.326    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.350 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.900    10.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.288     9.962    
                         clock uncertainty           -0.058     9.904    
    SLICE_X20Y132        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     9.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          9.832    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                  4.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.131%)  route 0.102ns (71.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Net Delay (Source):      1.074ns (routing 0.470ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.524ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.079     0.079    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.368 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.408    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.408 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.564    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.581 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.305     0.886    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.270     0.616 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.765    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.782 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.074     1.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y127        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X16Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    A4                                                0.000     0.000 r  zmod_clk_in_p (IN)
                         net (fo=0)                   0.100     0.100    zmod_test_inst/IBUFDS_clk/I
    HPIOBDIFFINBUF_X0Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.493 r  zmod_test_inst/IBUFDS_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.543    zmod_test_inst/IBUFDS_clk/OUT
    A4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.543 r  zmod_test_inst/IBUFDS_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.740    zmod_test_inst/rxdll_inst/clkin
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  zmod_test_inst/rxdll_inst/clkin_ibuf/O
                         net (fo=1, routed)           0.340     1.099    zmod_test_inst/rxdll_inst/clkin_buf
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.795     0.304 r  zmod_test_inst/rxdll_inst/MMCME4_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.474    zmod_test_inst/rxdll_inst/clkout1
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.493 r  zmod_test_inst/rxdll_inst/clk1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4435, routed)        1.217     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.203     1.914    
    SLICE_X16Y127        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.314ns (15.390%)  route 1.726ns (84.610%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 52.868 - 50.000 ) 
    Source Clock Delay      (SCD):    7.476ns
    Clock Pessimism Removal (CPR):    4.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.629ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.574ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.538     5.838    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.610     7.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y104         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     7.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.286     7.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X11Y107        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     7.958 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.353     8.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X8Y105         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     8.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.087     9.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.964    51.429    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.415    52.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.468    57.336    
                         clock uncertainty           -0.035    57.301    
    SLICE_X15Y130        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    57.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.229    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 47.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.232ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    4.146ns
  Clock Net Delay (Source):      0.816ns (routing 0.319ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.355ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.736     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.816     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y124        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.102     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X16Y124        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.983     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.930     6.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y124        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.146     2.086    
    SLICE_X16Y124        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.108    





