Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 17 14:40:29 2023
| Host         : 4328_COMP-04 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file nexys_rf_riscv_timing_summary_routed.rpt -pb nexys_rf_riscv_timing_summary_routed.pb -rpx nexys_rf_riscv_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_rf_riscv
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.200        0.000                      0                  333        0.097        0.000                      0                  333        3.750        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.200        0.000                      0                  333        0.097        0.000                      0                  333        3.750        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 1.095ns (34.948%)  route 2.038ns (65.052%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.706     5.309    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.849     6.576    counter_reg[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.324     6.900 f  counter[9]_i_3/O
                         net (fo=1, routed)           0.594     7.494    counter[9]_i_3_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.352     7.846 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.596     8.442    counter[9]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588    15.011    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.631    14.642    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 1.095ns (34.948%)  route 2.038ns (65.052%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.706     5.309    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.849     6.576    counter_reg[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.324     6.900 f  counter[9]_i_3/O
                         net (fo=1, routed)           0.594     7.494    counter[9]_i_3_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.352     7.846 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.596     8.442    counter[9]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588    15.011    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.631    14.642    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 1.095ns (34.948%)  route 2.038ns (65.052%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.706     5.309    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.849     6.576    counter_reg[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.324     6.900 f  counter[9]_i_3/O
                         net (fo=1, routed)           0.594     7.494    counter[9]_i_3_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.352     7.846 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.596     8.442    counter[9]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588    15.011    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.631    14.642    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 1.095ns (34.948%)  route 2.038ns (65.052%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.706     5.309    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.849     6.576    counter_reg[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.324     6.900 f  counter[9]_i_3/O
                         net (fo=1, routed)           0.594     7.494    counter[9]_i_3_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.352     7.846 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.596     8.442    counter[9]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588    15.011    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.631    14.642    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 1.095ns (34.948%)  route 2.038ns (65.052%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.706     5.309    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.849     6.576    counter_reg[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.324     6.900 f  counter[9]_i_3/O
                         net (fo=1, routed)           0.594     7.494    counter[9]_i_3_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.352     7.846 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.596     8.442    counter[9]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588    15.011    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.631    14.642    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 1.095ns (34.948%)  route 2.038ns (65.052%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.706     5.309    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.849     6.576    counter_reg[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.324     6.900 f  counter[9]_i_3/O
                         net (fo=1, routed)           0.594     7.494    counter[9]_i_3_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.352     7.846 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.596     8.442    counter[9]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588    15.011    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.631    14.642    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.095ns (35.669%)  route 1.975ns (64.331%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.706     5.309    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.849     6.576    counter_reg[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.324     6.900 f  counter[9]_i_3/O
                         net (fo=1, routed)           0.594     7.494    counter[9]_i_3_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.352     7.846 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.532     8.379    counter[9]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.590    15.013    CLK100_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.631    14.605    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.095ns (35.669%)  route 1.975ns (64.331%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.706     5.309    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.849     6.576    counter_reg[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.324     6.900 f  counter[9]_i_3/O
                         net (fo=1, routed)           0.594     7.494    counter[9]_i_3_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.352     7.846 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.532     8.379    counter[9]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.590    15.013    CLK100_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.631    14.605    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.095ns (35.669%)  route 1.975ns (64.331%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.706     5.309    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.849     6.576    counter_reg[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.324     6.900 f  counter[9]_i_3/O
                         net (fo=1, routed)           0.594     7.494    counter[9]_i_3_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.352     7.846 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.532     8.379    counter[9]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.590    15.013    CLK100_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.631    14.605    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.095ns (35.669%)  route 1.975ns (64.331%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.706     5.309    CLK100_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.849     6.576    counter_reg[4]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.324     6.900 f  counter[9]_i_3/O
                         net (fo=1, routed)           0.594     7.494    counter[9]_i_3_n_0
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.352     7.846 r  counter[9]_i_1/O
                         net (fo=10, routed)          0.532     8.379    counter[9]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.590    15.013    CLK100_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.631    14.605    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  6.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 a3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/RAM_reg_r2_0_31_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.587%)  route 0.224ns (61.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.513    CLK100_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  a3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  a3_reg[2]/Q
                         net (fo=49, routed)          0.224     1.879    DUT/RAM_reg_r2_0_31_0_5/ADDRD2
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    DUT/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.781    DUT/RAM_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 a3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/RAM_reg_r2_0_31_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.587%)  route 0.224ns (61.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.513    CLK100_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  a3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  a3_reg[2]/Q
                         net (fo=49, routed)          0.224     1.879    DUT/RAM_reg_r2_0_31_0_5/ADDRD2
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    DUT/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.781    DUT/RAM_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 a3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/RAM_reg_r2_0_31_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.587%)  route 0.224ns (61.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.513    CLK100_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  a3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  a3_reg[2]/Q
                         net (fo=49, routed)          0.224     1.879    DUT/RAM_reg_r2_0_31_0_5/ADDRD2
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    DUT/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.781    DUT/RAM_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 a3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/RAM_reg_r2_0_31_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.587%)  route 0.224ns (61.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.513    CLK100_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  a3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  a3_reg[2]/Q
                         net (fo=49, routed)          0.224     1.879    DUT/RAM_reg_r2_0_31_0_5/ADDRD2
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    DUT/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.781    DUT/RAM_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 a3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/RAM_reg_r2_0_31_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.587%)  route 0.224ns (61.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.513    CLK100_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  a3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  a3_reg[2]/Q
                         net (fo=49, routed)          0.224     1.879    DUT/RAM_reg_r2_0_31_0_5/ADDRD2
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    DUT/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.781    DUT/RAM_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 a3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/RAM_reg_r2_0_31_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.587%)  route 0.224ns (61.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.513    CLK100_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  a3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  a3_reg[2]/Q
                         net (fo=49, routed)          0.224     1.879    DUT/RAM_reg_r2_0_31_0_5/ADDRD2
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    DUT/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.781    DUT/RAM_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 a3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/RAM_reg_r2_0_31_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.587%)  route 0.224ns (61.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.513    CLK100_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  a3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  a3_reg[2]/Q
                         net (fo=49, routed)          0.224     1.879    DUT/RAM_reg_r2_0_31_0_5/ADDRD2
    SLICE_X2Y71          RAMS32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    DUT/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y71          RAMS32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y71          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.781    DUT/RAM_reg_r2_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 a3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/RAM_reg_r2_0_31_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.587%)  route 0.224ns (61.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.513    CLK100_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  a3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  a3_reg[2]/Q
                         net (fo=49, routed)          0.224     1.879    DUT/RAM_reg_r2_0_31_0_5/ADDRD2
    SLICE_X2Y71          RAMS32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    DUT/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y71          RAMS32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y71          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.781    DUT/RAM_reg_r2_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 a3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/RAM_reg_r2_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.861%)  route 0.281ns (63.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.511    CLK100_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  a3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  a3_reg[0]/Q
                         net (fo=49, routed)          0.281     1.956    DUT/RAM_reg_r2_0_31_0_5/ADDRD0
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    DUT/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    DUT/RAM_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 a3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/RAM_reg_r2_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.861%)  route 0.281ns (63.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.511    CLK100_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  a3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  a3_reg[0]/Q
                         net (fo=49, routed)          0.281     1.956    DUT/RAM_reg_r2_0_31_0_5/ADDRD0
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     2.030    DUT/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y71          RAMD32                                       r  DUT/RAM_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    DUT/RAM_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X4Y69     ANreg_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X4Y72     ANreg_reg[1]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X4Y72     ANreg_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X4Y71     ANreg_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X4Y72     ANreg_reg[3]_lopt_replica/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X4Y71     ANreg_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X4Y73     ANreg_reg[4]_lopt_replica/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X4Y69     ANreg_reg[5]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X4Y71     ANreg_reg[5]_lopt_replica/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     DUT/RAM_reg_r2_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     DUT/RAM_reg_r2_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     DUT/RAM_reg_r2_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     DUT/RAM_reg_r2_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     DUT/RAM_reg_r2_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     DUT/RAM_reg_r2_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     DUT/RAM_reg_r2_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y69     DUT/RAM_reg_r2_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67     DUT/RAM_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y67     DUT/RAM_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DUT/RAM_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DUT/RAM_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DUT/RAM_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DUT/RAM_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DUT/RAM_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DUT/RAM_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DUT/RAM_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DUT/RAM_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DUT/RAM_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DUT/RAM_reg_r1_0_31_0_5/RAMA/CLK



