{"vcs1":{"timestamp_begin":1746109568.296850595, "rt":5.59, "ut":5.30, "st":0.23}}
{"vcselab":{"timestamp_begin":1746109573.969537706, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1746109574.305270620, "rt":0.29, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746109567.988381501}
{"VCS_COMP_START_TIME": 1746109567.988381501}
{"VCS_COMP_END_TIME": 1746109574.669090542}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373576}}
{"vcselab": {"peak_mem": 174928}}
