// NOTE: this file is PARTIALLY autogenerated via: ./isel_tab.py gen_c
// (c) Robert Muth - see LICENSE for more info

#include "CodeGenA64/isel_gen.h"
#include "Base/opcode_gen.h"

#include <cstdint>

namespace cwerg::code_gen_a64 {
namespace {
using namespace cwerg;
using namespace cwerg::base;

// +-prefix converts an enum the underlying integer type
template <typename T>
constexpr auto operator+(T e) noexcept
    -> std::enable_if_t<std::is_enum<T>::value, std::underlying_type_t<T>> {
  return static_cast<std::underlying_type_t<T>>(e);
}

using IC = IMM_CURB;

bool ImmStackFits(int64_t x,
                  bool assume_stk_op_matches,
                  unsigned bits,
                  unsigned scale_log) {
  if (assume_stk_op_matches) return true;
  if (x < 0) return false;
  if (x >= 1U << (bits + scale_log)) return false;
  return (x & ((1U << scale_log) - 1)) == 0;
}

bool ImmFitsCurb(IMM_CURB constr,
                 int64_t x,
                 int32_t last_stack_offset,
                 bool assume_stk_op_matches) {
  switch (constr) {
    case IC::INVALID:
      ASSERT(false, "unexpected IMM_CURB " << EnumToString(constr));
      return false;
    case IC::ZERO:
      return x == 0;
    case IC::ANY:
      return true;
    case IC::pos_stk_combo_16_bits:
      return ImmStackFits(x + last_stack_offset, assume_stk_op_matches, 16, 0);
    case IC::pos_stk_combo_32_bits:
      return ImmStackFits(x + last_stack_offset, assume_stk_op_matches, 32, 0);
    case IC::pos_stk_combo_10_21:
      return ImmStackFits(x + last_stack_offset, assume_stk_op_matches, 12, 0);
    case IC::pos_stk_combo_10_21_times_2:
      return ImmStackFits(x + last_stack_offset, assume_stk_op_matches, 12, 1);
    case IC::pos_stk_combo_10_21_times_4:
      return ImmStackFits(x + last_stack_offset, assume_stk_op_matches, 12, 2);
    case IC::pos_stk_combo_10_21_times_8:
      return ImmStackFits(x + last_stack_offset, assume_stk_op_matches, 12, 3);
    case IC::pos_stk_combo_shifted_10_21_22:
      if (assume_stk_op_matches) return true;
      x += last_stack_offset;
      // fall through
    case IC::IMM_SHIFTED_10_21_22:
      return a64::EncodeOperand(a64::OK::IMM_SHIFTED_10_21_22, x) !=
             a64::kEncodeFailure;
    case IC::IMM_10_15_16_22_W:
      return a64::Encode_10_15_16_22_W(x) != a64::kEncodeFailure;
    case IC::IMM_10_15_16_22_X:
      return a64::Encode_10_15_16_22_X(x) != a64::kEncodeFailure;
    case IC::IMM_SHIFTED_5_20_21_22:
      return a64::EncodeOperand(a64::OK::IMM_SHIFTED_5_20_21_22, x) !=
             a64::kEncodeFailure;
    case IC::IMM_SHIFTED_5_20_21_22_NOT:
      return a64::EncodeOperand(a64::OK::IMM_SHIFTED_5_20_21_22, ~x) !=
             a64::kEncodeFailure;
    case IC::IMM_POS_32:
      return 0 <= x && x < (1ULL << 32ULL);
  }
  ASSERT(false, "unexpected IMM_CURB " << EnumToString(constr));
  return false;
}

uint64_t ExtractTypeMaskForPattern(Ins ins) {
  uint64_t reg_matcher = 0;
  unsigned num_ops = InsOpcode(ins).num_operands;
  for (unsigned i = 0; i < num_ops; ++i) {
    const Handle h = InsOperand(ins, i);
    if (h.kind() == RefKind::REG) {
      reg_matcher |= uint64_t(RegKind(Reg(h))) << 8 * i;
    } else if (h.kind() == RefKind::CONST) {
      reg_matcher |= uint64_t(ConstKind(Const(h))) << 8 * i;
    }
  }
  return reg_matcher;
}

bool PatternMatchesTypeCurbs(const Pattern& pat, uint64_t type_mask) {
  return type_mask == *(uint64_t*)pat.type_curbs;
}

uint8_t PatternMismatchesImmCurbs(const Pattern& pat,
                                  Ins ins,
                                  bool assume_stk_op_matches) {
  unsigned num_ops = InsOpcode(ins).num_operands;
  uint8_t out = 0;
  // Should this be int64_t?
  int32_t last_stack_offset = 0;
  for (unsigned i = 0; i < num_ops; ++i) {
    const Const op(InsOperand(ins, i));
    const IC imm_curb = pat.imm_curbs[i];
    if (op.kind() == RefKind::STK) {
      if (assume_stk_op_matches) {
        last_stack_offset = 0;
      } else {
        last_stack_offset = StkSlot(Stk(op));
      }
    } else if (op.kind() == RefKind::REG) {
      if (imm_curb != IC::INVALID)
        return MATCH_IMPOSSIBLE;  // we have a reg but need an imm
    } else if (op.kind() == RefKind::CONST) {
      if (imm_curb == IC::INVALID) {
        // we have an imm but need a reg - this can be accommodated.
        out |= 1U << i;
      } else if (!ImmFitsCurb(imm_curb, ConstValueInt64(op), last_stack_offset,
                              assume_stk_op_matches)) {
        // imm does not not fit
        return MATCH_IMPOSSIBLE;
      }
    }
  }
  return out;
}

/* @AUTOGEN-START@ */

enum class FIXARG : uint8_t {
    WZR = 31,
    X8 = 8,
    LR = 30,
    UXTW = 0,
    SXTW = 1,
};

enum class SHIFT : uint8_t {
    lsl = 0,
    lsr = 1,
    asr = 2,
    ror = 3,
};

const InsTmpl kInsTemplates[] = {
  { /*used first entry*/ },
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::add_w_reg, 0x7 },  // add [2]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::add_w_imm, 0x7 },  // add [3]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::add_w_reg, 0x7 },  // add [4]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::add_w_imm, 0x7 },  // add [5]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x7 },  // add [6]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::add_x_imm, 0x7 },  // add [7]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x7 },  // add [8]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::add_x_imm, 0x7 },  // add [9]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fadd_s, 0x7 },  // add [10]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fadd_d, 0x7 },  // add [11]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_w_reg, 0x7 },  // sub [12]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::sub_w_imm, 0x7 },  // sub [13]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_w_reg, 0x5 },  // sub [14]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_w_reg, 0x7 },  // sub [15]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::sub_w_imm, 0x7 },  // sub [16]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_w_reg, 0x5 },  // sub [17]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_x_reg, 0x7 },  // sub [18]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::sub_x_imm, 0x7 },  // sub [19]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_x_reg, 0x5 },  // sub [20]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_x_reg, 0x7 },  // sub [21]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::sub_x_imm, 0x7 },  // sub [22]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::sub_x_reg, 0x5 },  // sub [23]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fsub_s, 0x7 },  // sub [24]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fsub_d, 0x7 },  // sub [25]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::WZR},
    a64::OPC::madd_w, 0x7 },  // mul [26]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::WZR},
    a64::OPC::madd_w, 0x7 },  // mul [27]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::WZR},
    a64::OPC::madd_x, 0x7 },  // mul [28]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::WZR},
    a64::OPC::madd_x, 0x7 },  // mul [29]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fmul_s, 0x7 },  // mul [30]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fmul_d, 0x7 },  // mul [31]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::udiv_w, 0x7 },  // div [32]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::sdiv_w, 0x7 },  // div [33]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::udiv_x, 0x7 },  // div [34]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::sdiv_x, 0x7 },  // div [35]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fdiv_s, 0x7 },  // div [36]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::fdiv_d, 0x7 },  // div [37]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::eor_w_reg, 0x7 },  // xor [38]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::eor_w_imm, 0x7 },  // xor [39]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::eor_w_reg, 0x7 },  // xor [40]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::eor_w_imm, 0x7 },  // xor [41]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // xor [42]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::eor_x_imm, 0x7 },  // xor [43]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::eor_x_reg, 0x7 },  // xor [44]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::eor_x_imm, 0x7 },  // xor [45]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::and_w_reg, 0x7 },  // and [46]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::and_w_imm, 0x7 },  // and [47]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::and_w_reg, 0x7 },  // and [48]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::and_w_imm, 0x7 },  // and [49]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::and_x_reg, 0x7 },  // and [50]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::and_x_imm, 0x7 },  // and [51]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::and_x_reg, 0x7 },  // and [52]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::and_x_imm, 0x7 },  // and [53]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::orr_w_reg, 0x7 },  // or [54]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::orr_w_imm, 0x7 },  // or [55]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::orr_w_reg, 0x7 },  // or [56]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::orr_w_imm, 0x7 },  // or [57]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x7 },  // or [58]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::orr_x_imm, 0x7 },  // or [59]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x7 },  // or [60]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2},
    a64::OPC::orr_x_imm, 0x7 },  // or [61]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::lslv_w, 0x7 },  // shl [62]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::lslv_w, 0x7 },  // shl [63]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::lslv_x, 0x7 },  // shl [64]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::lslv_x, 0x7 },  // shl [65]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2_rsb_width, +PARAM::num2_rsb_width_minus1},
    a64::OPC::ubfm_w, 0xf },  // shl [66]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2_rsb_width, +PARAM::num2_rsb_width_minus1},
    a64::OPC::ubfm_w, 0xf },  // shl [67]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2_rsb_width, +PARAM::num2_rsb_width_minus1},
    a64::OPC::ubfm_x, 0xf },  // shl [68]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2_rsb_width, +PARAM::num2_rsb_width_minus1},
    a64::OPC::ubfm_x, 0xf },  // shl [69]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::lsrv_w, 0x7 },  // shr [70]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::asrv_w, 0x7 },  // shr [71]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::lsrv_x, 0x7 },  // shr [72]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::asrv_x, 0x7 },  // shr [73]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2, 31},
    a64::OPC::ubfm_w, 0x7 },  // shr [74]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2, 31},
    a64::OPC::sbfm_w, 0x7 },  // shr [75]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2, 63},
    a64::OPC::ubfm_x, 0x7 },  // shr [76]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::num2, 63},
    a64::OPC::sbfm_x, 0x7 },  // shr [77]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // beq [78]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [79]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // beq [80]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [81]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // beq [82]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [83]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // beq [84]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [85]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // beq [86]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [87]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // beq [88]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [89]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // beq [90]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [91]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // beq [92]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [93]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // beq [94]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [95]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // beq [96]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [97]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // beq [98]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [99]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // beq [100]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [101]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_s, 0x3 },  // beq [102]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [103]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_d, 0x3 },  // beq [104]
  { {+PARAM::bbl2},
    a64::OPC::b_eq, 0x1 },  // beq [105]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // bne [106]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [107]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // bne [108]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [109]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // bne [110]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [111]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // bne [112]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [113]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // bne [114]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [115]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // bne [116]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [117]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // bne [118]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [119]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // bne [120]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [121]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // bne [122]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [123]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // bne [124]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [125]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // bne [126]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [127]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // bne [128]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [129]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_s, 0x3 },  // bne [130]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [131]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_d, 0x3 },  // bne [132]
  { {+PARAM::bbl2},
    a64::OPC::b_ne, 0x1 },  // bne [133]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // blt [134]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [135]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // blt [136]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [137]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_w_imm, 0x6 },  // blt [138]
  { {+PARAM::bbl2},
    a64::OPC::b_hi, 0x1 },  // blt [139]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // blt [140]
  { {+PARAM::bbl2},
    a64::OPC::b_lt, 0x1 },  // blt [141]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // blt [142]
  { {+PARAM::bbl2},
    a64::OPC::b_lt, 0x1 },  // blt [143]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_w_imm, 0x6 },  // blt [144]
  { {+PARAM::bbl2},
    a64::OPC::b_gt, 0x1 },  // blt [145]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // blt [146]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [147]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // blt [148]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [149]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // blt [150]
  { {+PARAM::bbl2},
    a64::OPC::b_hi, 0x1 },  // blt [151]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // blt [152]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [153]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // blt [154]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [155]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // blt [156]
  { {+PARAM::bbl2},
    a64::OPC::b_hi, 0x1 },  // blt [157]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // blt [158]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [159]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // blt [160]
  { {+PARAM::bbl2},
    a64::OPC::b_cc, 0x1 },  // blt [161]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // blt [162]
  { {+PARAM::bbl2},
    a64::OPC::b_hi, 0x1 },  // blt [163]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // blt [164]
  { {+PARAM::bbl2},
    a64::OPC::b_lt, 0x1 },  // blt [165]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // blt [166]
  { {+PARAM::bbl2},
    a64::OPC::b_lt, 0x1 },  // blt [167]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // blt [168]
  { {+PARAM::bbl2},
    a64::OPC::b_gt, 0x1 },  // blt [169]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_s, 0x3 },  // blt [170]
  { {+PARAM::bbl2},
    a64::OPC::b_mi, 0x1 },  // blt [171]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_d, 0x3 },  // blt [172]
  { {+PARAM::bbl2},
    a64::OPC::b_mi, 0x1 },  // blt [173]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // ble [174]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [175]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // ble [176]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [177]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_w_imm, 0x6 },  // ble [178]
  { {+PARAM::bbl2},
    a64::OPC::b_cs, 0x1 },  // ble [179]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // ble [180]
  { {+PARAM::bbl2},
    a64::OPC::b_le, 0x1 },  // ble [181]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_w_imm, 0x6 },  // ble [182]
  { {+PARAM::bbl2},
    a64::OPC::b_le, 0x1 },  // ble [183]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_w_imm, 0x6 },  // ble [184]
  { {+PARAM::bbl2},
    a64::OPC::b_ge, 0x1 },  // ble [185]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // ble [186]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [187]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // ble [188]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [189]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // ble [190]
  { {+PARAM::bbl2},
    a64::OPC::b_cs, 0x1 },  // ble [191]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // ble [192]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [193]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // ble [194]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [195]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // ble [196]
  { {+PARAM::bbl2},
    a64::OPC::b_cs, 0x1 },  // ble [197]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // ble [198]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [199]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // ble [200]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [201]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // ble [202]
  { {+PARAM::bbl2},
    a64::OPC::b_cs, 0x1 },  // ble [203]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // ble [204]
  { {+PARAM::bbl2},
    a64::OPC::b_le, 0x1 },  // ble [205]
  { {+FIXARG::WZR, +PARAM::reg0, +PARAM::num1},
    a64::OPC::subs_x_imm, 0x6 },  // ble [206]
  { {+PARAM::bbl2},
    a64::OPC::b_le, 0x1 },  // ble [207]
  { {+FIXARG::WZR, +PARAM::reg1, +PARAM::num0},
    a64::OPC::subs_x_imm, 0x6 },  // ble [208]
  { {+PARAM::bbl2},
    a64::OPC::b_ge, 0x1 },  // ble [209]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_s, 0x3 },  // ble [210]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [211]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcmpe_d, 0x3 },  // ble [212]
  { {+PARAM::bbl2},
    a64::OPC::b_ls, 0x1 },  // ble [213]
  { {+PARAM::scratch_gpr, +PARAM::jtb1_prel_hi21},
    a64::OPC::adrp, 0x3 },  // switch [214]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::jtb1_lo12},
    a64::OPC::add_x_imm, 0x7 },  // switch [215]
  { {+PARAM::scratch_gpr, +PARAM::scratch_gpr, +PARAM::reg0, +FIXARG::UXTW, 3},
    a64::OPC::ldr_x_reg_w, 0x7 },  // switch [216]
  { {+PARAM::scratch_gpr},
    a64::OPC::br, 0x1 },  // switch [217]
  { {+PARAM::bbl0},
    a64::OPC::b, 0x1 },  // bra [218]
  { {+PARAM::fun0},
    a64::OPC::bl, 0x1 },  // bsr [219]
  { {+PARAM::reg0},
    a64::OPC::blr, 0x1 },  // jsr [220]
  { {+FIXARG::X8, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x2 },  // syscall [221]
  { {0},
    a64::OPC::svc, 0x0 },  // syscall [222]
  { {0},
    a64::OPC::brk, 0x0 },  // trap [223]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [224]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [225]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [226]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [227]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [228]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [229]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [230]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [231]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [232]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [233]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [234]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [235]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [236]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [237]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [238]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [239]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [240]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [241]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [242]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [243]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [244]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [245]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [246]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [247]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [248]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [249]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [250]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [251]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [252]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [253]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [254]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [255]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [256]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [257]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [258]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [259]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [260]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [261]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [262]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // conv [263]
  { {+PARAM::reg0, +PARAM::reg1, 255},
    a64::OPC::and_x_imm, 0x3 },  // conv [264]
  { {+PARAM::reg0, +PARAM::reg1, 65535},
    a64::OPC::and_x_imm, 0x3 },  // conv [265]
  { {+PARAM::reg0, +PARAM::reg1, 255},
    a64::OPC::and_x_imm, 0x3 },  // conv [266]
  { {+PARAM::reg0, +PARAM::reg1, 65535},
    a64::OPC::and_x_imm, 0x3 },  // conv [267]
  { {+PARAM::reg0, +PARAM::reg1, 0, 31},
    a64::OPC::sbfm_x, 0x3 },  // conv [268]
  { {+PARAM::reg0, +PARAM::reg1, 0, 7},
    a64::OPC::sbfm_x, 0x3 },  // conv [269]
  { {+PARAM::reg0, +PARAM::reg1, 0, 15},
    a64::OPC::sbfm_x, 0x3 },  // conv [270]
  { {+PARAM::reg0, +PARAM::reg1, 0, 7},
    a64::OPC::sbfm_x, 0x3 },  // conv [271]
  { {+PARAM::reg0, +PARAM::reg1, 0, 15},
    a64::OPC::sbfm_x, 0x3 },  // conv [272]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_w_reg, 0x5 },  // conv [273]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_w_reg, 0x5 },  // conv [274]
  { {+PARAM::reg0, +PARAM::reg1, 0, 31},
    a64::OPC::sbfm_x, 0x3 },  // conv [275]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::scvtf_d_from_w, 0x3 },  // conv [276]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::ucvtf_d_from_w, 0x3 },  // conv [277]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::scvtf_s_from_w, 0x3 },  // conv [278]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::ucvtf_s_from_w, 0x3 },  // conv [279]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::scvtf_d_from_x, 0x3 },  // conv [280]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::ucvtf_d_from_x, 0x3 },  // conv [281]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::scvtf_s_from_x, 0x3 },  // conv [282]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::ucvtf_s_from_x, 0x3 },  // conv [283]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzs_w_s, 0x3 },  // conv [284]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzs_w_d, 0x3 },  // conv [285]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzu_w_s, 0x3 },  // conv [286]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzu_w_d, 0x3 },  // conv [287]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzs_x_s, 0x3 },  // conv [288]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzs_x_d, 0x3 },  // conv [289]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzu_x_s, 0x3 },  // conv [290]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fcvtzu_x_d, 0x3 },  // conv [291]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [292]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [293]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [294]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [295]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [296]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [297]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [298]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [299]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [300]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [301]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [302]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [303]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [304]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [305]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [306]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [307]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [308]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [309]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [310]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // bitcast [311]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_d_from_x, 0x3 },  // bitcast [312]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_d_from_x, 0x3 },  // bitcast [313]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_s_from_w, 0x3 },  // bitcast [314]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_s_from_w, 0x3 },  // bitcast [315]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_x_from_d, 0x3 },  // bitcast [316]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_x_from_d, 0x3 },  // bitcast [317]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_w_from_s, 0x3 },  // bitcast [318]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_w_from_s, 0x3 },  // bitcast [319]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [320]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [321]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [322]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [323]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [324]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [325]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [326]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [327]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [328]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [329]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [330]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [331]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [332]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [333]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [334]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [335]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [336]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [337]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [338]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [339]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [340]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [341]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [342]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [343]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [344]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [345]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [346]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [347]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [348]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [349]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [350]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [351]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [352]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [353]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [354]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [355]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [356]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [357]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [358]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [359]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [360]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [361]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [362]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [363]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [364]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [365]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [366]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [367]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [368]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [369]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [370]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [371]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [372]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [373]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [374]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [375]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [376]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [377]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [378]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [379]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [380]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [381]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [382]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [383]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [384]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [385]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [386]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [387]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [388]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [389]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [390]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [391]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [392]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [393]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [394]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [395]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [396]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [397]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [398]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [399]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [400]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg1, +SHIFT::lsl, 0},
    a64::OPC::orr_x_reg, 0x5 },  // mov [401]
  { {+PARAM::reg0, +PARAM::num1},
    a64::OPC::movz_x_imm, 0x3 },  // mov [402]
  { {+PARAM::reg0, +PARAM::num1_not},
    a64::OPC::movn_x_imm, 0x3 },  // mov [403]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [404]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [405]
  { {+PARAM::reg0, +PARAM::num1_0_16},
    a64::OPC::movz_x_imm, 0x3 },  // mov [406]
  { {+PARAM::reg0, +PARAM::num1_16_32, 16},
    a64::OPC::movk_x_imm, 0x3 },  // mov [407]
  { {+PARAM::reg0, +PARAM::num1_32_48, 32},
    a64::OPC::movk_x_imm, 0x3 },  // mov [408]
  { {+PARAM::reg0, +PARAM::num1_48_64, 48},
    a64::OPC::movk_x_imm, 0x3 },  // mov [409]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_s_reg, 0x3 },  // mov [410]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fmov_d_reg, 0x3 },  // mov [411]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [412]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [413]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [414]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [415]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [416]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [417]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [418]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [419]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [420]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [421]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [422]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [423]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [424]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [425]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [426]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [427]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [428]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [429]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [430]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [431]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [432]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [433]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [434]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [435]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [436]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [437]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [438]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [439]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [440]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [441]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [442]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [443]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [444]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [445]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [446]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [447]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [448]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [449]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [450]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [451]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [452]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [453]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [454]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [455]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [456]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [457]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [458]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [459]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [460]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [461]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [462]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [463]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [464]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [465]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [466]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [467]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [468]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [469]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [470]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [471]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [472]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [473]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [474]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [475]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [476]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [477]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [478]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [479]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [480]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [481]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [482]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [483]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [484]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [485]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [486]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [487]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [488]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [489]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [490]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [491]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [492]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [493]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [494]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [495]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [496]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [497]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [498]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [499]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [500]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [501]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [502]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [503]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [504]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [505]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [506]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [507]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [508]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [509]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [510]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [511]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [512]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [513]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [514]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [515]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [516]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [517]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [518]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [519]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [520]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [521]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [522]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [523]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [524]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [525]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [526]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [527]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [528]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [529]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [530]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [531]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [532]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [533]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [534]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [535]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmpeq [536]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [537]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [538]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [539]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [540]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [541]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [542]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [543]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [544]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [545]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [546]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [547]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [548]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [549]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [550]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [551]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmpeq [552]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [553]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [554]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [555]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [556]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [557]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [558]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [559]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [560]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [561]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [562]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [563]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [564]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [565]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [566]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [567]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [568]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [569]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [570]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [571]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [572]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [573]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [574]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [575]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [576]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [577]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [578]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [579]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [580]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [581]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [582]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [583]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [584]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [585]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [586]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [587]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [588]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmpeq [589]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [590]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cs, 0x7 },  // cmpeq [591]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [592]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmpeq [593]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [594]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_ge, 0x7 },  // cmpeq [595]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [596]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmpeq [597]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [598]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cs, 0x7 },  // cmpeq [599]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [600]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmpeq [601]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_w_imm, 0x6 },  // cmpeq [602]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_ge, 0x7 },  // cmpeq [603]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [604]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [605]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [606]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [607]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [608]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [609]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [610]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [611]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [612]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [613]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [614]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [615]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [616]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [617]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [618]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [619]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [620]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [621]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [622]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [623]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [624]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [625]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [626]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [627]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [628]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [629]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [630]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [631]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [632]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [633]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [634]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [635]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [636]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [637]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [638]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [639]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [640]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [641]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [642]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [643]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [644]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmpeq [645]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [646]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cs, 0x7 },  // cmpeq [647]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [648]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmpeq [649]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [650]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_ge, 0x7 },  // cmpeq [651]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [652]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmpeq [653]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [654]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cs, 0x7 },  // cmpeq [655]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [656]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmpeq [657]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [658]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cs, 0x7 },  // cmpeq [659]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [660]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmpeq [661]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [662]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_ge, 0x7 },  // cmpeq [663]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [664]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmpeq [665]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [666]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cs, 0x7 },  // cmpeq [667]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [668]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmpeq [669]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [670]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cs, 0x7 },  // cmpeq [671]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::num4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [672]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmpeq [673]
  { {+FIXARG::WZR, +PARAM::num3, +PARAM::reg4},
    a64::OPC::subs_x_imm, 0x6 },  // cmpeq [674]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_ge, 0x7 },  // cmpeq [675]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [676]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [677]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [678]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [679]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [680]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [681]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [682]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_eq, 0x7 },  // cmpeq [683]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [684]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [685]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [686]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [687]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [688]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [689]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [690]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [691]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [692]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [693]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [694]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [695]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmpeq [696]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [697]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmpeq [698]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_eq, 0x7 },  // cmpeq [699]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [700]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [701]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [702]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [703]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [704]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [705]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [706]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [707]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [708]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [709]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [710]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [711]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [712]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [713]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [714]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [715]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [716]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmplt [717]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [718]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmplt [719]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [720]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmplt [721]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_w_reg, 0x6 },  // cmplt [722]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmplt [723]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [724]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [725]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [726]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [727]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [728]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [729]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [730]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [731]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [732]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [733]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [734]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [735]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [736]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [737]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [738]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [739]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [740]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [741]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [742]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [743]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [744]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_cc, 0x7 },  // cmplt [745]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [746]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_lt, 0x7 },  // cmplt [747]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [748]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmplt [749]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [750]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmplt [751]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [752]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmplt [753]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [754]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmplt [755]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [756]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_cc, 0x7 },  // cmplt [757]
  { {+FIXARG::WZR, +PARAM::reg3, +PARAM::reg4, +SHIFT::lsl, 0},
    a64::OPC::subs_x_reg, 0x6 },  // cmplt [758]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_lt, 0x7 },  // cmplt [759]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [760]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_mi, 0x7 },  // cmplt [761]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [762]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_mi, 0x7 },  // cmplt [763]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [764]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_mi, 0x7 },  // cmplt [765]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [766]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_w_mi, 0x7 },  // cmplt [767]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [768]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [769]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [770]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [771]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [772]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [773]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [774]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [775]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [776]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [777]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [778]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [779]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_s, 0x3 },  // cmplt [780]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [781]
  { {+PARAM::reg3, +PARAM::reg4},
    a64::OPC::fcmp_d, 0x3 },  // cmplt [782]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2},
    a64::OPC::csel_x_mi, 0x7 },  // cmplt [783]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x7 },  // lea [784]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x7 },  // lea [785]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, 0},
    a64::OPC::add_x_reg_uxtw, 0x7 },  // lea [786]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, 0},
    a64::OPC::add_x_reg_sxtw, 0x7 },  // lea [787]
  { {+PARAM::reg0, +PARAM::mem1_num2_prel_hi21},
    a64::OPC::adrp, 0x3 },  // lea.mem [788]
  { {+PARAM::reg0, +PARAM::reg0, +PARAM::mem1_num2_lo12},
    a64::OPC::add_x_imm, 0x7 },  // lea.mem [789]
  { {+PARAM::reg0, +PARAM::mem1_num2_prel_hi21},
    a64::OPC::adrp, 0x3 },  // lea.mem [790]
  { {+PARAM::reg0, +PARAM::reg0, +PARAM::mem1_num2_lo12},
    a64::OPC::add_x_imm, 0x7 },  // lea.mem [791]
  { {+PARAM::reg0, +PARAM::mem1_num2_prel_hi21},
    a64::OPC::adrp, 0x3 },  // lea.mem [792]
  { {+PARAM::reg0, +PARAM::reg0, +PARAM::mem1_num2_lo12},
    a64::OPC::add_x_imm, 0x7 },  // lea.mem [793]
  { {+PARAM::reg0, +PARAM::mem1_num2_prel_hi21},
    a64::OPC::adrp, 0x3 },  // lea.mem [794]
  { {+PARAM::reg0, +PARAM::reg0, +PARAM::mem1_num2_lo12},
    a64::OPC::add_x_imm, 0x7 },  // lea.mem [795]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::add_x_imm, 0x5 },  // lea.stk [796]
  { {+PARAM::reg0, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [797]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x5 },  // lea.stk [798]
  { {+PARAM::reg0, +PARAM::stk1_offset2_lo},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [799]
  { {+PARAM::reg0, +PARAM::stk1_offset2_hi, 16},
    a64::OPC::movk_x_imm, 0x3 },  // lea.stk [800]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x5 },  // lea.stk [801]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::add_x_imm, 0x5 },  // lea.stk [802]
  { {+PARAM::reg0, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [803]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x5 },  // lea.stk [804]
  { {+PARAM::reg0, +PARAM::stk1_offset2_lo},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [805]
  { {+PARAM::reg0, +PARAM::stk1_offset2_hi, 16},
    a64::OPC::movk_x_imm, 0x3 },  // lea.stk [806]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x5 },  // lea.stk [807]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::add_x_imm, 0x5 },  // lea.stk [808]
  { {+PARAM::reg0, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [809]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x5 },  // lea.stk [810]
  { {+PARAM::reg0, +PARAM::stk1_offset2_lo},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [811]
  { {+PARAM::reg0, +PARAM::stk1_offset2_hi, 16},
    a64::OPC::movk_x_imm, 0x3 },  // lea.stk [812]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x5 },  // lea.stk [813]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::add_x_imm, 0x5 },  // lea.stk [814]
  { {+PARAM::reg0, +PARAM::stk1_offset2},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [815]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x5 },  // lea.stk [816]
  { {+PARAM::reg0, +PARAM::stk1_offset2_lo},
    a64::OPC::movz_x_imm, 0x3 },  // lea.stk [817]
  { {+PARAM::reg0, +PARAM::stk1_offset2_hi, 16},
    a64::OPC::movk_x_imm, 0x3 },  // lea.stk [818]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::reg0, +SHIFT::lsl, 0},
    a64::OPC::add_x_reg, 0x5 },  // lea.stk [819]
  { {+PARAM::reg0, +PARAM::fun1_prel_hi21},
    a64::OPC::adrp, 0x3 },  // lea.fun [820]
  { {+PARAM::reg0, +PARAM::reg0, +PARAM::fun1_lo12},
    a64::OPC::add_x_imm, 0x7 },  // lea.fun [821]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [822]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [823]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [824]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [825]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [826]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [827]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [828]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [829]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [830]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [831]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [832]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [833]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [834]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_x_reg_x, 0x7 },  // ld [835]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [836]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_x_reg_w, 0x7 },  // ld [837]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_w_reg_x, 0x7 },  // ld [838]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_w_reg_x, 0x7 },  // ld [839]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_w_reg_w, 0x7 },  // ld [840]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_w_reg_w, 0x7 },  // ld [841]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldrsw_reg_x, 0x7 },  // ld [842]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldrsw_reg_x, 0x7 },  // ld [843]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldrsw_reg_w, 0x7 },  // ld [844]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldrsw_reg_w, 0x7 },  // ld [845]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_h_reg_x, 0x7 },  // ld [846]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_h_reg_x, 0x7 },  // ld [847]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_h_reg_w, 0x7 },  // ld [848]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_h_reg_w, 0x7 },  // ld [849]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldrsh_x_reg_x, 0x7 },  // ld [850]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldrsh_x_reg_x, 0x7 },  // ld [851]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldrsh_x_reg_w, 0x7 },  // ld [852]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldrsh_x_reg_w, 0x7 },  // ld [853]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_b_reg_x, 0x7 },  // ld [854]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldr_b_reg_x, 0x7 },  // ld [855]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldr_b_reg_w, 0x7 },  // ld [856]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldr_b_reg_w, 0x7 },  // ld [857]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldrsb_x_reg_x, 0x7 },  // ld [858]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::ldrsb_x_reg_x, 0x7 },  // ld [859]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::ldrsb_x_reg_w, 0x7 },  // ld [860]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::ldrsb_x_reg_w, 0x7 },  // ld [861]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::fldr_s_reg_x, 0x7 },  // ld [862]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::fldr_s_reg_x, 0x7 },  // ld [863]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::fldr_s_reg_w, 0x7 },  // ld [864]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::fldr_s_reg_w, 0x7 },  // ld [865]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::fldr_d_reg_x, 0x7 },  // ld [866]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +SHIFT::lsl, 0},
    a64::OPC::fldr_d_reg_x, 0x7 },  // ld [867]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::SXTW, 0},
    a64::OPC::fldr_d_reg_w, 0x7 },  // ld [868]
  { {+PARAM::reg0, +PARAM::reg1, +PARAM::reg2, +FIXARG::UXTW, 0},
    a64::OPC::fldr_d_reg_w, 0x7 },  // ld [869]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [870]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [871]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [872]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [873]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [874]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [875]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [876]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [877]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [878]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [879]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [880]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [881]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [882]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [883]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [884]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_x_imm, 0x5 },  // ld.stk [885]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_w_imm, 0x5 },  // ld.stk [886]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_w_imm, 0x5 },  // ld.stk [887]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_w_imm, 0x5 },  // ld.stk [888]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_w_imm, 0x5 },  // ld.stk [889]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsw_imm, 0x5 },  // ld.stk [890]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsw_imm, 0x5 },  // ld.stk [891]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsw_imm, 0x5 },  // ld.stk [892]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsw_imm, 0x5 },  // ld.stk [893]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsh_x_imm, 0x5 },  // ld.stk [894]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsh_x_imm, 0x5 },  // ld.stk [895]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsh_x_imm, 0x5 },  // ld.stk [896]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsh_x_imm, 0x5 },  // ld.stk [897]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_h_imm, 0x5 },  // ld.stk [898]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_h_imm, 0x5 },  // ld.stk [899]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_h_imm, 0x5 },  // ld.stk [900]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_h_imm, 0x5 },  // ld.stk [901]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_b_imm, 0x5 },  // ld.stk [902]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_b_imm, 0x5 },  // ld.stk [903]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_b_imm, 0x5 },  // ld.stk [904]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldr_b_imm, 0x5 },  // ld.stk [905]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsb_x_imm, 0x5 },  // ld.stk [906]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsb_x_imm, 0x5 },  // ld.stk [907]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsb_x_imm, 0x5 },  // ld.stk [908]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::ldrsb_x_imm, 0x5 },  // ld.stk [909]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_s_imm, 0x5 },  // ld.stk [910]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_s_imm, 0x5 },  // ld.stk [911]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_s_imm, 0x5 },  // ld.stk [912]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_s_imm, 0x5 },  // ld.stk [913]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_d_imm, 0x5 },  // ld.stk [914]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_d_imm, 0x5 },  // ld.stk [915]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_d_imm, 0x5 },  // ld.stk [916]
  { {+PARAM::reg0, +FIXARG::WZR, +PARAM::stk1_offset2},
    a64::OPC::fldr_d_imm, 0x5 },  // ld.stk [917]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [918]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [919]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [920]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [921]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [922]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [923]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [924]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [925]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [926]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [927]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [928]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [929]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [930]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_x, 0x13 },  // st [931]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [932]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_x_reg_w, 0x13 },  // st [933]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_x, 0x13 },  // st [934]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_x, 0x13 },  // st [935]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x13 },  // st [936]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x13 },  // st [937]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_x, 0x13 },  // st [938]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_x, 0x13 },  // st [939]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x13 },  // st [940]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_w_reg_w, 0x13 },  // st [941]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_x, 0x13 },  // st [942]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_x, 0x13 },  // st [943]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x13 },  // st [944]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x13 },  // st [945]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_x, 0x13 },  // st [946]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_x, 0x13 },  // st [947]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x13 },  // st [948]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_h_reg_w, 0x13 },  // st [949]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_x, 0x13 },  // st [950]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_x, 0x13 },  // st [951]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x13 },  // st [952]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x13 },  // st [953]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_x, 0x13 },  // st [954]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_x, 0x13 },  // st [955]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x13 },  // st [956]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::str_b_reg_w, 0x13 },  // st [957]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::fstr_q_reg_x, 0x13 },  // st [958]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::fstr_q_reg_x, 0x13 },  // st [959]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_q_reg_w, 0x13 },  // st [960]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_q_reg_w, 0x13 },  // st [961]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::fstr_s_reg_x, 0x13 },  // st [962]
  { {+PARAM::reg0, +PARAM::reg1, +SHIFT::lsl, 0, +PARAM::reg2},
    a64::OPC::fstr_s_reg_x, 0x13 },  // st [963]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::SXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_s_reg_w, 0x13 },  // st [964]
  { {+PARAM::reg0, +PARAM::reg1, +FIXARG::UXTW, 0, +PARAM::reg2},
    a64::OPC::fstr_s_reg_w, 0x13 },  // st [965]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [966]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [967]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [968]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [969]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [970]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [971]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [972]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [973]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [974]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [975]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [976]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [977]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [978]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [979]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [980]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_x_imm, 0x6 },  // st.stk [981]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [982]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [983]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [984]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [985]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [986]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [987]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [988]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_w_imm, 0x6 },  // st.stk [989]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [990]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [991]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [992]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [993]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [994]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [995]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [996]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_h_imm, 0x6 },  // st.stk [997]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [998]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [999]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1000]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1001]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1002]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1003]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1004]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::str_b_imm, 0x6 },  // st.stk [1005]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_s_imm, 0x6 },  // st.stk [1006]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_s_imm, 0x6 },  // st.stk [1007]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_s_imm, 0x6 },  // st.stk [1008]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_s_imm, 0x6 },  // st.stk [1009]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_d_imm, 0x6 },  // st.stk [1010]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_d_imm, 0x6 },  // st.stk [1011]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_d_imm, 0x6 },  // st.stk [1012]
  { {+FIXARG::WZR, +PARAM::stk0_offset1, +PARAM::reg2},
    a64::OPC::fstr_d_imm, 0x6 },  // st.stk [1013]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fsqrt_s, 0x3 },  // sqrt [1014]
  { {+PARAM::reg0, +PARAM::reg1},
    a64::OPC::fsqrt_d, 0x3 },  // sqrt [1015]
};

const uint16_t kPatternJumper[256] = {
 0 /* --- */,  0 /* .mem */,  0 /* .data */,  0 /* .addr.fun */, 
 0 /* .addr.mem */,  0 /* .fun */,  0 /* .bbl */,  0 /* .reg */, 
 0 /* .stk */,  0 /* .jtb */,  0 /* --- */,  0 /* --- */, 
 0 /* --- */,  0 /* --- */,  0 /* --- */,  0 /* --- */, 
 0 /* add */,  10 /* sub */,  24 /* mul */,  30 /* div */, 
 36 /* rem */,  36 /* min */,  36 /* max */,  36 /* --- */, 
 36 /* xor */,  44 /* and */,  52 /* or */,  60 /* shl */, 
 68 /* shr */,  76 /* --- */,  76 /* --- */,  76 /* --- */, 
 76 /* beq */,  90 /* bne */,  104 /* blt */,  124 /* ble */, 
 144 /* --- */,  144 /* --- */,  144 /* --- */,  144 /* --- */, 
 144 /* switch */,  145 /* bra */,  146 /* ret */,  146 /* bsr */, 
 147 /* jsr */,  148 /* syscall */,  149 /* trap */,  150 /* --- */, 
 150 /* pusharg */,  150 /* poparg */,  150 /* conv */,  218 /* bitcast */, 
 246 /* mov */,  298 /* cmpeq */,  442 /* cmplt */,  484 /* --- */, 
 484 /* lea */,  488 /* lea.mem */,  492 /* lea.stk */,  504 /* lea.fun */, 
 505 /* --- */,  505 /* --- */,  505 /* --- */,  505 /* --- */, 
 505 /* ld */,  553 /* ld.mem */,  553 /* ld.stk */,  601 /* --- */, 
 601 /* --- */,  601 /* --- */,  601 /* --- */,  601 /* --- */, 
 601 /* st */,  649 /* st.mem */,  649 /* st.stk */,  697 /* --- */, 
 697 /* --- */,  697 /* --- */,  697 /* --- */,  697 /* --- */, 
 697 /* --- */,  697 /* --- */,  697 /* --- */,  697 /* --- */, 
 697 /* --- */,  697 /* --- */,  697 /* --- */,  697 /* --- */, 
 697 /* --- */,  697 /* --- */,  697 /* --- */,  697 /* --- */, 
 697 /* --- */,  697 /* --- */,  697 /* --- */,  697 /* --- */, 
 697 /* sqrt */,  699 /* abs */,  699 /* sign */,  699 /* ceil */, 
 699 /* floor */,  699 /* trunc */,  699 /* round */,  699 /* sin */, 
 699 /* cos */,  699 /* tan */,  699 /* asin */,  699 /* acos */, 
 699 /* atan */,  699 /* exp */,  699 /* log */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* cntpop */,  699 /* cntlz */,  699 /* cnttz */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* bcopy */,  699 /* --- */,  699 /* bzero */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* st.stks */,  699 /* ld.stks */,  699 /* lea.stks */,  699 /* lds */, 
 699 /* sts */,  699 /* adds */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* .struct */,  699 /* .field */,  699 /* .endstruct */,  699 /* .stk.s */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* nop */,  699 /* nop1 */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
 699 /* --- */,  699 /* --- */,  699 /* --- */,  699 /* --- */, 
};

const Pattern kPatterns[] = {
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[1], 1 },  // add [0]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[2], 1 },  // add [1]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[3], 1 },  // add [2]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[4], 1 },  // add [3]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[5], 1 },  // add [4]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[6], 1 },  // add [5]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[7], 1 },  // add [6]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[8], 1 },  // add [7]
  { {DK::F32, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[9], 1 },  // add [8]
  { {DK::F64, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[10], 1 },  // add [9]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[11], 1 },  // sub [10]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[12], 1 },  // sub [11]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[13], 1 },  // sub [12]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[14], 1 },  // sub [13]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[15], 1 },  // sub [14]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[16], 1 },  // sub [15]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[17], 1 },  // sub [16]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[18], 1 },  // sub [17]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[19], 1 },  // sub [18]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[20], 1 },  // sub [19]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[21], 1 },  // sub [20]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::ZERO, IC::INVALID},
    &kInsTemplates[22], 1 },  // sub [21]
  { {DK::F32, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[23], 1 },  // sub [22]
  { {DK::F64, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[24], 1 },  // sub [23]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[25], 1 },  // mul [24]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[26], 1 },  // mul [25]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[27], 1 },  // mul [26]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[28], 1 },  // mul [27]
  { {DK::F32, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[29], 1 },  // mul [28]
  { {DK::F64, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[30], 1 },  // mul [29]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[31], 1 },  // div [30]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[32], 1 },  // div [31]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[33], 1 },  // div [32]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[34], 1 },  // div [33]
  { {DK::F32, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[35], 1 },  // div [34]
  { {DK::F64, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[36], 1 },  // div [35]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[37], 1 },  // xor [36]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[38], 1 },  // xor [37]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[39], 1 },  // xor [38]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[40], 1 },  // xor [39]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[41], 1 },  // xor [40]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[42], 1 },  // xor [41]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[43], 1 },  // xor [42]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[44], 1 },  // xor [43]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[45], 1 },  // and [44]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[46], 1 },  // and [45]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[47], 1 },  // and [46]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[48], 1 },  // and [47]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[49], 1 },  // and [48]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[50], 1 },  // and [49]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[51], 1 },  // and [50]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[52], 1 },  // and [51]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[53], 1 },  // or [52]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[54], 1 },  // or [53]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[55], 1 },  // or [54]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[56], 1 },  // or [55]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[57], 1 },  // or [56]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[58], 1 },  // or [57]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[59], 1 },  // or [58]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::IMM_10_15_16_22_W},
    &kInsTemplates[60], 1 },  // or [59]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[61], 1 },  // shl [60]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[62], 1 },  // shl [61]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[63], 1 },  // shl [62]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[64], 1 },  // shl [63]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[65], 1 },  // shl [64]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[66], 1 },  // shl [65]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[67], 1 },  // shl [66]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[68], 1 },  // shl [67]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[69], 1 },  // shr [68]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[70], 1 },  // shr [69]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[71], 1 },  // shr [70]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[72], 1 },  // shr [71]
  { {DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[73], 1 },  // shr [72]
  { {DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[74], 1 },  // shr [73]
  { {DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[75], 1 },  // shr [74]
  { {DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[76], 1 },  // shr [75]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[77], 2 },  // beq [76]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[79], 2 },  // beq [77]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[81], 2 },  // beq [78]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[83], 2 },  // beq [79]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[85], 2 },  // beq [80]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[87], 2 },  // beq [81]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[89], 2 },  // beq [82]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[91], 2 },  // beq [83]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[93], 2 },  // beq [84]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[95], 2 },  // beq [85]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[97], 2 },  // beq [86]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[99], 2 },  // beq [87]
  { {DK::F32, DK::F32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[101], 2 },  // beq [88]
  { {DK::F64, DK::F64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[103], 2 },  // beq [89]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[105], 2 },  // bne [90]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[107], 2 },  // bne [91]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[109], 2 },  // bne [92]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[111], 2 },  // bne [93]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[113], 2 },  // bne [94]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[115], 2 },  // bne [95]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[117], 2 },  // bne [96]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[119], 2 },  // bne [97]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[121], 2 },  // bne [98]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[123], 2 },  // bne [99]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[125], 2 },  // bne [100]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[127], 2 },  // bne [101]
  { {DK::F32, DK::F32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[129], 2 },  // bne [102]
  { {DK::F64, DK::F64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[131], 2 },  // bne [103]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[133], 2 },  // blt [104]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[135], 2 },  // blt [105]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[137], 2 },  // blt [106]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[139], 2 },  // blt [107]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[141], 2 },  // blt [108]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[143], 2 },  // blt [109]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[145], 2 },  // blt [110]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[147], 2 },  // blt [111]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[149], 2 },  // blt [112]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[151], 2 },  // blt [113]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[153], 2 },  // blt [114]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[155], 2 },  // blt [115]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[157], 2 },  // blt [116]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[159], 2 },  // blt [117]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[161], 2 },  // blt [118]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[163], 2 },  // blt [119]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[165], 2 },  // blt [120]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[167], 2 },  // blt [121]
  { {DK::F32, DK::F32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[169], 2 },  // blt [122]
  { {DK::F64, DK::F64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[171], 2 },  // blt [123]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[173], 2 },  // ble [124]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[175], 2 },  // ble [125]
  { {DK::U32, DK::U32, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[177], 2 },  // ble [126]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[179], 2 },  // ble [127]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[181], 2 },  // ble [128]
  { {DK::S32, DK::S32, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[183], 2 },  // ble [129]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[185], 2 },  // ble [130]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[187], 2 },  // ble [131]
  { {DK::U64, DK::U64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[189], 2 },  // ble [132]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[191], 2 },  // ble [133]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[193], 2 },  // ble [134]
  { {DK::A64, DK::A64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[195], 2 },  // ble [135]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[197], 2 },  // ble [136]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[199], 2 },  // ble [137]
  { {DK::C64, DK::C64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[201], 2 },  // ble [138]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[203], 2 },  // ble [139]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[205], 2 },  // ble [140]
  { {DK::S64, DK::S64, DK::INVALID},
    {IC::IMM_SHIFTED_10_21_22, IC::INVALID, IC::INVALID},
    &kInsTemplates[207], 2 },  // ble [141]
  { {DK::F32, DK::F32, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[209], 2 },  // ble [142]
  { {DK::F64, DK::F64, DK::INVALID},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[211], 2 },  // ble [143]
  { {DK::U32, DK::INVALID},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[213], 4 },  // switch [144]
  { {DK::INVALID},
    {IC::INVALID},
    &kInsTemplates[217], 1 },  // bra [145]
  { {DK::INVALID},
    {IC::INVALID},
    &kInsTemplates[218], 1 },  // bsr [146]
  { {DK::C64, DK::INVALID},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[219], 1 },  // jsr [147]
  { {DK::INVALID, DK::U32},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[220], 2 },  // syscall [148]
  { {},
    {},
    &kInsTemplates[222], 1 },  // trap [149]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[223], 1 },  // conv [150]
  { {DK::U64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[224], 1 },  // conv [151]
  { {DK::S64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[225], 1 },  // conv [152]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[226], 1 },  // conv [153]
  { {DK::U32, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[227], 1 },  // conv [154]
  { {DK::U32, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[228], 1 },  // conv [155]
  { {DK::S32, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[229], 1 },  // conv [156]
  { {DK::S32, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[230], 1 },  // conv [157]
  { {DK::U16, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[231], 1 },  // conv [158]
  { {DK::U16, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[232], 1 },  // conv [159]
  { {DK::S16, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[233], 1 },  // conv [160]
  { {DK::S16, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[234], 1 },  // conv [161]
  { {DK::U8, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[235], 1 },  // conv [162]
  { {DK::U8, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[236], 1 },  // conv [163]
  { {DK::S8, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[237], 1 },  // conv [164]
  { {DK::S8, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[238], 1 },  // conv [165]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[239], 1 },  // conv [166]
  { {DK::U32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[240], 1 },  // conv [167]
  { {DK::S32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[241], 1 },  // conv [168]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[242], 1 },  // conv [169]
  { {DK::U16, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[243], 1 },  // conv [170]
  { {DK::U16, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[244], 1 },  // conv [171]
  { {DK::S16, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[245], 1 },  // conv [172]
  { {DK::S16, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[246], 1 },  // conv [173]
  { {DK::U8, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[247], 1 },  // conv [174]
  { {DK::U8, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[248], 1 },  // conv [175]
  { {DK::S8, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[249], 1 },  // conv [176]
  { {DK::S8, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[250], 1 },  // conv [177]
  { {DK::U16, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[251], 1 },  // conv [178]
  { {DK::U16, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[252], 1 },  // conv [179]
  { {DK::S16, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[253], 1 },  // conv [180]
  { {DK::S16, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[254], 1 },  // conv [181]
  { {DK::U8, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[255], 1 },  // conv [182]
  { {DK::U8, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[256], 1 },  // conv [183]
  { {DK::S8, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[257], 1 },  // conv [184]
  { {DK::S8, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[258], 1 },  // conv [185]
  { {DK::U8, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[259], 1 },  // conv [186]
  { {DK::U8, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[260], 1 },  // conv [187]
  { {DK::S8, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[261], 1 },  // conv [188]
  { {DK::S8, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[262], 1 },  // conv [189]
  { {DK::U64, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[263], 1 },  // conv [190]
  { {DK::U64, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[264], 1 },  // conv [191]
  { {DK::U32, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[265], 1 },  // conv [192]
  { {DK::U32, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[266], 1 },  // conv [193]
  { {DK::U64, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[267], 1 },  // conv [194]
  { {DK::S64, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[268], 1 },  // conv [195]
  { {DK::S64, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[269], 1 },  // conv [196]
  { {DK::S32, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[270], 1 },  // conv [197]
  { {DK::S32, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[271], 1 },  // conv [198]
  { {DK::U64, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[272], 1 },  // conv [199]
  { {DK::S64, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[273], 1 },  // conv [200]
  { {DK::S64, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[274], 1 },  // conv [201]
  { {DK::F64, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[275], 1 },  // conv [202]
  { {DK::F64, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[276], 1 },  // conv [203]
  { {DK::F32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[277], 1 },  // conv [204]
  { {DK::F32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[278], 1 },  // conv [205]
  { {DK::F64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[279], 1 },  // conv [206]
  { {DK::F64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[280], 1 },  // conv [207]
  { {DK::F32, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[281], 1 },  // conv [208]
  { {DK::F32, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[282], 1 },  // conv [209]
  { {DK::S32, DK::F32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[283], 1 },  // conv [210]
  { {DK::S32, DK::F64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[284], 1 },  // conv [211]
  { {DK::U32, DK::F32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[285], 1 },  // conv [212]
  { {DK::U32, DK::F64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[286], 1 },  // conv [213]
  { {DK::S64, DK::F32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[287], 1 },  // conv [214]
  { {DK::S64, DK::F64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[288], 1 },  // conv [215]
  { {DK::U64, DK::F32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[289], 1 },  // conv [216]
  { {DK::U64, DK::F64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[290], 1 },  // conv [217]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[291], 1 },  // bitcast [218]
  { {DK::U64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[292], 1 },  // bitcast [219]
  { {DK::U64, DK::A64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[293], 1 },  // bitcast [220]
  { {DK::U64, DK::C64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[294], 1 },  // bitcast [221]
  { {DK::S64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[295], 1 },  // bitcast [222]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[296], 1 },  // bitcast [223]
  { {DK::S64, DK::A64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[297], 1 },  // bitcast [224]
  { {DK::S64, DK::C64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[298], 1 },  // bitcast [225]
  { {DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[299], 1 },  // bitcast [226]
  { {DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[300], 1 },  // bitcast [227]
  { {DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[301], 1 },  // bitcast [228]
  { {DK::A64, DK::C64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[302], 1 },  // bitcast [229]
  { {DK::C64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[303], 1 },  // bitcast [230]
  { {DK::C64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[304], 1 },  // bitcast [231]
  { {DK::C64, DK::A64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[305], 1 },  // bitcast [232]
  { {DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[306], 1 },  // bitcast [233]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[307], 1 },  // bitcast [234]
  { {DK::U32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[308], 1 },  // bitcast [235]
  { {DK::S32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[309], 1 },  // bitcast [236]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[310], 1 },  // bitcast [237]
  { {DK::F64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[311], 1 },  // bitcast [238]
  { {DK::F64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[312], 1 },  // bitcast [239]
  { {DK::F32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[313], 1 },  // bitcast [240]
  { {DK::F32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[314], 1 },  // bitcast [241]
  { {DK::U64, DK::F64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[315], 1 },  // bitcast [242]
  { {DK::S64, DK::F64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[316], 1 },  // bitcast [243]
  { {DK::U32, DK::F32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[317], 1 },  // bitcast [244]
  { {DK::S32, DK::F32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[318], 1 },  // bitcast [245]
  { {DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[319], 1 },  // mov [246]
  { {DK::A64, DK::A64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[320], 1 },  // mov [247]
  { {DK::A64, DK::A64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[321], 1 },  // mov [248]
  { {DK::A64, DK::A64},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[322], 2 },  // mov [249]
  { {DK::A64, DK::A64},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[324], 4 },  // mov [250]
  { {DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[328], 1 },  // mov [251]
  { {DK::C64, DK::C64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[329], 1 },  // mov [252]
  { {DK::C64, DK::C64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[330], 1 },  // mov [253]
  { {DK::C64, DK::C64},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[331], 2 },  // mov [254]
  { {DK::C64, DK::C64},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[333], 4 },  // mov [255]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[337], 1 },  // mov [256]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[338], 1 },  // mov [257]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[339], 1 },  // mov [258]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[340], 2 },  // mov [259]
  { {DK::U64, DK::U64},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[342], 4 },  // mov [260]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[346], 1 },  // mov [261]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[347], 1 },  // mov [262]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[348], 1 },  // mov [263]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[349], 2 },  // mov [264]
  { {DK::S64, DK::S64},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[351], 4 },  // mov [265]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[355], 1 },  // mov [266]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[356], 1 },  // mov [267]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[357], 1 },  // mov [268]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[358], 2 },  // mov [269]
  { {DK::U32, DK::U32},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[360], 4 },  // mov [270]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[364], 1 },  // mov [271]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[365], 1 },  // mov [272]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[366], 1 },  // mov [273]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[367], 2 },  // mov [274]
  { {DK::S32, DK::S32},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[369], 4 },  // mov [275]
  { {DK::U16, DK::U16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[373], 1 },  // mov [276]
  { {DK::U16, DK::U16},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[374], 1 },  // mov [277]
  { {DK::U16, DK::U16},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[375], 1 },  // mov [278]
  { {DK::U16, DK::U16},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[376], 2 },  // mov [279]
  { {DK::U16, DK::U16},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[378], 4 },  // mov [280]
  { {DK::S16, DK::S16},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[382], 1 },  // mov [281]
  { {DK::S16, DK::S16},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[383], 1 },  // mov [282]
  { {DK::S16, DK::S16},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[384], 1 },  // mov [283]
  { {DK::S16, DK::S16},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[385], 2 },  // mov [284]
  { {DK::S16, DK::S16},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[387], 4 },  // mov [285]
  { {DK::U8, DK::U8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[391], 1 },  // mov [286]
  { {DK::U8, DK::U8},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[392], 1 },  // mov [287]
  { {DK::U8, DK::U8},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[393], 1 },  // mov [288]
  { {DK::U8, DK::U8},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[394], 2 },  // mov [289]
  { {DK::U8, DK::U8},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[396], 4 },  // mov [290]
  { {DK::S8, DK::S8},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[400], 1 },  // mov [291]
  { {DK::S8, DK::S8},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22},
    &kInsTemplates[401], 1 },  // mov [292]
  { {DK::S8, DK::S8},
    {IC::INVALID, IC::IMM_SHIFTED_5_20_21_22_NOT},
    &kInsTemplates[402], 1 },  // mov [293]
  { {DK::S8, DK::S8},
    {IC::INVALID, IC::IMM_POS_32},
    &kInsTemplates[403], 2 },  // mov [294]
  { {DK::S8, DK::S8},
    {IC::INVALID, IC::ANY},
    &kInsTemplates[405], 4 },  // mov [295]
  { {DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[409], 1 },  // mov [296]
  { {DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[410], 1 },  // mov [297]
  { {DK::U32, DK::U32, DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[411], 2 },  // cmpeq [298]
  { {DK::U32, DK::U32, DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[413], 2 },  // cmpeq [299]
  { {DK::U32, DK::U32, DK::U32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[415], 2 },  // cmpeq [300]
  { {DK::U32, DK::U32, DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[417], 2 },  // cmpeq [301]
  { {DK::U32, DK::U32, DK::U32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[419], 2 },  // cmpeq [302]
  { {DK::U32, DK::U32, DK::U32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[421], 2 },  // cmpeq [303]
  { {DK::U32, DK::U32, DK::U32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[423], 2 },  // cmpeq [304]
  { {DK::U32, DK::U32, DK::U32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[425], 2 },  // cmpeq [305]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[427], 2 },  // cmpeq [306]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[429], 2 },  // cmpeq [307]
  { {DK::U32, DK::U32, DK::U32, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[431], 2 },  // cmpeq [308]
  { {DK::U32, DK::U32, DK::U32, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[433], 2 },  // cmpeq [309]
  { {DK::S32, DK::S32, DK::S32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[435], 2 },  // cmpeq [310]
  { {DK::S32, DK::S32, DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[437], 2 },  // cmpeq [311]
  { {DK::S32, DK::S32, DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[439], 2 },  // cmpeq [312]
  { {DK::S32, DK::S32, DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[441], 2 },  // cmpeq [313]
  { {DK::S32, DK::S32, DK::S32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[443], 2 },  // cmpeq [314]
  { {DK::S32, DK::S32, DK::S32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[445], 2 },  // cmpeq [315]
  { {DK::S32, DK::S32, DK::S32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[447], 2 },  // cmpeq [316]
  { {DK::S32, DK::S32, DK::S32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[449], 2 },  // cmpeq [317]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[451], 2 },  // cmpeq [318]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[453], 2 },  // cmpeq [319]
  { {DK::S32, DK::S32, DK::S32, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[455], 2 },  // cmpeq [320]
  { {DK::S32, DK::S32, DK::S32, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[457], 2 },  // cmpeq [321]
  { {DK::U64, DK::U64, DK::U64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[459], 2 },  // cmpeq [322]
  { {DK::U64, DK::U64, DK::U64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[461], 2 },  // cmpeq [323]
  { {DK::U64, DK::U64, DK::U64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[463], 2 },  // cmpeq [324]
  { {DK::U64, DK::U64, DK::U64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[465], 2 },  // cmpeq [325]
  { {DK::U64, DK::U64, DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[467], 2 },  // cmpeq [326]
  { {DK::U64, DK::U64, DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[469], 2 },  // cmpeq [327]
  { {DK::U64, DK::U64, DK::U64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[471], 2 },  // cmpeq [328]
  { {DK::U64, DK::U64, DK::U64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[473], 2 },  // cmpeq [329]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[475], 2 },  // cmpeq [330]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[477], 2 },  // cmpeq [331]
  { {DK::U64, DK::U64, DK::U64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[479], 2 },  // cmpeq [332]
  { {DK::U64, DK::U64, DK::U64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[481], 2 },  // cmpeq [333]
  { {DK::S64, DK::S64, DK::S64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[483], 2 },  // cmpeq [334]
  { {DK::S64, DK::S64, DK::S64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[485], 2 },  // cmpeq [335]
  { {DK::S64, DK::S64, DK::S64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[487], 2 },  // cmpeq [336]
  { {DK::S64, DK::S64, DK::S64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[489], 2 },  // cmpeq [337]
  { {DK::S64, DK::S64, DK::S64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[491], 2 },  // cmpeq [338]
  { {DK::S64, DK::S64, DK::S64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[493], 2 },  // cmpeq [339]
  { {DK::S64, DK::S64, DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[495], 2 },  // cmpeq [340]
  { {DK::S64, DK::S64, DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[497], 2 },  // cmpeq [341]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[499], 2 },  // cmpeq [342]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[501], 2 },  // cmpeq [343]
  { {DK::S64, DK::S64, DK::S64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[503], 2 },  // cmpeq [344]
  { {DK::S64, DK::S64, DK::S64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[505], 2 },  // cmpeq [345]
  { {DK::A64, DK::A64, DK::A64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[507], 2 },  // cmpeq [346]
  { {DK::A64, DK::A64, DK::A64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[509], 2 },  // cmpeq [347]
  { {DK::A64, DK::A64, DK::A64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[511], 2 },  // cmpeq [348]
  { {DK::A64, DK::A64, DK::A64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[513], 2 },  // cmpeq [349]
  { {DK::A64, DK::A64, DK::A64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[515], 2 },  // cmpeq [350]
  { {DK::A64, DK::A64, DK::A64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[517], 2 },  // cmpeq [351]
  { {DK::A64, DK::A64, DK::A64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[519], 2 },  // cmpeq [352]
  { {DK::A64, DK::A64, DK::A64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[521], 2 },  // cmpeq [353]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[523], 2 },  // cmpeq [354]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[525], 2 },  // cmpeq [355]
  { {DK::A64, DK::A64, DK::A64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[527], 2 },  // cmpeq [356]
  { {DK::A64, DK::A64, DK::A64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[529], 2 },  // cmpeq [357]
  { {DK::C64, DK::C64, DK::C64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[531], 2 },  // cmpeq [358]
  { {DK::C64, DK::C64, DK::C64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[533], 2 },  // cmpeq [359]
  { {DK::C64, DK::C64, DK::C64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[535], 2 },  // cmpeq [360]
  { {DK::C64, DK::C64, DK::C64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[537], 2 },  // cmpeq [361]
  { {DK::C64, DK::C64, DK::C64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[539], 2 },  // cmpeq [362]
  { {DK::C64, DK::C64, DK::C64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[541], 2 },  // cmpeq [363]
  { {DK::C64, DK::C64, DK::C64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[543], 2 },  // cmpeq [364]
  { {DK::C64, DK::C64, DK::C64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[545], 2 },  // cmpeq [365]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[547], 2 },  // cmpeq [366]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[549], 2 },  // cmpeq [367]
  { {DK::C64, DK::C64, DK::C64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[551], 2 },  // cmpeq [368]
  { {DK::C64, DK::C64, DK::C64, DK::C64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[553], 2 },  // cmpeq [369]
  { {DK::U64, DK::U64, DK::U64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[555], 2 },  // cmpeq [370]
  { {DK::U64, DK::U64, DK::U64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[557], 2 },  // cmpeq [371]
  { {DK::U64, DK::U64, DK::U64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[559], 2 },  // cmpeq [372]
  { {DK::U64, DK::U64, DK::U64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[561], 2 },  // cmpeq [373]
  { {DK::S64, DK::S64, DK::S64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[563], 2 },  // cmpeq [374]
  { {DK::S64, DK::S64, DK::S64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[565], 2 },  // cmpeq [375]
  { {DK::S64, DK::S64, DK::S64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[567], 2 },  // cmpeq [376]
  { {DK::S64, DK::S64, DK::S64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[569], 2 },  // cmpeq [377]
  { {DK::A64, DK::A64, DK::A64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[571], 2 },  // cmpeq [378]
  { {DK::A64, DK::A64, DK::A64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[573], 2 },  // cmpeq [379]
  { {DK::A64, DK::A64, DK::A64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[575], 2 },  // cmpeq [380]
  { {DK::A64, DK::A64, DK::A64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[577], 2 },  // cmpeq [381]
  { {DK::C64, DK::C64, DK::C64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[579], 2 },  // cmpeq [382]
  { {DK::C64, DK::C64, DK::C64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[581], 2 },  // cmpeq [383]
  { {DK::C64, DK::C64, DK::C64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[583], 2 },  // cmpeq [384]
  { {DK::C64, DK::C64, DK::C64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[585], 2 },  // cmpeq [385]
  { {DK::U32, DK::U32, DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[587], 2 },  // cmpeq [386]
  { {DK::U32, DK::U32, DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[589], 2 },  // cmpeq [387]
  { {DK::U32, DK::U32, DK::U32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[591], 2 },  // cmpeq [388]
  { {DK::U32, DK::U32, DK::U32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[593], 2 },  // cmpeq [389]
  { {DK::S32, DK::S32, DK::S32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[595], 2 },  // cmpeq [390]
  { {DK::S32, DK::S32, DK::S32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[597], 2 },  // cmpeq [391]
  { {DK::S32, DK::S32, DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[599], 2 },  // cmpeq [392]
  { {DK::S32, DK::S32, DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[601], 2 },  // cmpeq [393]
  { {DK::U64, DK::U64, DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[603], 2 },  // cmpeq [394]
  { {DK::U64, DK::U64, DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[605], 2 },  // cmpeq [395]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[607], 2 },  // cmpeq [396]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[609], 2 },  // cmpeq [397]
  { {DK::U64, DK::U64, DK::U64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[611], 2 },  // cmpeq [398]
  { {DK::U64, DK::U64, DK::U64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[613], 2 },  // cmpeq [399]
  { {DK::S64, DK::S64, DK::S64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[615], 2 },  // cmpeq [400]
  { {DK::S64, DK::S64, DK::S64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[617], 2 },  // cmpeq [401]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[619], 2 },  // cmpeq [402]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[621], 2 },  // cmpeq [403]
  { {DK::S64, DK::S64, DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[623], 2 },  // cmpeq [404]
  { {DK::S64, DK::S64, DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[625], 2 },  // cmpeq [405]
  { {DK::A64, DK::A64, DK::A64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[627], 2 },  // cmpeq [406]
  { {DK::A64, DK::A64, DK::A64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[629], 2 },  // cmpeq [407]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[631], 2 },  // cmpeq [408]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[633], 2 },  // cmpeq [409]
  { {DK::A64, DK::A64, DK::A64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[635], 2 },  // cmpeq [410]
  { {DK::A64, DK::A64, DK::A64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[637], 2 },  // cmpeq [411]
  { {DK::C64, DK::C64, DK::C64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[639], 2 },  // cmpeq [412]
  { {DK::C64, DK::C64, DK::C64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[641], 2 },  // cmpeq [413]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[643], 2 },  // cmpeq [414]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[645], 2 },  // cmpeq [415]
  { {DK::C64, DK::C64, DK::C64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[647], 2 },  // cmpeq [416]
  { {DK::C64, DK::C64, DK::C64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[649], 2 },  // cmpeq [417]
  { {DK::U32, DK::U32, DK::U32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[651], 2 },  // cmpeq [418]
  { {DK::U32, DK::U32, DK::U32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[653], 2 },  // cmpeq [419]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[655], 2 },  // cmpeq [420]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[657], 2 },  // cmpeq [421]
  { {DK::U32, DK::U32, DK::U32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[659], 2 },  // cmpeq [422]
  { {DK::U32, DK::U32, DK::U32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[661], 2 },  // cmpeq [423]
  { {DK::S32, DK::S32, DK::S32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[663], 2 },  // cmpeq [424]
  { {DK::S32, DK::S32, DK::S32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[665], 2 },  // cmpeq [425]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[667], 2 },  // cmpeq [426]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[669], 2 },  // cmpeq [427]
  { {DK::S32, DK::S32, DK::S32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22},
    &kInsTemplates[671], 2 },  // cmpeq [428]
  { {DK::S32, DK::S32, DK::S32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::IMM_SHIFTED_10_21_22, IC::INVALID},
    &kInsTemplates[673], 2 },  // cmpeq [429]
  { {DK::U32, DK::U32, DK::U32, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[675], 2 },  // cmpeq [430]
  { {DK::U32, DK::U32, DK::U32, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[677], 2 },  // cmpeq [431]
  { {DK::S32, DK::S32, DK::S32, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[679], 2 },  // cmpeq [432]
  { {DK::S32, DK::S32, DK::S32, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[681], 2 },  // cmpeq [433]
  { {DK::U64, DK::U64, DK::U64, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[683], 2 },  // cmpeq [434]
  { {DK::U64, DK::U64, DK::U64, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[685], 2 },  // cmpeq [435]
  { {DK::S64, DK::S64, DK::S64, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[687], 2 },  // cmpeq [436]
  { {DK::S64, DK::S64, DK::S64, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[689], 2 },  // cmpeq [437]
  { {DK::A64, DK::A64, DK::A64, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[691], 2 },  // cmpeq [438]
  { {DK::A64, DK::A64, DK::A64, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[693], 2 },  // cmpeq [439]
  { {DK::C64, DK::C64, DK::C64, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[695], 2 },  // cmpeq [440]
  { {DK::C64, DK::C64, DK::C64, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[697], 2 },  // cmpeq [441]
  { {DK::U64, DK::U64, DK::U64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[699], 2 },  // cmplt [442]
  { {DK::U64, DK::U64, DK::U64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[701], 2 },  // cmplt [443]
  { {DK::S64, DK::S64, DK::S64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[703], 2 },  // cmplt [444]
  { {DK::S64, DK::S64, DK::S64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[705], 2 },  // cmplt [445]
  { {DK::A64, DK::A64, DK::A64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[707], 2 },  // cmplt [446]
  { {DK::A64, DK::A64, DK::A64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[709], 2 },  // cmplt [447]
  { {DK::C64, DK::C64, DK::C64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[711], 2 },  // cmplt [448]
  { {DK::C64, DK::C64, DK::C64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[713], 2 },  // cmplt [449]
  { {DK::U32, DK::U32, DK::U32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[715], 2 },  // cmplt [450]
  { {DK::U32, DK::U32, DK::U32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[717], 2 },  // cmplt [451]
  { {DK::S32, DK::S32, DK::S32, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[719], 2 },  // cmplt [452]
  { {DK::S32, DK::S32, DK::S32, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[721], 2 },  // cmplt [453]
  { {DK::U64, DK::U64, DK::U64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[723], 2 },  // cmplt [454]
  { {DK::U64, DK::U64, DK::U64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[725], 2 },  // cmplt [455]
  { {DK::U64, DK::U64, DK::U64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[727], 2 },  // cmplt [456]
  { {DK::S64, DK::S64, DK::S64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[729], 2 },  // cmplt [457]
  { {DK::S64, DK::S64, DK::S64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[731], 2 },  // cmplt [458]
  { {DK::S64, DK::S64, DK::S64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[733], 2 },  // cmplt [459]
  { {DK::A64, DK::A64, DK::A64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[735], 2 },  // cmplt [460]
  { {DK::A64, DK::A64, DK::A64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[737], 2 },  // cmplt [461]
  { {DK::A64, DK::A64, DK::A64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[739], 2 },  // cmplt [462]
  { {DK::C64, DK::C64, DK::C64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[741], 2 },  // cmplt [463]
  { {DK::C64, DK::C64, DK::C64, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[743], 2 },  // cmplt [464]
  { {DK::C64, DK::C64, DK::C64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[745], 2 },  // cmplt [465]
  { {DK::U32, DK::U32, DK::U32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[747], 2 },  // cmplt [466]
  { {DK::U32, DK::U32, DK::U32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[749], 2 },  // cmplt [467]
  { {DK::U32, DK::U32, DK::U32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[751], 2 },  // cmplt [468]
  { {DK::S32, DK::S32, DK::S32, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[753], 2 },  // cmplt [469]
  { {DK::S32, DK::S32, DK::S32, DK::A64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[755], 2 },  // cmplt [470]
  { {DK::S32, DK::S32, DK::S32, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[757], 2 },  // cmplt [471]
  { {DK::U32, DK::U32, DK::U32, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[759], 2 },  // cmplt [472]
  { {DK::U32, DK::U32, DK::U32, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[761], 2 },  // cmplt [473]
  { {DK::S32, DK::S32, DK::S32, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[763], 2 },  // cmplt [474]
  { {DK::S32, DK::S32, DK::S32, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[765], 2 },  // cmplt [475]
  { {DK::U64, DK::U64, DK::U64, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[767], 2 },  // cmplt [476]
  { {DK::U64, DK::U64, DK::U64, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[769], 2 },  // cmplt [477]
  { {DK::S64, DK::S64, DK::S64, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[771], 2 },  // cmplt [478]
  { {DK::S64, DK::S64, DK::S64, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[773], 2 },  // cmplt [479]
  { {DK::A64, DK::A64, DK::A64, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[775], 2 },  // cmplt [480]
  { {DK::A64, DK::A64, DK::A64, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[777], 2 },  // cmplt [481]
  { {DK::C64, DK::C64, DK::C64, DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[779], 2 },  // cmplt [482]
  { {DK::C64, DK::C64, DK::C64, DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[781], 2 },  // cmplt [483]
  { {DK::A64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[783], 1 },  // lea [484]
  { {DK::A64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[784], 1 },  // lea [485]
  { {DK::A64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[785], 1 },  // lea [486]
  { {DK::A64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[786], 1 },  // lea [487]
  { {DK::A64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[787], 2 },  // lea.mem [488]
  { {DK::A64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[789], 2 },  // lea.mem [489]
  { {DK::A64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[791], 2 },  // lea.mem [490]
  { {DK::A64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::ANY},
    &kInsTemplates[793], 2 },  // lea.mem [491]
  { {DK::A64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_shifted_10_21_22},
    &kInsTemplates[795], 1 },  // lea.stk [492]
  { {DK::A64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[796], 2 },  // lea.stk [493]
  { {DK::A64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_32_bits},
    &kInsTemplates[798], 3 },  // lea.stk [494]
  { {DK::A64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_shifted_10_21_22},
    &kInsTemplates[801], 1 },  // lea.stk [495]
  { {DK::A64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[802], 2 },  // lea.stk [496]
  { {DK::A64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_32_bits},
    &kInsTemplates[804], 3 },  // lea.stk [497]
  { {DK::A64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_shifted_10_21_22},
    &kInsTemplates[807], 1 },  // lea.stk [498]
  { {DK::A64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[808], 2 },  // lea.stk [499]
  { {DK::A64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_32_bits},
    &kInsTemplates[810], 3 },  // lea.stk [500]
  { {DK::A64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_shifted_10_21_22},
    &kInsTemplates[813], 1 },  // lea.stk [501]
  { {DK::A64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_16_bits},
    &kInsTemplates[814], 2 },  // lea.stk [502]
  { {DK::A64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_32_bits},
    &kInsTemplates[816], 3 },  // lea.stk [503]
  { {DK::C64, DK::INVALID},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[819], 2 },  // lea.fun [504]
  { {DK::U64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[821], 1 },  // ld [505]
  { {DK::U64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[822], 1 },  // ld [506]
  { {DK::U64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[823], 1 },  // ld [507]
  { {DK::U64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[824], 1 },  // ld [508]
  { {DK::S64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[825], 1 },  // ld [509]
  { {DK::S64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[826], 1 },  // ld [510]
  { {DK::S64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[827], 1 },  // ld [511]
  { {DK::S64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[828], 1 },  // ld [512]
  { {DK::A64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[829], 1 },  // ld [513]
  { {DK::A64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[830], 1 },  // ld [514]
  { {DK::A64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[831], 1 },  // ld [515]
  { {DK::A64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[832], 1 },  // ld [516]
  { {DK::C64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[833], 1 },  // ld [517]
  { {DK::C64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[834], 1 },  // ld [518]
  { {DK::C64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[835], 1 },  // ld [519]
  { {DK::C64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[836], 1 },  // ld [520]
  { {DK::U32, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[837], 1 },  // ld [521]
  { {DK::U32, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[838], 1 },  // ld [522]
  { {DK::U32, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[839], 1 },  // ld [523]
  { {DK::U32, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[840], 1 },  // ld [524]
  { {DK::S32, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[841], 1 },  // ld [525]
  { {DK::S32, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[842], 1 },  // ld [526]
  { {DK::S32, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[843], 1 },  // ld [527]
  { {DK::S32, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[844], 1 },  // ld [528]
  { {DK::U16, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[845], 1 },  // ld [529]
  { {DK::U16, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[846], 1 },  // ld [530]
  { {DK::U16, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[847], 1 },  // ld [531]
  { {DK::U16, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[848], 1 },  // ld [532]
  { {DK::S16, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[849], 1 },  // ld [533]
  { {DK::S16, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[850], 1 },  // ld [534]
  { {DK::S16, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[851], 1 },  // ld [535]
  { {DK::S16, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[852], 1 },  // ld [536]
  { {DK::U8, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[853], 1 },  // ld [537]
  { {DK::U8, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[854], 1 },  // ld [538]
  { {DK::U8, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[855], 1 },  // ld [539]
  { {DK::U8, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[856], 1 },  // ld [540]
  { {DK::S8, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[857], 1 },  // ld [541]
  { {DK::S8, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[858], 1 },  // ld [542]
  { {DK::S8, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[859], 1 },  // ld [543]
  { {DK::S8, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[860], 1 },  // ld [544]
  { {DK::F32, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[861], 1 },  // ld [545]
  { {DK::F32, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[862], 1 },  // ld [546]
  { {DK::F32, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[863], 1 },  // ld [547]
  { {DK::F32, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[864], 1 },  // ld [548]
  { {DK::F64, DK::A64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[865], 1 },  // ld [549]
  { {DK::F64, DK::A64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[866], 1 },  // ld [550]
  { {DK::F64, DK::A64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[867], 1 },  // ld [551]
  { {DK::F64, DK::A64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[868], 1 },  // ld [552]
  { {DK::U64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[869], 1 },  // ld.stk [553]
  { {DK::U64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[870], 1 },  // ld.stk [554]
  { {DK::U64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[871], 1 },  // ld.stk [555]
  { {DK::U64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[872], 1 },  // ld.stk [556]
  { {DK::S64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[873], 1 },  // ld.stk [557]
  { {DK::S64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[874], 1 },  // ld.stk [558]
  { {DK::S64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[875], 1 },  // ld.stk [559]
  { {DK::S64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[876], 1 },  // ld.stk [560]
  { {DK::A64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[877], 1 },  // ld.stk [561]
  { {DK::A64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[878], 1 },  // ld.stk [562]
  { {DK::A64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[879], 1 },  // ld.stk [563]
  { {DK::A64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[880], 1 },  // ld.stk [564]
  { {DK::C64, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[881], 1 },  // ld.stk [565]
  { {DK::C64, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[882], 1 },  // ld.stk [566]
  { {DK::C64, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[883], 1 },  // ld.stk [567]
  { {DK::C64, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[884], 1 },  // ld.stk [568]
  { {DK::U32, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[885], 1 },  // ld.stk [569]
  { {DK::U32, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[886], 1 },  // ld.stk [570]
  { {DK::U32, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[887], 1 },  // ld.stk [571]
  { {DK::U32, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[888], 1 },  // ld.stk [572]
  { {DK::S32, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[889], 1 },  // ld.stk [573]
  { {DK::S32, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[890], 1 },  // ld.stk [574]
  { {DK::S32, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[891], 1 },  // ld.stk [575]
  { {DK::S32, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[892], 1 },  // ld.stk [576]
  { {DK::U16, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[893], 1 },  // ld.stk [577]
  { {DK::U16, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[894], 1 },  // ld.stk [578]
  { {DK::U16, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[895], 1 },  // ld.stk [579]
  { {DK::U16, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[896], 1 },  // ld.stk [580]
  { {DK::S16, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[897], 1 },  // ld.stk [581]
  { {DK::S16, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[898], 1 },  // ld.stk [582]
  { {DK::S16, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[899], 1 },  // ld.stk [583]
  { {DK::S16, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_2},
    &kInsTemplates[900], 1 },  // ld.stk [584]
  { {DK::U8, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[901], 1 },  // ld.stk [585]
  { {DK::U8, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[902], 1 },  // ld.stk [586]
  { {DK::U8, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[903], 1 },  // ld.stk [587]
  { {DK::U8, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[904], 1 },  // ld.stk [588]
  { {DK::S8, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[905], 1 },  // ld.stk [589]
  { {DK::S8, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[906], 1 },  // ld.stk [590]
  { {DK::S8, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[907], 1 },  // ld.stk [591]
  { {DK::S8, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21},
    &kInsTemplates[908], 1 },  // ld.stk [592]
  { {DK::F32, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[909], 1 },  // ld.stk [593]
  { {DK::F32, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[910], 1 },  // ld.stk [594]
  { {DK::F32, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[911], 1 },  // ld.stk [595]
  { {DK::F32, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_4},
    &kInsTemplates[912], 1 },  // ld.stk [596]
  { {DK::F32, DK::INVALID, DK::S64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[913], 1 },  // ld.stk [597]
  { {DK::F32, DK::INVALID, DK::U64},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[914], 1 },  // ld.stk [598]
  { {DK::F32, DK::INVALID, DK::S32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[915], 1 },  // ld.stk [599]
  { {DK::F32, DK::INVALID, DK::U32},
    {IC::INVALID, IC::INVALID, IC::pos_stk_combo_10_21_times_8},
    &kInsTemplates[916], 1 },  // ld.stk [600]
  { {DK::A64, DK::S64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[917], 1 },  // st [601]
  { {DK::A64, DK::U64, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[918], 1 },  // st [602]
  { {DK::A64, DK::S32, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[919], 1 },  // st [603]
  { {DK::A64, DK::U32, DK::U64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[920], 1 },  // st [604]
  { {DK::A64, DK::S64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[921], 1 },  // st [605]
  { {DK::A64, DK::U64, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[922], 1 },  // st [606]
  { {DK::A64, DK::S32, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[923], 1 },  // st [607]
  { {DK::A64, DK::U32, DK::S64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[924], 1 },  // st [608]
  { {DK::A64, DK::S64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[925], 1 },  // st [609]
  { {DK::A64, DK::U64, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[926], 1 },  // st [610]
  { {DK::A64, DK::S32, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[927], 1 },  // st [611]
  { {DK::A64, DK::U32, DK::A64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[928], 1 },  // st [612]
  { {DK::A64, DK::S64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[929], 1 },  // st [613]
  { {DK::A64, DK::U64, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[930], 1 },  // st [614]
  { {DK::A64, DK::S32, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[931], 1 },  // st [615]
  { {DK::A64, DK::U32, DK::C64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[932], 1 },  // st [616]
  { {DK::A64, DK::S64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[933], 1 },  // st [617]
  { {DK::A64, DK::U64, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[934], 1 },  // st [618]
  { {DK::A64, DK::S32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[935], 1 },  // st [619]
  { {DK::A64, DK::U32, DK::U32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[936], 1 },  // st [620]
  { {DK::A64, DK::S64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[937], 1 },  // st [621]
  { {DK::A64, DK::U64, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[938], 1 },  // st [622]
  { {DK::A64, DK::S32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[939], 1 },  // st [623]
  { {DK::A64, DK::U32, DK::S32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[940], 1 },  // st [624]
  { {DK::A64, DK::S64, DK::U16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[941], 1 },  // st [625]
  { {DK::A64, DK::U64, DK::U16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[942], 1 },  // st [626]
  { {DK::A64, DK::S32, DK::U16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[943], 1 },  // st [627]
  { {DK::A64, DK::U32, DK::U16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[944], 1 },  // st [628]
  { {DK::A64, DK::S64, DK::S16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[945], 1 },  // st [629]
  { {DK::A64, DK::U64, DK::S16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[946], 1 },  // st [630]
  { {DK::A64, DK::S32, DK::S16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[947], 1 },  // st [631]
  { {DK::A64, DK::U32, DK::S16},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[948], 1 },  // st [632]
  { {DK::A64, DK::S64, DK::U8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[949], 1 },  // st [633]
  { {DK::A64, DK::U64, DK::U8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[950], 1 },  // st [634]
  { {DK::A64, DK::S32, DK::U8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[951], 1 },  // st [635]
  { {DK::A64, DK::U32, DK::U8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[952], 1 },  // st [636]
  { {DK::A64, DK::S64, DK::S8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[953], 1 },  // st [637]
  { {DK::A64, DK::U64, DK::S8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[954], 1 },  // st [638]
  { {DK::A64, DK::S32, DK::S8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[955], 1 },  // st [639]
  { {DK::A64, DK::U32, DK::S8},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[956], 1 },  // st [640]
  { {DK::A64, DK::S64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[957], 1 },  // st [641]
  { {DK::A64, DK::U64, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[958], 1 },  // st [642]
  { {DK::A64, DK::S32, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[959], 1 },  // st [643]
  { {DK::A64, DK::U32, DK::F64},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[960], 1 },  // st [644]
  { {DK::A64, DK::S64, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[961], 1 },  // st [645]
  { {DK::A64, DK::U64, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[962], 1 },  // st [646]
  { {DK::A64, DK::S32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[963], 1 },  // st [647]
  { {DK::A64, DK::U32, DK::F32},
    {IC::INVALID, IC::INVALID, IC::INVALID},
    &kInsTemplates[964], 1 },  // st [648]
  { {DK::INVALID, DK::S64, DK::U64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[965], 1 },  // st.stk [649]
  { {DK::INVALID, DK::U64, DK::U64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[966], 1 },  // st.stk [650]
  { {DK::INVALID, DK::S32, DK::U64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[967], 1 },  // st.stk [651]
  { {DK::INVALID, DK::U32, DK::U64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[968], 1 },  // st.stk [652]
  { {DK::INVALID, DK::S64, DK::S64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[969], 1 },  // st.stk [653]
  { {DK::INVALID, DK::U64, DK::S64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[970], 1 },  // st.stk [654]
  { {DK::INVALID, DK::S32, DK::S64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[971], 1 },  // st.stk [655]
  { {DK::INVALID, DK::U32, DK::S64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[972], 1 },  // st.stk [656]
  { {DK::INVALID, DK::S64, DK::A64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[973], 1 },  // st.stk [657]
  { {DK::INVALID, DK::U64, DK::A64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[974], 1 },  // st.stk [658]
  { {DK::INVALID, DK::S32, DK::A64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[975], 1 },  // st.stk [659]
  { {DK::INVALID, DK::U32, DK::A64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[976], 1 },  // st.stk [660]
  { {DK::INVALID, DK::S64, DK::C64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[977], 1 },  // st.stk [661]
  { {DK::INVALID, DK::U64, DK::C64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[978], 1 },  // st.stk [662]
  { {DK::INVALID, DK::S32, DK::C64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[979], 1 },  // st.stk [663]
  { {DK::INVALID, DK::U32, DK::C64},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[980], 1 },  // st.stk [664]
  { {DK::INVALID, DK::S64, DK::U32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[981], 1 },  // st.stk [665]
  { {DK::INVALID, DK::U64, DK::U32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[982], 1 },  // st.stk [666]
  { {DK::INVALID, DK::S32, DK::U32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[983], 1 },  // st.stk [667]
  { {DK::INVALID, DK::U32, DK::U32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[984], 1 },  // st.stk [668]
  { {DK::INVALID, DK::S64, DK::S32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[985], 1 },  // st.stk [669]
  { {DK::INVALID, DK::U64, DK::S32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[986], 1 },  // st.stk [670]
  { {DK::INVALID, DK::S32, DK::S32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[987], 1 },  // st.stk [671]
  { {DK::INVALID, DK::U32, DK::S32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[988], 1 },  // st.stk [672]
  { {DK::INVALID, DK::S64, DK::U16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[989], 1 },  // st.stk [673]
  { {DK::INVALID, DK::U64, DK::U16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[990], 1 },  // st.stk [674]
  { {DK::INVALID, DK::S32, DK::U16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[991], 1 },  // st.stk [675]
  { {DK::INVALID, DK::U32, DK::U16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[992], 1 },  // st.stk [676]
  { {DK::INVALID, DK::S64, DK::S16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[993], 1 },  // st.stk [677]
  { {DK::INVALID, DK::U64, DK::S16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[994], 1 },  // st.stk [678]
  { {DK::INVALID, DK::S32, DK::S16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[995], 1 },  // st.stk [679]
  { {DK::INVALID, DK::U32, DK::S16},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_2, IC::INVALID},
    &kInsTemplates[996], 1 },  // st.stk [680]
  { {DK::INVALID, DK::S64, DK::U8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[997], 1 },  // st.stk [681]
  { {DK::INVALID, DK::U64, DK::U8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[998], 1 },  // st.stk [682]
  { {DK::INVALID, DK::S32, DK::U8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[999], 1 },  // st.stk [683]
  { {DK::INVALID, DK::U32, DK::U8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[1000], 1 },  // st.stk [684]
  { {DK::INVALID, DK::S64, DK::S8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[1001], 1 },  // st.stk [685]
  { {DK::INVALID, DK::U64, DK::S8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[1002], 1 },  // st.stk [686]
  { {DK::INVALID, DK::S32, DK::S8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[1003], 1 },  // st.stk [687]
  { {DK::INVALID, DK::U32, DK::S8},
    {IC::INVALID, IC::pos_stk_combo_10_21, IC::INVALID},
    &kInsTemplates[1004], 1 },  // st.stk [688]
  { {DK::INVALID, DK::S64, DK::F32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1005], 1 },  // st.stk [689]
  { {DK::INVALID, DK::U64, DK::F32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1006], 1 },  // st.stk [690]
  { {DK::INVALID, DK::S32, DK::F32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1007], 1 },  // st.stk [691]
  { {DK::INVALID, DK::U32, DK::F32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_4, IC::INVALID},
    &kInsTemplates[1008], 1 },  // st.stk [692]
  { {DK::INVALID, DK::S64, DK::F32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1009], 1 },  // st.stk [693]
  { {DK::INVALID, DK::U64, DK::F32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1010], 1 },  // st.stk [694]
  { {DK::INVALID, DK::S32, DK::F32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1011], 1 },  // st.stk [695]
  { {DK::INVALID, DK::U32, DK::F32},
    {IC::INVALID, IC::pos_stk_combo_10_21_times_8, IC::INVALID},
    &kInsTemplates[1012], 1 },  // st.stk [696]
  { {DK::F32, DK::F32},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1013], 1 },  // sqrt [697]
  { {DK::F64, DK::F64},
    {IC::INVALID, IC::INVALID},
    &kInsTemplates[1014], 1 },  // sqrt [698]
};
}  // namespace

const char* const IMM_CURB_ToStringMap[] = {
    "INVALID", // 0
    "ZERO", // 1
    "ANY", // 2
    "IMM_SHIFTED_10_21_22", // 3
    "IMM_10_15_16_22_W", // 4
    "IMM_10_15_16_22_X", // 5
    "IMM_SHIFTED_5_20_21_22", // 6
    "IMM_SHIFTED_5_20_21_22_NOT", // 7
    "pos_stk_combo_shifted_10_21_22", // 8
    "pos_stk_combo_16_bits", // 9
    "pos_stk_combo_32_bits", // 10
    "pos_stk_combo_10_21", // 11
    "pos_stk_combo_10_21_times_2", // 12
    "pos_stk_combo_10_21_times_4", // 13
    "pos_stk_combo_10_21_times_8", // 14
    "IMM_POS_32", // 15
};
const char* EnumToString(IMM_CURB x) { return IMM_CURB_ToStringMap[unsigned(x)]; }


const char* const PARAM_ToStringMap[] = {
    "invalid", // 0
    "reg0", // 1
    "reg1", // 2
    "reg2", // 3
    "reg3", // 4
    "reg4", // 5
    "num0", // 6
    "num1", // 7
    "num2", // 8
    "num3", // 9
    "num4", // 10
    "num0_neg", // 11
    "num1_neg", // 12
    "num2_neg", // 13
    "num3_neg", // 14
    "num4_neg", // 15
    "num0_not", // 16
    "num1_not", // 17
    "num2_not", // 18
    "bbl0", // 19
    "bbl2", // 20
    "fun0", // 21
    "scratch_gpr", // 22
    "scratch_flt", // 23
    "num2_rsb_width", // 24
    "num2_rsb_width_minus1", // 25
    "mem1_num2_prel_hi21", // 26
    "mem1_num2_lo12", // 27
    "stk1_offset2", // 28
    "stk1_offset2_lo", // 29
    "stk1_offset2_hi", // 30
    "stk0_offset1", // 31
    "stk0_offset1_lo", // 32
    "stk0_offset1_hi", // 33
    "fun1_prel_hi21", // 34
    "fun1_lo12", // 35
    "jtb1_prel_hi21", // 36
    "jtb1_lo12", // 37
    "num1_0_16", // 38
    "num1_16_32", // 39
    "num1_32_48", // 40
    "num1_48_64", // 41
};
const char* EnumToString(PARAM x) { return PARAM_ToStringMap[unsigned(x)]; }

/* @AUTOGEN-END@ */

const Pattern* FindMatchingPattern(Ins ins) {
  const uint64_t type_matcher = ExtractTypeMaskForPattern(ins);
  const OPC opc = InsOPC(ins);
  const uint16_t end = kPatternJumper[unsigned(opc) + 1];
  for (unsigned p = kPatternJumper[unsigned(opc)]; p < end; ++p) {
    const Pattern& pat = kPatterns[p];
    if (!PatternMatchesTypeCurbs(pat, type_matcher)) continue;
    if (0 == PatternMismatchesImmCurbs(pat, ins, false)) {
      return &pat;
    }
  }
  return nullptr;
}

uint8_t FindtImmediateMismatchesInBestMatchPattern(Ins ins,
                                                   bool assume_stk_op_matches) {
  uint8_t best = MATCH_IMPOSSIBLE;
  uint8_t best_num_bits = __builtin_popcount(best);
  const uint64_t type_matcher = ExtractTypeMaskForPattern(ins);
  // std::cout << "@type_matcher: " << std::hex << type_matcher << "\n";
  const OPC opc = InsOPC(ins);
  const uint16_t end = kPatternJumper[unsigned(opc) + 1];
  for (unsigned p = kPatternJumper[unsigned(opc)]; p < end; ++p) {
    const Pattern& pat = kPatterns[p];
    if (!PatternMatchesTypeCurbs(pat, type_matcher)) continue;
    const uint8_t mismatches =
        PatternMismatchesImmCurbs(pat, ins, assume_stk_op_matches);
    if (mismatches == 0) return 0;
    const uint8_t num_bits = __builtin_popcount(mismatches);
    if (num_bits < best_num_bits) {
      best = mismatches;
      best_num_bits = num_bits;
    }
  }
  return best;
}

namespace {
int32_t ExtractReg(Reg reg) {
  ASSERT(reg.kind() == RefKind::REG, "not a reg " << unsigned(reg.kind()));
  CpuReg cpu_reg = RegCpuReg(reg);
  ASSERT(!cpu_reg.isnull(), "no cpu reg");
  return CpuRegNo(cpu_reg);
}

int64_t ExtractNumNeg(Const num) { return -ConstValueInt64(num); }

int64_t ExtractNumNot(Const num) { return ~ConstValueInt64(num); }

// TODO: should this return an uint32_t
int32_t GetStackOffset(Handle stk, Handle num) {
  ASSERT(stk.kind() == RefKind::STK, "");
  ASSERT(num.kind() == RefKind::CONST, "");
  return StkSlot(Stk(stk)) + ConstValueInt32(Const(num));
}

int64_t ExtractParamOp(Ins ins, PARAM param, const EmitContext& ctx) {
  switch (param) {
    case PARAM::reg0:
      return ExtractReg(Reg(InsOperand(ins, 0)));
    case PARAM::reg1:
      return ExtractReg(Reg(InsOperand(ins, 1)));
    case PARAM::reg2:
      return ExtractReg(Reg(InsOperand(ins, 2)));
    case PARAM::reg3:
      return ExtractReg(Reg(InsOperand(ins, 3)));
    case PARAM::reg4:
      return ExtractReg(Reg(InsOperand(ins, 4)));
    case PARAM::num0:
      return ConstValueInt64(Const(InsOperand(ins, 0)));
    case PARAM::num1:
      return ConstValueInt64(Const(InsOperand(ins, 1)));
    case PARAM::num2:
      return ConstValueInt64(Const(InsOperand(ins, 2)));
    case PARAM::num3:
      return ConstValueInt64(Const(InsOperand(ins, 3)));
    case PARAM::num4:
      return ConstValueInt64(Const(InsOperand(ins, 4)));
    case PARAM::num0_neg:
      return ExtractNumNeg(Const(InsOperand(ins, 0)));
    case PARAM::num1_neg:
      return ExtractNumNeg(Const(InsOperand(ins, 1)));
    case PARAM::num2_neg:
      return ExtractNumNeg(Const(InsOperand(ins, 2)));
    case PARAM::num3_neg:
      return ExtractNumNeg(Const(InsOperand(ins, 3)));
    case PARAM::num4_neg:
      return ExtractNumNeg(Const(InsOperand(ins, 4)));
    case PARAM::num0_not:
      return ExtractNumNot(Const(InsOperand(ins, 0)));
    case PARAM::num1_not:
      return ExtractNumNot(Const(InsOperand(ins, 1)));
    case PARAM::num2_not:
      return ExtractNumNot(Const(InsOperand(ins, 2)));
    case PARAM::num1_0_16:
      return ConstValueInt64(Const(InsOperand(ins, 1))) & 0xffffULL;
    case PARAM::num1_16_32:
      return (ConstValueInt64(Const(InsOperand(ins, 1))) >> 16ULL) & 0xffffULL;
    case PARAM::num1_32_48:
      return (ConstValueInt64(Const(InsOperand(ins, 1))) >> 32ULL) & 0xffffULL;
    case PARAM::num1_48_64:
      return (ConstValueInt64(Const(InsOperand(ins, 1))) >> 48ULL) & 0xffffULL;
    case PARAM::num2_rsb_width: {
      Const num = Const(InsOperand(ins, 2));
      unsigned width = DKBitWidth(ConstKind(num));
      int64_t val = ConstValueInt64(num);
      ASSERT(1 <= val && val <= width, "");
      return width - val;
    }
    case PARAM::num2_rsb_width_minus1: {
      Const num = Const(InsOperand(ins, 2));
      unsigned width = DKBitWidth(ConstKind(num));
      int64_t val = ConstValueInt64(num);
      ASSERT(1 <= val && val <= width, "");
      return width - val - 1;
    }

    case PARAM::stk0_offset1:
      return GetStackOffset(InsOperand(ins, 0), InsOperand(ins, 1));
    case PARAM::stk0_offset1_lo:
      return GetStackOffset(InsOperand(ins, 0), InsOperand(ins, 1)) & 0xffffU;

    case PARAM::stk0_offset1_hi:
      return (GetStackOffset(InsOperand(ins, 0), InsOperand(ins, 1)) >> 16U) &
             0xffff;
    case PARAM::stk1_offset2:
      return GetStackOffset(InsOperand(ins, 1), InsOperand(ins, 2));

    case PARAM::stk1_offset2_lo:
      return GetStackOffset(InsOperand(ins, 1), InsOperand(ins, 2)) & 0xffffU;

    case PARAM::stk1_offset2_hi:
      return (GetStackOffset(InsOperand(ins, 1), InsOperand(ins, 2)) >> 16U) &
             0xffffU;
    case PARAM::scratch_gpr:
      ASSERT(CpuRegKind(ctx.scratch_cpu_reg) == +CPU_REG_KIND::GPR64,
             "expected gpr64 reg got " << Name(ctx.scratch_cpu_reg));
      return CpuRegNo(ctx.scratch_cpu_reg);
    case PARAM::scratch_flt:
      ASSERT(CpuRegKind(ctx.scratch_cpu_reg) == +CPU_REG_KIND::FLT64,
             "expected flt64 reg got " << Name(ctx.scratch_cpu_reg));
      return CpuRegNo(ctx.scratch_cpu_reg);
    case PARAM::bbl0:
    case PARAM::bbl2:
    case PARAM::fun0:
    case PARAM::mem1_num2_lo12:
    case PARAM::mem1_num2_prel_hi21:
    case PARAM::fun1_lo12:
    case PARAM::fun1_prel_hi21:
    case PARAM::jtb1_lo12:
    case PARAM::jtb1_prel_hi21:
      // relocs, we return 0, as the value is irrelevant. MaybeHandleReloc()
      // does the heavy lifting
      return 0;
    case PARAM::invalid:
      return 0;
  }
  ASSERT(false, "unsupported parmm " << +param << " " << EnumToString(param));
  return 0;
}

void MaybeHandleReloc(a64::Ins* cpuins, unsigned pos, Ins ins, PARAM op) {
  Str symbol;
  auto handle_addend = [&](Const num) {
    cpuins->operands[pos] = ConstValueInt32(num);
  };
  switch (op) {
    case PARAM::bbl0:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::JUMP26;
      cpuins->is_local_sym = true;
      symbol = Name(Bbl(InsOperand(ins, 0)));
      break;
    case PARAM::bbl2:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::CONDBR19;
      cpuins->is_local_sym = true;
      symbol = Name(Bbl(InsOperand(ins, 2)));
      break;
    case PARAM::fun0:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::CALL26;
      symbol = Name(Fun(InsOperand(ins, 0)));
      break;
    case PARAM::mem1_num2_lo12:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::ADD_ABS_LO12_NC;
      symbol = Name(Mem(InsOperand(ins, 1)));
      handle_addend(Const(InsOperand(ins, 2)));
      break;
    case PARAM::mem1_num2_prel_hi21:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::ADR_PREL_PG_HI21;
      symbol = Name(Mem(InsOperand(ins, 1)));
      handle_addend(Const(InsOperand(ins, 2)));
      break;
    case PARAM::fun1_lo12:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::ADD_ABS_LO12_NC;
      symbol = Name(Fun(InsOperand(ins, 1)));
      break;
    case PARAM::fun1_prel_hi21:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::ADR_PREL_PG_HI21;
      symbol = Name(Fun(InsOperand(ins, 1)));
      break;
    case PARAM::jtb1_lo12:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::ADD_ABS_LO12_NC;
      cpuins->is_local_sym = true;
      symbol = Name(Jtb(InsOperand(ins, 1)));
      break;
    case PARAM::jtb1_prel_hi21:
      cpuins->reloc_kind = elf::RELOC_TYPE_AARCH64::ADR_PREL_PG_HI21;
      cpuins->is_local_sym = true;
      symbol = Name(Jtb(InsOperand(ins, 1)));
      break;
    default:
      return;
  }
  cpuins->reloc_pos = pos;
  cpuins->reloc_symbol = StrData(symbol);
}

}  // namespace

// number of args == MAX_OPERANDS
a64::Ins MakeIns(a64::OPC opc_enum,
                 int64_t x0,
                 int64_t x1,
                 int64_t x2,
                 int64_t x3,
                 int64_t x4) {
  const a64::Opcode* opc = &a64::OpcodeTable[+opc_enum];
  if (opc->num_fields > 0) x0 = a64::EncodeOperand(opc->fields[0], x0);
  if (opc->num_fields > 1) x1 = a64::EncodeOperand(opc->fields[1], x1);
  if (opc->num_fields > 2) x2 = a64::EncodeOperand(opc->fields[2], x2);
  if (opc->num_fields > 3) x3 = a64::EncodeOperand(opc->fields[3], x3);
  if (opc->num_fields > 4) x4 = a64::EncodeOperand(opc->fields[4], x4);
  return a64::Ins{
      opc,
      {(uint32_t)x0, (uint32_t)x1, (uint32_t)x2, (uint32_t)x3, (uint32_t)x4}};
}
a64::Ins MakeInsFromTmpl(const InsTmpl& tmpl, Ins ins, const EmitContext& ctx) {
  a64::Ins out;
  out.opcode = &a64::OpcodeTable[unsigned(tmpl.opcode)];
  // std::cout << "@@@@@@ OPCODE " << out.opcode->name << "\n";
  for (unsigned o = 0; o < out.opcode->num_fields; ++o) {
    if ((tmpl.template_mask & (1U << o)) == 0) {
      // fixed operand - we uses these verbatim
      out.operands[o] = a64::EncodeOperand(out.opcode->fields[o], tmpl.operands[o]);
    } else {
      // std::cout << "@@Handle " << o << " " <<
      // a64::EnumToString(out.opcode->fields[o]) <<  "\n";
      // parameters require extra processing
      auto param = PARAM(tmpl.operands[o]);
      out.operands[o] = a64::EncodeOperand(out.opcode->fields[o],
                                           ExtractParamOp(ins, param, ctx));
      // Note: this may overwrite    out.operands[o]
      MaybeHandleReloc(&out, o, ins, param);
    }
  }
  return out;
}

class RegBitVec {
 public:
  RegBitVec(uint32_t reg_bits) : reg_bits_(reg_bits), pos_(31) {}

  bool empty() const { return reg_bits_ == 0; }

  uint32_t next_reg_no() {
    while (((1U << pos_) & reg_bits_) == 0) --pos_;
    reg_bits_ &= ~(1U << pos_);
    --pos_;
    return pos_ + 1;
  }

 private:
  uint32_t reg_bits_;
  uint32_t pos_;
};

void EmitFunProlog(const EmitContext& ctx, std::vector<a64::Ins>* output) {
  RegBitVec gpr_regs(ctx.gpr_reg_mask);
  if (!gpr_regs.empty()) {
    while (!gpr_regs.empty()) {
      uint32_t r1 = gpr_regs.next_reg_no();
      if (gpr_regs.empty()) {
        output->push_back(
            MakeIns(a64::OPC::str_x_imm_pre, +FIXARG::WZR, -16, r1));
        break;
      }
      uint32_t r2 = gpr_regs.next_reg_no();
      output->push_back(
          MakeIns(a64::OPC::stp_x_imm_pre, +FIXARG::WZR, -16, r2, r1));
    }
  }

  RegBitVec flt_regs(ctx.flt_reg_mask);
  if (!flt_regs.empty()) {
    while (!flt_regs.empty()) {
      uint32_t r1 = flt_regs.next_reg_no();
      if (flt_regs.empty()) {
        output->push_back(
            MakeIns(a64::OPC::fstr_d_imm_pre, +FIXARG::WZR, -16, r1));
        break;
      }
      uint32_t r2 = flt_regs.next_reg_no();
      output->push_back(
          MakeIns(a64::OPC::fstp_d_imm_pre, +FIXARG::WZR, -16, r2, r1));
    }
  }
  uint32_t stk_size = ctx.stk_size;
  ASSERT((stk_size >> 24U) == 0, "stack too large");
  if ((stk_size & 0xfff000U) != 0) {
    output->push_back(MakeIns(a64::OPC::sub_x_imm, +FIXARG::WZR, +FIXARG::WZR,
                              stk_size & 0xfff000U));
  }

  if ((stk_size & 0xfffU) != 0) {
    output->push_back(MakeIns(a64::OPC::sub_x_imm, +FIXARG::WZR, +FIXARG::WZR,
                              stk_size & 0xfffU));
  }
}

void EmitFunEpilog(const EmitContext& ctx, std::vector<a64::Ins>* output) {
  const size_t start = output->size();
  // we will revert everything at the end
  output->push_back(MakeIns(a64::OPC::ret, +FIXARG::LR));

  RegBitVec gpr_regs(ctx.gpr_reg_mask);
  if (!gpr_regs.empty()) {
    while (!gpr_regs.empty()) {
      uint32_t r1 = gpr_regs.next_reg_no();
      if (gpr_regs.empty()) {
        output->push_back(
            MakeIns(a64::OPC::ldr_x_imm_post, r1, +FIXARG::WZR, 16));
        break;
      }
      uint32_t r2 = gpr_regs.next_reg_no();
      output->push_back(
          MakeIns(a64::OPC::ldp_x_imm_post, r2, r1, +FIXARG::WZR, 16));
    }
  }

  RegBitVec flt_regs(ctx.flt_reg_mask);
  if (!flt_regs.empty()) {
    while (!flt_regs.empty()) {
      uint32_t r1 = flt_regs.next_reg_no();
      if (flt_regs.empty()) {
        output->push_back(
            MakeIns(a64::OPC::fldr_d_imm_post, r1, +FIXARG::WZR, 16));
        break;
      }
      uint32_t r2 = flt_regs.next_reg_no();
      output->push_back(
          MakeIns(a64::OPC::fldp_d_imm_post, r2, r1, +FIXARG::WZR, 16));
    }
  }
  uint32_t stk_size = ctx.stk_size;
  ASSERT((stk_size >> 24U) == 0, "stack too large");
  if ((stk_size & 0xfffU) != 0) {
    output->push_back(MakeIns(a64::OPC::add_x_imm, +FIXARG::WZR, +FIXARG::WZR,
                              stk_size & 0xfffU));
  }

  if ((stk_size & 0xfff000U) != 0) {
    output->push_back(MakeIns(a64::OPC::add_x_imm, +FIXARG::WZR, +FIXARG::WZR,
                              stk_size & 0xfff000U));
  }
  std::reverse(output->begin() + start, output->end());
}

}  // namespace cwerg::code_gen_a64
