// Seed: 893678107
module module_0 (
    output wire id_0,
    output wor id_1,
    output wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    input wor id_6,
    input uwire id_7,
    input tri id_8,
    input supply1 id_9,
    output tri1 id_10,
    output supply1 id_11,
    output wand id_12
);
  wire ['b0 : 1 'b0] id_14;
  parameter id_15 = -1;
  logic [1 : -1] id_16;
  logic id_17;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd69,
    parameter id_4 = 32'd96,
    parameter id_5 = 32'd15
) (
    input tri0 id_0,
    output wor _id_1,
    output supply0 id_2,
    output tri id_3,
    input wor _id_4,
    input tri1 _id_5,
    output tri0 id_6
);
  logic [id_5  +  -1 : 1 'h0] id_8;
  ;
  wire id_9[-1 : id_1];
  logic [1 : -1] id_10;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_2,
      id_6
  );
  logic [-1 'b0 : id_4  >=  id_1] id_11;
  ;
endmodule
