Time resolution is 1 ps
$finish called at time : 30 ns : File "D:/verilog/SR_Flipflop/SR_Flipflop.srcs/sim_1/new/srff_tb.v" Line 51
