-- VHDL for IBM SMS ALD page 14.71.41.1
-- Title: ADDRESS MODIFIER CONTROL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 11/7/2020 4:19:58 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_41_1_ADDRESS_MODIFIER_CONTROL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_I_CYCLE_CTRL:	 in STD_LOGIC;
		MV_STORAGE_SCAN_MODE_1:	 in STD_LOGIC;
		MS_2ND_SCAN_CTRL:	 in STD_LOGIC;
		MS_E_CYCLE_CTRL:	 in STD_LOGIC;
		MS_F_CYCLE_CTRL:	 in STD_LOGIC;
		MS_NO_SCAN_CTRL:	 in STD_LOGIC;
		PS_C_OR_D_CYCLE_CTRL:	 in STD_LOGIC;
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8:	 in STD_LOGIC;
		MS_DISPLAY_ROUTINE:	 in STD_LOGIC;
		PS_STORAGE_SCAN_ROUTINE:	 in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES:	 in STD_LOGIC;
		PS_1ST_SCAN_CTRL:	 in STD_LOGIC;
		MS_1401_Q_OP_TRANS:	 in STD_LOGIC;
		MV_CONS_MODE_SW_CE_MODE:	 in STD_LOGIC;
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL:	 in STD_LOGIC;
		MS_1ST_SCAN_CTRL:	 in STD_LOGIC;
		MS_3RD_SCAN_CTRL:	 in STD_LOGIC;
		MS_X_CYCLE_CTRL:	 in STD_LOGIC;
		SWITCH_ROT_STOR_SCAN_DK5:	 in STD_LOGIC_VECTOR(12 downTo 0);
		PS_ADDR_MOD_SET_TO_PLUS_ONE:	 out STD_LOGIC;
		PS_ADDR_MOD_SET_TO_ZERO:	 out STD_LOGIC;
		PS_ADDR_MOD_SET_TO_MINUS_ONE:	 out STD_LOGIC);
end ALD_14_71_41_1_ADDRESS_MODIFIER_CONTROL;

architecture behavioral of ALD_14_71_41_1_ADDRESS_MODIFIER_CONTROL is 

	signal OUT_5B_G: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_1B_G: STD_LOGIC;
	signal OUT_1C_G: STD_LOGIC;
	signal OUT_5D_D: STD_LOGIC;
	signal OUT_1D_C: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_4E_B: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_2E_E: STD_LOGIC;
	signal OUT_4F_X: STD_LOGIC;
	signal OUT_1F_G: STD_LOGIC;
	signal OUT_5G_A: STD_LOGIC;
	signal OUT_5G_B: STD_LOGIC;
	signal OUT_5G_D: STD_LOGIC;
	signal OUT_5G_E: STD_LOGIC;
	signal OUT_4G_X: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_5I_D: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;
	signal OUT_DOT_1H: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;
	signal OUT_DOT_5G: STD_LOGIC;
	signal OUT_DOT_5H: STD_LOGIC;

begin

	OUT_5B_G <= NOT(PS_I_CYCLE_CTRL AND MV_STORAGE_SCAN_MODE_1 );
	OUT_3B_C <= NOT OUT_4G_X;
	OUT_2B_D <= NOT(OUT_3B_C AND PS_STORAGE_SCAN_ROUTINE AND PS_I_CYCLE_CTRL );
	OUT_1B_G <= NOT(OUT_5B_G AND OUT_2B_D AND MS_2ND_SCAN_CTRL );
	OUT_1C_G <= NOT(MS_E_CYCLE_CTRL AND MS_F_CYCLE_CTRL );
	OUT_5D_D <= NOT(PS_C_OR_D_CYCLE_CTRL AND PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8 AND MS_DISPLAY_ROUTINE );
	OUT_1D_C <= NOT(MS_NO_SCAN_CTRL AND OUT_DOT_4D AND OUT_2E_E );
	OUT_5E_C <= NOT(PS_1401_STORE_AR_OP_CODES AND PS_1ST_SCAN_CTRL );
	OUT_4E_B <= NOT OUT_5E_C;
	OUT_3E_C <= NOT(OUT_4F_X );
	OUT_2E_E <= NOT(OUT_3E_C AND PS_I_CYCLE_CTRL AND PS_STORAGE_SCAN_ROUTINE );
	OUT_4F_X <= OUT_DOT_5G;
	OUT_1F_G <= NOT(MS_1401_Q_OP_TRANS );
	OUT_5G_A <= NOT SWITCH_ROT_STOR_SCAN_DK5(1);
	OUT_5G_B <= NOT SWITCH_ROT_STOR_SCAN_DK5(2);
	OUT_5G_D <= NOT SWITCH_ROT_STOR_SCAN_DK5(4);
	OUT_5G_E <= NOT SWITCH_ROT_STOR_SCAN_DK5(5);
	OUT_4G_X <= OUT_DOT_5H;
	OUT_5H_C <= NOT(MS_INTR_BRANCH_DOT_B_CYCLE_CTRL );
	OUT_5I_D <= NOT(MS_1ST_SCAN_CTRL AND MS_3RD_SCAN_CTRL AND MS_X_CYCLE_CTRL );
	OUT_DOT_1B <= OUT_1B_G OR OUT_1C_G;
	OUT_DOT_4D <= OUT_5D_D OR OUT_4E_B;
	OUT_DOT_1H <= OUT_5H_C OR OUT_5I_D;
	OUT_DOT_1D <= OUT_1D_C OR OUT_1F_G;
	OUT_DOT_5G <= OUT_5G_B AND OUT_5G_D;
	OUT_DOT_5H <= OUT_5G_A AND OUT_5G_E;

	PS_ADDR_MOD_SET_TO_PLUS_ONE <= OUT_DOT_1B;
	PS_ADDR_MOD_SET_TO_MINUS_ONE <= OUT_DOT_1H;
	PS_ADDR_MOD_SET_TO_ZERO <= OUT_DOT_1D;


end;
