

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Tue Jul 17 14:58:50 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    8|    8|    8|    8| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|       18|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|      150|    -|
|Register         |        -|      -|      234|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      0|      234|      168|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|      0|    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   9|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   9|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  18|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |input_r_address0         |  44|          9|    4|         36|
    |input_r_address1         |  44|          9|    4|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 150|         31|   11|         85|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |input_load_10_reg_387        |  16|   0|   16|          0|
    |input_load_11_reg_392        |  16|   0|   16|          0|
    |input_load_12_reg_407        |  16|   0|   16|          0|
    |input_load_13_reg_412        |  16|   0|   16|          0|
    |input_load_1_reg_292         |  16|   0|   16|          0|
    |input_load_2_reg_307         |  16|   0|   16|          0|
    |input_load_3_reg_312         |  16|   0|   16|          0|
    |input_load_4_reg_327         |  16|   0|   16|          0|
    |input_load_5_reg_332         |  16|   0|   16|          0|
    |input_load_6_reg_347         |  16|   0|   16|          0|
    |input_load_7_reg_352         |  16|   0|   16|          0|
    |input_load_8_reg_367         |  16|   0|   16|          0|
    |input_load_9_reg_372         |  16|   0|   16|          0|
    |input_load_reg_287           |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 234|   0|  234|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_return_0       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_1       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_2       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_3       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_4       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_5       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_6       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_7       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_8       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_9       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_10      | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_11      | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_12      | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_13      | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_14      | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_15      | out |   16| ap_ctrl_hs |   read_data  | return value |
|input_r_address0  | out |    4|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_address1  | out |    4|  ap_memory |    input_r   |     array    |
|input_r_ce1       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1        |  in |   16|  ap_memory |    input_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

