

================================================================
== Vitis HLS Report for 'vecTrans'
================================================================
* Date:           Sun Jun 23 03:48:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.295 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21003|    21003|  0.105 ms|  0.105 ms|  21004|  21004|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |    21001|    21001|        23|         21|          1|  1000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 21, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 26 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 27 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:3]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln4 = store i10 0, i10 %i" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 34 'store' 'store_ln4' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln4 = br void %for.inc" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 37 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 38 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.93ns)   --->   "%icmp_ln4 = icmp_eq  i10 %i_1, i10 1000" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 39 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.93ns)   --->   "%add_ln4 = add i10 %i_1, i10 1" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 40 'add' 'add_ln4' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %for.inc.split, void %for.end" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 41 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i10 %i_1" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 42 'zext' 'zext_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln4" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:5]   --->   Operation 43 'getelementptr' 'A_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:5]   --->   Operation 44 'load' 'A_load' <Predicate = (!icmp_ln4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln4" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 45 'getelementptr' 'b_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.29ns)   --->   "%b_load = load i10 %b_addr" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 46 'load' 'b_load' <Predicate = (!icmp_ln4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln4 = store i10 %add_ln4, i10 %i" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 47 'store' 'store_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 48 'load' 'reuse_reg_load' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 49 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:5]   --->   Operation 50 'load' 'A_load' <Predicate = (!icmp_ln4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 51 [1/1] (1.36ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln4" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 51 'icmp' 'addr_cmp' <Predicate = (!icmp_ln4)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.28ns)   --->   "%d = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 52 'select' 'd' <Predicate = (!icmp_ln4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln5 = add i32 %d, i32 112" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 53 'add' 'add_ln5' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (1.29ns)   --->   "%b_load = load i10 %b_addr" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 54 'load' 'b_load' <Predicate = (!icmp_ln4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln8 = ret" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:8]   --->   Operation 85 'ret' 'ret_ln8' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 55 [2/2] (3.29ns)   --->   "%mul_ln5 = mul i32 %d, i32 %add_ln5" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 55 'mul' 'mul_ln5' <Predicate = (!icmp_ln4)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 56 [1/2] (2.89ns)   --->   "%mul_ln5 = mul i32 %d, i32 %add_ln5" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 56 'mul' 'mul_ln5' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.14>
ST_5 : Operation 57 [1/1] (1.14ns)   --->   "%add_ln5_1 = add i32 %mul_ln5, i32 23" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 57 'add' 'add_ln5_1' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 58 [2/2] (3.29ns)   --->   "%mul_ln5_1 = mul i32 %d, i32 %add_ln5_1" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 58 'mul' 'mul_ln5_1' <Predicate = (!icmp_ln4)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 59 [1/2] (2.89ns)   --->   "%mul_ln5_1 = mul i32 %d, i32 %add_ln5_1" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 59 'mul' 'mul_ln5_1' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.14>
ST_8 : Operation 60 [1/1] (1.14ns)   --->   "%add_ln5_2 = add i32 %mul_ln5_1, i32 36" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 60 'add' 'add_ln5_2' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.29>
ST_9 : Operation 61 [2/2] (3.29ns)   --->   "%mul_ln5_2 = mul i32 %d, i32 %add_ln5_2" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 61 'mul' 'mul_ln5_2' <Predicate = (!icmp_ln4)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 62 [1/2] (2.89ns)   --->   "%mul_ln5_2 = mul i32 %d, i32 %add_ln5_2" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 62 'mul' 'mul_ln5_2' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.14>
ST_11 : Operation 63 [1/1] (1.14ns)   --->   "%add_ln5_3 = add i32 %mul_ln5_2, i32 82" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 63 'add' 'add_ln5_3' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.29>
ST_12 : Operation 64 [2/2] (3.29ns)   --->   "%mul_ln5_3 = mul i32 %d, i32 %add_ln5_3" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 64 'mul' 'mul_ln5_3' <Predicate = (!icmp_ln4)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.89>
ST_13 : Operation 65 [1/2] (2.89ns)   --->   "%mul_ln5_3 = mul i32 %d, i32 %add_ln5_3" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 65 'mul' 'mul_ln5_3' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.14>
ST_14 : Operation 66 [1/1] (1.14ns)   --->   "%add_ln5_4 = add i32 %mul_ln5_3, i32 127" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 66 'add' 'add_ln5_4' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.29>
ST_15 : Operation 67 [2/2] (3.29ns)   --->   "%mul_ln5_4 = mul i32 %d, i32 %add_ln5_4" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 67 'mul' 'mul_ln5_4' <Predicate = (!icmp_ln4)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 68 [1/2] (2.89ns)   --->   "%mul_ln5_4 = mul i32 %d, i32 %add_ln5_4" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 68 'mul' 'mul_ln5_4' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.14>
ST_17 : Operation 69 [1/1] (1.14ns)   --->   "%add_ln5_5 = add i32 %mul_ln5_4, i32 2" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 69 'add' 'add_ln5_5' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.29>
ST_18 : Operation 70 [2/2] (3.29ns)   --->   "%mul_ln5_5 = mul i32 %d, i32 %add_ln5_5" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 70 'mul' 'mul_ln5_5' <Predicate = (!icmp_ln4)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.89>
ST_19 : Operation 71 [1/2] (2.89ns)   --->   "%mul_ln5_5 = mul i32 %d, i32 %add_ln5_5" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 71 'mul' 'mul_ln5_5' <Predicate = (!icmp_ln4)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.14>
ST_20 : Operation 72 [1/1] (1.14ns)   --->   "%add_ln5_6 = add i32 %mul_ln5_5, i32 20" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 72 'add' 'add_ln5_6' <Predicate = (!icmp_ln4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.29>
ST_21 : Operation 73 [2/2] (3.29ns)   --->   "%mul_ln5_6 = mul i32 %d, i32 %add_ln5_6" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 73 'mul' 'mul_ln5_6' <Predicate = (!icmp_ln4)> <Delay = 3.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.89>
ST_22 : Operation 74 [1/2] (2.89ns)   --->   "%mul_ln5_6 = mul i32 %d, i32 %add_ln5_6" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 74 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i32 %b_load" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 75 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 76 [1/1] (0.46ns)   --->   "%store_ln6 = store i64 %zext_ln6, i64 %reuse_addr_reg" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 76 'store' 'store_ln6' <Predicate = true> <Delay = 0.46>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 77 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 79 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 80 [1/1] (1.14ns)   --->   "%add_ln5_7 = add i32 %mul_ln5_6, i32 100" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 80 'add' 'add_ln5_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 81 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln6" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 81 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 82 [1/1] (1.29ns)   --->   "%store_ln6 = store i32 %add_ln5_7, i10 %A_addr_1" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 82 'store' 'store_ln6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 83 [1/1] (0.46ns)   --->   "%store_ln5 = store i32 %add_ln5_7, i32 %reuse_reg" [HLS-benchmarks/PNAnalyser/vecTrans/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:6]   --->   Operation 83 'store' 'store_ln5' <Predicate = true> <Delay = 0.46>
ST_23 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln4 = br void %for.inc" [HLS-benchmarks/PNAnalyser/vecTrans/src/vecTrans.cpp:4]   --->   Operation 84 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg        (alloca           ) [ 011111111111111111111110]
reuse_reg             (alloca           ) [ 011111111111111111111111]
i                     (alloca           ) [ 010000000000000000000000]
spectopmodule_ln3     (spectopmodule    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000]
store_ln4             (store            ) [ 000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
br_ln4                (br               ) [ 000000000000000000000000]
i_1                   (load             ) [ 000000000000000000000000]
icmp_ln4              (icmp             ) [ 011111111111111111111100]
add_ln4               (add              ) [ 000000000000000000000000]
br_ln4                (br               ) [ 000000000000000000000000]
zext_ln4              (zext             ) [ 001000000000000000000000]
A_addr                (getelementptr    ) [ 001000000000000000000000]
b_addr                (getelementptr    ) [ 001000000000000000000000]
store_ln4             (store            ) [ 000000000000000000000000]
reuse_reg_load        (load             ) [ 000000000000000000000000]
reuse_addr_reg_load   (load             ) [ 000000000000000000000000]
A_load                (load             ) [ 000000000000000000000000]
addr_cmp              (icmp             ) [ 000000000000000000000000]
d                     (select           ) [ 010111111111111111111110]
add_ln5               (add              ) [ 000110000000000000000000]
b_load                (load             ) [ 010111111111111111111110]
mul_ln5               (mul              ) [ 000001000000000000000000]
add_ln5_1             (add              ) [ 000000110000000000000000]
mul_ln5_1             (mul              ) [ 000000001000000000000000]
add_ln5_2             (add              ) [ 000000000110000000000000]
mul_ln5_2             (mul              ) [ 000000000001000000000000]
add_ln5_3             (add              ) [ 000000000000110000000000]
mul_ln5_3             (mul              ) [ 000000000000001000000000]
add_ln5_4             (add              ) [ 000000000000000110000000]
mul_ln5_4             (mul              ) [ 000000000000000001000000]
add_ln5_5             (add              ) [ 000000000000000000110000]
mul_ln5_5             (mul              ) [ 000000000000000000001000]
add_ln5_6             (add              ) [ 010000000000000000000110]
mul_ln5_6             (mul              ) [ 001000000000000000000001]
zext_ln6              (zext             ) [ 001000000000000000000001]
store_ln6             (store            ) [ 000000000000000000000000]
specpipeline_ln4      (specpipeline     ) [ 000000000000000000000000]
speclooptripcount_ln4 (speclooptripcount) [ 000000000000000000000000]
specloopname_ln4      (specloopname     ) [ 000000000000000000000000]
add_ln5_7             (add              ) [ 000000000000000000000000]
A_addr_1              (getelementptr    ) [ 000000000000000000000000]
store_ln6             (store            ) [ 000000000000000000000000]
store_ln5             (store            ) [ 000000000000000000000000]
br_ln4                (br               ) [ 000000000000000000000000]
ret_ln8               (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="reuse_addr_reg_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="reuse_reg_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="A_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/1 store_ln6/23 "/>
</bind>
</comp>

<comp id="83" class="1004" name="b_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="A_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="1"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/23 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5/3 mul_ln5_1/6 mul_ln5_2/9 mul_ln5_3/12 mul_ln5_4/15 mul_ln5_5/18 mul_ln5_6/21 "/>
</bind>
</comp>

<comp id="108" class="1005" name="reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln5 mul_ln5_1 mul_ln5_2 mul_ln5_3 mul_ln5_4 mul_ln5_5 mul_ln5_6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln4_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_1_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln4_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln4_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln4_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln4_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="10" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="reuse_reg_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="reuse_addr_reg_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="addr_cmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="10" slack="1"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="d_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln5_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_1/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln5_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_2/8 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln5_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_3/11 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln5_4_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_4/14 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln5_5_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_5/17 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln5_6_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="0" index="1" bw="6" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_6/20 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln6_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="20"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/22 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln6_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="21"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/22 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln5_7_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_7/23 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln5_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="22"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/23 "/>
</bind>
</comp>

<comp id="234" class="1005" name="reuse_addr_reg_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="241" class="1005" name="reuse_reg_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="248" class="1005" name="i_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="255" class="1005" name="icmp_ln4_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="zext_ln4_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln4 "/>
</bind>
</comp>

<comp id="264" class="1005" name="A_addr_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="1"/>
<pin id="266" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="b_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="d_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="279" class="1005" name="add_ln5_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5 "/>
</bind>
</comp>

<comp id="284" class="1005" name="b_load_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="20"/>
<pin id="286" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="add_ln5_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_1 "/>
</bind>
</comp>

<comp id="294" class="1005" name="add_ln5_2_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="add_ln5_3_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="add_ln5_4_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_4 "/>
</bind>
</comp>

<comp id="309" class="1005" name="add_ln5_5_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_5 "/>
</bind>
</comp>

<comp id="314" class="1005" name="add_ln5_6_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_6 "/>
</bind>
</comp>

<comp id="319" class="1005" name="zext_ln6_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="111"><net_src comp="104" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="127" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="152"><net_src comp="136" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="153" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="77" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="108" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="108" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="108" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="108" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="108" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="108" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="108" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="222" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="58" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="244"><net_src comp="62" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="251"><net_src comp="66" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="258"><net_src comp="130" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="142" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="267"><net_src comp="70" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="272"><net_src comp="83" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="277"><net_src comp="164" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="282"><net_src comp="172" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="287"><net_src comp="90" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="292"><net_src comp="178" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="297"><net_src comp="184" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="302"><net_src comp="190" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="307"><net_src comp="196" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="312"><net_src comp="202" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="317"><net_src comp="208" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="322"><net_src comp="214" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {23 }
 - Input state : 
	Port: vecTrans : A | {1 2 }
	Port: vecTrans : b | {1 2 }
  - Chain level:
	State 1
		store_ln4 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln4 : 2
		add_ln4 : 2
		br_ln4 : 3
		zext_ln4 : 2
		A_addr : 3
		A_load : 4
		b_addr : 3
		b_load : 4
		store_ln4 : 3
	State 2
		addr_cmp : 1
		d : 2
		add_ln5 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		store_ln6 : 1
	State 23
		store_ln6 : 1
		store_ln5 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|          |  add_ln4_fu_136  |    0    |    0    |    17   |
|          |  add_ln5_fu_172  |    0    |    0    |    39   |
|          | add_ln5_1_fu_178 |    0    |    0    |    39   |
|          | add_ln5_2_fu_184 |    0    |    0    |    39   |
|    add   | add_ln5_3_fu_190 |    0    |    0    |    39   |
|          | add_ln5_4_fu_196 |    0    |    0    |    39   |
|          | add_ln5_5_fu_202 |    0    |    0    |    39   |
|          | add_ln5_6_fu_208 |    0    |    0    |    39   |
|          | add_ln5_7_fu_222 |    0    |    0    |    39   |
|----------|------------------|---------|---------|---------|
|    mul   |    grp_fu_104    |    3    |   165   |    49   |
|----------|------------------|---------|---------|---------|
|   icmp   |  icmp_ln4_fu_130 |    0    |    0    |    17   |
|          |  addr_cmp_fu_159 |    0    |    0    |    71   |
|----------|------------------|---------|---------|---------|
|  select  |     d_fu_164     |    0    |    0    |    32   |
|----------|------------------|---------|---------|---------|
|   zext   |  zext_ln4_fu_142 |    0    |    0    |    0    |
|          |  zext_ln6_fu_214 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    3    |   165   |   498   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_264    |   10   |
|   add_ln5_1_reg_289  |   32   |
|   add_ln5_2_reg_294  |   32   |
|   add_ln5_3_reg_299  |   32   |
|   add_ln5_4_reg_304  |   32   |
|   add_ln5_5_reg_309  |   32   |
|   add_ln5_6_reg_314  |   32   |
|    add_ln5_reg_279   |   32   |
|    b_addr_reg_269    |   10   |
|    b_load_reg_284    |   32   |
|       d_reg_274      |   32   |
|       i_reg_248      |   10   |
|   icmp_ln4_reg_255   |    1   |
|        reg_108       |   32   |
|reuse_addr_reg_reg_234|   64   |
|   reuse_reg_reg_241  |   32   |
|   zext_ln4_reg_259   |   64   |
|   zext_ln6_reg_319   |   64   |
+----------------------+--------+
|         Total        |   575  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_90 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_104    |  p1  |   7  |  32  |   224  ||    37   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   274  || 1.63286 ||    60   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   165  |   498  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   60   |
|  Register |    -   |    -   |   575  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   740  |   558  |
+-----------+--------+--------+--------+--------+
