

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Thu Dec 11 23:22:33 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.62|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  349|  349|  350|  350|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+-----+-----+-----+-----+----------+
        |                        |              |  Latency  |  Interval | Pipeline |
        |        Instance        |    Module    | min | max | min | max |   Type   |
        +------------------------+--------------+-----+-----+-----+-----+----------+
        |grp_BlackScholes_fu_66  |BlackScholes  |  338|  338|    8|    8| function |
        +------------------------+--------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    320|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|    124|   24141|  29979|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1049|
|Register         |        -|      -|     322|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|    124|   24463|  31348|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|     56|      22|     58|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+-------+-------+-------+
    |        Instance        |    Module    | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------+--------------+---------+-------+-------+-------+
    |grp_BlackScholes_fu_66  |BlackScholes  |       12|    124|  24141|  29979|
    +------------------------+--------------+---------+-------+-------+-------+
    |Total                   |              |       12|    124|  24141|  29979|
    +------------------------+--------------+---------+-------+-------+-------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |full_1_fu_123_p2  |     +    |      0|  0|  64|          64|          64|
    |full_2_fu_144_p2  |     +    |      0|  0|  64|          64|          64|
    |full_3_fu_165_p2  |     +    |      0|  0|  64|          64|          64|
    |full_4_fu_187_p2  |     +    |      0|  0|  64|          64|          64|
    |full_fu_102_p2    |     +    |      0|  0|  64|          64|          64|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 320|         320|         320|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+------+-----------+-----+-----------+
    |      Name      |  LUT | Input Size| Bits| Total Bits|
    +----------------+------+-----------+-----+-----------+
    |ap_NS_fsm       |  1017|        351|    9|       3159|
    |out_fifo_V_din  |    32|          3|   32|         96|
    +----------------+------+-----------+-----+-----------+
    |Total           |  1049|        354|   41|       3255|
    +----------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |CallPutFlag_reg_221                           |   8|   0|    8|          0|
    |ap_CS_fsm                                     |   9|   0|    9|          0|
    |data2_reg_271                                 |  16|   0|   16|          0|
    |grp_BlackScholes_fu_66_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |tmp_25_reg_226                                |  32|   0|   32|          0|
    |tmp_26_reg_231                                |  32|   0|   32|          0|
    |tmp_27_reg_236                                |  32|   0|   32|          0|
    |tmp_28_reg_241                                |  32|   0|   32|          0|
    |tmp_29_reg_246                                |  32|   0|   32|          0|
    |tmp_30_reg_251                                |  32|   0|   32|          0|
    |tmp_31_reg_256                                |  32|   0|   32|          0|
    |tmp_32_reg_261                                |  32|   0|   32|          0|
    |tmp_33_reg_266                                |  32|   0|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 322|   0|  322|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-------------------+-----+-----+--------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_none |      dut     | return value |
|in_fifo_V_dout     |  in |   32|    ap_fifo   |   in_fifo_V  |    pointer   |
|in_fifo_V_empty_n  |  in |    1|    ap_fifo   |   in_fifo_V  |    pointer   |
|in_fifo_V_read     | out |    1|    ap_fifo   |   in_fifo_V  |    pointer   |
|out_fifo_V_din     | out |   32|    ap_fifo   |  out_fifo_V  |    pointer   |
|out_fifo_V_full_n  |  in |    1|    ap_fifo   |  out_fifo_V  |    pointer   |
|out_fifo_V_write   | out |    1|    ap_fifo   |  out_fifo_V  |    pointer   |
+-------------------+-----+-----+--------------+--------------+--------------+

