
*** Running vivado
    with args -log eth_udp_loop.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source eth_udp_loop.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source eth_udp_loop.tcl -notrace
Command: link_design -top eth_udp_loop -part xc7a35tfgg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/ila_0_2/ila_0.dcp' for cell 'adasda'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_dasdasync_fifo_2048x32b'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.dcp' for cell 'u_sync_fifo_2048x32b'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 815.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: adasda UUID: 06ccfda2-45b9-57ae-84cb-fd85bfde9aeb 
Parsing XDC File [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1525.320 ; gain = 576.008
Finished Parsing XDC File [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.xdc] for cell 'u_sync_fifo_2048x32b/U0'
Finished Parsing XDC File [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/sync_fifo_2048x32b/sync_fifo_2048x32b.xdc] for cell 'u_sync_fifo_2048x32b/U0'
Parsing XDC File [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_dasdasync_fifo_2048x32b/U0'
Finished Parsing XDC File [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_dasdasync_fifo_2048x32b/U0'
Parsing XDC File [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'adasda/inst'
Finished Parsing XDC File [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'adasda/inst'
Parsing XDC File [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'adasda/inst'
Finished Parsing XDC File [c:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'adasda/inst'
Parsing XDC File [C:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [C:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc:1]
Finished Parsing XDC File [C:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc]
Sourcing Tcl File [E:/software/VIVADO/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/software/VIVADO/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/software/VIVADO/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/software/VIVADO/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1526.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1526.371 ; gain = 1038.168
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.532 . Memory (MB): peak = 1526.371 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1af62ddd3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1538.301 ; gain = 11.930

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "e135f9d3b389d499".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1761.047 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 19f5d0af0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1761.047 ; gain = 35.715

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: cde17e1e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1761.047 ; gain = 35.715
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Retarget, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: fe971135

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1761.047 ; gain = 35.715
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: e258db40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1761.047 ; gain = 35.715
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 48 cells
INFO: [Opt 31-1021] In phase Sweep, 907 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: e258db40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1761.047 ; gain = 35.715
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: e258db40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1761.047 ; gain = 35.715
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: e258db40

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1761.047 ; gain = 35.715
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 77 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              25  |                                             80  |
|  Constant propagation         |               0  |              16  |                                             63  |
|  Sweep                        |               0  |              48  |                                            907  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             77  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1761.047 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12961ca03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1761.047 ; gain = 35.715

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.209 | TNS=-8031.890 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 2 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 7f7278c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.377 . Memory (MB): peak = 1988.844 ; gain = 0.000
Ending Power Optimization Task | Checksum: 7f7278c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1988.844 ; gain = 227.797

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7f7278c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1988.844 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1988.844 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: cbcf1e15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1988.844 ; gain = 462.473
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.runs/impl_2/eth_udp_loop_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file eth_udp_loop_drc_opted.rpt -pb eth_udp_loop_drc_opted.pb -rpx eth_udp_loop_drc_opted.rpx
Command: report_drc -file eth_udp_loop_drc_opted.rpt -pb eth_udp_loop_drc_opted.pb -rpx eth_udp_loop_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.runs/impl_2/eth_udp_loop_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[10] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[4]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[11] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[5]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[12] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[6]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[13] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[7]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[14] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[8]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[6] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[0]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[7] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[1]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[8] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[2]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[9] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[3]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[10] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[11] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[12] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[13] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[14] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[10]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[4] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[5] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[6] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[7] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[8] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[9] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN (net: u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (u_udp/u_udp_tx/tx_req_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1988.844 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 54568eed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1988.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c192f497

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e0e6a687

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e0e6a687

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1988.844 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e0e6a687

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16014d255

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 232 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 198 nets or cells. Created 103 new cells, deleted 95 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1988.844 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          103  |             95  |                   198  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          103  |             95  |                   198  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 21502b65e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1988.844 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 172b6b624

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1988.844 ; gain = 0.000
Phase 2 Global Placement | Checksum: 172b6b624

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cc0feef1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14b6c4347

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bce6654c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d908e897

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 194a141c3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17c770e2d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1eb0eb639

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17ea65262

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d31a0b25

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1988.844 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d31a0b25

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e34691dd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e34691dd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-13.749. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1452cb0f1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 1988.844 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1452cb0f1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1452cb0f1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1452cb0f1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1988.844 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1214ed99a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1988.844 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1214ed99a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1988.844 ; gain = 0.000
Ending Placer Task | Checksum: 113537e23

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 1988.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.646 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.runs/impl_2/eth_udp_loop_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file eth_udp_loop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file eth_udp_loop_utilization_placed.rpt -pb eth_udp_loop_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file eth_udp_loop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1988.844 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1988.844 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.749 | TNS=-8037.627 |
Phase 1 Physical Synthesis Initialization | Checksum: 158c505dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.749 | TNS=-8037.627 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 158c505dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.749 | TNS=-8037.627 |
INFO: [Physopt 32-663] Processed net u_des_aes_top/text3[120].  Re-placed instance u_des_aes_top/text3_reg[120]
INFO: [Physopt 32-735] Processed net u_des_aes_top/text3[120]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.746 | TNS=-8037.528 |
INFO: [Physopt 32-663] Processed net u_des_aes_top/text3[124].  Re-placed instance u_des_aes_top/text3_reg[124]
INFO: [Physopt 32-735] Processed net u_des_aes_top/text3[124]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.737 | TNS=-8037.507 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text4[86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mmmmm/key[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mmmmm/key[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.736 | TNS=-8037.348 |
INFO: [Physopt 32-81] Processed net mmmmm/key[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mmmmm/key[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.735 | TNS=-8037.190 |
INFO: [Physopt 32-572] Net mmmmm/key[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net mmmmm/key[1].  Did not re-place instance mmmmm/key_reg[1]
INFO: [Physopt 32-702] Processed net mmmmm/key[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[322].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[86]_i_4
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[322] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[322]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b6__37.  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[86]_i_10
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b6__37 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b6__37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_6.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b6__37
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.724 | TNS=-8037.019 |
INFO: [Physopt 32-662] Processed net u_des_aes_top/text3[121].  Did not re-place instance u_des_aes_top/text3_reg[121]
INFO: [Physopt 32-702] Processed net u_des_aes_top/text3[121]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mmmmm/key[8]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mmmmm/key[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.723 | TNS=-8036.858 |
INFO: [Physopt 32-81] Processed net mmmmm/key[9]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mmmmm/key[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.720 | TNS=-8036.375 |
INFO: [Physopt 32-572] Net mmmmm/key[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net mmmmm/key[9].  Did not re-place instance mmmmm/key_reg[9]
INFO: [Physopt 32-702] Processed net mmmmm/key[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[24].  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[121]_i_3
INFO: [Physopt 32-81] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[24]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.720 | TNS=-8036.493 |
INFO: [Physopt 32-662] Processed net u_des_aes_top/text3[124].  Did not re-place instance u_des_aes_top/text3_reg[124]
INFO: [Physopt 32-702] Processed net u_des_aes_top/text3[124]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[27].  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[124]_i_3
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.718 | TNS=-8036.157 |
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[24].  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[121]_i_3
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.716 | TNS=-8036.071 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/out[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1175].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[23]_i_3
INFO: [Physopt 32-710] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/cnt2_reg[3]_rep__2[23]. Critical path length was reduced through logic transformation on cell u_des_aes_top/FINALKEY/keyss1/SBK/out[23]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1175]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.716 | TNS=-8035.783 |
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_14.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g1_b6__37
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[209] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[209].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_2
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[209]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[262].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[105]_i_4
INFO: [Physopt 32-710] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[209]. Critical path length was reduced through logic transformation on cell u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_2_comp.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[262]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.716 | TNS=-8032.921 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/out[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1204].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[52]_i_3
INFO: [Physopt 32-710] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/cnt2_reg[3]_rep__2[36]. Critical path length was reduced through logic transformation on cell u_des_aes_top/FINALKEY/keyss1/SBK/out[52]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1204]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.713 | TNS=-8032.786 |
INFO: [Physopt 32-662] Processed net u_des_aes_top/text3[122].  Did not re-place instance u_des_aes_top/text3_reg[122]
INFO: [Physopt 32-702] Processed net u_des_aes_top/text3[122]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[25].  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[122]_i_3
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_6_2.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g2_b2__38
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_6_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_6_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.711 | TNS=-8032.266 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/out[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1172].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[20]_i_3
INFO: [Physopt 32-710] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/cnt2_reg[3]_rep__2[20]. Critical path length was reduced through logic transformation on cell u_des_aes_top/FINALKEY/keyss1/SBK/out[20]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1172]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.702 | TNS=-8032.090 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text3[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mmmmm/key[25]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mmmmm/key[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.690 | TNS=-8012.192 |
INFO: [Physopt 32-663] Processed net u_des_aes_top/text3[123].  Re-placed instance u_des_aes_top/text3_reg[123]
INFO: [Physopt 32-735] Processed net u_des_aes_top/text3[123]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.684 | TNS=-8012.094 |
INFO: [Physopt 32-663] Processed net u_des_aes_top/text3[94].  Re-placed instance u_des_aes_top/text3_reg[94]
INFO: [Physopt 32-735] Processed net u_des_aes_top/text3[94]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.678 | TNS=-8011.961 |
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[27].  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[124]_i_3
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.675 | TNS=-8011.937 |
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[24].  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[121]_i_3
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_6_24.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g2_b1__38
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_6_24 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_6_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[214] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[214].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_1
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[214]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss9/SBK/g3_b0__33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[8]_219 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[8]_219. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[173] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[173].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__33_i_5
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[173]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss8/SBK/sofi[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss8/SBK/g0_b0__33_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__28_i_6_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.675 | TNS=-8011.861 |
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[27].  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[124]_i_3
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_6_20.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g1_b4__38
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_6_20 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_6_20. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.671 | TNS=-8011.507 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss9/SBK/g1_b0__33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[8]_205. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[169] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[169].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__33_i_1
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[169]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss8/SBK/sofi[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss8/SBK/g0_b0__33_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__28_i_6_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.668 | TNS=-8010.987 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/out[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1170].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[18]_i_3
INFO: [Physopt 32-710] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/cnt2_reg[3]_rep__2[18]. Critical path length was reduced through logic transformation on cell u_des_aes_top/FINALKEY/keyss1/SBK/out[18]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1170]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.667 | TNS=-8010.749 |
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__28_i_6_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.667 | TNS=-8009.798 |
INFO: [Physopt 32-81] Processed net mmmmm/key[16]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net mmmmm/key[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.665 | TNS=-8009.452 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/out[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1169].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[17]_i_2
INFO: [Physopt 32-710] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/cnt2_reg[3]_rep__2[17]. Critical path length was reduced through logic transformation on cell u_des_aes_top/FINALKEY/keyss1/SBK/out[17]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1169]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.665 | TNS=-8009.174 |
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__28_i_6_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.664 | TNS=-8009.150 |
INFO: [Physopt 32-81] Processed net mmmmm/key[16]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mmmmm/key[16]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.664 | TNS=-8009.036 |
INFO: [Physopt 32-662] Processed net u_des_aes_top/text3[121].  Did not re-place instance u_des_aes_top/text3_reg[121]
INFO: [Physopt 32-702] Processed net u_des_aes_top/text3[121]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mmmmm/key[9].  Did not re-place instance mmmmm/key_reg[9]
INFO: [Physopt 32-702] Processed net mmmmm/key[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[24].  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[121]_i_3
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_6_24.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g2_b1__38
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_6_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[214].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_1
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[214]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss9/SBK/g3_b0__33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[8]_219. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[173].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__33_i_5
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[173]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss8/SBK/sofi[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss8/SBK/g0_b0__33_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__28_i_6_29. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.663 | TNS=-8008.958 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text4[86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mmmmm/key[1].  Did not re-place instance mmmmm/key_reg[1]
INFO: [Physopt 32-702] Processed net mmmmm/key[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[322].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[86]_i_4
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[322]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b6__37.  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[86]_i_10
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b6__37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_6.  Re-placed instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b6__37
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.663 | TNS=-8008.822 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text3[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mmmmm/key[16]_repN.  Did not re-place instance mmmmm/key_reg[16]_replica
INFO: [Physopt 32-702] Processed net mmmmm/key[16]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[308].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[66]_i_4
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[308]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g1_b2__35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__35_i_6_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.660 | TNS=-8008.795 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__28_i_6_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[1].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__28_i_2
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss7/SBK/sofi[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss7/SBK/g0_b0__28_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[28]_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[669].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g3_b7__23_i_6
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[669]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[765].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g3_b7__23_i_9
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[765]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss6/SBK/g2_b5__22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[16]_89. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[102].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__22_i_1
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[102]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[592].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__22_i_7
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[592]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss5/SBK/sofi[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss5/SBK/g0_b0__22_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[8]_127. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[58].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__17_i_4
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[107].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__17_i_10
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[107]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__17_i_19_n_0.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__17_i_19
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__17_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss4/SBK/g3_b3__12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[0]_127. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.660 | TNS=-8008.634 |
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__35_i_6_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.659 | TNS=-8008.269 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss5/SBK/g0_b0__22_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[8]_105. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.657 | TNS=-8007.946 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss6/SBK/g0_b5__22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[16]_81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[18]_0.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__22_i_3
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[18]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[82]_0.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__22_i_10
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[82]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss5/SBK/sofi[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss5/SBK/g0_b0__22_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[8]_115. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.656 | TNS=-8007.786 |
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[0]_120. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.655 | TNS=-8002.312 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text4[65]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/text1[65]_i_3_0.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[65]_i_4
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/text1[65]_i_3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g1_b1__35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__35_i_6_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.655 | TNS=-8002.276 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/out[71]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[312].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[71]_i_4
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[312]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g1_b7__35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__35_i_6_17. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.654 | TNS=-8001.754 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.654 | TNS=-8001.754 |
Phase 3 Critical Path Optimization | Checksum: 158c505dd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.654 | TNS=-8001.754 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/out[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mmmmm/key[16]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mmmmm/key[16]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.652 | TNS=-8001.179 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text4[84]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net mmmmm/key[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net mmmmm/key[1].  Did not re-place instance mmmmm/key_reg[1]
INFO: [Physopt 32-702] Processed net mmmmm/key[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/out[84]_i_3_0.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/text4[84]_i_3
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/out[84]_i_3_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/out[84]_i_3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b4__37.  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[52]_i_7
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b4__37 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b4__37. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.649 | TNS=-8001.123 |
INFO: [Physopt 32-572] Net mmmmm/key[16]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net mmmmm/key[16]_repN.  Did not re-place instance mmmmm/key_reg[16]_replica
INFO: [Physopt 32-572] Net mmmmm/key[16]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mmmmm/key[16]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[279].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[5]_i_2
INFO: [Physopt 32-710] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/cnt2_reg[3]_rep__2[5]. Critical path length was reduced through logic transformation on cell u_des_aes_top/FINALKEY/keyss1/SBK/out[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[279]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.647 | TNS=-8000.849 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text4[65]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/text1[65]_i_3_0.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[65]_i_4
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/text1[65]_i_3_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/text1[65]_i_3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g1_b1__35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__35_i_6_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.646 | TNS=-8000.642 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text4[86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[322].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[86]_i_4
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[322] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[322]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b6__37.  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[86]_i_10
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b6__37 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b6__37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_14.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g1_b6__37
INFO: [Physopt 32-81] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_14. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.646 | TNS=-8000.709 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/out[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1173].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[21]_i_2
INFO: [Physopt 32-710] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/cnt2_reg[3]_rep__2[21]. Critical path length was reduced through logic transformation on cell u_des_aes_top/FINALKEY/keyss1/SBK/out[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1173]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.645 | TNS=-8000.594 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text4[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[294].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[37]_i_5
INFO: [Physopt 32-572] Net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[294] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[294]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g1_b5__35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__35_i_6_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.642 | TNS=-8000.514 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[279].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[5]_i_2
INFO: [Physopt 32-710] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/cnt2_reg[3]_rep__2_0[5]. Critical path length was reduced through logic transformation on cell u_des_aes_top/FINALKEY/keyss1/SBK/AESSSSS/text3[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[279]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.642 | TNS=-8000.439 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/out[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1200].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[48]_i_3
INFO: [Physopt 32-710] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/cnt2_reg[3]_rep__2[32]. Critical path length was reduced through logic transformation on cell u_des_aes_top/FINALKEY/keyss1/SBK/out[48]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[1200]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.641 | TNS=-8000.331 |
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__35_i_6_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.639 | TNS=-7999.322 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text4[84]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mmmmm/key[1].  Did not re-place instance mmmmm/key_reg[1]
INFO: [Physopt 32-702] Processed net mmmmm/key[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/out[84]_i_3_0.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/text4[84]_i_3
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/out[84]_i_3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b4__37.  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[52]_i_7
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b4__37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_4.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b4__37
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.636 | TNS=-7998.982 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text4[86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[322].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[86]_i_4
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[322]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b6__37.  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[86]_i_10
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g0_b6__37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_14.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g1_b6__37
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_6_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[211].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_5
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[211]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[238].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_16
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[238]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss9/SBK/g2_b4__32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[0]_16. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.627 | TNS=-7998.022 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text4[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mmmmm/key[16]_repN.  Did not re-place instance mmmmm/key_reg[16]_replica
INFO: [Physopt 32-702] Processed net mmmmm/key[16]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[291].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[34]_i_5
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[291]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g3_b2__35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__35_i_6_26. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.624 | TNS=-7997.994 |
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.623 | TNS=-7995.801 |
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__35_i_6_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.622 | TNS=-7995.483 |
INFO: [Physopt 32-662] Processed net u_des_aes_top/text3[121].  Did not re-place instance u_des_aes_top/text3_reg[121]
INFO: [Physopt 32-702] Processed net u_des_aes_top/text3[121]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mmmmm/key[9].  Did not re-place instance mmmmm/key_reg[9]
INFO: [Physopt 32-702] Processed net mmmmm/key[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[24].  Did not re-place instance u_des_aes_top/FINALKEY/keyss10/SBK/out[121]_i_3
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/sofi[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_6_24.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g2_b1__38
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_6_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[214].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__38_i_1
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[214]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss9/SBK/g3_b0__33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[8]_219. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[173].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__33_i_5
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[173]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss8/SBK/sofi[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss8/SBK/g0_b0__33_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__28_i_6_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[1].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__28_i_2
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss7/SBK/sofi[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss7/SBK/g0_b0__28_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[28]_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[669].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g3_b7__23_i_6
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[669]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[765].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g3_b7__23_i_9
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[765]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss6/SBK/g2_b5__22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[16]_89. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[102].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__22_i_1
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[102]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[592].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__22_i_7
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/outaeskey[592]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss5/SBK/sofi[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss5/SBK/g0_b0__22_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[8]_113. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.621 | TNS=-7995.161 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text4[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[294].  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/out[37]_i_5
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__37_i_18_0[294]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss10/SBK/g3_b5__35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__35_i_6_29. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.621 | TNS=-7995.161 |
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__35_i_6_22. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.621 | TNS=-7994.541 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/text4[65]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mmmmm/key[24].  Re-placed instance mmmmm/key_reg[24]
INFO: [Physopt 32-735] Processed net mmmmm/key[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.620 | TNS=-7993.270 |
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss6/SBK/g0_b5__22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[16]_81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[18]_0.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__22_i_3
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[18]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[82]_0.  Did not re-place instance u_des_aes_top/FINALKEY/keyss1/SBK/g0_b0__22_i_10
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[82]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss5/SBK/sofi[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_des_aes_top/FINALKEY/keyss5/SBK/g0_b0__22_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net u_des_aes_top/FINALKEY/keyss1/SBK/key_reg[8]_129. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.620 | TNS=-7993.270 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.620 | TNS=-7993.270 |
Phase 4 Critical Path Optimization | Checksum: 158c505dd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1988.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-13.620 | TNS=-7993.270 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.129  |         44.357  |           14  |              0  |                    58  |           0  |           2  |  00:00:13  |
|  Total          |          0.129  |         44.357  |           14  |              0  |                    58  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1988.844 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 158c505dd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
507 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 1988.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.644 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.runs/impl_2/eth_udp_loop_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4ae7557f ConstDB: 0 ShapeSum: f540ff53 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f426507b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.844 ; gain = 0.000
Post Restoration Checksum: NetGraph: 4c8e2296 NumContArr: a7982de5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f426507b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f426507b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.844 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f426507b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.844 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17737eeed

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1988.844 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.603| TNS=-7349.653| WHS=-0.377 | THS=-216.029|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 11b9d7235

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1993.313 ; gain = 4.469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.603| TNS=-7337.044| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 13cc6c1e9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2006.426 ; gain = 17.582
Phase 2 Router Initialization | Checksum: 15dd1a56f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2006.426 ; gain = 17.582

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9460
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9460
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1233725dc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2006.426 ; gain = 17.582
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                  eth_rxc |                  eth_rxc |                                                                             u_des_aes_top/text1_reg[44]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6303
 Number of Nodes with overlaps = 2067
 Number of Nodes with overlaps = 762
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.636| TNS=-9439.609| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24a466f39

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2006.426 ; gain = 17.582

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2045
 Number of Nodes with overlaps = 967
 Number of Nodes with overlaps = 520
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.662| TNS=-10050.510| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e32eb992

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2006.426 ; gain = 17.582
Phase 4 Rip-up And Reroute | Checksum: 1e32eb992

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2006.426 ; gain = 17.582

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17e9eb222

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 2006.426 ; gain = 17.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.636| TNS=-9432.369| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 233151bd9

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 2014.000 ; gain = 25.156

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 233151bd9

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 2014.000 ; gain = 25.156
Phase 5 Delay and Skew Optimization | Checksum: 233151bd9

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 2014.000 ; gain = 25.156

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 176a8968f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 2014.000 ; gain = 25.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.594| TNS=-9371.400| WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fc6559e0

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 2014.000 ; gain = 25.156
Phase 6 Post Hold Fix | Checksum: 1fc6559e0

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 2014.000 ; gain = 25.156

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.80475 %
  Global Horizontal Routing Utilization  = 6.53956 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y65 -> INT_L_X26Y65

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 24803169e

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 2014.000 ; gain = 25.156

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24803169e

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 2014.000 ; gain = 25.156

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20390d203

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 2014.000 ; gain = 25.156

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-16.594| TNS=-9371.400| WHS=0.045  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20390d203

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 2014.000 ; gain = 25.156
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 2014.000 ; gain = 25.156

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
527 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2014.000 ; gain = 25.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2014.000 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.823 . Memory (MB): peak = 2014.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.runs/impl_2/eth_udp_loop_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file eth_udp_loop_drc_routed.rpt -pb eth_udp_loop_drc_routed.pb -rpx eth_udp_loop_drc_routed.rpx
Command: report_drc -file eth_udp_loop_drc_routed.rpt -pb eth_udp_loop_drc_routed.pb -rpx eth_udp_loop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.runs/impl_2/eth_udp_loop_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file eth_udp_loop_methodology_drc_routed.rpt -pb eth_udp_loop_methodology_drc_routed.pb -rpx eth_udp_loop_methodology_drc_routed.rpx
Command: report_methodology -file eth_udp_loop_methodology_drc_routed.rpt -pb eth_udp_loop_methodology_drc_routed.pb -rpx eth_udp_loop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/001/Desktop/40_eth_udp_loop/eth_udp_loop.runs/impl_2/eth_udp_loop_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file eth_udp_loop_power_routed.rpt -pb eth_udp_loop_power_summary_routed.pb -rpx eth_udp_loop_power_routed.rpx
Command: report_power -file eth_udp_loop_power_routed.rpt -pb eth_udp_loop_power_summary_routed.pb -rpx eth_udp_loop_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
539 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file eth_udp_loop_route_status.rpt -pb eth_udp_loop_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file eth_udp_loop_timing_summary_routed.rpt -pb eth_udp_loop_timing_summary_routed.pb -rpx eth_udp_loop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file eth_udp_loop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file eth_udp_loop_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file eth_udp_loop_bus_skew_routed.rpt -pb eth_udp_loop_bus_skew_routed.pb -rpx eth_udp_loop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force eth_udp_loop.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[10] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[4]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[11] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[5]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[12] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[6]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[13] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[7]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[14] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[8]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[6] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[0]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[7] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[1]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[8] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[2]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[9] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[3]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[10] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[11] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[12] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[13] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[14] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[10]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[4] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[5] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[6] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[7] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[8] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram has an input control pin u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[9] (net: u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN (net: u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (u_udp/u_udp_tx/tx_req_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 45 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, u_dasdasync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i... and (the first 15 of 35 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./eth_udp_loop.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
558 Infos, 49 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2500.758 ; gain = 454.391
INFO: [Common 17-206] Exiting Vivado at Tue Nov  8 23:15:33 2022...
