// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_convolution1_fix (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        out_0_0_0_address0,
        out_0_0_0_ce0,
        out_0_0_0_we0,
        out_0_0_0_d0
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_state11 = 27'd1024;
parameter    ap_ST_fsm_state12 = 27'd2048;
parameter    ap_ST_fsm_state13 = 27'd4096;
parameter    ap_ST_fsm_state14 = 27'd8192;
parameter    ap_ST_fsm_state15 = 27'd16384;
parameter    ap_ST_fsm_state16 = 27'd32768;
parameter    ap_ST_fsm_state17 = 27'd65536;
parameter    ap_ST_fsm_state18 = 27'd131072;
parameter    ap_ST_fsm_state19 = 27'd262144;
parameter    ap_ST_fsm_state20 = 27'd524288;
parameter    ap_ST_fsm_state21 = 27'd1048576;
parameter    ap_ST_fsm_state22 = 27'd2097152;
parameter    ap_ST_fsm_state23 = 27'd4194304;
parameter    ap_ST_fsm_state24 = 27'd8388608;
parameter    ap_ST_fsm_state25 = 27'd16777216;
parameter    ap_ST_fsm_state26 = 27'd33554432;
parameter    ap_ST_fsm_state27 = 27'd67108864;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [8:0] input_r_address1;
output   input_r_ce1;
input  [31:0] input_r_q1;
output  [11:0] out_0_0_0_address0;
output   out_0_0_0_ce0;
output   out_0_0_0_we0;
output  [31:0] out_0_0_0_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] input_r_address0;
reg input_r_ce0;
reg[8:0] input_r_address1;
reg input_r_ce1;
reg out_0_0_0_ce0;
reg out_0_0_0_we0;
reg[31:0] out_0_0_0_d0;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] firstKernel_f_V_1_1_address0;
reg    firstKernel_f_V_1_1_ce0;
wire   [17:0] firstKernel_f_V_1_1_q0;
wire   [2:0] firstBias_f_V_address0;
reg    firstBias_f_V_ce0;
wire   [21:0] firstBias_f_V_q0;
wire   [2:0] firstKernel_f_V_0_1_address0;
reg    firstKernel_f_V_0_1_ce0;
wire   [18:0] firstKernel_f_V_0_1_q0;
wire   [2:0] firstKernel_f_V_0_0_address0;
reg    firstKernel_f_V_0_0_ce0;
wire   [18:0] firstKernel_f_V_0_0_q0;
wire   [2:0] firstKernel_f_V_1_0_address0;
reg    firstKernel_f_V_1_0_ce0;
wire   [17:0] firstKernel_f_V_1_0_q0;
wire   [2:0] firstKernel_f_V_0_2_address0;
reg    firstKernel_f_V_0_2_ce0;
wire   [19:0] firstKernel_f_V_0_2_q0;
wire   [2:0] firstKernel_f_V_1_2_address0;
reg    firstKernel_f_V_1_2_ce0;
wire   [17:0] firstKernel_f_V_1_2_q0;
wire   [2:0] firstKernel_f_V_2_1_address0;
reg    firstKernel_f_V_2_1_ce0;
wire   [17:0] firstKernel_f_V_2_1_q0;
wire   [2:0] firstKernel_f_V_3_1_address0;
reg    firstKernel_f_V_3_1_ce0;
wire   [18:0] firstKernel_f_V_3_1_q0;
wire   [2:0] firstKernel_f_V_2_0_address0;
reg    firstKernel_f_V_2_0_ce0;
wire   [17:0] firstKernel_f_V_2_0_q0;
wire   [2:0] firstKernel_f_V_3_0_address0;
reg    firstKernel_f_V_3_0_ce0;
wire   [17:0] firstKernel_f_V_3_0_q0;
wire   [2:0] firstKernel_f_V_2_2_address0;
reg    firstKernel_f_V_2_2_ce0;
wire   [17:0] firstKernel_f_V_2_2_q0;
wire   [2:0] firstKernel_f_V_3_2_address0;
reg    firstKernel_f_V_3_2_ce0;
wire   [18:0] firstKernel_f_V_3_2_q0;
wire   [11:0] zext_ln176_1_fu_547_p1;
reg   [11:0] zext_ln176_1_reg_2158;
wire    ap_CS_fsm_state2;
wire   [3:0] add_ln176_fu_557_p2;
reg   [3:0] add_ln176_reg_2166;
wire   [0:0] icmp_ln176_fu_551_p2;
wire  signed [49:0] firstKernel_f_V_1_1_load_cast_fu_563_p1;
reg  signed [49:0] firstKernel_f_V_1_1_load_cast_reg_2236;
wire    ap_CS_fsm_state3;
wire  signed [48:0] sext_ln1171_fu_575_p1;
reg  signed [48:0] sext_ln1171_reg_2241;
wire  signed [50:0] sext_ln1171_6_fu_579_p1;
reg  signed [50:0] sext_ln1171_6_reg_2246;
wire  signed [50:0] sext_ln1171_7_fu_583_p1;
reg  signed [50:0] sext_ln1171_7_reg_2251;
wire  signed [49:0] sext_ln1171_8_fu_587_p1;
reg  signed [49:0] sext_ln1171_8_reg_2256;
wire  signed [50:0] sext_ln1171_9_fu_591_p1;
reg  signed [50:0] sext_ln1171_9_reg_2262;
wire  signed [49:0] sext_ln1171_10_fu_595_p1;
reg  signed [49:0] sext_ln1171_10_reg_2267;
wire  signed [49:0] sext_ln1171_11_fu_599_p1;
reg  signed [49:0] sext_ln1171_11_reg_2273;
wire  signed [50:0] sext_ln1171_12_fu_603_p1;
reg  signed [50:0] sext_ln1171_12_reg_2279;
wire  signed [49:0] sext_ln1171_13_fu_607_p1;
reg  signed [49:0] sext_ln1171_13_reg_2284;
wire  signed [49:0] sext_ln1171_14_fu_611_p1;
reg  signed [49:0] sext_ln1171_14_reg_2290;
wire  signed [49:0] sext_ln1171_15_fu_615_p1;
reg  signed [49:0] sext_ln1171_15_reg_2295;
wire  signed [50:0] sext_ln178_fu_619_p1;
reg  signed [50:0] sext_ln178_reg_2301;
wire   [8:0] empty_73_fu_645_p1;
reg   [8:0] empty_73_reg_2306;
wire    ap_CS_fsm_state4;
wire  signed [11:0] sub_ln1169_cast_fu_649_p1;
reg  signed [11:0] sub_ln1169_cast_reg_2313;
wire   [7:0] indvars_iv_next13_fu_663_p2;
reg   [7:0] indvars_iv_next13_reg_2321;
wire   [8:0] sub_ln1169_1_fu_687_p2;
reg   [8:0] sub_ln1169_1_reg_2326;
wire   [0:0] exitcond1614_fu_657_p2;
wire   [0:0] cmp18_fu_693_p2;
reg   [0:0] cmp18_reg_2333;
wire   [8:0] sub_ln1169_2_fu_721_p2;
reg   [8:0] sub_ln1169_2_reg_2337;
reg   [0:0] tmp_36_reg_2344;
wire   [8:0] sub_ln1169_3_fu_751_p2;
reg   [8:0] sub_ln1169_3_reg_2348;
reg   [0:0] tmp_37_reg_2356;
wire    ap_CS_fsm_state5;
reg   [8:0] input_addr_1_reg_2365;
reg   [8:0] input_addr_4_reg_2370;
reg   [8:0] input_addr_8_reg_2376;
reg   [11:0] out_0_0_0_addr_reg_2381;
wire   [1:0] add_ln180_fu_839_p2;
reg   [1:0] add_ln180_reg_2389;
wire   [0:0] icmp_ln188_fu_845_p2;
reg   [0:0] icmp_ln188_reg_2398;
wire  signed [30:0] lhs_12_fu_925_p2;
reg  signed [30:0] lhs_12_reg_2402;
wire    ap_CS_fsm_state6;
wire  signed [31:0] sext_ln183_fu_931_p1;
reg   [8:0] input_addr_2_reg_2413;
reg   [8:0] input_addr_3_reg_2418;
reg   [8:0] input_addr_9_reg_2423;
reg   [8:0] input_addr_10_reg_2429;
wire   [0:0] icmp_ln187_fu_986_p2;
reg   [0:0] icmp_ln187_reg_2434;
wire   [31:0] lhs_16_fu_1070_p2;
reg   [31:0] lhs_16_reg_2438;
wire    ap_CS_fsm_state7;
wire   [31:0] add_ln415_fu_1184_p2;
reg   [31:0] add_ln415_reg_2444;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire   [31:0] add_ln415_7_fu_1317_p2;
reg   [31:0] add_ln415_7_reg_2460;
wire    ap_CS_fsm_state10;
wire   [31:0] add_ln415_5_fu_1411_p2;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state14;
wire   [31:0] add_ln415_6_fu_1510_p2;
wire    ap_CS_fsm_state15;
wire   [31:0] lhs_29_fu_1625_p2;
reg   [31:0] lhs_29_reg_2481;
wire    ap_CS_fsm_state16;
wire   [31:0] add_ln415_9_fu_1734_p2;
reg   [31:0] add_ln415_9_reg_2488;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire   [31:0] add_ln415_11_fu_1867_p2;
reg   [31:0] add_ln415_11_reg_2504;
wire    ap_CS_fsm_state20;
reg   [0:0] tmp_64_reg_2510;
wire    ap_CS_fsm_state21;
wire   [31:0] lhs_33_fu_1960_p2;
reg   [31:0] lhs_33_reg_2514;
wire    ap_CS_fsm_state22;
wire   [31:0] add_ln415_12_fu_2045_p2;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state25;
wire   [31:0] add_ln415_13_fu_2144_p2;
wire    ap_CS_fsm_state26;
reg   [7:0] i_reg_425;
wire   [0:0] icmp_ln180_fu_833_p2;
reg   [1:0] j_reg_436;
wire    ap_CS_fsm_state27;
reg   [31:0] ap_phi_mux_lhs_21_phi_fu_451_p4;
reg   [31:0] lhs_21_reg_448;
reg   [31:0] ap_phi_mux_lhs_24_phi_fu_461_p8;
reg   [31:0] lhs_24_reg_458;
wire    ap_CS_fsm_state11;
reg   [31:0] lhs_18_reg_473;
reg   [31:0] ap_phi_mux_lhs_31_phi_fu_487_p4;
reg   [31:0] lhs_31_reg_484;
wire    ap_CS_fsm_state17;
reg   [31:0] ap_phi_mux_phi_ln1548_phi_fu_497_p10;
reg   [31:0] phi_ln1548_reg_494;
reg   [31:0] lhs_35_reg_511;
wire   [63:0] zext_ln176_fu_530_p1;
wire  signed [63:0] sext_ln1169_fu_782_p1;
wire   [63:0] zext_ln1169_13_fu_792_p1;
wire   [63:0] zext_ln1169_14_fu_802_p1;
wire   [63:0] zext_ln1169_15_fu_812_p1;
wire   [63:0] zext_ln183_fu_828_p1;
wire   [63:0] zext_ln1169_16_fu_951_p1;
wire   [63:0] zext_ln1169_17_fu_961_p1;
wire   [63:0] zext_ln1169_18_fu_971_p1;
wire   [63:0] zext_ln1169_19_fu_981_p1;
wire   [63:0] zext_ln1169_23_fu_1198_p1;
wire   [63:0] zext_ln1169_24_fu_1208_p1;
wire   [63:0] zext_ln1169_21_fu_1426_p1;
wire   [63:0] zext_ln1169_26_fu_1748_p1;
wire   [63:0] zext_ln1169_27_fu_1758_p1;
wire   [63:0] zext_ln1169_29_fu_2060_p1;
reg   [3:0] d_fu_124;
wire   [40:0] rhs_10_fu_567_p3;
wire   [9:0] tmp_fu_627_p3;
wire   [10:0] zext_ln1169_7_fu_635_p1;
wire   [10:0] zext_ln1169_fu_623_p1;
wire  signed [10:0] sub_ln1169_fu_639_p2;
wire   [6:0] empty_74_fu_653_p1;
wire   [6:0] empty_76_fu_669_p2;
wire   [8:0] tmp_s_fu_679_p3;
wire   [8:0] zext_ln1169_8_fu_675_p1;
wire   [7:0] empty_77_fu_699_p2;
wire   [6:0] trunc_ln1169_fu_709_p1;
wire   [8:0] tmp_26_cast_fu_713_p3;
wire   [8:0] zext_ln1169_9_fu_705_p1;
wire   [6:0] trunc_ln1169_1_fu_739_p1;
wire   [8:0] tmp_27_cast_fu_743_p3;
wire   [8:0] zext_ln1169_10_fu_735_p1;
wire   [11:0] zext_ln1169_12_fu_773_p1;
wire  signed [11:0] add_ln1169_fu_777_p2;
wire   [8:0] zext_ln1169_11_fu_769_p1;
wire   [8:0] add_ln1169_6_fu_787_p2;
wire   [8:0] add_ln1169_7_fu_797_p2;
wire   [8:0] add_ln1169_8_fu_807_p2;
wire   [11:0] shl_ln183_fu_817_p2;
wire   [11:0] add_ln183_fu_823_p2;
wire  signed [17:0] r_V_58_fu_855_p1;
wire   [49:0] r_V_58_fu_855_p2;
wire   [48:0] trunc_ln1245_fu_860_p1;
wire   [48:0] ret_V_fu_864_p2;
wire   [29:0] p_Val2_13_fu_869_p4;
wire   [17:0] trunc_ln727_fu_899_p1;
wire   [0:0] p_Result_s_fu_883_p3;
wire   [0:0] r_fu_903_p2;
wire   [0:0] or_ln412_fu_909_p2;
wire   [0:0] p_Result_44_fu_891_p3;
wire   [0:0] and_ln412_fu_915_p2;
wire  signed [30:0] sext_ln722_fu_879_p1;
wire   [30:0] zext_ln415_fu_921_p1;
wire   [1:0] add_ln187_fu_936_p2;
wire  signed [8:0] sext_ln1169_1_fu_942_p1;
wire   [8:0] add_ln1169_9_fu_946_p2;
wire   [8:0] add_ln1169_10_fu_956_p2;
wire   [8:0] add_ln1169_11_fu_966_p2;
wire   [8:0] add_ln1169_12_fu_976_p2;
wire  signed [18:0] r_V_59_fu_996_p1;
wire   [49:0] tmp_40_fu_1001_p3;
wire  signed [50:0] lhs_13_fu_1008_p1;
wire   [50:0] r_V_59_fu_996_p2;
wire   [50:0] ret_V_11_fu_1012_p2;
wire   [17:0] trunc_ln727_4_fu_1044_p1;
wire   [0:0] p_Result_23_fu_1028_p3;
wire   [0:0] r_5_fu_1048_p2;
wire   [0:0] or_ln412_5_fu_1054_p2;
wire   [0:0] p_Result_45_fu_1036_p3;
wire   [0:0] and_ln412_5_fu_1060_p2;
wire   [31:0] p_Val2_15_fu_1018_p4;
wire   [31:0] zext_ln415_5_fu_1066_p1;
wire  signed [18:0] r_V_60_fu_1081_p1;
wire   [50:0] r_V_60_fu_1081_p2;
wire  signed [17:0] r_V_61_fu_1094_p1;
wire   [49:0] r_V_61_fu_1094_p2;
wire   [49:0] trunc_ln1245_1_fu_1103_p1;
wire  signed [49:0] ret_V_12_fu_1107_p2;
wire   [50:0] lhs_17_fu_1113_p3;
wire  signed [50:0] sext_ln1245_1_fu_1120_p1;
wire   [50:0] ret_V_13_fu_1124_p2;
wire   [17:0] trunc_ln1168_fu_1086_p1;
wire   [17:0] trunc_ln1168_2_fu_1099_p1;
wire   [17:0] sub_ln727_fu_1156_p2;
wire   [0:0] p_Result_27_fu_1140_p3;
wire   [0:0] r_7_fu_1162_p2;
wire   [0:0] or_ln412_6_fu_1168_p2;
wire   [0:0] p_Result_46_fu_1148_p3;
wire   [0:0] and_ln412_7_fu_1174_p2;
wire   [31:0] p_Val2_19_fu_1130_p4;
wire   [31:0] zext_ln415_6_fu_1180_p1;
wire   [8:0] zext_ln1169_22_fu_1190_p1;
wire   [8:0] add_ln1169_14_fu_1193_p2;
wire   [8:0] add_ln1169_15_fu_1203_p2;
wire  signed [19:0] r_V_62_fu_1217_p1;
wire   [50:0] r_V_62_fu_1217_p2;
wire  signed [17:0] r_V_63_fu_1230_p1;
wire  signed [49:0] r_V_63_fu_1230_p2;
wire  signed [50:0] sext_ln1245_3_fu_1239_p1;
wire   [50:0] lhs_22_fu_1249_p3;
wire   [50:0] ret_V_14_fu_1243_p2;
wire   [50:0] ret_V_15_fu_1257_p2;
wire   [17:0] trunc_ln1168_3_fu_1222_p1;
wire   [17:0] trunc_ln1168_4_fu_1235_p1;
wire   [17:0] sub_ln727_1_fu_1289_p2;
wire   [0:0] p_Result_31_fu_1273_p3;
wire   [0:0] r_9_fu_1295_p2;
wire   [0:0] or_ln412_8_fu_1301_p2;
wire   [0:0] p_Result_47_fu_1281_p3;
wire   [0:0] and_ln412_9_fu_1307_p2;
wire   [31:0] p_Val2_23_fu_1263_p4;
wire   [31:0] zext_ln415_8_fu_1313_p1;
wire  signed [17:0] r_V_64_fu_1327_p1;
wire  signed [49:0] tmp_43_fu_1332_p3;
wire  signed [49:0] r_V_64_fu_1327_p2;
wire  signed [50:0] lhs_14_fu_1339_p1;
wire  signed [50:0] sext_ln1245_fu_1343_p1;
wire   [50:0] ret_V_16_fu_1353_p2;
wire   [49:0] add_ln1245_fu_1347_p2;
wire   [17:0] trunc_ln727_5_fu_1385_p1;
wire   [0:0] p_Result_25_fu_1369_p3;
wire   [0:0] r_6_fu_1389_p2;
wire   [0:0] or_ln412_7_fu_1395_p2;
wire   [0:0] p_Result_48_fu_1377_p3;
wire   [0:0] and_ln412_6_fu_1401_p2;
wire   [31:0] p_Val2_17_fu_1359_p4;
wire   [31:0] zext_ln415_7_fu_1407_p1;
wire   [8:0] zext_ln1169_20_fu_1418_p1;
wire   [8:0] add_ln1169_13_fu_1421_p2;
wire  signed [17:0] r_V_65_fu_1435_p1;
wire  signed [49:0] r_V_65_fu_1435_p2;
wire   [50:0] lhs_19_fu_1440_p3;
wire  signed [50:0] sext_ln1245_2_fu_1448_p1;
wire   [50:0] ret_V_17_fu_1452_p2;
wire   [17:0] trunc_ln727_6_fu_1484_p1;
wire   [0:0] p_Result_29_fu_1468_p3;
wire   [0:0] r_8_fu_1488_p2;
wire   [0:0] or_ln412_9_fu_1494_p2;
wire   [0:0] p_Result_49_fu_1476_p3;
wire   [0:0] and_ln412_8_fu_1500_p2;
wire   [31:0] p_Val2_21_fu_1458_p4;
wire   [31:0] zext_ln415_9_fu_1506_p1;
wire  signed [17:0] r_V_66_fu_1521_p1;
wire   [49:0] r_V_66_fu_1521_p2;
wire  signed [18:0] r_V_67_fu_1534_p1;
wire   [50:0] r_V_67_fu_1534_p2;
wire   [49:0] trunc_ln1245_2_fu_1543_p1;
wire  signed [49:0] ret_V_18_fu_1547_p2;
wire   [50:0] lhs_25_fu_1553_p3;
wire  signed [50:0] sext_ln1245_4_fu_1561_p1;
wire   [50:0] ret_V_19_fu_1565_p2;
wire   [17:0] trunc_ln1168_5_fu_1526_p1;
wire   [17:0] trunc_ln1168_6_fu_1539_p1;
wire   [17:0] sub_ln727_2_fu_1597_p2;
wire   [0:0] p_Result_33_fu_1581_p3;
wire   [0:0] r_10_fu_1603_p2;
wire   [0:0] or_ln412_10_fu_1609_p2;
wire   [0:0] p_Result_50_fu_1589_p3;
wire   [0:0] and_ln412_10_fu_1615_p2;
wire   [31:0] p_Val2_25_fu_1571_p4;
wire   [31:0] zext_ln415_10_fu_1621_p1;
wire  signed [17:0] r_V_68_fu_1635_p1;
wire   [49:0] r_V_68_fu_1635_p2;
wire  signed [17:0] r_V_69_fu_1648_p1;
wire   [49:0] r_V_69_fu_1648_p2;
wire  signed [49:0] ret_V_20_fu_1657_p2;
wire   [50:0] lhs_30_fu_1663_p3;
wire  signed [50:0] sext_ln1245_5_fu_1670_p1;
wire   [50:0] ret_V_21_fu_1674_p2;
wire   [17:0] trunc_ln1168_7_fu_1640_p1;
wire   [17:0] trunc_ln1168_8_fu_1653_p1;
wire   [17:0] sub_ln727_3_fu_1706_p2;
wire   [0:0] p_Result_37_fu_1690_p3;
wire   [0:0] r_16_fu_1712_p2;
wire   [0:0] or_ln412_11_fu_1718_p2;
wire   [0:0] p_Result_51_fu_1698_p3;
wire   [0:0] and_ln412_11_fu_1724_p2;
wire   [31:0] p_Val2_30_fu_1680_p4;
wire   [31:0] zext_ln415_11_fu_1730_p1;
wire   [8:0] zext_ln1169_25_fu_1740_p1;
wire   [8:0] add_ln1169_16_fu_1743_p2;
wire   [8:0] add_ln1169_17_fu_1753_p2;
wire  signed [17:0] r_V_70_fu_1767_p1;
wire  signed [49:0] r_V_70_fu_1767_p2;
wire  signed [18:0] r_V_71_fu_1780_p1;
wire   [50:0] r_V_71_fu_1780_p2;
wire  signed [50:0] sext_ln1245_7_fu_1789_p1;
wire   [50:0] lhs_38_fu_1799_p3;
wire   [50:0] ret_V_22_fu_1793_p2;
wire   [50:0] ret_V_23_fu_1807_p2;
wire   [17:0] trunc_ln1168_9_fu_1772_p1;
wire   [17:0] trunc_ln1168_10_fu_1785_p1;
wire   [17:0] sub_ln727_4_fu_1839_p2;
wire   [0:0] p_Result_41_fu_1823_p3;
wire   [0:0] r_18_fu_1845_p2;
wire   [0:0] or_ln412_13_fu_1851_p2;
wire   [0:0] p_Result_52_fu_1831_p3;
wire   [0:0] and_ln412_13_fu_1857_p2;
wire   [31:0] p_Val2_36_fu_1813_p4;
wire   [31:0] zext_ln415_13_fu_1863_p1;
wire  signed [17:0] r_V_72_fu_1885_p1;
wire  signed [49:0] r_V_72_fu_1885_p2;
wire   [50:0] lhs_26_fu_1890_p3;
wire  signed [50:0] sext_ln1245_6_fu_1898_p1;
wire   [50:0] ret_V_24_fu_1902_p2;
wire   [17:0] trunc_ln727_7_fu_1934_p1;
wire   [0:0] p_Result_35_fu_1918_p3;
wire   [0:0] r_12_fu_1938_p2;
wire   [0:0] or_ln412_12_fu_1944_p2;
wire   [0:0] p_Result_53_fu_1926_p3;
wire   [0:0] and_ln412_12_fu_1950_p2;
wire   [31:0] p_Val2_28_fu_1908_p4;
wire   [31:0] zext_ln415_12_fu_1956_p1;
wire  signed [17:0] r_V_73_fu_1971_p1;
wire  signed [49:0] r_V_73_fu_1971_p2;
wire   [50:0] lhs_34_fu_1976_p3;
wire  signed [50:0] sext_ln1245_8_fu_1983_p1;
wire   [50:0] ret_V_25_fu_1987_p2;
wire   [17:0] trunc_ln727_8_fu_2019_p1;
wire   [0:0] p_Result_39_fu_2003_p3;
wire   [0:0] r_17_fu_2023_p2;
wire   [0:0] or_ln412_14_fu_2029_p2;
wire   [0:0] p_Result_54_fu_2011_p3;
wire   [0:0] and_ln412_14_fu_2035_p2;
wire   [31:0] p_Val2_33_fu_1993_p4;
wire   [31:0] zext_ln415_14_fu_2041_p1;
wire   [8:0] zext_ln1169_28_fu_2052_p1;
wire   [8:0] add_ln1169_18_fu_2055_p2;
wire  signed [17:0] r_V_74_fu_2069_p1;
wire  signed [49:0] r_V_74_fu_2069_p2;
wire   [50:0] lhs_39_fu_2074_p3;
wire  signed [50:0] sext_ln1245_9_fu_2082_p1;
wire   [50:0] ret_V_26_fu_2086_p2;
wire   [17:0] trunc_ln727_9_fu_2118_p1;
wire   [0:0] p_Result_43_fu_2102_p3;
wire   [0:0] r_19_fu_2122_p2;
wire   [0:0] or_ln412_15_fu_2128_p2;
wire   [0:0] p_Result_55_fu_2110_p3;
wire   [0:0] and_ln412_15_fu_2134_p2;
wire   [31:0] p_Val2_38_fu_2092_p4;
wire   [31:0] zext_ln415_15_fu_2140_p1;
reg   [26:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'd1;
end

master_fix_convolution1_fix_firstKernel_f_V_1_1 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_1_1_address0),
    .ce0(firstKernel_f_V_1_1_ce0),
    .q0(firstKernel_f_V_1_1_q0)
);

master_fix_convolution1_fix_firstBias_f_V #(
    .DataWidth( 22 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstBias_f_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstBias_f_V_address0),
    .ce0(firstBias_f_V_ce0),
    .q0(firstBias_f_V_q0)
);

master_fix_convolution1_fix_firstKernel_f_V_0_1 #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_0_1_address0),
    .ce0(firstKernel_f_V_0_1_ce0),
    .q0(firstKernel_f_V_0_1_q0)
);

master_fix_convolution1_fix_firstKernel_f_V_0_0 #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_0_0_address0),
    .ce0(firstKernel_f_V_0_0_ce0),
    .q0(firstKernel_f_V_0_0_q0)
);

master_fix_convolution1_fix_firstKernel_f_V_1_0 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_1_0_address0),
    .ce0(firstKernel_f_V_1_0_ce0),
    .q0(firstKernel_f_V_1_0_q0)
);

master_fix_convolution1_fix_firstKernel_f_V_0_2 #(
    .DataWidth( 20 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_0_2_address0),
    .ce0(firstKernel_f_V_0_2_ce0),
    .q0(firstKernel_f_V_0_2_q0)
);

master_fix_convolution1_fix_firstKernel_f_V_1_2 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_1_2_address0),
    .ce0(firstKernel_f_V_1_2_ce0),
    .q0(firstKernel_f_V_1_2_q0)
);

master_fix_convolution1_fix_firstKernel_f_V_2_1 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_2_1_address0),
    .ce0(firstKernel_f_V_2_1_ce0),
    .q0(firstKernel_f_V_2_1_q0)
);

master_fix_convolution1_fix_firstKernel_f_V_3_1 #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_3_1_address0),
    .ce0(firstKernel_f_V_3_1_ce0),
    .q0(firstKernel_f_V_3_1_q0)
);

master_fix_convolution1_fix_firstKernel_f_V_2_0 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_2_0_address0),
    .ce0(firstKernel_f_V_2_0_ce0),
    .q0(firstKernel_f_V_2_0_q0)
);

master_fix_convolution1_fix_firstKernel_f_V_3_0 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_3_0_address0),
    .ce0(firstKernel_f_V_3_0_ce0),
    .q0(firstKernel_f_V_3_0_q0)
);

master_fix_convolution1_fix_firstKernel_f_V_2_2 #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_2_2_address0),
    .ce0(firstKernel_f_V_2_2_ce0),
    .q0(firstKernel_f_V_2_2_q0)
);

master_fix_convolution1_fix_firstKernel_f_V_3_2 #(
    .DataWidth( 19 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstKernel_f_V_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_f_V_3_2_address0),
    .ce0(firstKernel_f_V_3_2_ce0),
    .q0(firstKernel_f_V_3_2_q0)
);

master_fix_mul_32s_18s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18s_50_1_1_U1(
    .din0(input_r_q0),
    .din1(r_V_58_fu_855_p1),
    .dout(r_V_58_fu_855_p2)
);

master_fix_mul_32s_19s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19s_51_1_1_U2(
    .din0(input_r_q0),
    .din1(r_V_59_fu_996_p1),
    .dout(r_V_59_fu_996_p2)
);

master_fix_mul_32s_19s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19s_51_1_1_U3(
    .din0(input_r_q1),
    .din1(r_V_60_fu_1081_p1),
    .dout(r_V_60_fu_1081_p2)
);

master_fix_mul_32s_18s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18s_50_1_1_U4(
    .din0(input_r_q0),
    .din1(r_V_61_fu_1094_p1),
    .dout(r_V_61_fu_1094_p2)
);

master_fix_mul_32s_20s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 51 ))
mul_32s_20s_51_1_1_U5(
    .din0(input_r_q0),
    .din1(r_V_62_fu_1217_p1),
    .dout(r_V_62_fu_1217_p2)
);

master_fix_mul_32s_18s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18s_50_1_1_U6(
    .din0(input_r_q1),
    .din1(r_V_63_fu_1230_p1),
    .dout(r_V_63_fu_1230_p2)
);

master_fix_mul_32s_18s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18s_50_1_1_U7(
    .din0(input_r_q0),
    .din1(r_V_64_fu_1327_p1),
    .dout(r_V_64_fu_1327_p2)
);

master_fix_mul_32s_18s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18s_50_1_1_U8(
    .din0(input_r_q1),
    .din1(r_V_65_fu_1435_p1),
    .dout(r_V_65_fu_1435_p2)
);

master_fix_mul_32s_18s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18s_50_1_1_U9(
    .din0(input_r_q0),
    .din1(r_V_66_fu_1521_p1),
    .dout(r_V_66_fu_1521_p2)
);

master_fix_mul_32s_19s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19s_51_1_1_U10(
    .din0(input_r_q1),
    .din1(r_V_67_fu_1534_p1),
    .dout(r_V_67_fu_1534_p2)
);

master_fix_mul_32s_18s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18s_50_1_1_U11(
    .din0(input_r_q0),
    .din1(r_V_68_fu_1635_p1),
    .dout(r_V_68_fu_1635_p2)
);

master_fix_mul_32s_18s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18s_50_1_1_U12(
    .din0(input_r_q1),
    .din1(r_V_69_fu_1648_p1),
    .dout(r_V_69_fu_1648_p2)
);

master_fix_mul_32s_18s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18s_50_1_1_U13(
    .din0(input_r_q0),
    .din1(r_V_70_fu_1767_p1),
    .dout(r_V_70_fu_1767_p2)
);

master_fix_mul_32s_19s_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19s_51_1_1_U14(
    .din0(input_r_q1),
    .din1(r_V_71_fu_1780_p1),
    .dout(r_V_71_fu_1780_p2)
);

master_fix_mul_32s_18s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18s_50_1_1_U15(
    .din0(input_r_q1),
    .din1(r_V_72_fu_1885_p1),
    .dout(r_V_72_fu_1885_p2)
);

master_fix_mul_32s_18s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18s_50_1_1_U16(
    .din0(input_r_q1),
    .din1(r_V_73_fu_1971_p1),
    .dout(r_V_73_fu_1971_p2)
);

master_fix_mul_32s_18s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18s_50_1_1_U17(
    .din0(input_r_q0),
    .din1(r_V_74_fu_2069_p1),
    .dout(r_V_74_fu_2069_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_fu_124 <= 4'd0;
    end else if (((exitcond1614_fu_657_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        d_fu_124 <= add_ln176_reg_2166;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_425 <= 8'd0;
    end else if (((icmp_ln180_fu_833_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        i_reg_425 <= indvars_iv_next13_reg_2321;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        j_reg_436 <= add_ln180_reg_2389;
    end else if (((exitcond1614_fu_657_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        j_reg_436 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln187_fu_986_p2 == 1'd0) & (cmp18_reg_2333 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_18_reg_473 <= sext_ln183_fu_931_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        lhs_18_reg_473 <= add_ln415_5_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln187_reg_2434 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        lhs_21_reg_448 <= lhs_16_fu_1070_p2;
    end else if (((icmp_ln187_reg_2434 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        lhs_21_reg_448 <= add_ln415_reg_2444;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln188_reg_2398 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        lhs_24_reg_458 <= lhs_18_reg_473;
    end else if (((icmp_ln188_reg_2398 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        lhs_24_reg_458 <= ap_phi_mux_lhs_21_phi_fu_451_p4;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        lhs_24_reg_458 <= add_ln415_6_fu_1510_p2;
    end else if (((icmp_ln188_reg_2398 == 1'd0) & (cmp18_reg_2333 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        lhs_24_reg_458 <= add_ln415_7_reg_2460;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln187_reg_2434 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        lhs_31_reg_484 <= lhs_29_reg_2481;
    end else if (((icmp_ln187_reg_2434 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        lhs_31_reg_484 <= add_ln415_9_reg_2488;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln187_reg_2434 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        lhs_35_reg_511 <= lhs_33_fu_1960_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        lhs_35_reg_511 <= add_ln415_12_fu_2045_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln188_reg_2398 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        phi_ln1548_reg_494 <= lhs_35_reg_511;
    end else if (((tmp_37_reg_2356 == 1'd1) & (tmp_36_reg_2344 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        phi_ln1548_reg_494 <= ap_phi_mux_lhs_24_phi_fu_461_p8;
    end else if (((icmp_ln188_reg_2398 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        phi_ln1548_reg_494 <= ap_phi_mux_lhs_31_phi_fu_487_p4;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        phi_ln1548_reg_494 <= add_ln415_13_fu_2144_p2;
    end else if (((icmp_ln188_reg_2398 == 1'd0) & (tmp_36_reg_2344 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        phi_ln1548_reg_494 <= add_ln415_11_reg_2504;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln176_reg_2166 <= add_ln176_fu_557_p2;
        zext_ln176_1_reg_2158[3 : 0] <= zext_ln176_1_fu_547_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln180_reg_2389 <= add_ln180_fu_839_p2;
        icmp_ln188_reg_2398 <= icmp_ln188_fu_845_p2;
        input_addr_1_reg_2365 <= zext_ln1169_13_fu_792_p1;
        input_addr_4_reg_2370 <= zext_ln1169_14_fu_802_p1;
        input_addr_8_reg_2376 <= zext_ln1169_15_fu_812_p1;
        out_0_0_0_addr_reg_2381 <= zext_ln183_fu_828_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln415_11_reg_2504 <= add_ln415_11_fu_1867_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln415_7_reg_2460 <= add_ln415_7_fu_1317_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln415_9_reg_2488 <= add_ln415_9_fu_1734_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln415_reg_2444 <= add_ln415_fu_1184_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1614_fu_657_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        cmp18_reg_2333 <= cmp18_fu_693_p2;
        sub_ln1169_1_reg_2326 <= sub_ln1169_1_fu_687_p2;
        sub_ln1169_2_reg_2337 <= sub_ln1169_2_fu_721_p2;
        sub_ln1169_3_reg_2348 <= sub_ln1169_3_fu_751_p2;
        tmp_36_reg_2344 <= empty_77_fu_699_p2[32'd7];
        tmp_37_reg_2356 <= indvars_iv_next13_fu_663_p2[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_73_reg_2306 <= empty_73_fu_645_p1;
        indvars_iv_next13_reg_2321 <= indvars_iv_next13_fu_663_p2;
        sub_ln1169_cast_reg_2313 <= sub_ln1169_cast_fu_649_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        firstKernel_f_V_1_1_load_cast_reg_2236 <= firstKernel_f_V_1_1_load_cast_fu_563_p1;
        sext_ln1171_10_reg_2267 <= sext_ln1171_10_fu_595_p1;
        sext_ln1171_11_reg_2273 <= sext_ln1171_11_fu_599_p1;
        sext_ln1171_12_reg_2279 <= sext_ln1171_12_fu_603_p1;
        sext_ln1171_13_reg_2284 <= sext_ln1171_13_fu_607_p1;
        sext_ln1171_14_reg_2290 <= sext_ln1171_14_fu_611_p1;
        sext_ln1171_15_reg_2295 <= sext_ln1171_15_fu_615_p1;
        sext_ln1171_6_reg_2246 <= sext_ln1171_6_fu_579_p1;
        sext_ln1171_7_reg_2251 <= sext_ln1171_7_fu_583_p1;
        sext_ln1171_8_reg_2256 <= sext_ln1171_8_fu_587_p1;
        sext_ln1171_9_reg_2262 <= sext_ln1171_9_fu_591_p1;
        sext_ln1171_reg_2241[48 : 19] <= sext_ln1171_fu_575_p1[48 : 19];
        sext_ln178_reg_2301 <= sext_ln178_fu_619_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln187_reg_2434 <= icmp_ln187_fu_986_p2;
        input_addr_10_reg_2429 <= zext_ln1169_19_fu_981_p1;
        input_addr_2_reg_2413 <= zext_ln1169_16_fu_951_p1;
        input_addr_3_reg_2418 <= zext_ln1169_17_fu_961_p1;
        input_addr_9_reg_2423 <= zext_ln1169_18_fu_971_p1;
        lhs_12_reg_2402 <= lhs_12_fu_925_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        lhs_16_reg_2438 <= lhs_16_fu_1070_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        lhs_29_reg_2481 <= lhs_29_fu_1625_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        lhs_33_reg_2514 <= lhs_33_fu_1960_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        tmp_64_reg_2510 <= ap_phi_mux_phi_ln1548_phi_fu_497_p10[32'd31];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln176_fu_551_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln187_reg_2434 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_lhs_21_phi_fu_451_p4 = add_ln415_reg_2444;
    end else begin
        ap_phi_mux_lhs_21_phi_fu_451_p4 = lhs_21_reg_448;
    end
end

always @ (*) begin
    if (((icmp_ln188_reg_2398 == 1'd0) & (cmp18_reg_2333 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_phi_mux_lhs_24_phi_fu_461_p8 = add_ln415_7_reg_2460;
    end else begin
        ap_phi_mux_lhs_24_phi_fu_461_p8 = lhs_24_reg_458;
    end
end

always @ (*) begin
    if (((icmp_ln187_reg_2434 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        ap_phi_mux_lhs_31_phi_fu_487_p4 = add_ln415_9_reg_2488;
    end else begin
        ap_phi_mux_lhs_31_phi_fu_487_p4 = lhs_31_reg_484;
    end
end

always @ (*) begin
    if (((icmp_ln188_reg_2398 == 1'd0) & (tmp_36_reg_2344 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        ap_phi_mux_phi_ln1548_phi_fu_497_p10 = add_ln415_11_reg_2504;
    end else begin
        ap_phi_mux_phi_ln1548_phi_fu_497_p10 = phi_ln1548_reg_494;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln176_fu_551_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        firstBias_f_V_ce0 = 1'b1;
    end else begin
        firstBias_f_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        firstKernel_f_V_0_0_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        firstKernel_f_V_0_1_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        firstKernel_f_V_0_2_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        firstKernel_f_V_1_0_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        firstKernel_f_V_1_1_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        firstKernel_f_V_1_2_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        firstKernel_f_V_2_0_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        firstKernel_f_V_2_1_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        firstKernel_f_V_2_2_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        firstKernel_f_V_3_0_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        firstKernel_f_V_3_1_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        firstKernel_f_V_3_2_ce0 = 1'b1;
    end else begin
        firstKernel_f_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        input_r_address0 = zext_ln1169_29_fu_2060_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        input_r_address0 = zext_ln1169_26_fu_1748_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_r_address0 = input_addr_9_reg_2423;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_r_address0 = input_addr_4_reg_2370;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_r_address0 = zext_ln1169_23_fu_1198_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_r_address0 = input_addr_3_reg_2418;
    end else if (((icmp_ln187_fu_986_p2 == 1'd1) & (cmp18_reg_2333 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        input_r_address0 = zext_ln1169_17_fu_961_p1;
    end else if (((cmp18_reg_2333 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_r_address0 = input_addr_1_reg_2365;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_r_address0 = sext_ln1169_fu_782_p1;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        input_r_address1 = input_addr_9_reg_2423;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        input_r_address1 = zext_ln1169_27_fu_1758_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_r_address1 = input_addr_10_reg_2429;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_r_address1 = zext_ln1169_21_fu_1426_p1;
    end else if (((tmp_37_reg_2356 == 1'd0) & (tmp_36_reg_2344 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        input_r_address1 = input_addr_4_reg_2370;
    end else if (((tmp_36_reg_2344 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        input_r_address1 = input_addr_8_reg_2376;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_r_address1 = zext_ln1169_24_fu_1208_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_r_address1 = input_addr_2_reg_2413;
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | ((icmp_ln187_fu_986_p2 == 1'd1) & (cmp18_reg_2333 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((cmp18_reg_2333 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | ((tmp_37_reg_2356 == 1'd0) & (tmp_36_reg_2344 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_36_reg_2344 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        out_0_0_0_ce0 = 1'b1;
    end else begin
        out_0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        out_0_0_0_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out_0_0_0_d0 = add_ln415_13_fu_2144_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out_0_0_0_d0 = add_ln415_12_fu_2045_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out_0_0_0_d0 = lhs_33_fu_1960_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_0_0_0_d0 = add_ln415_11_reg_2504;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out_0_0_0_d0 = add_ln415_9_reg_2488;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        out_0_0_0_d0 = lhs_29_reg_2481;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_0_0_0_d0 = add_ln415_6_fu_1510_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        out_0_0_0_d0 = add_ln415_5_fu_1411_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_0_0_0_d0 = add_ln415_7_reg_2460;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_0_0_0_d0 = add_ln415_reg_2444;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_0_0_0_d0 = lhs_16_fu_1070_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_0_0_0_d0 = sext_ln183_fu_931_p1;
    end else begin
        out_0_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((tmp_64_reg_2510 == 1'd1) & (1'b1 == ap_CS_fsm_state27)) | ((icmp_ln188_reg_2398 == 1'd0) & (tmp_36_reg_2344 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln188_reg_2398 == 1'd0) & (cmp18_reg_2333 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_ln187_reg_2434 == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((icmp_ln187_reg_2434 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        out_0_0_0_we0 = 1'b1;
    end else begin
        out_0_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln176_fu_551_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((exitcond1614_fu_657_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln180_fu_833_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln187_fu_986_p2 == 1'd0) & (cmp18_reg_2333 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((icmp_ln187_fu_986_p2 == 1'd1) & (cmp18_reg_2333 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln187_reg_2434 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln188_reg_2398 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((tmp_37_reg_2356 == 1'd0) & (tmp_36_reg_2344 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if (((tmp_37_reg_2356 == 1'd1) & (tmp_36_reg_2344 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln188_reg_2398 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln187_reg_2434 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln188_reg_2398 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln187_reg_2434 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln188_reg_2398 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1169_10_fu_956_p2 = ($signed(empty_73_reg_2306) + $signed(sext_ln1169_1_fu_942_p1));

assign add_ln1169_11_fu_966_p2 = ($signed(sub_ln1169_3_reg_2348) + $signed(sext_ln1169_1_fu_942_p1));

assign add_ln1169_12_fu_976_p2 = ($signed(sub_ln1169_2_reg_2337) + $signed(sext_ln1169_1_fu_942_p1));

assign add_ln1169_13_fu_1421_p2 = (empty_73_reg_2306 + zext_ln1169_20_fu_1418_p1);

assign add_ln1169_14_fu_1193_p2 = (sub_ln1169_1_reg_2326 + zext_ln1169_22_fu_1190_p1);

assign add_ln1169_15_fu_1203_p2 = (empty_73_reg_2306 + zext_ln1169_22_fu_1190_p1);

assign add_ln1169_16_fu_1743_p2 = (sub_ln1169_3_reg_2348 + zext_ln1169_25_fu_1740_p1);

assign add_ln1169_17_fu_1753_p2 = (sub_ln1169_2_reg_2337 + zext_ln1169_25_fu_1740_p1);

assign add_ln1169_18_fu_2055_p2 = (sub_ln1169_3_reg_2348 + zext_ln1169_28_fu_2052_p1);

assign add_ln1169_6_fu_787_p2 = (sub_ln1169_1_reg_2326 + zext_ln1169_11_fu_769_p1);

assign add_ln1169_7_fu_797_p2 = (sub_ln1169_3_reg_2348 + zext_ln1169_11_fu_769_p1);

assign add_ln1169_8_fu_807_p2 = (sub_ln1169_2_reg_2337 + zext_ln1169_11_fu_769_p1);

assign add_ln1169_9_fu_946_p2 = ($signed(sub_ln1169_1_reg_2326) + $signed(sext_ln1169_1_fu_942_p1));

assign add_ln1169_fu_777_p2 = ($signed(sub_ln1169_cast_reg_2313) + $signed(zext_ln1169_12_fu_773_p1));

assign add_ln1245_fu_1347_p2 = ($signed(tmp_43_fu_1332_p3) + $signed(r_V_64_fu_1327_p2));

assign add_ln176_fu_557_p2 = (d_fu_124 + 4'd1);

assign add_ln180_fu_839_p2 = (j_reg_436 + 2'd1);

assign add_ln183_fu_823_p2 = (shl_ln183_fu_817_p2 + zext_ln176_1_reg_2158);

assign add_ln187_fu_936_p2 = ($signed(j_reg_436) + $signed(2'd3));

assign add_ln415_11_fu_1867_p2 = (p_Val2_36_fu_1813_p4 + zext_ln415_13_fu_1863_p1);

assign add_ln415_12_fu_2045_p2 = (p_Val2_33_fu_1993_p4 + zext_ln415_14_fu_2041_p1);

assign add_ln415_13_fu_2144_p2 = (p_Val2_38_fu_2092_p4 + zext_ln415_15_fu_2140_p1);

assign add_ln415_5_fu_1411_p2 = (p_Val2_17_fu_1359_p4 + zext_ln415_7_fu_1407_p1);

assign add_ln415_6_fu_1510_p2 = (p_Val2_21_fu_1458_p4 + zext_ln415_9_fu_1506_p1);

assign add_ln415_7_fu_1317_p2 = (p_Val2_23_fu_1263_p4 + zext_ln415_8_fu_1313_p1);

assign add_ln415_9_fu_1734_p2 = (p_Val2_30_fu_1680_p4 + zext_ln415_11_fu_1730_p1);

assign add_ln415_fu_1184_p2 = (p_Val2_19_fu_1130_p4 + zext_ln415_6_fu_1180_p1);

assign and_ln412_10_fu_1615_p2 = (p_Result_50_fu_1589_p3 & or_ln412_10_fu_1609_p2);

assign and_ln412_11_fu_1724_p2 = (p_Result_51_fu_1698_p3 & or_ln412_11_fu_1718_p2);

assign and_ln412_12_fu_1950_p2 = (p_Result_53_fu_1926_p3 & or_ln412_12_fu_1944_p2);

assign and_ln412_13_fu_1857_p2 = (p_Result_52_fu_1831_p3 & or_ln412_13_fu_1851_p2);

assign and_ln412_14_fu_2035_p2 = (p_Result_54_fu_2011_p3 & or_ln412_14_fu_2029_p2);

assign and_ln412_15_fu_2134_p2 = (p_Result_55_fu_2110_p3 & or_ln412_15_fu_2128_p2);

assign and_ln412_5_fu_1060_p2 = (p_Result_45_fu_1036_p3 & or_ln412_5_fu_1054_p2);

assign and_ln412_6_fu_1401_p2 = (p_Result_48_fu_1377_p3 & or_ln412_7_fu_1395_p2);

assign and_ln412_7_fu_1174_p2 = (p_Result_46_fu_1148_p3 & or_ln412_6_fu_1168_p2);

assign and_ln412_8_fu_1500_p2 = (p_Result_49_fu_1476_p3 & or_ln412_9_fu_1494_p2);

assign and_ln412_9_fu_1307_p2 = (p_Result_47_fu_1281_p3 & or_ln412_8_fu_1301_p2);

assign and_ln412_fu_915_p2 = (p_Result_44_fu_891_p3 & or_ln412_fu_909_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign cmp18_fu_693_p2 = ((i_reg_425 == 8'd0) ? 1'b1 : 1'b0);

assign empty_73_fu_645_p1 = sub_ln1169_fu_639_p2[8:0];

assign empty_74_fu_653_p1 = i_reg_425[6:0];

assign empty_76_fu_669_p2 = ($signed(empty_74_fu_653_p1) + $signed(7'd127));

assign empty_77_fu_699_p2 = (i_reg_425 + 8'd2);

assign exitcond1614_fu_657_p2 = ((i_reg_425 == 8'd128) ? 1'b1 : 1'b0);

assign firstBias_f_V_address0 = zext_ln176_fu_530_p1;

assign firstKernel_f_V_0_0_address0 = zext_ln176_fu_530_p1;

assign firstKernel_f_V_0_1_address0 = zext_ln176_fu_530_p1;

assign firstKernel_f_V_0_2_address0 = zext_ln176_fu_530_p1;

assign firstKernel_f_V_1_0_address0 = zext_ln176_fu_530_p1;

assign firstKernel_f_V_1_1_address0 = zext_ln176_fu_530_p1;

assign firstKernel_f_V_1_1_load_cast_fu_563_p1 = $signed(firstKernel_f_V_1_1_q0);

assign firstKernel_f_V_1_2_address0 = zext_ln176_fu_530_p1;

assign firstKernel_f_V_2_0_address0 = zext_ln176_fu_530_p1;

assign firstKernel_f_V_2_1_address0 = zext_ln176_fu_530_p1;

assign firstKernel_f_V_2_2_address0 = zext_ln176_fu_530_p1;

assign firstKernel_f_V_3_0_address0 = zext_ln176_fu_530_p1;

assign firstKernel_f_V_3_1_address0 = zext_ln176_fu_530_p1;

assign firstKernel_f_V_3_2_address0 = zext_ln176_fu_530_p1;

assign icmp_ln176_fu_551_p2 = ((d_fu_124 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln180_fu_833_p2 = ((j_reg_436 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln187_fu_986_p2 = ((j_reg_436 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln188_fu_845_p2 = ((add_ln180_fu_839_p2 == 2'd3) ? 1'b1 : 1'b0);

assign indvars_iv_next13_fu_663_p2 = (i_reg_425 + 8'd1);

assign lhs_12_fu_925_p2 = ($signed(sext_ln722_fu_879_p1) + $signed(zext_ln415_fu_921_p1));

assign lhs_13_fu_1008_p1 = $signed(tmp_40_fu_1001_p3);

assign lhs_14_fu_1339_p1 = tmp_43_fu_1332_p3;

assign lhs_16_fu_1070_p2 = (p_Val2_15_fu_1018_p4 + zext_ln415_5_fu_1066_p1);

assign lhs_17_fu_1113_p3 = {{lhs_16_reg_2438}, {19'd0}};

assign lhs_19_fu_1440_p3 = {{lhs_18_reg_473}, {19'd0}};

assign lhs_22_fu_1249_p3 = {{lhs_21_reg_448}, {19'd0}};

assign lhs_25_fu_1553_p3 = {{lhs_24_reg_458}, {19'd0}};

assign lhs_26_fu_1890_p3 = {{lhs_24_reg_458}, {19'd0}};

assign lhs_29_fu_1625_p2 = (p_Val2_25_fu_1571_p4 + zext_ln415_10_fu_1621_p1);

assign lhs_30_fu_1663_p3 = {{lhs_29_reg_2481}, {19'd0}};

assign lhs_33_fu_1960_p2 = (p_Val2_28_fu_1908_p4 + zext_ln415_12_fu_1956_p1);

assign lhs_34_fu_1976_p3 = {{lhs_33_reg_2514}, {19'd0}};

assign lhs_38_fu_1799_p3 = {{lhs_31_reg_484}, {19'd0}};

assign lhs_39_fu_2074_p3 = {{lhs_35_reg_511}, {19'd0}};

assign or_ln412_10_fu_1609_p2 = (r_10_fu_1603_p2 | p_Result_33_fu_1581_p3);

assign or_ln412_11_fu_1718_p2 = (r_16_fu_1712_p2 | p_Result_37_fu_1690_p3);

assign or_ln412_12_fu_1944_p2 = (r_12_fu_1938_p2 | p_Result_35_fu_1918_p3);

assign or_ln412_13_fu_1851_p2 = (r_18_fu_1845_p2 | p_Result_41_fu_1823_p3);

assign or_ln412_14_fu_2029_p2 = (r_17_fu_2023_p2 | p_Result_39_fu_2003_p3);

assign or_ln412_15_fu_2128_p2 = (r_19_fu_2122_p2 | p_Result_43_fu_2102_p3);

assign or_ln412_5_fu_1054_p2 = (r_5_fu_1048_p2 | p_Result_23_fu_1028_p3);

assign or_ln412_6_fu_1168_p2 = (r_7_fu_1162_p2 | p_Result_27_fu_1140_p3);

assign or_ln412_7_fu_1395_p2 = (r_6_fu_1389_p2 | p_Result_25_fu_1369_p3);

assign or_ln412_8_fu_1301_p2 = (r_9_fu_1295_p2 | p_Result_31_fu_1273_p3);

assign or_ln412_9_fu_1494_p2 = (r_8_fu_1488_p2 | p_Result_29_fu_1468_p3);

assign or_ln412_fu_909_p2 = (r_fu_903_p2 | p_Result_s_fu_883_p3);

assign out_0_0_0_address0 = out_0_0_0_addr_reg_2381;

assign p_Result_23_fu_1028_p3 = ret_V_11_fu_1012_p2[32'd19];

assign p_Result_25_fu_1369_p3 = add_ln1245_fu_1347_p2[32'd19];

assign p_Result_27_fu_1140_p3 = ret_V_13_fu_1124_p2[32'd19];

assign p_Result_29_fu_1468_p3 = ret_V_17_fu_1452_p2[32'd19];

assign p_Result_31_fu_1273_p3 = ret_V_15_fu_1257_p2[32'd19];

assign p_Result_33_fu_1581_p3 = ret_V_19_fu_1565_p2[32'd19];

assign p_Result_35_fu_1918_p3 = ret_V_24_fu_1902_p2[32'd19];

assign p_Result_37_fu_1690_p3 = ret_V_21_fu_1674_p2[32'd19];

assign p_Result_39_fu_2003_p3 = ret_V_25_fu_1987_p2[32'd19];

assign p_Result_41_fu_1823_p3 = ret_V_23_fu_1807_p2[32'd19];

assign p_Result_43_fu_2102_p3 = ret_V_26_fu_2086_p2[32'd19];

assign p_Result_44_fu_891_p3 = r_V_58_fu_855_p2[32'd18];

assign p_Result_45_fu_1036_p3 = ret_V_11_fu_1012_p2[32'd18];

assign p_Result_46_fu_1148_p3 = ret_V_12_fu_1107_p2[32'd18];

assign p_Result_47_fu_1281_p3 = ret_V_14_fu_1243_p2[32'd18];

assign p_Result_48_fu_1377_p3 = r_V_64_fu_1327_p2[32'd18];

assign p_Result_49_fu_1476_p3 = r_V_65_fu_1435_p2[32'd18];

assign p_Result_50_fu_1589_p3 = ret_V_18_fu_1547_p2[32'd18];

assign p_Result_51_fu_1698_p3 = ret_V_20_fu_1657_p2[32'd18];

assign p_Result_52_fu_1831_p3 = ret_V_22_fu_1793_p2[32'd18];

assign p_Result_53_fu_1926_p3 = r_V_72_fu_1885_p2[32'd18];

assign p_Result_54_fu_2011_p3 = r_V_73_fu_1971_p2[32'd18];

assign p_Result_55_fu_2110_p3 = r_V_74_fu_2069_p2[32'd18];

assign p_Result_s_fu_883_p3 = ret_V_fu_864_p2[32'd19];

assign p_Val2_13_fu_869_p4 = {{ret_V_fu_864_p2[48:19]}};

assign p_Val2_15_fu_1018_p4 = {{ret_V_11_fu_1012_p2[50:19]}};

assign p_Val2_17_fu_1359_p4 = {{ret_V_16_fu_1353_p2[50:19]}};

assign p_Val2_19_fu_1130_p4 = {{ret_V_13_fu_1124_p2[50:19]}};

assign p_Val2_21_fu_1458_p4 = {{ret_V_17_fu_1452_p2[50:19]}};

assign p_Val2_23_fu_1263_p4 = {{ret_V_15_fu_1257_p2[50:19]}};

assign p_Val2_25_fu_1571_p4 = {{ret_V_19_fu_1565_p2[50:19]}};

assign p_Val2_28_fu_1908_p4 = {{ret_V_24_fu_1902_p2[50:19]}};

assign p_Val2_30_fu_1680_p4 = {{ret_V_21_fu_1674_p2[50:19]}};

assign p_Val2_33_fu_1993_p4 = {{ret_V_25_fu_1987_p2[50:19]}};

assign p_Val2_36_fu_1813_p4 = {{ret_V_23_fu_1807_p2[50:19]}};

assign p_Val2_38_fu_2092_p4 = {{ret_V_26_fu_2086_p2[50:19]}};

assign r_10_fu_1603_p2 = ((trunc_ln1168_6_fu_1539_p1 != sub_ln727_2_fu_1597_p2) ? 1'b1 : 1'b0);

assign r_12_fu_1938_p2 = ((trunc_ln727_7_fu_1934_p1 != 18'd0) ? 1'b1 : 1'b0);

assign r_16_fu_1712_p2 = ((trunc_ln1168_8_fu_1653_p1 != sub_ln727_3_fu_1706_p2) ? 1'b1 : 1'b0);

assign r_17_fu_2023_p2 = ((trunc_ln727_8_fu_2019_p1 != 18'd0) ? 1'b1 : 1'b0);

assign r_18_fu_1845_p2 = ((trunc_ln1168_10_fu_1785_p1 != sub_ln727_4_fu_1839_p2) ? 1'b1 : 1'b0);

assign r_19_fu_2122_p2 = ((trunc_ln727_9_fu_2118_p1 != 18'd0) ? 1'b1 : 1'b0);

assign r_5_fu_1048_p2 = ((trunc_ln727_4_fu_1044_p1 != 18'd0) ? 1'b1 : 1'b0);

assign r_6_fu_1389_p2 = ((trunc_ln727_5_fu_1385_p1 != 18'd0) ? 1'b1 : 1'b0);

assign r_7_fu_1162_p2 = ((trunc_ln1168_2_fu_1099_p1 != sub_ln727_fu_1156_p2) ? 1'b1 : 1'b0);

assign r_8_fu_1488_p2 = ((trunc_ln727_6_fu_1484_p1 != 18'd0) ? 1'b1 : 1'b0);

assign r_9_fu_1295_p2 = ((trunc_ln1168_4_fu_1235_p1 != sub_ln727_1_fu_1289_p2) ? 1'b1 : 1'b0);

assign r_V_58_fu_855_p1 = firstKernel_f_V_1_1_load_cast_reg_2236;

assign r_V_59_fu_996_p1 = sext_ln1171_6_reg_2246;

assign r_V_60_fu_1081_p1 = sext_ln1171_7_reg_2251;

assign r_V_61_fu_1094_p1 = sext_ln1171_8_reg_2256;

assign r_V_62_fu_1217_p1 = sext_ln1171_9_reg_2262;

assign r_V_63_fu_1230_p1 = sext_ln1171_10_reg_2267;

assign r_V_64_fu_1327_p1 = sext_ln1171_8_reg_2256;

assign r_V_65_fu_1435_p1 = sext_ln1171_10_reg_2267;

assign r_V_66_fu_1521_p1 = sext_ln1171_11_reg_2273;

assign r_V_67_fu_1534_p1 = sext_ln1171_12_reg_2279;

assign r_V_68_fu_1635_p1 = sext_ln1171_13_reg_2284;

assign r_V_69_fu_1648_p1 = sext_ln1171_14_reg_2290;

assign r_V_70_fu_1767_p1 = sext_ln1171_15_reg_2295;

assign r_V_71_fu_1780_p1 = sext_ln178_reg_2301;

assign r_V_72_fu_1885_p1 = sext_ln1171_11_reg_2273;

assign r_V_73_fu_1971_p1 = sext_ln1171_13_reg_2284;

assign r_V_74_fu_2069_p1 = sext_ln1171_15_reg_2295;

assign r_fu_903_p2 = ((trunc_ln727_fu_899_p1 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_11_fu_1012_p2 = ($signed(lhs_13_fu_1008_p1) + $signed(r_V_59_fu_996_p2));

assign ret_V_12_fu_1107_p2 = (r_V_61_fu_1094_p2 + trunc_ln1245_1_fu_1103_p1);

assign ret_V_13_fu_1124_p2 = ($signed(lhs_17_fu_1113_p3) + $signed(sext_ln1245_1_fu_1120_p1));

assign ret_V_14_fu_1243_p2 = ($signed(sext_ln1245_3_fu_1239_p1) + $signed(r_V_62_fu_1217_p2));

assign ret_V_15_fu_1257_p2 = (lhs_22_fu_1249_p3 + ret_V_14_fu_1243_p2);

assign ret_V_16_fu_1353_p2 = ($signed(lhs_14_fu_1339_p1) + $signed(sext_ln1245_fu_1343_p1));

assign ret_V_17_fu_1452_p2 = ($signed(lhs_19_fu_1440_p3) + $signed(sext_ln1245_2_fu_1448_p1));

assign ret_V_18_fu_1547_p2 = (trunc_ln1245_2_fu_1543_p1 + r_V_66_fu_1521_p2);

assign ret_V_19_fu_1565_p2 = ($signed(lhs_25_fu_1553_p3) + $signed(sext_ln1245_4_fu_1561_p1));

assign ret_V_20_fu_1657_p2 = (r_V_69_fu_1648_p2 + r_V_68_fu_1635_p2);

assign ret_V_21_fu_1674_p2 = ($signed(lhs_30_fu_1663_p3) + $signed(sext_ln1245_5_fu_1670_p1));

assign ret_V_22_fu_1793_p2 = ($signed(r_V_71_fu_1780_p2) + $signed(sext_ln1245_7_fu_1789_p1));

assign ret_V_23_fu_1807_p2 = (lhs_38_fu_1799_p3 + ret_V_22_fu_1793_p2);

assign ret_V_24_fu_1902_p2 = ($signed(lhs_26_fu_1890_p3) + $signed(sext_ln1245_6_fu_1898_p1));

assign ret_V_25_fu_1987_p2 = ($signed(lhs_34_fu_1976_p3) + $signed(sext_ln1245_8_fu_1983_p1));

assign ret_V_26_fu_2086_p2 = ($signed(lhs_39_fu_2074_p3) + $signed(sext_ln1245_9_fu_2082_p1));

assign ret_V_fu_864_p2 = ($signed(sext_ln1171_reg_2241) + $signed(trunc_ln1245_fu_860_p1));

assign rhs_10_fu_567_p3 = {{firstBias_f_V_q0}, {19'd0}};

assign sext_ln1169_1_fu_942_p1 = $signed(add_ln187_fu_936_p2);

assign sext_ln1169_fu_782_p1 = add_ln1169_fu_777_p2;

assign sext_ln1171_10_fu_595_p1 = $signed(firstKernel_f_V_1_2_q0);

assign sext_ln1171_11_fu_599_p1 = $signed(firstKernel_f_V_2_1_q0);

assign sext_ln1171_12_fu_603_p1 = $signed(firstKernel_f_V_3_1_q0);

assign sext_ln1171_13_fu_607_p1 = $signed(firstKernel_f_V_2_0_q0);

assign sext_ln1171_14_fu_611_p1 = $signed(firstKernel_f_V_3_0_q0);

assign sext_ln1171_15_fu_615_p1 = $signed(firstKernel_f_V_2_2_q0);

assign sext_ln1171_6_fu_579_p1 = $signed(firstKernel_f_V_0_1_q0);

assign sext_ln1171_7_fu_583_p1 = $signed(firstKernel_f_V_0_0_q0);

assign sext_ln1171_8_fu_587_p1 = $signed(firstKernel_f_V_1_0_q0);

assign sext_ln1171_9_fu_591_p1 = $signed(firstKernel_f_V_0_2_q0);

assign sext_ln1171_fu_575_p1 = $signed(rhs_10_fu_567_p3);

assign sext_ln1245_1_fu_1120_p1 = ret_V_12_fu_1107_p2;

assign sext_ln1245_2_fu_1448_p1 = r_V_65_fu_1435_p2;

assign sext_ln1245_3_fu_1239_p1 = r_V_63_fu_1230_p2;

assign sext_ln1245_4_fu_1561_p1 = ret_V_18_fu_1547_p2;

assign sext_ln1245_5_fu_1670_p1 = ret_V_20_fu_1657_p2;

assign sext_ln1245_6_fu_1898_p1 = r_V_72_fu_1885_p2;

assign sext_ln1245_7_fu_1789_p1 = r_V_70_fu_1767_p2;

assign sext_ln1245_8_fu_1983_p1 = r_V_73_fu_1971_p2;

assign sext_ln1245_9_fu_2082_p1 = r_V_74_fu_2069_p2;

assign sext_ln1245_fu_1343_p1 = r_V_64_fu_1327_p2;

assign sext_ln178_fu_619_p1 = $signed(firstKernel_f_V_3_2_q0);

assign sext_ln183_fu_931_p1 = lhs_12_fu_925_p2;

assign sext_ln722_fu_879_p1 = $signed(p_Val2_13_fu_869_p4);

assign shl_ln183_fu_817_p2 = add_ln1169_fu_777_p2 << 12'd3;

assign sub_ln1169_1_fu_687_p2 = (tmp_s_fu_679_p3 - zext_ln1169_8_fu_675_p1);

assign sub_ln1169_2_fu_721_p2 = (tmp_26_cast_fu_713_p3 - zext_ln1169_9_fu_705_p1);

assign sub_ln1169_3_fu_751_p2 = (tmp_27_cast_fu_743_p3 - zext_ln1169_10_fu_735_p1);

assign sub_ln1169_cast_fu_649_p1 = sub_ln1169_fu_639_p2;

assign sub_ln1169_fu_639_p2 = (zext_ln1169_7_fu_635_p1 - zext_ln1169_fu_623_p1);

assign sub_ln727_1_fu_1289_p2 = (18'd0 - trunc_ln1168_3_fu_1222_p1);

assign sub_ln727_2_fu_1597_p2 = (18'd0 - trunc_ln1168_5_fu_1526_p1);

assign sub_ln727_3_fu_1706_p2 = (18'd0 - trunc_ln1168_7_fu_1640_p1);

assign sub_ln727_4_fu_1839_p2 = (18'd0 - trunc_ln1168_9_fu_1772_p1);

assign sub_ln727_fu_1156_p2 = (18'd0 - trunc_ln1168_fu_1086_p1);

assign tmp_26_cast_fu_713_p3 = {{trunc_ln1169_fu_709_p1}, {2'd0}};

assign tmp_27_cast_fu_743_p3 = {{trunc_ln1169_1_fu_739_p1}, {2'd0}};

assign tmp_40_fu_1001_p3 = {{lhs_12_reg_2402}, {19'd0}};

assign tmp_43_fu_1332_p3 = {{lhs_12_reg_2402}, {19'd0}};

assign tmp_fu_627_p3 = {{i_reg_425}, {2'd0}};

assign tmp_s_fu_679_p3 = {{empty_76_fu_669_p2}, {2'd0}};

assign trunc_ln1168_10_fu_1785_p1 = r_V_71_fu_1780_p2[17:0];

assign trunc_ln1168_2_fu_1099_p1 = r_V_61_fu_1094_p2[17:0];

assign trunc_ln1168_3_fu_1222_p1 = r_V_62_fu_1217_p2[17:0];

assign trunc_ln1168_4_fu_1235_p1 = r_V_63_fu_1230_p2[17:0];

assign trunc_ln1168_5_fu_1526_p1 = r_V_66_fu_1521_p2[17:0];

assign trunc_ln1168_6_fu_1539_p1 = r_V_67_fu_1534_p2[17:0];

assign trunc_ln1168_7_fu_1640_p1 = r_V_68_fu_1635_p2[17:0];

assign trunc_ln1168_8_fu_1653_p1 = r_V_69_fu_1648_p2[17:0];

assign trunc_ln1168_9_fu_1772_p1 = r_V_70_fu_1767_p2[17:0];

assign trunc_ln1168_fu_1086_p1 = r_V_60_fu_1081_p2[17:0];

assign trunc_ln1169_1_fu_739_p1 = indvars_iv_next13_fu_663_p2[6:0];

assign trunc_ln1169_fu_709_p1 = empty_77_fu_699_p2[6:0];

assign trunc_ln1245_1_fu_1103_p1 = r_V_60_fu_1081_p2[49:0];

assign trunc_ln1245_2_fu_1543_p1 = r_V_67_fu_1534_p2[49:0];

assign trunc_ln1245_fu_860_p1 = r_V_58_fu_855_p2[48:0];

assign trunc_ln727_4_fu_1044_p1 = r_V_59_fu_996_p2[17:0];

assign trunc_ln727_5_fu_1385_p1 = r_V_64_fu_1327_p2[17:0];

assign trunc_ln727_6_fu_1484_p1 = r_V_65_fu_1435_p2[17:0];

assign trunc_ln727_7_fu_1934_p1 = r_V_72_fu_1885_p2[17:0];

assign trunc_ln727_8_fu_2019_p1 = r_V_73_fu_1971_p2[17:0];

assign trunc_ln727_9_fu_2118_p1 = r_V_74_fu_2069_p2[17:0];

assign trunc_ln727_fu_899_p1 = r_V_58_fu_855_p2[17:0];

assign zext_ln1169_10_fu_735_p1 = indvars_iv_next13_fu_663_p2;

assign zext_ln1169_11_fu_769_p1 = j_reg_436;

assign zext_ln1169_12_fu_773_p1 = j_reg_436;

assign zext_ln1169_13_fu_792_p1 = add_ln1169_6_fu_787_p2;

assign zext_ln1169_14_fu_802_p1 = add_ln1169_7_fu_797_p2;

assign zext_ln1169_15_fu_812_p1 = add_ln1169_8_fu_807_p2;

assign zext_ln1169_16_fu_951_p1 = add_ln1169_9_fu_946_p2;

assign zext_ln1169_17_fu_961_p1 = add_ln1169_10_fu_956_p2;

assign zext_ln1169_18_fu_971_p1 = add_ln1169_11_fu_966_p2;

assign zext_ln1169_19_fu_981_p1 = add_ln1169_12_fu_976_p2;

assign zext_ln1169_20_fu_1418_p1 = add_ln180_reg_2389;

assign zext_ln1169_21_fu_1426_p1 = add_ln1169_13_fu_1421_p2;

assign zext_ln1169_22_fu_1190_p1 = add_ln180_reg_2389;

assign zext_ln1169_23_fu_1198_p1 = add_ln1169_14_fu_1193_p2;

assign zext_ln1169_24_fu_1208_p1 = add_ln1169_15_fu_1203_p2;

assign zext_ln1169_25_fu_1740_p1 = add_ln180_reg_2389;

assign zext_ln1169_26_fu_1748_p1 = add_ln1169_16_fu_1743_p2;

assign zext_ln1169_27_fu_1758_p1 = add_ln1169_17_fu_1753_p2;

assign zext_ln1169_28_fu_2052_p1 = add_ln180_reg_2389;

assign zext_ln1169_29_fu_2060_p1 = add_ln1169_18_fu_2055_p2;

assign zext_ln1169_7_fu_635_p1 = tmp_fu_627_p3;

assign zext_ln1169_8_fu_675_p1 = empty_76_fu_669_p2;

assign zext_ln1169_9_fu_705_p1 = empty_77_fu_699_p2;

assign zext_ln1169_fu_623_p1 = i_reg_425;

assign zext_ln176_1_fu_547_p1 = d_fu_124;

assign zext_ln176_fu_530_p1 = d_fu_124;

assign zext_ln183_fu_828_p1 = add_ln183_fu_823_p2;

assign zext_ln415_10_fu_1621_p1 = and_ln412_10_fu_1615_p2;

assign zext_ln415_11_fu_1730_p1 = and_ln412_11_fu_1724_p2;

assign zext_ln415_12_fu_1956_p1 = and_ln412_12_fu_1950_p2;

assign zext_ln415_13_fu_1863_p1 = and_ln412_13_fu_1857_p2;

assign zext_ln415_14_fu_2041_p1 = and_ln412_14_fu_2035_p2;

assign zext_ln415_15_fu_2140_p1 = and_ln412_15_fu_2134_p2;

assign zext_ln415_5_fu_1066_p1 = and_ln412_5_fu_1060_p2;

assign zext_ln415_6_fu_1180_p1 = and_ln412_7_fu_1174_p2;

assign zext_ln415_7_fu_1407_p1 = and_ln412_6_fu_1401_p2;

assign zext_ln415_8_fu_1313_p1 = and_ln412_9_fu_1307_p2;

assign zext_ln415_9_fu_1506_p1 = and_ln412_8_fu_1500_p2;

assign zext_ln415_fu_921_p1 = and_ln412_fu_915_p2;

always @ (posedge ap_clk) begin
    zext_ln176_1_reg_2158[11:4] <= 8'b00000000;
    sext_ln1171_reg_2241[18:0] <= 19'b0000000000000000000;
end

endmodule //master_fix_convolution1_fix
