/*
 * copyright (c) 2019 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * Core file for Samsung EXYNOS TSMUX driver
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef EXYNOS2100_CMU_MFC_H
#define EXYNOS2100_CMU_MFC_H

/* CMU_MFC_SFR is for debugging */

#define TSMUX_CMU_MFC_DESC(_sfr_name, _base_pa, _offset) {	\
	.sfr_name = _sfr_name,	\
	.base_pa = _base_pa,	\
	.offset = _offset,	\
}

struct tsmux_cmu_mfc_sfr {
	char *sfr_name;
	phys_addr_t base_pa;
	u32 offset;
};

struct tsmux_cmu_mfc_sfr tsmux_cmu_mfc_sfr_list[] = {
	TSMUX_CMU_MFC_DESC("CLK_CON_DIV_DIV_CLK_MFC0_MFC0", 0x18600000, 0x1804),
	TSMUX_CMU_MFC_DESC("CLK_CON_DIV_DIV_CLK_MFC0_BUSP", 0x18600000, 0x1800),
	TSMUX_CMU_MFC_DESC("PLL_CON0_MUX_CLKCMU_MFC0_WFD_USER", 0x18600000, 0x610),
	TSMUX_CMU_MFC_DESC("PLL_CON0_MUX_CLKCMU_MFC0_MFC0_USER", 0x18600000, 0x600),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHS_AST_OTF3_MFC0_SW_RESET_QCH", 0x18600000, 0x70f0),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHS_AST_OTF2_MFC0_SW_RESET_QCH", 0x18600000, 0x70ec),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHS_AST_OTF1_MFC0_SW_RESET_QCH", 0x18600000, 0x70e8),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHS_AST_OTF0_MFC0_SW_RESET_QCH", 0x18600000, 0x70e4),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHM_AST_OTF3_MFC0_SW_RESET_QCH", 0x18600000, 0x70dc),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHM_AST_OTF2_MFC0_SW_RESET_QCH", 0x18600000, 0x70d8),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHM_AST_OTF1_MFC0_SW_RESET_QCH", 0x18600000, 0x70d4),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHM_AST_OTF0_MFC0_SW_RESET_QCH", 0x18600000, 0x70d0),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_MFC0_QCH_VOTF", 0x18600000, 0x70cc),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_LHS_AST_OTF3_MFC0MFC1_QCH", 0x18600000, 0x70c4),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_LHS_AST_OTF2_MFC0MFC1_QCH", 0x18600000, 0x70c0),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_LHS_AST_OTF1_MFC0MFC1_QCH", 0x18600000, 0x70bc),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_LHS_AST_OTF0_MFC0MFC1_QCH", 0x18600000, 0x70b8),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_LHM_AST_OTF3_MFC1MFC0_QCH", 0x18600000, 0x70b0),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_LHM_AST_OTF2_MFC1MFC0_QCH", 0x18600000, 0x70ac),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_LHM_AST_OTF1_MFC1MFC0_QCH", 0x18600000, 0x70a8),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_LHM_AST_OTF0_MFC1MFC0_QCH", 0x18600000, 0x70a4),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_WFD_QCH", 0x18600000, 0x7078),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_VGEN_MFC0_QCH", 0x18600000, 0x7074),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_SYSREG_MFC0_QCH", 0x18600000, 0x7070),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_SYSMMU_MFC0D1_QCH_S2", 0x18600000, 0x706c),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_SYSMMU_MFC0D1_QCH_S1", 0x18600000, 0x7068),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_SYSMMU_MFC0D0_QCH_S2", 0x18600000, 0x7064),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_SYSMMU_MFC0D0_QCH_S1", 0x18600000, 0x7060),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH", 0x18600000, 0x705c),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH", 0x18600000, 0x7058),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH", 0x18600000, 0x7054),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH", 0x18600000, 0x7050),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_PPMU_WFD_QCH", 0x18600000, 0x704c),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_PPMU_MFC0D1_QCH", 0x18600000, 0x7048),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_PPMU_MFC0D0_QCH", 0x18600000, 0x7044),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_MFC0_QCH", 0x18600000, 0x7040),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_MFC0_CMU_MFC0_QCH", 0x18600000, 0x703c),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_LH_ATB_MFC0_QCH_SI", 0x18600000, 0x7038),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_LH_ATB_MFC0_QCH_MI", 0x18600000, 0x7034),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_LHS_AXI_D1_MFC0_QCH", 0x18600000, 0x7030),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_LHS_AXI_D0_MFC0_QCH", 0x18600000, 0x702c),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_LHM_AXI_P_MFC0_QCH", 0x18600000, 0x7028),
	TSMUX_CMU_MFC_DESC("DBG_NFO_QCH_CON_D_TZPC_MFC0_QCH", 0x18600000, 0x7024),
	TSMUX_CMU_MFC_DESC("QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHS_AST_OTF3_MFC0_SW_RESET_QCH", 0x18600000, 0x30f0),
	TSMUX_CMU_MFC_DESC("QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHS_AST_OTF2_MFC0_SW_RESET_QCH", 0x18600000, 0x30ec),
	TSMUX_CMU_MFC_DESC("QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHS_AST_OTF1_MFC0_SW_RESET_QCH", 0x18600000, 0x30e8),
	TSMUX_CMU_MFC_DESC("QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHS_AST_OTF0_MFC0_SW_RESET_QCH", 0x18600000, 0x30e4),
	TSMUX_CMU_MFC_DESC("QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHM_AST_OTF3_MFC0_SW_RESET_QCH", 0x18600000, 0x30dc),
	TSMUX_CMU_MFC_DESC("QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHM_AST_OTF2_MFC0_SW_RESET_QCH", 0x18600000, 0x30d8),
	TSMUX_CMU_MFC_DESC("QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHM_AST_OTF1_MFC0_SW_RESET_QCH", 0x18600000, 0x30d4),
	TSMUX_CMU_MFC_DESC("QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LHM_AST_OTF0_MFC0_SW_RESET_QCH", 0x18600000, 0x30d0),
	TSMUX_CMU_MFC_DESC("QCH_CON_MFC0_QCH_VOTF", 0x18600000, 0x30cc),
	TSMUX_CMU_MFC_DESC("QCH_CON_LHS_AST_OTF3_MFC0MFC1_QCH", 0x18600000, 0x30c4),
	TSMUX_CMU_MFC_DESC("QCH_CON_LHS_AST_OTF2_MFC0MFC1_QCH", 0x18600000, 0x30c0),
	TSMUX_CMU_MFC_DESC("QCH_CON_LHS_AST_OTF1_MFC0MFC1_QCH", 0x18600000, 0x30bc),
	TSMUX_CMU_MFC_DESC("QCH_CON_LHS_AST_OTF0_MFC0MFC1_QCH", 0x18600000, 0x30b8),
	TSMUX_CMU_MFC_DESC("QCH_CON_LHM_AST_OTF3_MFC1MFC0_QCH", 0x18600000, 0x30b0),
	TSMUX_CMU_MFC_DESC("QCH_CON_LHM_AST_OTF2_MFC1MFC0_QCH", 0x18600000, 0x30ac),
	TSMUX_CMU_MFC_DESC("QCH_CON_LHM_AST_OTF1_MFC1MFC0_QCH", 0x18600000, 0x30a8),
	TSMUX_CMU_MFC_DESC("QCH_CON_LHM_AST_OTF0_MFC1MFC0_QCH", 0x18600000, 0x30a4),
	TSMUX_CMU_MFC_DESC("QCH_CON_WFD_QCH", 0x18600000, 0x3078),
	TSMUX_CMU_MFC_DESC("QCH_CON_VGEN_MFC0_QCH", 0x18600000, 0x3074),
	TSMUX_CMU_MFC_DESC("QCH_CON_SYSREG_MFC0_QCH", 0x18600000, 0x3070),
	TSMUX_CMU_MFC_DESC("QCH_CON_SYSMMU_MFC0D1_QCH_S2", 0x18600000, 0x306c),
	TSMUX_CMU_MFC_DESC("QCH_CON_SYSMMU_MFC0D1_QCH_S1", 0x18600000, 0x3068),
	TSMUX_CMU_MFC_DESC("QCH_CON_SYSMMU_MFC0D0_QCH_S2", 0x18600000, 0x3064),
	TSMUX_CMU_MFC_DESC("QCH_CON_SYSMMU_MFC0D0_QCH_S1", 0x18600000, 0x3060),
	TSMUX_CMU_MFC_DESC("QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH", 0x18600000, 0x305c),
	TSMUX_CMU_MFC_DESC("QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH", 0x18600000, 0x3058),
	TSMUX_CMU_MFC_DESC("QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH", 0x18600000, 0x3054),
	TSMUX_CMU_MFC_DESC("QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH", 0x18600000, 0x3050),
	TSMUX_CMU_MFC_DESC("QCH_CON_PPMU_WFD_QCH", 0x18600000, 0x304c),
	TSMUX_CMU_MFC_DESC("QCH_CON_PPMU_MFC0D1_QCH", 0x18600000, 0x3048),
	TSMUX_CMU_MFC_DESC("QCH_CON_PPMU_MFC0D0_QCH", 0x18600000, 0x3044),
	TSMUX_CMU_MFC_DESC("QCH_CON_MFC0_QCH", 0x18600000, 0x3040),
	TSMUX_CMU_MFC_DESC("QCH_CON_MFC0_CMU_MFC0_QCH", 0x18600000, 0x303c),
	TSMUX_CMU_MFC_DESC("QCH_CON_LH_ATB_MFC0_QCH_SI", 0x18600000, 0x3038),
	TSMUX_CMU_MFC_DESC("QCH_CON_LH_ATB_MFC0_QCH_MI", 0x18600000, 0x3034),
	TSMUX_CMU_MFC_DESC("QCH_CON_LHS_AXI_D1_MFC0_QCH", 0x18600000, 0x3030),
	TSMUX_CMU_MFC_DESC("QCH_CON_LHS_AXI_D0_MFC0_QCH", 0x18600000, 0x302c),
	TSMUX_CMU_MFC_DESC("QCH_CON_LHM_AXI_P_MFC0_QCH", 0x18600000, 0x3028),
	TSMUX_CMU_MFC_DESC("QCH_CON_D_TZPC_MFC0_QCH", 0x18600000, 0x3024),
	TSMUX_CMU_MFC_DESC("MFC0_CLKDIVSTEP_CON", 0x18600000, 0x838),
	TSMUX_CMU_MFC_DESC("MFC0_CLKDIVSTEP", 0x18600000, 0x830),
	TSMUX_CMU_MFC_DESC("MFC0_CMU_MFC0_CONTROLLER_OPTION", 0x18600000, 0x0800),
	TSMUX_CMU_MFC_DESC("SYSREG_MFC0_BUS_COMPONENT_DRCG_EN", 0x15820000, 0x0104),
	TSMUX_CMU_MFC_DESC("SYSREG_MFC0_MEMCLK", 0x15820000, 0x0108),
};

u32 tsmux_cmu_mfc_sfr_list_size = ARRAY_SIZE(tsmux_cmu_mfc_sfr_list);

#endif
