{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698167407950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698167407956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 10:10:07 2023 " "Processing started: Tue Oct 24 10:10:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698167407956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167407956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167407956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698167408321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698167408321 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task4.sv(40) " "Verilog HDL information at task4.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "task4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/task4.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698167416314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key task4.sv(1) " "Verilog HDL Declaration information at task4.sv(1): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "task4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/task4.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698167416315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "task4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/task4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698167416316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167416316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file card7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 card7seg " "Found entity 1: card7seg" {  } { { "card7seg.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/card7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698167416317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167416317 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arc4.sv(45) " "Verilog HDL information at arc4.sv(45): always construct contains both blocking and non-blocking assignments" {  } { { "arc4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/arc4.sv" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698167416318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arc4.sv 1 1 " "Found 1 design units, including 1 entities, in source file arc4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arc4 " "Found entity 1: arc4" {  } { { "arc4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/arc4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698167416318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167416318 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "crack.sv(35) " "Verilog HDL information at crack.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698167416319 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "crack.sv(95) " "Verilog HDL information at crack.sv(95): always construct contains both blocking and non-blocking assignments" {  } { { "crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698167416319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crack.sv 2 2 " "Found 2 design units, including 2 entities, in source file crack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crack " "Found entity 1: crack" {  } { { "crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698167416320 ""} { "Info" "ISGN_ENTITY_NAME" "2 check_pt " "Found entity 2: check_pt" {  } { { "crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698167416320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167416320 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "ct task4.sv(15) " "SystemVerilog error at task4.sv(15): can't resolve implicit port connection(s) to instance \"ct\" without a module declaration or an extern equivalent" {  } { { "task4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/task4.sv" 15 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1698167416320 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/output_files/task4.map.smsg " "Generated suppressed messages file C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167416343 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698167416387 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 24 10:10:16 2023 " "Processing ended: Tue Oct 24 10:10:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698167416387 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698167416387 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698167416387 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167416387 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167416983 ""}
