# TODO

* pm: Organize TODO items better than this list.
* pm: Survey blog posts for forgotten TODO items.
* pm: Start a website?
* blog: Write export-to-website tool (or find static site generator).
* blog: Add photos and scope images.
* blog: Clean up README.md.
* design: Document part selection rationale.
* reference: Retrieve datasheets for all parts.
* reference: Reverify datasheets for gotcah details.
* schematic: Re-do analog layout entirely.
* schematic: Add FPGA decoupling capacitors.
* schematic: Review with Nate.
* schematic: Run through [schematic checklist](https://github.com/azonenberg/pcb-checklist/blob/master/schematic-checklist.md)
* pcb: Run through [PCB checklist](https://github.com/azonenberg/pcb-checklist/blob/master/layout-checklist.md)
* lab: Verify PPU and VRAM footprint measurements.
* lab: Bodge wire to vblank / hblank, and measure analog voltage levels with scope.
* rtl: Install "Project Trellis" tools and build example.
* rtl: Build async fifo.
* rtl: Build plausible FTDI-fifo interface.
* rtl: Build stream merging protocol.
* rtl: Build opcode processor.
* rtl: Build bringup LED-flasher.
* rtl: Build bringup boundary-scan-like image? Possibly get a Lattice tool instead.
* software: Set up CLI tool framework.
* inventory: Write summary tool.
* inventory: Add borrowed scope.
* inventory: Note pre-existing tools (#1 screwdriver).
* inventory: Order chips I'll definitely need, to verify footprints against PCB layout.
