
---------- Begin Simulation Statistics ----------
final_tick                               3310728666000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204413                       # Simulator instruction rate (inst/s)
host_mem_usage                                8587380                       # Number of bytes of host memory used
host_op_rate                                   204413                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   489.21                       # Real time elapsed on the host
host_tick_rate                              112892661                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000025                       # Number of instructions simulated
sim_ops                                     100000025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055228                       # Number of seconds simulated
sim_ticks                                 55227837750                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          19                       # Number of instructions committed
system.cpu.committedOps                            19                       # Number of ops (including micro ops) committed
system.cpu.dcache.ReadReq_accesses::.cpu.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     36586710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36586717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87801.632674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87801.535348                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 95102.893332                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95102.893332                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data            5                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     34782431                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34782436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 158418642000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 158418642000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.285714                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.049315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1804279                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1804281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       242861                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       242861                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 148495369500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 148495369500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.042677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1561418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1561418                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2672364                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2672365                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64830.720481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64830.020388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81665.321731                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81665.321731                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2579762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2579762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6003454378                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6003454378                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.034652                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034652                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        92602                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        92603                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        43934                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        43934                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3974487878                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3974487878                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.018212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        48668                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        48668                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.478782                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs           1255145                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     67123626                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     39259074                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     39259082                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 86680.237916                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86680.100827                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 94696.716435                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94696.716435                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37362193                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37362198                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 164422096378                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 164422096378                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.375000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.048317                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048317                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1896881                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1896884                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       286795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       286795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 152469857378                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 152469857378                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.041012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1610086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1610086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     39259074                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     39259082                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 86680.237916                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86680.100827                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 94696.716435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94696.716435                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37362193                       # number of overall hits
system.cpu.dcache.overall_hits::total        37362198                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 164422096378                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 164422096378                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.375000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.048317                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048317                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1896881                       # number of overall misses
system.cpu.dcache.overall_misses::total       1896884                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       286795                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       286795                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 152469857378                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 152469857378                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.041012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1610086                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1610086                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                1609576                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             24.205066                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        315682744                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.000613                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   509.905772                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.003907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.995910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999817                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           1610088                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         315682744                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           511.906385                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38972286                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      3255500832000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        53040                       # number of writebacks
system.cpu.dcache.writebacks::total             53040                       # number of writebacks
system.cpu.dtb.data_accesses                        8                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            8                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        7                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            7                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       1                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           1                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7768944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7768963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83320.512821                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79256.097561                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 95203.703704                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95203.703704                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           17                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7768905                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7768922                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           39                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            41                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2570500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2570500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           19                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7768944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7768963                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83320.512821                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79256.097561                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 95203.703704                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95203.703704                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           17                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7768905                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7768922                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3249500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3249500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.105263                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           39                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             41                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2570500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2570500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           19                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7768944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7768963                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83320.512821                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79256.097561                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 95203.703704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95203.703704                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           17                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7768905                       # number of overall hits
system.cpu.icache.overall_hits::total         7768922                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3249500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3249500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.105263                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           39                       # number of overall misses
system.cpu.icache.overall_misses::total            41                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2570500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2570500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           27                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          267894.862069                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         62151733                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.740954                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.052228                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.056135                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.056641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          62151733                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse            28.740954                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7768951                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      3255500829000                       # Cycle when the warmup percentage was hit.
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      19                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          19                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      1                       # Number of float alu accesses
system.cpu.num_fp_insts                             1                       # number of float instructions
system.cpu.num_fp_register_reads                    2                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   1                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  23                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           7                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        10     52.63%     52.63% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     52.63% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     52.63% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      5.26%     57.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.89% # Class of executed instruction
system.cpu.op_class::MemRead                        7     36.84%     94.74% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.26%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         19                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    55227827750                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           27                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93703.703704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87241.379310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83703.703704                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83703.703704                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2530000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2530000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2260000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2260000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.931034                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        48668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             48669                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98492.002084                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98489.436253                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88492.262603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88492.262603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        10283                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10283                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3780615500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3780615500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.788711                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.788716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        38385                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38386                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3396775500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3396775500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.788711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.788695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        38385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38385                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1561418                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1561420                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99381.133287                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99380.997024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89381.133287                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89381.133287                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       102759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            102759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 144963184500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 144963184500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.934189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.934189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1458659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1458661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 130376594500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 130376594500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.934189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.934187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1458659                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1458659                       # number of ReadSharedReq MSHR misses
system.l2.WritebackDirty_accesses::.writebacks        53040                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        53040                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        53040                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            53040                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1610086                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1610118                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93703.703704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99358.335493                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99357.901670                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83703.703704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89358.342173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89358.240190                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.data       113042                       # number of demand (read+write) hits
system.l2.demand_hits::total                   113042                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.switch_cpus.inst      2530000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 148743800000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     148746330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.929791                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.929793                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1497044                       # number of demand (read+write) misses
system.l2.demand_misses::total                1497076                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2260000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 133773370000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 133775630000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.929791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.929790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1497044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1497071                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1610086                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1610118                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93703.703704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99358.335493                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99357.901670                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83703.703704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89358.342173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89358.240190                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.data       113042                       # number of overall hits
system.l2.overall_hits::total                  113042                       # number of overall hits
system.l2.overall_miss_latency::.switch_cpus.inst      2530000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 148743800000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    148746330000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.929791                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.929793                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1497044                       # number of overall misses
system.l2.overall_misses::total               1497076                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2260000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 133773370000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 133775630000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.929791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.929790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1497044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1497071                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        1464307                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2448                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        24380                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.150656                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 53012179                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst         0.038266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.047877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.534669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 32407.626648                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.989002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989052                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   1497075                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  53012179                       # Number of tag accesses
system.l2.tags.tagsinuse                 32409.247460                       # Cycle average of tags in use
system.l2.tags.total_refs                     3219693                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              3255500829000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks               37530                       # number of writebacks
system.l2.writebacks::total                     37530                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      35988.35                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                48116.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     37530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        27.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1497044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     29366.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1734.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1734.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        43.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        13.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         2318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        31289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            33606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              2318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        31289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1734827143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1734864226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       43491111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        31289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1734827143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1778355337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       43491111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43491111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       584626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.985303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.673548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.842824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       457376     78.23%     78.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16759      2.87%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        43485      7.44%     88.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12182      2.08%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2102      0.36%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10440      1.79%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12943      2.21%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1207      0.21%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        28132      4.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       584626                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               95812544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                95812544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2399872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2401920                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     95810752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95812800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2401920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2401920                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           27                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1497044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     42574.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48116.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     95810816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 31288.568779790767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1734828302.236040353775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1149500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  72032328750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        37530                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  34806425.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2399872                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 43454027.855725713074                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1306285161750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2290                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             2635860                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35277                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2290                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1497043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1497075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37530                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37530                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    61.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             93827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2432                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000323090500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     653.112664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    230.647505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1354.120538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         1851     80.83%     80.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095          310     13.54%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143          128      5.59%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  426281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  493447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  375426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  201916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   1497071                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1497071                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     1497071                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 61.14                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   915379                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 7485355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   55227764500                       # Total gap between requests
system.mem_ctrls.totMemAccLat             72033478250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  43963397000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.374672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.357187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1852     80.87%     80.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      0.79%     81.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              420     18.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    37530                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37530                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      37530                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                92.08                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   34556                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          11350938390                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               2085836760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     13673621700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            690.834844                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     31912250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1843920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    104097750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   23261584500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  29986313250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             94406400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               1108629555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        39742080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              5342726340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4359026880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            38153314665                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          30090303750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               98386560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          11354736870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               2088442860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     13671688830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            690.959441                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     31257750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1843920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    101071500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   23269568000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  29982010500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             93997440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               1110022320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        38574240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              5346353460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4359026880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            38160195900                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          30083082000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               97353000                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4458425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4458425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     98214720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                98214720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          3225820000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8028700750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1497076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1497076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1497076                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1464274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2961350                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            1458690                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37530                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1426744                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38386                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38385                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1458690                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     89.863312                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits         1689406                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1879973                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1016                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2129939                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2383299                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          126005                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1015                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2341330                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       8895496                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1026233                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100311819                       # Number of instructions committed
system.switch_cpus.commit.committedOps      100311819                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    110318669                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.909291                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.327916                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     90844170     82.35%     82.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4247123      3.85%     86.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1927892      1.75%     87.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       918315      0.83%     88.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1173275      1.06%     89.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       552012      0.50%     90.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1485863      1.35%     91.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       274523      0.25%     91.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      8895496      8.06%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    110318669                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           45780786                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       124742                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          77200777                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              36831895                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       561297      0.56%      0.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     37072808     36.96%     37.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       249484      0.25%     37.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     37.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     11677885     11.64%     49.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       374226      0.37%     49.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     10747118     10.71%     60.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       124742      0.12%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     14963427     14.92%     75.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1684017      1.68%     77.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     21868468     21.80%     99.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       988347      0.99%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    100311819                       # Class of committed instruction
system.switch_cpus.commit.refs               39504259                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.104556                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.104556                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      95000097                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred             6                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved      1679649                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      101559187                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2366512                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           9219697                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13026                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts             8                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles       3853897                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         39912764                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits             39835333                       # DTB hits
system.switch_cpus.dtb.data_misses              77431                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         37227294                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits             37150165                       # DTB read hits
system.switch_cpus.dtb.read_misses              77129                       # DTB read misses
system.switch_cpus.dtb.write_accesses         2685470                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             2685168                       # DTB write hits
system.switch_cpus.dtb.write_misses               302                       # DTB write misses
system.switch_cpus.fetch.Branches             2383299                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7768944                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             102661829                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            69                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              102102111                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26064                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.021577                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      7778322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1815411                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.924372                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    110453230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.924392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.426040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         95186920     86.18%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           393980      0.36%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           333034      0.30%     86.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           711906      0.64%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1804228      1.63%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           748974      0.68%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           467318      0.42%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1314305      1.19%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          9492565      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    110453230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          45660652                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         44788359                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1019                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2364953                       # Number of branches executed
system.switch_cpus.iew.exec_nop                312771                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.125182                       # Inst execution rate
system.switch_cpus.iew.exec_refs             63283018                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2685470                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         5091992                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      37231686                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2691407                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    101399071                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      60597548                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         2278                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     124282691                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          62494                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      47949805                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13026                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      48039387                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1241768                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       556223                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          144                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       399774                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        19043                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          144                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           57                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          962                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          59633363                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             100820944                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.969873                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          57836809                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.912773                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              100898625                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        122344592                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        50734189                       # number of integer regfile writes
system.switch_cpus.ipc                       0.905341                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.905341                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       249490      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      37481879     30.16%     30.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       249484      0.20%     30.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     30.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     11720148      9.43%     39.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     39.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       374226      0.30%     40.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     10800786      8.69%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       124742      0.10%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     26681395     21.47%     70.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1692240      1.36%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     33917311     27.29%     99.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       993270      0.80%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      124284971                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        62716403                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    120651226                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     46030682                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     46766844                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            11407770                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.091787                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          169348      1.48%      1.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult        37420      0.33%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      1.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        6318919     55.39%     57.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        133583      1.17%     58.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      4725531     41.42%     99.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        22969      0.20%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       72726848                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    249787011                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     54790262                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     55405847                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          101086300                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         124284971                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1086247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         7297                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       431019                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    110453230                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.125227                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.141507                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     79229600     71.73%     71.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5521166      5.00%     76.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4291409      3.89%     80.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3271254      2.96%     83.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      6285158      5.69%     89.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3906412      3.54%     92.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2862559      2.59%     95.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      2166197      1.96%     97.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2919475      2.64%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    110453230                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.125202                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses         7768950                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits             7768944                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads       303805                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        54246                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     37231686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2691407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          249484                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         124742                       # number of misc regfile writes
system.switch_cpus.numCycles                110455655                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF  55227837750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles        53685872                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      94861562                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3583651                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4261982                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       31822290                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.RenameLookups     145181006                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      101452649                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     95956074                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          11128749                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            126                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13026                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      34026989                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1094448                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     46005796                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     99050468                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles      7336611                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts       499861                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          25914741                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            202606681                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           202810720                       # The number of ROB writes
system.switch_cpus.timesIdled                      21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           58                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4829753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4829811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    106440192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              106442048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3310728666000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1662884500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             40500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2415127500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2401920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3074425                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000011                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003276                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3074392    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     33      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3074425                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1609576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3219694                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             33                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         1464307                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           1561449                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        90570                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2983313                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            48669                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           48668                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            29                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1561420                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
