Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cc98a032fcec456a862e941f89327025 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Parallel_in_serial_out_load_enable_behavior_tb_behav xil_defaultlib.Parallel_in_serial_out_load_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Parallel_in_serial_out_load_enab...
Compiling module xil_defaultlib.Parallel_in_serial_out_load_enab...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Parallel_in_serial_out_load_enable_behavior_tb_behav
