<profile>

<section name = "Vitis HLS Report for 'run_single_head'" level="0">
<item name = "Date">Thu Nov 27 15:54:17 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">drive_group_head_phase</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.042 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 0, 0, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 588, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 18, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 197, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_7_2_66_1_1_U1">sparsemux_7_2_66_1_1, 0, 0, 0, 9, 0</column>
<column name="sparsemux_7_2_66_1_1_U2">sparsemux_7_2_66_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln62_fu_789_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln194_fu_1814_p2">icmp, 0, 0, 15, 8, 4</column>
<column name="icmp_ln50_fu_467_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="or_ln62_1_fu_737_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln62_2_fu_743_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln62_3_fu_749_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln62_5_fu_755_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln62_fu_731_p2">or, 0, 0, 2, 1, 1</column>
<column name="head_ctx_ref_0_1_fu_809_p6">select, 0, 0, 65, 1, 66</column>
<column name="select_ln50_fu_477_p3">select, 0, 0, 65, 1, 66</column>
<column name="select_ln56_fu_525_p3">select, 0, 0, 65, 1, 66</column>
<column name="select_ln57_fu_565_p3">select, 0, 0, 65, 1, 66</column>
<column name="select_ln58_fu_605_p3">select, 0, 0, 65, 1, 66</column>
<column name="select_ln59_fu_645_p3">select, 0, 0, 65, 1, 66</column>
<column name="select_ln60_fu_685_p3">select, 0, 0, 65, 1, 66</column>
<column name="select_ln61_fu_723_p3">select, 0, 0, 65, 1, 66</column>
<column name="xor_ln55_fu_795_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_phi_mux_empty_phi_fu_304_p74">81, 17, 8, 136</column>
<column name="ap_phi_mux_head_ctx_ref_0_2_phi_fu_225_p74">116, 23, 66, 1518</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_ready">out, 1, ap_ctrl_hs, run_single_head, return value</column>
<column name="ap_return_0">out, 1, ap_ctrl_hs, run_single_head, return value</column>
<column name="ap_return_1">out, 66, ap_ctrl_hs, run_single_head, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, run_single_head, return value</column>
<column name="p_read">in, 66, ap_none, p_read, scalar</column>
<column name="layer_idx">in, 32, ap_none, layer_idx, scalar</column>
<column name="start_r">in, 1, ap_none, start_r, scalar</column>
</table>
</item>
</section>
</profile>
