/home/ubuntu/RASP_Workspace/test_20160816_vd_sr_vmm16x16_sr_sr_itg_sr_adc
.subckt ramp_fe
['net11_1', 'out_ramp_adc', '0&ramp_pfetinput[0]', '3e-9&c4_ota_bias[0]', '2e-6&c4_ota_p_bias[0]', '2e-6&c4_ota_n_bias[0]', '0.8e-6&speech_peakotabias[0]', '2e-6&c4_ota_bias[1]', '2e-6&c4_ota_p_bias[1]', '500e-9&c4_ota_n_bias[1]', '500e-9&ramp_pfetinput[1]', '0.4e-9']
ramp_fe
.subckt tgate
['vcc', 'gnd', 'gnd_dig']
tgate
.subckt volt_div
['net3_1', 'net2_1', 'net18_1', '0&vd_ota_bias', '9e-6&cap_4x_vd_Vin', '0&cap_4x_vd_gnd0', '0&cap_4x_vd_gnd1', '0&vd_target', '5.00e-06']
volt_div
.subckt integrator_nmirror
['net26_1', 'net30_1', 'net1_1', 'net10_1', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_2', 'net1_1', 'net10_2', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_3', 'net1_1', 'net10_3', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_4', 'net1_1', 'net10_4', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_5', 'net1_1', 'net10_5', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_6', 'net1_1', 'net10_6', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_7', 'net1_1', 'net10_7', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_8', 'net1_1', 'net10_8', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_9', 'net1_1', 'net10_9', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_10', 'net1_1', 'net10_10', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_11', 'net1_1', 'net10_11', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_12', 'net1_1', 'net10_12', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_13', 'net1_1', 'net10_13', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_14', 'net1_1', 'net10_14', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_15', 'net1_1', 'net10_15', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt integrator_nmirror
['net26_1', 'net30_16', 'net1_1', 'net10_16', '0&itg_cap_1x', '0&itg_cap_2x', '0&itg_cap_3x', '0&itg_cap_4x', '0&integrator_nmirror_ota0', '1.00e-06&integrator_nmirror_ota1', '2.00e-06&integrator_nmirror_ota2', '5.00e-11']
integrator_nmirror
.subckt sftreg
['net10_1', 'net10_2', 'net10_3', 'net10_4', 'net10_5', 'net10_6', 'net10_7', 'net10_8', 'net10_9', 'net10_10', 'net10_11', 'net10_12', 'net10_13', 'net10_14', 'net10_15', 'net10_16', 'net4_1', 'gnd_dig', 'net6_1', 'net11_1', '0']
sftreg
.subckt vmm8inx8in
['net19_dummy11', 'net19_1', 'net19_2', 'net19_3', 'net19_4', 'net19_5', 'net19_6', 'net19_7', 'net19_8', 'net19_internal_1', 'net19_internal_2', 'net19_internal_3', 'net19_internal_4', 'net19_internal_5', 'net19_internal_6', 'net19_internal_7', 'net19_internal_8', 'net19_dummy11', '0&vmm8inx8in_target', '1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09']
vmm8inx8in
.subckt vmm8inx8in
['net19_dummy12', 'net19_9', 'net19_10', 'net19_11', 'net19_12', 'net19_13', 'net19_14', 'net19_15', 'net19_16', 'net19_internal_1', 'net19_internal_2', 'net19_internal_3', 'net19_internal_4', 'net19_internal_5', 'net19_internal_6', 'net19_internal_7', 'net19_internal_8', 'net19_dummy12', '0&vmm8inx8in_target', '1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09']
vmm8inx8in
.subckt vmm8inx8in
['net19_dummy21', 'net19_1', 'net19_2', 'net19_3', 'net19_4', 'net19_5', 'net19_6', 'net19_7', 'net19_8', 'net19_internal_9', 'net19_internal_10', 'net19_internal_11', 'net19_internal_12', 'net19_internal_13', 'net19_internal_14', 'net19_internal_15', 'net19_internal_16', 'net19_dummy21', '0&vmm8inx8in_target', '1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09']
vmm8inx8in
.subckt vmm8inx8in
['net19_dummy22', 'net19_9', 'net19_10', 'net19_11', 'net19_12', 'net19_13', 'net19_14', 'net19_15', 'net19_16', 'net19_internal_9', 'net19_internal_10', 'net19_internal_11', 'net19_internal_12', 'net19_internal_13', 'net19_internal_14', 'net19_internal_15', 'net19_internal_16', 'net19_dummy22', '
VPR FPGA Placement and Routing.
Version: Version 6.0 Full Release
Compiled: Apr 17 2013.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Building complex block graph 
Begin parsing packed FPGA netlist file
Finished parsing packed FPGA netlist file
Netlist generated from file /home/ubuntu/RASP_Workspace/test_20160816_vd_sr_vmm16x16_sr_sr_itg_sr_adc/vd_sr_vmm16x16_sr_sr_itg_sr_adc.net
Timing analysis: OFF

Circuit netlist file: /home/ubuntu/RASP_Workspace/test_20160816_vd_sr_vmm16x16_sr_sr_itg_sr_adc/vd_sr_vmm16x16_sr_sr_itg_sr_adc.net
Circuit placement file: /home/ubuntu/RASP_Workspace/test_20160816_vd_sr_vmm16x16_sr_sr_itg_sr_adc/vd_sr_vmm16x16_sr_sr_itg_sr_adc.place
Circuit routing file: /home/ubuntu/RASP_Workspace/test_20160816_vd_sr_vmm16x16_sr_sr_itg_sr_adc/vd_sr_vmm16x16_sr_sr_itg_sr_adc.route
Operation:  RUN_FLOW

Placer: DISABLED
Router: ENABLED
RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  DIRECTED_SEARCH
RouterOpts.base_cost_type:  DEMAND_ONLY
RouterOpts.fixed_channel_width:  17
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  10000.000000
RouterOpts.initial_pres_fac:  10000.000000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50

RoutingArch.directionality:  BI_DIRECTIONAL
RoutingArch.switch_block_type:  SUBSET
RoutingArch.Fs:  3


Netlist num_nets:  89
Netlist num_blocks:  46
Netlist <EMPTY> blocks:  0
Netlist clb blocks:  0
Netlist cab blocks:  20
Netlist cab2 blocks:  0
Netlist cab_vmm blocks:  8
Netlist inputs pins:  15
Netlist output pins:  3

The circuit will be mapped into a 14 x 14 array of clbs.

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      18	blocks of type io
Architecture 336	blocks of type io
Netlist      0	blocks of type clb
Architecture 98	blocks of type clb
Netlist      20	blocks of type cab
Architecture 56	blocks of type cab
Netlist      0	blocks of type cab2
Architecture 14	blocks of type cab2
Netlist      8	blocks of type cab_vmm
Architecture 28	blocks of type cab_vmm

build rr_graph took 0.02 seconds
Confirming Router Algorithm: DIRECTED_SEARCH.
mst took 0 seconds
routing iteration 1
routing iteration took 0.02 seconds
wirelength after first iteration 722, total available wirelength 7140, ratio 0.10112
routing iteration 2
routing iteration took 0.01 seconds
routing iteration 3
routing iteration took 0.01 seconds
routing iteration 4
routing iteration took 0.01 seconds
routing iteration 5
routing iteration took 0.01 seconds
routing iteration 6
routing iteration took 0 seconds
routing iteration 7
routing iteration took 0 seconds
Successfully routed after 7 routing iterations by Directed Search.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -18681169
Circuit successfully routed with a channel width factor of 17.


Average number of bends per net: 2.67816  Maximum # of bends: 8


The number of routed nets (nonglobal): 87
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 738   Average net length: 8.48276
	Maximum net length: 26

Wirelength results in terms of physical segments:
	Total wiring segments used: 738   Av. wire segments per net: 8.48276
	Maximum segments used by a net: 26

	Total local nets with reserved CLB opins: 0


X - Directed channels:

j	max occ	av_occ		capacity
0	9	2.42857  	17
1	6	1.28571  	17
2	8	1.71429  	17
3	15	4.14286  	17
4	17	4.14286  	17
5	13	3.71429  	17
6	17	4.14286  	17
7	5	1.50000  	17
8	4	1.14286  	17
9	4	1.00000  	17
10	2	0.285714 	17
11	0	0.00000  	17
12	0	0.00000  	17
13	0	0.00000  	17
14	0	0.00000  	17

Y - Directed channels:

i	max occ	av_occ		capacity
0	0	0.00000  	17
1	0	0.00000  	17
2	0	0.00000  	17
3	0	0.00000  	17
4	0	0.00000  	17
5	1	0.642857 	17
6	6	2.07143  	17
7	5	2.35714  	17
8	13	3.78571  	17
9	17	5.21429  	17
10	17	6.35714  	17
11	16	4.71429  	17
12	5	1.64286  	17
13	0	0.00000  	17
14	2	0.428571 	17

Total Tracks in X-direction: 255  in Y-direction: 255

Logic Area (in minimum width transistor areas, excludes I/Os and empty grid tiles):
Total Logic Block Area (Warning, need to add pitch of routing to blocks with height > 3): 5.88e+06 
Total Used Logic Block Area: 840000 

Routing area (in minimum width transistor areas):
Assuming no buffer sharing (pessimistic). Total: 2.77571e+07  Per logic tile: 141618.
Assuming buffer sharing (slightly optimistic). Total: 1.02979e+07  Per logic tile: 52540.5


Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.103

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        1                   0.103
Routing took 0.09 seconds
0&vmm8inx8in_target', '1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09,1.00e-04,1.00e-09']
vmm8inx8in
.subckt sftreg3
['net22_1', 'gnd_dig', 'net20_1', 'net34_1', 'net_floated_1', 'net17_1', 'net16_1', 'net15_1', 'net19_internal_1', 'net19_internal_2', 'net19_internal_3', 'net19_internal_4', 'net19_internal_5', 'net19_internal_6', 'net19_internal_7', 'net19_internal_8', 'net19_internal_9', 'net19_internal_10', 'net19_internal_11', 'net19_internal_12', 'net19_internal_13', 'net19_internal_14', 'net19_internal_15', 'net19_internal_16', '0']
sftreg3
.subckt nmirror_w_bias
['fbout_2_1', 'net34_1', 'fbout_2_1', '0&nmirror_w_bias_bias', '1.00e-08']
nmirror_w_bias
.subckt sftreg3
['net25_1', 'gnd_dig', 'net23_1', 'net18_1', 'net_floated_3', 'net14_1', 'net13_1', 'net12_1', 'net19_1', 'net19_2', 'net19_3', 'net19_4', 'net19_5', 'net19_6', 'net19_7', 'net19_8', 'net19_9', 'net19_10', 'net19_11', 'net19_12', 'net19_13', 'net19_14', 'net19_15', 'net19_16', '0']
sftreg3
.subckt sftreg4
['net31_1', 'gnd_dig', 'net33_1', 'net35_1', 'net34_1', 'net27_1', 'net28_1', 'net29_1', 'net30_1', 'net30_2', 'net30_3', 'net30_4', 'net30_5', 'net30_6', 'net30_7', 'net30_8', 'net30_9', 'net30_10', 'net30_11', 'net30_12', 'net30_13', 'net30_14', 'net30_15', 'net30_16', '0&sftreg4_otabias', '2e-6']
sftreg4
vmm types: 4x4, 8x8, 12x12, 16x16: 0 0 0 0
/home/ubuntu/rasp30/vtr_release/vpr/vpr /home/ubuntu/rasp30/vpr2swcs/./arch/rasp3_vmm_arch.xml -route /home/ubuntu/RASP_Workspace/test_20160816_vd_sr_vmm16x16_sr_sr_itg_sr_adc/vd_sr_vmm16x16_sr_sr_itg_sr_adc  -route_chan_width 17 -nodisp -timing_analysis off
net11_1
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net19_dummy22
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net19_dummy21
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net19_dummy12
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net19_dummy11
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net34_1
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net_floated_3
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net_floated_1
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_16
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_15
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_14
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_13
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_12
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_11
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_10
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_9
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_8
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_7
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_6
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_5
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_4
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_3
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_2
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net10_1
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
net18_1
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
gnd_dig
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
fbout_2_1
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
out_ramp_adc
['open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open', 'open']
 ------------- (net10_9) ------------- 
|  OPIN  (6,7) --> CHANX  (6,7) T/P:  3 20 |  cab [ 6, 7] CHANX  (189,663) T3 O4 SWC 
| CHANX  (6,7) --> CHANY  (6,7) T/P:  3 -1 | cab [ 7, 7] SBLOCK ws (223 807) SWC 
| CHANY  (6,7) --> CHANY  (6,6) T/P:  3 -1 | cab [ 7, 6] SBLOCK ns (223 838) SWC 
| CHANY  (6,6) --> CHANY  (6,5) T/P:  3 -1 | cab [ 7, 5] SBLOCK ns (223 837) SWC 
| CHANY  (6,5) --> CHANY  (6,4) T/P:  3 -1 | cab [ 7, 4] SBLOCK ns (223 836) SWC 
| CHANY  (6,4) --> CHANX  (7,3) T/P:  3 -1 | cab [ 7, 3] SBLOCK ne (223 851) SWC 
| CHANX  (7,3) --> CHANX  (8,3) T/P:  3 -1 | clb [ 8, 3] SBLOCK we (255 1027) SWC 
| CHANX  (8,3) --> CHANY  (8,3) T/P:  3 -1 | clb [ 9, 3] SBLOCK ws (289 963) SWC 
| CHANY  (8,3) --> CHANX  (9,2) T/P:  3 -1 | clb [ 9, 2] SBLOCK ne (289 1010) SWC 
| CHANX  (9,2) --> CHANX (10,2) T/P:  3 -1 | cab_vmm [10, 2] SBLOCK we (325 866) SWC 
| CHANX (10,2) --> CHANY (10,3) T/P:  3 -1 | cab_vmm [11, 2] SBLOCK wn (359 818) SWC 
| CHANY (10,3) --> CHANY (10,4) T/P:  3 -1 | cab_vmm [11, 3] SBLOCK sn (359 835) SWC 
| CHANY (10,4) -->  IPIN (11,4) T/P:  3  0 | cab_vmm [11, 4] CHANY  (359,948) T3 XI0 ~~~~ PIN SINK ~~~~ || net (net10_9) -> pin 0 in 11 4
SWC 
 ------------- (net10_10) ------------- 
|  OPIN  (7,7) --> CHANX  (7,7) T/P: 13 20 |  cab [ 7, 7] CHANX  (211,663) T13 O4 SWC 
| CHANX  (7,7) --> CHANX  (8,7) T/P: 13 -1 | clb [ 8, 7] SBLOCK we (243 1031) SWC 
| CHANX  (8,7) --> CHANX  (9,7) T/P: 13 -1 | clb [ 9, 7] SBLOCK we (277 1031) SWC 
| CHANX  (9,7) --> CHANY  (9,7) T/P: 13 -1 | cab_vmm [10, 7] SBLOCK ws (313 807) SWC 
| CHANY  (9,7) --> CHANY  (9,6) T/P: 13 -1 | cab_vmm [10, 6] SBLOCK ns (313 838) SWC 
| CHANY  (9,6) --> CHANX (10,5) T/P: 13 -1 | cab_vmm [10, 5] SBLOCK ne (313 853) SWC 
| CHANX (10,5) --> CHANY (10,5) T/P: 13 -1 | cab_vmm [11, 5] SBLOCK ws (347 805) SWC 
| CHANY (10,5) --> CHANY (10,4) T/P: 13 -1 | cab_vmm [11, 4] SBLOCK ns (347 836) SWC 
| CHANY (10,4) -->  IPIN (11,4) T/P: 13  1 | cab_vmm [11, 4] CHANY  (347,964) T13 XI1 ~~~~ PIN SINK ~~~~ || net (net10_10) -> pin 1 in 11 4
SWC 
 ------------- (net10_11) ------------- 
|  OPIN  (6,8) --> CHANX  (6,8) T/P:  1 20 |  cab [ 6, 8] CHANX  (191,664) T1 O4 SWC 
| CHANX  (6,8) --> CHANX  (7,8) T/P:  1 -1 | cab [ 7, 8] SBLOCK we (225 872) SWC 
| CHANX  (7,8) --> CHANX  (8,8) T/P:  1 -1 | clb [ 8, 8] SBLOCK we (257 1032) SWC 
| CHANX  (8,8) --> CHANY  (8,8) T/P:  1 -1 | clb [ 9, 8] SBLOCK ws (291 968) SWC 
| CHANY  (8,8) --> CHANY  (8,7) T/P:  1 -1 | clb [ 9, 7] SBLOCK ns (291 999) SWC 
| CHANY  (8,7) --> CHANY  (8,6) T/P:  1 -1 | clb [ 9, 6] SBLOCK ns (291 998) SWC 
| CHANY  (8,6) --> CHANX  (9,5) T/P:  1 -1 | clb [ 9, 5] SBLOCK ne (291 1013) SWC 
| CHANX  (9,5) --> CHANX (10,5) T/P:  1 -1 | cab_vmm [10, 5] SBLOCK we (327 869) SWC 
| CHANX (10,5) --> CHANY (10,5) T/P:  1 -1 | cab_vmm [11, 5] SBLOCK ws (361 805) SWC 
| CHANY (10,5) --> CHANY (10,4) T/P:  1 -1 | cab_vmm [11, 4] SBLOCK ns (361 836) SWC 
| CHANY (10,4) -->  IPIN (11,4) T/P:  1  2 | cab_vmm [11, 4] CHANY  (361,980) T1 XI2 ~~~~ PIN SINK ~~~~ || net (net10_11) -> pin 2 in 11 4
SWC 
 ------------- (net10_12) ------------- 
|  OPIN  (7,8) --> CHANX  (7,8) T/P: 15 20 |  cab [ 7, 8] CHANX  (209,664) T15 O4 SWC 
| CHANX  (7,8) --> CHANX  (8,8) T/P: 15 -1 | clb [ 8, 8] SBLOCK we (241 1032) SWC 
| CHANX  (8,8) --> CHANY  (8,8) T/P: 15 -1 | clb [ 9, 8] SBLOCK ws (275 968) SWC 
| CHANY  (8,8) --> CHANY  (8,7) T/P: 15 -1 | clb [ 9, 7] SBLOCK ns (275 999) SWC 
| CHANY  (8,7) --> CHANY  (8,6) T/P: 15 -1 | clb [ 9, 6] SBLOCK ns (275 998) SWC 
| CHANY  (8,6) --> CHANY  (8,5) T/P: 15 -1 | clb [ 9, 5] SBLOCK ns (275 997) SWC 
| CHANY  (8,5) --> CHANY  (8,4) T/P: 15 -1 | clb [ 9, 4] SBLOCK ns (275 996) SWC 
| CHANY  (8,4) --> CHANX  (9,3) T/P: 15 -1 | clb [ 9, 3] SBLOCK ne (275 1011) SWC 
| CHANX  (9,3) --> CHANX (10,3) T/P: 15 -1 | cab_vmm [10, 3] SBLOCK we (311 867) SWC 
| CHANX (10,3) --> CHANY (10,4) T/P: 15 -1 | cab_vmm [11, 3] SBLOCK wn (345 819) SWC 
| CHANY (10,4) -->  IPIN (11,4) T/P: 15  3 | cab_vmm [11, 4] CHANY  (345,996) T15 XI3 ~~~~ PIN SINK ~~~~ || net (net10_12) -> pin 3 in 11 4
SWC 
 ------------- (net10_13) ------------- 
|  OPIN  (6,9) --> CHANX  (6,9) T/P:  8 20 |  cab [ 6, 9] CHANX  (183,665) T8 O4 SWC 
| CHANX  (6,9) --> CHANX  (7,9) T/P:  8 -1 | cab [ 7, 9] SBLOCK we (217 873) SWC 
| CHANX  (7,9) --> CHANX  (8,9) T/P:  8 -1 | clb [ 8, 9] SBLOCK we (249 1033) SWC 
| CHANX  (8,9) --> CHANY  (8,9) T/P:  8 -1 | clb [ 9, 9] SBLOCK ws (283 969) SWC 
| CHANY  (8,9) --> CHANY  (8,8) T/P:  8 -1 | clb [ 9, 8] SBLOCK ns (283 1000) SWC 
| CHANY  (8,8) --> CHANY  (8,7) T/P:  8 -1 | clb [ 9, 7] SBLOCK ns (283 999) SWC 
| CHANY  (8,7) --> CHANY  (8,6) T/P:  8 -1 | clb [ 9, 6] SBLOCK ns (283 998) SWC 
| CHANY  (8,6) --> CHANY  (8,5) T/P:  8 -1 | clb [ 9, 5] SBLOCK ns (283 997) SWC 
| CHANY  (8,5) --> CHANY  (8,4) T/P:  8 -1 | clb [ 9, 4] SBLOCK ns (283 996) SWC 
| CHANY  (8,4) --> CHANX  (9,3) T/P:  8 -1 | clb [ 9, 3] SBLOCK ne (283 1011) SWC 
| CHANX  (9,3) --> CHANX (10,3) T/P:  8 -1 | cab_vmm [10, 3] SBLOCK we (319 867) SWC 
| CHANX (10,3) --> CHANX (11,3) T/P:  8 -1 | cab_vmm [11, 3] SBLOCK we (353 867) SWC 
| CHANX (11,3) --> CHANY (11,4) T/P:  8 -1 | clb [12, 3] SBLOCK wn (385 979) SWC 
| CHANY (11,4) -->  IPIN (11,4) T/P:  8  4 |  clb [12, 4] CHANY  (385,628) T8 AXI4 ~~~~ PIN SINK ~~~~ || net (net10_13) -> pin 4 in 11 4
SWC 
 ------------- (net10_14) ------------- 
|  OPIN  (7,9) --> CHANX  (7,9) T/P:  7 20 |  cab [ 7, 9] CHANX  (218,665) T7 O4 SWC 
| CHANX  (7,9) --> CHANX  (8,9) T/P:  7 -1 | clb [ 8, 9] SBLOCK we (250 1033) SWC 
| CHANX  (8,9) --> CHANY  (8,9) T/P:  7 -1 | clb [ 9, 9] SBLOCK ws (284 969) SWC 
| CHANY  (8,9) --> CHANY  (8,8) T/P:  7 -1 | clb [ 9, 8] SBLOCK ns (284 1000) SWC 
| CHANY  (8,8) --> CHANY  (8,7) T/P:  7 -1 | clb [ 9, 7] SBLOCK ns (284 999) SWC 
| CHANY  (8,7) --> CHANY  (8,6) T/P:  7 -1 | clb [ 9, 6] SBLOCK ns (284 998) SWC 
| CHANY  (8,6) --> CHANY  (8,5) T/P:  7 -1 | clb [ 9, 5] SBLOCK ns (284 997) SWC 
| CHANY  (8,5) --> CHANY  (8,4) T/P:  7 -1 | clb [ 9, 4] SBLOCK ns (284 996) SWC 
| CHANY  (8,4) --> CHANX  (9,3) T/P:  7 -1 | clb [ 9, 3] SBLOCK ne (284 1011) SWC 
| CHANX  (9,3) --> CHANX (10,3) T/P:  7 -1 | cab_vmm [10, 3] SBLOCK we (320 867) SWC 
| CHANX (10,3) --> CHANX (11,3) T/P:  7 -1 | cab_vmm [11, 3] SBLOCK we (354 867) SWC 
| CHANX (11,3) --> CHANY (11,4) T/P:  7 -1 | clb [12, 3] SBLOCK wn (386 979) SWC 
| CHANY (11,4) -->  IPIN (11,4) T/P:  7  5 |  clb [12, 4] CHANY  (386,644) T7 AXI5 ~~~~ PIN SINK ~~~~ || net (net10_14) -> pin 5 in 11 4
SWC 
 ------------- (net10_1) ------------- 
|  OPIN  (6,3) --> CHANX  (6,3) T/P:  5 20 |  cab [ 6, 3] CHANX  (187,659) T5 O4 SWC 
| CHANX  (6,3) --> CHANX  (7,3) T/P:  5 -1 | cab [ 7, 3] SBLOCK we (221 867) SWC 
| CHANX  (7,3) --> CHANX  (8,3) T/P:  5 -1 | clb [ 8, 3] SBLOCK we (253 1027) SWC 
| CHANX  (8,3) --> CHANX  (9,3) T/P:  5 -1 | clb [ 9, 3] SBLOCK we (287 1027) SWC 
| CHANX  (9,3) --> CHANX (10,3) T/P:  5 -1 | cab_vmm [10, 3] SBLOCK we (323 867) SWC 
| CHANX (10,3) --> CHANX (11,3) T/P:  5 -1 | cab_vmm [11, 3] SBLOCK we (357 867) SWC 
| CHANX (11,3) --> CHANY (11,4) T/P:  5 -1 | clb [12, 3] SBLOCK wn (389 979) SWC 
| CHANY (11,4) -->  IPIN (11,4) T/P:  5  6 |  clb [12, 4] CHANY  (389,660) T5 AXI6 ~~~~ PIN SINK ~~~~ || net (net10_1) -> pin 6 in 11 4
SWC 
 ------------- (net10_2) ------------- 
|  OPIN  (7,3) --> CHANX  (7,3) T/P:  0 20 |  cab [ 7, 3] CHANX  (226,659) T0 O4 SWC 
| CHANX  (7,3) --> CHANX  (8,3) T/P:  0 -1 | clb [ 8, 3] SBLOCK we (258 1027) SWC 
| CHANX  (8,3) --> CHANX  (9,3) T/P:  0 -1 | clb [ 9, 3] SBLOCK we (292 1027) SWC 
| CHANX  (9,3) --> CHANX (10,3) T/P:  0 -1 | cab_vmm [10, 3] SBLOCK we (328 867) SWC 
| CHANX (10,3) --> CHANX (11,3) T/P:  0 -1 | cab_vmm [11, 3] SBLOCK we (362 867) SWC 
| CHANX (11,3) --> CHANY (11,4) T/P:  0 -1 | clb [12, 3] SBLOCK wn (394 979) SWC 
| CHANY (11,4) -->  IPIN (11,4) T/P:  0  7 |  clb [12, 4] CHANY  (394,676) T0 AXI7 ~~~~ PIN SINK ~~~~ || net (net10_2) -> pin 7 in 11 4
SWC 
 ------------- (net10_3) ------------- 
|  OPIN  (6,4) --> CHANX  (6,4) T/P: 15 20 |  cab [ 6, 4] CHANX  (175,660) T15 O4 SWC 
| CHANX  (6,4) --> CHANX  (7,4) T/P: 15 -1 | cab [ 7, 4] SBLOCK we (209 868) SWC 
| CHANX  (7,4) --> CHANX  (8,4) T/P: 15 -1 | clb [ 8, 4] SBLOCK we (241 1028) SWC 
| CHANX  (8,4) --> CHANX  (9,4) T/P: 15 -1 | clb [ 9, 4] SBLOCK we (275 1028) SWC 
| CHANX  (9,4) --> CHANY  (9,5) T/P: 15 -1 | cab_vmm [10, 4] SBLOCK wn (311 820) SWC 
| CHANY  (9,5) --> CHANX (10,5) T/P: 15 -1 | cab_vmm [10, 5] SBLOCK se (311 789) SWC 
| CHANX (10,5) --> CHANX (11,5) T/P: 15 -1 | cab_vmm [11, 5] SBLOCK we (345 869) SWC 
| CHANX (11,5) --> CHANX (12,5) T/P: 15 -1 | clb [12, 5] SBLOCK we (377 1029) SWC 
| CHANX (12,5) --> CHANY (12,5) T/P: 15 -1 | clb [13, 5] SBLOCK ws (411 965) SWC 
| CHANY (12,5) --> CHANX (12,4) T/P: 15 -1 | clb [13, 4] SBLOCK nw (411 980) SWC 
| CHANX (12,4) --> CHANX (11,4) T/P: 15 -1 | clb [12, 4] SBLOCK ew (377 1028) SWC 
| CHANX (11,4) -->  IPIN (11,4) T/P: 15  8 | cab_vmm [11, 4] CHANX  (345,580) T15 I8 ~~~~ PIN SINK ~~~~ || net (net10_3) -> pin 8 in 11 4
SWC 
 ------------- (net10_4) ------------- 
|  OPIN  (7,4) --> CHANX  (7,4) T/P: 11 20 |  cab [ 7, 4] CHANX  (214,660) T11 O4 SWC 
| CHANX  (7,4) --> CHANX  (8,4) T/P: 11 -1 | clb [ 8, 4] SBLOCK we (246 1028) SWC 
| CHANX  (8,4) --> CHANY  (8,4) T/P: 11 -1 | clb [ 9, 4] SBLOCK ws (280 964) SWC 
| CHANY  (8,4) --> CHANX  (9,3) T/P: 11 -1 | clb [ 9, 3] SBLOCK ne (280 1011) SWC 
| CHANX  (9,3) --> CHANX (10,3) T/P: 11 -1 | cab_vmm [10, 3] SBLOCK we (316 867) SWC 
| CHANX (10,3) --> CHANX (11,3) T/P: 11 -1 | cab_vmm [11, 3] SBLOCK we (350 867) SWC 
| CHANX (11,3) --> CHANY (11,4) T/P: 11 -1 | clb [12, 3] SBLOCK wn (382 979) SWC 
| CHANY (11,4) --> CHANX (11,4) T/P: 11 -1 | clb [12, 4] SBLOCK sw (382 964) SWC 
| CHANX (11,4) -->  IPIN (11,4) T/P: 11  9 | cab_vmm [11, 4] CHANX  (350,596) T11 I9 ~~~~ PIN SINK ~~~~ || net (net10_4) -> pin 9 in 11 4
SWC 
 ------------- (net10_5) ------------- 
|  OPIN  (6,5) --> CHANX  (6,5) T/P: 13 20 |  cab [ 6, 5] CHANX  (177,661) T13 O4 SWC 
| CHANX  (6,5) --> CHANX  (7,5) T/P: 13 -1 | cab [ 7, 5] SBLOCK we (211 869) SWC 
| CHANX  (7,5) --> CHANX  (8,5) T/P: 13 -1 | clb [ 8, 5] SBLOCK we (243 1029) SWC 
| CHANX  (8,5) --> CHANY  (8,5) T/P: 13 -1 | clb [ 9, 5] SBLOCK ws (277 965) SWC 
| CHANY  (8,5) --> CHANY  (8,4) T/P: 13 -1 | clb [ 9, 4] SBLOCK ns (277 996) SWC 
| CHANY  (8,4) --> CHANX  (9,3) T/P: 13 -1 | clb [ 9, 3] SBLOCK ne (277 1011) SWC 
| CHANX  (9,3) --> CHANX (10,3) T/P: 13 -1 | cab_vmm [10, 3] SBLOCK we (313 867) SWC 
| CHANX (10,3) --> CHANX (11,3) T/P: 13 -1 | cab_vmm [11, 3] SBLOCK we (347 867) SWC 
| CHANX (11,3) -->  IPIN (11,4) T/P: 13 10 | cab_vmm [11, 3] CHANX  (347,675) T13 XI10 ~~~~ PIN SINK ~~~~ || net (net10_5) -> pin 10 in 11 4
SWC 
 ------------- (net10_6) ------------- 
|  OPIN  (7,5) --> CHANX  (7,5) T/P: 12 20 |  cab [ 7, 5] CHANX  (213,661) T12 O4 SWC 
| CHANX  (7,5) --> CHANX  (8,5) T/P: 12 -1 | clb [ 8, 5] SBLOCK we (245 1029) SWC 
| CHANX  (8,5) --> CHANY  (8,5) T/P: 12 -1 | clb [ 9, 5] SBLOCK ws (279 965) SWC 
| CHANY  (8,5) --> CHANY  (8,4) T/P: 12 -1 | clb [ 9, 4] SBLOCK ns (279 996) SWC 
| CHANY  (8,4) --> CHANX  (9,3) T/P: 12 -1 | clb [ 9, 3] SBLOCK ne (279 1011) SWC 
| CHANX  (9,3) --> CHANX (10,3) T/P: 12 -1 | cab_vmm [10, 3] SBLOCK we (315 867) SWC 
| CHANX (10,3) --> CHANX (11,3) T/P: 12 -1 | cab_vmm [11, 3] SBLOCK we (349 867) SWC 
| CHANX (11,3) -->  IPIN (11,4) T/P: 12 11 | cab_vmm [11, 3] CHANX  (349,691) T12 XI11 ~~~~ PIN SINK ~~~~ || net (net10_6) -> pin 11 in 11 4
SWC 
 ------------- (net4_1) ------------- 
|  OPIN (13,0) --> CHANX (13,0) T/P: 10  4 | io_sd [13, 0] CHANX  (426,288) T10 I7 SWC 
| CHANX (13,0) --> CHANX (12,0) T/P: 10 -1 | io_sd [13, 0] SBLOCK ew (415 352) SWC 
| CHANX (12,0) --> CHANY (11,1) T/P: 10 -1 | io_sd [12, 0] SBLOCK en (381 336) SWC 
| CHANY (11,1) --> CHANY (11,2) T/P: 10 -1 | clb [12, 1] SBLOCK sn (383 993) SWC 
| CHANY (11,2) --> CHANY (11,3) T/P: 10 -1 | clb [12, 2] SBLOCK sn (383 994) SWC 
| CHANY (11,3) --> CHANY (11,4) T/P: 10 -1 | clb [12, 3] SBLOCK sn (383 995) SWC 
| CHANY (11,4) --> CHANX (11,4) T/P: 10 -1 | clb [12, 4] SBLOCK sw (383 964) SWC 
| CHANX (11,4) -->  IPIN (11,4) T/P: 10 13 | cab_vmm [11, 4] CHANX  (351,612) T10 I13 ~~~~ PIN SINK ~~~~ || net (net4_1) -> pin 13 in 11 4
SWC 
 ------------- (gnd_dig) ------------- 
|  OPIN  (3,3) --> CHANX  (3,3) T/P: 16 20 |  cab [ 3, 3] CHANX  (72,659) T16 O4 SWC 
| CHANX  (3,3) --> CHANX  (4,3) T/P: 16 -1 | clb [ 4, 3] SBLOCK we (104 1027) SWC 
| CHANX  (4,3) --> CHANX  (5,3) T/P: 16 -1 | clb [ 5, 3] SBLOCK we (138 1027) SWC 
| CHANX  (5,3) --> CHANX  (6,3) T/P: 16 -1 | cab [ 6, 3] SBLOCK we (174 867) SWC 
| CHANX  (6,3) --> CHANX  (7,3) T/P: 16 -1 | cab [ 7, 3] SBLOCK we (208 867) SWC 
| CHANX  (7,3) --> CHANX  (8,3) T/P: 16 -1 | clb [ 8, 3] SBLOCK we (240 1027) SWC 
| CHANX  (8,3) --> CHANX  (9,3) T/P: 16 -1 | clb [ 9, 3] SBLOCK we (274 1027) SWC 
| CHANX  (9,3) --> CHANY  (9,3) T/P: 16 -1 | cab_vmm [10, 3] SBLOCK ws (310 803) SWC 
| CHANY  (9,3) --> CHANX (10,2) T/P: 16 -1 | cab_vmm [10, 2] SBLOCK ne (310 850) SWC 
| CHANX (10,2) -->  IPIN (10,2) T/P: 16 14 | cab_vmm [10, 2] CHANX  (310,626) T16 I14 ~~~~ PIN SINK ~~~~ || net (gnd_dig) -> pin 14 in 10 2
SWC 
| CHANY  (9,3) --> CHANY  (9,4) T/P: 16 -1 | cab_vmm [10, 3] SBLOCK sn (310 835) SWC 
| CHANY  (9,4) --> CHANX (10,4) T/P: 16 -1 | cab_vmm [10, 4] SBLOCK se (310 788) SWC 
| CHANX (10,4) -->  IPIN (10,4) T/P: 16 14 | cab_vmm [10, 4] CHANX  (310,628) T16 I14 ~~~~ PIN SINK ~~~~ || net (gnd_dig) -> pin 14 in 10 4
SWC 
| CHANX (10,4) --> CHANX (11,4) T/P: 16 -1 | cab_vmm [11, 4] SBLOCK we (344 868) SWC 
| CHANX (11,4) -->  IPIN (11,4) T/P: 16 14 | cab_vmm [11, 4] CHANX  (344,628) T16 I14 ~~~~ PIN SINK ~~~~ || net (gnd_dig) -> pin 14 in 11 4
SWC 
| CHANX (11,4) --> CHANX (12,4) T/P: 16 -1 | clb [12, 4] SBLOCK we (376 1028) SWC 
| CHANX (12,4) --> CHANY (12,5) T/P: 16 -1 | clb [13, 4] SBLOCK wn (410 980) SWC 
| CHANY (12,5) --> CHANY (12,6) T/P: 16 -1 | clb [13, 5] SBLOCK sn (410 997) SWC 
| CHANY (12,6) --> CHANX (12,6) T/P: 16 -1 | clb [13, 6] SBLOCK sw (410 966) SWC 
| CHANX (12,6) --> CHANX (11,6) T/P: 16 -1 | clb [12, 6] SBLOCK ew (376 1030) SWC 
| CHANX (11,6) -->  IPIN (11,6) T/P: 16 14 | cab_vmm [11, 6] CHANX  (344,630) T16 I14 ~~~~ PIN SINK ~~~~ || net (gnd_dig) -> pin 14 in 11 6
SWC 
 ------------- (net6_1) ------------- 
|  OPIN (13,0) --> CHANX (13,0) T/P: 12  7 | io_sd [13, 0] CHANX  (424,304) T12 I11 SWC 
| CHANX (13,0) --> CHANX (12,0) T/P: 12 -1 | io_sd [13, 0] SBLOCK ew (413 352) SWC 
| CHANX (12,0) --> CHANY (11,1) T/P: 12 -1 | io_sd [12, 0] SBLOCK en (379 336) SWC 
| CHANY (11,1) --> CHANY (11,2) T/P: 12 -1 | clb [12, 1] SBLOCK sn (381 993) SWC 
| CHANY (11,2) --> CHANY (11,3) T/P: 12 -1 | clb [12, 2] SBLOCK sn (381 994) SWC 
| CHANY (11,3) --> CHANY (11,4) T/P: 12 -1 | clb [12, 3] SBLOCK sn (381 995) SWC 
| CHANY (11,4) --> CHANX (11,4) T/P: 12 -1 | clb [12, 4] SBLOCK sw (381 964) SWC 
| CHANX (11,4) -->  IPIN (11,4) T/P: 12 15 | cab_vmm [11, 4] CHANX  (349,644) T12 I15 ~~~~ PIN SINK ~~~~ || net (net6_1) -> pin 15 in 11 4
SWC 
 ------------- (net10_15) ------------- 
|  OPIN (6,10) --> CHANX (6,10) T/P: 12 20 |  cab [ 6,10] CHANX  (179,666) T12 O4 SWC 
| CHANX (6,10) --> CHANX (7,10) T/P: 12 -1 | cab [ 7,10] SBLOCK we (213 874) SWC 
| CHANX (7,10) --> CHANY (7,10) T/P: 12 -1 | clb [ 8,10] SBLOCK ws (245 970) SWC 
| CHANY (7,10) --> CHANY  (7,9) T/P: 12 -1 | clb [ 8, 9] SBLOCK ns (245 1001) SWC 
| CHANY  (7,9) --> CHANY  (7,8) T/P: 12 -1 | clb [ 8, 8] SBLOCK ns (245 1000) SWC 
| CHANY  (7,8) --> CHANY  (7,7) T/P: 12 -1 | clb [ 8, 7] SBLOCK ns (245 999) SWC 
| CHANY  (7,7) --> CHANY  (7,6) T/P: 12 -1 | clb [ 8, 6] SBLOCK ns (245 998) SWC 
| CHANY  (7,6) --> CHANY  (7,5) T/P: 12 -1 | clb [ 8, 5] SBLOCK ns (245 997) SWC 
| CHANY  (7,5) --> CHANX  (8,4) T/P: 12 -1 | clb [ 8, 4] SBLOCK ne (245 1012) SWC 
| CHANX  (8,4) --> CHANX  (9,4) T/P: 12 -1 | clb [ 9, 4] SBLOCK we (279 1028) SWC 
| CHANX  (9,4) --> CHANX (10,4) T/P: 12 -1 | cab_vmm [10, 4] SBLOCK we (315 868) SWC 
| CHANX (10,4) --> CHANY (10,4) T/P: 12 -1 | cab_vmm [11, 4] SBLOCK ws (349 804) SWC 
| CHANY (10,4) -->  IPIN (11,4) T/P: 12 16 | cab_vmm [11, 4] CHANY  (349,1012) T12 XO0 ~~~~ PIN SINK ~~~~ || net (net10_15) -> pin 16 in 11 4
SWC 
 ------------- (net10_16) ------------- 
|  OPIN (7,10) --> CHANX (7,10) T/P: 10 20 |  cab [ 7,10] CHANX  (215,666) T10 O4 SWC 
| CHANX (7,10) --> CHANX (8,10) T/P: 10 -1 | clb [ 8,10] SBLOCK we (247 1034) SWC 
| CHANX (8,10) --> CHANY (8,10) T/P: 10 -1 | clb [ 9,10] SBLOCK ws (281 970) SWC 
| CHANY (8,10) --> CHANY  (8,9) T/P: 10 -1 | clb [ 9, 9] SBLOCK ns (281 1001) SWC 
| CHANY  (8,9) --> CHANY  (8,8) T/P: 10 -1 | clb [ 9, 8] SBLOCK ns (281 1000) SWC 
| CHANY  (8,8) --> CHANY  (8,7) T/P: 10 -1 | clb [ 9, 7] SBLOCK ns (281 999) SWC 
| CHANY  (8,7) --> CHANY  (8,6) T/P: 10 -1 | clb [ 9, 6] SBLOCK ns (281 998) SWC 
| CHANY  (8,6) --> CHANY  (8,5) T/P: 10 -1 | clb [ 9, 5] SBLOCK ns (281 997) SWC 
| CHANY  (8,5) --> CHANX  (9,4) T/P: 10 -1 | clb [ 9, 4] SBLOCK ne (281 1012) SWC 
| CHANX  (9,4) --> CHANX (10,4) T/P: 10 -1 | cab_vmm [10, 4] SBLOCK we (317 868) SWC 
| CHANX (10,4) --> CHANY (10,4) T/P: 10 -1 | cab_vmm [11, 4] SBLOCK ws (351 804) SWC 
| CHANY (10,4) -->  IPIN (11,4) T/P: 10 17 | cab_vmm [11, 4] CHANY  (351,1028) T10 XO1 ~~~~ PIN SINK ~~~~ || net (net10_16) -> pin 17 in 11 4
SWC 
 ------------- (net10_7) ------------- 
|  OPIN  (6,6) --> CHANX  (6,6) T/P:  6 20 |  cab [ 6, 6] CHANX  (186,662) T6 O4 SWC 
| CHANX  (6,6) --> CHANX  (7,6) T/P:  6 -1 | cab [ 7, 6] SBLOCK we (220 870) SWC 
| CHANX  (7,6) --> CHANX  (8,6) T/P:  6 -1 | clb [ 8, 6] SBLOCK we (252 1030) SWC 
| CHANX  (8,6) --> CHANY  (8,6) T/P:  6 -1 | clb [ 9, 6] SBLOCK ws (286 966) SWC 
| CHANY  (8,6) --> CHANY  (8,5) T/P:  6 -1 | clb [ 9, 5] SBLOCK ns (286 997) SWC 
| CHANY  (8,5) --> CHANY  (8,4) T/P:  6 -1 | clb [ 9, 4] SBLOCK ns (286 996) SWC 
| CHANY  (8,4) --> CHANX  (9,3) T/P:  6 -1 | clb [ 9, 3] SBLOCK ne (286 1011) SWC 
| CHANX  (9,3) --> CHANX (10,3) T/P:  6 -1 | cab_vmm [10, 3] SBLOCK we (322 867) SWC 
| CHANX (10,3) --> CHANX (11,3) T/P:  6 -1 | cab_vmm [11, 3] SBLOCK we (356 867) SWC 
| CHANX (11,3) --> CHANY (11,4) T/P:  6 -1 | clb [12, 3] SBLOCK wn (388 979) SWC 
| CHANY (11,4) -->  IPIN (11,4) T/P:  6 18 |  clb [12, 4] CHANY  (388,692) T6 AXO2 ~~~~ PIN SINK ~~~~ || net (net10_7) -> pin 18 in 11 4
SWC 
 ------------- (net10_8) ------------- 
|  OPIN  (7,6) --> CHANX  (7,6) T/P:  4 20 |  cab [ 7, 6] CHANX  (222,662) T4 O4 SWC 
| CHANX  (7,6) --> CHANX  (8,6) T/P:  4 -1 | clb [ 8, 6] SBLOCK we (254 1030) SWC 
| CHANX  (8,6) --> CHANY  (8,6) T/P:  4 -1 | clb [ 9, 6] SBLOCK ws (288 966) SWC 
| CHANY  (8,6) --> CHANY  (8,5) T/P:  4 -1 | clb [ 9, 5] SBLOCK ns (288 997) SWC 
| CHANY  (8,5) --> CHANY  (8,4) T/P:  4 -1 | clb [ 9, 4] SBLOCK ns (288 996) SWC 
| CHANY  (8,4) --> CHANX  (9,3) T/P:  4 -1 | clb [ 9, 3] SBLOCK ne (288 1011) SWC 
| CHANX  (9,3) --> CHANX (10,3) T/P:  4 -1 | cab_vmm [10, 3] SBLOCK we (324 867) SWC 
| CHANX (10,3) --> CHANX (11,3) T/P:  4 -1 | cab_vmm [11, 3] SBLOCK we (358 867) SWC 
| CHANX (11,3) --> CHANY (11,4) T/P:  4 -1 | clb [12, 3] SBLOCK wn (390 979) SWC 
| CHANY (11,4) -->  IPIN (11,4) T/P:  4 19 |  clb [12, 4] CHANY  (390,708) T4 AXO3 ~~~~ PIN SINK ~~~~ || net (net10_8) -> pin 19 in 11 4
SWC 
 ------------- (net11_1) ------------- 
|  OPIN (11,4) --> CHANX (11,4) T/P:  3 24 | cab_vmm [11, 4] CHANX  (359,660) T3 O4 SWC 
| CHANX (11,4) --> CHANX (10,4) T/P:  3 -1 | cab_vmm [11, 4] SBLOCK ew (359 868) SWC 
| CHANX (10,4) --> CHANX  (9,4) T/P:  3 -1 | cab_vmm [10, 4] SBLOCK ew (325 868) SWC 
| CHANX  (9,4) --> CHANX  (8,4) T/P:  3 -1 | clb [ 9, 4] SBLOCK ew (289 1028) SWC 
| CHANX  (8,4) --> CHANY  (7,4) T/P:  3 -1 | clb [ 8, 4] SBLOCK es (255 948) SWC 
| CHANY  (7,4) --> CHANY  (7,3) T/P:  3 -1 | clb [ 8, 3] SBLOCK ns (255 995) SWC 
| CHANY  (7,3) --> CHANY  (7,2) T/P:  3 -1 | clb [ 8, 2] SBLOCK ns (255 994) SWC 
| CHANY  (7,2) --> CHANY  (7,1) T/P:  3 -1 | clb [ 8, 1] SBLOCK ns (255 993) SWC 
| CHANY  (7,1) --> CHANX  (7,0) T/P:  3 -1 | io_sd [ 8, 0] SBLOCK nw (243 400) SWC 
| CHANX  (7,0) -->  IPIN  (7,1) T/P:  3 11 | io_sa [ 7, 0] CHANX  (233,384) T3 XI11 ~~~~ PIN SINK ~~~~ || net (net11_1) -> pin 11 in 7 1
SWC 
 ------------- (net19_9) ------------- 
|  OPIN (10,4) --> CHANY  (9,4) T/P:  7 28 | cab_vmm [10, 4] CHANY  (320,948) T7 XI0 SWC 
| CHANY  (9,4) --> CHANX (10,4) T/P:  7 -1 | cab_vmm [10, 4] SBLOCK se (320 788) SWC 
| CHANX (10,4) --> CHANY (10,5) T/P:  7 -1 | cab_vmm [11, 4] SBLOCK wn (354 820) SWC 
| CHANY (10,5) -->  IPIN (11,5) T/P:  7  0 | cab_vmm [11, 5] CHANY  (354,949) T7 XI0 ~~~~ PIN SINK ~~~~ || net (net19_9) -> pin 0 in 11 5
SWC 
| CHANY (10,5) --> CHANY (10,6) T/P:  7 -1 | cab_vmm [11, 5] SBLOCK sn (354 837) SWC 
| CHANY (10,6) --> CHANY (10,7) T/P:  7 -1 | cab_vmm [11, 6] SBLOCK sn (354 838) SWC 
| CHANY (10,7) -->  IPIN (11,7) T/P:  7  0 | cab_vmm [11, 7] CHANY  (354,951) T7 XI0 ~~~~ PIN SINK ~~~~ || net (net19_9) -> pin 0 in 11 7
SWC 
 ------------- (net19_10) ------------- 
|  OPIN (10,4) --> CHANY  (9,4) T/P:  2 29 | cab_vmm [10, 4] CHANY  (326,964) T2 XI1 SWC 
| CHANY  (9,4) --> CHANX (10,4) T/P:  2 -1 | cab_vmm [10, 4] SBLOCK se (326 788) SWC 
| CHANX (10,4) --> CHANY (10,5) T/P:  2 -1 | cab_vmm [11, 4] SBLOCK wn (360 820) SWC 
| CHANY (10,5) -->  IPIN (11,5) T/P:  2  1 | cab_vmm [11, 5] CHANY  (360,965) T2 XI1 ~~~~ PIN SINK ~~~~ || net (net19_10) -> pin 1 in 11 5
SWC 
|  OPIN (10,4) --> CHANY  (9,4) T/P: 14 29 | cab_vmm [10, 4] CHANY  (312,964) T14 XI1 SWC 
| CHANY  (9,4) --> CHANX  (9,4) T/P: 14 -1 | cab_vmm [10, 4] SBLOCK sw (312 804) SWC 
| CHANX  (9,4) --> CHANY  (8,5) T/P: 14 -1 | clb [ 9, 4] SBLOCK en (276 1012) SWC 
| CHANY  (8,5) --> CHANY  (8,6) T/P: 14 -1 | clb [ 9, 5] SBLOCK sn (276 997) SWC 
| CHANY  (8,6) --> CHANX  (9,6) T/P: 14 -1 | clb [ 9, 6] SBLOCK se (276 950) SWC 
| CHANX  (9,6) --> CHANX (10,6) T/P: 14 -1 | cab_vmm [10, 6] SBLOCK we (312 870) SWC 
| CHANX (10,6) --> CHANY (10,7) T/P: 14 -1 | cab_vmm [11, 6] SBLOCK wn (346 822) SWC 
| CHANY (10,7) -->  IPIN (11,7) T/P: 14  1 | cab_vmm [11, 7] CHANY  (346,967) T14 XI1 ~~~~ PIN SINK ~~~~ || net (net19_10) -> pin 1 in 11 7
SWC 
 ------------- (net19_11) ------------- 
|  OPIN (10,4) --> CHANY  (9,4) T/P:  6 30 | cab_vmm [10, 4] CHANY  (322,980) T6 XI2 SWC 
| CHANY  (9,4) --> CHANX (10,4) T/P:  6 -1 | cab_vmm [10, 4] SBLOCK se (322 788) SWC 
| CHANX (10,4) --> CHANY (10,5) T/P:  6 -1 | cab_vmm [11, 4] SBLOCK wn (356 820) SWC 
| CHANY (10,5) -->  IPIN (11,5) T/P:  6  2 | cab_vmm [11, 5] CHANY  (356,981) T6 XI2 ~~~~ PIN SINK ~~~~ || net (net19_11) -> pin 2 in 11 5
SWC 
| CHANY (10,5) --> CHANY (10,6) T/P:  6 -1 | cab_vmm [11, 5] SBLOCK sn (356 837) SWC 
| CHANY (10,6) --> CHANY (10,7) T/P:  6 -1 | cab_vmm [11, 6] SBLOCK sn (356 838) SWC 
| CHANY (10,7) -->  IPIN (11,7) T/P:  6  2 | cab_vmm [11, 7] CHANY  (356,983) T6 XI2 ~~~~ PIN SINK ~~~~ || net (net19_11) -> pin 2 in 11 7
SWC 
 ------------- (net19_12) ------------- 
|  OPIN (10,4) --> CHANY  (9,4) T/P: 15 31 | cab_vmm [10, 4] CHANY  (311,996) T15 XI3 SWC 
| CHANY  (9,4) --> CHANX (10,4) T/P: 15 -1 | cab_vmm [10, 4] SBLOCK se (311 788) SWC 
| CHANX (10,4) --> CHANY (10,5) T/P: 15 -1 | cab_vmm [11, 4] SBLOCK wn (345 820) SWC 
| CHANY (10,5) -->  IPIN (11,5) T/P: 15  3 | cab_vmm [11, 5] CHANY  (345,997) T15 XI3 ~~~~ PIN SINK ~~~~ || net (net19_12) -> pin 3 in 11 5
SWC 
| CHANY (10,5) --> CHANY (10,6) T/P: 15 -1 | cab_vmm [11, 5] SBLOCK sn (345 837) SWC 
| CHANY (10,6) --> CHANY (10,7) T/P: 15 -1 | cab_vmm [11, 6] SBLOCK sn (345 838) SWC 
| CHANY (10,7) -->  IPIN (11,7) T/P: 15  3 | cab_vmm [11, 7] CHANY  (345,999) T15 XI3 ~~~~ PIN SINK ~~~~ || net (net19_12) -> pin 3 in 11 7
SWC 
 ------------- (net19_13) ------------- 
|  OPIN (10,4) --> CHANY (10,4) T/P:  2 32 | cab_vmm [11, 4] CHANY  (360,1044) T2 I4 SWC 
| CHANY (10,4) --> CHANX (11,4) T/P:  2 -1 | cab_vmm [11, 4] SBLOCK se (360 788) SWC 
| CHANX (11,4) --> CHANY (11,5) T/P:  2 -1 | clb [12, 4] SBLOCK wn (392 980) SWC 
| CHANY (11,5) -->  IPIN (11,5) T/P:  2  4 |  clb [12, 5] CHANY  (392,629) T2 AXI4 ~~~~ PIN SINK ~~~~ || net (net19_13) -> pin 4 in 11 5
SWC 
| CHANY (11,5) --> CHANY (11,6) T/P:  2 -1 | clb [12, 5] SBLOCK sn (392 997) SWC 
| CHANY (11,6) --> CHANY (11,7) T/P:  2 -1 | clb [12, 6] SBLOCK sn (392 998) SWC 
| CHANY (11,7) -->  IPIN (11,7) T/P:  2  4 |  clb [12, 7] CHANY  (392,631) T2 AXI4 ~~~~ PIN SINK ~~~~ || net (net19_13) -> pin 4 in 11 7
SWC 
 ------------- (net19_14) ------------- 
|  OPIN (10,4) --> CHANY (10,4) T/P: 16 33 | cab_vmm [11, 4] CHANY  (344,1060) T16 I5 SWC 
| CHANY (10,4) --> CHANX (11,3) T/P: 16 -1 | cab_vmm [11, 3] SBLOCK ne (344 851) SWC 
| CHANX (11,3) --> CHANY (11,4) T/P: 16 -1 | clb [12, 3] SBLOCK wn (376 979) SWC 
| CHANY (11,4) --> CHANY (11,5) T/P: 16 -1 | clb [12, 4] SBLOCK sn (376 996) SWC 
| CHANY (11,5) -->  IPIN (11,5) T/P: 16  5 |  clb [12, 5] CHANY  (376,645) T16 AXI5 ~~~~ PIN SINK ~~~~ || net (net19_14) -> pin 5 in 11 5
SWC 
| CHANY (11,5) --> CHANY (11,6) T/P: 16 -1 | clb [12, 5] SBLOCK sn (376 997) SWC 
| CHANY (11,6) --> CHANY (11,7) T/P: 16 -1 | clb [12, 6] SBLOCK sn (376 998) SWC 
| CHANY (11,7) -->  IPIN (11,7) T/P: 16  5 |  clb [12, 7] CHANY  (376,647) T16 AXI5 ~~~~ PIN SINK ~~~~ || net (net19_14) -> pin 5 in 11 7
SWC 
 ------------- (net19_15) ------------- 
|  OPIN (10,4) --> CHANY  (9,4) T/P:  4 20 | cab_vmm [10, 4] CHANY  (324,1012) T4 XO0 SWC 
| CHANY  (9,4) --> CHANX (10,4) T/P:  4 -1 | cab_vmm [10, 4] SBLOCK se (324 788) SWC 
| CHANX (10,4) --> CHANX (11,4) T/P:  4 -1 | cab_vmm [11, 4] SBLOCK we (358 868) SWC 
| CHANX (11,4) --> CHANY (11,5) T/P:  4 -1 | clb [12, 4] SBLOCK wn (390 980) SWC 
| CHANY (11,5) -->  IPIN (11,5) T/P:  4  6 |  clb [12, 5] CHANY  (390,661) T4 AXI6 ~~~~ PIN SINK ~~~~ || net (net19_15) -> pin 6 in 11 5
SWC 
| CHANY (11,5) --> CHANY (11,6) T/P:  4 -1 | clb [12, 5] SBLOCK sn (390 997) SWC 
| CHANY (11,6) --> CHANY (11,7) T/P:  4 -1 | clb [12, 6] SBLOCK sn (390 998) SWC 
| CHANY (11,7) -->  IPIN (11,7) T/P:  4  6 |  clb [12, 7] CHANY  (390,663) T4 AXI6 ~~~~ PIN SINK ~~~~ || net (net19_15) -> pin 6 in 11 7
SWC 
 ------------- (net19_16) ------------- 
|  OPIN (10,4) --> CHANY  (9,4) T/P: 13 21 | cab_vmm [10, 4] CHANY  (313,1028) T13 XO1 SWC 
| CHANY  (9,4) --> CHANX (10,4) T/P: 13 -1 | cab_vmm [10, 4] SBLOCK se (313 788) SWC 
| CHANX (10,4) --> CHANX (11,4) T/P: 13 -1 | cab_vmm [11, 4] SBLOCK we (347 868) SWC 
| CHANX (11,4) --> CHANY (11,5) T/P: 13 -1 | clb [12, 4] SBLOCK wn (379 980) SWC 
| CHANY (11,5) -->  IPIN (11,5) T/P: 13  7 |  clb [12, 5] CHANY  (379,677) T13 AXI7 ~~~~ PIN SINK ~~~~ || net (net19_16) -> pin 7 in 11 5
SWC 
| CHANY (11,5) --> CHANY (11,6) T/P: 13 -1 | clb [12, 5] SBLOCK sn (379 997) SWC 
| CHANY (11,6) --> CHANY (11,7) T/P: 13 -1 | clb [12, 6] SBLOCK sn (379 998) SWC 
| CHANY (11,7) -->  IPIN (11,7) T/P: 13  7 |  clb [12, 7] CHANY  (379,679) T13 AXI7 ~~~~ PIN SINK ~~~~ || net (net19_16) -> pin 7 in 11 7
SWC 
 ------------- (net19_internal_9) ------------- 
|  OPIN (10,2) --> CHANY  (9,2) T/P:  1 28 | cab_vmm [10, 2] CHANY  (327,946) T1 XI0 SWC 
| CHANY  (9,2) --> CHANY  (9,3) T/P:  1 -1 | cab_vmm [10, 2] SBLOCK sn (327 834) SWC 
| CHANY  (9,3) --> CHANY  (9,4) T/P:  1 -1 | cab_vmm [10, 3] SBLOCK sn (327 835) SWC 
| CHANY  (9,4) --> CHANY  (9,5) T/P:  1 -1 | cab_vmm [10, 4] SBLOCK sn (327 836) SWC 
| CHANY  (9,5) --> CHANY  (9,6) T/P:  1 -1 | cab_vmm [10, 5] SBLOCK sn (327 837) SWC 
| CHANY  (9,6) --> CHANY  (9,7) T/P:  1 -1 | cab_vmm [10, 6] SBLOCK sn (327 838) SWC 
| CHANY  (9,7) --> CHANX (10,7) T/P:  1 -1 | cab_vmm [10, 7] SBLOCK se (327 791) SWC 
| CHANX (10,7) -->  IPIN (10,7) T/P:  1  8 | cab_vmm [10, 7] CHANX  (327,583) T1 I8 ~~~~ PIN SINK ~~~~ || net (net19_internal_9) -> pin 8 in 10 7
SWC 
| CHANX (10,7) --> CHANX (11,7) T/P:  1 -1 | cab_vmm [11, 7] SBLOCK we (361 871) SWC 
| CHANX (11,7) -->  IPIN (11,7) T/P:  1  8 | cab_vmm [11, 7] CHANX  (361,583) T1 I8 ~~~~ PIN SINK ~~~~ || net (net19_internal_9) -> pin 8 in 11 7
SWC 
 ------------- (net19_internal_10) ------------- 
|  OPIN (10,2) --> CHANY  (9,2) T/P:  5 29 | cab_vmm [10, 2] CHANY  (323,962) T5 XI1 SWC 
| CHANY  (9,2) --> CHANY  (9,3) T/P:  5 -1 | cab_vmm [10, 2] SBLOCK sn (323 834) SWC 
| CHANY  (9,3) --> CHANY  (9,4) T/P:  5 -1 | cab_vmm [10, 3] SBLOCK sn (323 835) SWC 
| CHANY  (9,4) --> CHANY  (9,5) T/P:  5 -1 | cab_vmm [10, 4] SBLOCK sn (323 836) SWC 
| CHANY  (9,5) --> CHANY  (9,6) T/P:  5 -1 | cab_vmm [10, 5] SBLOCK sn (323 837) SWC 
| CHANY  (9,6) --> CHANY  (9,7) T/P:  5 -1 | cab_vmm [10, 6] SBLOCK sn (323 838) SWC 
| CHANY  (9,7) --> CHANX (10,7) T/P:  5 -1 | cab_vmm [10, 7] SBLOCK se (323 791) SWC 
| CHANX (10,7) -->  IPIN (10,7) T/P:  5  9 | cab_vmm [10, 7] CHANX  (323,599) T5 I9 ~~~~ PIN SINK ~~~~ || net (net19_internal_10) -> pin 9 in 10 7
SWC 
| CHANX (10,7) --> CHANX (11,7) T/P:  5 -1 | cab_vmm [11, 7] SBLOCK we (357 871) SWC 
| CHANX (11,7) -->  IPIN (11,7) T/P:  5  9 | cab_vmm [11, 7] CHANX  (357,599) T5 I9 ~~~~ PIN SINK ~~~~ || net (net19_internal_10) -> pin 9 in 11 7
SWC 
 ------------- (net19_internal_11) ------------- 
|  OPIN (10,2) --> CHANY  (9,2) T/P:  0 30 | cab_vmm [10, 2] CHANY  (328,978) T0 XI2 SWC 
| CHANY  (9,2) --> CHANY  (9,3) T/P:  0 -1 | cab_vmm [10, 2] SBLOCK sn (328 834) SWC 
| CHANY  (9,3) --> CHANY  (9,4) T/P:  0 -1 | cab_vmm [10, 3] SBLOCK sn (328 835) SWC 
| CHANY  (9,4) --> CHANY  (9,5) T/P:  0 -1 | cab_vmm [10, 4] SBLOCK sn (328 836) SWC 
| CHANY  (9,5) --> CHANY  (9,6) T/P:  0 -1 | cab_vmm [10, 5] SBLOCK sn (328 837) SWC 
| CHANY  (9,6) --> CHANX (10,6) T/P:  0 -1 | cab_vmm [10, 6] SBLOCK se (328 790) SWC 
| CHANX (10,6) -->  IPIN (10,7) T/P:  0 10 | cab_vmm [10, 6] CHANX  (328,678) T0 XI10 ~~~~ PIN SINK ~~~~ || net (net19_internal_11) -> pin 10 in 10 7
SWC 
| CHANX (10,6) --> CHANX (11,6) T/P:  0 -1 | cab_vmm [11, 6] SBLOCK we (362 870) SWC 
| CHANX (11,6) -->  IPIN (11,7) T/P:  0 10 | cab_vmm [11, 6] CHANX  (362,678) T0 XI10 ~~~~ PIN SINK ~~~~ || net (net19_internal_11) -> pin 10 in 11 7
SWC 
 ------------- (net19_internal_12) ------------- 
|  OPIN (10,2) --> CHANY  (9,2) T/P:  8 31 | cab_vmm [10, 2] CHANY  (319,994) T8 XI3 SWC 
| CHANY  (9,2) --> CHANY  (9,3) T/P:  8 -1 | cab_vmm [10, 2] SBLOCK sn (319 834) SWC 
| CHANY  (9,3) --> CHANY  (9,4) T/P:  8 -1 | cab_vmm [10, 3] SBLOCK sn (319 835) SWC 
| CHANY  (9,4) --> CHANY  (9,5) T/P:  8 -1 | cab_vmm [10, 4] SBLOCK sn (319 836) SWC 
| CHANY  (9,5) --> CHANY  (9,6) T/P:  8 -1 | cab_vmm [10, 5] SBLOCK sn (319 837) SWC 
| CHANY  (9,6) --> CHANX (10,6) T/P:  8 -1 | cab_vmm [10, 6] SBLOCK se (319 790) SWC 
| CHANX (10,6) -->  IPIN (10,7) T/P:  8 11 | cab_vmm [10, 6] CHANX  (319,694) T8 XI11 ~~~~ PIN SINK ~~~~ || net (net19_internal_12) -> pin 11 in 10 7
SWC 
| CHANX (10,6) --> CHANX (11,6) T/P:  8 -1 | cab_vmm [11, 6] SBLOCK we (353 870) SWC 
| CHANX (11,6) -->  IPIN (11,7) T/P:  8 11 | cab_vmm [11, 6] CHANX  (353,694) T8 XI11 ~~~~ PIN SINK ~~~~ || net (net19_internal_12) -> pin 11 in 11 7
SWC 
 ------------- (net19_dummy22) ------------- 
|  OPIN (11,7) --> CHANX (11,7) T/P:  4 24 | cab_vmm [11, 7] CHANX  (358,663) T4 O4 SWC 
| CHANX (11,7) --> CHANY (10,7) T/P:  4 -1 | cab_vmm [11, 7] SBLOCK es (358 791) SWC 
| CHANY (10,7) --> CHANX (11,6) T/P:  4 -1 | cab_vmm [11, 6] SBLOCK ne (358 854) SWC 
| CHANX (11,6) -->  IPIN (11,7) T/P:  4 12 | cab_vmm [11, 6] CHANX  (358,710) T4 XI12 ~~~~ PIN SINK ~~~~ || net (net19_dummy22) -> pin 12 in 11 7
SWC 
 ------------- (net19_internal_13) ------------- 
|  OPIN (10,2) --> CHANY (10,2) T/P: 10 32 | cab_vmm [11, 2] CHANY  (351,1042) T10 I4 SWC 
| CHANY (10,2) --> CHANY (10,3) T/P: 10 -1 | cab_vmm [11, 2] SBLOCK sn (351 834) SWC 
| CHANY (10,3) --> CHANX (11,3) T/P: 10 -1 | cab_vmm [11, 3] SBLOCK se (351 787) SWC 
| CHANX (11,3) --> CHANX (12,3) T/P: 10 -1 | clb [12, 3] SBLOCK we (383 1027) SWC 
| CHANX (12,3) --> CHANY (12,4) T/P: 10 -1 | clb [13, 3] SBLOCK wn (417 979) SWC 
| CHANY (12,4) --> CHANY (12,5) T/P: 10 -1 | clb [13, 4] SBLOCK sn (417 996) SWC 
| CHANY (12,5) --> CHANY (12,6) T/P: 10 -1 | clb [13, 5] SBLOCK sn (417 997) SWC 
| CHANY (12,6) --> CHANX (12,6) T/P: 10 -1 | clb [13, 6] SBLOCK sw (417 966) SWC 
| CHANX (12,6) --> CHANX (11,6) T/P: 10 -1 | clb [12, 6] SBLOCK ew (383 1030) SWC 
| CHANX (11,6) --> CHANX (10,6) T/P: 10 -1 | cab_vmm [11, 6] SBLOCK ew (351 870) SWC 
| CHANX (10,6) --> CHANY  (9,7) T/P: 10 -1 | cab_vmm [10, 6] SBLOCK en (317 854) SWC 
| CHANY  (9,7) -->  IPIN (10,7) T/P: 10 16 | cab_vmm [10, 7] CHANY  (317,1015) T10 XO0 ~~~~ PIN SINK ~~~~ || net (net19_internal_13) -> pin 16 in 10 7
SWC 
| CHANX (11,6) --> CHANY (10,7) T/P: 10 -1 | cab_vmm [11, 6] SBLOCK en (351 854) SWC 
| CHANY (10,7) -->  IPIN (11,7) T/P: 10 16 | cab_vmm [11, 7] CHANY  (351,1015) T10 XO0 ~~~~ PIN SINK ~~~~ || net (net19_internal_13) -> pin 16 in 11 7
SWC 
 ------------- (net19_internal_14) ------------- 
|  OPIN (10,2) --> CHANY (10,2) T/P:  6 33 | cab_vmm [11, 2] CHANY  (356,1058) T6 I5 SWC 
| CHANY (10,2) --> CHANY (10,3) T/P:  6 -1 | cab_vmm [11, 2] SBLOCK sn (356 834) SWC 
| CHANY (10,3) --> CHANY (10,4) T/P:  6 -1 | cab_vmm [11, 3] SBLOCK sn (356 835) SWC 
| CHANY (10,4) --> CHANX (11,4) T/P:  6 -1 | cab_vmm [11, 4] SBLOCK se (356 788) SWC 
| CHANX (11,4) --> CHANY (11,5) T/P:  6 -1 | clb [12, 4] SBLOCK wn (388 980) SWC 
| CHANY (11,5) --> CHANY (11,6) T/P:  6 -1 | clb [12, 5] SBLOCK sn (388 997) SWC 
| CHANY (11,6) --> CHANX (11,6) T/P:  6 -1 | clb [12, 6] SBLOCK sw (388 966) SWC 
| CHANX (11,6) --> CHANX (10,6) T/P:  6 -1 | cab_vmm [11, 6] SBLOCK ew (356 870) SWC 
| CHANX (10,6) --> CHANY  (9,7) T/P:  6 -1 | cab_vmm [10, 6] SBLOCK en (322 854) SWC 
| CHANY  (9,7) -->  IPIN (10,7) T/P:  6 17 | cab_vmm [10, 7] CHANY  (322,1031) T6 XO1 ~~~~ PIN SINK ~~~~ || net (net19_internal_14) -> pin 17 in 10 7
SWC 
|  OPIN (10,2) --> CHANY (10,2) T/P:  1 33 | cab_vmm [11, 2] CHANY  (361,1058) T1 I5 SWC 
| CHANY (10,2) --> CHANY (10,3) T/P:  1 -1 | cab_vmm [11, 2] SBLOCK sn (361 834) SWC 
| CHANY (10,3) --> CHANX (11,3) T/P:  1 -1 | cab_vmm [11, 3] SBLOCK se (361 787) SWC 
| CHANX (11,3) --> CHANY (11,4) T/P:  1 -1 | clb [12, 3] SBLOCK wn (393 979) SWC 
| CHANY (11,4) --> CHANY (11,5) T/P:  1 -1 | clb [12, 4] SBLOCK sn (393 996) SWC 
| CHANY (11,5) --> CHANY (11,6) T/P:  1 -1 | clb [12, 5] SBLOCK sn (393 997) SWC 
| CHANY (11,6) --> CHANX (11,6) T/P:  1 -1 | clb [12, 6] SBLOCK sw (393 966) SWC 
| CHANX (11,6) --> CHANY (10,7) T/P:  1 -1 | cab_vmm [11, 6] SBLOCK en (361 854) SWC 
| CHANY (10,7) -->  IPIN (11,7) T/P:  1 17 | cab_vmm [11, 7] CHANY  (361,1031) T1 XO1 ~~~~ PIN SINK ~~~~ || net (net19_internal_14) -> pin 17 in 11 7
SWC 
 ------------- (net19_internal_15) ------------- 
|  OPIN (10,2) --> CHANY  (9,2) T/P:  3 20 | cab_vmm [10, 2] CHANY  (325,1010) T3 XO0 SWC 
| CHANY  (9,2) --> CHANY  (9,3) T/P:  3 -1 | cab_vmm [10, 2] SBLOCK sn (325 834) SWC 
| CHANY  (9,3) --> CHANY  (9,4) T/P:  3 -1 | cab_vmm [10, 3] SBLOCK sn (325 835) SWC 
| CHANY  (9,4) --> CHANY  (9,5) T/P:  3 -1 | cab_vmm [10, 4] SBLOCK sn (325 836) SWC 
| CHANY  (9,5) --> CHANY  (9,6) T/P:  3 -1 | cab_vmm [10, 5] SBLOCK sn (325 837) SWC 
| CHANY  (9,6) --> CHANX (10,6) T/P:  3 -1 | cab_vmm [10, 6] SBLOCK se (325 790) SWC 
| CHANX (10,6) --> CHANY (10,7) T/P:  3 -1 | cab_vmm [11, 6] SBLOCK wn (359 822) SWC 
| CHANY (10,7) -->  IPIN (10,7) T/P:  3 18 | cab_vmm [11, 7] CHANY  (359,1111) T3 O2 ~~~~ PIN SINK ~~~~ || net (net19_internal_15) -> pin 18 in 10 7
SWC 
| CHANY (10,7) --> CHANX (11,7) T/P:  3 -1 | cab_vmm [11, 7] SBLOCK se (359 791) SWC 
| CHANX (11,7) --> CHANY (11,7) T/P:  3 -1 | clb [12, 7] SBLOCK ws (391 967) SWC 
| CHANY (11,7) -->  IPIN (11,7) T/P:  3 18 |  clb [12, 7] CHANY  (391,695) T3 AXO2 ~~~~ PIN SINK ~~~~ || net (net19_internal_15) -> pin 18 in 11 7
SWC 
 ------------- (net19_internal_16) ------------- 
|  OPIN (10,2) --> CHANY  (9,2) T/P: 11 21 | cab_vmm [10, 2] CHANY  (316,1026) T11 XO1 SWC 
| CHANY  (9,2) --> CHANY  (9,3) T/P: 11 -1 | cab_vmm [10, 2] SBLOCK sn (316 834) SWC 
| CHANY  (9,3) --> CHANY  (9,4) T/P: 11 -1 | cab_vmm [10, 3] SBLOCK sn (316 835) SWC 
| CHANY  (9,4) --> CHANX  (9,4) T/P: 11 -1 | cab_vmm [10, 4] SBLOCK sw (316 804) SWC 
| CHANX  (9,4) --> CHANY  (8,5) T/P: 11 -1 | clb [ 9, 4] SBLOCK en (280 1012) SWC 
| CHANY  (8,5) --> CHANY  (8,6) T/P: 11 -1 | clb [ 9, 5] SBLOCK sn (280 997) SWC 
| CHANY  (8,6) --> CHANX  (9,6) T/P: 11 -1 | clb [ 9, 6] SBLOCK se (280 950) SWC 
| CHANX  (9,6) --> CHANX (10,6) T/P: 11 -1 | cab_vmm [10, 6] SBLOCK we (316 870) SWC 
| CHANX (10,6) --> CHANY (10,7) T/P: 11 -1 | cab_vmm [11, 6] SBLOCK wn (350 822) SWC 
| CHANY (10,7) -->  IPIN (10,7) T/P: 11 19 | cab_vmm [11, 7] CHANY  (350,1127) T11 O3 ~~~~ PIN SINK ~~~~ || net (net19_internal_16) -> pin 19 in 10 7
SWC 
| CHANY (10,7) --> CHANX (11,7) T/P: 11 -1 | cab_vmm [11, 7] SBLOCK se (350 791) SWC 
| CHANX (11,7) --> CHANY (11,7) T/P: 11 -1 | clb [12, 7] SBLOCK ws (382 967) SWC 
| CHANY (11,7) -->  IPIN (11,7) T/P: 11 19 |  clb [12, 7] CHANY  (382,711) T11 AXO3 ~~~~ PIN SINK ~~~~ || net (net19_internal_16) -> pin 19 in 11 7
SWC 
 ------------- (net19_1) ------------- 
|  OPIN (10,4) --> CHANY (10,4) T/P:  7 34 | cab_vmm [11, 4] CHANY  (354,1076) T7 I6 SWC 
| CHANY (10,4) --> CHANX (11,4) T/P:  7 -1 | cab_vmm [11, 4] SBLOCK se (354 788) SWC 
| CHANX (11,4) --> CHANY (11,5) T/P:  7 -1 | clb [12, 4] SBLOCK wn (386 980) SWC 
| CHANY (11,5) --> CHANX (11,5) T/P:  7 -1 | clb [12, 5] SBLOCK sw (386 965) SWC 
| CHANX (11,5) --> CHANX (10,5) T/P:  7 -1 | cab_vmm [11, 5] SBLOCK ew (354 869) SWC 
| CHANX (10,5) --> CHANY  (9,5) T/P:  7 -1 | cab_vmm [10, 5] SBLOCK es (320 789) SWC 
| CHANY  (9,5) -->  IPIN (10,5) T/P:  7  0 | cab_vmm [10, 5] CHANY  (320,949) T7 XI0 ~~~~ PIN SINK ~~~~ || net (net19_1) -> pin 0 in 10 5
SWC 
| CHANY  (9,5) --> CHANY  (9,6) T/P:  7 -1 | cab_vmm [10, 5] SBLOCK sn (320 837) SWC 
| CHANY  (9,6) --> CHANY  (9,7) T/P:  7 -1 | cab_vmm [10, 6] SBLOCK sn (320 838) SWC 
| CHANY  (9,7) -->  IPIN (10,7) T/P:  7  0 | cab_vmm [10, 7] CHANY  (320,951) T7 XI0 ~~~~ PIN SINK ~~~~ || net (net19_1) -> pin 0 in 10 7
SWC 
 ------------- (net19_2) ------------- 
|  OPIN (10,4) --> CHANY (10,4) T/P:  9 35 | cab_vmm [11, 4] CHANY  (352,1092) T9 I7 SWC 
| CHANY (10,4) --> CHANY (10,3) T/P:  9 -1 | cab_vmm [11, 3] SBLOCK ns (352 835) SWC 
| CHANY (10,3) --> CHANY (10,2) T/P:  9 -1 | cab_vmm [11, 2] SBLOCK ns (352 834) SWC 
| CHANY (10,2) --> CHANX (10,1) T/P:  9 -1 | cab_vmm [11, 1] SBLOCK nw (352 817) SWC 
| CHANX (10,1) --> CHANY  (9,2) T/P:  9 -1 | cab_vmm [10, 1] SBLOCK en (318 849) SWC 
| CHANY  (9,2) --> CHANX  (9,2) T/P:  9 -1 | cab_vmm [10, 2] SBLOCK sw (318 802) SWC 
| CHANX  (9,2) --> CHANY  (8,3) T/P:  9 -1 | clb [ 9, 2] SBLOCK en (282 1010) SWC 
| CHANY  (8,3) --> CHANY  (8,4) T/P:  9 -1 | clb [ 9, 3] SBLOCK sn (282 995) SWC 
| CHANY  (8,4) --> CHANX  (9,4) T/P:  9 -1 | clb [ 9, 4] SBLOCK se (282 948) SWC 
| CHANX  (9,4) --> CHANY  (9,5) T/P:  9 -1 | cab_vmm [10, 4] SBLOCK wn (318 820) SWC 
| CHANY  (9,5) -->  IPIN (10,5) T/P:  9  1 | cab_vmm [10, 5] CHANY  (318,965) T9 XI1 ~~~~ PIN SINK ~~~~ || net (net19_2) -> pin 1 in 10 5
SWC 
| CHANY  (9,5) --> CHANY  (9,6) T/P:  9 -1 | cab_vmm [10, 5] SBLOCK sn (318 837) SWC 
| CHANY  (9,6) --> CHANY  (9,7) T/P:  9 -1 | cab_vmm [10, 6] SBLOCK sn (318 838) SWC 
| CHANY  (9,7) -->  IPIN (10,7) T/P:  9  1 | cab_vmm [10, 7] CHANY  (318,967) T9 XI1 ~~~~ PIN SINK ~~~~ || net (net19_2) -> pin 1 in 10 7
SWC 
 ------------- (net19_3) ------------- 
|  OPIN (10,4) --> CHANX (10,4) T/P: 11 36 | cab_vmm [10, 4] CHANX  (316,580) T11 I8 SWC 
| CHANX (10,4) --> CHANY  (9,5) T/P: 11 -1 | cab_vmm [10, 4] SBLOCK en (316 852) SWC 
| CHANY  (9,5) -->  IPIN (10,5) T/P: 11  2 | cab_vmm [10, 5] CHANY  (316,981) T11 XI2 ~~~~ PIN SINK ~~~~ || net (net19_3) -> pin 2 in 10 5
SWC 
| CHANY  (9,5) --> CHANY  (9,6) T/P: 11 -1 | cab_vmm [10, 5] SBLOCK sn (316 837) SWC 
| CHANY  (9,6) --> CHANY  (9,7) T/P: 11 -1 | cab_vmm [10, 6] SBLOCK sn (316 838) SWC 
| CHANY  (9,7) -->  IPIN (10,7) T/P: 11  2 | cab_vmm [10, 7] CHANY  (316,983) T11 XI2 ~~~~ PIN SINK ~~~~ || net (net19_3) -> pin 2 in 10 7
SWC 
 ------------- (net19_4) ------------- 
|  OPIN (10,4) --> CHANX (10,4) T/P: 14 37 | cab_vmm [10, 4] CHANX  (312,596) T14 I9 SWC 
| CHANX (10,4) --> CHANY  (9,5) T/P: 14 -1 | cab_vmm [10, 4] SBLOCK en (312 852) SWC 
| CHANY  (9,5) -->  IPIN (10,5) T/P: 14  3 | cab_vmm [10, 5] CHANY  (312,997) T14 XI3 ~~~~ PIN SINK ~~~~ || net (net19_4) -> pin 3 in 10 5
SWC 
| CHANY  (9,5) --> CHANY  (9,6) T/P: 14 -1 | cab_vmm [10, 5] SBLOCK sn (312 837) SWC 
| CHANY  (9,6) --> CHANY  (9,7) T/P: 14 -1 | cab_vmm [10, 6] SBLOCK sn (312 838) SWC 
| CHANY  (9,7) -->  IPIN (10,7) T/P: 14  3 | cab_vmm [10, 7] CHANY  (312,999) T14 XI3 ~~~~ PIN SINK ~~~~ || net (net19_4) -> pin 3 in 10 7
SWC 
 ------------- (net19_5) ------------- 
|  OPIN (10,4) --> CHANX (10,3) T/P:  9 38 | cab_vmm [10, 3] CHANX  (318,675) T9 XI10 SWC 
| CHANX (10,3) --> CHANX (11,3) T/P:  9 -1 | cab_vmm [11, 3] SBLOCK we (352 867) SWC 
| CHANX (11,3) --> CHANY (11,4) T/P:  9 -1 | clb [12, 3] SBLOCK wn (384 979) SWC 
| CHANY (11,4) --> CHANY (11,5) T/P:  9 -1 | clb [12, 4] SBLOCK sn (384 996) SWC 
| CHANY (11,5) --> CHANX (11,5) T/P:  9 -1 | clb [12, 5] SBLOCK sw (384 965) SWC 
| CHANX (11,5) --> CHANY (10,5) T/P:  9 -1 | cab_vmm [11, 5] SBLOCK es (352 789) SWC 
| CHANY (10,5) -->  IPIN (10,5) T/P:  9  4 | cab_vmm [11, 5] CHANY  (352,1045) T9 I4 ~~~~ PIN SINK ~~~~ || net (net19_5) -> pin 4 in 10 5
SWC 
| CHANY (10,5) --> CHANY (10,6) T/P:  9 -1 | cab_vmm [11, 5] SBLOCK sn (352 837) SWC 
| CHANY (10,6) --> CHANY (10,7) T/P:  9 -1 | cab_vmm [11, 6] SBLOCK sn (352 838) SWC 
| CHANY (10,7) -->  IPIN (10,7) T/P:  9  4 | cab_vmm [11, 7] CHANY  (352,1047) T9 I4 ~~~~ PIN SINK ~~~~ || net (net19_5) -> pin 4 in 10 7
SWC 
 ------------- (net19_6) ------------- 
|  OPIN (10,4) --> CHANX (10,3) T/P:  3 39 | cab_vmm [10, 3] CHANX  (325,691) T3 XI11 SWC 
| CHANX (10,3) --> CHANX  (9,3) T/P:  3 -1 | cab_vmm [10, 3] SBLOCK ew (325 867) SWC 
| CHANX  (9,3) --> CHANY  (8,4) T/P:  3 -1 | clb [ 9, 3] SBLOCK en (289 1011) SWC 
| CHANY  (8,4) --> CHANY  (8,5) T/P:  3 -1 | clb [ 9, 4] SBLOCK sn (289 996) SWC 
| CHANY  (8,5) --> CHANX  (9,5) T/P:  3 -1 | clb [ 9, 5] SBLOCK se (289 949) SWC 
| CHANX  (9,5) --> CHANX (10,5) T/P:  3 -1 | cab_vmm [10, 5] SBLOCK we (325 869) SWC 
| CHANX (10,5) --> CHANY (10,5) T/P:  3 -1 | cab_vmm [11, 5] SBLOCK ws (359 805) SWC 
| CHANY (10,5) -->  IPIN (10,5) T/P:  3  5 | cab_vmm [11, 5] CHANY  (359,1061) T3 I5 ~~~~ PIN SINK ~~~~ || net (net19_6) -> pin 5 in 10 5
SWC 
|  OPIN (10,4) --> CHANX (10,3) T/P:  2 39 | cab_vmm [10, 3] CHANX  (326,691) T2 XI11 SWC 
| CHANX (10,3) --> CHANX (11,3) T/P:  2 -1 | cab_vmm [11, 3] SBLOCK we (360 867) SWC 
| CHANX (11,3) --> CHANY (11,4) T/P:  2 -1 | clb [12, 3] SBLOCK wn (392 979) SWC 
| CHANY (11,4) --> CHANX (12,4) T/P:  2 -1 | clb [12, 4] SBLOCK se (392 948) SWC 
| CHANX (12,4) --> CHANY (12,5) T/P:  2 -1 | clb [13, 4] SBLOCK wn (426 980) SWC 
| CHANY (12,5) --> CHANY (12,6) T/P:  2 -1 | clb [13, 5] SBLOCK sn (426 997) SWC 
| CHANY (12,6) --> CHANX (12,6) T/P:  2 -1 | clb [13, 6] SBLOCK sw (426 966) SWC 
| CHANX (12,6) --> CHANX (11,6) T/P:  2 -1 | clb [12, 6] SBLOCK ew (392 1030) SWC 
| CHANX (11,6) --> CHANY (10,7) T/P:  2 -1 | cab_vmm [11, 6] SBLOCK en (360 854) SWC 
| CHANY (10,7) -->  IPIN (10,7) T/P:  2  5 | cab_vmm [11, 7] CHANY  (360,1063) T2 I5 ~~~~ PIN SINK ~~~~ || net (net19_6) -> pin 5 in 10 7
SWC 
 ------------- (net19_7) ------------- 
|  OPIN (10,4) --> CHANY (10,4) T/P:  8 22 | cab_vmm [11, 4] CHANY  (353,1108) T8 O2 SWC 
| CHANY (10,4) --> CHANY (10,5) T/P:  8 -1 | cab_vmm [11, 4] SBLOCK sn (353 836) SWC 
| CHANY (10,5) -->  IPIN (10,5) T/P:  8  6 | cab_vmm [11, 5] CHANY  (353,1077) T8 I6 ~~~~ PIN SINK ~~~~ || net (net19_7) -> pin 6 in 10 5
SWC 
|  OPIN (10,4) --> CHANY (10,4) T/P:  0 22 | cab_vmm [11, 4] CHANY  (362,1108) T0 O2 SWC 
| CHANY (10,4) --> CHANY (10,5) T/P:  0 -1 | cab_vmm [11, 4] SBLOCK sn (362 836) SWC 
| CHANY (10,5) --> CHANY (10,6) T/P:  0 -1 | cab_vmm [11, 5] SBLOCK sn (362 837) SWC 
| CHANY (10,6) --> CHANY (10,7) T/P:  0 -1 | cab_vmm [11, 6] SBLOCK sn (362 838) SWC 
| CHANY (10,7) -->  IPIN (10,7) T/P:  0  6 | cab_vmm [11, 7] CHANY  (362,1079) T0 I6 ~~~~ PIN SINK ~~~~ || net (net19_7) -> pin 6 in 10 7
SWC 
 ------------- (net19_8) ------------- 
|  OPIN (10,4) --> CHANY (10,4) T/P: 14 23 | cab_vmm [11, 4] CHANY  (346,1124) T14 O3 SWC 
| CHANY (10,4) --> CHANY (10,5) T/P: 14 -1 | cab_vmm [11, 4] SBLOCK sn (346 836) SWC 
| CHANY (10,5) -->  IPIN (10,5) T/P: 14  7 | cab_vmm [11, 5] CHANY  (346,1093) T14 I7 ~~~~ PIN SINK ~~~~ || net (net19_8) -> pin 7 in 10 5
SWC 
|  OPIN (10,4) --> CHANY (10,4) T/P:  5 23 | cab_vmm [11, 4] CHANY  (357,1124) T5 O3 SWC 
| CHANY (10,4) --> CHANY (10,5) T/P:  5 -1 | cab_vmm [11, 4] SBLOCK sn (357 836) SWC 
| CHANY (10,5) --> CHANX (11,5) T/P:  5 -1 | cab_vmm [11, 5] SBLOCK se (357 789) SWC 
| CHANX (11,5) --> CHANY (11,6) T/P:  5 -1 | clb [12, 5] SBLOCK wn (389 981) SWC 
| CHANY (11,6) --> CHANX (11,6) T/P:  5 -1 | clb [12, 6] SBLOCK sw (389 966) SWC 
| CHANX (11,6) --> CHANY (10,7) T/P:  5 -1 | cab_vmm [11, 6] SBLOCK en (357 854) SWC 
| CHANY (10,7) -->  IPIN (10,7) T/P:  5  7 | cab_vmm [11, 7] CHANY  (357,1095) T5 I7 ~~~~ PIN SINK ~~~~ || net (net19_8) -> pin 7 in 10 7
SWC 
 ------------- (net19_dummy21) ------------- 
|  OPIN (10,7) --> CHANX (10,7) T/P:  4 24 | cab_vmm [10, 7] CHANX  (324,663) T4 O4 SWC 
| CHANX (10,7) --> CHANY  (9,7) T/P:  4 -1 | cab_vmm [10, 7] SBLOCK es (324 791) SWC 
| CHANY  (9,7) --> CHANX (10,6) T/P:  4 -1 | cab_vmm [10, 6] SBLOCK ne (324 854) SWC 
| CHANX (10,6) -->  IPIN (10,7) T/P:  4 12 | cab_vmm [10, 6] CHANX  (324,710) T4 XI12 ~~~~ PIN SINK ~~~~ || net (net19_dummy21) -> pin 12 in 10 7
SWC 
 ------------- (net19_internal_1) ------------- 
|  OPIN (10,2) --> CHANY (10,2) T/P:  2 34 | cab_vmm [11, 2] CHANY  (360,1074) T2 I6 SWC 
| CHANY (10,2) --> CHANX (10,2) T/P:  2 -1 | cab_vmm [11, 2] SBLOCK sw (360 802) SWC 
| CHANX (10,2) --> CHANY  (9,3) T/P:  2 -1 | cab_vmm [10, 2] SBLOCK en (326 850) SWC 
| CHANY  (9,3) --> CHANX  (9,3) T/P:  2 -1 | cab_vmm [10, 3] SBLOCK sw (326 803) SWC 
| CHANX  (9,3) --> CHANY  (8,4) T/P:  2 -1 | clb [ 9, 3] SBLOCK en (290 1011) SWC 
| CHANY  (8,4) --> CHANX  (9,4) T/P:  2 -1 | clb [ 9, 4] SBLOCK se (290 948) SWC 
| CHANX  (9,4) --> CHANY  (9,5) T/P:  2 -1 | cab_vmm [10, 4] SBLOCK wn (326 820) SWC 
| CHANY  (9,5) --> CHANX (10,5) T/P:  2 -1 | cab_vmm [10, 5] SBLOCK se (326 789) SWC 
| CHANX (10,5) -->  IPIN (10,5) T/P:  2  8 | cab_vmm [10, 5] CHANX  (326,581) T2 I8 ~~~~ PIN SINK ~~~~ || net (net19_internal_1) -> pin 8 in 10 5
SWC 
| CHANX (10,5) --> CHANX (11,5) T/P:  2 -1 | cab_vmm [11, 5] SBLOCK we (360 869) SWC 
| CHANX (11,5) -->  IPIN (11,5) T/P:  2  8 | cab_vmm [11, 5] CHANX  (360,581) T2 I8 ~~~~ PIN SINK ~~~~ || net (net19_internal_1) -> pin 8 in 11 5
SWC 
 ------------- (net19_internal_2) ------------- 
|  OPIN (10,2) --> CHANY (10,2) T/P:  5 35 | cab_vmm [11, 2] CHANY  (357,1090) T5 I7 SWC 
| CHANY (10,2) --> CHANX (10,2) T/P:  5 -1 | cab_vmm [11, 2] SBLOCK sw (357 802) SWC 
| CHANX (10,2) --> CHANX  (9,2) T/P:  5 -1 | cab_vmm [10, 2] SBLOCK ew (323 866) SWC 
| CHANX  (9,2) --> CHANY  (8,3) T/P:  5 -1 | clb [ 9, 2] SBLOCK en (287 1010) SWC 
| CHANY  (8,3) --> CHANY  (8,4) T/P:  5 -1 | clb [ 9, 3] SBLOCK sn (287 995) SWC 
| CHANY  (8,4) --> CHANY  (8,5) T/P:  5 -1 | clb [ 9, 4] SBLOCK sn (287 996) SWC 
| CHANY  (8,5) --> CHANX  (9,5) T/P:  5 -1 | clb [ 9, 5] SBLOCK se (287 949) SWC 
| CHANX  (9,5) --> CHANX (10,5) T/P:  5 -1 | cab_vmm [10, 5] SBLOCK we (323 869) SWC 
| CHANX (10,5) -->  IPIN (10,5) T/P:  5  9 | cab_vmm [10, 5] CHANX  (323,597) T5 I9 ~~~~ PIN SINK ~~~~ || net (net19_internal_2) -> pin 9 in 10 5
SWC 
|  OPIN (10,2) --> CHANY (10,2) T/P: 14 35 | cab_vmm [11, 2] CHANY  (346,1090) T14 I7 SWC 
| CHANY (10,2) --> CHANY (10,3) T/P: 14 -1 | cab_vmm [11, 2] SBLOCK sn (346 834) SWC 
| CHANY (10,3) --> CHANX (11,3) T/P: 14 -1 | cab_vmm [11, 3] SBLOCK se (346 787) SWC 
| CHANX (11,3) --> CHANY (11,4) T/P: 14 -1 | clb [12, 3] SBLOCK wn (378 979) SWC 
| CHANY (11,4) --> CHANY (11,5) T/P: 14 -1 | clb [12, 4] SBLOCK sn (378 996) SWC 
| CHANY (11,5) --> CHANX (11,5) T/P: 14 -1 | clb [12, 5] SBLOCK sw (378 965) SWC 
| CHANX (11,5) -->  IPIN (11,5) T/P: 14  9 | cab_vmm [11, 5] CHANX  (346,597) T14 I9 ~~~~ PIN SINK ~~~~ || net (net19_internal_2) -> pin 9 in 11 5
SWC 
 ------------- (net19_internal_3) ------------- 
|  OPIN (10,2) --> CHANX (10,2) T/P:  9 36 | cab_vmm [10, 2] CHANX  (318,578) T9 I8 SWC 
| CHANX (10,2) --> CHANY  (9,3) T/P:  9 -1 | cab_vmm [10, 2] SBLOCK en (318 850) SWC 
| CHANY  (9,3) --> CHANY  (9,4) T/P:  9 -1 | cab_vmm [10, 3] SBLOCK sn (318 835) SWC 
| CHANY  (9,4) --> CHANX (10,4) T/P:  9 -1 | cab_vmm [10, 4] SBLOCK se (318 788) SWC 
| CHANX (10,4) -->  IPIN (10,5) T/P:  9 10 | cab_vmm [10, 4] CHANX  (318,676) T9 XI10 ~~~~ PIN SINK ~~~~ || net (net19_internal_3) -> pin 10 in 10 5
SWC 
| CHANX (10,4) --> CHANX (11,4) T/P:  9 -1 | cab_vmm [11, 4] SBLOCK we (352 868) SWC 
| CHANX (11,4) -->  IPIN (11,5) T/P:  9 10 | cab_vmm [11, 4] CHANX  (352,676) T9 XI10 ~~~~ PIN SINK ~~~~ || net (net19_internal_3) -> pin 10 in 11 5
SWC 
 ------------- (net19_internal_4) ------------- 
|  OPIN (10,2) --> CHANX (10,2) T/P:  1 37 | cab_vmm [10, 2] CHANX  (327,594) T1 I9 SWC 
| CHANX (10,2) --> CHANX  (9,2) T/P:  1 -1 | cab_vmm [10, 2] SBLOCK ew (327 866) SWC 
| CHANX  (9,2) --> CHANY  (8,3) T/P:  1 -1 | clb [ 9, 2] SBLOCK en (291 1010) SWC 
| CHANY  (8,3) --> CHANY  (8,4) T/P:  1 -1 | clb [ 9, 3] SBLOCK sn (291 995) SWC 
| CHANY  (8,4) --> CHANX  (9,4) T/P:  1 -1 | clb [ 9, 4] SBLOCK se (291 948) SWC 
| CHANX  (9,4) --> CHANX (10,4) T/P:  1 -1 | cab_vmm [10, 4] SBLOCK we (327 868) SWC 
| CHANX (10,4) -->  IPIN (10,5) T/P:  1 11 | cab_vmm [10, 4] CHANX  (327,692) T1 XI11 ~~~~ PIN SINK ~~~~ || net (net19_internal_4) -> pin 11 in 10 5
SWC 
| CHANX (10,4) --> CHANX (11,4) T/P:  1 -1 | cab_vmm [11, 4] SBLOCK we (361 868) SWC 
| CHANX (11,4) -->  IPIN (11,5) T/P:  1 11 | cab_vmm [11, 4] CHANX  (361,692) T1 XI11 ~~~~ PIN SINK ~~~~ || net (net19_internal_4) -> pin 11 in 11 5
SWC 
 ------------- (net19_dummy12) ------------- 
|  OPIN (11,5) --> CHANX (11,5) T/P:  0 24 | cab_vmm [11, 5] CHANX  (362,661) T0 O4 SWC 
| CHANX (11,5) --> CHANY (11,5) T/P:  0 -1 | clb [12, 5] SBLOCK ws (394 965) SWC 
| CHANY (11,5) --> CHANX (11,4) T/P:  0 -1 | clb [12, 4] SBLOCK nw (394 980) SWC 
| CHANX (11,4) -->  IPIN (11,5) T/P:  0 12 | cab_vmm [11, 4] CHANX  (362,708) T0 XI12 ~~~~ PIN SINK ~~~~ || net (net19_dummy12) -> pin 12 in 11 5
SWC 
 ------------- (net19_internal_5) ------------- 
|  OPIN (10,2) --> CHANX (10,1) T/P: 10 38 | cab_vmm [10, 1] CHANX  (317,673) T10 XI10 SWC 
| CHANX (10,1) --> CHANY  (9,2) T/P: 10 -1 | cab_vmm [10, 1] SBLOCK en (317 849) SWC 
| CHANY  (9,2) --> CHANY  (9,3) T/P: 10 -1 | cab_vmm [10, 2] SBLOCK sn (317 834) SWC 
| CHANY  (9,3) --> CHANY  (9,4) T/P: 10 -1 | cab_vmm [10, 3] SBLOCK sn (317 835) SWC 
| CHANY  (9,4) --> CHANY  (9,5) T/P: 10 -1 | cab_vmm [10, 4] SBLOCK sn (317 836) SWC 
| CHANY  (9,5) -->  IPIN (10,5) T/P: 10 16 | cab_vmm [10, 5] CHANY  (317,1013) T10 XO0 ~~~~ PIN SINK ~~~~ || net (net19_internal_5) -> pin 16 in 10 5
SWC 
| CHANY  (9,5) --> CHANX (10,5) T/P: 10 -1 | cab_vmm [10, 5] SBLOCK se (317 789) SWC 
| CHANX (10,5) --> CHANY (10,5) T/P: 10 -1 | cab_vmm [11, 5] SBLOCK ws (351 805) SWC 
| CHANY (10,5) -->  IPIN (11,5) T/P: 10 16 | cab_vmm [11, 5] CHANY  (351,1013) T10 XO0 ~~~~ PIN SINK ~~~~ || net (net19_internal_5) -> pin 16 in 11 5
SWC 
 ------------- (net19_internal_6) ------------- 
|  OPIN (10,2) --> CHANX (10,1) T/P: 12 39 | cab_vmm [10, 1] CHANX  (315,689) T12 XI11 SWC 
| CHANX (10,1) --> CHANY  (9,2) T/P: 12 -1 | cab_vmm [10, 1] SBLOCK en (315 849) SWC 
| CHANY  (9,2) --> CHANY  (9,3) T/P: 12 -1 | cab_vmm [10, 2] SBLOCK sn (315 834) SWC 
| CHANY  (9,3) --> CHANY  (9,4) T/P: 12 -1 | cab_vmm [10, 3] SBLOCK sn (315 835) SWC 
| CHANY  (9,4) --> CHANY  (9,5) T/P: 12 -1 | cab_vmm [10, 4] SBLOCK sn (315 836) SWC 
| CHANY  (9,5) -->  IPIN (10,5) T/P: 12 17 | cab_vmm [10, 5] CHANY  (315,1029) T12 XO1 ~~~~ PIN SINK ~~~~ || net (net19_internal_6) -> pin 17 in 10 5
SWC 
|  OPIN (10,2) --> CHANX (10,1) T/P:  4 39 | cab_vmm [10, 1] CHANX  (324,689) T4 XI11 SWC 
| CHANX (10,1) --> CHANY (10,2) T/P:  4 -1 | cab_vmm [11, 1] SBLOCK wn (358 817) SWC 
| CHANY (10,2) --> CHANY (10,3) T/P:  4 -1 | cab_vmm [11, 2] SBLOCK sn (358 834) SWC 
| CHANY (10,3) --> CHANY (10,4) T/P:  4 -1 | cab_vmm [11, 3] SBLOCK sn (358 835) SWC 
| CHANY (10,4) --> CHANY (10,5) T/P:  4 -1 | cab_vmm [11, 4] SBLOCK sn (358 836) SWC 
| CHANY (10,5) -->  IPIN (11,5) T/P:  4 17 | cab_vmm [11, 5] CHANY  (358,1029) T4 XO1 ~~~~ PIN SINK ~~~~ || net (net19_internal_6) -> pin 17 in 11 5
SWC 
 ------------- (net19_internal_7) ------------- 
|  OPIN (10,2) --> CHANY (10,2) T/P: 12 22 | cab_vmm [11, 2] CHANY  (349,1106) T12 O2 SWC 
| CHANY (10,2) --> CHANX (11,2) T/P: 12 -1 | cab_vmm [11, 2] SBLOCK se (349 786) SWC 
| CHANX (11,2) --> CHANX (12,2) T/P: 12 -1 | clb [12, 2] SBLOCK we (381 1026) SWC 
| CHANX (12,2) --> CHANY (12,3) T/P: 12 -1 | clb [13, 2] SBLOCK wn (415 978) SWC 
| CHANY (12,3) --> CHANY (12,4) T/P: 12 -1 | clb [13, 3] SBLOCK sn (415 995) SWC 
| CHANY (12,4) --> CHANX (12,4) T/P: 12 -1 | clb [13, 4] SBLOCK sw (415 964) SWC 
| CHANX (12,4) --> CHANY (11,5) T/P: 12 -1 | clb [12, 4] SBLOCK en (381 1012) SWC 
| CHANY (11,5) --> CHANX (11,5) T/P: 12 -1 | clb [12, 5] SBLOCK sw (381 965) SWC 
| CHANX (11,5) --> CHANY (10,5) T/P: 12 -1 | cab_vmm [11, 5] SBLOCK es (349 789) SWC 
| CHANY (10,5) -->  IPIN (10,5) T/P: 12 18 | cab_vmm [11, 5] CHANY  (349,1109) T12 O2 ~~~~ PIN SINK ~~~~ || net (net19_internal_7) -> pin 18 in 10 5
SWC 
| CHANY (11,5) -->  IPIN (11,5) T/P: 12 18 |  clb [12, 5] CHANY  (381,693) T12 AXO2 ~~~~ PIN SINK ~~~~ || net (net19_internal_7) -> pin 18 in 11 5
SWC 
 ------------- (net19_internal_8) ------------- 
|  OPIN (10,2) --> CHANY (10,2) T/P: 11 23 | cab_vmm [11, 2] CHANY  (350,1122) T11 O3 SWC 
| CHANY (10,2) --> CHANY (10,3) T/P: 11 -1 | cab_vmm [11, 2] SBLOCK sn (350 834) SWC 
| CHANY (10,3) --> CHANY (10,4) T/P: 11 -1 | cab_vmm [11, 3] SBLOCK sn (350 835) SWC 
| CHANY (10,4) --> CHANY (10,5) T/P: 11 -1 | cab_vmm [11, 4] SBLOCK sn (350 836) SWC 
| CHANY (10,5) -->  IPIN (10,5) T/P: 11 19 | cab_vmm [11, 5] CHANY  (350,1125) T11 O3 ~~~~ PIN SINK ~~~~ || net (net19_internal_8) -> pin 19 in 10 5
SWC 
| CHANY (10,5) --> CHANX (11,5) T/P: 11 -1 | cab_vmm [11, 5] SBLOCK se (350 789) SWC 
| CHANX (11,5) --> CHANY (11,5) T/P: 11 -1 | clb [12, 5] SBLOCK ws (382 965) SWC 
| CHANY (11,5) -->  IPIN (11,5) T/P: 11 19 |  clb [12, 5] CHANY  (382,709) T11 AXO3 ~~~~ PIN SINK ~~~~ || net (net19_internal_8) -> pin 19 in 11 5
SWC 
 ------------- (net19_dummy11) ------------- 
|  OPIN (10,5) --> CHANX (10,5) T/P:  0 24 | cab_vmm [10, 5] CHANX  (328,661) T0 O4 SWC 
| CHANX (10,5) --> CHANX  (9,5) T/P:  0 -1 | cab_vmm [10, 5] SBLOCK ew (328 869) SWC 
| CHANX  (9,5) --> CHANY  (8,5) T/P:  0 -1 | clb [ 9, 5] SBLOCK es (292 949) SWC 
| CHANY  (8,5) --> CHANX  (9,4) T/P:  0 -1 | clb [ 9, 4] SBLOCK ne (292 1012) SWC 
| CHANX  (9,4) --> CHANX (10,4) T/P:  0 -1 | cab_vmm [10, 4] SBLOCK we (328 868) SWC 
| CHANX (10,4) -->  IPIN (10,5) T/P:  0 12 | cab_vmm [10, 4] CHANX  (328,708) T0 XI12 ~~~~ PIN SINK ~~~~ || net (net19_dummy11) -> pin 12 in 10 5
SWC 
 ------------- (net35_1) ------------- 
|  OPIN (15,1) --> CHANY (14,1) T/P: 16 13 | **
io_e [15, 1] CHANY  (478,641) T16 E13 SWC 
| CHANY (14,1) --> CHANY (14,2) T/P: 16 -1 | io_e [15, 1] SBLOCK sn (477 1041) SWC 
| CHANY (14,2) --> CHANY (14,3) T/P: 16 -1 | io_e [15, 2] SBLOCK sn (477 1042) SWC 
| CHANY (14,3) --> CHANY (14,4) T/P: 16 -1 | io_e [15, 3] SBLOCK sn (477 1043) SWC 
| CHANY (14,4) --> CHANY (14,5) T/P: 16 -1 | io_e [15, 4] SBLOCK sn (477 1044) SWC 
| CHANY (14,5) --> CHANX (14,5) T/P: 16 -1 | io_e [15, 5] SBLOCK sw (477 1013) SWC 
| CHANX (14,5) --> CHANX (13,5) T/P: 16 -1 | cab2 [14, 5] SBLOCK ew (446 869) SWC 
| CHANX (13,5) --> CHANX (12,5) T/P: 16 -1 | clb [13, 5] SBLOCK ew (410 1029) SWC 
| CHANX (12,5) --> CHANX (11,5) T/P: 16 -1 | clb [12, 5] SBLOCK ew (376 1029) SWC 
| CHANX (11,5) -->  IPIN (11,6) T/P: 16 12 | cab_vmm [11, 5] CHANX  (344,709) T16 XI12 ~~~~ PIN SINK ~~~~ || net (net35_1) -> pin 12 in 11 6
SWC 
 ------------- (net31_1) ------------- 
|  OPIN (13,0) --> CHANX (13,0) T/P: 15 13 | io_sd [13, 0] CHANX  (420,336) T15 O3 SWC 
| CHANX (13,0) --> CHANX (12,0) T/P: 15 -1 | io_sd [13, 0] SBLOCK ew (409 352) SWC 
| CHANX (12,0) --> CHANY (11,1) T/P: 15 -1 | io_sd [12, 0] SBLOCK en (375 336) SWC 
| CHANY (11,1) --> CHANY (11,2) T/P: 15 -1 | clb [12, 1] SBLOCK sn (377 993) SWC 
| CHANY (11,2) --> CHANY (11,3) T/P: 15 -1 | clb [12, 2] SBLOCK sn (377 994) SWC 
| CHANY (11,3) --> CHANY (11,4) T/P: 15 -1 | clb [12, 3] SBLOCK sn (377 995) SWC 
| CHANY (11,4) --> CHANY (11,5) T/P: 15 -1 | clb [12, 4] SBLOCK sn (377 996) SWC 
| CHANY (11,5) --> CHANY (11,6) T/P: 15 -1 | clb [12, 5] SBLOCK sn (377 997) SWC 
| CHANY (11,6) --> CHANX (11,6) T/P: 15 -1 | clb [12, 6] SBLOCK sw (377 966) SWC 
| CHANX (11,6) -->  IPIN (11,6) T/P: 15 13 | cab_vmm [11, 6] CHANX  (345,614) T15 I13 ~~~~ PIN SINK ~~~~ || net (net31_1) -> pin 13 in 11 6
SWC 
 ------------- (net33_1) ------------- 
|  OPIN (13,0) --> CHANX (13,0) T/P: 14 16 | io_sd [13, 0] CHANX  (421,352) T14 O7 SWC 
| CHANX (13,0) --> CHANY (12,1) T/P: 14 -1 | io_sd [13, 0] SBLOCK en (410 336) SWC 
| CHANY (12,1) --> CHANY (12,2) T/P: 14 -1 | clb [13, 1] SBLOCK sn (412 993) SWC 
| CHANY (12,2) --> CHANY (12,3) T/P: 14 -1 | clb [13, 2] SBLOCK sn (412 994) SWC 
| CHANY (12,3) --> CHANY (12,4) T/P: 14 -1 | clb [13, 3] SBLOCK sn (412 995) SWC 
| CHANY (12,4) --> CHANY (12,5) T/P: 14 -1 | clb [13, 4] SBLOCK sn (412 996) SWC 
| CHANY (12,5) --> CHANX (12,5) T/P: 14 -1 | clb [13, 5] SBLOCK sw (412 965) SWC 
| CHANX (12,5) --> CHANY (11,6) T/P: 14 -1 | clb [12, 5] SBLOCK en (378 1013) SWC 
| CHANY (11,6) --> CHANX (11,6) T/P: 14 -1 | clb [12, 6] SBLOCK sw (378 966) SWC 
| CHANX (11,6) -->  IPIN (11,6) T/P: 14 15 | cab_vmm [11, 6] CHANX  (346,646) T14 I15 ~~~~ PIN SINK ~~~~ || net (net33_1) -> pin 15 in 11 6
SWC 
 ------------- (net30_15) ------------- 
|  OPIN (11,6) --> CHANY (10,6) T/P: 16 20 | cab_vmm [11, 6] CHANY  (344,1014) T16 XO0 SWC 
| CHANY (10,6) --> CHANY (10,7) T/P: 16 -1 | cab_vmm [11, 6] SBLOCK sn (344 838) SWC 
| CHANY (10,7) --> CHANY (10,8) T/P: 16 -1 | cab_vmm [11, 7] SBLOCK sn (344 839) SWC 
| CHANY (10,8) --> CHANY (10,9) T/P: 16 -1 | cab_vmm [11, 8] SBLOCK sn (344 840) SWC 
| CHANY (10,9) --> CHANX (10,9) T/P: 16 -1 | cab_vmm [11, 9] SBLOCK sw (344 809) SWC 
| CHANX (10,9) --> CHANX  (9,9) T/P: 16 -1 | cab_vmm [10, 9] SBLOCK ew (310 873) SWC 
| CHANX  (9,9) --> CHANX  (8,9) T/P: 16 -1 | clb [ 9, 9] SBLOCK ew (274 1033) SWC 
| CHANX  (8,9) --> CHANX  (7,9) T/P: 16 -1 | clb [ 8, 9] SBLOCK ew (240 1033) SWC 
| CHANX  (7,9) --> CHANX  (6,9) T/P: 16 -1 | cab [ 7, 9] SBLOCK ew (208 873) SWC 
| CHANX  (6,9) -->  IPIN (6,10) T/P: 16 12 |  cab [ 6, 9] CHANX  (174,713) T16 XI12 ~~~~ PIN SINK ~~~~ || net (net30_15) -> pin 12 in 6 10
SWC 
 ------------- (net30_16) ------------- 
|  OPIN (11,6) --> CHANY (10,6) T/P: 13 21 | cab_vmm [11, 6] CHANY  (347,1030) T13 XO1 SWC 
| CHANY (10,6) --> CHANY (10,7) T/P: 13 -1 | cab_vmm [11, 6] SBLOCK sn (347 838) SWC 
| CHANY (10,7) --> CHANY (10,8) T/P: 13 -1 | cab_vmm [11, 7] SBLOCK sn (347 839) SWC 
| CHANY (10,8) --> CHANY (10,9) T/P: 13 -1 | cab_vmm [11, 8] SBLOCK sn (347 840) SWC 
| CHANY (10,9) --> CHANX (10,9) T/P: 13 -1 | cab_vmm [11, 9] SBLOCK sw (347 809) SWC 
| CHANX (10,9) --> CHANX  (9,9) T/P: 13 -1 | cab_vmm [10, 9] SBLOCK ew (313 873) SWC 
| CHANX  (9,9) --> CHANX  (8,9) T/P: 13 -1 | clb [ 9, 9] SBLOCK ew (277 1033) SWC 
| CHANX  (8,9) --> CHANX  (7,9) T/P: 13 -1 | clb [ 8, 9] SBLOCK ew (243 1033) SWC 
| CHANX  (7,9) -->  IPIN (7,10) T/P: 13 12 |  cab [ 7, 9] CHANX  (211,713) T13 XI12 ~~~~ PIN SINK ~~~~ || net (net30_16) -> pin 12 in 7 10
SWC 
 ------------- (net30_7) ------------- 
|  OPIN (11,6) --> CHANY (11,6) T/P:  8 22 |  clb [12, 6] CHANY  (385,694) T8 AXO2 SWC 
| CHANY (11,6) --> CHANX (11,5) T/P:  8 -1 | clb [12, 5] SBLOCK nw (385 981) SWC 
| CHANX (11,5) --> CHANX (10,5) T/P:  8 -1 | cab_vmm [11, 5] SBLOCK ew (353 869) SWC 
| CHANX (10,5) --> CHANX  (9,5) T/P:  8 -1 | cab_vmm [10, 5] SBLOCK ew (319 869) SWC 
| CHANX  (9,5) --> CHANX  (8,5) T/P:  8 -1 | clb [ 9, 5] SBLOCK ew (283 1029) SWC 
| CHANX  (8,5) --> CHANX  (7,5) T/P:  8 -1 | clb [ 8, 5] SBLOCK ew (249 1029) SWC 
| CHANX  (7,5) --> CHANX  (6,5) T/P:  8 -1 | cab [ 7, 5] SBLOCK ew (217 869) SWC 
| CHANX  (6,5) -->  IPIN  (6,6) T/P:  8 12 |  cab [ 6, 5] CHANX  (183,709) T8 XI12 ~~~~ PIN SINK ~~~~ || net (net30_7) -> pin 12 in 6 6
SWC 
 ------------- (net30_8) ------------- 
|  OPIN (11,6) --> CHANY (11,6) T/P:  7 23 |  clb [12, 6] CHANY  (386,710) T7 AXO3 SWC 
| CHANY (11,6) --> CHANX (11,6) T/P:  7 -1 | clb [12, 6] SBLOCK sw (386 966) SWC 
| CHANX (11,6) --> CHANX (10,6) T/P:  7 -1 | cab_vmm [11, 6] SBLOCK ew (354 870) SWC 
| CHANX (10,6) --> CHANX  (9,6) T/P:  7 -1 | cab_vmm [10, 6] SBLOCK ew (320 870) SWC 
| CHANX  (9,6) --> CHANX  (8,6) T/P:  7 -1 | clb [ 9, 6] SBLOCK ew (284 1030) SWC 
| CHANX  (8,6) --> CHANY  (7,6) T/P:  7 -1 | clb [ 8, 6] SBLOCK es (250 950) SWC 
| CHANY  (7,6) --> CHANX  (7,5) T/P:  7 -1 | clb [ 8, 5] SBLOCK nw (250 981) SWC 
| CHANX  (7,5) -->  IPIN  (7,6) T/P:  7 12 |  cab [ 7, 5] CHANX  (218,709) T7 XI12 ~~~~ PIN SINK ~~~~ || net (net30_8) -> pin 12 in 7 6
SWC 
 ------------- (net34_1) ------------- 
|  OPIN (11,6) --> CHANX (11,6) T/P:  3 24 | cab_vmm [11, 6] CHANX  (359,662) T3 O4 SWC 
| CHANX (11,6) --> CHANY (11,6) T/P:  3 -1 | clb [12, 6] SBLOCK ws (391 966) SWC 
| CHANY (11,6) --> CHANY (11,5) T/P:  3 -1 | clb [12, 5] SBLOCK ns (391 997) SWC 
| CHANY (11,5) --> CHANY (11,4) T/P:  3 -1 | clb [12, 4] SBLOCK ns (391 996) SWC 
| CHANY (11,4) --> CHANY (11,3) T/P:  3 -1 | clb [12, 3] SBLOCK ns (391 995) SWC 
| CHANY (11,3) --> CHANX (11,2) T/P:  3 -1 | clb [12, 2] SBLOCK nw (391 978) SWC 
| CHANX (11,2) --> CHANY (10,2) T/P:  3 -1 | cab_vmm [11, 2] SBLOCK es (359 786) SWC 
| CHANY (10,2) --> CHANX (10,1) T/P:  3 -1 | cab_vmm [11, 1] SBLOCK nw (359 817) SWC 
| CHANX (10,1) -->  IPIN (10,2) T/P:  3 12 | cab_vmm [10, 1] CHANX  (325,705) T3 XI12 ~~~~ PIN SINK ~~~~ || net (net34_1) -> pin 12 in 10 2
SWC 
| CHANX (10,1) --> CHANX  (9,1) T/P:  3 -1 | cab_vmm [10, 1] SBLOCK ew (325 865) SWC 
| CHANX  (9,1) --> CHANX  (8,1) T/P:  3 -1 | clb [ 9, 1] SBLOCK ew (289 1025) SWC 
| CHANX  (8,1) --> CHANX  (7,1) T/P:  3 -1 | clb [ 8, 1] SBLOCK ew (255 1025) SWC 
| CHANX  (7,1) --> CHANX  (6,1) T/P:  3 -1 | cab [ 7, 1] SBLOCK ew (223 865) SWC 
| CHANX  (6,1) --> CHANY  (5,2) T/P:  3 -1 | cab [ 6, 1] SBLOCK en (189 849) SWC 
| CHANY  (5,2) -->  IPIN  (6,2) T/P:  3  1 |  cab [ 6, 2] CHANY  (189,962) T3 XI1 ~~~~ PIN SINK ~~~~ || net (net34_1) -> pin 1 in 6 2
SWC 
 ------------- (net30_9) ------------- 
|  OPIN (11,6) --> CHANY (10,6) T/P:  5 28 | cab_vmm [11, 6] CHANY  (357,950) T5 XI0 SWC 
| CHANY (10,6) --> CHANX (10,6) T/P:  5 -1 | cab_vmm [11, 6] SBLOCK sw (357 806) SWC 
| CHANX (10,6) --> CHANX  (9,6) T/P:  5 -1 | cab_vmm [10, 6] SBLOCK ew (323 870) SWC 
| CHANX  (9,6) --> CHANX  (8,6) T/P:  5 -1 | clb [ 9, 6] SBLOCK ew (287 1030) SWC 
| CHANX  (8,6) --> CHANX  (7,6) T/P:  5 -1 | clb [ 8, 6] SBLOCK ew (253 1030) SWC 
| CHANX  (7,6) --> CHANX  (6,6) T/P:  5 -1 | cab [ 7, 6] SBLOCK ew (221 870) SWC 
| CHANX  (6,6) -->  IPIN  (6,7) T/P:  5 12 |  cab [ 6, 6] CHANX  (187,710) T5 XI12 ~~~~ PIN SINK ~~~~ || net (net30_9) -> pin 12 in 6 7
SWC 
 ------------- (net30_10) ------------- 
|  OPIN (11,6) --> CHANY (10,6) T/P:  1 29 | cab_vmm [11, 6] CHANY  (361,966) T1 XI1 SWC 
| CHANY (10,6) --> CHANX (10,6) T/P:  1 -1 | cab_vmm [11, 6] SBLOCK sw (361 806) SWC 
| CHANX (10,6) --> CHANX  (9,6) T/P:  1 -1 | cab_vmm [10, 6] SBLOCK ew (327 870) SWC 
| CHANX  (9,6) --> CHANX  (8,6) T/P:  1 -1 | clb [ 9, 6] SBLOCK ew (291 1030) SWC 
| CHANX  (8,6) --> CHANX  (7,6) T/P:  1 -1 | clb [ 8, 6] SBLOCK ew (257 1030) SWC 
| CHANX  (7,6) -->  IPIN  (7,7) T/P:  1 12 |  cab [ 7, 6] CHANX  (225,710) T1 XI12 ~~~~ PIN SINK ~~~~ || net (net30_10) -> pin 12 in 7 7
SWC 
 ------------- (net30_11) ------------- 
|  OPIN (11,6) --> CHANY (10,6) T/P:  8 30 | cab_vmm [11, 6] CHANY  (353,982) T8 XI2 SWC 
| CHANY (10,6) --> CHANY (10,7) T/P:  8 -1 | cab_vmm [11, 6] SBLOCK sn (353 838) SWC 
| CHANY (10,7) --> CHANX (10,7) T/P:  8 -1 | cab_vmm [11, 7] SBLOCK sw (353 807) SWC 
| CHANX (10,7) --> CHANX  (9,7) T/P:  8 -1 | cab_vmm [10, 7] SBLOCK ew (319 871) SWC 
| CHANX  (9,7) --> CHANX  (8,7) T/P:  8 -1 | clb [ 9, 7] SBLOCK ew (283 1031) SWC 
| CHANX  (8,7) --> CHANX  (7,7) T/P:  8 -1 | clb [ 8, 7] SBLOCK ew (249 1031) SWC 
| CHANX  (7,7) --> CHANX  (6,7) T/P:  8 -1 | cab [ 7, 7] SBLOCK ew (217 871) SWC 
| CHANX  (6,7) -->  IPIN  (6,8) T/P:  8 12 |  cab [ 6, 7] CHANX  (183,711) T8 XI12 ~~~~ PIN SINK ~~~~ || net (net30_11) -> pin 12 in 6 8
SWC 
 ------------- (net30_12) ------------- 
|  OPIN (11,6) --> CHANY (10,6) T/P: 12 31 | cab_vmm [11, 6] CHANY  (349,998) T12 XI3 SWC 
| CHANY (10,6) --> CHANY (10,7) T/P: 12 -1 | cab_vmm [11, 6] SBLOCK sn (349 838) SWC 
| CHANY (10,7) --> CHANX (10,7) T/P: 12 -1 | cab_vmm [11, 7] SBLOCK sw (349 807) SWC 
| CHANX (10,7) --> CHANX  (9,7) T/P: 12 -1 | cab_vmm [10, 7] SBLOCK ew (315 871) SWC 
| CHANX  (9,7) --> CHANX  (8,7) T/P: 12 -1 | clb [ 9, 7] SBLOCK ew (279 1031) SWC 
| CHANX  (8,7) --> CHANX  (7,7) T/P: 12 -1 | clb [ 8, 7] SBLOCK ew (245 1031) SWC 
| CHANX  (7,7) -->  IPIN  (7,8) T/P: 12 12 |  cab [ 7, 7] CHANX  (213,711) T12 XI12 ~~~~ PIN SINK ~~~~ || net (net30_12) -> pin 12 in 7 8
SWC 
 ------------- (net30_13) ------------- 
|  OPIN (11,6) --> CHANY (11,6) T/P:  9 32 |  clb [12, 6] CHANY  (384,630) T9 AXI4 SWC 
| CHANY (11,6) --> CHANY (11,7) T/P:  9 -1 | clb [12, 6] SBLOCK sn (384 998) SWC 
| CHANY (11,7) --> CHANY (11,8) T/P:  9 -1 | clb [12, 7] SBLOCK sn (384 999) SWC 
| CHANY (11,8) --> CHANX (11,8) T/P:  9 -1 | clb [12, 8] SBLOCK sw (384 968) SWC 
| CHANX (11,8) --> CHANX (10,8) T/P:  9 -1 | cab_vmm [11, 8] SBLOCK ew (352 872) SWC 
| CHANX (10,8) --> CHANX  (9,8) T/P:  9 -1 | cab_vmm [10, 8] SBLOCK ew (318 872) SWC 
| CHANX  (9,8) --> CHANX  (8,8) T/P:  9 -1 | clb [ 9, 8] SBLOCK ew (282 1032) SWC 
| CHANX  (8,8) --> CHANX  (7,8) T/P:  9 -1 | clb [ 8, 8] SBLOCK ew (248 1032) SWC 
| CHANX  (7,8) --> CHANX  (6,8) T/P:  9 -1 | cab [ 7, 8] SBLOCK ew (216 872) SWC 
| CHANX  (6,8) -->  IPIN  (6,9) T/P:  9 12 |  cab [ 6, 8] CHANX  (182,712) T9 XI12 ~~~~ PIN SINK ~~~~ || net (net30_13) -> pin 12 in 6 9
SWC 
 ------------- (net30_14) ------------- 
|  OPIN (11,6) --> CHANY (11,6) T/P: 10 33 |  clb [12, 6] CHANY  (383,646) T10 AXI5 SWC 
| CHANY (11,6) --> CHANY (11,7) T/P: 10 -1 | clb [12, 6] SBLOCK sn (383 998) SWC 
| CHANY (11,7) --> CHANY (11,8) T/P: 10 -1 | clb [12, 7] SBLOCK sn (383 999) SWC 
| CHANY (11,8) --> CHANX (11,8) T/P: 10 -1 | clb [12, 8] SBLOCK sw (383 968) SWC 
| CHANX (11,8) --> CHANX (10,8) T/P: 10 -1 | cab_vmm [11, 8] SBLOCK ew (351 872) SWC 
| CHANX (10,8) --> CHANX  (9,8) T/P: 10 -1 | cab_vmm [10, 8] SBLOCK ew (317 872) SWC 
| CHANX  (9,8) --> CHANX  (8,8) T/P: 10 -1 | clb [ 9, 8] SBLOCK ew (281 1032) SWC 
| CHANX  (8,8) --> CHANX  (7,8) T/P: 10 -1 | clb [ 8, 8] SBLOCK ew (247 1032) SWC 
| CHANX  (7,8) -->  IPIN  (7,9) T/P: 10 12 |  cab [ 7, 8] CHANX  (215,712) T10 XI12 ~~~~ PIN SINK ~~~~ || net (net30_14) -> pin 12 in 7 9
SWC 
 ------------- (net30_1) ------------- 
|  OPIN (11,6) --> CHANY (11,6) T/P: 12 34 |  clb [12, 6] CHANY  (381,662) T12 AXI6 SWC 
| CHANY (11,6) --> CHANX (11,6) T/P: 12 -1 | clb [12, 6] SBLOCK sw (381 966) SWC 
| CHANX (11,6) --> CHANX (10,6) T/P: 12 -1 | cab_vmm [11, 6] SBLOCK ew (349 870) SWC 
| CHANX (10,6) --> CHANX  (9,6) T/P: 12 -1 | cab_vmm [10, 6] SBLOCK ew (315 870) SWC 
| CHANX  (9,6) --> CHANX  (8,6) T/P: 12 -1 | clb [ 9, 6] SBLOCK ew (279 1030) SWC 
| CHANX  (8,6) --> CHANX  (7,6) T/P: 12 -1 | clb [ 8, 6] SBLOCK ew (245 1030) SWC 
| CHANX  (7,6) --> CHANY  (6,6) T/P: 12 -1 | cab [ 7, 6] SBLOCK es (213 790) SWC 
| CHANY  (6,6) --> CHANY  (6,5) T/P: 12 -1 | cab [ 7, 5] SBLOCK ns (213 837) SWC 
| CHANY  (6,5) --> CHANY  (6,4) T/P: 12 -1 | cab [ 7, 4] SBLOCK ns (213 836) SWC 
| CHANY  (6,4) --> CHANY  (6,3) T/P: 12 -1 | cab [ 7, 3] SBLOCK ns (213 835) SWC 
| CHANY  (6,3) --> CHANX  (6,2) T/P: 12 -1 | cab [ 7, 2] SBLOCK nw (213 818) SWC 
| CHANX  (6,2) -->  IPIN  (6,3) T/P: 12 12 |  cab [ 6, 2] CHANX  (179,706) T12 XI12 ~~~~ PIN SINK ~~~~ || net (net30_1) -> pin 12 in 6 3
SWC 
 ------------- (net30_2) ------------- 
|  OPIN (11,6) --> CHANY (11,6) T/P: 11 35 |  clb [12, 6] CHANY  (382,678) T11 AXI7 SWC 
| CHANY (11,6) --> CHANX (11,6) T/P: 11 -1 | clb [12, 6] SBLOCK sw (382 966) SWC 
| CHANX (11,6) --> CHANY (10,6) T/P: 11 -1 | cab_vmm [11, 6] SBLOCK es (350 790) SWC 
| CHANY (10,6) --> CHANX (10,5) T/P: 11 -1 | cab_vmm [11, 5] SBLOCK nw (350 821) SWC 
| CHANX (10,5) --> CHANX  (9,5) T/P: 11 -1 | cab_vmm [10, 5] SBLOCK ew (316 869) SWC 
| CHANX  (9,5) --> CHANX  (8,5) T/P: 11 -1 | clb [ 9, 5] SBLOCK ew (280 1029) SWC 
| CHANX  (8,5) --> CHANY  (7,5) T/P: 11 -1 | clb [ 8, 5] SBLOCK es (246 949) SWC 
| CHANY  (7,5) --> CHANY  (7,4) T/P: 11 -1 | clb [ 8, 4] SBLOCK ns (246 996) SWC 
| CHANY  (7,4) --> CHANY  (7,3) T/P: 11 -1 | clb [ 8, 3] SBLOCK ns (246 995) SWC 
| CHANY  (7,3) --> CHANX  (7,2) T/P: 11 -1 | clb [ 8, 2] SBLOCK nw (246 978) SWC 
| CHANX  (7,2) -->  IPIN  (7,3) T/P: 11 12 |  cab [ 7, 2] CHANX  (214,706) T11 XI12 ~~~~ PIN SINK ~~~~ || net (net30_2) -> pin 12 in 7 3
SWC 
 ------------- (net30_3) ------------- 
|  OPIN (11,6) --> CHANX (11,6) T/P:  9 36 | cab_vmm [11, 6] CHANX  (352,582) T9 I8 SWC 
| CHANX (11,6) --> CHANX (10,6) T/P:  9 -1 | cab_vmm [11, 6] SBLOCK ew (352 870) SWC 
| CHANX (10,6) --> CHANX  (9,6) T/P:  9 -1 | cab_vmm [10, 6] SBLOCK ew (318 870) SWC 
| CHANX  (9,6) --> CHANX  (8,6) T/P:  9 -1 | clb [ 9, 6] SBLOCK ew (282 1030) SWC 
| CHANX  (8,6) --> CHANX  (7,6) T/P:  9 -1 | clb [ 8, 6] SBLOCK ew (248 1030) SWC 
| CHANX  (7,6) --> CHANY  (6,6) T/P:  9 -1 | cab [ 7, 6] SBLOCK es (216 790) SWC 
| CHANY  (6,6) --> CHANY  (6,5) T/P:  9 -1 | cab [ 7, 5] SBLOCK ns (216 837) SWC 
| CHANY  (6,5) --> CHANY  (6,4) T/P:  9 -1 | cab [ 7, 4] SBLOCK ns (216 836) SWC 
| CHANY  (6,4) --> CHANX  (6,3) T/P:  9 -1 | cab [ 7, 3] SBLOCK nw (216 819) SWC 
| CHANX  (6,3) -->  IPIN  (6,4) T/P:  9 12 |  cab [ 6, 3] CHANX  (182,707) T9 XI12 ~~~~ PIN SINK ~~~~ || net (net30_3) -> pin 12 in 6 4
SWC 
 ------------- (net30_4) ------------- 
|  OPIN (11,6) --> CHANX (11,6) T/P: 13 37 | cab_vmm [11, 6] CHANX  (347,598) T13 I9 SWC 
| CHANX (11,6) --> CHANX (10,6) T/P: 13 -1 | cab_vmm [11, 6] SBLOCK ew (347 870) SWC 
| CHANX (10,6) --> CHANX  (9,6) T/P: 13 -1 | cab_vmm [10, 6] SBLOCK ew (313 870) SWC 
| CHANX  (9,6) --> CHANX  (8,6) T/P: 13 -1 | clb [ 9, 6] SBLOCK ew (277 1030) SWC 
| CHANX  (8,6) --> CHANY  (7,6) T/P: 13 -1 | clb [ 8, 6] SBLOCK es (243 950) SWC 
| CHANY  (7,6) --> CHANY  (7,5) T/P: 13 -1 | clb [ 8, 5] SBLOCK ns (243 997) SWC 
| CHANY  (7,5) --> CHANY  (7,4) T/P: 13 -1 | clb [ 8, 4] SBLOCK ns (243 996) SWC 
| CHANY  (7,4) --> CHANX  (7,3) T/P: 13 -1 | clb [ 8, 3] SBLOCK nw (243 979) SWC 
| CHANX  (7,3) -->  IPIN  (7,4) T/P: 13 12 |  cab [ 7, 3] CHANX  (211,707) T13 XI12 ~~~~ PIN SINK ~~~~ || net (net30_4) -> pin 12 in 7 4
SWC 
 ------------- (net30_5) ------------- 
|  OPIN (11,6) --> CHANX (11,5) T/P:  6 38 | cab_vmm [11, 5] CHANX  (356,677) T6 XI10 SWC 
| CHANX (11,5) --> CHANX (10,5) T/P:  6 -1 | cab_vmm [11, 5] SBLOCK ew (356 869) SWC 
| CHANX (10,5) --> CHANX  (9,5) T/P:  6 -1 | cab_vmm [10, 5] SBLOCK ew (322 869) SWC 
| CHANX  (9,5) --> CHANX  (8,5) T/P:  6 -1 | clb [ 9, 5] SBLOCK ew (286 1029) SWC 
| CHANX  (8,5) --> CHANX  (7,5) T/P:  6 -1 | clb [ 8, 5] SBLOCK ew (252 1029) SWC 
| CHANX  (7,5) --> CHANY  (6,5) T/P:  6 -1 | cab [ 7, 5] SBLOCK es (220 789) SWC 
| CHANY  (6,5) --> CHANX  (6,4) T/P:  6 -1 | cab [ 7, 4] SBLOCK nw (220 820) SWC 
| CHANX  (6,4) -->  IPIN  (6,5) T/P:  6 12 |  cab [ 6, 4] CHANX  (186,708) T6 XI12 ~~~~ PIN SINK ~~~~ || net (net30_5) -> pin 12 in 6 5
SWC 
 ------------- (net30_6) ------------- 
|  OPIN (11,6) --> CHANX (11,5) T/P:  4 39 | cab_vmm [11, 5] CHANX  (358,693) T4 XI11 SWC 
| CHANX (11,5) --> CHANX (10,5) T/P:  4 -1 | cab_vmm [11, 5] SBLOCK ew (358 869) SWC 
| CHANX (10,5) --> CHANX  (9,5) T/P:  4 -1 | cab_vmm [10, 5] SBLOCK ew (324 869) SWC 
| CHANX  (9,5) --> CHANX  (8,5) T/P:  4 -1 | clb [ 9, 5] SBLOCK ew (288 1029) SWC 
| CHANX  (8,5) --> CHANY  (7,5) T/P:  4 -1 | clb [ 8, 5] SBLOCK es (254 949) SWC 
| CHANY  (7,5) --> CHANX  (7,4) T/P:  4 -1 | clb [ 8, 4] SBLOCK nw (254 980) SWC 
| CHANX  (7,4) -->  IPIN  (7,5) T/P:  4 12 |  cab [ 7, 4] CHANX  (222,708) T4 XI12 ~~~~ PIN SINK ~~~~ || net (net30_6) -> pin 12 in 7 5
SWC 
 ------------- (net18_1) ------------- 
|  OPIN  (7,2) --> CHANX  (7,2) T/P: 14 20 |  cab [ 7, 2] CHANX  (210,658) T14 O4 SWC 
| CHANX  (7,2) --> CHANX  (8,2) T/P: 14 -1 | clb [ 8, 2] SBLOCK we (242 1026) SWC 
| CHANX  (8,2) --> CHANX  (9,2) T/P: 14 -1 | clb [ 9, 2] SBLOCK we (276 1026) SWC 
| CHANX  (9,2) --> CHANY  (9,3) T/P: 14 -1 | cab_vmm [10, 2] SBLOCK wn (312 818) SWC 
| CHANY  (9,3) --> CHANX (10,3) T/P: 14 -1 | cab_vmm [10, 3] SBLOCK se (312 787) SWC 
| CHANX (10,3) -->  IPIN (10,4) T/P: 14 12 | cab_vmm [10, 3] CHANX  (312,707) T14 XI12 ~~~~ PIN SINK ~~~~ || net (net18_1) -> pin 12 in 10 4
SWC 
| CHANY  (9,3) --> CHANY  (9,2) T/P: 14 -1 | cab_vmm [10, 2] SBLOCK ns (312 834) SWC 
| CHANY  (9,2) --> CHANY  (9,1) T/P: 14 -1 | cab_vmm [10, 1] SBLOCK ns (312 833) SWC 
| CHANY  (9,1) --> CHANX (10,0) T/P: 14 -1 | io_sa [10, 0] SBLOCK ne (312 336) SWC 
| CHANX (10,0) --> CHANX (11,0) T/P: 14 -1 | io_sa [11, 0] SBLOCK we (346 352) SWC 
| CHANX (11,0) -->  IPIN (11,0) T/P: 14  0 | io_sa [11, 0] CHANX  (356,272) T14 I8 ~~~~ PIN SINK ~~~~ || net (net18_1) -> pin 0 in 11 0
SWC 
 ------------- (net25_1) ------------- 
|  OPIN (14,0) --> CHANX (14,0) T/P:  5  7 | io_sa [14, 0] CHANX  (469,304) T5 I13 SWC 
| CHANX (14,0) --> CHANX (13,0) T/P:  5 -1 | io_sa [14, 0] SBLOCK ew (447 448) SWC 
| CHANX (13,0) --> CHANY (12,1) T/P:  5 -1 | io_sd [13, 0] SBLOCK en (409 432) SWC 
| CHANY (12,1) --> CHANY (12,2) T/P:  5 -1 | clb [13, 1] SBLOCK sn (423 993) SWC 
| CHANY (12,2) --> CHANY (12,3) T/P:  5 -1 | clb [13, 2] SBLOCK sn (423 994) SWC 
| CHANY (12,3) --> CHANY (12,4) T/P:  5 -1 | clb [13, 3] SBLOCK sn (423 995) SWC 
| CHANY (12,4) --> CHANX (12,4) T/P:  5 -1 | clb [13, 4] SBLOCK sw (423 964) SWC 
| CHANX (12,4) --> CHANX (11,4) T/P:  5 -1 | clb [12, 4] SBLOCK ew (389 1028) SWC 
| CHANX (11,4) --> CHANX (10,4) T/P:  5 -1 | cab_vmm [11, 4] SBLOCK ew (357 868) SWC 
| CHANX (10,4) -->  IPIN (10,4) T/P:  5 13 | cab_vmm [10, 4] CHANX  (323,612) T5 I13 ~~~~ PIN SINK ~~~~ || net (net25_1) -> pin 13 in 10 4
SWC 
 ------------- (net23_1) ------------- 
|  OPIN (14,0) --> CHANX (14,0) T/P:  8 10 | io_sa [14, 0] CHANX  (465,320) T8 I14 SWC 
| CHANX (14,0) --> CHANX (13,0) T/P:  8 -1 | io_sa [14, 0] SBLOCK ew (455 352) SWC 
| CHANX (13,0) --> CHANY (12,1) T/P:  8 -1 | io_sd [13, 0] SBLOCK en (417 336) SWC 
| CHANY (12,1) --> CHANY (12,2) T/P:  8 -1 | clb [13, 1] SBLOCK sn (419 993) SWC 
| CHANY (12,2) --> CHANY (12,3) T/P:  8 -1 | clb [13, 2] SBLOCK sn (419 994) SWC 
| CHANY (12,3) --> CHANY (12,4) T/P:  8 -1 | clb [13, 3] SBLOCK sn (419 995) SWC 
| CHANY (12,4) --> CHANX (12,4) T/P:  8 -1 | clb [13, 4] SBLOCK sw (419 964) SWC 
| CHANX (12,4) --> CHANX (11,4) T/P:  8 -1 | clb [12, 4] SBLOCK ew (385 1028) SWC 
| CHANX (11,4) --> CHANX (10,4) T/P:  8 -1 | cab_vmm [11, 4] SBLOCK ew (353 868) SWC 
| CHANX (10,4) -->  IPIN (10,4) T/P:  8 15 | cab_vmm [10, 4] CHANX  (319,644) T8 I15 ~~~~ PIN SINK ~~~~ || net (net23_1) -> pin 15 in 10 4
SWC 
 ------------- (net22_1) ------------- 
|  OPIN (14,0) --> CHANX (14,0) T/P:  7  1 | io_sa [14, 0] CHANX  (466,272) T7 I8 SWC 
| CHANX (14,0) --> CHANX (13,0) T/P:  7 -1 | io_sa [14, 0] SBLOCK ew (446 448) SWC 
| CHANX (13,0) --> CHANX (12,0) T/P:  7 -1 | io_sd [13, 0] SBLOCK ew (408 448) SWC 
| CHANX (12,0) --> CHANX (11,0) T/P:  7 -1 | io_sd [12, 0] SBLOCK ew (374 448) SWC 
| CHANX (11,0) --> CHANY (10,1) T/P:  7 -1 | io_sa [11, 0] SBLOCK en (344 432) SWC 
| CHANY (10,1) --> CHANY (10,2) T/P:  7 -1 | cab_vmm [11, 1] SBLOCK sn (354 833) SWC 
| CHANY (10,2) --> CHANX (10,2) T/P:  7 -1 | cab_vmm [11, 2] SBLOCK sw (354 802) SWC 
| CHANX (10,2) -->  IPIN (10,2) T/P:  7 13 | cab_vmm [10, 2] CHANX  (320,610) T7 I13 ~~~~ PIN SINK ~~~~ || net (net22_1) -> pin 13 in 10 2
SWC 
 ------------- (net20_1) ------------- 
|  OPIN (14,0) --> CHANX (14,0) T/P: 13  4 | io_sa [14, 0] CHANX  (459,288) T13 I9 SWC 
| CHANX (14,0) --> CHANX (13,0) T/P: 13 -1 | io_sa [14, 0] SBLOCK ew (449 352) SWC 
| CHANX (13,0) --> CHANX (12,0) T/P: 13 -1 | io_sd [13, 0] SBLOCK ew (411 352) SWC 
| CHANX (12,0) --> CHANX (11,0) T/P: 13 -1 | io_sd [12, 0] SBLOCK ew (377 352) SWC 
| CHANX (11,0) --> CHANY (10,1) T/P: 13 -1 | io_sa [11, 0] SBLOCK en (347 336) SWC 
| CHANY (10,1) --> CHANY (10,2) T/P: 13 -1 | cab_vmm [11, 1] SBLOCK sn (347 833) SWC 
| CHANY (10,2) --> CHANX (10,2) T/P: 13 -1 | cab_vmm [11, 2] SBLOCK sw (347 802) SWC 
| CHANX (10,2) -->  IPIN (10,2) T/P: 13 15 | cab_vmm [10, 2] CHANX  (313,642) T13 I15 ~~~~ PIN SINK ~~~~ || net (net20_1) -> pin 15 in 10 2
SWC 
 ------------- (net1_1) ------------- 
|  OPIN (13,0) --> CHANX (13,0) T/P: 16 10 | io_sd [13, 0] CHANX  (419,320) T16 I15 SWC 
| CHANX (13,0) --> CHANX (12,0) T/P: 16 -1 | io_sd [13, 0] SBLOCK ew (408 352) SWC 
| CHANX (12,0) --> CHANX (11,0) T/P: 16 -1 | io_sd [12, 0] SBLOCK ew (374 352) SWC 
| CHANX (11,0) --> CHANX (10,0) T/P: 16 -1 | io_sa [11, 0] SBLOCK ew (344 352) SWC 
| CHANX (10,0) --> CHANX  (9,0) T/P: 16 -1 | io_sa [10, 0] SBLOCK ew (310 352) SWC 
| CHANX  (9,0) --> CHANX  (8,0) T/P: 16 -1 | io_sd [ 9, 0] SBLOCK ew (272 352) SWC 
| CHANX  (8,0) --> CHANY  (7,1) T/P: 16 -1 | io_sd [ 8, 0] SBLOCK en (238 336) SWC 
| CHANY  (7,1) --> CHANY  (7,2) T/P: 16 -1 | clb [ 8, 1] SBLOCK sn (240 993) SWC 
| CHANY  (7,2) --> CHANX  (7,2) T/P: 16 -1 | clb [ 8, 2] SBLOCK sw (240 962) SWC 
| CHANX  (7,2) --> CHANY  (6,3) T/P: 16 -1 | cab [ 7, 2] SBLOCK en (208 850) SWC 
| CHANY  (6,3) -->  IPIN  (7,3) T/P: 16  3 |  cab [ 7, 3] CHANY  (208,995) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 7 3
SWC 
| CHANY  (6,3) --> CHANX  (6,2) T/P: 16 -1 | cab [ 7, 2] SBLOCK nw (208 818) SWC 
| CHANX  (6,2) --> CHANY  (5,3) T/P: 16 -1 | cab [ 6, 2] SBLOCK en (174 850) SWC 
| CHANY  (5,3) -->  IPIN  (6,3) T/P: 16  3 |  cab [ 6, 3] CHANY  (174,995) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 6 3
SWC 
| CHANY  (5,3) --> CHANY  (5,4) T/P: 16 -1 | cab [ 6, 3] SBLOCK sn (174 835) SWC 
| CHANY  (5,4) -->  IPIN  (6,4) T/P: 16  3 |  cab [ 6, 4] CHANY  (174,996) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 6 4
SWC 
| CHANY  (6,3) --> CHANY  (6,4) T/P: 16 -1 | cab [ 7, 3] SBLOCK sn (208 835) SWC 
| CHANY  (6,4) -->  IPIN  (7,4) T/P: 16  3 |  cab [ 7, 4] CHANY  (208,996) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 7 4
SWC 
| CHANY  (5,4) --> CHANY  (5,5) T/P: 16 -1 | cab [ 6, 4] SBLOCK sn (174 836) SWC 
| CHANY  (5,5) -->  IPIN  (6,5) T/P: 16  3 |  cab [ 6, 5] CHANY  (174,997) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 6 5
SWC 
| CHANY  (6,4) --> CHANY  (6,5) T/P: 16 -1 | cab [ 7, 4] SBLOCK sn (208 836) SWC 
| CHANY  (6,5) -->  IPIN  (7,5) T/P: 16  3 |  cab [ 7, 5] CHANY  (208,997) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 7 5
SWC 
| CHANY  (5,5) --> CHANY  (5,6) T/P: 16 -1 | cab [ 6, 5] SBLOCK sn (174 837) SWC 
| CHANY  (5,6) -->  IPIN  (6,6) T/P: 16  3 |  cab [ 6, 6] CHANY  (174,998) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 6 6
SWC 
| CHANY  (6,5) --> CHANY  (6,6) T/P: 16 -1 | cab [ 7, 5] SBLOCK sn (208 837) SWC 
| CHANY  (6,6) -->  IPIN  (7,6) T/P: 16  3 |  cab [ 7, 6] CHANY  (208,998) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 7 6
SWC 
| CHANY  (5,6) --> CHANY  (5,7) T/P: 16 -1 | cab [ 6, 6] SBLOCK sn (174 838) SWC 
| CHANY  (5,7) -->  IPIN  (6,7) T/P: 16  3 |  cab [ 6, 7] CHANY  (174,999) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 6 7
SWC 
| CHANY  (6,6) --> CHANY  (6,7) T/P: 16 -1 | cab [ 7, 6] SBLOCK sn (208 838) SWC 
| CHANY  (6,7) -->  IPIN  (7,7) T/P: 16  3 |  cab [ 7, 7] CHANY  (208,999) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 7 7
SWC 
| CHANY  (5,7) --> CHANY  (5,8) T/P: 16 -1 | cab [ 6, 7] SBLOCK sn (174 839) SWC 
| CHANY  (5,8) -->  IPIN  (6,8) T/P: 16  3 |  cab [ 6, 8] CHANY  (174,1000) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 6 8
SWC 
| CHANY  (6,7) --> CHANY  (6,8) T/P: 16 -1 | cab [ 7, 7] SBLOCK sn (208 839) SWC 
| CHANY  (6,8) -->  IPIN  (7,8) T/P: 16  3 |  cab [ 7, 8] CHANY  (208,1000) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 7 8
SWC 
| CHANY  (5,8) --> CHANY  (5,9) T/P: 16 -1 | cab [ 6, 8] SBLOCK sn (174 840) SWC 
| CHANY  (5,9) -->  IPIN  (6,9) T/P: 16  3 |  cab [ 6, 9] CHANY  (174,1001) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 6 9
SWC 
| CHANY  (6,8) --> CHANY  (6,9) T/P: 16 -1 | cab [ 7, 8] SBLOCK sn (208 840) SWC 
| CHANY  (6,9) -->  IPIN  (7,9) T/P: 16  3 |  cab [ 7, 9] CHANY  (208,1001) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 7 9
SWC 
| CHANY  (5,9) --> CHANY (5,10) T/P: 16 -1 | cab [ 6, 9] SBLOCK sn (174 841) SWC 
| CHANY (5,10) -->  IPIN (6,10) T/P: 16  3 |  cab [ 6,10] CHANY  (174,1002) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 6 10
SWC 
| CHANY  (6,9) --> CHANY (6,10) T/P: 16 -1 | cab [ 7, 9] SBLOCK sn (208 841) SWC 
| CHANY (6,10) -->  IPIN (7,10) T/P: 16  3 |  cab [ 7,10] CHANY  (208,1002) T16 XI3 ~~~~ PIN SINK ~~~~ || net (net1_1) -> pin 3 in 7 10
SWC 
 ------------- (net26_1) ------------- 
|  OPIN  (8,0) --> CHANX  (8,0) T/P: 15 16 | io_sd [ 8, 0] CHANX  (250,352) T15 O7 SWC 
| CHANX  (8,0) --> CHANY  (7,1) T/P: 15 -1 | io_sd [ 8, 0] SBLOCK en (239 336) SWC 
| CHANY  (7,1) --> CHANY  (7,2) T/P: 15 -1 | clb [ 8, 1] SBLOCK sn (241 993) SWC 
| CHANY  (7,2) --> CHANY  (7,3) T/P: 15 -1 | clb [ 8, 2] SBLOCK sn (241 994) SWC 
| CHANY  (7,3) -->  IPIN  (7,3) T/P: 15  6 |  clb [ 8, 3] CHANY  (241,659) T15 AXI6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 7 3
SWC 
| CHANY  (7,2) --> CHANX  (7,2) T/P: 15 -1 | clb [ 8, 2] SBLOCK sw (241 962) SWC 
| CHANX  (7,2) --> CHANY  (6,3) T/P: 15 -1 | cab [ 7, 2] SBLOCK en (209 850) SWC 
| CHANY  (6,3) -->  IPIN  (6,3) T/P: 15  6 |  cab [ 7, 3] CHANY  (209,1075) T15 I6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 6 3
SWC 
| CHANY  (6,3) --> CHANY  (6,4) T/P: 15 -1 | cab [ 7, 3] SBLOCK sn (209 835) SWC 
| CHANY  (6,4) -->  IPIN  (6,4) T/P: 15  6 |  cab [ 7, 4] CHANY  (209,1076) T15 I6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 6 4
SWC 
| CHANY  (7,3) --> CHANY  (7,4) T/P: 15 -1 | clb [ 8, 3] SBLOCK sn (241 995) SWC 
| CHANY  (7,4) -->  IPIN  (7,4) T/P: 15  6 |  clb [ 8, 4] CHANY  (241,660) T15 AXI6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 7 4
SWC 
| CHANY  (6,4) --> CHANY  (6,5) T/P: 15 -1 | cab [ 7, 4] SBLOCK sn (209 836) SWC 
| CHANY  (6,5) -->  IPIN  (6,5) T/P: 15  6 |  cab [ 7, 5] CHANY  (209,1077) T15 I6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 6 5
SWC 
| CHANY  (7,4) --> CHANY  (7,5) T/P: 15 -1 | clb [ 8, 4] SBLOCK sn (241 996) SWC 
| CHANY  (7,5) -->  IPIN  (7,5) T/P: 15  6 |  clb [ 8, 5] CHANY  (241,661) T15 AXI6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 7 5
SWC 
| CHANY  (6,5) --> CHANY  (6,6) T/P: 15 -1 | cab [ 7, 5] SBLOCK sn (209 837) SWC 
| CHANY  (6,6) -->  IPIN  (6,6) T/P: 15  6 |  cab [ 7, 6] CHANY  (209,1078) T15 I6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 6 6
SWC 
| CHANY  (7,5) --> CHANY  (7,6) T/P: 15 -1 | clb [ 8, 5] SBLOCK sn (241 997) SWC 
| CHANY  (7,6) -->  IPIN  (7,6) T/P: 15  6 |  clb [ 8, 6] CHANY  (241,662) T15 AXI6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 7 6
SWC 
| CHANY  (6,6) --> CHANY  (6,7) T/P: 15 -1 | cab [ 7, 6] SBLOCK sn (209 838) SWC 
| CHANY  (6,7) -->  IPIN  (6,7) T/P: 15  6 |  cab [ 7, 7] CHANY  (209,1079) T15 I6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 6 7
SWC 
| CHANY  (7,6) --> CHANY  (7,7) T/P: 15 -1 | clb [ 8, 6] SBLOCK sn (241 998) SWC 
| CHANY  (7,7) -->  IPIN  (7,7) T/P: 15  6 |  clb [ 8, 7] CHANY  (241,663) T15 AXI6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 7 7
SWC 
| CHANY  (6,7) --> CHANY  (6,8) T/P: 15 -1 | cab [ 7, 7] SBLOCK sn (209 839) SWC 
| CHANY  (6,8) -->  IPIN  (6,8) T/P: 15  6 |  cab [ 7, 8] CHANY  (209,1080) T15 I6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 6 8
SWC 
| CHANY  (7,7) --> CHANY  (7,8) T/P: 15 -1 | clb [ 8, 7] SBLOCK sn (241 999) SWC 
| CHANY  (7,8) -->  IPIN  (7,8) T/P: 15  6 |  clb [ 8, 8] CHANY  (241,664) T15 AXI6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 7 8
SWC 
| CHANY  (6,8) --> CHANY  (6,9) T/P: 15 -1 | cab [ 7, 8] SBLOCK sn (209 840) SWC 
| CHANY  (6,9) -->  IPIN  (6,9) T/P: 15  6 |  cab [ 7, 9] CHANY  (209,1081) T15 I6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 6 9
SWC 
| CHANY  (7,8) --> CHANY  (7,9) T/P: 15 -1 | clb [ 8, 8] SBLOCK sn (241 1000) SWC 
| CHANY  (7,9) -->  IPIN  (7,9) T/P: 15  6 |  clb [ 8, 9] CHANY  (241,665) T15 AXI6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 7 9
SWC 
| CHANY  (6,9) --> CHANY (6,10) T/P: 15 -1 | cab [ 7, 9] SBLOCK sn (209 841) SWC 
| CHANY (6,10) -->  IPIN (6,10) T/P: 15  6 |  cab [ 7,10] CHANY  (209,1082) T15 I6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 6 10
SWC 
| CHANY  (7,9) --> CHANY (7,10) T/P: 15 -1 | clb [ 8, 9] SBLOCK sn (241 1001) SWC 
| CHANY (7,10) -->  IPIN (7,10) T/P: 15  6 |  clb [ 8,10] CHANY  (241,666) T15 AXI6 ~~~~ PIN SINK ~~~~ || net (net26_1) -> pin 6 in 7 10
SWC 
 ------------- (net3_1) ------------- 
|  OPIN  (9,0) --> CHANX  (9,0) T/P: 15  4 | io_sd [ 9, 0] CHANX  (284,288) T15 I7 SWC 
| CHANX  (9,0) -->  IPIN  (9,0) T/P: 15  0 | io_sd [ 9, 0] CHANX  (284,272) T15 I3 ~~~~ PIN SINK ~~~~ || net (net3_1) -> pin 0 in 9 0
SWC 
|  OPIN  (9,0) --> CHANX  (9,0) T/P:  2  4 | io_sd [ 9, 0] CHANX  (300,288) T2 I7 SWC 
| CHANX  (9,0) --> CHANX  (8,0) T/P:  2 -1 | io_sd [ 9, 0] SBLOCK ew (278 448) SWC 
| CHANX  (8,0) --> CHANY  (7,1) T/P:  2 -1 | io_sd [ 8, 0] SBLOCK en (244 432) SWC 
| CHANY  (7,1) --> CHANY  (7,2) T/P:  2 -1 | clb [ 8, 1] SBLOCK sn (256 993) SWC 
| CHANY  (7,2) -->  IPIN  (7,2) T/P:  2  6 |  clb [ 8, 2] CHANY  (256,658) T2 AXI6 ~~~~ PIN SINK ~~~~ || net (net3_1) -> pin 6 in 7 2
SWC 
 ------------- (net2_1) ------------- 
|  OPIN  (9,0) --> CHANX  (9,0) T/P: 14  7 | io_sd [ 9, 0] CHANX  (285,304) T14 I11 SWC 
| CHANX  (9,0) --> CHANX  (8,0) T/P: 14 -1 | io_sd [ 9, 0] SBLOCK ew (274 352) SWC 
| CHANX  (8,0) --> CHANY  (7,1) T/P: 14 -1 | io_sd [ 8, 0] SBLOCK en (240 336) SWC 
| CHANY  (7,1) --> CHANX  (7,1) T/P: 14 -1 | clb [ 8, 1] SBLOCK sw (242 961) SWC 
| CHANX  (7,1) -->  IPIN  (7,2) T/P: 14 12 |  cab [ 7, 1] CHANX  (210,705) T14 XI12 ~~~~ PIN SINK ~~~~ || net (net2_1) -> pin 12 in 7 2
SWC 
 ------------- (vcc): ------------- 
 ------------- (fbout_2_1) ------------- 
|  OPIN  (6,2) --> CHANX  (6,2) T/P:  5 20 |  cab [ 6, 2] CHANX  (187,658) T5 O4 SWC 
| CHANX  (6,2) --> CHANY  (6,2) T/P:  5 -1 | cab [ 7, 2] SBLOCK ws (221 802) SWC 
| CHANY  (6,2) -->  IPIN  (6,2) T/P:  5  6 |  cab [ 7, 2] CHANY  (221,1074) T5 I6 ~~~~ PIN SINK ~~~~ || net (fbout_2_1) -> pin 6 in 6 2
SWC 
 ------------- (out_ramp_adc) ------------- 
|  OPIN  (7,1) --> CHANX  (7,1) T/P:  0 20 |  cab [ 7, 1] CHANX  (226,657) T0 O4 SWC 
| CHANX  (7,1) --> CHANX  (8,1) T/P:  0 -1 | clb [ 8, 1] SBLOCK we (258 1025) SWC 
| CHANX  (8,1) --> CHANX  (9,1) T/P:  0 -1 | clb [ 9, 1] SBLOCK we (292 1025) SWC 
| CHANX  (9,1) --> CHANX (10,1) T/P:  0 -1 | cab_vmm [10, 1] SBLOCK we (328 865) SWC 
| CHANX (10,1) --> CHANX (11,1) T/P:  0 -1 | cab_vmm [11, 1] SBLOCK we (362 865) SWC 
| CHANX (11,1) --> CHANX (12,1) T/P:  0 -1 | clb [12, 1] SBLOCK we (394 1025) SWC 
| CHANX (12,1) --> CHANX (13,1) T/P:  0 -1 | clb [13, 1] SBLOCK we (428 1025) SWC 
| CHANX (13,1) --> CHANX (14,1) T/P:  0 -1 | cab2 [14, 1] SBLOCK we (464 865) SWC 
| CHANX (14,1) --> CHANY (14,1) T/P:  0 -1 | io_e [15, 1] SBLOCK ws (481 689) SWC 
| CHANY (14,1) -->  IPIN (15,1) T/P:  0 15 | **
io_e [15, 1] CHANY  (477,353) T0 OE3 ~~~~ PIN SINK ~~~~ || net (out_ramp_adc) -> pin 15 in 15 1
SWC 
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
vcc
tgate[0].in[0]
local interconnect 1 vcc -> 19 tgate[0].in[0] (13 1) -> (81 19)
gnd
tgate[0].in[1]
local interconnect 0 gnd -> 20 tgate[0].in[1] (12 0) -> (80 3)
tgate[0].out[0]
cab.O[4]
local interconnect 71 tgate[0].out[0] -> 133 cab.O[4] (25 48) -> (93 771)
getting here!
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
nmirror_w_bias[0].in[0]
local interconnect 8 cab.I[6] -> 77 nmirror_w_bias[0].in[0] (19 8) -> (189 130)
nmirror_w_bias[0].out[0]
nmirror_w_bias[0].in[0]
local interconnect 45 nmirror_w_bias[0].out[0] -> 77 nmirror_w_bias[0].in[0] (19 31) -> (189 498)
cab.I[1]
nmirror_w_bias[0].in[1]
local interconnect 3 cab.I[1] -> 78 nmirror_w_bias[0].in[1] (21 3) -> (191 50)
getting here!
nmirror_w_bias[0] nmirror_w_bias_fg[0] -> (21 31) -> (191 498)
yo
nmirror_w_bias[0] nmirror_w_bias_bias[0] -> (5 1) -> (175 18)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (199 131)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (198 227)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (183 83)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (195 627)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (198 307)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (198 435)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (182 275)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (195 275)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (197 275)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (196 291)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (198 499)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (194 275)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (193 275)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (192 275)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (198 323)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (198 339)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (198 355)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (186 19)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (187 403)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (198 915)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (198 931)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (198 947)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (198 963)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (198 979)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (198 995)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (199 915)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (199 931)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (199 947)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (199 963)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (199 979)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (199 995)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (202 995)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (202 1011)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (175 403)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (199 132)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (198 228)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (183 84)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (195 628)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (198 308)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (198 436)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (182 276)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (195 276)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (197 276)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (196 292)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (198 500)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (194 276)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (193 276)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (192 276)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (198 324)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (198 340)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (198 356)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (186 20)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (187 404)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (198 916)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (198 932)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (198 948)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (198 964)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (198 980)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (198 996)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (199 916)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (199 932)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (199 948)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (199 964)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (199 980)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (199 996)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (202 996)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (202 1012)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (175 404)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (199 133)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (198 229)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (183 85)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (195 629)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (198 309)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (198 437)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (182 277)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (195 277)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (197 277)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (196 293)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (198 501)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (194 277)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (193 277)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (192 277)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (198 325)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (198 341)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (198 357)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (186 21)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (187 405)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (198 917)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (198 933)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (198 949)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (198 965)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (198 981)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (198 997)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (199 917)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (199 933)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (199 949)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (199 965)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (199 981)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (199 997)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (202 997)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (202 1013)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (175 405)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (199 134)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (198 230)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (183 86)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (195 630)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (198 310)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (198 438)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (182 278)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (195 278)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (197 278)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (196 294)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (198 502)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (194 278)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (193 278)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (192 278)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (198 326)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (198 342)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (198 358)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (186 22)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (187 406)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (198 918)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (198 934)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (198 950)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (198 966)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (198 982)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (198 998)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (199 918)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (199 934)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (199 950)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (199 966)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (199 982)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (199 998)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (202 998)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (202 1014)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (175 406)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (199 135)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (198 231)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (183 87)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (195 631)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (198 311)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (198 439)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (182 279)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (195 279)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (197 279)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (196 295)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (198 503)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (194 279)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (193 279)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (192 279)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (198 327)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (198 343)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (198 359)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (186 23)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (187 407)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (198 919)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (198 935)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (198 951)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (198 967)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (198 983)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (198 999)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (199 919)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (199 935)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (199 951)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (199 967)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (199 983)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (199 999)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (202 999)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (202 1015)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (175 407)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (199 136)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (198 232)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (183 88)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (195 632)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (198 312)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (198 440)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (182 280)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (195 280)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (197 280)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (196 296)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (198 504)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (194 280)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (193 280)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (192 280)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (198 328)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (198 344)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (198 360)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (186 24)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (187 408)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (198 920)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (198 936)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (198 952)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (198 968)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (198 984)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (198 1000)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (199 920)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (199 936)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (199 952)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (199 968)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (199 984)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (199 1000)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (202 1000)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (202 1016)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (175 408)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (199 137)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (198 233)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (183 89)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (195 633)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (198 313)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (198 441)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (182 281)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (195 281)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (197 281)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (196 297)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (198 505)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (194 281)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (193 281)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (192 281)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (198 329)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (198 345)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (198 361)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (186 25)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (187 409)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (198 921)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (198 937)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (198 953)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (198 969)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (198 985)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (198 1001)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (199 921)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (199 937)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (199 953)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (199 969)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (199 985)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (199 1001)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (202 1001)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (202 1017)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (175 409)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (199 138)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (198 234)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (183 90)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (195 634)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (198 314)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (198 442)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (182 282)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (195 282)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (197 282)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (196 298)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (198 506)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (194 282)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (193 282)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (192 282)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (198 330)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (198 346)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (198 362)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (186 26)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (187 410)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (198 922)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (198 938)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (198 954)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (198 970)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (198 986)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (198 1002)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (199 922)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (199 938)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (199 954)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (199 970)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (199 986)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (199 1002)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (202 1002)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (202 1018)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (175 410)
I/O Blocks dev FGs
!!!!!!!!!!!!!!int[4] -->  DEV FGs  -> (16 12) -> (220 192)
!!!!!!!!!!!!!!int[5] -->  DEV FGs  -> (16 13) -> (220 208)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[11]
ramp_fe[0].in[0]
local interconnect 13 cab.I[11] -> 87 ramp_fe[0].in[0] (31 13) -> (235 209)
ramp_fe[0].out[0]
cab.O[4]
local interconnect 40 ramp_fe[0].out[0] -> 133 cab.O[4] (25 39) -> (229 625)
getting here!
ramp_fe[0] ramp_fe_fg[0] -> (32 27) -> (236 433)
yo
ramp_fe[0] ramp_fe_fg[0] -> (25 27) -> (229 433)
yo
ramp_fe[0] ramp_fe_fg[0] -> (12 19) -> (216 305)
yo
ramp_fe[0] ramp_fe_fg[0] -> (12 15) -> (216 241)
yo
ramp_fe[0] ramp_fe_fg[0] -> (30 15) -> (234 241)
yo
ramp_fe[0] ramp_fe_fg[0] -> (28 59) -> (232 945)
yo
ramp_fe[0] ramp_fe_fg[0] -> (31 59) -> (235 945)
yo
ramp_fe[0] ramp_fe_fg[0] -> (31 58) -> (235 929)
yo
ramp_fe[0] ramp_fe_fg[0] -> (33 1) -> (237 17)
yo
ramp_fe[0] ramp_fe_fg[0] -> (31 61) -> (235 977)
yo
ramp_fe[0] ramp_fe_fg[0] -> (31 60) -> (235 961)
yo
ramp_fe[0] ramp_fe_fg[0] -> (15 16) -> (219 257)
yo
ramp_fe[0] ramp_fe_fg[0] -> (19 16) -> (223 257)
yo
ramp_fe[0] ramp_fe_fg[0] -> (18 0) -> (222 1)
yo
ramp_fe[0] ramp_fe_fg[0] -> (17 26) -> (221 417)
yo
ramp_fe[0] ramp_fe_fg[0] -> (17 24) -> (221 385)
yo
ramp_fe[0] ramp_fe_fg[0] -> (21 24) -> (225 385)
yo
ramp_fe[0] ramp_fe_fg[0] -> (16 1) -> (220 17)
yo
ramp_fe[0] ramp_fe_fg[0] -> (20 0) -> (224 1)
yo
ramp_fe[0] ramp_fe_fg[0] -> (13 25) -> (217 401)
yo
ramp_fe[0] ramp_fe_fg[0] -> (13 23) -> (217 369)
yo
ramp_fe[0] ramp_fe_fg[0] -> (31 61) -> (235 977)
yo
ramp_fe[0] ramp_fe_fg[0] -> (31 60) -> (235 961)
yo
ramp_fe[0] ramp_fe_fg[0] -> (26 18) -> (230 289)
yo
ramp_fe[0] ramp_fe_fg[0] -> (27 25) -> (231 401)
yo
ramp_fe[0] ramp_pfetinput[0] -> (32 1) -> (236 17)
ramp_fe[0] c4_ota_bias[0] -> (32 58) -> (236 929)
ramp_fe[0] c4_ota_p_bias[0] -> (33 59) -> (237 945)
ramp_fe[0] c4_ota_n_bias[0] -> (33 58) -> (237 929)
ramp_fe[0] speech_peakotabias[0] -> (32 63) -> (236 1009)
ramp_fe[0] c4_ota_bias[1] -> (32 60) -> (236 961)
ramp_fe[0] c4_ota_p_bias[1] -> (33 61) -> (237 977)
ramp_fe[0] c4_ota_n_bias[1] -> (33 60) -> (237 961)
ramp_fe[0] ramp_pfetinput[1] -> (14 1) -> (218 17)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
volt_div[0].in[0]
local interconnect 8 cab.I[6] -> 58 volt_div[0].in[0] (25 8) -> (229 130)
cab.I[12]
volt_div[0].in[1]
local interconnect 14 cab.I[12] -> 59 volt_div[0].in[1] (21 14) -> (225 226)
volt_div[0].out[0]
cab.O[4]
local interconnect 55 volt_div[0].out[0] -> 133 cab.O[4] (25 38) -> (229 610)
getting here!
volt_div[0] volt_div_fg[0] -> (25 20) -> (229 322)
yo
volt_div[0] volt_div_fg[0] -> (24 23) -> (228 370)
yo
volt_div[0] volt_div_fg[0] -> (29 23) -> (233 370)
yo
volt_div[0] volt_div_fg[0] -> (20 23) -> (224 370)
yo
volt_div[0] volt_div_fg[0] -> (28 17) -> (232 274)
yo
volt_div[0] volt_div_fg[0] -> (23 23) -> (227 370)
yo
volt_div[0] volt_div_fg[0] -> (19 21) -> (223 338)
yo
volt_div[0] volt_div_fg[0] -> (22 23) -> (226 370)
yo
volt_div[0] volt_div_fg[0] -> (19 22) -> (223 354)
yo
volt_div[0] volt_div_fg[0] -> (19 0) -> (223 2)
yo
volt_div[0] vd_ota_bias[0] -> (32 62) -> (236 994)
volt_div[0] cap_4x_vd_Vin[0] -> (28 60) -> (232 962)
yo
volt_div[0] cap_4x_vd_gnd0[0] -> (29 57) -> (233 914)
yo
volt_div[0] cap_4x_vd_gnd1[0] -> (29 60) -> (233 962)
yo
volt_div[0] vd_target[0] -> (21 23) -> (225 370)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (233 131)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (232 227)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (217 83)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (229 627)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (232 307)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (232 435)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (216 275)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (229 275)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (231 275)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (230 291)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (232 499)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (228 275)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (227 275)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (226 275)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (232 323)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (232 339)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (232 355)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (220 19)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (221 403)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (232 915)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (232 931)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (232 947)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (232 963)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (232 979)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (232 995)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (233 915)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (233 931)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (233 947)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (233 963)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (233 979)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (233 995)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (236 995)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (236 1011)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (209 403)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (233 132)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (232 228)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (217 84)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (229 628)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (232 308)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (232 436)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (216 276)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (229 276)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (231 276)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (230 292)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (232 500)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (228 276)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (227 276)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (226 276)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (232 324)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (232 340)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (232 356)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (220 20)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (221 404)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (232 916)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (232 932)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (232 948)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (232 964)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (232 980)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (232 996)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (233 916)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (233 932)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (233 948)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (233 964)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (233 980)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (233 996)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (236 996)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (236 1012)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (209 404)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (233 133)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (232 229)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (217 85)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (229 629)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (232 309)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (232 437)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (216 277)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (229 277)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (231 277)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (230 293)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (232 501)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (228 277)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (227 277)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (226 277)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (232 325)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (232 341)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (232 357)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (220 21)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (221 405)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (232 917)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (232 933)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (232 949)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (232 965)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (232 981)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (232 997)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (233 917)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (233 933)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (233 949)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (233 965)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (233 981)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (233 997)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (236 997)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (236 1013)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (209 405)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (233 134)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (232 230)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (217 86)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (229 630)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (232 310)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (232 438)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (216 278)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (229 278)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (231 278)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (230 294)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (232 502)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (228 278)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (227 278)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (226 278)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (232 326)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (232 342)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (232 358)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (220 22)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (221 406)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (232 918)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (232 934)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (232 950)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (232 966)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (232 982)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (232 998)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (233 918)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (233 934)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (233 950)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (233 966)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (233 982)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (233 998)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (236 998)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (236 1014)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (209 406)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (233 135)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (232 231)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (217 87)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (229 631)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (232 311)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (232 439)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (216 279)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (229 279)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (231 279)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (230 295)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (232 503)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (228 279)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (227 279)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (226 279)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (232 327)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (232 343)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (232 359)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (220 23)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (221 407)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (232 919)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (232 935)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (232 951)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (232 967)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (232 983)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (232 999)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (233 919)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (233 935)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (233 951)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (233 967)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (233 983)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (233 999)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (236 999)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (236 1015)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (209 407)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (233 136)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (232 232)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (217 88)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (229 632)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (232 312)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (232 440)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (216 280)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (229 280)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (231 280)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (230 296)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (232 504)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (228 280)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (227 280)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (226 280)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (232 328)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (232 344)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (232 360)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (220 24)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (221 408)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (232 920)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (232 936)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (232 952)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (232 968)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (232 984)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (232 1000)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (233 920)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (233 936)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (233 952)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (233 968)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (233 984)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (233 1000)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (236 1000)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (236 1016)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (209 408)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (233 137)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (232 233)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (217 89)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (229 633)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (232 313)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (232 441)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (216 281)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (229 281)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (231 281)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (230 297)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (232 505)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (228 281)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (227 281)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (226 281)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (232 329)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (232 345)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (232 361)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (220 25)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (221 409)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (232 921)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (232 937)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (232 953)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (232 969)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (232 985)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (232 1001)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (233 921)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (233 937)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (233 953)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (233 969)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (233 985)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (233 1001)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (236 1001)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (236 1017)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (209 409)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
cab.I[6]
integrator_nmirror[0].in[0]
local interconnect 8 cab.I[6] -> 65 integrator_nmirror[0].in[0] (29 8) -> (233 138)
cab.I[12]
integrator_nmirror[0].in[1]
local interconnect 14 cab.I[12] -> 66 integrator_nmirror[0].in[1] (28 14) -> (232 234)
cab.I[3]
integrator_nmirror[0].in[2]
local interconnect 5 cab.I[3] -> 67 integrator_nmirror[0].in[2] (13 5) -> (217 90)
integrator_nmirror[0].out[0]
cab.O[4]
local interconnect 52 integrator_nmirror[0].out[0] -> 133 cab.O[4] (25 39) -> (229 634)
getting here!
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 19) -> (232 314)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 27) -> (232 442)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (12 17) -> (216 282)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (25 17) -> (229 282)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (27 17) -> (231 282)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (26 18) -> (230 298)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 31) -> (232 506)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (24 17) -> (228 282)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (23 17) -> (227 282)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (22 17) -> (226 282)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 20) -> (232 330)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 21) -> (232 346)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (28 22) -> (232 362)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (16 1) -> (220 26)
yo
integrator_nmirror[0] integrator_nmirror_fg[0] -> (17 25) -> (221 410)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 57) -> (232 922)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 58) -> (232 938)
yo
integrator_nmirror[0] itg_cap_1x[0] -> (28 59) -> (232 954)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 60) -> (232 970)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 61) -> (232 986)
yo
integrator_nmirror[0] itg_cap_2x[0] -> (28 62) -> (232 1002)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 57) -> (233 922)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 58) -> (233 938)
yo
integrator_nmirror[0] itg_cap_3x[0] -> (29 59) -> (233 954)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 60) -> (233 970)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 61) -> (233 986)
yo
integrator_nmirror[0] itg_cap_4x[0] -> (29 62) -> (233 1002)
yo
integrator_nmirror[0] integrator_nmirror_ota0[0] -> (32 62) -> (236 1002)
integrator_nmirror[0] integrator_nmirror_ota1[0] -> (32 63) -> (236 1018)
integrator_nmirror[0] integrator_nmirror_ota2[0] -> (5 25) -> (209 410)
I/O Blocks dev FGs
!!!!!!!!!!!!!!int[5] -->  DEV FGs  -> (12 13) -> (250 208)
class: complexBlock - name: out:net3_1 - type: #ana_buff_out[0] - num: 0 
I3 ana_buff_out[0] -> (9 5) -> (281 80)
I/O Blocks dev FGs
!!!!!!!!!!!!!!ana_buff_out[0] -->  DEV FGs  -> (16 13) -> (288 208)
!!!!!!!!!!!!!!ana_buff_out[0] -->  DEV FGs  -> (7 13) -> (279 208)
!!!!!!!!!!!!!!int[1] -->  DEV FGs  -> (12 9) -> (284 144)
!!!!!!!!!!!!!!int[2] -->  DEV FGs  -> (12 10) -> (284 160)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
cab_vmm.I[12]
sftreg3[0].in[3]
local interconnect 14 cab_vmm.I[12] -> 170 sftreg3[0].in[3] (21 14) -> (327 226)
getting here!
sftreg3[0] sftreg3_fg[0] -> (30 40) -> (336 642)
sftreg3[0] sftreg3_fg[0] -> (30 41) -> (336 658)
sftreg3[0] sftreg3_fg[0] -> (30 42) -> (336 674)
sftreg3[0] sftreg3_fg[0] -> (30 43) -> (336 690)
sftreg3[0] sftreg3_fg[0] -> (30 44) -> (336 706)
sftreg3[0] sftreg3_fg[0] -> (30 45) -> (336 722)
sftreg3[0] sftreg3_fg[0] -> (30 46) -> (336 738)
sftreg3[0] sftreg3_fg[0] -> (30 47) -> (336 754)
sftreg3[0] sftreg3_fg[0] -> (30 48) -> (336 770)
sftreg3[0] sftreg3_fg[0] -> (30 49) -> (336 786)
sftreg3[0] sftreg3_fg[0] -> (30 50) -> (336 802)
sftreg3[0] sftreg3_fg[0] -> (30 51) -> (336 818)
sftreg3[0] sftreg3_fg[0] -> (30 52) -> (336 834)
sftreg3[0] sftreg3_fg[0] -> (30 53) -> (336 850)
sftreg3[0] sftreg3_fg[0] -> (30 54) -> (336 866)
sftreg3[0] sftreg3_fg[0] -> (30 55) -> (336 882)
sftreg3[0] sftreg3_fg[0] -> (21 33) -> (327 530)
sftreg3[0] sftreg3_fg[0] -> (21 34) -> (327 546)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
cab_vmm.I[12]
sftreg3[0].in[3]
local interconnect 14 cab_vmm.I[12] -> 170 sftreg3[0].in[3] (21 14) -> (327 228)
getting here!
sftreg3[0] sftreg3_fg[0] -> (30 40) -> (336 644)
sftreg3[0] sftreg3_fg[0] -> (30 41) -> (336 660)
sftreg3[0] sftreg3_fg[0] -> (30 42) -> (336 676)
sftreg3[0] sftreg3_fg[0] -> (30 43) -> (336 692)
sftreg3[0] sftreg3_fg[0] -> (30 44) -> (336 708)
sftreg3[0] sftreg3_fg[0] -> (30 45) -> (336 724)
sftreg3[0] sftreg3_fg[0] -> (30 46) -> (336 740)
sftreg3[0] sftreg3_fg[0] -> (30 47) -> (336 756)
sftreg3[0] sftreg3_fg[0] -> (30 48) -> (336 772)
sftreg3[0] sftreg3_fg[0] -> (30 49) -> (336 788)
sftreg3[0] sftreg3_fg[0] -> (30 50) -> (336 804)
sftreg3[0] sftreg3_fg[0] -> (30 51) -> (336 820)
sftreg3[0] sftreg3_fg[0] -> (30 52) -> (336 836)
sftreg3[0] sftreg3_fg[0] -> (30 53) -> (336 852)
sftreg3[0] sftreg3_fg[0] -> (30 54) -> (336 868)
sftreg3[0] sftreg3_fg[0] -> (30 55) -> (336 884)
sftreg3[0] sftreg3_fg[0] -> (21 33) -> (327 532)
sftreg3[0] sftreg3_fg[0] -> (21 34) -> (327 548)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
getting here!
vmm8inx8in[0] vmm8inx8in_fg[0] -> (33 10) -> (339 165)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (32 11) -> (338 181)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (31 12) -> (337 197)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (30 13) -> (336 213)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (20 23) -> (326 373)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (18 24) -> (324 389)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (16 25) -> (322 405)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (14 26) -> (320 421)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (29 44) -> (335 709)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (28 45) -> (334 725)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (27 46) -> (333 741)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (26 47) -> (332 757)
vmm8inx8in[0] vmm8inx8in_target[0] -> (33 2) -> (339 37)
vmm8inx8in[0] vmm8inx8in_target[1] -> (33 3) -> (339 53)
vmm8inx8in[0] vmm8inx8in_target[2] -> (33 4) -> (339 69)
vmm8inx8in[0] vmm8inx8in_target[3] -> (33 5) -> (339 85)
vmm8inx8in[0] vmm8inx8in_target[4] -> (33 6) -> (339 101)
vmm8inx8in[0] vmm8inx8in_target[5] -> (33 7) -> (339 117)
vmm8inx8in[0] vmm8inx8in_target[6] -> (33 8) -> (339 133)
vmm8inx8in[0] vmm8inx8in_target[7] -> (33 9) -> (339 149)
vmm8inx8in[0] vmm8inx8in_target[8] -> (32 2) -> (338 37)
vmm8inx8in[0] vmm8inx8in_target[9] -> (32 3) -> (338 53)
vmm8inx8in[0] vmm8inx8in_target[10] -> (32 4) -> (338 69)
vmm8inx8in[0] vmm8inx8in_target[11] -> (32 5) -> (338 85)
vmm8inx8in[0] vmm8inx8in_target[12] -> (32 6) -> (338 101)
vmm8inx8in[0] vmm8inx8in_target[13] -> (32 7) -> (338 117)
vmm8inx8in[0] vmm8inx8in_target[14] -> (32 8) -> (338 133)
vmm8inx8in[0] vmm8inx8in_target[15] -> (32 9) -> (338 149)
vmm8inx8in[0] vmm8inx8in_target[16] -> (31 2) -> (337 37)
vmm8inx8in[0] vmm8inx8in_target[17] -> (31 3) -> (337 53)
vmm8inx8in[0] vmm8inx8in_target[18] -> (31 4) -> (337 69)
vmm8inx8in[0] vmm8inx8in_target[19] -> (31 5) -> (337 85)
vmm8inx8in[0] vmm8inx8in_target[20] -> (31 6) -> (337 101)
vmm8inx8in[0] vmm8inx8in_target[21] -> (31 7) -> (337 117)
vmm8inx8in[0] vmm8inx8in_target[22] -> (31 8) -> (337 133)
vmm8inx8in[0] vmm8inx8in_target[23] -> (31 9) -> (337 149)
vmm8inx8in[0] vmm8inx8in_target[24] -> (30 2) -> (336 37)
vmm8inx8in[0] vmm8inx8in_target[25] -> (30 3) -> (336 53)
vmm8inx8in[0] vmm8inx8in_target[26] -> (30 4) -> (336 69)
vmm8inx8in[0] vmm8inx8in_target[27] -> (30 5) -> (336 85)
vmm8inx8in[0] vmm8inx8in_target[28] -> (30 6) -> (336 101)
vmm8inx8in[0] vmm8inx8in_target[29] -> (30 7) -> (336 117)
vmm8inx8in[0] vmm8inx8in_target[30] -> (30 8) -> (336 133)
vmm8inx8in[0] vmm8inx8in_target[31] -> (30 9) -> (336 149)
vmm8inx8in[0] vmm8inx8in_target[32] -> (20 2) -> (326 37)
vmm8inx8in[0] vmm8inx8in_target[33] -> (20 3) -> (326 53)
vmm8inx8in[0] vmm8inx8in_target[34] -> (20 4) -> (326 69)
vmm8inx8in[0] vmm8inx8in_target[35] -> (20 5) -> (326 85)
vmm8inx8in[0] vmm8inx8in_target[36] -> (20 6) -> (326 101)
vmm8inx8in[0] vmm8inx8in_target[37] -> (20 7) -> (326 117)
vmm8inx8in[0] vmm8inx8in_target[38] -> (20 8) -> (326 133)
vmm8inx8in[0] vmm8inx8in_target[39] -> (20 9) -> (326 149)
vmm8inx8in[0] vmm8inx8in_target[40] -> (18 2) -> (324 37)
vmm8inx8in[0] vmm8inx8in_target[41] -> (18 3) -> (324 53)
vmm8inx8in[0] vmm8inx8in_target[42] -> (18 4) -> (324 69)
vmm8inx8in[0] vmm8inx8in_target[43] -> (18 5) -> (324 85)
vmm8inx8in[0] vmm8inx8in_target[44] -> (18 6) -> (324 101)
vmm8inx8in[0] vmm8inx8in_target[45] -> (18 7) -> (324 117)
vmm8inx8in[0] vmm8inx8in_target[46] -> (18 8) -> (324 133)
vmm8inx8in[0] vmm8inx8in_target[47] -> (18 9) -> (324 149)
vmm8inx8in[0] vmm8inx8in_target[48] -> (16 2) -> (322 37)
vmm8inx8in[0] vmm8inx8in_target[49] -> (16 3) -> (322 53)
vmm8inx8in[0] vmm8inx8in_target[50] -> (16 4) -> (322 69)
vmm8inx8in[0] vmm8inx8in_target[51] -> (16 5) -> (322 85)
vmm8inx8in[0] vmm8inx8in_target[52] -> (16 6) -> (322 101)
vmm8inx8in[0] vmm8inx8in_target[53] -> (16 7) -> (322 117)
vmm8inx8in[0] vmm8inx8in_target[54] -> (16 8) -> (322 133)
vmm8inx8in[0] vmm8inx8in_target[55] -> (16 9) -> (322 149)
vmm8inx8in[0] vmm8inx8in_target[56] -> (14 2) -> (320 37)
vmm8inx8in[0] vmm8inx8in_target[57] -> (14 3) -> (320 53)
vmm8inx8in[0] vmm8inx8in_target[58] -> (14 4) -> (320 69)
vmm8inx8in[0] vmm8inx8in_target[59] -> (14 5) -> (320 85)
vmm8inx8in[0] vmm8inx8in_target[60] -> (14 6) -> (320 101)
vmm8inx8in[0] vmm8inx8in_target[61] -> (14 7) -> (320 117)
vmm8inx8in[0] vmm8inx8in_target[62] -> (14 8) -> (320 133)
vmm8inx8in[0] vmm8inx8in_target[63] -> (14 9) -> (320 149)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
getting here!
vmm8inx8in[0] vmm8inx8in_fg[0] -> (33 10) -> (339 167)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (32 11) -> (338 183)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (31 12) -> (337 199)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (30 13) -> (336 215)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (20 23) -> (326 375)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (18 24) -> (324 391)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (16 25) -> (322 407)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (14 26) -> (320 423)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (29 44) -> (335 711)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (28 45) -> (334 727)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (27 46) -> (333 743)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (26 47) -> (332 759)
vmm8inx8in[0] vmm8inx8in_target[0] -> (33 2) -> (339 39)
vmm8inx8in[0] vmm8inx8in_target[1] -> (33 3) -> (339 55)
vmm8inx8in[0] vmm8inx8in_target[2] -> (33 4) -> (339 71)
vmm8inx8in[0] vmm8inx8in_target[3] -> (33 5) -> (339 87)
vmm8inx8in[0] vmm8inx8in_target[4] -> (33 6) -> (339 103)
vmm8inx8in[0] vmm8inx8in_target[5] -> (33 7) -> (339 119)
vmm8inx8in[0] vmm8inx8in_target[6] -> (33 8) -> (339 135)
vmm8inx8in[0] vmm8inx8in_target[7] -> (33 9) -> (339 151)
vmm8inx8in[0] vmm8inx8in_target[8] -> (32 2) -> (338 39)
vmm8inx8in[0] vmm8inx8in_target[9] -> (32 3) -> (338 55)
vmm8inx8in[0] vmm8inx8in_target[10] -> (32 4) -> (338 71)
vmm8inx8in[0] vmm8inx8in_target[11] -> (32 5) -> (338 87)
vmm8inx8in[0] vmm8inx8in_target[12] -> (32 6) -> (338 103)
vmm8inx8in[0] vmm8inx8in_target[13] -> (32 7) -> (338 119)
vmm8inx8in[0] vmm8inx8in_target[14] -> (32 8) -> (338 135)
vmm8inx8in[0] vmm8inx8in_target[15] -> (32 9) -> (338 151)
vmm8inx8in[0] vmm8inx8in_target[16] -> (31 2) -> (337 39)
vmm8inx8in[0] vmm8inx8in_target[17] -> (31 3) -> (337 55)
vmm8inx8in[0] vmm8inx8in_target[18] -> (31 4) -> (337 71)
vmm8inx8in[0] vmm8inx8in_target[19] -> (31 5) -> (337 87)
vmm8inx8in[0] vmm8inx8in_target[20] -> (31 6) -> (337 103)
vmm8inx8in[0] vmm8inx8in_target[21] -> (31 7) -> (337 119)
vmm8inx8in[0] vmm8inx8in_target[22] -> (31 8) -> (337 135)
vmm8inx8in[0] vmm8inx8in_target[23] -> (31 9) -> (337 151)
vmm8inx8in[0] vmm8inx8in_target[24] -> (30 2) -> (336 39)
vmm8inx8in[0] vmm8inx8in_target[25] -> (30 3) -> (336 55)
vmm8inx8in[0] vmm8inx8in_target[26] -> (30 4) -> (336 71)
vmm8inx8in[0] vmm8inx8in_target[27] -> (30 5) -> (336 87)
vmm8inx8in[0] vmm8inx8in_target[28] -> (30 6) -> (336 103)
vmm8inx8in[0] vmm8inx8in_target[29] -> (30 7) -> (336 119)
vmm8inx8in[0] vmm8inx8in_target[30] -> (30 8) -> (336 135)
vmm8inx8in[0] vmm8inx8in_target[31] -> (30 9) -> (336 151)
vmm8inx8in[0] vmm8inx8in_target[32] -> (20 2) -> (326 39)
vmm8inx8in[0] vmm8inx8in_target[33] -> (20 3) -> (326 55)
vmm8inx8in[0] vmm8inx8in_target[34] -> (20 4) -> (326 71)
vmm8inx8in[0] vmm8inx8in_target[35] -> (20 5) -> (326 87)
vmm8inx8in[0] vmm8inx8in_target[36] -> (20 6) -> (326 103)
vmm8inx8in[0] vmm8inx8in_target[37] -> (20 7) -> (326 119)
vmm8inx8in[0] vmm8inx8in_target[38] -> (20 8) -> (326 135)
vmm8inx8in[0] vmm8inx8in_target[39] -> (20 9) -> (326 151)
vmm8inx8in[0] vmm8inx8in_target[40] -> (18 2) -> (324 39)
vmm8inx8in[0] vmm8inx8in_target[41] -> (18 3) -> (324 55)
vmm8inx8in[0] vmm8inx8in_target[42] -> (18 4) -> (324 71)
vmm8inx8in[0] vmm8inx8in_target[43] -> (18 5) -> (324 87)
vmm8inx8in[0] vmm8inx8in_target[44] -> (18 6) -> (324 103)
vmm8inx8in[0] vmm8inx8in_target[45] -> (18 7) -> (324 119)
vmm8inx8in[0] vmm8inx8in_target[46] -> (18 8) -> (324 135)
vmm8inx8in[0] vmm8inx8in_target[47] -> (18 9) -> (324 151)
vmm8inx8in[0] vmm8inx8in_target[48] -> (16 2) -> (322 39)
vmm8inx8in[0] vmm8inx8in_target[49] -> (16 3) -> (322 55)
vmm8inx8in[0] vmm8inx8in_target[50] -> (16 4) -> (322 71)
vmm8inx8in[0] vmm8inx8in_target[51] -> (16 5) -> (322 87)
vmm8inx8in[0] vmm8inx8in_target[52] -> (16 6) -> (322 103)
vmm8inx8in[0] vmm8inx8in_target[53] -> (16 7) -> (322 119)
vmm8inx8in[0] vmm8inx8in_target[54] -> (16 8) -> (322 135)
vmm8inx8in[0] vmm8inx8in_target[55] -> (16 9) -> (322 151)
vmm8inx8in[0] vmm8inx8in_target[56] -> (14 2) -> (320 39)
vmm8inx8in[0] vmm8inx8in_target[57] -> (14 3) -> (320 55)
vmm8inx8in[0] vmm8inx8in_target[58] -> (14 4) -> (320 71)
vmm8inx8in[0] vmm8inx8in_target[59] -> (14 5) -> (320 87)
vmm8inx8in[0] vmm8inx8in_target[60] -> (14 6) -> (320 103)
vmm8inx8in[0] vmm8inx8in_target[61] -> (14 7) -> (320 119)
vmm8inx8in[0] vmm8inx8in_target[62] -> (14 8) -> (320 135)
vmm8inx8in[0] vmm8inx8in_target[63] -> (14 9) -> (320 151)
class: complexBlock - name: out:net18_1 - type: #ana_buff_out[0] - num: 0 
I8 ana_buff_out[0] -> (13 5) -> (353 80)
I/O Blocks dev FGs
!!!!!!!!!!!!!!ana_buff_out[0] -->  DEV FGs  -> (20 13) -> (360 208)
!!!!!!!!!!!!!!ana_buff_out[0] -->  DEV FGs  -> (11 13) -> (351 208)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
no LI need for I[13:15] so dont worry!
no LI need for I[13:15] so dont worry!
no LI need for I[13:15] so dont worry!
sftreg[0].out[0]
cab_vmm.O[4]
local interconnect 35 sftreg[0].out[0] -> 264 cab_vmm.O[4] (25 54) -> (365 868)
getting here!
sftreg[0] sftreg_fg[0] -> (30 40) -> (370 644)
sftreg[0] sftreg_fg[0] -> (30 41) -> (370 660)
sftreg[0] sftreg_fg[0] -> (30 42) -> (370 676)
sftreg[0] sftreg_fg[0] -> (30 43) -> (370 692)
sftreg[0] sftreg_fg[0] -> (30 44) -> (370 708)
sftreg[0] sftreg_fg[0] -> (30 45) -> (370 724)
sftreg[0] sftreg_fg[0] -> (30 46) -> (370 740)
sftreg[0] sftreg_fg[0] -> (30 47) -> (370 756)
sftreg[0] sftreg_fg[0] -> (30 48) -> (370 772)
sftreg[0] sftreg_fg[0] -> (30 49) -> (370 788)
sftreg[0] sftreg_fg[0] -> (30 50) -> (370 804)
sftreg[0] sftreg_fg[0] -> (30 51) -> (370 820)
sftreg[0] sftreg_fg[0] -> (30 52) -> (370 836)
sftreg[0] sftreg_fg[0] -> (30 53) -> (370 852)
sftreg[0] sftreg_fg[0] -> (30 54) -> (370 868)
sftreg[0] sftreg_fg[0] -> (30 55) -> (370 884)
sftreg[0] sftreg_fg[0] -> (25 55) -> (365 884)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
getting here!
vmm8inx8in[0] vmm8inx8in_fg[0] -> (33 10) -> (373 165)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (32 11) -> (372 181)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (31 12) -> (371 197)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (30 13) -> (370 213)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (20 23) -> (360 373)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (18 24) -> (358 389)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (16 25) -> (356 405)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (14 26) -> (354 421)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (29 44) -> (369 709)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (28 45) -> (368 725)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (27 46) -> (367 741)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (26 47) -> (366 757)
vmm8inx8in[0] vmm8inx8in_target[0] -> (33 2) -> (373 37)
vmm8inx8in[0] vmm8inx8in_target[1] -> (33 3) -> (373 53)
vmm8inx8in[0] vmm8inx8in_target[2] -> (33 4) -> (373 69)
vmm8inx8in[0] vmm8inx8in_target[3] -> (33 5) -> (373 85)
vmm8inx8in[0] vmm8inx8in_target[4] -> (33 6) -> (373 101)
vmm8inx8in[0] vmm8inx8in_target[5] -> (33 7) -> (373 117)
vmm8inx8in[0] vmm8inx8in_target[6] -> (33 8) -> (373 133)
vmm8inx8in[0] vmm8inx8in_target[7] -> (33 9) -> (373 149)
vmm8inx8in[0] vmm8inx8in_target[8] -> (32 2) -> (372 37)
vmm8inx8in[0] vmm8inx8in_target[9] -> (32 3) -> (372 53)
vmm8inx8in[0] vmm8inx8in_target[10] -> (32 4) -> (372 69)
vmm8inx8in[0] vmm8inx8in_target[11] -> (32 5) -> (372 85)
vmm8inx8in[0] vmm8inx8in_target[12] -> (32 6) -> (372 101)
vmm8inx8in[0] vmm8inx8in_target[13] -> (32 7) -> (372 117)
vmm8inx8in[0] vmm8inx8in_target[14] -> (32 8) -> (372 133)
vmm8inx8in[0] vmm8inx8in_target[15] -> (32 9) -> (372 149)
vmm8inx8in[0] vmm8inx8in_target[16] -> (31 2) -> (371 37)
vmm8inx8in[0] vmm8inx8in_target[17] -> (31 3) -> (371 53)
vmm8inx8in[0] vmm8inx8in_target[18] -> (31 4) -> (371 69)
vmm8inx8in[0] vmm8inx8in_target[19] -> (31 5) -> (371 85)
vmm8inx8in[0] vmm8inx8in_target[20] -> (31 6) -> (371 101)
vmm8inx8in[0] vmm8inx8in_target[21] -> (31 7) -> (371 117)
vmm8inx8in[0] vmm8inx8in_target[22] -> (31 8) -> (371 133)
vmm8inx8in[0] vmm8inx8in_target[23] -> (31 9) -> (371 149)
vmm8inx8in[0] vmm8inx8in_target[24] -> (30 2) -> (370 37)
vmm8inx8in[0] vmm8inx8in_target[25] -> (30 3) -> (370 53)
vmm8inx8in[0] vmm8inx8in_target[26] -> (30 4) -> (370 69)
vmm8inx8in[0] vmm8inx8in_target[27] -> (30 5) -> (370 85)
vmm8inx8in[0] vmm8inx8in_target[28] -> (30 6) -> (370 101)
vmm8inx8in[0] vmm8inx8in_target[29] -> (30 7) -> (370 117)
vmm8inx8in[0] vmm8inx8in_target[30] -> (30 8) -> (370 133)
vmm8inx8in[0] vmm8inx8in_target[31] -> (30 9) -> (370 149)
vmm8inx8in[0] vmm8inx8in_target[32] -> (20 2) -> (360 37)
vmm8inx8in[0] vmm8inx8in_target[33] -> (20 3) -> (360 53)
vmm8inx8in[0] vmm8inx8in_target[34] -> (20 4) -> (360 69)
vmm8inx8in[0] vmm8inx8in_target[35] -> (20 5) -> (360 85)
vmm8inx8in[0] vmm8inx8in_target[36] -> (20 6) -> (360 101)
vmm8inx8in[0] vmm8inx8in_target[37] -> (20 7) -> (360 117)
vmm8inx8in[0] vmm8inx8in_target[38] -> (20 8) -> (360 133)
vmm8inx8in[0] vmm8inx8in_target[39] -> (20 9) -> (360 149)
vmm8inx8in[0] vmm8inx8in_target[40] -> (18 2) -> (358 37)
vmm8inx8in[0] vmm8inx8in_target[41] -> (18 3) -> (358 53)
vmm8inx8in[0] vmm8inx8in_target[42] -> (18 4) -> (358 69)
vmm8inx8in[0] vmm8inx8in_target[43] -> (18 5) -> (358 85)
vmm8inx8in[0] vmm8inx8in_target[44] -> (18 6) -> (358 101)
vmm8inx8in[0] vmm8inx8in_target[45] -> (18 7) -> (358 117)
vmm8inx8in[0] vmm8inx8in_target[46] -> (18 8) -> (358 133)
vmm8inx8in[0] vmm8inx8in_target[47] -> (18 9) -> (358 149)
vmm8inx8in[0] vmm8inx8in_target[48] -> (16 2) -> (356 37)
vmm8inx8in[0] vmm8inx8in_target[49] -> (16 3) -> (356 53)
vmm8inx8in[0] vmm8inx8in_target[50] -> (16 4) -> (356 69)
vmm8inx8in[0] vmm8inx8in_target[51] -> (16 5) -> (356 85)
vmm8inx8in[0] vmm8inx8in_target[52] -> (16 6) -> (356 101)
vmm8inx8in[0] vmm8inx8in_target[53] -> (16 7) -> (356 117)
vmm8inx8in[0] vmm8inx8in_target[54] -> (16 8) -> (356 133)
vmm8inx8in[0] vmm8inx8in_target[55] -> (16 9) -> (356 149)
vmm8inx8in[0] vmm8inx8in_target[56] -> (14 2) -> (354 37)
vmm8inx8in[0] vmm8inx8in_target[57] -> (14 3) -> (354 53)
vmm8inx8in[0] vmm8inx8in_target[58] -> (14 4) -> (354 69)
vmm8inx8in[0] vmm8inx8in_target[59] -> (14 5) -> (354 85)
vmm8inx8in[0] vmm8inx8in_target[60] -> (14 6) -> (354 101)
vmm8inx8in[0] vmm8inx8in_target[61] -> (14 7) -> (354 117)
vmm8inx8in[0] vmm8inx8in_target[62] -> (14 8) -> (354 133)
vmm8inx8in[0] vmm8inx8in_target[63] -> (14 9) -> (354 149)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
cab_vmm.I[12]
sftreg4[0].in[3]
local interconnect 14 cab_vmm.I[12] -> 174 sftreg4[0].in[3] (13 14) -> (353 230)
sftreg4[0].out[0]
cab_vmm.O[4]
local interconnect 31 sftreg4[0].out[0] -> 264 cab_vmm.O[4] (25 48) -> (365 774)
getting here!
sftreg4[0] sftreg4_fg[0] -> (30 40) -> (370 646)
sftreg4[0] sftreg4_fg[0] -> (30 41) -> (370 662)
sftreg4[0] sftreg4_fg[0] -> (30 42) -> (370 678)
sftreg4[0] sftreg4_fg[0] -> (30 43) -> (370 694)
sftreg4[0] sftreg4_fg[0] -> (30 44) -> (370 710)
sftreg4[0] sftreg4_fg[0] -> (30 45) -> (370 726)
sftreg4[0] sftreg4_fg[0] -> (30 46) -> (370 742)
sftreg4[0] sftreg4_fg[0] -> (30 47) -> (370 758)
sftreg4[0] sftreg4_fg[0] -> (30 48) -> (370 774)
sftreg4[0] sftreg4_fg[0] -> (30 49) -> (370 790)
sftreg4[0] sftreg4_fg[0] -> (30 50) -> (370 806)
sftreg4[0] sftreg4_fg[0] -> (30 51) -> (370 822)
sftreg4[0] sftreg4_fg[0] -> (30 52) -> (370 838)
sftreg4[0] sftreg4_fg[0] -> (30 53) -> (370 854)
sftreg4[0] sftreg4_fg[0] -> (30 54) -> (370 870)
sftreg4[0] sftreg4_fg[0] -> (30 55) -> (370 886)
sftreg4[0] sftreg4_fg[0] -> (12 33) -> (352 534)
sftreg4[0] sftreg4_fg[0] -> (12 34) -> (352 550)
sftreg4[0] sftreg4_fg[0] -> (29 33) -> (369 534)
sftreg4[0] sftreg4_fg[0] -> (29 34) -> (369 550)
sftreg4[0] sftreg4_fg[0] -> (28 17) -> (368 278)
sftreg4[0] sftreg4_fg[0] -> (10 27) -> (350 438)
sftreg4[0] sftreg4_fg[0] -> (28 28) -> (368 454)
sftreg4[0] sftreg4_fg[0] -> (16 1) -> (356 22)
sftreg4[0] sftreg4_fg[0] -> (11 25) -> (351 406)
sftreg4[0] sftreg4_fg[0] -> (20 0) -> (360 6)
sftreg4[0] sftreg4_fg[0] -> (11 23) -> (351 374)
sftreg4[0] sftreg4_fg[0] -> (13 24) -> (353 390)
sftreg4[0] sftreg4_fg[0] -> (21 24) -> (361 390)
sftreg4[0] sftreg4_fg[0] -> (17 24) -> (357 390)
sftreg4[0] sftreg4_otabias[0] -> (32 62) -> (372 998)
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
no LI needed dont worry!
getting here!
vmm8inx8in[0] vmm8inx8in_fg[0] -> (33 10) -> (373 167)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (32 11) -> (372 183)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (31 12) -> (371 199)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (30 13) -> (370 215)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (20 23) -> (360 375)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (18 24) -> (358 391)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (16 25) -> (356 407)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (14 26) -> (354 423)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (29 44) -> (369 711)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (28 45) -> (368 727)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (27 46) -> (367 743)
vmm8inx8in[0] vmm8inx8in_fg[0] -> (26 47) -> (366 759)
vmm8inx8in[0] vmm8inx8in_target[0] -> (33 2) -> (373 39)
vmm8inx8in[0] vmm8inx8in_target[1] -> (33 3) -> (373 55)
vmm8inx8in[0] vmm8inx8in_target[2] -> (33 4) -> (373 71)
vmm8inx8in[0] vmm8inx8in_target[3] -> (33 5) -> (373 87)
vmm8inx8in[0] vmm8inx8in_target[4] -> (33 6) -> (373 103)
vmm8inx8in[0] vmm8inx8in_target[5] -> (33 7) -> (373 119)
vmm8inx8in[0] vmm8inx8in_target[6] -> (33 8) -> (373 135)
vmm8inx8in[0] vmm8inx8in_target[7] -> (33 9) -> (373 151)
vmm8inx8in[0] vmm8inx8in_target[8] -> (32 2) -> (372 39)
vmm8inx8in[0] vmm8inx8in_target[9] -> (32 3) -> (372 55)
vmm8inx8in[0] vmm8inx8in_target[10] -> (32 4) -> (372 71)
vmm8inx8in[0] vmm8inx8in_target[11] -> (32 5) -> (372 87)
vmm8inx8in[0] vmm8inx8in_target[12] -> (32 6) -> (372 103)
vmm8inx8in[0] vmm8inx8in_target[13] -> (32 7) -> (372 119)
vmm8inx8in[0] vmm8inx8in_target[14] -> (32 8) -> (372 135)
vmm8inx8in[0] vmm8inx8in_target[15] -> (32 9) -> (372 151)
vmm8inx8in[0] vmm8inx8in_target[16] -> (31 2) -> (371 39)
vmm8inx8in[0] vmm8inx8in_target[17] -> (31 3) -> (371 55)
vmm8inx8in[0] vmm8inx8in_target[18] -> (31 4) -> (371 71)
vmm8inx8in[0] vmm8inx8in_target[19] -> (31 5) -> (371 87)
vmm8inx8in[0] vmm8inx8in_target[20] -> (31 6) -> (371 103)
vmm8inx8in[0] vmm8inx8in_target[21] -> (31 7) -> (371 119)
vmm8inx8in[0] vmm8inx8in_target[22] -> (31 8) -> (371 135)
vmm8inx8in[0] vmm8inx8in_target[23] -> (31 9) -> (371 151)
vmm8inx8in[0] vmm8inx8in_target[24] -> (30 2) -> (370 39)
vmm8inx8in[0] vmm8inx8in_target[25] -> (30 3) -> (370 55)
vmm8inx8in[0] vmm8inx8in_target[26] -> (30 4) -> (370 71)
vmm8inx8in[0] vmm8inx8in_target[27] -> (30 5) -> (370 87)
vmm8inx8in[0] vmm8inx8in_target[28] -> (30 6) -> (370 103)
vmm8inx8in[0] vmm8inx8in_target[29] -> (30 7) -> (370 119)
vmm8inx8in[0] vmm8inx8in_target[30] -> (30 8) -> (370 135)
vmm8inx8in[0] vmm8inx8in_target[31] -> (30 9) -> (370 151)
vmm8inx8in[0] vmm8inx8in_target[32] -> (20 2) -> (360 39)
vmm8inx8in[0] vmm8inx8in_target[33] -> (20 3) -> (360 55)
vmm8inx8in[0] vmm8inx8in_target[34] -> (20 4) -> (360 71)
vmm8inx8in[0] vmm8inx8in_target[35] -> (20 5) -> (360 87)
vmm8inx8in[0] vmm8inx8in_target[36] -> (20 6) -> (360 103)
vmm8inx8in[0] vmm8inx8in_target[37] -> (20 7) -> (360 119)
vmm8inx8in[0] vmm8inx8in_target[38] -> (20 8) -> (360 135)
vmm8inx8in[0] vmm8inx8in_target[39] -> (20 9) -> (360 151)
vmm8inx8in[0] vmm8inx8in_target[40] -> (18 2) -> (358 39)
vmm8inx8in[0] vmm8inx8in_target[41] -> (18 3) -> (358 55)
vmm8inx8in[0] vmm8inx8in_target[42] -> (18 4) -> (358 71)
vmm8inx8in[0] vmm8inx8in_target[43] -> (18 5) -> (358 87)
vmm8inx8in[0] vmm8inx8in_target[44] -> (18 6) -> (358 103)
vmm8inx8in[0] vmm8inx8in_target[45] -> (18 7) -> (358 119)
vmm8inx8in[0] vmm8inx8in_target[46] -> (18 8) -> (358 135)
vmm8inx8in[0] vmm8inx8in_target[47] -> (18 9) -> (358 151)
vmm8inx8in[0] vmm8inx8in_target[48] -> (16 2) -> (356 39)
vmm8inx8in[0] vmm8inx8in_target[49] -> (16 3) -> (356 55)
vmm8inx8in[0] vmm8inx8in_target[50] -> (16 4) -> (356 71)
vmm8inx8in[0] vmm8inx8in_target[51] -> (16 5) -> (356 87)
vmm8inx8in[0] vmm8inx8in_target[52] -> (16 6) -> (356 103)
vmm8inx8in[0] vmm8inx8in_target[53] -> (16 7) -> (356 119)
vmm8inx8in[0] vmm8inx8in_target[54] -> (16 8) -> (356 135)
vmm8inx8in[0] vmm8inx8in_target[55] -> (16 9) -> (356 151)
vmm8inx8in[0] vmm8inx8in_target[56] -> (14 2) -> (354 39)
vmm8inx8in[0] vmm8inx8in_target[57] -> (14 3) -> (354 55)
vmm8inx8in[0] vmm8inx8in_target[58] -> (14 4) -> (354 71)
vmm8inx8in[0] vmm8inx8in_target[59] -> (14 5) -> (354 87)
vmm8inx8in[0] vmm8inx8in_target[60] -> (14 6) -> (354 103)
vmm8inx8in[0] vmm8inx8in_target[61] -> (14 7) -> (354 119)
vmm8inx8in[0] vmm8inx8in_target[62] -> (14 8) -> (354 135)
vmm8inx8in[0] vmm8inx8in_target[63] -> (14 9) -> (354 151)
I/O Blocks dev FGs
!!!!!!!!!!!!!!int[1] -->  DEV FGs  -> (12 9) -> (420 144)
!!!!!!!!!!!!!!int[2] -->  DEV FGs  -> (12 10) -> (420 160)
!!!!!!!!!!!!!!int[3] -->  DEV FGs  -> (12 11) -> (420 176)
!!!!!!!!!!!!!!int[4] -->  DEV FGs  -> (12 12) -> (420 192)
!!!!!!!!!!!!!!int[5] -->  DEV FGs  -> (12 13) -> (420 208)
I/O Blocks dev FGs
!!!!!!!!!!!!!!int[0] -->  DEV FGs  -> (16 8) -> (458 128)
!!!!!!!!!!!!!!int[1] -->  DEV FGs  -> (16 9) -> (458 144)
!!!!!!!!!!!!!!int[2] -->  DEV FGs  -> (16 10) -> (458 160)
!!!!!!!!!!!!!!int[3] -->  DEV FGs  -> (16 11) -> (458 176)
I/O Blocks dev FGs
!!!!!!!!!!!!!!int[4] -->  DEV FGs  -> (7 29) -> (483 465)
!!!!!!!!!!!!!!int[5] -->  DEV FGs  -> (8 29) -> (484 465)
[189, 663, 1, 0, 0, 0]
[223, 807, 1, 0, 0, 0]
[223, 838, 1, 0, 0, 0]
[223, 837, 1, 0, 0, 0]
[223, 836, 1, 0, 0, 0]
[223, 851, 1, 0, 0, 0]
[255, 1027, 0, 0]
[289, 963, 0, 0]
[289, 1010, 0, 0]
[325, 866, 1, 0, 0, 0]
[359, 818, 1, 0, 0, 0]
[359, 835, 1, 0, 0, 0]
[359, 948, 0, 0]
[211, 663, 1, 0, 0, 0]
[243, 1031, 0, 0]
[277, 1031, 0, 0]
[313, 807, 1, 0, 0, 0]
[313, 838, 1, 0, 0, 0]
[313, 853, 1, 0, 0, 0]
[347, 805, 1, 0, 0, 0]
[347, 836, 1, 0, 0, 0]
[347, 964, 0, 0]
[191, 664, 1, 0, 0, 0]
[225, 872, 1, 0, 0, 0]
[257, 1032, 0, 0]
[291, 968, 0, 0]
[291, 999, 0, 0]
[291, 998, 0, 0]
[291, 1013, 0, 0]
[327, 869, 1, 0, 0, 0]
[361, 805, 1, 0, 0, 0]
[361, 836, 1, 0, 0, 0]
[361, 980, 0, 0]
[209, 664, 1, 0, 0, 0]
[241, 1032, 0, 0]
[275, 968, 0, 0]
[275, 999, 0, 0]
[275, 998, 0, 0]
[275, 997, 0, 0]
[275, 996, 0, 0]
[275, 1011, 0, 0]
[311, 867, 1, 0, 0, 0]
[345, 819, 1, 0, 0, 0]
[345, 996, 0, 0]
[183, 665, 1, 0, 0, 0]
[217, 873, 1, 0, 0, 0]
[249, 1033, 0, 0]
[283, 969, 0, 0]
[283, 1000, 0, 0]
[283, 999, 0, 0]
[283, 998, 0, 0]
[283, 997, 0, 0]
[283, 996, 0, 0]
[283, 1011, 0, 0]
[319, 867, 1, 0, 0, 0]
[353, 867, 1, 0, 0, 0]
[385, 979, 0, 0]
[385, 628, 0, 0]
[218, 665, 1, 0, 0, 0]
[250, 1033, 0, 0]
[284, 969, 0, 0]
[284, 1000, 0, 0]
[284, 999, 0, 0]
[284, 998, 0, 0]
[284, 997, 0, 0]
[284, 996, 0, 0]
[284, 1011, 0, 0]
[320, 867, 1, 0, 0, 0]
[354, 867, 1, 0, 0, 0]
[386, 979, 0, 0]
[386, 644, 1, 0, 0, 0]
[187, 659, 1, 0, 0, 0]
[221, 867, 1, 0, 0, 0]
[253, 1027, 0, 0]
[287, 1027, 0, 0]
[323, 867, 1, 0, 0, 0]
[357, 867, 1, 0, 0, 0]
[389, 979, 0, 0]
[389, 660, 1, 0, 0, 0]
[226, 659, 1, 0, 0, 0]
[258, 1027, 0, 0]
[292, 1027, 0, 0]
[328, 867, 1, 0, 0, 0]
[362, 867, 1, 0, 0, 0]
[394, 979, 0, 0]
[394, 676, 1, 0, 0, 0]
[175, 660, 1, 0, 0, 0]
[209, 868, 1, 0, 0, 0]
[241, 1028, 0, 0]
[275, 1028, 0, 0]
[311, 820, 1, 0, 0, 0]
[311, 789, 1, 0, 0, 0]
[345, 869, 1, 0, 0, 0]
[377, 1029, 0, 0]
[411, 965, 0, 0]
[411, 980, 0, 0]
[377, 1028, 0, 0]
[345, 580, 0, 0]
[214, 660, 1, 0, 0, 0]
[246, 1028, 0, 0]
[280, 964, 0, 0]
[280, 1011, 0, 0]
[316, 867, 1, 0, 0, 0]
[350, 867, 1, 0, 0, 0]
[382, 979, 0, 0]
[382, 964, 0, 0]
[350, 596, 0, 0]
[177, 661, 1, 0, 0, 0]
[211, 869, 1, 0, 0, 0]
[243, 1029, 0, 0]
[277, 965, 0, 0]
[277, 996, 0, 0]
[277, 1011, 0, 0]
[313, 867, 1, 0, 0, 0]
[347, 867, 1, 0, 0, 0]
[347, 675, 1, 0, 0, 0]
[213, 661, 1, 0, 0, 0]
[245, 1029, 0, 0]
[279, 965, 0, 0]
[279, 996, 0, 0]
[279, 1011, 0, 0]
[315, 867, 1, 0, 0, 0]
[349, 867, 1, 0, 0, 0]
[349, 691, 1, 0, 0, 0]
[426, 288, 0, 0]
[415, 352, 0, 0]
[381, 336, 0, 0]
[383, 993, 0, 0]
[383, 994, 0, 0]
[383, 995, 0, 0]
[383, 964, 0, 0]
[351, 612, 0, 0]
[72, 659, 1, 0, 0, 0]
[104, 1027, 0, 0]
[138, 1027, 0, 0]
[174, 867, 1, 0, 0, 0]
[208, 867, 1, 0, 0, 0]
[240, 1027, 0, 0]
[274, 1027, 0, 0]
[310, 803, 1, 0, 0, 0]
[310, 850, 1, 0, 0, 0]
[310, 626, 0, 0]
[310, 835, 1, 0, 0, 0]
[310, 788, 1, 0, 0, 0]
[310, 628, 0, 0]
[344, 868, 1, 0, 0, 0]
[344, 628, 0, 0]
[376, 1028, 0, 0]
[410, 980, 0, 0]
[410, 997, 0, 0]
[410, 966, 0, 0]
[376, 1030, 0, 0]
[344, 630, 0, 0]
[424, 304, 0, 0]
[413, 352, 0, 0]
[379, 336, 0, 0]
[381, 993, 0, 0]
[381, 994, 0, 0]
[381, 995, 0, 0]
[381, 964, 0, 0]
[349, 644, 1, 0, 0, 0]
[179, 666, 1, 0, 0, 0]
[213, 874, 1, 0, 0, 0]
[245, 970, 0, 0]
[245, 1001, 0, 0]
[245, 1000, 0, 0]
[245, 999, 0, 0]
[245, 998, 0, 0]
[245, 997, 0, 0]
[245, 1012, 0, 0]
[279, 1028, 0, 0]
[315, 868, 1, 0, 0, 0]
[349, 804, 1, 0, 0, 0]
[349, 1012, 0, 0]
[215, 666, 1, 0, 0, 0]
[247, 1034, 0, 0]
[281, 970, 0, 0]
[281, 1001, 0, 0]
[281, 1000, 0, 0]
[281, 999, 0, 0]
[281, 998, 0, 0]
[281, 997, 0, 0]
[281, 1012, 0, 0]
[317, 868, 1, 0, 0, 0]
[351, 804, 1, 0, 0, 0]
[351, 1028, 0, 0]
[186, 662, 1, 0, 0, 0]
[220, 870, 1, 0, 0, 0]
[252, 1030, 0, 0]
[286, 966, 0, 0]
[286, 997, 0, 0]
[286, 996, 0, 0]
[286, 1011, 0, 0]
[322, 867, 1, 0, 0, 0]
[356, 867, 1, 0, 0, 0]
[388, 979, 0, 0]
[388, 692, 1, 0, 0, 0]
[222, 662, 1, 0, 0, 0]
[254, 1030, 0, 0]
[288, 966, 0, 0]
[288, 997, 0, 0]
[288, 996, 0, 0]
[288, 1011, 0, 0]
[324, 867, 1, 0, 0, 0]
[358, 867, 1, 0, 0, 0]
[390, 979, 0, 0]
[390, 708, 1, 0, 0, 0]
[359, 660, 1, 0, 0, 0]
[359, 868, 1, 0, 0, 0]
[325, 868, 1, 0, 0, 0]
[289, 1028, 0, 0]
[255, 948, 0, 0]
[255, 995, 0, 0]
[255, 994, 0, 0]
[255, 993, 0, 0]
[243, 400, 0, 0]
[233, 384, 0, 0]
[320, 948, 0, 0]
[320, 788, 1, 0, 0, 0]
[354, 820, 1, 0, 0, 0]
[354, 949, 0, 0]
[354, 837, 1, 0, 0, 0]
[354, 838, 1, 0, 0, 0]
[354, 951, 0, 0]
[326, 964, 0, 0]
[326, 788, 1, 0, 0, 0]
[360, 820, 1, 0, 0, 0]
[360, 965, 0, 0]
[312, 964, 0, 0]
[312, 804, 1, 0, 0, 0]
[276, 1012, 0, 0]
[276, 997, 0, 0]
[276, 950, 0, 0]
[312, 870, 1, 0, 0, 0]
[346, 822, 1, 0, 0, 0]
[346, 967, 0, 0]
[322, 980, 0, 0]
[322, 788, 1, 0, 0, 0]
[356, 820, 1, 0, 0, 0]
[356, 981, 0, 0]
[356, 837, 1, 0, 0, 0]
[356, 838, 1, 0, 0, 0]
[356, 983, 0, 0]
[311, 996, 0, 0]
[311, 788, 1, 0, 0, 0]
[345, 820, 1, 0, 0, 0]
[345, 997, 0, 0]
[345, 837, 1, 0, 0, 0]
[345, 838, 1, 0, 0, 0]
[345, 999, 0, 0]
[360, 1044, 0, 0]
[360, 788, 1, 0, 0, 0]
[392, 980, 0, 0]
[392, 629, 0, 0]
[392, 997, 0, 0]
[392, 998, 0, 0]
[392, 631, 0, 0]
[344, 1060, 0, 0]
[344, 851, 1, 0, 0, 0]
[376, 979, 0, 0]
[376, 996, 0, 0]
[376, 645, 1, 0, 0, 0]
[376, 997, 0, 0]
[376, 998, 0, 0]
[376, 647, 1, 0, 0, 0]
[324, 1012, 0, 0]
[324, 788, 1, 0, 0, 0]
[358, 868, 1, 0, 0, 0]
[390, 980, 0, 0]
[390, 661, 1, 0, 0, 0]
[390, 997, 0, 0]
[390, 998, 0, 0]
[390, 663, 1, 0, 0, 0]
[313, 1028, 0, 0]
[313, 788, 1, 0, 0, 0]
[347, 868, 1, 0, 0, 0]
[379, 980, 0, 0]
[379, 677, 1, 0, 0, 0]
[379, 997, 0, 0]
[379, 998, 0, 0]
[379, 679, 1, 0, 0, 0]
[327, 946, 0, 0]
[327, 834, 1, 0, 0, 0]
[327, 835, 1, 0, 0, 0]
[327, 836, 1, 0, 0, 0]
[327, 837, 1, 0, 0, 0]
[327, 838, 1, 0, 0, 0]
[327, 791, 1, 0, 0, 0]
[327, 583, 0, 0]
[361, 871, 1, 0, 0, 0]
[361, 583, 0, 0]
[323, 962, 0, 0]
[323, 834, 1, 0, 0, 0]
[323, 835, 1, 0, 0, 0]
[323, 836, 1, 0, 0, 0]
[323, 837, 1, 0, 0, 0]
[323, 838, 1, 0, 0, 0]
[323, 791, 1, 0, 0, 0]
[323, 599, 0, 0]
[357, 871, 1, 0, 0, 0]
[357, 599, 0, 0]
[328, 978, 0, 0]
[328, 834, 1, 0, 0, 0]
[328, 835, 1, 0, 0, 0]
[328, 836, 1, 0, 0, 0]
[328, 837, 1, 0, 0, 0]
[328, 790, 1, 0, 0, 0]
[328, 678, 1, 0, 0, 0]
[362, 870, 1, 0, 0, 0]
[362, 678, 1, 0, 0, 0]
[319, 994, 0, 0]
[319, 834, 1, 0, 0, 0]
[319, 835, 1, 0, 0, 0]
[319, 836, 1, 0, 0, 0]
[319, 837, 1, 0, 0, 0]
[319, 790, 1, 0, 0, 0]
[319, 694, 1, 0, 0, 0]
[353, 870, 1, 0, 0, 0]
[353, 694, 1, 0, 0, 0]
[358, 663, 1, 0, 0, 0]
[358, 791, 1, 0, 0, 0]
[358, 854, 1, 0, 0, 0]
[358, 710, 1, 0, 0, 0]
[351, 1042, 0, 0]
[351, 834, 1, 0, 0, 0]
[351, 787, 1, 0, 0, 0]
[383, 1027, 0, 0]
[417, 979, 0, 0]
[417, 996, 0, 0]
[417, 997, 0, 0]
[417, 966, 0, 0]
[383, 1030, 0, 0]
[351, 870, 1, 0, 0, 0]
[317, 854, 1, 0, 0, 0]
[317, 1015, 0, 0]
[351, 854, 1, 0, 0, 0]
[351, 1015, 0, 0]
[356, 1058, 0, 0]
[356, 834, 1, 0, 0, 0]
[356, 835, 1, 0, 0, 0]
[356, 788, 1, 0, 0, 0]
[388, 980, 0, 0]
[388, 997, 0, 0]
[388, 966, 0, 0]
[356, 870, 1, 0, 0, 0]
[322, 854, 1, 0, 0, 0]
[322, 1031, 0, 0]
[361, 1058, 0, 0]
[361, 834, 1, 0, 0, 0]
[361, 787, 1, 0, 0, 0]
[393, 979, 0, 0]
[393, 996, 0, 0]
[393, 997, 0, 0]
[393, 966, 0, 0]
[361, 854, 1, 0, 0, 0]
[361, 1031, 0, 0]
[325, 1010, 0, 0]
[325, 834, 1, 0, 0, 0]
[325, 835, 1, 0, 0, 0]
[325, 836, 1, 0, 0, 0]
[325, 837, 1, 0, 0, 0]
[325, 790, 1, 0, 0, 0]
[359, 822, 1, 0, 0, 0]
[359, 1111, 0, 0]
[359, 791, 1, 0, 0, 0]
[391, 967, 0, 0]
[391, 695, 1, 0, 0, 0]
[316, 1026, 0, 0]
[316, 834, 1, 0, 0, 0]
[316, 835, 1, 0, 0, 0]
[316, 804, 1, 0, 0, 0]
[280, 1012, 0, 0]
[280, 997, 0, 0]
[280, 950, 0, 0]
[316, 870, 1, 0, 0, 0]
[350, 822, 1, 0, 0, 0]
[350, 1127, 0, 0]
[350, 791, 1, 0, 0, 0]
[382, 967, 0, 0]
[382, 711, 1, 0, 0, 0]
[354, 1076, 0, 0]
[354, 788, 1, 0, 0, 0]
[386, 980, 0, 0]
[386, 965, 0, 0]
[354, 869, 1, 0, 0, 0]
[320, 789, 1, 0, 0, 0]
[320, 949, 0, 0]
[320, 837, 1, 0, 0, 0]
[320, 838, 1, 0, 0, 0]
[320, 951, 0, 0]
[352, 1092, 0, 0]
[352, 835, 1, 0, 0, 0]
[352, 834, 1, 0, 0, 0]
[352, 817, 1, 0, 0, 0]
[318, 849, 1, 0, 0, 0]
[318, 802, 1, 0, 0, 0]
[282, 1010, 0, 0]
[282, 995, 0, 0]
[282, 948, 0, 0]
[318, 820, 1, 0, 0, 0]
[318, 965, 0, 0]
[318, 837, 1, 0, 0, 0]
[318, 838, 1, 0, 0, 0]
[318, 967, 0, 0]
[316, 580, 0, 0]
[316, 852, 1, 0, 0, 0]
[316, 981, 0, 0]
[316, 837, 1, 0, 0, 0]
[316, 838, 1, 0, 0, 0]
[316, 983, 0, 0]
[312, 596, 0, 0]
[312, 852, 1, 0, 0, 0]
[312, 997, 0, 0]
[312, 837, 1, 0, 0, 0]
[312, 838, 1, 0, 0, 0]
[312, 999, 0, 0]
[318, 675, 1, 0, 0, 0]
[352, 867, 1, 0, 0, 0]
[384, 979, 0, 0]
[384, 996, 0, 0]
[384, 965, 0, 0]
[352, 789, 1, 0, 0, 0]
[352, 1045, 0, 0]
[352, 837, 1, 0, 0, 0]
[352, 838, 1, 0, 0, 0]
[352, 1047, 0, 0]
[325, 691, 1, 0, 0, 0]
[325, 867, 1, 0, 0, 0]
[289, 1011, 0, 0]
[289, 996, 0, 0]
[289, 949, 0, 0]
[325, 869, 1, 0, 0, 0]
[359, 805, 1, 0, 0, 0]
[359, 1061, 0, 0]
[326, 691, 1, 0, 0, 0]
[360, 867, 1, 0, 0, 0]
[392, 979, 0, 0]
[392, 948, 0, 0]
[426, 980, 0, 0]
[426, 997, 0, 0]
[426, 966, 0, 0]
[392, 1030, 0, 0]
[360, 854, 1, 0, 0, 0]
[360, 1063, 0, 0]
[353, 1108, 0, 0]
[353, 836, 1, 0, 0, 0]
[353, 1077, 0, 0]
[362, 1108, 0, 0]
[362, 836, 1, 0, 0, 0]
[362, 837, 1, 0, 0, 0]
[362, 838, 1, 0, 0, 0]
[362, 1079, 0, 0]
[346, 1124, 0, 0]
[346, 836, 1, 0, 0, 0]
[346, 1093, 0, 0]
[357, 1124, 0, 0]
[357, 836, 1, 0, 0, 0]
[357, 789, 1, 0, 0, 0]
[389, 981, 0, 0]
[389, 966, 0, 0]
[357, 854, 1, 0, 0, 0]
[357, 1095, 0, 0]
[324, 663, 1, 0, 0, 0]
[324, 791, 1, 0, 0, 0]
[324, 854, 1, 0, 0, 0]
[324, 710, 1, 0, 0, 0]
[360, 1074, 0, 0]
[360, 802, 1, 0, 0, 0]
[326, 850, 1, 0, 0, 0]
[326, 803, 1, 0, 0, 0]
[290, 1011, 0, 0]
[290, 948, 0, 0]
[326, 820, 1, 0, 0, 0]
[326, 789, 1, 0, 0, 0]
[326, 581, 0, 0]
[360, 869, 1, 0, 0, 0]
[360, 581, 0, 0]
[357, 1090, 0, 0]
[357, 802, 1, 0, 0, 0]
[323, 866, 1, 0, 0, 0]
[287, 1010, 0, 0]
[287, 995, 0, 0]
[287, 996, 0, 0]
[287, 949, 0, 0]
[323, 869, 1, 0, 0, 0]
[323, 597, 0, 0]
[346, 1090, 0, 0]
[346, 834, 1, 0, 0, 0]
[346, 787, 1, 0, 0, 0]
[378, 979, 0, 0]
[378, 996, 0, 0]
[378, 965, 0, 0]
[346, 597, 0, 0]
[318, 578, 0, 0]
[318, 850, 1, 0, 0, 0]
[318, 835, 1, 0, 0, 0]
[318, 788, 1, 0, 0, 0]
[318, 676, 1, 0, 0, 0]
[352, 868, 1, 0, 0, 0]
[352, 676, 1, 0, 0, 0]
[327, 594, 0, 0]
[327, 866, 1, 0, 0, 0]
[291, 1010, 0, 0]
[291, 995, 0, 0]
[291, 948, 0, 0]
[327, 868, 1, 0, 0, 0]
[327, 692, 1, 0, 0, 0]
[361, 868, 1, 0, 0, 0]
[361, 692, 1, 0, 0, 0]
[362, 661, 1, 0, 0, 0]
[394, 965, 0, 0]
[394, 980, 0, 0]
[362, 708, 1, 0, 0, 0]
[317, 673, 1, 0, 0, 0]
[317, 849, 1, 0, 0, 0]
[317, 834, 1, 0, 0, 0]
[317, 835, 1, 0, 0, 0]
[317, 836, 1, 0, 0, 0]
[317, 1013, 0, 0]
[317, 789, 1, 0, 0, 0]
[351, 805, 1, 0, 0, 0]
[351, 1013, 0, 0]
[315, 689, 1, 0, 0, 0]
[315, 849, 1, 0, 0, 0]
[315, 834, 1, 0, 0, 0]
[315, 835, 1, 0, 0, 0]
[315, 836, 1, 0, 0, 0]
[315, 1029, 0, 0]
[324, 689, 1, 0, 0, 0]
[358, 817, 1, 0, 0, 0]
[358, 834, 1, 0, 0, 0]
[358, 835, 1, 0, 0, 0]
[358, 836, 1, 0, 0, 0]
[358, 1029, 0, 0]
[349, 1106, 0, 0]
[349, 786, 1, 0, 0, 0]
[381, 1026, 0, 0]
[415, 978, 0, 0]
[415, 995, 0, 0]
[415, 964, 0, 0]
[381, 1012, 0, 0]
[381, 965, 0, 0]
[349, 789, 1, 0, 0, 0]
[349, 1109, 0, 0]
[381, 693, 1, 0, 0, 0]
[350, 1122, 0, 0]
[350, 834, 1, 0, 0, 0]
[350, 835, 1, 0, 0, 0]
[350, 836, 1, 0, 0, 0]
[350, 1125, 0, 0]
[350, 789, 1, 0, 0, 0]
[382, 965, 0, 0]
[382, 709, 1, 0, 0, 0]
[328, 661, 1, 0, 0, 0]
[328, 869, 1, 0, 0, 0]
[292, 949, 0, 0]
[292, 1012, 0, 0]
[328, 868, 1, 0, 0, 0]
[328, 708, 1, 0, 0, 0]
[478, 641, 1, 0, 0, 0]
[477, 1041, 0, 0]
[477, 1042, 0, 0]
[477, 1043, 0, 0]
[477, 1044, 0, 0]
[477, 1013, 0, 0]
[446, 869, 1, 0, 0, 0]
[410, 1029, 0, 0]
[376, 1029, 0, 0]
[344, 709, 1, 0, 0, 0]
[420, 336, 0, 0]
[409, 352, 0, 0]
[375, 336, 0, 0]
[377, 993, 0, 0]
[377, 994, 0, 0]
[377, 995, 0, 0]
[377, 996, 0, 0]
[377, 997, 0, 0]
[377, 966, 0, 0]
[345, 614, 0, 0]
[421, 352, 0, 0]
[410, 336, 0, 0]
[412, 993, 0, 0]
[412, 994, 0, 0]
[412, 995, 0, 0]
[412, 996, 0, 0]
[412, 965, 0, 0]
[378, 1013, 0, 0]
[378, 966, 0, 0]
[346, 646, 1, 0, 0, 0]
[344, 1014, 0, 0]
[344, 838, 1, 0, 0, 0]
[344, 839, 1, 0, 0, 0]
[344, 840, 1, 0, 0, 0]
[344, 809, 1, 0, 0, 0]
[310, 873, 1, 0, 0, 0]
[274, 1033, 0, 0]
[240, 1033, 0, 0]
[208, 873, 1, 0, 0, 0]
[174, 713, 1, 0, 0, 0]
[347, 1030, 0, 0]
[347, 838, 1, 0, 0, 0]
[347, 839, 1, 0, 0, 0]
[347, 840, 1, 0, 0, 0]
[347, 809, 1, 0, 0, 0]
[313, 873, 1, 0, 0, 0]
[277, 1033, 0, 0]
[243, 1033, 0, 0]
[211, 713, 1, 0, 0, 0]
[385, 694, 1, 0, 0, 0]
[385, 981, 0, 0]
[353, 869, 1, 0, 0, 0]
[319, 869, 1, 0, 0, 0]
[283, 1029, 0, 0]
[249, 1029, 0, 0]
[217, 869, 1, 0, 0, 0]
[183, 709, 1, 0, 0, 0]
[386, 710, 1, 0, 0, 0]
[386, 966, 0, 0]
[354, 870, 1, 0, 0, 0]
[320, 870, 1, 0, 0, 0]
[284, 1030, 0, 0]
[250, 950, 0, 0]
[250, 981, 0, 0]
[218, 709, 1, 0, 0, 0]
[359, 662, 1, 0, 0, 0]
[391, 966, 0, 0]
[391, 997, 0, 0]
[391, 996, 0, 0]
[391, 995, 0, 0]
[391, 978, 0, 0]
[359, 786, 1, 0, 0, 0]
[359, 817, 1, 0, 0, 0]
[325, 705, 1, 0, 0, 0]
[325, 865, 1, 0, 0, 0]
[289, 1025, 0, 0]
[255, 1025, 0, 0]
[223, 865, 1, 0, 0, 0]
[189, 849, 1, 0, 0, 0]
[189, 962, 0, 0]
[357, 950, 0, 0]
[357, 806, 1, 0, 0, 0]
[323, 870, 1, 0, 0, 0]
[287, 1030, 0, 0]
[253, 1030, 0, 0]
[221, 870, 1, 0, 0, 0]
[187, 710, 1, 0, 0, 0]
[361, 966, 0, 0]
[361, 806, 1, 0, 0, 0]
[327, 870, 1, 0, 0, 0]
[291, 1030, 0, 0]
[257, 1030, 0, 0]
[225, 710, 1, 0, 0, 0]
[353, 982, 0, 0]
[353, 838, 1, 0, 0, 0]
[353, 807, 1, 0, 0, 0]
[319, 871, 1, 0, 0, 0]
[283, 1031, 0, 0]
[249, 1031, 0, 0]
[217, 871, 1, 0, 0, 0]
[183, 711, 1, 0, 0, 0]
[349, 998, 0, 0]
[349, 838, 1, 0, 0, 0]
[349, 807, 1, 0, 0, 0]
[315, 871, 1, 0, 0, 0]
[279, 1031, 0, 0]
[245, 1031, 0, 0]
[213, 711, 1, 0, 0, 0]
[384, 630, 0, 0]
[384, 998, 0, 0]
[384, 999, 0, 0]
[384, 968, 0, 0]
[352, 872, 1, 0, 0, 0]
[318, 872, 1, 0, 0, 0]
[282, 1032, 0, 0]
[248, 1032, 0, 0]
[216, 872, 1, 0, 0, 0]
[182, 712, 1, 0, 0, 0]
[383, 646, 1, 0, 0, 0]
[383, 998, 0, 0]
[383, 999, 0, 0]
[383, 968, 0, 0]
[351, 872, 1, 0, 0, 0]
[317, 872, 1, 0, 0, 0]
[281, 1032, 0, 0]
[247, 1032, 0, 0]
[215, 712, 1, 0, 0, 0]
[381, 662, 1, 0, 0, 0]
[381, 966, 0, 0]
[349, 870, 1, 0, 0, 0]
[315, 870, 1, 0, 0, 0]
[279, 1030, 0, 0]
[245, 1030, 0, 0]
[213, 790, 1, 0, 0, 0]
[213, 837, 1, 0, 0, 0]
[213, 836, 1, 0, 0, 0]
[213, 835, 1, 0, 0, 0]
[213, 818, 1, 0, 0, 0]
[179, 706, 1, 0, 0, 0]
[382, 678, 1, 0, 0, 0]
[382, 966, 0, 0]
[350, 790, 1, 0, 0, 0]
[350, 821, 1, 0, 0, 0]
[316, 869, 1, 0, 0, 0]
[280, 1029, 0, 0]
[246, 949, 0, 0]
[246, 996, 0, 0]
[246, 995, 0, 0]
[246, 978, 0, 0]
[214, 706, 1, 0, 0, 0]
[352, 582, 0, 0]
[352, 870, 1, 0, 0, 0]
[318, 870, 1, 0, 0, 0]
[282, 1030, 0, 0]
[248, 1030, 0, 0]
[216, 790, 1, 0, 0, 0]
[216, 837, 1, 0, 0, 0]
[216, 836, 1, 0, 0, 0]
[216, 819, 1, 0, 0, 0]
[182, 707, 1, 0, 0, 0]
[347, 598, 0, 0]
[347, 870, 1, 0, 0, 0]
[313, 870, 1, 0, 0, 0]
[277, 1030, 0, 0]
[243, 950, 0, 0]
[243, 997, 0, 0]
[243, 996, 0, 0]
[243, 979, 0, 0]
[211, 707, 1, 0, 0, 0]
[356, 677, 1, 0, 0, 0]
[356, 869, 1, 0, 0, 0]
[322, 869, 1, 0, 0, 0]
[286, 1029, 0, 0]
[252, 1029, 0, 0]
[220, 789, 1, 0, 0, 0]
[220, 820, 1, 0, 0, 0]
[186, 708, 1, 0, 0, 0]
[358, 693, 1, 0, 0, 0]
[358, 869, 1, 0, 0, 0]
[324, 869, 1, 0, 0, 0]
[288, 1029, 0, 0]
[254, 949, 0, 0]
[254, 980, 0, 0]
[222, 708, 1, 0, 0, 0]
[210, 658, 1, 0, 0, 0]
[242, 1026, 0, 0]
[276, 1026, 0, 0]
[312, 818, 1, 0, 0, 0]
[312, 787, 1, 0, 0, 0]
[312, 707, 1, 0, 0, 0]
[312, 834, 1, 0, 0, 0]
[312, 833, 1, 0, 0, 0]
[312, 336, 0, 0]
[346, 352, 0, 0]
[356, 272, 0, 0]
[469, 304, 0, 0]
[447, 448, 0, 0]
[409, 432, 0, 0]
[423, 993, 0, 0]
[423, 994, 0, 0]
[423, 995, 0, 0]
[423, 964, 0, 0]
[389, 1028, 0, 0]
[357, 868, 1, 0, 0, 0]
[323, 612, 0, 0]
[465, 320, 0, 0]
[455, 352, 0, 0]
[417, 336, 0, 0]
[419, 993, 0, 0]
[419, 994, 0, 0]
[419, 995, 0, 0]
[419, 964, 0, 0]
[385, 1028, 0, 0]
[353, 868, 1, 0, 0, 0]
[319, 644, 1, 0, 0, 0]
[466, 272, 0, 0]
[446, 448, 0, 0]
[408, 448, 0, 0]
[374, 448, 0, 0]
[344, 432, 0, 0]
[354, 833, 1, 0, 0, 0]
[354, 802, 1, 0, 0, 0]
[320, 610, 0, 0]
[459, 288, 0, 0]
[449, 352, 0, 0]
[411, 352, 0, 0]
[377, 352, 0, 0]
[347, 336, 0, 0]
[347, 833, 1, 0, 0, 0]
[347, 802, 1, 0, 0, 0]
[313, 642, 1, 0, 0, 0]
[419, 320, 0, 0]
[408, 352, 0, 0]
[374, 352, 0, 0]
[344, 352, 0, 0]
[310, 352, 0, 0]
[272, 352, 0, 0]
[238, 336, 0, 0]
[240, 993, 0, 0]
[240, 962, 0, 0]
[208, 850, 1, 0, 0, 0]
[208, 995, 0, 0]
[208, 818, 1, 0, 0, 0]
[174, 850, 1, 0, 0, 0]
[174, 995, 0, 0]
[174, 835, 1, 0, 0, 0]
[174, 996, 0, 0]
[208, 835, 1, 0, 0, 0]
[208, 996, 0, 0]
[174, 836, 1, 0, 0, 0]
[174, 997, 0, 0]
[208, 836, 1, 0, 0, 0]
[208, 997, 0, 0]
[174, 837, 1, 0, 0, 0]
[174, 998, 0, 0]
[208, 837, 1, 0, 0, 0]
[208, 998, 0, 0]
[174, 838, 1, 0, 0, 0]
[174, 999, 0, 0]
[208, 838, 1, 0, 0, 0]
[208, 999, 0, 0]
[174, 839, 1, 0, 0, 0]
[174, 1000, 0, 0]
[208, 839, 1, 0, 0, 0]
[208, 1000, 0, 0]
[174, 840, 1, 0, 0, 0]
[174, 1001, 0, 0]
[208, 840, 1, 0, 0, 0]
[208, 1001, 0, 0]
[174, 841, 1, 0, 0, 0]
[174, 1002, 0, 0]
[208, 841, 1, 0, 0, 0]
[208, 1002, 0, 0]
[250, 352, 0, 0]
[239, 336, 0, 0]
[241, 993, 0, 0]
[241, 994, 0, 0]
[241, 659, 1, 0, 0, 0]
[241, 962, 0, 0]
[209, 850, 1, 0, 0, 0]
[209, 1075, 0, 0]
[209, 835, 1, 0, 0, 0]
[209, 1076, 0, 0]
[241, 995, 0, 0]
[241, 660, 1, 0, 0, 0]
[209, 836, 1, 0, 0, 0]
[209, 1077, 0, 0]
[241, 996, 0, 0]
[241, 661, 1, 0, 0, 0]
[209, 837, 1, 0, 0, 0]
[209, 1078, 0, 0]
[241, 997, 0, 0]
[241, 662, 1, 0, 0, 0]
[209, 838, 1, 0, 0, 0]
[209, 1079, 0, 0]
[241, 998, 0, 0]
[241, 663, 1, 0, 0, 0]
[209, 839, 1, 0, 0, 0]
[209, 1080, 0, 0]
[241, 999, 0, 0]
[241, 664, 1, 0, 0, 0]
[209, 840, 1, 0, 0, 0]
[209, 1081, 0, 0]
[241, 1000, 0, 0]
[241, 665, 1, 0, 0, 0]
[209, 841, 1, 0, 0, 0]
[209, 1082, 0, 0]
[241, 1001, 0, 0]
[241, 666, 1, 0, 0, 0]
[284, 288, 0, 0]
[284, 272, 0, 0]
[300, 288, 0, 0]
[278, 448, 0, 0]
[244, 432, 0, 0]
[256, 993, 0, 0]
[256, 658, 1, 0, 0, 0]
[285, 304, 0, 0]
[274, 352, 0, 0]
[240, 336, 0, 0]
[242, 961, 0, 0]
[210, 705, 1, 0, 0, 0]
[187, 658, 1, 0, 0, 0]
[221, 802, 1, 0, 0, 0]
[221, 1074, 0, 0]
[226, 657, 1, 0, 0, 0]
[258, 1025, 0, 0]
[292, 1025, 0, 0]
[328, 865, 1, 0, 0, 0]
[362, 865, 1, 0, 0, 0]
[394, 1025, 0, 0]
[428, 1025, 0, 0]
[464, 865, 1, 0, 0, 0]
[481, 689, 1, 0, 0, 0]
[477, 353, 0, 0]
[81, 19, 0, 0]
[80, 3, 0, 0]
[93, 771, 1, 0, 0, 0]
[189, 130, 0, 0]
[189, 498, 0, 0]
[191, 50, 0, 0]
[191, 498, 0, 0]
[175, 18, '1.00e-08', 1, 0, 0]
[199, 131, 0, 0]
[198, 227, 0, 0]
[183, 83, 0, 0]
[195, 627, 0, 0]
[198, 307, '0', 0, 0]
[198, 435, 0, 0]
[182, 275, 0, 0]
[195, 275, 0, 0]
[197, 275, 0, 0]
[196, 291, 0, 0]
[198, 499, 0, 0]
[194, 275, 0, 0]
[193, 275, 0, 0]
[192, 275, 0, 0]
[198, 323, 0, 0]
[198, 339, 0, 0]
[198, 355, 0, 0]
[186, 19, 0, 0]
[187, 403, 0, 0]
[198, 915, '0', 0, 0]
[198, 931, 0, 0]
[198, 947, 0, 0]
[198, 963, '0', 0, 0]
[198, 979, 0, 0]
[198, 995, 0, 0]
[199, 915, '0', 0, 0]
[199, 931, 0, 0]
[199, 947, 0, 0]
[199, 963, '0', 0, 0]
[199, 979, 0, 0]
[199, 995, 0, 0]
[202, 995, '1.00e-06', 2, 0, 0]
[202, 1011, '2.00e-06', 2, 0, 0]
[175, 403, '5.00e-11', 1, 0, 0]
[199, 132, 0, 0]
[198, 228, 0, 0]
[183, 84, 0, 0]
[195, 628, 0, 0]
[198, 308, '0', 0, 0]
[198, 436, 0, 0]
[182, 276, 0, 0]
[195, 276, 0, 0]
[197, 276, 0, 0]
[196, 292, 0, 0]
[198, 500, 0, 0]
[194, 276, 0, 0]
[193, 276, 0, 0]
[192, 276, 0, 0]
[198, 324, 0, 0]
[198, 340, 0, 0]
[198, 356, 0, 0]
[186, 20, 0, 0]
[187, 404, 0, 0]
[198, 916, '0', 0, 0]
[198, 932, 0, 0]
[198, 948, 0, 0]
[198, 964, '0', 0, 0]
[198, 980, 0, 0]
[198, 996, 0, 0]
[199, 916, '0', 0, 0]
[199, 932, 0, 0]
[199, 948, 0, 0]
[199, 964, '0', 0, 0]
[199, 980, 0, 0]
[199, 996, 0, 0]
[202, 996, '1.00e-06', 2, 0, 0]
[202, 1012, '2.00e-06', 2, 0, 0]
[175, 404, '5.00e-11', 1, 0, 0]
[199, 133, 0, 0]
[198, 229, 0, 0]
[183, 85, 0, 0]
[195, 629, 0, 0]
[198, 309, '0', 0, 0]
[198, 437, 0, 0]
[182, 277, 0, 0]
[195, 277, 0, 0]
[197, 277, 0, 0]
[196, 293, 0, 0]
[198, 501, 0, 0]
[194, 277, 0, 0]
[193, 277, 0, 0]
[192, 277, 0, 0]
[198, 325, 0, 0]
[198, 341, 0, 0]
[198, 357, 0, 0]
[186, 21, 0, 0]
[187, 405, 0, 0]
[198, 917, '0', 0, 0]
[198, 933, 0, 0]
[198, 949, 0, 0]
[198, 965, '0', 0, 0]
[198, 981, 0, 0]
[198, 997, 0, 0]
[199, 917, '0', 0, 0]
[199, 933, 0, 0]
[199, 949, 0, 0]
[199, 965, '0', 0, 0]
[199, 981, 0, 0]
[199, 997, 0, 0]
[202, 997, '1.00e-06', 2, 0, 0]
[202, 1013, '2.00e-06', 2, 0, 0]
[175, 405, '5.00e-11', 1, 0, 0]
[199, 134, 0, 0]
[198, 230, 0, 0]
[183, 86, 0, 0]
[195, 630, 0, 0]
[198, 310, '0', 0, 0]
[198, 438, 0, 0]
[182, 278, 0, 0]
[195, 278, 0, 0]
[197, 278, 0, 0]
[196, 294, 0, 0]
[198, 502, 0, 0]
[194, 278, 0, 0]
[193, 278, 0, 0]
[192, 278, 0, 0]
[198, 326, 0, 0]
[198, 342, 0, 0]
[198, 358, 0, 0]
[186, 22, 0, 0]
[187, 406, 0, 0]
[198, 918, '0', 0, 0]
[198, 934, 0, 0]
[198, 950, 0, 0]
[198, 966, '0', 0, 0]
[198, 982, 0, 0]
[198, 998, 0, 0]
[199, 918, '0', 0, 0]
[199, 934, 0, 0]
[199, 950, 0, 0]
[199, 966, '0', 0, 0]
[199, 982, 0, 0]
[199, 998, 0, 0]
[202, 998, '1.00e-06', 2, 0, 0]
[202, 1014, '2.00e-06', 2, 0, 0]
[175, 406, '5.00e-11', 1, 0, 0]
[199, 135, 0, 0]
[198, 231, 0, 0]
[183, 87, 0, 0]
[195, 631, 0, 0]
[198, 311, '0', 0, 0]
[198, 439, 0, 0]
[182, 279, 0, 0]
[195, 279, 0, 0]
[197, 279, 0, 0]
[196, 295, 0, 0]
[198, 503, 0, 0]
[194, 279, 0, 0]
[193, 279, 0, 0]
[192, 279, 0, 0]
[198, 327, 0, 0]
[198, 343, 0, 0]
[198, 359, 0, 0]
[186, 23, 0, 0]
[187, 407, 0, 0]
[198, 919, '0', 0, 0]
[198, 935, 0, 0]
[198, 951, 0, 0]
[198, 967, '0', 0, 0]
[198, 983, 0, 0]
[198, 999, 0, 0]
[199, 919, '0', 0, 0]
[199, 935, 0, 0]
[199, 951, 0, 0]
[199, 967, '0', 0, 0]
[199, 983, 0, 0]
[199, 999, 0, 0]
[202, 999, '1.00e-06', 2, 0, 0]
[202, 1015, '2.00e-06', 2, 0, 0]
[175, 407, '5.00e-11', 1, 0, 0]
[199, 136, 0, 0]
[198, 232, 0, 0]
[183, 88, 0, 0]
[195, 632, 0, 0]
[198, 312, '0', 0, 0]
[198, 440, 0, 0]
[182, 280, 0, 0]
[195, 280, 0, 0]
[197, 280, 0, 0]
[196, 296, 0, 0]
[198, 504, 0, 0]
[194, 280, 0, 0]
[193, 280, 0, 0]
[192, 280, 0, 0]
[198, 328, 0, 0]
[198, 344, 0, 0]
[198, 360, 0, 0]
[186, 24, 0, 0]
[187, 408, 0, 0]
[198, 920, '0', 0, 0]
[198, 936, 0, 0]
[198, 952, 0, 0]
[198, 968, '0', 0, 0]
[198, 984, 0, 0]
[198, 1000, 0, 0]
[199, 920, '0', 0, 0]
[199, 936, 0, 0]
[199, 952, 0, 0]
[199, 968, '0', 0, 0]
[199, 984, 0, 0]
[199, 1000, 0, 0]
[202, 1000, '1.00e-06', 2, 0, 0]
[202, 1016, '2.00e-06', 2, 0, 0]
[175, 408, '5.00e-11', 1, 0, 0]
[199, 137, 0, 0]
[198, 233, 0, 0]
[183, 89, 0, 0]
[195, 633, 0, 0]
[198, 313, '0', 0, 0]
[198, 441, 0, 0]
[182, 281, 0, 0]
[195, 281, 0, 0]
[197, 281, 0, 0]
[196, 297, 0, 0]
[198, 505, 0, 0]
[194, 281, 0, 0]
[193, 281, 0, 0]
[192, 281, 0, 0]
[198, 329, 0, 0]
[198, 345, 0, 0]
[198, 361, 0, 0]
[186, 25, 0, 0]
[187, 409, 0, 0]
[198, 921, '0', 0, 0]
[198, 937, 0, 0]
[198, 953, 0, 0]
[198, 969, '0', 0, 0]
[198, 985, 0, 0]
[198, 1001, 0, 0]
[199, 921, '0', 0, 0]
[199, 937, 0, 0]
[199, 953, 0, 0]
[199, 969, '0', 0, 0]
[199, 985, 0, 0]
[199, 1001, 0, 0]
[202, 1001, '1.00e-06', 2, 0, 0]
[202, 1017, '2.00e-06', 2, 0, 0]
[175, 409, '5.00e-11', 1, 0, 0]
[199, 138, 0, 0]
[198, 234, 0, 0]
[183, 90, 0, 0]
[195, 634, 0, 0]
[198, 314, '0', 0, 0]
[198, 442, 0, 0]
[182, 282, 0, 0]
[195, 282, 0, 0]
[197, 282, 0, 0]
[196, 298, 0, 0]
[198, 506, 0, 0]
[194, 282, 0, 0]
[193, 282, 0, 0]
[192, 282, 0, 0]
[198, 330, 0, 0]
[198, 346, 0, 0]
[198, 362, 0, 0]
[186, 26, 0, 0]
[187, 410, 0, 0]
[198, 922, '0', 0, 0]
[198, 938, 0, 0]
[198, 954, 0, 0]
[198, 970, '0', 0, 0]
[198, 986, 0, 0]
[198, 1002, 0, 0]
[199, 922, '0', 0, 0]
[199, 938, 0, 0]
[199, 954, 0, 0]
[199, 970, '0', 0, 0]
[199, 986, 0, 0]
[199, 1002, 0, 0]
[202, 1002, '1.00e-06', 2, 0, 0]
[202, 1018, '2.00e-06', 2, 0, 0]
[175, 410, '5.00e-11', 1, 0, 0]
[220, 192, 0, 0]
[220, 208, 0, 0]
[235, 209, 0, 0]
[229, 625, 0, 0]
[236, 433, '0', 0, 0]
[229, 433, 0, 0]
[216, 305, 0, 0]
[216, 241, 0, 0]
[234, 241, 0, 0]
[232, 945, 0, 0]
[235, 945, 0, 0]
[235, 929, 0, 0]
[237, 17, 0, 0]
[235, 977, 0, 0]
[235, 961, 0, 0]
[219, 257, 0, 0]
[223, 257, 0, 0]
[222, 1, 0, 0]
[221, 417, 0, 0]
[221, 385, 0, 0]
[225, 385, 0, 0]
[220, 17, 0, 0]
[224, 1, 0, 0]
[217, 401, 0, 0]
[217, 369, 0, 0]
[235, 977, 0, 0]
[235, 961, 0, 0]
[230, 289, 0, 0]
[231, 401, 0, 0]
[236, 17, '3e-9', 1, 0, 0]
[236, 929, '2e-6', 2, 0, 0]
[237, 945, '2e-6', 3, 0, 0]
[237, 929, '0.8e-6', 3, 0, 0]
[236, 1009, '2e-6', 2, 0, 0]
[236, 961, '2e-6', 2, 0, 0]
[237, 977, '500e-9', 3, 0, 0]
[237, 961, '500e-9', 3, 0, 0]
[218, 17, '0.4e-9', 1, 0, 0]
[229, 130, 0, 0]
[225, 226, 0, 0]
[229, 610, 0, 0]
[229, 322, '0', 0, 0]
[228, 370, 0, 0]
[233, 370, 0, 0]
[224, 370, 0, 0]
[232, 274, 0, 0]
[227, 370, 0, 0]
[223, 338, 0, 0]
[226, 370, 0, 0]
[223, 354, 0, 0]
[223, 2, 0, 0]
[236, 994, '9e-6', 2, 0, 0]
[232, 962, '0', 0, 0]
[233, 914, '0', 0, 0]
[233, 962, '0', 0, 0]
[225, 370, '5.00e-06', 1, 0, 0]
[233, 131, 0, 0]
[232, 227, 0, 0]
[217, 83, 0, 0]
[229, 627, 0, 0]
[232, 307, '0', 0, 0]
[232, 435, 0, 0]
[216, 275, 0, 0]
[229, 275, 0, 0]
[231, 275, 0, 0]
[230, 291, 0, 0]
[232, 499, 0, 0]
[228, 275, 0, 0]
[227, 275, 0, 0]
[226, 275, 0, 0]
[232, 323, 0, 0]
[232, 339, 0, 0]
[232, 355, 0, 0]
[220, 19, 0, 0]
[221, 403, 0, 0]
[232, 915, '0', 0, 0]
[232, 931, 0, 0]
[232, 947, 0, 0]
[232, 963, '0', 0, 0]
[232, 979, 0, 0]
[232, 995, 0, 0]
[233, 915, '0', 0, 0]
[233, 931, 0, 0]
[233, 947, 0, 0]
[233, 963, '0', 0, 0]
[233, 979, 0, 0]
[233, 995, 0, 0]
[236, 995, '1.00e-06', 2, 0, 0]
[236, 1011, '2.00e-06', 2, 0, 0]
[209, 403, '5.00e-11', 1, 0, 0]
[233, 132, 0, 0]
[232, 228, 0, 0]
[217, 84, 0, 0]
[229, 628, 0, 0]
[232, 308, '0', 0, 0]
[232, 436, 0, 0]
[216, 276, 0, 0]
[229, 276, 0, 0]
[231, 276, 0, 0]
[230, 292, 0, 0]
[232, 500, 0, 0]
[228, 276, 0, 0]
[227, 276, 0, 0]
[226, 276, 0, 0]
[232, 324, 0, 0]
[232, 340, 0, 0]
[232, 356, 0, 0]
[220, 20, 0, 0]
[221, 404, 0, 0]
[232, 916, '0', 0, 0]
[232, 932, 0, 0]
[232, 948, 0, 0]
[232, 964, '0', 0, 0]
[232, 980, 0, 0]
[232, 996, 0, 0]
[233, 916, '0', 0, 0]
[233, 932, 0, 0]
[233, 948, 0, 0]
[233, 964, '0', 0, 0]
[233, 980, 0, 0]
[233, 996, 0, 0]
[236, 996, '1.00e-06', 2, 0, 0]
[236, 1012, '2.00e-06', 2, 0, 0]
[209, 404, '5.00e-11', 1, 0, 0]
[233, 133, 0, 0]
[232, 229, 0, 0]
[217, 85, 0, 0]
[229, 629, 0, 0]
[232, 309, '0', 0, 0]
[232, 437, 0, 0]
[216, 277, 0, 0]
[229, 277, 0, 0]
[231, 277, 0, 0]
[230, 293, 0, 0]
[232, 501, 0, 0]
[228, 277, 0, 0]
[227, 277, 0, 0]
[226, 277, 0, 0]
[232, 325, 0, 0]
[232, 341, 0, 0]
[232, 357, 0, 0]
[220, 21, 0, 0]
[221, 405, 0, 0]
[232, 917, '0', 0, 0]
[232, 933, 0, 0]
[232, 949, 0, 0]
[232, 965, '0', 0, 0]
[232, 981, 0, 0]
[232, 997, 0, 0]
[233, 917, '0', 0, 0]
[233, 933, 0, 0]
[233, 949, 0, 0]
[233, 965, '0', 0, 0]
[233, 981, 0, 0]
[233, 997, 0, 0]
[236, 997, '1.00e-06', 2, 0, 0]
[236, 1013, '2.00e-06', 2, 0, 0]
[209, 405, '5.00e-11', 1, 0, 0]
[233, 134, 0, 0]
[232, 230, 0, 0]
[217, 86, 0, 0]
[229, 630, 0, 0]
[232, 310, '0', 0, 0]
[232, 438, 0, 0]
[216, 278, 0, 0]
[229, 278, 0, 0]
[231, 278, 0, 0]
[230, 294, 0, 0]
[232, 502, 0, 0]
[228, 278, 0, 0]
[227, 278, 0, 0]
[226, 278, 0, 0]
[232, 326, 0, 0]
[232, 342, 0, 0]
[232, 358, 0, 0]
[220, 22, 0, 0]
[221, 406, 0, 0]
[232, 918, '0', 0, 0]
[232, 934, 0, 0]
[232, 950, 0, 0]
[232, 966, '0', 0, 0]
[232, 982, 0, 0]
[232, 998, 0, 0]
[233, 918, '0', 0, 0]
[233, 934, 0, 0]
[233, 950, 0, 0]
[233, 966, '0', 0, 0]
[233, 982, 0, 0]
[233, 998, 0, 0]
[236, 998, '1.00e-06', 2, 0, 0]
[236, 1014, '2.00e-06', 2, 0, 0]
[209, 406, '5.00e-11', 1, 0, 0]
[233, 135, 0, 0]
[232, 231, 0, 0]
[217, 87, 0, 0]
[229, 631, 0, 0]
[232, 311, '0', 0, 0]
[232, 439, 0, 0]
[216, 279, 0, 0]
[229, 279, 0, 0]
[231, 279, 0, 0]
[230, 295, 0, 0]
[232, 503, 0, 0]
[228, 279, 0, 0]
[227, 279, 0, 0]
[226, 279, 0, 0]
[232, 327, 0, 0]
[232, 343, 0, 0]
[232, 359, 0, 0]
[220, 23, 0, 0]
[221, 407, 0, 0]
[232, 919, '0', 0, 0]
[232, 935, 0, 0]
[232, 951, 0, 0]
[232, 967, '0', 0, 0]
[232, 983, 0, 0]
[232, 999, 0, 0]
[233, 919, '0', 0, 0]
[233, 935, 0, 0]
[233, 951, 0, 0]
[233, 967, '0', 0, 0]
[233, 983, 0, 0]
[233, 999, 0, 0]
[236, 999, '1.00e-06', 2, 0, 0]
[236, 1015, '2.00e-06', 2, 0, 0]
[209, 407, '5.00e-11', 1, 0, 0]
[233, 136, 0, 0]
[232, 232, 0, 0]
[217, 88, 0, 0]
[229, 632, 0, 0]
[232, 312, '0', 0, 0]
[232, 440, 0, 0]
[216, 280, 0, 0]
[229, 280, 0, 0]
[231, 280, 0, 0]
[230, 296, 0, 0]
[232, 504, 0, 0]
[228, 280, 0, 0]
[227, 280, 0, 0]
[226, 280, 0, 0]
[232, 328, 0, 0]
[232, 344, 0, 0]
[232, 360, 0, 0]
[220, 24, 0, 0]
[221, 408, 0, 0]
[232, 920, '0', 0, 0]
[232, 936, 0, 0]
[232, 952, 0, 0]
[232, 968, '0', 0, 0]
[232, 984, 0, 0]
[232, 1000, 0, 0]
[233, 920, '0', 0, 0]
[233, 936, 0, 0]
[233, 952, 0, 0]
[233, 968, '0', 0, 0]
[233, 984, 0, 0]
[233, 1000, 0, 0]
[236, 1000, '1.00e-06', 2, 0, 0]
[236, 1016, '2.00e-06', 2, 0, 0]
[209, 408, '5.00e-11', 1, 0, 0]
[233, 137, 0, 0]
[232, 233, 0, 0]
[217, 89, 0, 0]
[229, 633, 0, 0]
[232, 313, '0', 0, 0]
[232, 441, 0, 0]
[216, 281, 0, 0]
[229, 281, 0, 0]
[231, 281, 0, 0]
[230, 297, 0, 0]
[232, 505, 0, 0]
[228, 281, 0, 0]
[227, 281, 0, 0]
[226, 281, 0, 0]
[232, 329, 0, 0]
[232, 345, 0, 0]
[232, 361, 0, 0]
[220, 25, 0, 0]
[221, 409, 0, 0]
[232, 921, '0', 0, 0]
[232, 937, 0, 0]
[232, 953, 0, 0]
[232, 969, '0', 0, 0]
[232, 985, 0, 0]
[232, 1001, 0, 0]
[233, 921, '0', 0, 0]
[233, 937, 0, 0]
[233, 953, 0, 0]
[233, 969, '0', 0, 0]
[233, 985, 0, 0]
[233, 1001, 0, 0]
[236, 1001, '1.00e-06', 2, 0, 0]
[236, 1017, '2.00e-06', 2, 0, 0]
[209, 409, '5.00e-11', 1, 0, 0]
[233, 138, 0, 0]
[232, 234, 0, 0]
[217, 90, 0, 0]
[229, 634, 0, 0]
[232, 314, '0', 0, 0]
[232, 442, 0, 0]
[216, 282, 0, 0]
[229, 282, 0, 0]
[231, 282, 0, 0]
[230, 298, 0, 0]
[232, 506, 0, 0]
[228, 282, 0, 0]
[227, 282, 0, 0]
[226, 282, 0, 0]
[232, 330, 0, 0]
[232, 346, 0, 0]
[232, 362, 0, 0]
[220, 26, 0, 0]
[221, 410, 0, 0]
[232, 922, '0', 0, 0]
[232, 938, 0, 0]
[232, 954, 0, 0]
[232, 970, '0', 0, 0]
[232, 986, 0, 0]
[232, 1002, 0, 0]
[233, 922, '0', 0, 0]
[233, 938, 0, 0]
[233, 954, 0, 0]
[233, 970, '0', 0, 0]
[233, 986, 0, 0]
[233, 1002, 0, 0]
[236, 1002, '1.00e-06', 2, 0, 0]
[236, 1018, '2.00e-06', 2, 0, 0]
[209, 410, '5.00e-11', 1, 0, 0]
[250, 208, 0, 0]
[281, 80, 0, 0]
[288, 208, 0, 0]
[279, 208, '0.000002', 2, 0, 0]
[284, 144, 0, 0]
[284, 160, 0, 0]
[327, 226, 0, 0]
[336, 642, 1, 0, 0, 0]
[336, 658, 1, 0, 0, 0]
[336, 674, 1, 0, 0, 0]
[336, 690, 1, 0, 0, 0]
[336, 706, 1, 0, 0, 0]
[336, 722, 1, 0, 0, 0]
[336, 738, 1, 0, 0, 0]
[336, 754, 1, 0, 0, 0]
[336, 770, 1, 0, 0, 0]
[336, 786, 1, 0, 0, 0]
[336, 802, 1, 0, 0, 0]
[336, 818, 1, 0, 0, 0]
[336, 834, 1, 0, 0, 0]
[336, 850, 1, 0, 0, 0]
[336, 866, 1, 0, 0, 0]
[336, 882, 1, 0, 0, 0]
[327, 530, 0, 0]
[327, 546, 0, 0]
[327, 228, 0, 0]
[336, 644, 1, 0, 0, 0]
[336, 660, 1, 0, 0, 0]
[336, 676, 1, 0, 0, 0]
[336, 692, 1, 0, 0, 0]
[336, 708, 1, 0, 0, 0]
[336, 724, 1, 0, 0, 0]
[336, 740, 1, 0, 0, 0]
[336, 756, 1, 0, 0, 0]
[336, 772, 1, 0, 0, 0]
[336, 788, 1, 0, 0, 0]
[336, 804, 1, 0, 0, 0]
[336, 820, 1, 0, 0, 0]
[336, 836, 1, 0, 0, 0]
[336, 852, 1, 0, 0, 0]
[336, 868, 1, 0, 0, 0]
[336, 884, 1, 0, 0, 0]
[327, 532, 0, 0]
[327, 548, 0, 0]
[339, 165, '0', 0, 0]
[338, 181, 0, 0]
[337, 197, 0, 0]
[336, 213, 0, 0]
[326, 373, 0, 0]
[324, 389, 0, 0]
[322, 405, 0, 0]
[320, 421, 0, 0]
[335, 709, 1, 0, 0, 0]
[334, 725, 1, 0, 0, 0]
[333, 741, 1, 0, 0, 0]
[332, 757, 1, 0, 0, 0]
[339, 37, '1.00e-04', 1, 0, 0]
[339, 53, '1.00e-09', 1, 0, 0]
[339, 69, '1.00e-04', 1, 0, 0]
[339, 85, '1.00e-09', 1, 0, 0]
[339, 101, '1.00e-04', 1, 0, 0]
[339, 117, '1.00e-09', 1, 0, 0]
[339, 133, '1.00e-04', 1, 0, 0]
[339, 149, '1.00e-09', 1, 0, 0]
[338, 37, '1.00e-04', 1, 0, 0]
[338, 53, '1.00e-09', 1, 0, 0]
[338, 69, '1.00e-04', 1, 0, 0]
[338, 85, '1.00e-09', 1, 0, 0]
[338, 101, '1.00e-04', 1, 0, 0]
[338, 117, '1.00e-09', 1, 0, 0]
[338, 133, '1.00e-04', 1, 0, 0]
[338, 149, '1.00e-09', 1, 0, 0]
[337, 37, '1.00e-04', 1, 0, 0]
[337, 53, '1.00e-09', 1, 0, 0]
[337, 69, '1.00e-04', 1, 0, 0]
[337, 85, '1.00e-09', 1, 0, 0]
[337, 101, '1.00e-04', 1, 0, 0]
[337, 117, '1.00e-09', 1, 0, 0]
[337, 133, '1.00e-04', 1, 0, 0]
[337, 149, '1.00e-09', 1, 0, 0]
[336, 37, '1.00e-04', 1, 0, 0]
[336, 53, '1.00e-09', 1, 0, 0]
[336, 69, '1.00e-04', 1, 0, 0]
[336, 85, '1.00e-09', 1, 0, 0]
[336, 101, '1.00e-04', 1, 0, 0]
[336, 117, '1.00e-09', 1, 0, 0]
[336, 133, '1.00e-04', 1, 0, 0]
[336, 149, '1.00e-09', 1, 0, 0]
[326, 37, '1.00e-04', 1, 0, 0]
[326, 53, '1.00e-09', 1, 0, 0]
[326, 69, '1.00e-04', 1, 0, 0]
[326, 85, '1.00e-09', 1, 0, 0]
[326, 101, '1.00e-04', 1, 0, 0]
[326, 117, '1.00e-09', 1, 0, 0]
[326, 133, '1.00e-04', 1, 0, 0]
[326, 149, '1.00e-09', 1, 0, 0]
[324, 37, '1.00e-04', 1, 0, 0]
[324, 53, '1.00e-09', 1, 0, 0]
[324, 69, '1.00e-04', 1, 0, 0]
[324, 85, '1.00e-09', 1, 0, 0]
[324, 101, '1.00e-04', 1, 0, 0]
[324, 117, '1.00e-09', 1, 0, 0]
[324, 133, '1.00e-04', 1, 0, 0]
[324, 149, '1.00e-09', 1, 0, 0]
[322, 37, '1.00e-04', 1, 0, 0]
[322, 53, '1.00e-09', 1, 0, 0]
[322, 69, '1.00e-04', 1, 0, 0]
[322, 85, '1.00e-09', 1, 0, 0]
[322, 101, '1.00e-04', 1, 0, 0]
[322, 117, '1.00e-09', 1, 0, 0]
[322, 133, '1.00e-04', 1, 0, 0]
[322, 149, '1.00e-09', 1, 0, 0]
[320, 37, '1.00e-04', 1, 0, 0]
[320, 53, '1.00e-09', 1, 0, 0]
[320, 69, '1.00e-04', 1, 0, 0]
[320, 85, '1.00e-09', 1, 0, 0]
[320, 101, '1.00e-04', 1, 0, 0]
[320, 117, '1.00e-09', 1, 0, 0]
[320, 133, '1.00e-04', 1, 0, 0]
[320, 149, '1.00e-09', 1, 0, 0]
[339, 167, '0', 0, 0]
[338, 183, 0, 0]
[337, 199, 0, 0]
[336, 215, 0, 0]
[326, 375, 0, 0]
[324, 391, 0, 0]
[322, 407, 0, 0]
[320, 423, 0, 0]
[335, 711, 1, 0, 0, 0]
[334, 727, 1, 0, 0, 0]
[333, 743, 1, 0, 0, 0]
[332, 759, 1, 0, 0, 0]
[339, 39, '1.00e-04', 1, 0, 0]
[339, 55, '1.00e-09', 1, 0, 0]
[339, 71, '1.00e-04', 1, 0, 0]
[339, 87, '1.00e-09', 1, 0, 0]
[339, 103, '1.00e-04', 1, 0, 0]
[339, 119, '1.00e-09', 1, 0, 0]
[339, 135, '1.00e-04', 1, 0, 0]
[339, 151, '1.00e-09', 1, 0, 0]
[338, 39, '1.00e-04', 1, 0, 0]
[338, 55, '1.00e-09', 1, 0, 0]
[338, 71, '1.00e-04', 1, 0, 0]
[338, 87, '1.00e-09', 1, 0, 0]
[338, 103, '1.00e-04', 1, 0, 0]
[338, 119, '1.00e-09', 1, 0, 0]
[338, 135, '1.00e-04', 1, 0, 0]
[338, 151, '1.00e-09', 1, 0, 0]
[337, 39, '1.00e-04', 1, 0, 0]
[337, 55, '1.00e-09', 1, 0, 0]
[337, 71, '1.00e-04', 1, 0, 0]
[337, 87, '1.00e-09', 1, 0, 0]
[337, 103, '1.00e-04', 1, 0, 0]
[337, 119, '1.00e-09', 1, 0, 0]
[337, 135, '1.00e-04', 1, 0, 0]
[337, 151, '1.00e-09', 1, 0, 0]
[336, 39, '1.00e-04', 1, 0, 0]
[336, 55, '1.00e-09', 1, 0, 0]
[336, 71, '1.00e-04', 1, 0, 0]
[336, 87, '1.00e-09', 1, 0, 0]
[336, 103, '1.00e-04', 1, 0, 0]
[336, 119, '1.00e-09', 1, 0, 0]
[336, 135, '1.00e-04', 1, 0, 0]
[336, 151, '1.00e-09', 1, 0, 0]
[326, 39, '1.00e-04', 1, 0, 0]
[326, 55, '1.00e-09', 1, 0, 0]
[326, 71, '1.00e-04', 1, 0, 0]
[326, 87, '1.00e-09', 1, 0, 0]
[326, 103, '1.00e-04', 1, 0, 0]
[326, 119, '1.00e-09', 1, 0, 0]
[326, 135, '1.00e-04', 1, 0, 0]
[326, 151, '1.00e-09', 1, 0, 0]
[324, 39, '1.00e-04', 1, 0, 0]
[324, 55, '1.00e-09', 1, 0, 0]
[324, 71, '1.00e-04', 1, 0, 0]
[324, 87, '1.00e-09', 1, 0, 0]
[324, 103, '1.00e-04', 1, 0, 0]
[324, 119, '1.00e-09', 1, 0, 0]
[324, 135, '1.00e-04', 1, 0, 0]
[324, 151, '1.00e-09', 1, 0, 0]
[322, 39, '1.00e-04', 1, 0, 0]
[322, 55, '1.00e-09', 1, 0, 0]
[322, 71, '1.00e-04', 1, 0, 0]
[322, 87, '1.00e-09', 1, 0, 0]
[322, 103, '1.00e-04', 1, 0, 0]
[322, 119, '1.00e-09', 1, 0, 0]
[322, 135, '1.00e-04', 1, 0, 0]
[322, 151, '1.00e-09', 1, 0, 0]
[320, 39, '1.00e-04', 1, 0, 0]
[320, 55, '1.00e-09', 1, 0, 0]
[320, 71, '1.00e-04', 1, 0, 0]
[320, 87, '1.00e-09', 1, 0, 0]
[320, 103, '1.00e-04', 1, 0, 0]
[320, 119, '1.00e-09', 1, 0, 0]
[320, 135, '1.00e-04', 1, 0, 0]
[320, 151, '1.00e-09', 1, 0, 0]
[353, 80, 0, 0]
[360, 208, 0, 0]
[351, 208, '0.000002', 2, 0, 0]
[365, 868, 1, 0, 0, 0]
[370, 644, 1, 0, 0, 0]
[370, 660, 1, 0, 0, 0]
[370, 676, 1, 0, 0, 0]
[370, 692, 1, 0, 0, 0]
[370, 708, 1, 0, 0, 0]
[370, 724, 1, 0, 0, 0]
[370, 740, 1, 0, 0, 0]
[370, 756, 1, 0, 0, 0]
[370, 772, 1, 0, 0, 0]
[370, 788, 1, 0, 0, 0]
[370, 804, 1, 0, 0, 0]
[370, 820, 1, 0, 0, 0]
[370, 836, 1, 0, 0, 0]
[370, 852, 1, 0, 0, 0]
[370, 868, 1, 0, 0, 0]
[370, 884, 1, 0, 0, 0]
[365, 884, 1, 0, 0, 0]
[373, 165, '0', 0, 0]
[372, 181, 0, 0]
[371, 197, 0, 0]
[370, 213, 0, 0]
[360, 373, 0, 0]
[358, 389, 0, 0]
[356, 405, 0, 0]
[354, 421, 0, 0]
[369, 709, 1, 0, 0, 0]
[368, 725, 1, 0, 0, 0]
[367, 741, 1, 0, 0, 0]
[366, 757, 1, 0, 0, 0]
[373, 37, '1.00e-04', 1, 0, 0]
[373, 53, '1.00e-09', 1, 0, 0]
[373, 69, '1.00e-04', 1, 0, 0]
[373, 85, '1.00e-09', 1, 0, 0]
[373, 101, '1.00e-04', 1, 0, 0]
[373, 117, '1.00e-09', 1, 0, 0]
[373, 133, '1.00e-04', 1, 0, 0]
[373, 149, '1.00e-09', 1, 0, 0]
[372, 37, '1.00e-04', 1, 0, 0]
[372, 53, '1.00e-09', 1, 0, 0]
[372, 69, '1.00e-04', 1, 0, 0]
[372, 85, '1.00e-09', 1, 0, 0]
[372, 101, '1.00e-04', 1, 0, 0]
[372, 117, '1.00e-09', 1, 0, 0]
[372, 133, '1.00e-04', 1, 0, 0]
[372, 149, '1.00e-09', 1, 0, 0]
[371, 37, '1.00e-04', 1, 0, 0]
[371, 53, '1.00e-09', 1, 0, 0]
[371, 69, '1.00e-04', 1, 0, 0]
[371, 85, '1.00e-09', 1, 0, 0]
[371, 101, '1.00e-04', 1, 0, 0]
[371, 117, '1.00e-09', 1, 0, 0]
[371, 133, '1.00e-04', 1, 0, 0]
[371, 149, '1.00e-09', 1, 0, 0]
[370, 37, '1.00e-04', 1, 0, 0]
[370, 53, '1.00e-09', 1, 0, 0]
[370, 69, '1.00e-04', 1, 0, 0]
[370, 85, '1.00e-09', 1, 0, 0]
[370, 101, '1.00e-04', 1, 0, 0]
[370, 117, '1.00e-09', 1, 0, 0]
[370, 133, '1.00e-04', 1, 0, 0]
[370, 149, '1.00e-09', 1, 0, 0]
[360, 37, '1.00e-04', 1, 0, 0]
[360, 53, '1.00e-09', 1, 0, 0]
[360, 69, '1.00e-04', 1, 0, 0]
[360, 85, '1.00e-09', 1, 0, 0]
[360, 101, '1.00e-04', 1, 0, 0]
[360, 117, '1.00e-09', 1, 0, 0]
[360, 133, '1.00e-04', 1, 0, 0]
[360, 149, '1.00e-09', 1, 0, 0]
[358, 37, '1.00e-04', 1, 0, 0]
[358, 53, '1.00e-09', 1, 0, 0]
[358, 69, '1.00e-04', 1, 0, 0]
[358, 85, '1.00e-09', 1, 0, 0]
[358, 101, '1.00e-04', 1, 0, 0]
[358, 117, '1.00e-09', 1, 0, 0]
[358, 133, '1.00e-04', 1, 0, 0]
[358, 149, '1.00e-09', 1, 0, 0]
[356, 37, '1.00e-04', 1, 0, 0]
[356, 53, '1.00e-09', 1, 0, 0]
[356, 69, '1.00e-04', 1, 0, 0]
[356, 85, '1.00e-09', 1, 0, 0]
[356, 101, '1.00e-04', 1, 0, 0]
[356, 117, '1.00e-09', 1, 0, 0]
[356, 133, '1.00e-04', 1, 0, 0]
[356, 149, '1.00e-09', 1, 0, 0]
[354, 37, '1.00e-04', 1, 0, 0]
[354, 53, '1.00e-09', 1, 0, 0]
[354, 69, '1.00e-04', 1, 0, 0]
[354, 85, '1.00e-09', 1, 0, 0]
[354, 101, '1.00e-04', 1, 0, 0]
[354, 117, '1.00e-09', 1, 0, 0]
[354, 133, '1.00e-04', 1, 0, 0]
[354, 149, '1.00e-09', 1, 0, 0]
[353, 230, 0, 0]
[365, 774, 1, 0, 0, 0]
[370, 646, 1, 0, 0, 0]
[370, 662, 1, 0, 0, 0]
[370, 678, 1, 0, 0, 0]
[370, 694, 1, 0, 0, 0]
[370, 710, 1, 0, 0, 0]
[370, 726, 1, 0, 0, 0]
[370, 742, 1, 0, 0, 0]
[370, 758, 1, 0, 0, 0]
[370, 774, 1, 0, 0, 0]
[370, 790, 1, 0, 0, 0]
[370, 806, 1, 0, 0, 0]
[370, 822, 1, 0, 0, 0]
[370, 838, 1, 0, 0, 0]
[370, 854, 1, 0, 0, 0]
[370, 870, 1, 0, 0, 0]
[370, 886, 1, 0, 0, 0]
[352, 534, 0, 0]
[352, 550, 0, 0]
[369, 534, 0, 0]
[369, 550, 0, 0]
[368, 278, 0, 0]
[350, 438, 0, 0]
[368, 454, 0, 0]
[356, 22, 0, 0]
[351, 406, 0, 0]
[360, 6, 0, 0]
[351, 374, 0, 0]
[353, 390, 0, 0]
[361, 390, 0, 0]
[357, 390, 0, 0]
[372, 998, '2e-6', 2, 0, 0]
[373, 167, '0', 0, 0]
[372, 183, 0, 0]
[371, 199, 0, 0]
[370, 215, 0, 0]
[360, 375, 0, 0]
[358, 391, 0, 0]
[356, 407, 0, 0]
[354, 423, 0, 0]
[369, 711, 1, 0, 0, 0]
[368, 727, 1, 0, 0, 0]
[367, 743, 1, 0, 0, 0]
[366, 759, 1, 0, 0, 0]
[373, 39, '1.00e-04', 1, 0, 0]
[373, 55, '1.00e-09', 1, 0, 0]
[373, 71, '1.00e-04', 1, 0, 0]
[373, 87, '1.00e-09', 1, 0, 0]
[373, 103, '1.00e-04', 1, 0, 0]
[373, 119, '1.00e-09', 1, 0, 0]
[373, 135, '1.00e-04', 1, 0, 0]
[373, 151, '1.00e-09', 1, 0, 0]
[372, 39, '1.00e-04', 1, 0, 0]
[372, 55, '1.00e-09', 1, 0, 0]
[372, 71, '1.00e-04', 1, 0, 0]
[372, 87, '1.00e-09', 1, 0, 0]
[372, 103, '1.00e-04', 1, 0, 0]
[372, 119, '1.00e-09', 1, 0, 0]
[372, 135, '1.00e-04', 1, 0, 0]
[372, 151, '1.00e-09', 1, 0, 0]
[371, 39, '1.00e-04', 1, 0, 0]
[371, 55, '1.00e-09', 1, 0, 0]
[371, 71, '1.00e-04', 1, 0, 0]
[371, 87, '1.00e-09', 1, 0, 0]
[371, 103, '1.00e-04', 1, 0, 0]
[371, 119, '1.00e-09', 1, 0, 0]
[371, 135, '1.00e-04', 1, 0, 0]
[371, 151, '1.00e-09', 1, 0, 0]
[370, 39, '1.00e-04', 1, 0, 0]
[370, 55, '1.00e-09', 1, 0, 0]
[370, 71, '1.00e-04', 1, 0, 0]
[370, 87, '1.00e-09', 1, 0, 0]
[370, 103, '1.00e-04', 1, 0, 0]
[370, 119, '1.00e-09', 1, 0, 0]
[370, 135, '1.00e-04', 1, 0, 0]
[370, 151, '1.00e-09', 1, 0, 0]
[360, 39, '1.00e-04', 1, 0, 0]
[360, 55, '1.00e-09', 1, 0, 0]
[360, 71, '1.00e-04', 1, 0, 0]
[360, 87, '1.00e-09', 1, 0, 0]
[360, 103, '1.00e-04', 1, 0, 0]
[360, 119, '1.00e-09', 1, 0, 0]
[360, 135, '1.00e-04', 1, 0, 0]
[360, 151, '1.00e-09', 1, 0, 0]
[358, 39, '1.00e-04', 1, 0, 0]
[358, 55, '1.00e-09', 1, 0, 0]
[358, 71, '1.00e-04', 1, 0, 0]
[358, 87, '1.00e-09', 1, 0, 0]
[358, 103, '1.00e-04', 1, 0, 0]
[358, 119, '1.00e-09', 1, 0, 0]
[358, 135, '1.00e-04', 1, 0, 0]
[358, 151, '1.00e-09', 1, 0, 0]
[356, 39, '1.00e-04', 1, 0, 0]
[356, 55, '1.00e-09', 1, 0, 0]
[356, 71, '1.00e-04', 1, 0, 0]
[356, 87, '1.00e-09', 1, 0, 0]
[356, 103, '1.00e-04', 1, 0, 0]
[356, 119, '1.00e-09', 1, 0, 0]
[356, 135, '1.00e-04', 1, 0, 0]
[356, 151, '1.00e-09', 1, 0, 0]
[354, 39, '1.00e-04', 1, 0, 0]
[354, 55, '1.00e-09', 1, 0, 0]
[354, 71, '1.00e-04', 1, 0, 0]
[354, 87, '1.00e-09', 1, 0, 0]
[354, 103, '1.00e-04', 1, 0, 0]
[354, 119, '1.00e-09', 1, 0, 0]
[354, 135, '1.00e-04', 1, 0, 0]
[354, 151, '1.00e-09', 1, 0, 0]
[420, 144, 0, 0]
[420, 160, 0, 0]
[420, 176, 0, 0]
[420, 192, 0, 0]
[420, 208, 0, 0]
[458, 128, 0, 0]
[458, 144, 0, 0]
[458, 160, 0, 0]
[458, 176, 0, 0]
[483, 465, 0, 0]
[484, 465, 0, 0]
