<?xml version="1.0" encoding="UTF-8"?>
<efxpt:design_db name="testing_PLLs" device_def="T120F576" version="2025.1.110.2.15" db_version="20251999" last_change_date="Fri Jul 25 18:33:24 2025" xmlns:efxpt="http://www.efinixinc.com/peri_design_db" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/peri_design_db peri_design_db.xsd ">
    <efxpt:device_info>
        <efxpt:iobank_info>
            <efxpt:iobank name="1A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1B_1C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1D_1E_1F_1G" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2B" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2D" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2F" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3A" iostd="1.2 V"/>
            <efxpt:iobank name="3B" iostd="1.2 V"/>
            <efxpt:iobank name="3C" iostd="1.2 V"/>
            <efxpt:iobank name="3D_TR_BR" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4B" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4D" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4F" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="BL" iostd="1.2 V"/>
            <efxpt:iobank name="TL" iostd="1.2 V"/>
        </efxpt:iobank_info>
        <efxpt:ctrl_info>
            <efxpt:ctrl name="cfg" ctrl_def="CONFIG_CTRL0" clock_name="" is_clk_invert="false" cbsel_bus_name="cfg_CBSEL" config_ctrl_name="cfg_CONFIG" ena_capture_name="cfg_ENA" error_status_name="cfg_ERROR" um_signal_status_name="cfg_USR_STATUS" is_remote_update_enable="false" is_user_mode_enable="false"/>
        </efxpt:ctrl_info>
    </efxpt:device_info>
    <efxpt:gpio_info device_def="T120F576">
        <efxpt:gpio name="clk0" gpio_def="GPIOR_186" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="clk_0_" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="clk1" gpio_def="GPIOR_187" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="clk_1_" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="clk__" gpio_def="GPIOR_188" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="clk_" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:global_unused_config state="input with weak pullup"/>
    </efxpt:gpio_info>
    <efxpt:pll_info>
        <efxpt:pll name="pll_inst1" pll_def="PLL_BR0" ref_clock_name="" ref_clock_freq="10.0000" multiplier="80" pre_divider="1" post_divider="1" reset_name="" locked_name="" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="clk_0" number="0" out_divider="8" adv_out_phase_shift="0" conn_type="gclk"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
        </efxpt:pll>
        <efxpt:pll name="pll_inst2" pll_def="PLL_BR1" ref_clock_name="" ref_clock_freq="10.0000" multiplier="160" pre_divider="1" post_divider="2" reset_name="" locked_name="" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="clk_1" number="0" out_divider="16" adv_out_phase_shift="0" conn_type="gclk"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
        </efxpt:pll>
        <efxpt:pll name="pll_inst3" pll_def="PLL_BR2" ref_clock_name="" ref_clock_freq="10.0000" multiplier="160" pre_divider="1" post_divider="2" reset_name="" locked_name="" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="clk" number="0" out_divider="20" adv_out_phase_shift="0" conn_type="gclk"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
        </efxpt:pll>
    </efxpt:pll_info>
    <efxpt:lvds_info/>
    <efxpt:mipi_info/>
    <efxpt:jtag_info>
        <efxpt:jtag name="bscan" jtag_def="JTAG_USER1">
            <efxpt:gen_pin>
                <efxpt:pin name="bscan_CAPTURE" type_name="CAPTURE" is_bus="false"/>
                <efxpt:pin name="bscan_DRCK" type_name="DRCK" is_bus="false"/>
                <efxpt:pin name="bscan_RESET" type_name="RESET" is_bus="false"/>
                <efxpt:pin name="bscan_RUNTEST" type_name="RUNTEST" is_bus="false"/>
                <efxpt:pin name="bscan_SEL" type_name="SEL" is_bus="false"/>
                <efxpt:pin name="bscan_SHIFT" type_name="SHIFT" is_bus="false"/>
                <efxpt:pin name="bscan_TCK" type_name="TCK" is_bus="false"/>
                <efxpt:pin name="bscan_TDI" type_name="TDI" is_bus="false"/>
                <efxpt:pin name="bscan_TMS" type_name="TMS" is_bus="false"/>
                <efxpt:pin name="bscan_UPDATE" type_name="UPDATE" is_bus="false"/>
                <efxpt:pin name="bscan_TDO" type_name="TDO" is_bus="false"/>
            </efxpt:gen_pin>
        </efxpt:jtag>
    </efxpt:jtag_info>
    <efxpt:ddr_info/>
</efxpt:design_db>
