// Seed: 3270427323
module module_0 (
    output tri0 id_0,
    output wire id_1,
    input uwire id_2
    , id_17,
    output supply0 id_3,
    output tri1 id_4,
    input tri id_5,
    output supply0 id_6,
    input tri id_7,
    output uwire id_8,
    output uwire id_9,
    output supply1 id_10,
    output tri1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    output uwire id_14,
    output wor id_15
);
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    inout supply0 id_2,
    input supply0 id_3,
    input supply0 id_4
);
  wire id_6;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_3, id_2, id_4, id_2, id_2, id_2, id_2, id_1, id_3, id_2, id_2
  );
endmodule
