-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reverseEndian64 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    stream_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    stream_in_TVALID : IN STD_LOGIC;
    stream_in_TREADY : OUT STD_LOGIC;
    stream_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    stream_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    stream_out_TVALID : OUT STD_LOGIC;
    stream_out_TREADY : IN STD_LOGIC;
    stream_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of reverseEndian64 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "reverseEndian64,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku115-flva1517-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=0.000000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=320,HLS_SYN_LUT=261}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal stream_in_V_data_V_0_data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_in_V_data_V_0_vld_in : STD_LOGIC;
    signal stream_in_V_data_V_0_vld_out : STD_LOGIC;
    signal stream_in_V_data_V_0_ack_in : STD_LOGIC;
    signal stream_in_V_data_V_0_ack_out : STD_LOGIC;
    signal stream_in_V_data_V_0_payload_A : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_in_V_data_V_0_payload_B : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_in_V_data_V_0_sel_rd : STD_LOGIC := '0';
    signal stream_in_V_data_V_0_sel_wr : STD_LOGIC := '0';
    signal stream_in_V_data_V_0_sel : STD_LOGIC;
    signal stream_in_V_data_V_0_load_A : STD_LOGIC;
    signal stream_in_V_data_V_0_load_B : STD_LOGIC;
    signal stream_in_V_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_V_data_V_0_state_cmp_full : STD_LOGIC;
    signal stream_in_V_last_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_V_last_V_0_vld_in : STD_LOGIC;
    signal stream_in_V_last_V_0_vld_out : STD_LOGIC;
    signal stream_in_V_last_V_0_ack_in : STD_LOGIC;
    signal stream_in_V_last_V_0_ack_out : STD_LOGIC;
    signal stream_in_V_last_V_0_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_V_last_V_0_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_V_last_V_0_sel_rd : STD_LOGIC := '0';
    signal stream_in_V_last_V_0_sel_wr : STD_LOGIC := '0';
    signal stream_in_V_last_V_0_sel : STD_LOGIC;
    signal stream_in_V_last_V_0_load_A : STD_LOGIC;
    signal stream_in_V_last_V_0_load_B : STD_LOGIC;
    signal stream_in_V_last_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_V_last_V_0_state_cmp_full : STD_LOGIC;
    signal stream_in_V_tkeep_V_0_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_in_V_tkeep_V_0_vld_in : STD_LOGIC;
    signal stream_in_V_tkeep_V_0_vld_out : STD_LOGIC;
    signal stream_in_V_tkeep_V_0_ack_in : STD_LOGIC;
    signal stream_in_V_tkeep_V_0_ack_out : STD_LOGIC;
    signal stream_in_V_tkeep_V_0_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_in_V_tkeep_V_0_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_in_V_tkeep_V_0_sel_rd : STD_LOGIC := '0';
    signal stream_in_V_tkeep_V_0_sel_wr : STD_LOGIC := '0';
    signal stream_in_V_tkeep_V_0_sel : STD_LOGIC;
    signal stream_in_V_tkeep_V_0_load_A : STD_LOGIC;
    signal stream_in_V_tkeep_V_0_load_B : STD_LOGIC;
    signal stream_in_V_tkeep_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_V_tkeep_V_0_state_cmp_full : STD_LOGIC;
    signal stream_out_V_data_V_1_data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_out_V_data_V_1_vld_in : STD_LOGIC;
    signal stream_out_V_data_V_1_vld_out : STD_LOGIC;
    signal stream_out_V_data_V_1_ack_in : STD_LOGIC;
    signal stream_out_V_data_V_1_ack_out : STD_LOGIC;
    signal stream_out_V_data_V_1_payload_A : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_out_V_data_V_1_payload_B : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_out_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_V_data_V_1_sel : STD_LOGIC;
    signal stream_out_V_data_V_1_load_A : STD_LOGIC;
    signal stream_out_V_data_V_1_load_B : STD_LOGIC;
    signal stream_out_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_V_last_V_1_vld_in : STD_LOGIC;
    signal stream_out_V_last_V_1_vld_out : STD_LOGIC;
    signal stream_out_V_last_V_1_ack_in : STD_LOGIC;
    signal stream_out_V_last_V_1_ack_out : STD_LOGIC;
    signal stream_out_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_V_last_V_1_sel : STD_LOGIC;
    signal stream_out_V_last_V_1_load_A : STD_LOGIC;
    signal stream_out_V_last_V_1_load_B : STD_LOGIC;
    signal stream_out_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_V_tkeep_V_1_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_V_tkeep_V_1_vld_in : STD_LOGIC;
    signal stream_out_V_tkeep_V_1_vld_out : STD_LOGIC;
    signal stream_out_V_tkeep_V_1_ack_in : STD_LOGIC;
    signal stream_out_V_tkeep_V_1_ack_out : STD_LOGIC;
    signal stream_out_V_tkeep_V_1_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_V_tkeep_V_1_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal stream_out_V_tkeep_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_V_tkeep_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_V_tkeep_V_1_sel : STD_LOGIC;
    signal stream_out_V_tkeep_V_1_load_A : STD_LOGIC;
    signal stream_out_V_tkeep_V_1_load_B : STD_LOGIC;
    signal stream_out_V_tkeep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_V_tkeep_V_1_state_cmp_full : STD_LOGIC;
    signal stream_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal stream_out_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal x_V_fu_179_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_105_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_119_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_149_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_129_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_159_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_139_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_169_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_109_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    stream_in_V_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_V_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((stream_in_V_data_V_0_ack_out = ap_const_logic_1) and (stream_in_V_data_V_0_vld_out = ap_const_logic_1))) then 
                                        stream_in_V_data_V_0_sel_rd <= not(stream_in_V_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_in_V_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_V_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((stream_in_V_data_V_0_ack_in = ap_const_logic_1) and (stream_in_V_data_V_0_vld_in = ap_const_logic_1))) then 
                                        stream_in_V_data_V_0_sel_wr <= not(stream_in_V_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_in_V_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_V_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_V_data_V_0_vld_in = ap_const_logic_0) and (stream_in_V_data_V_0_state = ap_const_lv2_2)) or ((stream_in_V_data_V_0_vld_in = ap_const_logic_0) and (stream_in_V_data_V_0_state = ap_const_lv2_3) and (stream_in_V_data_V_0_ack_out = ap_const_logic_1)))) then 
                    stream_in_V_data_V_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_V_data_V_0_ack_out = ap_const_logic_0) and (stream_in_V_data_V_0_state = ap_const_lv2_1)) or ((stream_in_V_data_V_0_ack_out = ap_const_logic_0) and (stream_in_V_data_V_0_state = ap_const_lv2_3) and (stream_in_V_data_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_V_data_V_0_state <= ap_const_lv2_1;
                elsif (((not(((stream_in_V_data_V_0_vld_in = ap_const_logic_0) and (stream_in_V_data_V_0_ack_out = ap_const_logic_1))) and not(((stream_in_V_data_V_0_ack_out = ap_const_logic_0) and (stream_in_V_data_V_0_vld_in = ap_const_logic_1))) and (stream_in_V_data_V_0_state = ap_const_lv2_3)) or ((stream_in_V_data_V_0_state = ap_const_lv2_1) and (stream_in_V_data_V_0_ack_out = ap_const_logic_1)) or ((stream_in_V_data_V_0_state = ap_const_lv2_2) and (stream_in_V_data_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_V_data_V_0_state <= ap_const_lv2_3;
                else 
                    stream_in_V_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_in_V_last_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_V_last_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((stream_in_V_last_V_0_ack_out = ap_const_logic_1) and (stream_in_V_last_V_0_vld_out = ap_const_logic_1))) then 
                                        stream_in_V_last_V_0_sel_rd <= not(stream_in_V_last_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_in_V_last_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_V_last_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((stream_in_V_last_V_0_ack_in = ap_const_logic_1) and (stream_in_V_last_V_0_vld_in = ap_const_logic_1))) then 
                                        stream_in_V_last_V_0_sel_wr <= not(stream_in_V_last_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_in_V_last_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_V_last_V_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_V_last_V_0_state = ap_const_lv2_2) and (stream_in_V_last_V_0_vld_in = ap_const_logic_0)) or ((stream_in_V_last_V_0_state = ap_const_lv2_3) and (stream_in_V_last_V_0_vld_in = ap_const_logic_0) and (stream_in_V_last_V_0_ack_out = ap_const_logic_1)))) then 
                    stream_in_V_last_V_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_V_last_V_0_state = ap_const_lv2_3) and (stream_in_V_last_V_0_ack_out = ap_const_logic_0) and (stream_in_V_last_V_0_vld_in = ap_const_logic_1)) or ((stream_in_V_last_V_0_state = ap_const_lv2_1) and (stream_in_V_last_V_0_ack_out = ap_const_logic_0)))) then 
                    stream_in_V_last_V_0_state <= ap_const_lv2_1;
                elsif ((((stream_in_V_last_V_0_state = ap_const_lv2_2) and (stream_in_V_last_V_0_vld_in = ap_const_logic_1)) or (not(((stream_in_V_last_V_0_vld_in = ap_const_logic_0) and (stream_in_V_last_V_0_ack_out = ap_const_logic_1))) and not(((stream_in_V_last_V_0_ack_out = ap_const_logic_0) and (stream_in_V_last_V_0_vld_in = ap_const_logic_1))) and (stream_in_V_last_V_0_state = ap_const_lv2_3)) or ((stream_in_V_last_V_0_state = ap_const_lv2_1) and (stream_in_V_last_V_0_ack_out = ap_const_logic_1)))) then 
                    stream_in_V_last_V_0_state <= ap_const_lv2_3;
                else 
                    stream_in_V_last_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_in_V_tkeep_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_V_tkeep_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((stream_in_V_tkeep_V_0_ack_out = ap_const_logic_1) and (stream_in_V_tkeep_V_0_vld_out = ap_const_logic_1))) then 
                                        stream_in_V_tkeep_V_0_sel_rd <= not(stream_in_V_tkeep_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_in_V_tkeep_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_V_tkeep_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((stream_in_V_tkeep_V_0_ack_in = ap_const_logic_1) and (stream_in_V_tkeep_V_0_vld_in = ap_const_logic_1))) then 
                                        stream_in_V_tkeep_V_0_sel_wr <= not(stream_in_V_tkeep_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_in_V_tkeep_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_V_tkeep_V_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_V_tkeep_V_0_state = ap_const_lv2_2) and (stream_in_V_tkeep_V_0_vld_in = ap_const_logic_0)) or ((stream_in_V_tkeep_V_0_state = ap_const_lv2_3) and (stream_in_V_tkeep_V_0_vld_in = ap_const_logic_0) and (stream_in_V_tkeep_V_0_ack_out = ap_const_logic_1)))) then 
                    stream_in_V_tkeep_V_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_V_tkeep_V_0_state = ap_const_lv2_1) and (stream_in_V_tkeep_V_0_ack_out = ap_const_logic_0)) or ((stream_in_V_tkeep_V_0_state = ap_const_lv2_3) and (stream_in_V_tkeep_V_0_ack_out = ap_const_logic_0) and (stream_in_V_tkeep_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_V_tkeep_V_0_state <= ap_const_lv2_1;
                elsif (((not(((stream_in_V_tkeep_V_0_vld_in = ap_const_logic_0) and (stream_in_V_tkeep_V_0_ack_out = ap_const_logic_1))) and not(((stream_in_V_tkeep_V_0_ack_out = ap_const_logic_0) and (stream_in_V_tkeep_V_0_vld_in = ap_const_logic_1))) and (stream_in_V_tkeep_V_0_state = ap_const_lv2_3)) or ((stream_in_V_tkeep_V_0_state = ap_const_lv2_1) and (stream_in_V_tkeep_V_0_ack_out = ap_const_logic_1)) or ((stream_in_V_tkeep_V_0_state = ap_const_lv2_2) and (stream_in_V_tkeep_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_V_tkeep_V_0_state <= ap_const_lv2_3;
                else 
                    stream_in_V_tkeep_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_V_data_V_1_ack_out = ap_const_logic_1) and (stream_out_V_data_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_V_data_V_1_sel_rd <= not(stream_out_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_V_data_V_1_ack_in = ap_const_logic_1) and (stream_out_V_data_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_V_data_V_1_sel_wr <= not(stream_out_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_V_data_V_1_state = ap_const_lv2_2) and (stream_out_V_data_V_1_vld_in = ap_const_logic_0)) or ((stream_out_V_data_V_1_state = ap_const_lv2_3) and (stream_out_V_data_V_1_vld_in = ap_const_logic_0) and (stream_out_V_data_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_V_data_V_1_state = ap_const_lv2_1) and (stream_out_V_data_V_1_ack_out = ap_const_logic_0)) or ((stream_out_V_data_V_1_state = ap_const_lv2_3) and (stream_out_V_data_V_1_ack_out = ap_const_logic_0) and (stream_out_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_V_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_V_data_V_1_vld_in = ap_const_logic_0) and (stream_out_V_data_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_V_data_V_1_ack_out = ap_const_logic_0) and (stream_out_V_data_V_1_vld_in = ap_const_logic_1))) and (stream_out_V_data_V_1_state = ap_const_lv2_3)) or ((stream_out_V_data_V_1_state = ap_const_lv2_1) and (stream_out_V_data_V_1_ack_out = ap_const_logic_1)) or ((stream_out_V_data_V_1_state = ap_const_lv2_2) and (stream_out_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_V_last_V_1_ack_out = ap_const_logic_1) and (stream_out_V_last_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_V_last_V_1_sel_rd <= not(stream_out_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_V_last_V_1_ack_in = ap_const_logic_1) and (stream_out_V_last_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_V_last_V_1_sel_wr <= not(stream_out_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_V_last_V_1_state = ap_const_lv2_2) and (stream_out_V_last_V_1_vld_in = ap_const_logic_0)) or ((stream_out_V_last_V_1_state = ap_const_lv2_3) and (stream_out_V_last_V_1_vld_in = ap_const_logic_0) and (stream_out_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_V_last_V_1_state = ap_const_lv2_1) and (stream_out_V_last_V_1_ack_out = ap_const_logic_0)) or ((stream_out_V_last_V_1_state = ap_const_lv2_3) and (stream_out_V_last_V_1_ack_out = ap_const_logic_0) and (stream_out_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_V_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_V_last_V_1_vld_in = ap_const_logic_0) and (stream_out_V_last_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_V_last_V_1_ack_out = ap_const_logic_0) and (stream_out_V_last_V_1_vld_in = ap_const_logic_1))) and (stream_out_V_last_V_1_state = ap_const_lv2_3)) or ((stream_out_V_last_V_1_state = ap_const_lv2_1) and (stream_out_V_last_V_1_ack_out = ap_const_logic_1)) or ((stream_out_V_last_V_1_state = ap_const_lv2_2) and (stream_out_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_V_tkeep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_V_tkeep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_V_tkeep_V_1_ack_out = ap_const_logic_1) and (stream_out_V_tkeep_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_V_tkeep_V_1_sel_rd <= not(stream_out_V_tkeep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_V_tkeep_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_V_tkeep_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_V_tkeep_V_1_ack_in = ap_const_logic_1) and (stream_out_V_tkeep_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_V_tkeep_V_1_sel_wr <= not(stream_out_V_tkeep_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_V_tkeep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_V_tkeep_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_V_tkeep_V_1_state = ap_const_lv2_2) and (stream_out_V_tkeep_V_1_vld_in = ap_const_logic_0)) or ((stream_out_V_tkeep_V_1_state = ap_const_lv2_3) and (stream_out_V_tkeep_V_1_vld_in = ap_const_logic_0) and (stream_out_V_tkeep_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_V_tkeep_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_V_tkeep_V_1_state = ap_const_lv2_1) and (stream_out_V_tkeep_V_1_ack_out = ap_const_logic_0)) or ((stream_out_V_tkeep_V_1_state = ap_const_lv2_3) and (stream_out_V_tkeep_V_1_ack_out = ap_const_logic_0) and (stream_out_V_tkeep_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_V_tkeep_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_V_tkeep_V_1_vld_in = ap_const_logic_0) and (stream_out_V_tkeep_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_V_tkeep_V_1_ack_out = ap_const_logic_0) and (stream_out_V_tkeep_V_1_vld_in = ap_const_logic_1))) and (stream_out_V_tkeep_V_1_state = ap_const_lv2_3)) or ((stream_out_V_tkeep_V_1_state = ap_const_lv2_1) and (stream_out_V_tkeep_V_1_ack_out = ap_const_logic_1)) or ((stream_out_V_tkeep_V_1_state = ap_const_lv2_2) and (stream_out_V_tkeep_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_V_tkeep_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_V_tkeep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_V_data_V_0_load_A = ap_const_logic_1)) then
                stream_in_V_data_V_0_payload_A <= stream_in_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_V_data_V_0_load_B = ap_const_logic_1)) then
                stream_in_V_data_V_0_payload_B <= stream_in_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_V_last_V_0_load_A = ap_const_logic_1)) then
                stream_in_V_last_V_0_payload_A <= stream_in_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_V_last_V_0_load_B = ap_const_logic_1)) then
                stream_in_V_last_V_0_payload_B <= stream_in_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_V_tkeep_V_0_load_A = ap_const_logic_1)) then
                stream_in_V_tkeep_V_0_payload_A <= stream_in_TKEEP;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_V_tkeep_V_0_load_B = ap_const_logic_1)) then
                stream_in_V_tkeep_V_0_payload_B <= stream_in_TKEEP;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_V_data_V_1_load_A = ap_const_logic_1)) then
                stream_out_V_data_V_1_payload_A <= x_V_fu_179_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_V_data_V_1_load_B = ap_const_logic_1)) then
                stream_out_V_data_V_1_payload_B <= x_V_fu_179_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_V_last_V_1_load_A = ap_const_logic_1)) then
                stream_out_V_last_V_1_payload_A <= stream_in_V_last_V_0_data_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_V_last_V_1_load_B = ap_const_logic_1)) then
                stream_out_V_last_V_1_payload_B <= stream_in_V_last_V_0_data_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_V_tkeep_V_1_load_A = ap_const_logic_1)) then
                stream_out_V_tkeep_V_1_payload_A <= stream_in_V_tkeep_V_0_data_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_V_tkeep_V_1_load_B = ap_const_logic_1)) then
                stream_out_V_tkeep_V_1_payload_B <= stream_in_V_tkeep_V_0_data_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (stream_in_V_data_V_0_vld_out, stream_out_V_data_V_1_ack_in, ap_CS_fsm, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if ((not(((stream_out_V_data_V_1_ack_in = ap_const_logic_0) or (stream_in_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((stream_out_V_data_V_1_ack_in = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    stream_in_TDATA_blk_n_assign_proc : process(stream_in_V_data_V_0_state, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            stream_in_TDATA_blk_n <= stream_in_V_data_V_0_state(0);
        else 
            stream_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_in_TREADY <= stream_in_V_tkeep_V_0_state(1);
    stream_in_V_data_V_0_ack_in <= stream_in_V_data_V_0_state(1);

    stream_in_V_data_V_0_ack_out_assign_proc : process(stream_in_V_data_V_0_vld_out, stream_out_V_data_V_1_ack_in, ap_CS_fsm_state3)
    begin
        if ((not(((stream_out_V_data_V_1_ack_in = ap_const_logic_0) or (stream_in_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            stream_in_V_data_V_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_V_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_V_data_V_0_data_out_assign_proc : process(stream_in_V_data_V_0_payload_A, stream_in_V_data_V_0_payload_B, stream_in_V_data_V_0_sel)
    begin
        if ((stream_in_V_data_V_0_sel = ap_const_logic_1)) then 
            stream_in_V_data_V_0_data_out <= stream_in_V_data_V_0_payload_B;
        else 
            stream_in_V_data_V_0_data_out <= stream_in_V_data_V_0_payload_A;
        end if; 
    end process;

    stream_in_V_data_V_0_load_A <= (stream_in_V_data_V_0_state_cmp_full and not(stream_in_V_data_V_0_sel_wr));
    stream_in_V_data_V_0_load_B <= (stream_in_V_data_V_0_state_cmp_full and stream_in_V_data_V_0_sel_wr);
    stream_in_V_data_V_0_sel <= stream_in_V_data_V_0_sel_rd;
    stream_in_V_data_V_0_state_cmp_full <= '0' when (stream_in_V_data_V_0_state = ap_const_lv2_1) else '1';
    stream_in_V_data_V_0_vld_in <= stream_in_TVALID;
    stream_in_V_data_V_0_vld_out <= stream_in_V_data_V_0_state(0);
    stream_in_V_last_V_0_ack_in <= stream_in_V_last_V_0_state(1);

    stream_in_V_last_V_0_ack_out_assign_proc : process(stream_in_V_data_V_0_vld_out, stream_out_V_data_V_1_ack_in, ap_CS_fsm_state3)
    begin
        if ((not(((stream_out_V_data_V_1_ack_in = ap_const_logic_0) or (stream_in_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            stream_in_V_last_V_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_V_last_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_V_last_V_0_data_out_assign_proc : process(stream_in_V_last_V_0_payload_A, stream_in_V_last_V_0_payload_B, stream_in_V_last_V_0_sel)
    begin
        if ((stream_in_V_last_V_0_sel = ap_const_logic_1)) then 
            stream_in_V_last_V_0_data_out <= stream_in_V_last_V_0_payload_B;
        else 
            stream_in_V_last_V_0_data_out <= stream_in_V_last_V_0_payload_A;
        end if; 
    end process;

    stream_in_V_last_V_0_load_A <= (stream_in_V_last_V_0_state_cmp_full and not(stream_in_V_last_V_0_sel_wr));
    stream_in_V_last_V_0_load_B <= (stream_in_V_last_V_0_state_cmp_full and stream_in_V_last_V_0_sel_wr);
    stream_in_V_last_V_0_sel <= stream_in_V_last_V_0_sel_rd;
    stream_in_V_last_V_0_state_cmp_full <= '0' when (stream_in_V_last_V_0_state = ap_const_lv2_1) else '1';
    stream_in_V_last_V_0_vld_in <= stream_in_TVALID;
    stream_in_V_last_V_0_vld_out <= stream_in_V_last_V_0_state(0);
    stream_in_V_tkeep_V_0_ack_in <= stream_in_V_tkeep_V_0_state(1);

    stream_in_V_tkeep_V_0_ack_out_assign_proc : process(stream_in_V_data_V_0_vld_out, stream_out_V_data_V_1_ack_in, ap_CS_fsm_state3)
    begin
        if ((not(((stream_out_V_data_V_1_ack_in = ap_const_logic_0) or (stream_in_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            stream_in_V_tkeep_V_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_V_tkeep_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_V_tkeep_V_0_data_out_assign_proc : process(stream_in_V_tkeep_V_0_payload_A, stream_in_V_tkeep_V_0_payload_B, stream_in_V_tkeep_V_0_sel)
    begin
        if ((stream_in_V_tkeep_V_0_sel = ap_const_logic_1)) then 
            stream_in_V_tkeep_V_0_data_out <= stream_in_V_tkeep_V_0_payload_B;
        else 
            stream_in_V_tkeep_V_0_data_out <= stream_in_V_tkeep_V_0_payload_A;
        end if; 
    end process;

    stream_in_V_tkeep_V_0_load_A <= (stream_in_V_tkeep_V_0_state_cmp_full and not(stream_in_V_tkeep_V_0_sel_wr));
    stream_in_V_tkeep_V_0_load_B <= (stream_in_V_tkeep_V_0_state_cmp_full and stream_in_V_tkeep_V_0_sel_wr);
    stream_in_V_tkeep_V_0_sel <= stream_in_V_tkeep_V_0_sel_rd;
    stream_in_V_tkeep_V_0_state_cmp_full <= '0' when (stream_in_V_tkeep_V_0_state = ap_const_lv2_1) else '1';
    stream_in_V_tkeep_V_0_vld_in <= stream_in_TVALID;
    stream_in_V_tkeep_V_0_vld_out <= stream_in_V_tkeep_V_0_state(0);
    stream_out_TDATA <= stream_out_V_data_V_1_data_out;

    stream_out_TDATA_blk_n_assign_proc : process(stream_out_V_data_V_1_state, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            stream_out_TDATA_blk_n <= stream_out_V_data_V_1_state(1);
        else 
            stream_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_out_TKEEP <= stream_out_V_tkeep_V_1_data_out;
    stream_out_TLAST <= stream_out_V_last_V_1_data_out;
    stream_out_TVALID <= stream_out_V_tkeep_V_1_state(0);
    stream_out_V_data_V_1_ack_in <= stream_out_V_data_V_1_state(1);
    stream_out_V_data_V_1_ack_out <= stream_out_TREADY;

    stream_out_V_data_V_1_data_out_assign_proc : process(stream_out_V_data_V_1_payload_A, stream_out_V_data_V_1_payload_B, stream_out_V_data_V_1_sel)
    begin
        if ((stream_out_V_data_V_1_sel = ap_const_logic_1)) then 
            stream_out_V_data_V_1_data_out <= stream_out_V_data_V_1_payload_B;
        else 
            stream_out_V_data_V_1_data_out <= stream_out_V_data_V_1_payload_A;
        end if; 
    end process;

    stream_out_V_data_V_1_load_A <= (stream_out_V_data_V_1_state_cmp_full and not(stream_out_V_data_V_1_sel_wr));
    stream_out_V_data_V_1_load_B <= (stream_out_V_data_V_1_state_cmp_full and stream_out_V_data_V_1_sel_wr);
    stream_out_V_data_V_1_sel <= stream_out_V_data_V_1_sel_rd;
    stream_out_V_data_V_1_state_cmp_full <= '0' when (stream_out_V_data_V_1_state = ap_const_lv2_1) else '1';

    stream_out_V_data_V_1_vld_in_assign_proc : process(stream_in_V_data_V_0_vld_out, stream_out_V_data_V_1_ack_in, ap_CS_fsm_state3)
    begin
        if ((not(((stream_out_V_data_V_1_ack_in = ap_const_logic_0) or (stream_in_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            stream_out_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_V_data_V_1_vld_out <= stream_out_V_data_V_1_state(0);
    stream_out_V_last_V_1_ack_in <= stream_out_V_last_V_1_state(1);
    stream_out_V_last_V_1_ack_out <= stream_out_TREADY;

    stream_out_V_last_V_1_data_out_assign_proc : process(stream_out_V_last_V_1_payload_A, stream_out_V_last_V_1_payload_B, stream_out_V_last_V_1_sel)
    begin
        if ((stream_out_V_last_V_1_sel = ap_const_logic_1)) then 
            stream_out_V_last_V_1_data_out <= stream_out_V_last_V_1_payload_B;
        else 
            stream_out_V_last_V_1_data_out <= stream_out_V_last_V_1_payload_A;
        end if; 
    end process;

    stream_out_V_last_V_1_load_A <= (stream_out_V_last_V_1_state_cmp_full and not(stream_out_V_last_V_1_sel_wr));
    stream_out_V_last_V_1_load_B <= (stream_out_V_last_V_1_state_cmp_full and stream_out_V_last_V_1_sel_wr);
    stream_out_V_last_V_1_sel <= stream_out_V_last_V_1_sel_rd;
    stream_out_V_last_V_1_state_cmp_full <= '0' when (stream_out_V_last_V_1_state = ap_const_lv2_1) else '1';

    stream_out_V_last_V_1_vld_in_assign_proc : process(stream_in_V_data_V_0_vld_out, stream_out_V_data_V_1_ack_in, ap_CS_fsm_state3)
    begin
        if ((not(((stream_out_V_data_V_1_ack_in = ap_const_logic_0) or (stream_in_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            stream_out_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_V_last_V_1_vld_out <= stream_out_V_last_V_1_state(0);
    stream_out_V_tkeep_V_1_ack_in <= stream_out_V_tkeep_V_1_state(1);
    stream_out_V_tkeep_V_1_ack_out <= stream_out_TREADY;

    stream_out_V_tkeep_V_1_data_out_assign_proc : process(stream_out_V_tkeep_V_1_payload_A, stream_out_V_tkeep_V_1_payload_B, stream_out_V_tkeep_V_1_sel)
    begin
        if ((stream_out_V_tkeep_V_1_sel = ap_const_logic_1)) then 
            stream_out_V_tkeep_V_1_data_out <= stream_out_V_tkeep_V_1_payload_B;
        else 
            stream_out_V_tkeep_V_1_data_out <= stream_out_V_tkeep_V_1_payload_A;
        end if; 
    end process;

    stream_out_V_tkeep_V_1_load_A <= (stream_out_V_tkeep_V_1_state_cmp_full and not(stream_out_V_tkeep_V_1_sel_wr));
    stream_out_V_tkeep_V_1_load_B <= (stream_out_V_tkeep_V_1_state_cmp_full and stream_out_V_tkeep_V_1_sel_wr);
    stream_out_V_tkeep_V_1_sel <= stream_out_V_tkeep_V_1_sel_rd;
    stream_out_V_tkeep_V_1_state_cmp_full <= '0' when (stream_out_V_tkeep_V_1_state = ap_const_lv2_1) else '1';

    stream_out_V_tkeep_V_1_vld_in_assign_proc : process(stream_in_V_data_V_0_vld_out, stream_out_V_data_V_1_ack_in, ap_CS_fsm_state3)
    begin
        if ((not(((stream_out_V_data_V_1_ack_in = ap_const_logic_0) or (stream_in_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            stream_out_V_tkeep_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_V_tkeep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_V_tkeep_V_1_vld_out <= stream_out_V_tkeep_V_1_state(0);
    tmp_1_fu_109_p4 <= stream_in_V_data_V_0_data_out(63 downto 56);
    tmp_2_fu_119_p4 <= stream_in_V_data_V_0_data_out(15 downto 8);
    tmp_3_fu_129_p4 <= stream_in_V_data_V_0_data_out(31 downto 24);
    tmp_4_fu_139_p4 <= stream_in_V_data_V_0_data_out(47 downto 40);
    tmp_5_fu_149_p4 <= stream_in_V_data_V_0_data_out(23 downto 16);
    tmp_6_fu_159_p4 <= stream_in_V_data_V_0_data_out(39 downto 32);
    tmp_7_fu_169_p4 <= stream_in_V_data_V_0_data_out(55 downto 48);
    tmp_fu_105_p1 <= stream_in_V_data_V_0_data_out(8 - 1 downto 0);
    x_V_fu_179_p9 <= (((((((tmp_fu_105_p1 & tmp_2_fu_119_p4) & tmp_5_fu_149_p4) & tmp_3_fu_129_p4) & tmp_6_fu_159_p4) & tmp_4_fu_139_p4) & tmp_7_fu_169_p4) & tmp_1_fu_109_p4);
end behav;
