<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="INTENDED_DEVICE_FAMILY" TYPE="STRING" VALUE="UNUSED" CONTEXT="SYNTH_ONLY" />
		<PARAMETER NAME="MSW_SUBTRACT" TYPE="STRING" VALUE="YES|NO" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="PIPELINE" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="REPRESENTATION" TYPE="STRING" VALUE="SIGNED|UNSIGNED" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="RESULT_ALIGNMENT" TYPE="STRING" VALUE="LSB|MSB" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SHIFT" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="SIZE" TYPE="INTEGER" />
		<PARAMETER NAME="WIDTH" TYPE="INTEGER" />
		<PARAMETER NAME="WIDTHR" TYPE="INTEGER" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="parallel_add" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="aclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clken" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="clock" TYPE="INPUT" DEFAULT_VALUE="0" SIM_DEFAULT_VALUE="1" />
		<PORT NAME="data" TYPE="INPUT" WIDTH="SIZE*WIDTH" DEFAULT_VALUE="0" />
		<PORT NAME="result" TYPE="OUTPUT" WIDTH="WIDTHR" />
	</PORTS>
</ROOT>
