Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\work\z8t\boardout_fiber\Z8_out_fiber_1.48_20221128_testversion10\src\param_tx\shuttersync\shuttersync_data55296x16.ip --block-symbol-file --output-directory=F:\work\z8t\boardout_fiber\Z8_out_fiber_1.48_20221128_testversion10\src\param_tx\shuttersync\shuttersync_data55296x16 --family="Arria 10" --part=10AX027H4F34E3SG
: shuttersync_data55296x16.ram_2port_0: Targeting device family: Arria 10.
: shuttersync_data55296x16.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: shuttersync_data55296x16.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\work\z8t\boardout_fiber\Z8_out_fiber_1.48_20221128_testversion10\src\param_tx\shuttersync\shuttersync_data55296x16.ip --synthesis=VERILOG --output-directory=F:\work\z8t\boardout_fiber\Z8_out_fiber_1.48_20221128_testversion10\src\param_tx\shuttersync\shuttersync_data55296x16 --family="Arria 10" --part=10AX027H4F34E3SG
: shuttersync_data55296x16.ram_2port_0: Targeting device family: Arria 10.
: shuttersync_data55296x16.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: shuttersync_data55296x16.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: shuttersync_data55296x16: "Transforming system: shuttersync_data55296x16"
Info: shuttersync_data55296x16: "Naming system components in system: shuttersync_data55296x16"
Info: shuttersync_data55296x16: "Processing generation queue"
Info: shuttersync_data55296x16: "Generating: shuttersync_data55296x16"
Info: shuttersync_data55296x16: "Generating: shuttersync_data55296x16_ram_2port_181_mszgv2q"
Info: shuttersync_data55296x16: Done "shuttersync_data55296x16" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in shuttersync_data55296x16. No files generated.
Info: Finished: Generate IP Core Documentation
