Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1c1bc0c92f914f9ab182133b422a2c28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_td4_behav xil_defaultlib.test_td4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_reg
Compiling module xil_defaultlib.inc_reg
Compiling module xil_defaultlib.ram_controller
Compiling module xil_defaultlib.source_selector
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.design_1_core_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test_td4
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_td4_behav
