0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/func/gcd_wrapper_tb_func_synth.v,1581129262,verilog,,,,debounce;dp;fsm;gcd_core;gcd_wrapper;glbl,,,,,,,,
C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv,1581129223,systemVerilog,,,,gcd_wrapper_tb,,,,,,,,
