{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 16:19:36 2018 " "Info: Processing started: Fri Jun 08 16:19:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off washing_machine -c washing_machine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off washing_machine -c washing_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/washing_machine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/washing_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 washing_machine " "Info: Found entity 1: washing_machine" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "washing_machine " "Info: Elaborating entity \"washing_machine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag washing_machine.v(11) " "Warning (10036): Verilog HDL or VHDL warning at washing_machine.v(11): object \"flag\" assigned a value but never read" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado_atual washing_machine.v(44) " "Warning (10036): Verilog HDL or VHDL warning at washing_machine.v(44): object \"estado_atual\" assigned a value but never read" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 washing_machine.v(82) " "Warning (10230): Verilog HDL assignment warning at washing_machine.v(82): truncated value with size 32 to match size of target (2)" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 washing_machine.v(94) " "Warning (10230): Verilog HDL assignment warning at washing_machine.v(94): truncated value with size 32 to match size of target (2)" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 washing_machine.v(102) " "Warning (10230): Verilog HDL assignment warning at washing_machine.v(102): truncated value with size 32 to match size of target (2)" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 washing_machine.v(108) " "Warning (10230): Verilog HDL assignment warning at washing_machine.v(108): truncated value with size 32 to match size of target (2)" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 washing_machine.v(114) " "Warning (10230): Verilog HDL assignment warning at washing_machine.v(114): truncated value with size 32 to match size of target (2)" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 washing_machine.v(123) " "Warning (10230): Verilog HDL assignment warning at washing_machine.v(123): truncated value with size 32 to match size of target (2)" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 washing_machine.v(132) " "Warning (10230): Verilog HDL assignment warning at washing_machine.v(132): truncated value with size 32 to match size of target (2)" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 washing_machine.v(139) " "Warning (10230): Verilog HDL assignment warning at washing_machine.v(139): truncated value with size 32 to match size of target (2)" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 washing_machine.v(148) " "Warning (10230): Verilog HDL assignment warning at washing_machine.v(148): truncated value with size 32 to match size of target (2)" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 washing_machine.v(156) " "Warning (10230): Verilog HDL assignment warning at washing_machine.v(156): truncated value with size 32 to match size of target (2)" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 washing_machine.v(162) " "Warning (10230): Verilog HDL assignment warning at washing_machine.v(162): truncated value with size 32 to match size of target (2)" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 washing_machine.v(169) " "Warning (10230): Verilog HDL assignment warning at washing_machine.v(169): truncated value with size 32 to match size of target (2)" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 washing_machine.v(176) " "Warning (10230): Verilog HDL assignment warning at washing_machine.v(176): truncated value with size 32 to match size of target (2)" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR washing_machine.v(5) " "Warning (10034): Output port \"LEDR\" at washing_machine.v(5) has no driver" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segDP VCC " "Warning (13410): Pin \"segDP\" is stuck at VCC" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "modo.modo_espera " "Info: Register \"modo.modo_espera\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Info: Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Info: Implemented 30 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Info: Implemented 115 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 16:19:37 2018 " "Info: Processing ended: Fri Jun 08 16:19:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 16:19:38 2018 " "Info: Processing started: Fri Jun 08 16:19:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off washing_machine -c washing_machine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off washing_machine -c washing_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "washing_machine EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"washing_machine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projeto-CL2-master/" 0 { } { { 0 { 0 ""} 0 320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projeto-CL2-master/" 0 { } { { 0 { 0 ""} 0 321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projeto-CL2-master/" 0 { } { { 0 { 0 ""} 0 322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 33 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segDP " "Info: Pin segDP not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { segDP } } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { segDP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projeto-CL2-master/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node CLOCK_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_27 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projeto-CL2-master/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 18 40 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 11 45 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning: Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning: Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning: Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning: Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning: Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning: Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning: Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY " "Warning: Node \"KEY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR2\[0\] " "Warning: Node \"LEDR2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR2\[1\] " "Warning: Node \"LEDR2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR2\[2\] " "Warning: Node \"LEDR2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR2\[3\] " "Warning: Node \"LEDR2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.500 ns register register " "Info: Estimated most critical path is register to register delay of 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UNI\[1\] 1 REG LAB_X29_Y7 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y7; Fanout = 12; REG Node = 'UNI\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UNI[1] } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.185 ns) + CELL(0.398 ns) 0.583 ns always4~0 2 COMB LAB_X29_Y7 1 " "Info: 2: + IC(0.185 ns) + CELL(0.398 ns) = 0.583 ns; Loc. = LAB_X29_Y7; Fanout = 1; COMB Node = 'always4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { UNI[1] always4~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.148 ns always4~1 3 COMB LAB_X29_Y7 2 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.148 ns; Loc. = LAB_X29_Y7; Fanout = 2; COMB Node = 'always4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { always4~0 always4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(0.393 ns) 3.786 ns contador\[0\]~33 4 COMB LAB_X57_Y27 2 " "Info: 4: + IC(2.245 ns) + CELL(0.393 ns) = 3.786 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[0\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { always4~1 contador[0]~33 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.857 ns contador\[1\]~35 5 COMB LAB_X57_Y27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.857 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[1\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[0]~33 contador[1]~35 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.928 ns contador\[2\]~37 6 COMB LAB_X57_Y27 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.928 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[2\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[1]~35 contador[2]~37 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.999 ns contador\[3\]~39 7 COMB LAB_X57_Y27 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.999 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[3\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[2]~37 contador[3]~39 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.070 ns contador\[4\]~41 8 COMB LAB_X57_Y27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.070 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[4\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[3]~39 contador[4]~41 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.141 ns contador\[5\]~43 9 COMB LAB_X57_Y27 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.141 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[5\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[4]~41 contador[5]~43 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.212 ns contador\[6\]~45 10 COMB LAB_X57_Y27 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.212 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[6\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[5]~43 contador[6]~45 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.283 ns contador\[7\]~47 11 COMB LAB_X57_Y27 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.283 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[7\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[6]~45 contador[7]~47 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.354 ns contador\[8\]~49 12 COMB LAB_X57_Y27 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.354 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[8\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[7]~47 contador[8]~49 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.425 ns contador\[9\]~51 13 COMB LAB_X57_Y27 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.425 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[9\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[8]~49 contador[9]~51 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.496 ns contador\[10\]~53 14 COMB LAB_X57_Y27 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.496 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[10\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[9]~51 contador[10]~53 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.567 ns contador\[11\]~55 15 COMB LAB_X57_Y27 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.567 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[11\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[10]~53 contador[11]~55 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.638 ns contador\[12\]~57 16 COMB LAB_X57_Y27 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.638 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[12\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[11]~55 contador[12]~57 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.709 ns contador\[13\]~59 17 COMB LAB_X57_Y27 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.709 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[13\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[12]~57 contador[13]~59 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.780 ns contador\[14\]~61 18 COMB LAB_X57_Y27 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.780 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[14\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[13]~59 contador[14]~61 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.851 ns contador\[15\]~63 19 COMB LAB_X57_Y27 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.851 ns; Loc. = LAB_X57_Y27; Fanout = 2; COMB Node = 'contador\[15\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[14]~61 contador[15]~63 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 5.012 ns contador\[16\]~65 20 COMB LAB_X57_Y26 2 " "Info: 20: + IC(0.090 ns) + CELL(0.071 ns) = 5.012 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[16\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { contador[15]~63 contador[16]~65 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.083 ns contador\[17\]~67 21 COMB LAB_X57_Y26 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.083 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[17\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[16]~65 contador[17]~67 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.154 ns contador\[18\]~69 22 COMB LAB_X57_Y26 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.154 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[18\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[17]~67 contador[18]~69 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.225 ns contador\[19\]~71 23 COMB LAB_X57_Y26 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.225 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[19\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[18]~69 contador[19]~71 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.296 ns contador\[20\]~73 24 COMB LAB_X57_Y26 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.296 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[20\]~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[19]~71 contador[20]~73 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.367 ns contador\[21\]~75 25 COMB LAB_X57_Y26 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.367 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[21\]~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[20]~73 contador[21]~75 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.438 ns contador\[22\]~77 26 COMB LAB_X57_Y26 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.438 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[22\]~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[21]~75 contador[22]~77 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.509 ns contador\[23\]~79 27 COMB LAB_X57_Y26 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.509 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[23\]~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[22]~77 contador[23]~79 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.580 ns contador\[24\]~81 28 COMB LAB_X57_Y26 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 5.580 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[24\]~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[23]~79 contador[24]~81 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.651 ns contador\[25\]~83 29 COMB LAB_X57_Y26 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.651 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[25\]~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[24]~81 contador[25]~83 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.722 ns contador\[26\]~85 30 COMB LAB_X57_Y26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.722 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[26\]~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[25]~83 contador[26]~85 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.793 ns contador\[27\]~87 31 COMB LAB_X57_Y26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.793 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[27\]~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[26]~85 contador[27]~87 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.864 ns contador\[28\]~89 32 COMB LAB_X57_Y26 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 5.864 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[28\]~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[27]~87 contador[28]~89 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.935 ns contador\[29\]~91 33 COMB LAB_X57_Y26 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 5.935 ns; Loc. = LAB_X57_Y26; Fanout = 2; COMB Node = 'contador\[29\]~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[28]~89 contador[29]~91 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.006 ns contador\[30\]~93 34 COMB LAB_X57_Y26 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 6.006 ns; Loc. = LAB_X57_Y26; Fanout = 1; COMB Node = 'contador\[30\]~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[29]~91 contador[30]~93 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.416 ns contador\[31\]~94 35 COMB LAB_X57_Y26 1 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 6.416 ns; Loc. = LAB_X57_Y26; Fanout = 1; COMB Node = 'contador\[31\]~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { contador[30]~93 contador[31]~94 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.500 ns contador\[31\] 36 REG LAB_X57_Y26 2 " "Info: 36: + IC(0.000 ns) + CELL(0.084 ns) = 6.500 ns; Loc. = LAB_X57_Y26; Fanout = 2; REG Node = 'contador\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { contador[31]~94 contador[31] } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.565 ns ( 54.85 % ) " "Info: Total cell delay = 3.565 ns ( 54.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.935 ns ( 45.15 % ) " "Info: Total interconnect delay = 2.935 ns ( 45.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { UNI[1] always4~0 always4~1 contador[0]~33 contador[1]~35 contador[2]~37 contador[3]~39 contador[4]~41 contador[5]~43 contador[6]~45 contador[7]~47 contador[8]~49 contador[9]~51 contador[10]~53 contador[11]~55 contador[12]~57 contador[13]~59 contador[14]~61 contador[15]~63 contador[16]~65 contador[17]~67 contador[18]~69 contador[19]~71 contador[20]~73 contador[21]~75 contador[22]~77 contador[23]~79 contador[24]~81 contador[25]~83 contador[26]~85 contador[27]~87 contador[28]~89 contador[29]~91 contador[30]~93 contador[31]~94 contador[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Warning: Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segA 0 " "Info: Pin \"segA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segB 0 " "Info: Pin \"segB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segC 0 " "Info: Pin \"segC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segD 0 " "Info: Pin \"segD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segE 0 " "Info: Pin \"segE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segF 0 " "Info: Pin \"segF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segG 0 " "Info: Pin \"segG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segDP 0 " "Info: Pin \"segDP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 16:19:42 2018 " "Info: Processing ended: Fri Jun 08 16:19:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 16:19:42 2018 " "Info: Processing started: Fri Jun 08 16:19:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off washing_machine -c washing_machine " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off washing_machine -c washing_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 16:19:44 2018 " "Info: Processing ended: Fri Jun 08 16:19:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 16:19:44 2018 " "Info: Processing started: Fri Jun 08 16:19:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off washing_machine -c washing_machine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off washing_machine -c washing_machine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_27 " "Info: Assuming node \"CLOCK_27\" is an undefined clock" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_27 register UNI\[2\] register contador\[31\] 152.32 MHz 6.565 ns Internal " "Info: Clock \"CLOCK_27\" has Internal fmax of 152.32 MHz between source register \"UNI\[2\]\" and destination register \"contador\[31\]\" (period= 6.565 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.321 ns + Longest register register " "Info: + Longest register to register delay is 6.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UNI\[2\] 1 REG LCFF_X29_Y7_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y7_N21; Fanout = 12; REG Node = 'UNI\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UNI[2] } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.275 ns) 0.660 ns always4~0 2 COMB LCCOMB_X29_Y7_N0 1 " "Info: 2: + IC(0.385 ns) + CELL(0.275 ns) = 0.660 ns; Loc. = LCCOMB_X29_Y7_N0; Fanout = 1; COMB Node = 'always4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { UNI[2] always4~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 1.055 ns always4~1 3 COMB LCCOMB_X29_Y7_N2 2 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 1.055 ns; Loc. = LCCOMB_X29_Y7_N2; Fanout = 2; COMB Node = 'always4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { always4~0 always4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.998 ns) + CELL(0.393 ns) 3.446 ns contador\[0\]~33 4 COMB LCCOMB_X57_Y27_N0 2 " "Info: 4: + IC(1.998 ns) + CELL(0.393 ns) = 3.446 ns; Loc. = LCCOMB_X57_Y27_N0; Fanout = 2; COMB Node = 'contador\[0\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { always4~1 contador[0]~33 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.517 ns contador\[1\]~35 5 COMB LCCOMB_X57_Y27_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.517 ns; Loc. = LCCOMB_X57_Y27_N2; Fanout = 2; COMB Node = 'contador\[1\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[0]~33 contador[1]~35 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.588 ns contador\[2\]~37 6 COMB LCCOMB_X57_Y27_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.588 ns; Loc. = LCCOMB_X57_Y27_N4; Fanout = 2; COMB Node = 'contador\[2\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[1]~35 contador[2]~37 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.659 ns contador\[3\]~39 7 COMB LCCOMB_X57_Y27_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.659 ns; Loc. = LCCOMB_X57_Y27_N6; Fanout = 2; COMB Node = 'contador\[3\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[2]~37 contador[3]~39 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.730 ns contador\[4\]~41 8 COMB LCCOMB_X57_Y27_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.730 ns; Loc. = LCCOMB_X57_Y27_N8; Fanout = 2; COMB Node = 'contador\[4\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[3]~39 contador[4]~41 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.801 ns contador\[5\]~43 9 COMB LCCOMB_X57_Y27_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.801 ns; Loc. = LCCOMB_X57_Y27_N10; Fanout = 2; COMB Node = 'contador\[5\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[4]~41 contador[5]~43 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.872 ns contador\[6\]~45 10 COMB LCCOMB_X57_Y27_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.872 ns; Loc. = LCCOMB_X57_Y27_N12; Fanout = 2; COMB Node = 'contador\[6\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[5]~43 contador[6]~45 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.031 ns contador\[7\]~47 11 COMB LCCOMB_X57_Y27_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 4.031 ns; Loc. = LCCOMB_X57_Y27_N14; Fanout = 2; COMB Node = 'contador\[7\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { contador[6]~45 contador[7]~47 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.102 ns contador\[8\]~49 12 COMB LCCOMB_X57_Y27_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.102 ns; Loc. = LCCOMB_X57_Y27_N16; Fanout = 2; COMB Node = 'contador\[8\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[7]~47 contador[8]~49 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.173 ns contador\[9\]~51 13 COMB LCCOMB_X57_Y27_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.173 ns; Loc. = LCCOMB_X57_Y27_N18; Fanout = 2; COMB Node = 'contador\[9\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[8]~49 contador[9]~51 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.244 ns contador\[10\]~53 14 COMB LCCOMB_X57_Y27_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.244 ns; Loc. = LCCOMB_X57_Y27_N20; Fanout = 2; COMB Node = 'contador\[10\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[9]~51 contador[10]~53 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.315 ns contador\[11\]~55 15 COMB LCCOMB_X57_Y27_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.315 ns; Loc. = LCCOMB_X57_Y27_N22; Fanout = 2; COMB Node = 'contador\[11\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[10]~53 contador[11]~55 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.386 ns contador\[12\]~57 16 COMB LCCOMB_X57_Y27_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.386 ns; Loc. = LCCOMB_X57_Y27_N24; Fanout = 2; COMB Node = 'contador\[12\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[11]~55 contador[12]~57 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.457 ns contador\[13\]~59 17 COMB LCCOMB_X57_Y27_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.457 ns; Loc. = LCCOMB_X57_Y27_N26; Fanout = 2; COMB Node = 'contador\[13\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[12]~57 contador[13]~59 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.528 ns contador\[14\]~61 18 COMB LCCOMB_X57_Y27_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.528 ns; Loc. = LCCOMB_X57_Y27_N28; Fanout = 2; COMB Node = 'contador\[14\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[13]~59 contador[14]~61 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.674 ns contador\[15\]~63 19 COMB LCCOMB_X57_Y27_N30 2 " "Info: 19: + IC(0.000 ns) + CELL(0.146 ns) = 4.674 ns; Loc. = LCCOMB_X57_Y27_N30; Fanout = 2; COMB Node = 'contador\[15\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { contador[14]~61 contador[15]~63 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.745 ns contador\[16\]~65 20 COMB LCCOMB_X57_Y26_N0 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.745 ns; Loc. = LCCOMB_X57_Y26_N0; Fanout = 2; COMB Node = 'contador\[16\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[15]~63 contador[16]~65 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.816 ns contador\[17\]~67 21 COMB LCCOMB_X57_Y26_N2 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.816 ns; Loc. = LCCOMB_X57_Y26_N2; Fanout = 2; COMB Node = 'contador\[17\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[16]~65 contador[17]~67 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.887 ns contador\[18\]~69 22 COMB LCCOMB_X57_Y26_N4 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.887 ns; Loc. = LCCOMB_X57_Y26_N4; Fanout = 2; COMB Node = 'contador\[18\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[17]~67 contador[18]~69 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.958 ns contador\[19\]~71 23 COMB LCCOMB_X57_Y26_N6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.958 ns; Loc. = LCCOMB_X57_Y26_N6; Fanout = 2; COMB Node = 'contador\[19\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[18]~69 contador[19]~71 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.029 ns contador\[20\]~73 24 COMB LCCOMB_X57_Y26_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.029 ns; Loc. = LCCOMB_X57_Y26_N8; Fanout = 2; COMB Node = 'contador\[20\]~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[19]~71 contador[20]~73 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.100 ns contador\[21\]~75 25 COMB LCCOMB_X57_Y26_N10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.100 ns; Loc. = LCCOMB_X57_Y26_N10; Fanout = 2; COMB Node = 'contador\[21\]~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[20]~73 contador[21]~75 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.171 ns contador\[22\]~77 26 COMB LCCOMB_X57_Y26_N12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.171 ns; Loc. = LCCOMB_X57_Y26_N12; Fanout = 2; COMB Node = 'contador\[22\]~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[21]~75 contador[22]~77 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.330 ns contador\[23\]~79 27 COMB LCCOMB_X57_Y26_N14 2 " "Info: 27: + IC(0.000 ns) + CELL(0.159 ns) = 5.330 ns; Loc. = LCCOMB_X57_Y26_N14; Fanout = 2; COMB Node = 'contador\[23\]~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { contador[22]~77 contador[23]~79 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.401 ns contador\[24\]~81 28 COMB LCCOMB_X57_Y26_N16 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 5.401 ns; Loc. = LCCOMB_X57_Y26_N16; Fanout = 2; COMB Node = 'contador\[24\]~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[23]~79 contador[24]~81 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.472 ns contador\[25\]~83 29 COMB LCCOMB_X57_Y26_N18 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.472 ns; Loc. = LCCOMB_X57_Y26_N18; Fanout = 2; COMB Node = 'contador\[25\]~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[24]~81 contador[25]~83 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.543 ns contador\[26\]~85 30 COMB LCCOMB_X57_Y26_N20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.543 ns; Loc. = LCCOMB_X57_Y26_N20; Fanout = 2; COMB Node = 'contador\[26\]~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[25]~83 contador[26]~85 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.614 ns contador\[27\]~87 31 COMB LCCOMB_X57_Y26_N22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.614 ns; Loc. = LCCOMB_X57_Y26_N22; Fanout = 2; COMB Node = 'contador\[27\]~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[26]~85 contador[27]~87 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.685 ns contador\[28\]~89 32 COMB LCCOMB_X57_Y26_N24 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 5.685 ns; Loc. = LCCOMB_X57_Y26_N24; Fanout = 2; COMB Node = 'contador\[28\]~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[27]~87 contador[28]~89 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.756 ns contador\[29\]~91 33 COMB LCCOMB_X57_Y26_N26 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 5.756 ns; Loc. = LCCOMB_X57_Y26_N26; Fanout = 2; COMB Node = 'contador\[29\]~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[28]~89 contador[29]~91 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.827 ns contador\[30\]~93 34 COMB LCCOMB_X57_Y26_N28 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 5.827 ns; Loc. = LCCOMB_X57_Y26_N28; Fanout = 1; COMB Node = 'contador\[30\]~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[29]~91 contador[30]~93 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.237 ns contador\[31\]~94 35 COMB LCCOMB_X57_Y26_N30 1 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 6.237 ns; Loc. = LCCOMB_X57_Y26_N30; Fanout = 1; COMB Node = 'contador\[31\]~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { contador[30]~93 contador[31]~94 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.321 ns contador\[31\] 36 REG LCFF_X57_Y26_N31 2 " "Info: 36: + IC(0.000 ns) + CELL(0.084 ns) = 6.321 ns; Loc. = LCFF_X57_Y26_N31; Fanout = 2; REG Node = 'contador\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { contador[31]~94 contador[31] } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.693 ns ( 58.42 % ) " "Info: Total cell delay = 3.693 ns ( 58.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.628 ns ( 41.58 % ) " "Info: Total interconnect delay = 2.628 ns ( 41.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.321 ns" { UNI[2] always4~0 always4~1 contador[0]~33 contador[1]~35 contador[2]~37 contador[3]~39 contador[4]~41 contador[5]~43 contador[6]~45 contador[7]~47 contador[8]~49 contador[9]~51 contador[10]~53 contador[11]~55 contador[12]~57 contador[13]~59 contador[14]~61 contador[15]~63 contador[16]~65 contador[17]~67 contador[18]~69 contador[19]~71 contador[20]~73 contador[21]~75 contador[22]~77 contador[23]~79 contador[24]~81 contador[25]~83 contador[26]~85 contador[27]~87 contador[28]~89 contador[29]~91 contador[30]~93 contador[31]~94 contador[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.321 ns" { UNI[2] {} always4~0 {} always4~1 {} contador[0]~33 {} contador[1]~35 {} contador[2]~37 {} contador[3]~39 {} contador[4]~41 {} contador[5]~43 {} contador[6]~45 {} contador[7]~47 {} contador[8]~49 {} contador[9]~51 {} contador[10]~53 {} contador[11]~55 {} contador[12]~57 {} contador[13]~59 {} contador[14]~61 {} contador[15]~63 {} contador[16]~65 {} contador[17]~67 {} contador[18]~69 {} contador[19]~71 {} contador[20]~73 {} contador[21]~75 {} contador[22]~77 {} contador[23]~79 {} contador[24]~81 {} contador[25]~83 {} contador[26]~85 {} contador[27]~87 {} contador[28]~89 {} contador[29]~91 {} contador[30]~93 {} contador[31]~94 {} contador[31] {} } { 0.000ns 0.385ns 0.245ns 1.998ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.030 ns - Smallest " "Info: - Smallest clock skew is -0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.622 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 67 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 67; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 2.622 ns contador\[31\] 3 REG LCFF_X57_Y26_N31 2 " "Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 2.622 ns; Loc. = LCFF_X57_Y26_N31; Fanout = 2; REG Node = 'contador\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLOCK_27~clkctrl contador[31] } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.82 % ) " "Info: Total cell delay = 1.516 ns ( 57.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.106 ns ( 42.18 % ) " "Info: Total interconnect delay = 1.106 ns ( 42.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { CLOCK_27 CLOCK_27~clkctrl contador[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} contador[31] {} } { 0.000ns 0.000ns 0.113ns 0.993ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.652 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 67 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 67; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.652 ns UNI\[2\] 3 REG LCFF_X29_Y7_N21 12 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X29_Y7_N21; Fanout = 12; REG Node = 'UNI\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CLOCK_27~clkctrl UNI[2] } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.16 % ) " "Info: Total cell delay = 1.516 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { CLOCK_27 CLOCK_27~clkctrl UNI[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} UNI[2] {} } { 0.000ns 0.000ns 0.113ns 1.023ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { CLOCK_27 CLOCK_27~clkctrl contador[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} contador[31] {} } { 0.000ns 0.000ns 0.113ns 0.993ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { CLOCK_27 CLOCK_27~clkctrl UNI[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} UNI[2] {} } { 0.000ns 0.000ns 0.113ns 1.023ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.321 ns" { UNI[2] always4~0 always4~1 contador[0]~33 contador[1]~35 contador[2]~37 contador[3]~39 contador[4]~41 contador[5]~43 contador[6]~45 contador[7]~47 contador[8]~49 contador[9]~51 contador[10]~53 contador[11]~55 contador[12]~57 contador[13]~59 contador[14]~61 contador[15]~63 contador[16]~65 contador[17]~67 contador[18]~69 contador[19]~71 contador[20]~73 contador[21]~75 contador[22]~77 contador[23]~79 contador[24]~81 contador[25]~83 contador[26]~85 contador[27]~87 contador[28]~89 contador[29]~91 contador[30]~93 contador[31]~94 contador[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.321 ns" { UNI[2] {} always4~0 {} always4~1 {} contador[0]~33 {} contador[1]~35 {} contador[2]~37 {} contador[3]~39 {} contador[4]~41 {} contador[5]~43 {} contador[6]~45 {} contador[7]~47 {} contador[8]~49 {} contador[9]~51 {} contador[10]~53 {} contador[11]~55 {} contador[12]~57 {} contador[13]~59 {} contador[14]~61 {} contador[15]~63 {} contador[16]~65 {} contador[17]~67 {} contador[18]~69 {} contador[19]~71 {} contador[20]~73 {} contador[21]~75 {} contador[22]~77 {} contador[23]~79 {} contador[24]~81 {} contador[25]~83 {} contador[26]~85 {} contador[27]~87 {} contador[28]~89 {} contador[29]~91 {} contador[30]~93 {} contador[31]~94 {} contador[31] {} } { 0.000ns 0.385ns 0.245ns 1.998ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { CLOCK_27 CLOCK_27~clkctrl contador[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} contador[31] {} } { 0.000ns 0.000ns 0.113ns 0.993ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { CLOCK_27 CLOCK_27~clkctrl UNI[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} UNI[2] {} } { 0.000ns 0.000ns 0.113ns 1.023ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "contador\[31\] SW\[1\] CLOCK_27 6.839 ns register " "Info: tsu for register \"contador\[31\]\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_27\") is 6.839 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.497 ns + Longest pin register " "Info: + Longest pin to register delay is 9.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 5; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.399 ns) + CELL(0.438 ns) 3.836 ns always4~0 2 COMB LCCOMB_X29_Y7_N0 1 " "Info: 2: + IC(2.399 ns) + CELL(0.438 ns) = 3.836 ns; Loc. = LCCOMB_X29_Y7_N0; Fanout = 1; COMB Node = 'always4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { SW[1] always4~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 4.231 ns always4~1 3 COMB LCCOMB_X29_Y7_N2 2 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 4.231 ns; Loc. = LCCOMB_X29_Y7_N2; Fanout = 2; COMB Node = 'always4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { always4~0 always4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.998 ns) + CELL(0.393 ns) 6.622 ns contador\[0\]~33 4 COMB LCCOMB_X57_Y27_N0 2 " "Info: 4: + IC(1.998 ns) + CELL(0.393 ns) = 6.622 ns; Loc. = LCCOMB_X57_Y27_N0; Fanout = 2; COMB Node = 'contador\[0\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { always4~1 contador[0]~33 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.693 ns contador\[1\]~35 5 COMB LCCOMB_X57_Y27_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 6.693 ns; Loc. = LCCOMB_X57_Y27_N2; Fanout = 2; COMB Node = 'contador\[1\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[0]~33 contador[1]~35 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.764 ns contador\[2\]~37 6 COMB LCCOMB_X57_Y27_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 6.764 ns; Loc. = LCCOMB_X57_Y27_N4; Fanout = 2; COMB Node = 'contador\[2\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[1]~35 contador[2]~37 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.835 ns contador\[3\]~39 7 COMB LCCOMB_X57_Y27_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 6.835 ns; Loc. = LCCOMB_X57_Y27_N6; Fanout = 2; COMB Node = 'contador\[3\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[2]~37 contador[3]~39 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.906 ns contador\[4\]~41 8 COMB LCCOMB_X57_Y27_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.906 ns; Loc. = LCCOMB_X57_Y27_N8; Fanout = 2; COMB Node = 'contador\[4\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[3]~39 contador[4]~41 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.977 ns contador\[5\]~43 9 COMB LCCOMB_X57_Y27_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.977 ns; Loc. = LCCOMB_X57_Y27_N10; Fanout = 2; COMB Node = 'contador\[5\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[4]~41 contador[5]~43 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.048 ns contador\[6\]~45 10 COMB LCCOMB_X57_Y27_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.048 ns; Loc. = LCCOMB_X57_Y27_N12; Fanout = 2; COMB Node = 'contador\[6\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[5]~43 contador[6]~45 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.207 ns contador\[7\]~47 11 COMB LCCOMB_X57_Y27_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 7.207 ns; Loc. = LCCOMB_X57_Y27_N14; Fanout = 2; COMB Node = 'contador\[7\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { contador[6]~45 contador[7]~47 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.278 ns contador\[8\]~49 12 COMB LCCOMB_X57_Y27_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.278 ns; Loc. = LCCOMB_X57_Y27_N16; Fanout = 2; COMB Node = 'contador\[8\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[7]~47 contador[8]~49 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.349 ns contador\[9\]~51 13 COMB LCCOMB_X57_Y27_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.349 ns; Loc. = LCCOMB_X57_Y27_N18; Fanout = 2; COMB Node = 'contador\[9\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[8]~49 contador[9]~51 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.420 ns contador\[10\]~53 14 COMB LCCOMB_X57_Y27_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 7.420 ns; Loc. = LCCOMB_X57_Y27_N20; Fanout = 2; COMB Node = 'contador\[10\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[9]~51 contador[10]~53 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.491 ns contador\[11\]~55 15 COMB LCCOMB_X57_Y27_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.491 ns; Loc. = LCCOMB_X57_Y27_N22; Fanout = 2; COMB Node = 'contador\[11\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[10]~53 contador[11]~55 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.562 ns contador\[12\]~57 16 COMB LCCOMB_X57_Y27_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.562 ns; Loc. = LCCOMB_X57_Y27_N24; Fanout = 2; COMB Node = 'contador\[12\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[11]~55 contador[12]~57 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.633 ns contador\[13\]~59 17 COMB LCCOMB_X57_Y27_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.633 ns; Loc. = LCCOMB_X57_Y27_N26; Fanout = 2; COMB Node = 'contador\[13\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[12]~57 contador[13]~59 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.704 ns contador\[14\]~61 18 COMB LCCOMB_X57_Y27_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.704 ns; Loc. = LCCOMB_X57_Y27_N28; Fanout = 2; COMB Node = 'contador\[14\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[13]~59 contador[14]~61 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 7.850 ns contador\[15\]~63 19 COMB LCCOMB_X57_Y27_N30 2 " "Info: 19: + IC(0.000 ns) + CELL(0.146 ns) = 7.850 ns; Loc. = LCCOMB_X57_Y27_N30; Fanout = 2; COMB Node = 'contador\[15\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { contador[14]~61 contador[15]~63 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.921 ns contador\[16\]~65 20 COMB LCCOMB_X57_Y26_N0 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.921 ns; Loc. = LCCOMB_X57_Y26_N0; Fanout = 2; COMB Node = 'contador\[16\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[15]~63 contador[16]~65 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.992 ns contador\[17\]~67 21 COMB LCCOMB_X57_Y26_N2 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 7.992 ns; Loc. = LCCOMB_X57_Y26_N2; Fanout = 2; COMB Node = 'contador\[17\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[16]~65 contador[17]~67 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.063 ns contador\[18\]~69 22 COMB LCCOMB_X57_Y26_N4 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.063 ns; Loc. = LCCOMB_X57_Y26_N4; Fanout = 2; COMB Node = 'contador\[18\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[17]~67 contador[18]~69 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.134 ns contador\[19\]~71 23 COMB LCCOMB_X57_Y26_N6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.134 ns; Loc. = LCCOMB_X57_Y26_N6; Fanout = 2; COMB Node = 'contador\[19\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[18]~69 contador[19]~71 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.205 ns contador\[20\]~73 24 COMB LCCOMB_X57_Y26_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.205 ns; Loc. = LCCOMB_X57_Y26_N8; Fanout = 2; COMB Node = 'contador\[20\]~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[19]~71 contador[20]~73 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.276 ns contador\[21\]~75 25 COMB LCCOMB_X57_Y26_N10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.276 ns; Loc. = LCCOMB_X57_Y26_N10; Fanout = 2; COMB Node = 'contador\[21\]~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[20]~73 contador[21]~75 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.347 ns contador\[22\]~77 26 COMB LCCOMB_X57_Y26_N12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 8.347 ns; Loc. = LCCOMB_X57_Y26_N12; Fanout = 2; COMB Node = 'contador\[22\]~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[21]~75 contador[22]~77 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.506 ns contador\[23\]~79 27 COMB LCCOMB_X57_Y26_N14 2 " "Info: 27: + IC(0.000 ns) + CELL(0.159 ns) = 8.506 ns; Loc. = LCCOMB_X57_Y26_N14; Fanout = 2; COMB Node = 'contador\[23\]~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { contador[22]~77 contador[23]~79 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.577 ns contador\[24\]~81 28 COMB LCCOMB_X57_Y26_N16 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 8.577 ns; Loc. = LCCOMB_X57_Y26_N16; Fanout = 2; COMB Node = 'contador\[24\]~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[23]~79 contador[24]~81 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.648 ns contador\[25\]~83 29 COMB LCCOMB_X57_Y26_N18 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 8.648 ns; Loc. = LCCOMB_X57_Y26_N18; Fanout = 2; COMB Node = 'contador\[25\]~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[24]~81 contador[25]~83 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.719 ns contador\[26\]~85 30 COMB LCCOMB_X57_Y26_N20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 8.719 ns; Loc. = LCCOMB_X57_Y26_N20; Fanout = 2; COMB Node = 'contador\[26\]~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[25]~83 contador[26]~85 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.790 ns contador\[27\]~87 31 COMB LCCOMB_X57_Y26_N22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 8.790 ns; Loc. = LCCOMB_X57_Y26_N22; Fanout = 2; COMB Node = 'contador\[27\]~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[26]~85 contador[27]~87 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.861 ns contador\[28\]~89 32 COMB LCCOMB_X57_Y26_N24 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 8.861 ns; Loc. = LCCOMB_X57_Y26_N24; Fanout = 2; COMB Node = 'contador\[28\]~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[27]~87 contador[28]~89 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.932 ns contador\[29\]~91 33 COMB LCCOMB_X57_Y26_N26 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 8.932 ns; Loc. = LCCOMB_X57_Y26_N26; Fanout = 2; COMB Node = 'contador\[29\]~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[28]~89 contador[29]~91 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.003 ns contador\[30\]~93 34 COMB LCCOMB_X57_Y26_N28 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 9.003 ns; Loc. = LCCOMB_X57_Y26_N28; Fanout = 1; COMB Node = 'contador\[30\]~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { contador[29]~91 contador[30]~93 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.413 ns contador\[31\]~94 35 COMB LCCOMB_X57_Y26_N30 1 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 9.413 ns; Loc. = LCCOMB_X57_Y26_N30; Fanout = 1; COMB Node = 'contador\[31\]~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { contador[30]~93 contador[31]~94 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.497 ns contador\[31\] 36 REG LCFF_X57_Y26_N31 2 " "Info: 36: + IC(0.000 ns) + CELL(0.084 ns) = 9.497 ns; Loc. = LCFF_X57_Y26_N31; Fanout = 2; REG Node = 'contador\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { contador[31]~94 contador[31] } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.855 ns ( 51.12 % ) " "Info: Total cell delay = 4.855 ns ( 51.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.642 ns ( 48.88 % ) " "Info: Total interconnect delay = 4.642 ns ( 48.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.497 ns" { SW[1] always4~0 always4~1 contador[0]~33 contador[1]~35 contador[2]~37 contador[3]~39 contador[4]~41 contador[5]~43 contador[6]~45 contador[7]~47 contador[8]~49 contador[9]~51 contador[10]~53 contador[11]~55 contador[12]~57 contador[13]~59 contador[14]~61 contador[15]~63 contador[16]~65 contador[17]~67 contador[18]~69 contador[19]~71 contador[20]~73 contador[21]~75 contador[22]~77 contador[23]~79 contador[24]~81 contador[25]~83 contador[26]~85 contador[27]~87 contador[28]~89 contador[29]~91 contador[30]~93 contador[31]~94 contador[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.497 ns" { SW[1] {} SW[1]~combout {} always4~0 {} always4~1 {} contador[0]~33 {} contador[1]~35 {} contador[2]~37 {} contador[3]~39 {} contador[4]~41 {} contador[5]~43 {} contador[6]~45 {} contador[7]~47 {} contador[8]~49 {} contador[9]~51 {} contador[10]~53 {} contador[11]~55 {} contador[12]~57 {} contador[13]~59 {} contador[14]~61 {} contador[15]~63 {} contador[16]~65 {} contador[17]~67 {} contador[18]~69 {} contador[19]~71 {} contador[20]~73 {} contador[21]~75 {} contador[22]~77 {} contador[23]~79 {} contador[24]~81 {} contador[25]~83 {} contador[26]~85 {} contador[27]~87 {} contador[28]~89 {} contador[29]~91 {} contador[30]~93 {} contador[31]~94 {} contador[31] {} } { 0.000ns 0.000ns 2.399ns 0.245ns 1.998ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.622 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to destination register is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 67 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 67; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 2.622 ns contador\[31\] 3 REG LCFF_X57_Y26_N31 2 " "Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 2.622 ns; Loc. = LCFF_X57_Y26_N31; Fanout = 2; REG Node = 'contador\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLOCK_27~clkctrl contador[31] } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.82 % ) " "Info: Total cell delay = 1.516 ns ( 57.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.106 ns ( 42.18 % ) " "Info: Total interconnect delay = 1.106 ns ( 42.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { CLOCK_27 CLOCK_27~clkctrl contador[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} contador[31] {} } { 0.000ns 0.000ns 0.113ns 0.993ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.497 ns" { SW[1] always4~0 always4~1 contador[0]~33 contador[1]~35 contador[2]~37 contador[3]~39 contador[4]~41 contador[5]~43 contador[6]~45 contador[7]~47 contador[8]~49 contador[9]~51 contador[10]~53 contador[11]~55 contador[12]~57 contador[13]~59 contador[14]~61 contador[15]~63 contador[16]~65 contador[17]~67 contador[18]~69 contador[19]~71 contador[20]~73 contador[21]~75 contador[22]~77 contador[23]~79 contador[24]~81 contador[25]~83 contador[26]~85 contador[27]~87 contador[28]~89 contador[29]~91 contador[30]~93 contador[31]~94 contador[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.497 ns" { SW[1] {} SW[1]~combout {} always4~0 {} always4~1 {} contador[0]~33 {} contador[1]~35 {} contador[2]~37 {} contador[3]~39 {} contador[4]~41 {} contador[5]~43 {} contador[6]~45 {} contador[7]~47 {} contador[8]~49 {} contador[9]~51 {} contador[10]~53 {} contador[11]~55 {} contador[12]~57 {} contador[13]~59 {} contador[14]~61 {} contador[15]~63 {} contador[16]~65 {} contador[17]~67 {} contador[18]~69 {} contador[19]~71 {} contador[20]~73 {} contador[21]~75 {} contador[22]~77 {} contador[23]~79 {} contador[24]~81 {} contador[25]~83 {} contador[26]~85 {} contador[27]~87 {} contador[28]~89 {} contador[29]~91 {} contador[30]~93 {} contador[31]~94 {} contador[31] {} } { 0.000ns 0.000ns 2.399ns 0.245ns 1.998ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { CLOCK_27 CLOCK_27~clkctrl contador[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} contador[31] {} } { 0.000ns 0.000ns 0.113ns 0.993ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 LEDG\[1\] LEDG\[1\]~reg0 8.169 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"LEDG\[1\]\" through register \"LEDG\[1\]~reg0\" is 8.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.642 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to source register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 67 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 67; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.642 ns LEDG\[1\]~reg0 3 REG LCFF_X58_Y23_N19 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X58_Y23_N19; Fanout = 2; REG Node = 'LEDG\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK_27~clkctrl LEDG[1]~reg0 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.38 % ) " "Info: Total cell delay = 1.516 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { CLOCK_27 CLOCK_27~clkctrl LEDG[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} LEDG[1]~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 78 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.277 ns + Longest register pin " "Info: + Longest register to pin delay is 5.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDG\[1\]~reg0 1 REG LCFF_X58_Y23_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y23_N19; Fanout = 2; REG Node = 'LEDG\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1]~reg0 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.469 ns) + CELL(2.808 ns) 5.277 ns LEDG\[1\] 2 PIN PIN_AF22 0 " "Info: 2: + IC(2.469 ns) + CELL(2.808 ns) = 5.277 ns; Loc. = PIN_AF22; Fanout = 0; PIN Node = 'LEDG\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { LEDG[1]~reg0 LEDG[1] } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 53.21 % ) " "Info: Total cell delay = 2.808 ns ( 53.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.469 ns ( 46.79 % ) " "Info: Total interconnect delay = 2.469 ns ( 46.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { LEDG[1]~reg0 LEDG[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { LEDG[1]~reg0 {} LEDG[1] {} } { 0.000ns 2.469ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { CLOCK_27 CLOCK_27~clkctrl LEDG[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} LEDG[1]~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { LEDG[1]~reg0 LEDG[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { LEDG[1]~reg0 {} LEDG[1] {} } { 0.000ns 2.469ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "modo.limpeza_padrao SW\[1\] CLOCK_27 0.586 ns register " "Info: th for register \"modo.limpeza_padrao\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_27\") is 0.586 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.642 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 67 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 67; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.642 ns modo.limpeza_padrao 3 REG LCFF_X58_Y23_N9 6 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X58_Y23_N9; Fanout = 6; REG Node = 'modo.limpeza_padrao'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK_27~clkctrl modo.limpeza_padrao } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.38 % ) " "Info: Total cell delay = 1.516 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { CLOCK_27 CLOCK_27~clkctrl modo.limpeza_padrao } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} modo.limpeza_padrao {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.322 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 5; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.150 ns) 2.238 ns modo.limpeza_padrao~0 2 COMB LCCOMB_X58_Y23_N8 1 " "Info: 2: + IC(1.089 ns) + CELL(0.150 ns) = 2.238 ns; Loc. = LCCOMB_X58_Y23_N8; Fanout = 1; COMB Node = 'modo.limpeza_padrao~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { SW[1] modo.limpeza_padrao~0 } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.322 ns modo.limpeza_padrao 3 REG LCFF_X58_Y23_N9 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.322 ns; Loc. = LCFF_X58_Y23_N9; Fanout = 6; REG Node = 'modo.limpeza_padrao'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { modo.limpeza_padrao~0 modo.limpeza_padrao } "NODE_NAME" } } { "db/washing_machine.v" "" { Text "C:/Users/aluno/Desktop/Projeto-CL2-master/db/washing_machine.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 53.10 % ) " "Info: Total cell delay = 1.233 ns ( 53.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.089 ns ( 46.90 % ) " "Info: Total interconnect delay = 1.089 ns ( 46.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { SW[1] modo.limpeza_padrao~0 modo.limpeza_padrao } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.322 ns" { SW[1] {} SW[1]~combout {} modo.limpeza_padrao~0 {} modo.limpeza_padrao {} } { 0.000ns 0.000ns 1.089ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { CLOCK_27 CLOCK_27~clkctrl modo.limpeza_padrao } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} modo.limpeza_padrao {} } { 0.000ns 0.000ns 0.113ns 1.013ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { SW[1] modo.limpeza_padrao~0 modo.limpeza_padrao } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.322 ns" { SW[1] {} SW[1]~combout {} modo.limpeza_padrao~0 {} modo.limpeza_padrao {} } { 0.000ns 0.000ns 1.089ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 16:19:45 2018 " "Info: Processing ended: Fri Jun 08 16:19:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 16:19:45 2018 " "Info: Processing started: Fri Jun 08 16:19:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off washing_machine -c washing_machine " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off washing_machine -c washing_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "washing_machine.vo washing_machine_v.sdo C:/Users/aluno/Desktop/Projeto-CL2-master/simulation/modelsim/ simulation " "Info: Generated files \"washing_machine.vo\" and \"washing_machine_v.sdo\" in directory \"C:/Users/aluno/Desktop/Projeto-CL2-master/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 16:19:46 2018 " "Info: Processing ended: Fri Jun 08 16:19:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Info: Quartus II Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
