// Seed: 2744675011
module module_0 (
    input uwire id_0,
    input tri   id_1,
    input uwire id_2
);
  logic id_4;
  logic id_5;
  ;
  assign module_1.id_3 = 0;
  wire [1 : -1] id_6;
  parameter id_7 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output logic id_2,
    output uwire id_3,
    input tri1 id_4
);
  assign id_2 = id_0;
  initial begin : LABEL_0
    if (1 - -1) begin : LABEL_1
      $signed(13);
      ;
    end
  end
  always @(posedge ~id_1) id_2 <= id_4;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0
  );
endmodule
