# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# File: C:\Users\HPz420\Documents\GitHub\Doug Gilliland\MultiComp\MultiComp_On_RETRO-EP4CE15\UK101_41K\uk101_41kRAM.csv
# Generated on: Sun Jul 18 07:30:38 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation,Weak Pull-Up Resistor
clk,Input,PIN_T2,2,B2_N0,PIN_T2,3.3-V LVTTL,,,,,,
driveLED,Output,PIN_E4,1,B1_N0,PIN_E4,3.3-V LVTTL,,,,,,
fpgaCts,Input,PIN_A13,7,B7_N1,PIN_A13,3.3-V LVTTL,,,,,,
fpgaRts,Output,PIN_A10,8,B8_N0,PIN_A10,3.3-V LVTTL,,,,,,
fpgaRx,Input,PIN_B13,7,B7_N1,PIN_B13,3.3-V LVTTL,,,,,,on
fpgaTx,Output,PIN_B10,8,B8_N0,PIN_B10,3.3-V LVTTL,,,,,,
n_reset,Input,PIN_W13,4,B4_N1,PIN_W13,3.3-V LVTTL,,,,,,on
n_sdRamCas,Output,PIN_AA4,3,B3_N1,PIN_AA4,3.3-V LVTTL,,,,,,
n_sdRamCe,Output,PIN_AA3,3,B3_N1,PIN_AA3,3.3-V LVTTL,,,,,,
n_sdRamRas,Output,PIN_AB3,3,B3_N1,PIN_AB3,3.3-V LVTTL,,,,,,
n_sdRamWe,Output,PIN_AB4,3,B3_N1,PIN_AB4,3.3-V LVTTL,,,,,,
n_sRamCS,Output,PIN_F1,1,B1_N0,PIN_F1,3.3-V LVTTL,,,,,,
n_sRamOE,Output,PIN_J2,1,B1_N1,PIN_J2,3.3-V LVTTL,,,,,,
n_sRamWE,Output,PIN_B4,8,B8_N1,PIN_B4,3.3-V LVTTL,,,,,,
ps2Clk,Input,PIN_R1,2,B2_N0,PIN_R1,3.3-V LVTTL,,,,,,on
ps2Data,Input,PIN_R2,2,B2_N0,PIN_R2,3.3-V LVTTL,,,,,,on
sdCS,Output,PIN_B19,7,B7_N0,PIN_B19,3.3-V LVTTL,,,,,,
sdMISO,Input,PIN_A20,7,B7_N0,PIN_A20,3.3-V LVTTL,,,,,,on
sdMOSI,Output,PIN_A19,7,B7_N0,PIN_A19,3.3-V LVTTL,,,,,,
sdRamAddr[14],Output,PIN_W2,2,B2_N1,PIN_W2,3.3-V LVTTL,,,,,,
sdRamAddr[13],Output,PIN_Y1,2,B2_N1,PIN_Y1,3.3-V LVTTL,,,,,,
sdRamAddr[12],Output,PIN_V6,3,B3_N1,PIN_V6,3.3-V LVTTL,,,,,,
sdRamAddr[11],Output,PIN_Y4,3,B3_N1,PIN_Y4,3.3-V LVTTL,,,,,,
sdRamAddr[10],Output,PIN_W1,2,B2_N1,PIN_W1,3.3-V LVTTL,,,,,,
sdRamAddr[9],Output,PIN_V5,3,B3_N1,PIN_V5,3.3-V LVTTL,,,,,,
sdRamAddr[8],Output,PIN_Y3,3,B3_N1,PIN_Y3,3.3-V LVTTL,,,,,,
sdRamAddr[7],Output,PIN_AA1,2,B2_N1,PIN_AA1,3.3-V LVTTL,,,,,,
sdRamAddr[6],Output,PIN_Y2,2,B2_N1,PIN_Y2,3.3-V LVTTL,,,,,,
sdRamAddr[5],Output,PIN_V4,2,B2_N1,PIN_V4,3.3-V LVTTL,,,,,,
sdRamAddr[4],Output,PIN_V3,2,B2_N1,PIN_V3,3.3-V LVTTL,,,,,,
sdRamAddr[3],Output,PIN_U1,2,B2_N0,PIN_U1,3.3-V LVTTL,,,,,,
sdRamAddr[2],Output,PIN_U2,2,B2_N0,PIN_U2,3.3-V LVTTL,,,,,,
sdRamAddr[1],Output,PIN_V1,2,B2_N0,PIN_V1,3.3-V LVTTL,,,,,,
sdRamAddr[0],Output,PIN_V2,2,B2_N0,PIN_V2,3.3-V LVTTL,,,,,,
sdRamClk,Output,PIN_Y6,3,B3_N1,PIN_Y6,3.3-V LVTTL,,,,,,
sdRamClkEn,Output,PIN_W6,3,B3_N1,PIN_W6,3.3-V LVTTL,,,,,,
sdRamData[15],Input,PIN_V11,3,B3_N0,PIN_V11,3.3-V LVTTL,,,,,,
sdRamData[14],Input,PIN_W10,3,B3_N0,PIN_W10,3.3-V LVTTL,,,,,,
sdRamData[13],Input,PIN_Y10,3,B3_N0,PIN_Y10,3.3-V LVTTL,,,,,,
sdRamData[12],Input,PIN_V10,3,B3_N0,PIN_V10,3.3-V LVTTL,,,,,,
sdRamData[11],Input,PIN_V9,3,B3_N0,PIN_V9,3.3-V LVTTL,,,,,,
sdRamData[10],Input,PIN_Y8,3,B3_N0,PIN_Y8,3.3-V LVTTL,,,,,,
sdRamData[9],Input,PIN_W8,3,B3_N0,PIN_W8,3.3-V LVTTL,,,,,,
sdRamData[8],Input,PIN_Y7,3,B3_N0,PIN_Y7,3.3-V LVTTL,,,,,,
sdRamData[7],Input,PIN_AB5,3,B3_N1,PIN_AB5,3.3-V LVTTL,,,,,,
sdRamData[6],Input,PIN_AA7,3,B3_N0,PIN_AA7,3.3-V LVTTL,,,,,,
sdRamData[5],Input,PIN_AB7,3,B3_N0,PIN_AB7,3.3-V LVTTL,,,,,,
sdRamData[4],Input,PIN_AA8,3,B3_N0,PIN_AA8,3.3-V LVTTL,,,,,,
sdRamData[3],Input,PIN_AB8,3,B3_N0,PIN_AB8,3.3-V LVTTL,,,,,,
sdRamData[2],Input,PIN_AA9,3,B3_N0,PIN_AA9,3.3-V LVTTL,,,,,,
sdRamData[1],Input,PIN_AB9,3,B3_N0,PIN_AB9,3.3-V LVTTL,,,,,,
sdRamData[0],Input,PIN_AA10,3,B3_N0,PIN_AA10,3.3-V LVTTL,,,,,,
sdSCLK,Output,PIN_B20,7,B7_N0,PIN_B20,3.3-V LVTTL,,,,,,
sramAddress[19],Output,PIN_C4,8,B8_N1,PIN_C4,3.3-V LVTTL,,,,,,
sramAddress[18],Output,PIN_B5,8,B8_N1,PIN_B5,3.3-V LVTTL,,,,,,
sramAddress[17],Output,PIN_B6,8,B8_N0,PIN_B6,3.3-V LVTTL,,,,,,
sramAddress[16],Output,PIN_B7,8,B8_N0,PIN_B7,3.3-V LVTTL,,,,,,
sramAddress[15],Output,PIN_A8,8,B8_N0,PIN_A8,3.3-V LVTTL,,,,,,
sramAddress[14],Output,PIN_A7,8,B8_N0,PIN_A7,3.3-V LVTTL,,,,,,
sramAddress[13],Output,PIN_A6,8,B8_N0,PIN_A6,3.3-V LVTTL,,,,,,
sramAddress[12],Output,PIN_A5,8,B8_N0,PIN_A5,3.3-V LVTTL,,,,,,
sramAddress[11],Output,PIN_C3,8,B8_N1,PIN_C3,3.3-V LVTTL,,,,,,
sramAddress[10],Output,PIN_A4,8,B8_N1,PIN_A4,3.3-V LVTTL,,,,,,
sramAddress[9],Output,PIN_A3,8,B8_N1,PIN_A3,3.3-V LVTTL,,,,,,
sramAddress[8],Output,PIN_H2,1,B1_N1,PIN_H2,3.3-V LVTTL,,,,,,
sramAddress[7],Output,PIN_M2,2,B2_N0,PIN_M2,3.3-V LVTTL,,,,,,
sramAddress[6],Output,PIN_N2,2,B2_N0,PIN_N2,3.3-V LVTTL,,,,,,
sramAddress[5],Output,PIN_P2,2,B2_N0,PIN_P2,3.3-V LVTTL,,,,,,
sramAddress[4],Output,PIN_P1,2,B2_N0,PIN_P1,3.3-V LVTTL,,,,,,
sramAddress[3],Output,PIN_N1,2,B2_N0,PIN_N1,3.3-V LVTTL,,,,,,
sramAddress[2],Output,PIN_M1,2,B2_N0,PIN_M1,3.3-V LVTTL,,,,,,
sramAddress[1],Output,PIN_J1,1,B1_N1,PIN_J1,3.3-V LVTTL,,,,,,
sramAddress[0],Output,PIN_H1,1,B1_N1,PIN_H1,3.3-V LVTTL,,,,,,
sramData[7],Bidir,PIN_F2,1,B1_N0,PIN_F2,3.3-V LVTTL,,,,,,
sramData[6],Bidir,PIN_D2,1,B1_N0,PIN_D2,3.3-V LVTTL,,,,,,
sramData[5],Bidir,PIN_C2,1,B1_N0,PIN_C2,3.3-V LVTTL,,,,,,
sramData[4],Bidir,PIN_B2,1,B1_N0,PIN_B2,3.3-V LVTTL,,,,,,
sramData[3],Bidir,PIN_B3,8,B8_N1,PIN_B3,3.3-V LVTTL,,,,,,
sramData[2],Bidir,PIN_B1,1,B1_N0,PIN_B1,3.3-V LVTTL,,,,,,
sramData[1],Bidir,PIN_C1,1,B1_N0,PIN_C1,3.3-V LVTTL,,,,,,
sramData[0],Bidir,PIN_E1,1,B1_N0,PIN_E1,3.3-V LVTTL,,,,,,
vgaBluHi,Output,PIN_A17,7,B7_N1,PIN_A17,3.3-V LVTTL,,,,,,
vgaBluLo,Output,PIN_B17,7,B7_N1,PIN_B17,3.3-V LVTTL,,,,,,
vgaGrnHi,Output,PIN_A16,7,B7_N1,PIN_A16,3.3-V LVTTL,,,,,,
vgaGrnLo,Output,PIN_B16,7,B7_N1,PIN_B16,3.3-V LVTTL,,,,,,
vgaHsync,Output,PIN_B18,7,B7_N0,PIN_B18,3.3-V LVTTL,,,,,,
vgaRedHi,Output,PIN_A15,7,B7_N1,PIN_A15,3.3-V LVTTL,,,,,,
vgaRedLo,Output,PIN_B15,7,B7_N1,PIN_B15,3.3-V LVTTL,,,,,,
vgaVsync,Output,PIN_A18,7,B7_N0,PIN_A18,3.3-V LVTTL,,,,,,
