<stg><name>lbus_fifo_write</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_3_mty_V), !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_2_mty_V), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_1_mty_V), !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_0_mty_V), !map !74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_err_V), !map !80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_err_V), !map !84

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_err_V), !map !88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_err_V), !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_eop_V), !map !96

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_eop_V), !map !100

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_eop_V), !map !104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_eop_V), !map !108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_sop_V), !map !112

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_sop_V), !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_sop_V), !map !120

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_sop_V), !map !124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_ena_V), !map !128

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_ena_V), !map !132

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_ena_V), !map !136

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_ena_V), !map !140

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_3_data_V), !map !144

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_2_data_V), !map !148

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_1_data_V), !map !152

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_0_data_V), !map !156

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="408">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecBitsMap(i408* %lbus_fifo_pkt_end), !map !160

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="544">
<![CDATA[
codeRepl:25  call void (...)* @_ssdm_op_SpecBitsMap(i544* %lbus_fifo), !map !215

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_fifo_we_V), !map !288

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_fifo_pkt_end_we_V), !map !292

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:28  call void (...)* @_ssdm_op_SpecBitsMap(i1* %error_V), !map !296

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:29  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @lbus_fifo_write_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:30  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln41"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="4" op_22_bw="4" op_23_bw="4" op_24_bw="4" op_25_bw="0" op_26_bw="32" op_27_bw="32" op_28_bw="0" op_29_bw="32" op_30_bw="32" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="0" op_39_bw="0">
<![CDATA[
codeRepl:31  call void (...)* @_ssdm_op_SpecInterface(i128* %lbus_0_data_V, i128* %lbus_1_data_V, i128* %lbus_2_data_V, i128* %lbus_3_data_V, i1* %lbus_0_ena_V, i1* %lbus_1_ena_V, i1* %lbus_2_ena_V, i1* %lbus_3_ena_V, i1* %lbus_0_sop_V, i1* %lbus_1_sop_V, i1* %lbus_2_sop_V, i1* %lbus_3_sop_V, i1* %lbus_0_eop_V, i1* %lbus_1_eop_V, i1* %lbus_2_eop_V, i1* %lbus_3_eop_V, i1* %lbus_0_err_V, i1* %lbus_1_err_V, i1* %lbus_2_err_V, i1* %lbus_3_err_V, i4* %lbus_0_mty_V, i4* %lbus_1_mty_V, i4* %lbus_2_mty_V, i4* %lbus_3_mty_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln42"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:32  call void (...)* @_ssdm_op_SpecInterface(i544* %lbus_fifo, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln43"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i1* %lbus_fifo_we_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln44"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="408" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:34  call void (...)* @_ssdm_op_SpecInterface(i408* %lbus_fifo_pkt_end, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln45"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:35  call void (...)* @_ssdm_op_SpecInterface(i1* %lbus_fifo_pkt_end_we_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln46"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:36  call void (...)* @_ssdm_op_SpecInterface(i1* %error_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln47"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:37  %lhs_V_20 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_0_ena_V)

]]></Node>
<StgValue><ssdm name="lhs_V_20"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:38  %rhs_V = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_0_err_V)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:39  %ret_V_50 = and i1 %lhs_V_20, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:40  %lhs_V_1 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_1_ena_V)

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:41  %rhs_V_1 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_1_err_V)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:42  %ret_V_51 = and i1 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:43  %lhs_V_3 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_2_ena_V)

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:44  %rhs_V_3 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_2_err_V)

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:45  %ret_V_52 = and i1 %lhs_V_3, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:46  %lhs_V_4 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_3_ena_V)

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:47  %rhs_V_5 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_3_err_V)

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:48  %ret_V_53 = and i1 %lhs_V_4, %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:49  %or_ln1356_1 = or i1 %ret_V_50, %ret_V_51

]]></Node>
<StgValue><ssdm name="or_ln1356_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:50  %or_ln1356_2 = or i1 %ret_V_52, %ret_V_53

]]></Node>
<StgValue><ssdm name="or_ln1356_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:51  %ret_V = or i1 %or_ln1356_2, %or_ln1356_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:52  call void @_ssdm_op_Write.ap_none.i1P(i1* %error_V, i1 %ret_V)

]]></Node>
<StgValue><ssdm name="write_ln71"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:53  %fifo_write_V_load = load i1* @fifo_write_V, align 1

]]></Node>
<StgValue><ssdm name="fifo_write_V_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:54  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_fifo_we_V, i1 %fifo_write_V_load)

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:55  call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_fifo_pkt_end_we_V, i1 %fifo_write_V_load)

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:56  %lbus_output_reg0_dat_1 = load i128* @lbus_output_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg0_dat_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:57  %rhs_V_24 = load i1* @lbus_output_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="rhs_V_24"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:58  %lbus_output_reg0_sop_1 = load i1* @lbus_output_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg0_sop_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:59  %lbus_output_reg0_eop_1 = load i1* @lbus_output_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_output_reg0_eop_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:60  %lbus_output_reg0_err_1 = load i1* @lbus_output_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg0_err_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:61  %lbus_output_reg0_mty_1 = load i4* @lbus_output_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_output_reg0_mty_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:62  %lbus_output_reg1_dat_1 = load i128* @lbus_output_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg1_dat_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:63  %lbus_output_reg1_ena_1 = load i1* @lbus_output_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg1_ena_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:64  %lbus_output_reg1_sop_1 = load i1* @lbus_output_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg1_sop_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:65  %lbus_output_reg1_eop_1 = load i1* @lbus_output_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_output_reg1_eop_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:66  %lbus_output_reg1_err_1 = load i1* @lbus_output_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg1_err_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:67  %lbus_output_reg1_mty_1 = load i4* @lbus_output_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_output_reg1_mty_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:68  %lbus_output_reg2_dat_1 = load i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg2_dat_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:69  %lbus_output_reg2_ena_1 = load i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg2_ena_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:70  %lbus_output_reg2_sop_1 = load i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg2_sop_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:71  %lbus_output_reg2_eop_1 = load i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_output_reg2_eop_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:72  %lbus_output_reg2_err_1 = load i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg2_err_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:73  %lbus_output_reg2_mty_1 = load i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_output_reg2_mty_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:74  %lbus_output_reg3_dat_1 = load i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg3_dat_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:75  %lbus_output_reg3_ena_1 = load i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="lbus_output_reg3_ena_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:76  %lbus_output_reg3_sop_1 = load i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg3_sop_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:77  %lbus_output_reg3_eop_1 = load i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_output_reg3_eop_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:78  %lbus_output_reg3_err_1 = load i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_output_reg3_err_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:79  %lbus_output_reg3_mty_1 = load i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_output_reg3_mty_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="544" op_0_bw="544" op_1_bw="4" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="128" op_7_bw="4" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="128" op_13_bw="4" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="128" op_19_bw="4" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="128">
<![CDATA[
codeRepl:80  %lbus_fifo70_part_set = call i544 @_ssdm_op_BitConcatenate.i544.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128(i4 %lbus_output_reg3_mty_1, i1 %lbus_output_reg3_err_1, i1 %lbus_output_reg3_eop_1, i1 %lbus_output_reg3_sop_1, i1 %lbus_output_reg3_ena_1, i128 %lbus_output_reg3_dat_1, i4 %lbus_output_reg2_mty_1, i1 %lbus_output_reg2_err_1, i1 %lbus_output_reg2_eop_1, i1 %lbus_output_reg2_sop_1, i1 %lbus_output_reg2_ena_1, i128 %lbus_output_reg2_dat_1, i4 %lbus_output_reg1_mty_1, i1 %lbus_output_reg1_err_1, i1 %lbus_output_reg1_eop_1, i1 %lbus_output_reg1_sop_1, i1 %lbus_output_reg1_ena_1, i128 %lbus_output_reg1_dat_1, i4 %lbus_output_reg0_mty_1, i1 %lbus_output_reg0_err_1, i1 %lbus_output_reg0_eop_1, i1 %lbus_output_reg0_sop_1, i1 %rhs_V_24, i128 %lbus_output_reg0_dat_1)

]]></Node>
<StgValue><ssdm name="lbus_fifo70_part_set"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="544">
<![CDATA[
codeRepl:81  call void @_ssdm_op_Write.ap_none.i544P(i544* %lbus_fifo, i544 %lbus_fifo70_part_set)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:82  %lbus_endpkt_reg0_dat_1 = load i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg0_dat_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:83  %lbus_endpkt_reg0_ena_1 = load i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg0_ena_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:84  %lbus_endpkt_reg0_sop_1 = load i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg0_sop_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:85  %lbus_endpkt_reg0_eop_1 = load i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg0_eop_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:86  %lbus_endpkt_reg0_err_1 = load i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg0_err_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:87  %lbus_endpkt_reg0_mty_1 = load i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg0_mty_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:88  %lbus_endpkt_reg1_dat_1 = load i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg1_dat_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:89  %lbus_endpkt_reg1_ena_1 = load i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg1_ena_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:90  %lbus_endpkt_reg1_sop_1 = load i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg1_sop_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:91  %lbus_endpkt_reg1_eop_1 = load i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg1_eop_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:92  %lbus_endpkt_reg1_err_1 = load i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg1_err_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:93  %lbus_endpkt_reg1_mty_1 = load i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg1_mty_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:94  %lbus_endpkt_reg2_dat_1 = load i128* @lbus_endpkt_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg2_dat_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:95  %lbus_endpkt_reg2_ena_1 = load i1* @lbus_endpkt_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg2_ena_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:96  %lbus_endpkt_reg2_sop_1 = load i1* @lbus_endpkt_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg2_sop_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:97  %lbus_endpkt_reg2_eop_1 = load i1* @lbus_endpkt_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg2_eop_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:98  %lbus_endpkt_reg2_err_1 = load i1* @lbus_endpkt_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg2_err_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:99  %lbus_endpkt_reg2_mty_1 = load i4* @lbus_endpkt_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="lbus_endpkt_reg2_mty_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="408" op_0_bw="408" op_1_bw="4" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="128" op_7_bw="4" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="128" op_13_bw="4" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="128">
<![CDATA[
codeRepl:100  %lbus_fifo_pkt_end1 = call i408 @_ssdm_op_BitConcatenate.i408.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128(i4 %lbus_endpkt_reg2_mty_1, i1 %lbus_endpkt_reg2_err_1, i1 %lbus_endpkt_reg2_eop_1, i1 %lbus_endpkt_reg2_sop_1, i1 %lbus_endpkt_reg2_ena_1, i128 %lbus_endpkt_reg2_dat_1, i4 %lbus_endpkt_reg1_mty_1, i1 %lbus_endpkt_reg1_err_1, i1 %lbus_endpkt_reg1_eop_1, i1 %lbus_endpkt_reg1_sop_1, i1 %lbus_endpkt_reg1_ena_1, i128 %lbus_endpkt_reg1_dat_1, i4 %lbus_endpkt_reg0_mty_1, i1 %lbus_endpkt_reg0_err_1, i1 %lbus_endpkt_reg0_eop_1, i1 %lbus_endpkt_reg0_sop_1, i1 %lbus_endpkt_reg0_ena_1, i128 %lbus_endpkt_reg0_dat_1)

]]></Node>
<StgValue><ssdm name="lbus_fifo_pkt_end1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="408" op_2_bw="408">
<![CDATA[
codeRepl:101  call void @_ssdm_op_Write.ap_none.i408P(i408* %lbus_fifo_pkt_end, i408 %lbus_fifo_pkt_end1)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:102  %lhs_V_5 = load i1* @lbus_input_reg0_ena_s, align 16

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:103  %ret_V_5 = or i1 %lhs_V_5, %lhs_V_20

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:104  %lhs_V_15 = load i1* @input_reg_eop_zero_V, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_15"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:105  %lbus_input_reg1_data_1 = load i128* @lbus_input_reg1_data, align 8

]]></Node>
<StgValue><ssdm name="lbus_input_reg1_data_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:106  %lhs_V_7 = load i1* @lbus_input_reg1_ena_s, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:107  %lbus_input_reg1_sop_1 = load i1* @lbus_input_reg1_sop_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg1_sop_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:108  %rhs_V_43 = load i1* @lbus_input_reg1_eop_s, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_43"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:109  %lbus_input_reg1_err_1 = load i1* @lbus_input_reg1_err_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg1_err_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:110  %lbus_input_reg1_mty_1 = load i4* @lbus_input_reg1_mty_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg1_mty_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:111  %lbus_input_reg2_data_1 = load i128* @lbus_input_reg2_data, align 8

]]></Node>
<StgValue><ssdm name="lbus_input_reg2_data_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:112  %lhs_V_8 = load i1* @lbus_input_reg2_ena_s, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:113  %lbus_input_reg2_sop_1 = load i1* @lbus_input_reg2_sop_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg2_sop_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:114  %rhs_V_44 = load i1* @lbus_input_reg2_eop_s, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_44"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:115  %lbus_input_reg2_err_1 = load i1* @lbus_input_reg2_err_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg2_err_1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:116  %lbus_input_reg2_mty_1 = load i4* @lbus_input_reg2_mty_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg2_mty_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="128" op_0_bw="128">
<![CDATA[
codeRepl:117  %lbus_input_reg3_data_1 = load i128* @lbus_input_reg3_data, align 8

]]></Node>
<StgValue><ssdm name="lbus_input_reg3_data_1"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:118  %lhs_V_10 = load i1* @lbus_input_reg3_ena_s, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_10"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:119  %lbus_input_reg3_sop_1 = load i1* @lbus_input_reg3_sop_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg3_sop_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:120  %rhs_V_17 = load i1* @lbus_input_reg3_eop_s, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_17"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:121  %lbus_input_reg3_err_1 = load i1* @lbus_input_reg3_err_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg3_err_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:122  %lbus_input_reg3_mty_1 = load i4* @lbus_input_reg3_mty_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg3_mty_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:123  %rhs_V_8 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_1_sop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:124  %rhs_V_9 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_2_sop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:125  %rhs_V_11 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_3_sop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_11"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
codeRepl:126  %lbus_0_data_V_read = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %lbus_0_data_V)

]]></Node>
<StgValue><ssdm name="lbus_0_data_V_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:127  %rhs_V_42 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_0_sop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_42"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:128  %rhs_V_35 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_0_eop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_35"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:129  %lbus_0_mty_V_read = call i4 @_ssdm_op_Read.ap_none.i4P(i4* %lbus_0_mty_V)

]]></Node>
<StgValue><ssdm name="lbus_0_mty_V_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
codeRepl:130  %lbus_1_data_V_read = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %lbus_1_data_V)

]]></Node>
<StgValue><ssdm name="lbus_1_data_V_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:131  %rhs_V_36 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_1_eop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_36"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:132  %lbus_1_mty_V_read = call i4 @_ssdm_op_Read.ap_none.i4P(i4* %lbus_1_mty_V)

]]></Node>
<StgValue><ssdm name="lbus_1_mty_V_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
codeRepl:133  %lbus_2_data_V_read = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %lbus_2_data_V)

]]></Node>
<StgValue><ssdm name="lbus_2_data_V_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:134  %rhs_V_38 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_2_eop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_38"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:135  %lbus_2_mty_V_read = call i4 @_ssdm_op_Read.ap_none.i4P(i4* %lbus_2_mty_V)

]]></Node>
<StgValue><ssdm name="lbus_2_mty_V_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:136  br i1 %ret_V_5, label %0, label %46

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @fifo_write_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %47

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="2" op_0_bw="2">
<![CDATA[
:0  %start_position_reg_V_1 = load i2* @start_position_reg_V, align 1

]]></Node>
<StgValue><ssdm name="start_position_reg_V_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1">
<![CDATA[
:1  %lhs_V_17 = load i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_17"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:2  switch i2 %start_position_reg_V_1, label %._crit_edge1828 [
    i2 0, label %1
    i2 1, label %6
    i2 -2, label %21
    i2 -1, label %36
  ]

]]></Node>
<StgValue><ssdm name="switch_ln84"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_35 = and i1 %lhs_V_10, %rhs_V_17

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_75 = and i1 %lhs_V_5, %lhs_V_20

]]></Node>
<StgValue><ssdm name="ret_V_75"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln191_1 = or i1 %ret_V_35, %ret_V_75

]]></Node>
<StgValue><ssdm name="or_ln191_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_ln191 = or i1 %or_ln191_1, %lhs_V_17

]]></Node>
<StgValue><ssdm name="or_ln191"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %or_ln191, i1* @fifo_write_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:5  store i128 0, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  store i1 false, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 false, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 false, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 false, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:10  store i4 0, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:11  store i128 0, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:12  store i1 false, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 false, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 false, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 false, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:16  store i4 0, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:17  store i128 0, i128* @lbus_endpkt_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:18  store i1 false, i1* @lbus_endpkt_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:19  store i1 false, i1* @lbus_endpkt_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:20  store i1 false, i1* @lbus_endpkt_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:21  store i1 false, i1* @lbus_endpkt_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:22  store i4 0, i4* @lbus_endpkt_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %lhs_V_5, label %37, label %._crit_edge1840

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_input_reg3_data_1, i128* @lbus_output_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %lhs_V_10, i1* @lbus_output_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %lbus_input_reg3_sop_1, i1* @lbus_output_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_17, i1* @lbus_output_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %lbus_input_reg3_err_1, i1* @lbus_output_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_input_reg3_mty_1, i4* @lbus_output_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge1840

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1840:0  %lbus_output_reg0_eop_2 = phi i1 [ %rhs_V_17, %37 ], [ %lbus_output_reg0_eop_1, %36 ]

]]></Node>
<StgValue><ssdm name="lbus_output_reg0_eop_2"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1840:1  %rhs_V_30 = xor i1 %lbus_output_reg0_eop_2, true

]]></Node>
<StgValue><ssdm name="rhs_V_30"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1840:2  %ret_V_30 = and i1 %lhs_V_20, %rhs_V_30

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1840:3  br i1 %ret_V_30, label %38, label %39

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %ret_V_35, label %40, label %._crit_edge1841

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_output_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_output_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_output_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_output_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_output_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_output_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 0, i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 false, i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 false, i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 false, i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 false, i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 0, i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:12  store i128 0, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 false, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 false, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 false, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  store i1 false, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:17  store i4 0, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
<literal name="ret_V_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %._crit_edge1841

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1841:0  br label %41

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_0_data_V_read, i128* @lbus_output_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 true, i1* @lbus_output_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_42, i1* @lbus_output_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_35, i1* @lbus_output_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V, i1* @lbus_output_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_0_mty_V_read, i4* @lbus_output_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_1_data_V_read, i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_1, i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %rhs_V_8, i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_36, i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %rhs_V_1, i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_1_mty_V_read, i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:12  store i128 %lbus_2_data_V_read, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 %lhs_V_3, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 %rhs_V_9, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 %rhs_V_38, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  store i1 %rhs_V_3, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:17  store i4 %lbus_2_mty_V_read, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %41

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %or_ln1355_1 = or i1 %ret_V_35, %lhs_V_20

]]></Node>
<StgValue><ssdm name="or_ln1355_1"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln1355_1 = xor i1 %or_ln1355_1, true

]]></Node>
<StgValue><ssdm name="xor_ln1355_1"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_36 = and i1 %lhs_V_5, %xor_ln1355_1

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %ret_V_36, label %42, label %43

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %lhs_V_20, label %44, label %._crit_edge1842

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_36" val="0"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_36" val="0"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1842

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1842:0  br label %45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
<literal name="ret_V_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %45

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge1828

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_71 = and i1 %lhs_V_8, %rhs_V_44

]]></Node>
<StgValue><ssdm name="ret_V_71"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_72 = and i1 %lhs_V_10, %rhs_V_17

]]></Node>
<StgValue><ssdm name="ret_V_72"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_73 = or i1 %ret_V_71, %ret_V_72

]]></Node>
<StgValue><ssdm name="ret_V_73"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %ret_V_73, label %22, label %23

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %and_ln1355 = and i1 %rhs_V_11, %lhs_V_20

]]></Node>
<StgValue><ssdm name="and_ln1355"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_29 = and i1 %and_ln1355, %lhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %ret_V_29, label %24, label %25

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_74 = and i1 %lhs_V_5, %lhs_V_20

]]></Node>
<StgValue><ssdm name="ret_V_74"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_34 = or i1 %lhs_V_17, %ret_V_74

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %ret_V_34, label %26, label %._crit_edge1835

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="0"/>
<literal name="ret_V_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge1835

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_2_data_V_read, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %lhs_V_3, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_9, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_38, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V_3, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_2_mty_V_read, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="0"/>
<literal name="ret_V_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge1835

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge1835

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge1835:0  %storemerge1807 = phi i1 [ true, %22 ], [ true, %24 ], [ true, %26 ], [ false, %25 ]

]]></Node>
<StgValue><ssdm name="storemerge1807"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:1  store i1 %storemerge1807, i1* @fifo_write_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge1835:2  store i128 0, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:3  store i1 false, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:4  store i1 false, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:5  store i1 false, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:6  store i1 false, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge1835:7  store i4 0, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge1835:8  store i128 0, i128* @lbus_endpkt_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:9  store i1 false, i1* @lbus_endpkt_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:10  store i1 false, i1* @lbus_endpkt_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:11  store i1 false, i1* @lbus_endpkt_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1835:12  store i1 false, i1* @lbus_endpkt_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge1835:13  store i4 0, i4* @lbus_endpkt_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1835:14  br i1 %lhs_V_5, label %27, label %._crit_edge1836

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_input_reg2_data_1, i128* @lbus_output_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %lhs_V_8, i1* @lbus_output_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %lbus_input_reg2_sop_1, i1* @lbus_output_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_44, i1* @lbus_output_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %lbus_input_reg2_err_1, i1* @lbus_output_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_input_reg2_mty_1, i4* @lbus_output_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_input_reg3_data_1, i128* @lbus_output_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_10, i1* @lbus_output_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %lbus_input_reg3_sop_1, i1* @lbus_output_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_17, i1* @lbus_output_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %lbus_input_reg3_err_1, i1* @lbus_output_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_input_reg3_mty_1, i4* @lbus_output_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge1836

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1836:0  br i1 %lhs_V_20, label %28, label %29

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %or_ln1356 = or i1 %rhs_V_44, %rhs_V_17

]]></Node>
<StgValue><ssdm name="or_ln1356"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln176 = and i1 %lhs_V_5, %or_ln1356

]]></Node>
<StgValue><ssdm name="and_ln176"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln176, label %30, label %._crit_edge1837

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 0, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 false, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 false, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 false, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 false, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 0, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
<literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge1837

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1837:0  br label %31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_0_data_V_read, i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 true, i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_42, i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_35, i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V, i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_0_mty_V_read, i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_1_data_V_read, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_1, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %rhs_V_8, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_36, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %rhs_V_1, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_1_mty_V_read, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %31

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %or_ln1355_3 = or i1 %ret_V_73, %lhs_V_20

]]></Node>
<StgValue><ssdm name="or_ln1355_3"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln1355_3 = xor i1 %or_ln1355_3, true

]]></Node>
<StgValue><ssdm name="xor_ln1355_3"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_40 = and i1 %lhs_V_5, %xor_ln1355_3

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %ret_V_40, label %32, label %33

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %lhs_V_20, label %34, label %._crit_edge1839

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
<literal name="ret_V_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="lhs_V_20" val="1"/>
<literal name="ret_V_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1839

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1839:0  br label %35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
<literal name="ret_V_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %35

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge1828

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_62 = and i1 %lhs_V_7, %rhs_V_43

]]></Node>
<StgValue><ssdm name="ret_V_62"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_63 = and i1 %lhs_V_8, %rhs_V_44

]]></Node>
<StgValue><ssdm name="ret_V_63"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_64 = and i1 %lhs_V_10, %rhs_V_17

]]></Node>
<StgValue><ssdm name="ret_V_64"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_ln1356_7 = or i1 %ret_V_63, %ret_V_64

]]></Node>
<StgValue><ssdm name="or_ln1356_7"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %ret_V_65 = or i1 %or_ln1356_7, %ret_V_62

]]></Node>
<StgValue><ssdm name="ret_V_65"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %ret_V_65, label %7, label %8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_66 = and i1 %lhs_V_3, %rhs_V_9

]]></Node>
<StgValue><ssdm name="ret_V_66"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_67 = and i1 %lhs_V_4, %rhs_V_11

]]></Node>
<StgValue><ssdm name="ret_V_67"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_68 = or i1 %ret_V_66, %ret_V_67

]]></Node>
<StgValue><ssdm name="ret_V_68"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %ret_V_28 = and i1 %lhs_V_20, %ret_V_68

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %ret_V_28, label %9, label %10

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_69 = and i1 %lhs_V_5, %lhs_V_20

]]></Node>
<StgValue><ssdm name="ret_V_69"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_32 = or i1 %lhs_V_17, %ret_V_69

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %ret_V_32, label %11, label %._crit_edge1831

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 0, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 false, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 false, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 false, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 false, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 0, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="0"/>
<literal name="ret_V_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge1831

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_1_data_V_read, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %lhs_V_1, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_8, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_36, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V_1, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_1_mty_V_read, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_2_data_V_read, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_3, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %rhs_V_9, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_38, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %rhs_V_3, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_2_mty_V_read, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="0"/>
<literal name="ret_V_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge1831

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 0, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 false, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 false, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 false, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 false, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 0, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge1831

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge1831:0  %storemerge1810 = phi i1 [ true, %7 ], [ true, %9 ], [ true, %11 ], [ false, %10 ]

]]></Node>
<StgValue><ssdm name="storemerge1810"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1831:1  store i1 %storemerge1810, i1* @fifo_write_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge1831:2  store i128 0, i128* @lbus_endpkt_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1831:3  store i1 false, i1* @lbus_endpkt_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1831:4  store i1 false, i1* @lbus_endpkt_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1831:5  store i1 false, i1* @lbus_endpkt_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1831:6  store i1 false, i1* @lbus_endpkt_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge1831:7  store i4 0, i4* @lbus_endpkt_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1831:8  br i1 %lhs_V_5, label %12, label %._crit_edge1832

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_input_reg1_data_1, i128* @lbus_output_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %lhs_V_7, i1* @lbus_output_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %lbus_input_reg1_sop_1, i1* @lbus_output_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_43, i1* @lbus_output_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %lbus_input_reg1_err_1, i1* @lbus_output_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_input_reg1_mty_1, i4* @lbus_output_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_input_reg2_data_1, i128* @lbus_output_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_8, i1* @lbus_output_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %lbus_input_reg2_sop_1, i1* @lbus_output_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_44, i1* @lbus_output_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %lbus_input_reg2_err_1, i1* @lbus_output_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_input_reg2_mty_1, i4* @lbus_output_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:12  store i128 %lbus_input_reg3_data_1, i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 %lhs_V_10, i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 %lbus_input_reg3_sop_1, i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 %rhs_V_17, i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  store i1 %lbus_input_reg3_err_1, i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:17  store i4 %lbus_input_reg3_mty_1, i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %._crit_edge1832

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1832:0  br i1 %lhs_V_20, label %13, label %14

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %or_ln1356_15 = or i1 %rhs_V_44, %rhs_V_17

]]></Node>
<StgValue><ssdm name="or_ln1356_15"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_70 = or i1 %or_ln1356_15, %rhs_V_43

]]></Node>
<StgValue><ssdm name="ret_V_70"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_38 = and i1 %lhs_V_5, %ret_V_70

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %ret_V_38, label %15, label %._crit_edge1833

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
<literal name="ret_V_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge1833

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1833:0  br label %16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_0_data_V_read, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 true, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_42, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_35, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_0_mty_V_read, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %16

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %or_ln1355_2 = or i1 %ret_V_65, %lhs_V_20

]]></Node>
<StgValue><ssdm name="or_ln1355_2"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln1355_2 = xor i1 %or_ln1355_2, true

]]></Node>
<StgValue><ssdm name="xor_ln1355_2"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_39 = and i1 %lhs_V_5, %xor_ln1355_2

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %ret_V_39, label %17, label %18

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %lhs_V_20, label %19, label %._crit_edge1834

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
<literal name="ret_V_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="lhs_V_20" val="1"/>
<literal name="ret_V_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1834

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1834:0  br label %20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @outputreg_partial_lo, align 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
<literal name="ret_V_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge1828

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_54 = and i1 %lhs_V_1, %rhs_V_8

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_55 = and i1 %lhs_V_3, %rhs_V_9

]]></Node>
<StgValue><ssdm name="ret_V_55"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %ret_V_56 = and i1 %lhs_V_4, %rhs_V_11

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_ln1356_5 = or i1 %ret_V_55, %ret_V_56

]]></Node>
<StgValue><ssdm name="or_ln1356_5"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %ret_V_57 = or i1 %or_ln1356_5, %ret_V_54

]]></Node>
<StgValue><ssdm name="ret_V_57"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %ret_V_10 = and i1 %lhs_V_20, %ret_V_57

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %ret_V_10, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %rhs_V_23 = xor i1 %lhs_V_15, true

]]></Node>
<StgValue><ssdm name="rhs_V_23"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_58 = and i1 %lhs_V_5, %rhs_V_23

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1">
<![CDATA[
:2  %outputreg_eop_V_load = load i1* @outputreg_eop_V, align 1

]]></Node>
<StgValue><ssdm name="outputreg_eop_V_load"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_ln1355 = or i1 %lhs_V_5, %outputreg_eop_V_load

]]></Node>
<StgValue><ssdm name="or_ln1355"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %xor_ln1355 = xor i1 %or_ln1355, true

]]></Node>
<StgValue><ssdm name="xor_ln1355"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %ret_V_59 = and i1 %rhs_V_24, %xor_ln1355

]]></Node>
<StgValue><ssdm name="ret_V_59"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %ret_V_60 = or i1 %ret_V_58, %ret_V_59

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %ret_V_61 = and i1 %lhs_V_20, %ret_V_60

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %ret_V_24 = or i1 %lhs_V_15, %ret_V_61

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %ret_V_24, label %4, label %._crit_edge1829

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 0, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 false, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 false, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 0, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 0, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 false, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 false, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 false, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 false, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 0, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:12  store i128 0, i128* @lbus_endpkt_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 false, i1* @lbus_endpkt_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 false, i1* @lbus_endpkt_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 false, i1* @lbus_endpkt_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  store i1 false, i1* @lbus_endpkt_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:17  store i4 0, i4* @lbus_endpkt_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="0"/>
<literal name="ret_V_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %._crit_edge1829

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_0_data_V_read, i128* @lbus_endpkt_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 true, i1* @lbus_endpkt_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_42, i1* @lbus_endpkt_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_35, i1* @lbus_endpkt_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V, i1* @lbus_endpkt_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_0_mty_V_read, i4* @lbus_endpkt_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_1_data_V_read, i128* @lbus_endpkt_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_1, i1* @lbus_endpkt_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %rhs_V_8, i1* @lbus_endpkt_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_36, i1* @lbus_endpkt_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %rhs_V_1, i1* @lbus_endpkt_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_1_mty_V_read, i4* @lbus_endpkt_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:12  store i128 %lbus_2_data_V_read, i128* @lbus_endpkt_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 %lhs_V_3, i1* @lbus_endpkt_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 %rhs_V_9, i1* @lbus_endpkt_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 %rhs_V_38, i1* @lbus_endpkt_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  store i1 %rhs_V_3, i1* @lbus_endpkt_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:17  store i4 %lbus_2_mty_V_read, i4* @lbus_endpkt_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="ret_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %._crit_edge1829

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge1829:0  %storemerge1812 = phi i1 [ true, %2 ], [ true, %4 ], [ false, %3 ]

]]></Node>
<StgValue><ssdm name="storemerge1812"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1829:1  store i1 %storemerge1812, i1* @fifo_write_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1829:2  br i1 %lhs_V_5, label %5, label %._crit_edge1830

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="128" op_0_bw="128">
<![CDATA[
:0  %lbus_input_reg0_data_1 = load i128* @lbus_input_reg0_data, align 16

]]></Node>
<StgValue><ssdm name="lbus_input_reg0_data_1"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:1  store i128 %lbus_input_reg0_data_1, i128* @lbus_output_reg0_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 true, i1* @lbus_output_reg0_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1">
<![CDATA[
:3  %lbus_input_reg0_sop_1 = load i1* @lbus_input_reg0_sop_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg0_sop_1"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %lbus_input_reg0_sop_1, i1* @lbus_output_reg0_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1">
<![CDATA[
:5  %lbus_input_reg0_eop_1 = load i1* @lbus_input_reg0_eop_s, align 2

]]></Node>
<StgValue><ssdm name="lbus_input_reg0_eop_1"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  store i1 %lbus_input_reg0_eop_1, i1* @lbus_output_reg0_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1">
<![CDATA[
:7  %lbus_input_reg0_err_1 = load i1* @lbus_input_reg0_err_s, align 1

]]></Node>
<StgValue><ssdm name="lbus_input_reg0_err_1"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %lbus_input_reg0_err_1, i1* @lbus_output_reg0_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="4" op_0_bw="4">
<![CDATA[
:9  %lbus_input_reg0_mty_1 = load i4* @lbus_input_reg0_mty_s, align 4

]]></Node>
<StgValue><ssdm name="lbus_input_reg0_mty_1"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:10  store i4 %lbus_input_reg0_mty_1, i4* @lbus_output_reg0_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:11  store i128 %lbus_input_reg1_data_1, i128* @lbus_output_reg1_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:12  store i1 %lhs_V_7, i1* @lbus_output_reg1_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 %lbus_input_reg1_sop_1, i1* @lbus_output_reg1_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 %rhs_V_43, i1* @lbus_output_reg1_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 %lbus_input_reg1_err_1, i1* @lbus_output_reg1_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:16  store i4 %lbus_input_reg1_mty_1, i4* @lbus_output_reg1_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:17  store i128 %lbus_input_reg2_data_1, i128* @lbus_output_reg2_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:18  store i1 %lhs_V_8, i1* @lbus_output_reg2_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:19  store i1 %lbus_input_reg2_sop_1, i1* @lbus_output_reg2_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:20  store i1 %rhs_V_44, i1* @lbus_output_reg2_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:21  store i1 %lbus_input_reg2_err_1, i1* @lbus_output_reg2_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:22  store i4 %lbus_input_reg2_mty_1, i4* @lbus_output_reg2_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:23  store i128 %lbus_input_reg3_data_1, i128* @lbus_output_reg3_dat, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:24  store i1 %lhs_V_10, i1* @lbus_output_reg3_ena, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:25  store i1 %lbus_input_reg3_sop_1, i1* @lbus_output_reg3_sop, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:26  store i1 %rhs_V_17, i1* @lbus_output_reg3_eop, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:27  store i1 %lbus_input_reg3_err_1, i1* @lbus_output_reg3_err, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:28  store i4 %lbus_input_reg3_mty_1, i4* @lbus_output_reg3_mty, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:29  store i1 %lhs_V_15, i1* @outputreg_eop_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
<literal name="lhs_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %._crit_edge1830

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
<literal name="start_position_reg_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1830:0  br label %._crit_edge1828

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1828:0  br label %47

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:0  store i128 %lbus_0_data_V_read, i128* @lbus_input_reg0_data, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  store i1 %lhs_V_20, i1* @lbus_input_reg0_ena_s, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %rhs_V_42, i1* @lbus_input_reg0_sop_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %rhs_V_35, i1* @lbus_input_reg0_eop_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %rhs_V, i1* @lbus_input_reg0_err_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  store i4 %lbus_0_mty_V_read, i4* @lbus_input_reg0_mty_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6  store i128 %lbus_1_data_V_read, i128* @lbus_input_reg1_data, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 %lhs_V_1, i1* @lbus_input_reg1_ena_s, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 %rhs_V_8, i1* @lbus_input_reg1_sop_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:9  store i1 %rhs_V_36, i1* @lbus_input_reg1_eop_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 %rhs_V_1, i1* @lbus_input_reg1_err_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  store i4 %lbus_1_mty_V_read, i4* @lbus_input_reg1_mty_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:12  store i128 %lbus_2_data_V_read, i128* @lbus_input_reg2_data, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13  store i1 %lhs_V_3, i1* @lbus_input_reg2_ena_s, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  store i1 %rhs_V_9, i1* @lbus_input_reg2_sop_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 %rhs_V_38, i1* @lbus_input_reg2_eop_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  store i1 %rhs_V_3, i1* @lbus_input_reg2_err_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:17  store i4 %lbus_2_mty_V_read, i4* @lbus_input_reg2_mty_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:18  %lbus_3_data_V_read = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %lbus_3_data_V)

]]></Node>
<StgValue><ssdm name="lbus_3_data_V_read"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
:19  store i128 %lbus_3_data_V_read, i128* @lbus_input_reg3_data, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:20  store i1 %lhs_V_4, i1* @lbus_input_reg3_ena_s, align 16

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:21  store i1 %rhs_V_11, i1* @lbus_input_reg3_sop_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %rhs_V_40 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_3_eop_V)

]]></Node>
<StgValue><ssdm name="rhs_V_40"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:23  store i1 %rhs_V_40, i1* @lbus_input_reg3_eop_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:24  store i1 %rhs_V_5, i1* @lbus_input_reg3_err_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:25  %lbus_3_mty_V_read = call i4 @_ssdm_op_Read.ap_none.i4P(i4* %lbus_3_mty_V)

]]></Node>
<StgValue><ssdm name="lbus_3_mty_V_read"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:26  store i4 %lbus_3_mty_V_read, i4* @lbus_input_reg3_mty_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %ret_V_76 = and i1 %lhs_V_20, %rhs_V_35

]]></Node>
<StgValue><ssdm name="ret_V_76"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %ret_V_77 = and i1 %lhs_V_1, %rhs_V_36

]]></Node>
<StgValue><ssdm name="ret_V_77"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %ret_V_78 = and i1 %lhs_V_3, %rhs_V_38

]]></Node>
<StgValue><ssdm name="ret_V_78"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %ret_V_79 = and i1 %lhs_V_4, %rhs_V_40

]]></Node>
<StgValue><ssdm name="ret_V_79"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %or_ln1356_17 = or i1 %ret_V_76, %ret_V_77

]]></Node>
<StgValue><ssdm name="or_ln1356_17"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:32  %or_ln1356_18 = or i1 %ret_V_78, %ret_V_79

]]></Node>
<StgValue><ssdm name="or_ln1356_18"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %ret_V_45 = or i1 %or_ln1356_18, %or_ln1356_17

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:34  store i1 %ret_V_45, i1* @input_reg_eop_zero_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %ret_V_46 = and i1 %lhs_V_20, %rhs_V_42

]]></Node>
<StgValue><ssdm name="ret_V_46"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:36  br i1 %ret_V_46, label %48, label %49

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_47 = and i1 %lhs_V_1, %rhs_V_8

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %ret_V_47, label %50, label %51

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_48 = and i1 %lhs_V_3, %rhs_V_9

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %ret_V_48, label %52, label %53

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_49 = and i1 %lhs_V_4, %rhs_V_11

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %ret_V_49, label %54, label %._crit_edge1843

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="0"/>
<literal name="ret_V_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 -1, i2* @start_position_reg_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="0"/>
<literal name="ret_V_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1843

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1843:0  br label %55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 -2, i2* @start_position_reg_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
<literal name="ret_V_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %55

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 1, i2* @start_position_reg_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
<literal name="ret_V_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %56

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 0, i2* @start_position_reg_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %57

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln247"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
