#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Apr 14 17:21:30 2024
# Process ID: 35516
# Current directory: C:/Users/dora_/project_1_test/project_1_test.runs/impl_1
# Command line: vivado.exe -log controlador_vga_VIO.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source controlador_vga_VIO.tcl -notrace
# Log file: C:/Users/dora_/project_1_test/project_1_test.runs/impl_1/controlador_vga_VIO.vdi
# Journal file: C:/Users/dora_/project_1_test/project_1_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source controlador_vga_VIO.tcl -notrace
Command: open_checkpoint C:/Users/dora_/project_1_test/project_1_test.runs/impl_1/controlador_vga_VIO.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 235.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 1085.781 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 1085.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1085.781 ; gain = 855.203
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1085.781 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1228.250 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ae544bba

Time (s): cpu = 00:00:03 ; elapsed = 00:02:19 . Memory (MB): peak = 1228.250 ; gain = 61.133

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1c9191dd2

Time (s): cpu = 00:00:03 ; elapsed = 00:02:20 . Memory (MB): peak = 1228.250 ; gain = 61.133
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1c9191dd2

Time (s): cpu = 00:00:03 ; elapsed = 00:02:20 . Memory (MB): peak = 1228.250 ; gain = 61.133
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1a5c062a4

Time (s): cpu = 00:00:03 ; elapsed = 00:02:20 . Memory (MB): peak = 1228.250 ; gain = 61.133
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1a5c062a4

Time (s): cpu = 00:00:03 ; elapsed = 00:02:20 . Memory (MB): peak = 1228.250 ; gain = 61.133
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1a5c062a4

Time (s): cpu = 00:00:03 ; elapsed = 00:02:20 . Memory (MB): peak = 1228.250 ; gain = 61.133
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a5c062a4

Time (s): cpu = 00:00:03 ; elapsed = 00:02:20 . Memory (MB): peak = 1228.250 ; gain = 61.133
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1228.250 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a5c062a4

Time (s): cpu = 00:00:03 ; elapsed = 00:02:20 . Memory (MB): peak = 1228.250 ; gain = 61.133

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 112368896

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1228.250 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:02:23 . Memory (MB): peak = 1228.250 ; gain = 142.469
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1228.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dora_/project_1_test/project_1_test.runs/impl_1/controlador_vga_VIO_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file controlador_vga_VIO_drc_opted.rpt -pb controlador_vga_VIO_drc_opted.pb -rpx controlador_vga_VIO_drc_opted.rpx
Command: report_drc -file controlador_vga_VIO_drc_opted.rpt -pb controlador_vga_VIO_drc_opted.pb -rpx controlador_vga_VIO_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/dora_/project_1_test/project_1_test.runs/impl_1/controlador_vga_VIO_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1228.250 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 510dccdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1228.250 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ee84d9cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19ba6a785

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19ba6a785

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1228.250 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19ba6a785

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1151b5716

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1151b5716

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f82a35ca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19fede578

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19fede578

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1aab5d96e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12db8886f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12db8886f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1228.250 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12db8886f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c7ace6f5

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: c7ace6f5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1228.250 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.256. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 51e69ab5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1228.250 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 51e69ab5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 51e69ab5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 51e69ab5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1228.250 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 116bad890

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1228.250 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 116bad890

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1228.250 ; gain = 0.000
Ending Placer Task | Checksum: ee05e0e1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1228.250 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1228.250 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1232.484 ; gain = 4.234
INFO: [Common 17-1381] The checkpoint 'C:/Users/dora_/project_1_test/project_1_test.runs/impl_1/controlador_vga_VIO_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file controlador_vga_VIO_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1232.484 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file controlador_vga_VIO_utilization_placed.rpt -pb controlador_vga_VIO_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1232.484 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file controlador_vga_VIO_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1232.484 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 15dc2397 ConstDB: 0 ShapeSum: d829bd4a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b88319ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1287.113 ; gain = 54.629
Post Restoration Checksum: NetGraph: e9e31686 NumContArr: cea00344 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b88319ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1287.113 ; gain = 54.629

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b88319ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1293.141 ; gain = 60.656

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b88319ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1293.141 ; gain = 60.656
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2337f3fd6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.230 ; gain = 64.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.223 | TNS=0.000  | WHS=-0.202 | THS=-21.193|

Phase 2 Router Initialization | Checksum: 1e9be4742

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.230 ; gain = 64.746

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 167e1a936

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.230 ; gain = 64.746

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.714 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11d1657bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.230 ; gain = 64.746

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.714 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1186b3959

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.230 ; gain = 64.746
Phase 4 Rip-up And Reroute | Checksum: 1186b3959

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.230 ; gain = 64.746

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1186b3959

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.230 ; gain = 64.746

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1186b3959

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.230 ; gain = 64.746
Phase 5 Delay and Skew Optimization | Checksum: 1186b3959

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.230 ; gain = 64.746

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 64ffea97

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.230 ; gain = 64.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.829 | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 150e40cd7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.230 ; gain = 64.746
Phase 6 Post Hold Fix | Checksum: 150e40cd7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.230 ; gain = 64.746

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.313767 %
  Global Horizontal Routing Utilization  = 0.414522 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 700296af

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.230 ; gain = 64.746

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 700296af

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.516 ; gain = 65.031

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 5ba9b832

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.516 ; gain = 65.031

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.829 | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 5ba9b832

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.516 ; gain = 65.031
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1297.516 ; gain = 65.031

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1297.516 ; gain = 65.031
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1304.273 ; gain = 6.758
INFO: [Common 17-1381] The checkpoint 'C:/Users/dora_/project_1_test/project_1_test.runs/impl_1/controlador_vga_VIO_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file controlador_vga_VIO_drc_routed.rpt -pb controlador_vga_VIO_drc_routed.pb -rpx controlador_vga_VIO_drc_routed.rpx
Command: report_drc -file controlador_vga_VIO_drc_routed.rpt -pb controlador_vga_VIO_drc_routed.pb -rpx controlador_vga_VIO_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/dora_/project_1_test/project_1_test.runs/impl_1/controlador_vga_VIO_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file controlador_vga_VIO_methodology_drc_routed.rpt -pb controlador_vga_VIO_methodology_drc_routed.pb -rpx controlador_vga_VIO_methodology_drc_routed.rpx
Command: report_methodology -file controlador_vga_VIO_methodology_drc_routed.rpt -pb controlador_vga_VIO_methodology_drc_routed.pb -rpx controlador_vga_VIO_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/dora_/project_1_test/project_1_test.runs/impl_1/controlador_vga_VIO_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file controlador_vga_VIO_power_routed.rpt -pb controlador_vga_VIO_power_summary_routed.pb -rpx controlador_vga_VIO_power_routed.rpx
Command: report_power -file controlador_vga_VIO_power_routed.rpt -pb controlador_vga_VIO_power_summary_routed.pb -rpx controlador_vga_VIO_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file controlador_vga_VIO_route_status.rpt -pb controlador_vga_VIO_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file controlador_vga_VIO_timing_summary_routed.rpt -pb controlador_vga_VIO_timing_summary_routed.pb -rpx controlador_vga_VIO_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file controlador_vga_VIO_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file controlador_vga_VIO_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 17:25:12 2024...
