=====
SETUP
0.391
9.361
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/mem_ce_d_s
3.562
4.188
initialize/PSRAM_com/n412_s4
5.656
6.282
initialize/PSRAM_com/n410_s2
7.103
7.925
initialize/PSRAM_com/n410_s1
8.735
9.361
initialize/PSRAM_com/counter_5_s0
9.361
=====
SETUP
0.644
9.108
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n409_s6
5.035
5.660
initialize/PSRAM_com/n409_s7
6.083
7.182
initialize/PSRAM_com/n412_s1
8.009
9.108
initialize/PSRAM_com/counter_3_s0
9.108
=====
SETUP
0.737
9.371
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n409_s6
5.035
5.660
initialize/PSRAM_com/n409_s7
6.083
7.182
initialize/PSRAM_com/n409_s3
8.009
9.035
initialize/PSRAM_com/ended_s2
9.371
=====
SETUP
0.800
8.952
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/mem_ce_d_s
3.562
4.188
initialize/PSRAM_com/n412_s4
5.656
6.282
initialize/PSRAM_com/n410_s2
7.103
7.905
initialize/PSRAM_com/n411_s1
8.326
8.952
initialize/PSRAM_com/counter_4_s0
8.952
=====
SETUP
0.824
17.243
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n427_s29
6.892
7.442
n427_s30
7.442
7.499
n427_s31
7.499
7.556
n427_s32
7.556
7.613
n427_s33
7.613
7.670
n427_s34
7.670
7.727
n427_s35
7.727
7.784
n427_s36
7.784
7.841
n427_s37
7.841
7.898
n427_s38
7.898
7.955
address_PP_22_s10
9.807
10.432
address_PP_22_s9
10.851
11.477
address_PP_22_s5
11.483
12.515
n1517_s10
13.659
14.285
n1521_s9
16.617
17.243
address_PP_20_s0
17.243
=====
SETUP
0.948
8.804
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n409_s6
5.035
5.660
initialize/PSRAM_com/n411_s2
6.083
6.709
initialize/PSRAM_com/n415_s1
8.178
8.804
initialize/PSRAM_com/counter_0_s0
8.804
=====
SETUP
0.948
8.804
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n409_s6
5.035
5.660
initialize/PSRAM_com/n411_s2
6.083
6.709
initialize/PSRAM_com/n413_s1
8.178
8.804
initialize/PSRAM_com/counter_2_s0
8.804
=====
SETUP
0.978
9.130
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n774_s0
7.117
7.919
initialize/PSRAM_com/data_out_2_s0
9.130
=====
SETUP
1.012
9.096
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n774_s0
7.117
7.919
initialize/PSRAM_com/data_out_10_s0
9.096
=====
SETUP
1.012
9.096
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n774_s0
7.117
7.919
initialize/PSRAM_com/data_out_12_s0
9.096
=====
SETUP
1.012
9.096
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n774_s0
7.117
7.919
initialize/PSRAM_com/data_out_13_s0
9.096
=====
SETUP
1.012
9.096
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n774_s0
7.117
7.919
initialize/PSRAM_com/data_out_14_s0
9.096
=====
SETUP
1.030
9.079
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n774_s0
7.117
7.919
initialize/PSRAM_com/data_out_3_s0
9.079
=====
SETUP
1.040
17.383
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n427_s29
6.892
7.442
n427_s30
7.442
7.499
n427_s31
7.499
7.556
n427_s32
7.556
7.613
n427_s33
7.613
7.670
n427_s34
7.670
7.727
n427_s35
7.727
7.784
n427_s36
7.784
7.841
n427_s37
7.841
7.898
n427_s38
7.898
7.955
address_PP_22_s10
9.807
10.432
address_PP_22_s9
10.851
11.477
address_PP_22_s5
11.483
12.515
address_PP_22_s4
14.640
15.442
address_PP_1_s0
17.383
=====
SETUP
1.040
17.383
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n427_s29
6.892
7.442
n427_s30
7.442
7.499
n427_s31
7.499
7.556
n427_s32
7.556
7.613
n427_s33
7.613
7.670
n427_s34
7.670
7.727
n427_s35
7.727
7.784
n427_s36
7.784
7.841
n427_s37
7.841
7.898
n427_s38
7.898
7.955
address_PP_22_s10
9.807
10.432
address_PP_22_s9
10.851
11.477
address_PP_22_s5
11.483
12.515
address_PP_22_s4
14.640
15.442
address_PP_4_s0
17.383
=====
SETUP
1.063
9.045
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n774_s0
7.117
7.919
initialize/PSRAM_com/data_out_7_s0
9.045
=====
SETUP
1.063
9.045
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n774_s0
7.117
7.919
initialize/PSRAM_com/data_out_15_s0
9.045
=====
SETUP
1.138
8.614
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n416_s1
4.215
5.247
initialize/PSRAM_com/n389_s3
6.068
7.167
initialize/PSRAM_com/n389_s0
7.988
8.614
initialize/PSRAM_com/mem_sio_reg_0_s0
8.614
=====
SETUP
1.173
16.893
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n427_s29
6.892
7.442
n427_s30
7.442
7.499
n427_s31
7.499
7.556
n427_s32
7.556
7.613
n427_s33
7.613
7.670
n427_s34
7.670
7.727
n427_s35
7.727
7.784
n427_s36
7.784
7.841
n427_s37
7.841
7.898
n427_s38
7.898
7.955
address_PP_22_s10
9.807
10.432
address_PP_22_s9
10.851
11.477
address_PP_22_s5
11.483
12.515
n1523_s11
14.640
15.442
n1523_s9
15.861
16.893
address_PP_19_s0
16.893
=====
SETUP
1.242
8.866
10.108
read_write_1_s1
1.800
2.258
initialize/PSRAM_com/n500_s11
4.212
5.238
initialize/PSRAM_com/n512_s2
5.664
6.290
initialize/PSRAM_com/n512_s0
6.296
7.118
initialize/PSRAM_com/n495_s0
7.134
8.160
initialize/PSRAM_com/n513_s0
8.866
=====
SETUP
1.242
8.866
10.108
read_write_1_s1
1.800
2.258
initialize/PSRAM_com/n500_s11
4.212
5.238
initialize/PSRAM_com/n512_s2
5.664
6.290
initialize/PSRAM_com/n512_s0
6.296
7.118
initialize/PSRAM_com/n495_s0
7.134
8.160
initialize/PSRAM_com/n473_s0
8.866
=====
SETUP
1.281
8.471
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n409_s6
5.035
5.660
initialize/PSRAM_com/n409_s7
6.083
7.182
initialize/PSRAM_com/ended_s2
8.471
=====
SETUP
1.283
8.469
9.752
read_write_1_s1
1.800
2.258
initialize/PSRAM_com/n500_s11
4.212
5.244
initialize/PSRAM_com/n500_s15
5.260
6.292
initialize/PSRAM_com/n500_s12
7.437
8.469
initialize/PSRAM_com/n473_s0
8.469
=====
SETUP
1.322
16.744
18.067
initialize/PSRAM_com/ended_s2
10.152
10.610
n1181_s22
12.415
13.041
n1181_s21
13.846
14.872
n1181_s19
15.291
15.917
n1181_s17
15.922
16.744
com_start_s0
16.744
=====
SETUP
1.384
8.724
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.562
4.188
initialize/PSRAM_com/n774_s0
7.117
7.919
initialize/PSRAM_com/data_out_4_s0
8.724
=====
HOLD
0.556
2.312
1.756
debuttonA/sync_button_debounced/resync_2_s0
1.741
2.074
debuttonA/sync_button_debounced/button_once_s0
2.312
=====
HOLD
0.570
2.310
1.741
debuttonA/sync_button_debounced/resync_3_s0
1.741
2.074
debuttonA/sync_button_debounced/button_once_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[7]_1_s0
1.741
2.074
UART1/samples_before_17_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[7]_2_s0
1.741
2.074
UART1/samples_before_18_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[7]_3_s0
1.741
2.074
UART1/samples_before_19_s0
2.310
=====
HOLD
0.571
10.656
10.085
initialize/PSRAM_com/data_out_4_s0
10.085
10.418
initialize/PSRAM_com/data_out_8_s0
10.656
=====
HOLD
0.571
10.656
10.085
initialize/PSRAM_com/data_out_10_s0
10.085
10.418
initialize/PSRAM_com/data_out_14_s0
10.656
=====
HOLD
0.571
2.312
1.741
debuttonA/sync_button_debounced/resync_2_s0
1.741
2.074
debuttonA/sync_button_debounced/resync_3_s0
2.312
=====
HOLD
0.571
2.312
1.741
debuttonA/deb_button/shift_5_s0
1.741
2.074
debuttonA/deb_button/shift_6_s0
2.312
=====
HOLD
0.571
2.312
1.741
debuttonA/deb_button/shift_2_s0
1.741
2.074
debuttonA/deb_button/shift_3_s0
2.312
=====
HOLD
0.571
2.312
1.741
debuttonA/deb_button/shift_4_s0
1.741
2.074
debuttonA/deb_button/shift_5_s0
2.312
=====
HOLD
0.571
2.312
1.741
UART1/buffer[3]_3_s0
1.741
2.074
UART1/threshold_3_s0
2.312
=====
HOLD
0.571
2.312
1.741
UART1/buffer[3]_5_s0
1.741
2.074
UART1/threshold_5_s0
2.312
=====
HOLD
0.577
2.318
1.741
debuttonA/deb_button/shift_0_s0
1.741
2.074
debuttonA/deb_button/shift_1_s0
2.318
=====
HOLD
0.577
2.318
1.741
debuttonA/deb_button/shift_1_s0
1.741
2.074
debuttonA/deb_button/shift_2_s0
2.318
=====
HOLD
0.582
2.322
1.741
en_read_PP_s6
1.741
2.074
d_first_pong_s0
2.322
=====
HOLD
0.599
10.684
10.085
initialize/PSRAM_com/data_out_7_s0
10.085
10.418
initialize/PSRAM_com/data_out_11_s0
10.684
=====
HOLD
0.708
2.448
1.741
UART1/rxCounter_12_s1
1.741
2.074
UART1/n152_s12
2.076
2.448
UART1/rxCounter_12_s1
2.448
=====
HOLD
0.708
2.448
1.741
UART1/rxCounter_3_s1
1.741
2.074
UART1/n161_s11
2.076
2.448
UART1/rxCounter_3_s1
2.448
=====
HOLD
0.708
2.448
1.741
UART1/rxCounter_4_s1
1.741
2.074
UART1/n160_s11
2.076
2.448
UART1/rxCounter_4_s1
2.448
=====
HOLD
0.708
2.448
1.741
UART1/txByteCounter_0_s2
1.741
2.074
UART1/n989_s10
2.076
2.448
UART1/txByteCounter_0_s2
2.448
=====
HOLD
0.708
2.448
1.741
UART1/txCounter_2_s2
1.741
2.074
UART1/n983_s18
2.076
2.448
UART1/txCounter_2_s2
2.448
=====
HOLD
0.708
2.448
1.741
UART1/txCounter_5_s2
1.741
2.074
UART1/n980_s18
2.076
2.448
UART1/txCounter_5_s2
2.448
=====
HOLD
0.708
2.448
1.741
n1806_s1
1.741
2.074
n1174_s5
2.076
2.448
n1806_s1
2.448
=====
HOLD
0.708
2.448
1.741
led_rgb_2_s3
1.741
2.074
n1221_s11
2.076
2.448
led_rgb_2_s3
2.448
