# CNN Accelerator on RISC-V

## Description

This project implements a CNN accelerator on a RISC-V processor architecture, aimed at optimizing machine learning tasks in hardware.

## Tools Required

- **RISC-V Toolchain**: For compiling RISC-V C programs.
- **Vivado** (optional): If you plan to synthesize hardware and load it onto an FPGA (only needed if you want to go the FPGA route).
- **Python**: For any helpers or scripts (optional).


