{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675953161339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675953161339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 11:32:41 2023 " "Processing started: Thu Feb 09 11:32:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675953161339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675953161339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controlador_display_paralelo -c Controlador_display_paralelo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controlador_display_paralelo -c Controlador_display_paralelo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675953161339 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675953161678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_cont_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_cont_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto_cont_disp-hardware " "Found design unit 1: Projeto_cont_disp-hardware" {  } { { "Projeto_cont_disp.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Projeto_cont_disp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675953162210 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto_cont_disp " "Found entity 1: Projeto_cont_disp" {  } { { "Projeto_cont_disp.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Projeto_cont_disp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675953162210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675953162210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_display_paralelo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_display_paralelo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador_display_paralelo-hardware " "Found design unit 1: Controlador_display_paralelo-hardware" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675953162226 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador_display_paralelo " "Found entity 1: Controlador_display_paralelo" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675953162226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675953162226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conv7_seg-hardware " "Found design unit 1: Conv7_seg-hardware" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Conv7_seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675953162226 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conv7_seg " "Found entity 1: Conv7_seg" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Conv7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675953162226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675953162226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto_cont_disp " "Elaborating entity \"Projeto_cont_disp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675953162273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador_display_paralelo Controlador_display_paralelo:cont_disp " "Elaborating entity \"Controlador_display_paralelo\" for hierarchy \"Controlador_display_paralelo:cont_disp\"" {  } { { "Projeto_cont_disp.vhd" "cont_disp" { Text "F:/Estudos/Controlador_display_paralelo/Projeto_cont_disp.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675953162273 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[0\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675953162273 "|Projeto_cont_disp|Controlador_display_paralelo:cont_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[1\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675953162273 "|Projeto_cont_disp|Controlador_display_paralelo:cont_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[2\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675953162273 "|Projeto_cont_disp|Controlador_display_paralelo:cont_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[3\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675953162273 "|Projeto_cont_disp|Controlador_display_paralelo:cont_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[4\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675953162273 "|Projeto_cont_disp|Controlador_display_paralelo:cont_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[5\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675953162273 "|Projeto_cont_disp|Controlador_display_paralelo:cont_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] Controlador_display_paralelo.vhd(210) " "Inferred latch for \"display\[6\]\" at Controlador_display_paralelo.vhd(210)" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675953162273 "|Projeto_cont_disp|Controlador_display_paralelo:cont_disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv7_seg Controlador_display_paralelo:cont_disp\|Conv7_seg:show_display1 " "Elaborating entity \"Conv7_seg\" for hierarchy \"Controlador_display_paralelo:cont_disp\|Conv7_seg:show_display1\"" {  } { { "Controlador_display_paralelo.vhd" "show_display1" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675953162304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[0\] " "Latch Controlador_display_paralelo:cont_disp\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675953162853 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675953162853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[1\] " "Latch Controlador_display_paralelo:cont_disp\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675953162853 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675953162853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[2\] " "Latch Controlador_display_paralelo:cont_disp\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675953162853 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675953162853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[3\] " "Latch Controlador_display_paralelo:cont_disp\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675953162853 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675953162853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[4\] " "Latch Controlador_display_paralelo:cont_disp\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675953162853 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675953162853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[5\] " "Latch Controlador_display_paralelo:cont_disp\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675953162853 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675953162853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlador_display_paralelo:cont_disp\|display\[6\] " "Latch Controlador_display_paralelo:cont_disp\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controlador_display_paralelo:cont_disp\|enable1 " "Ports D and ENA on the latch are fed by the same signal Controlador_display_paralelo:cont_disp\|enable1" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1675953162853 ""}  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 210 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1675953162853 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Controlador_display_paralelo:cont_disp\|enable1 Low " "Register Controlador_display_paralelo:cont_disp\|enable1 will power up to Low" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1675953162932 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Controlador_display_paralelo:cont_disp\|enable2 Low " "Register Controlador_display_paralelo:cont_disp\|enable2 will power up to Low" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1675953162932 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Controlador_display_paralelo:cont_disp\|enable3 Low " "Register Controlador_display_paralelo:cont_disp\|enable3 will power up to Low" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1675953162932 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Controlador_display_paralelo:cont_disp\|enable4 Low " "Register Controlador_display_paralelo:cont_disp\|enable4 will power up to Low" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Controlador_display_paralelo.vhd" 148 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1675953162932 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1675953162932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1675953163042 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1675953163245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675953163403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675953163403 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Projeto_cont_disp.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Projeto_cont_disp.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675953163481 "|Projeto_cont_disp|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Projeto_cont_disp.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Projeto_cont_disp.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675953163481 "|Projeto_cont_disp|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Projeto_cont_disp.vhd" "" { Text "F:/Estudos/Controlador_display_paralelo/Projeto_cont_disp.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675953163481 "|Projeto_cont_disp|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1675953163481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675953163481 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675953163481 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675953163481 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675953163481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675953163500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 11:32:43 2023 " "Processing ended: Thu Feb 09 11:32:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675953163500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675953163500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675953163500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675953163500 ""}
