// Seed: 1193014143
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_4;
  assign id_4 = ~id_4;
  id_5(
      .id_0(1)
  );
  assign module_1.id_6 = 0;
  wire id_6, id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    output tri0 id_6,
    input wand id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  wire id_10;
  id_11(
      .id_0(1 == 1), .id_1(1)
  );
endmodule
