Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.68 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.68 secs
 
--> Reading design: divider.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "divider.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "divider"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : divider
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Ev\university\semester 4\CA lib\az8\divider\divider.vhd" into library work
Parsing entity <divider>.
Parsing architecture <Behavioral> of entity <divider>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <divider> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "E:\Ev\university\semester 4\CA lib\az8\divider\divider.vhd" Line 58: sc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Ev\university\semester 4\CA lib\az8\divider\divider.vhd" Line 69: sc should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <divider>.
    Related source file is "E:\Ev\university\semester 4\CA lib\az8\divider\divider.vhd".
WARNING:Xst:647 - Input <AQ<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <sc>.
    Found 9-bit register for signal <ERA>.
    Found 4-bit adder for signal <ERA[7]_B[3]_add_10_OUT> created at line 78.
    Found 5-bit adder for signal <GND_6_o_GND_6_o_add_11_OUT> created at line 78.
    Found 32-bit subtractor for signal <sc[31]_GND_6_o_sub_13_OUT<31:0>> created at line 85.
WARNING:Xst:737 - Found 1-bit latch for signal <overflow>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator lessequal for signal <AQ[7]_B[3]_LessThan_3_o> created at line 61
    Found 32-bit comparator greater for signal <sc[31]_GND_6_o_LessThan_5_o> created at line 69
    Found 4-bit comparator lessequal for signal <n0005> created at line 77
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   3 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 2
 32-bit register                                       : 1
 9-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 3
 32-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 11

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <divider>.
The following registers are absorbed into counter <sc>: 1 register on signal <sc>.
Unit <divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 1
 32-bit down counter                                   : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 3
 32-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <divider> ...
WARNING:Xst:1293 - FF/Latch <sc_31> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_30> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_29> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_28> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_27> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_26> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_25> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_24> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_23> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_22> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_21> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_20> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_19> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_18> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_17> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_16> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_15> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_14> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_13> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_12> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_11> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_10> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_9> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_8> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_7> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_6> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_5> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_4> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sc_3> has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block divider, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : divider.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 43
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 1
#      LUT2                        : 1
#      LUT3                        : 9
#      LUT4                        : 4
#      LUT5                        : 5
#      LUT6                        : 7
#      MUXCY                       : 9
#      VCC                         : 1
#      XORCY                       : 3
# FlipFlops/Latches                : 13
#      FD                          : 12
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 8
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              12  out of  54576     0%  
 Number of Slice LUTs:                   29  out of  27288     0%  
    Number used as Logic:                29  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     29
   Number with an unused Flip Flop:      17  out of     29    58%  
   Number with an unused LUT:             0  out of     29     0%  
   Number of fully used LUT-FF pairs:    12  out of     29    41%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  14  out of    296     4%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------+------------------------+-------+
Clock Signal                                             | Clock buffer(FF name)  | Load  |
---------------------------------------------------------+------------------------+-------+
GND_6_o_sc[31]_equal_2_o(GND_6_o_sc[31]_equal_2_o<31>1:O)| NONE(*)(overflow)      | 1     |
clk                                                      | BUFGP                  | 12    |
---------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.427ns (Maximum Frequency: 291.771MHz)
   Minimum input arrival time before clock: 4.345ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.427ns (frequency: 291.771MHz)
  Total number of paths / destination ports: 103 / 12
-------------------------------------------------------------------------
Delay:               3.427ns (Levels of Logic = 3)
  Source:            ERA_8 (FF)
  Destination:       ERA_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ERA_8 to ERA_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.002  ERA_8 (ERA_8)
     LUT5:I2->O            1   0.205   0.684  B[3]_ERA[7]_LessThan_9_o12_SW0 (N10)
     LUT6:I4->O            1   0.203   0.580  Mmux_ERA[4]_GND_6_o_MUX_55_o11 (ERA[4]_GND_6_o_MUX_55_o)
     LUT3:I2->O            1   0.205   0.000  ERA_5_rstpot (ERA_5_rstpot)
     FD:D                      0.102          ERA_5
    ----------------------------------------
    Total                      3.427ns (1.162ns logic, 2.265ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_6_o_sc[31]_equal_2_o'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              3.324ns (Levels of Logic = 3)
  Source:            B<0> (PAD)
  Destination:       overflow (LATCH)
  Destination Clock: GND_6_o_sc[31]_equal_2_o falling

  Data Path: B<0> to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.973  B_0_IBUF (B_0_IBUF)
     LUT4:I1->O            1   0.205   0.684  AQ[7]_INV_2_o1_SW0 (N0)
     LUT5:I3->O            1   0.203   0.000  AQ[7]_INV_2_o1 (AQ[7]_INV_2_o)
     LD:D                      0.037          overflow
    ----------------------------------------
    Total                      3.324ns (1.667ns logic, 1.657ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 38 / 6
-------------------------------------------------------------------------
Offset:              4.345ns (Levels of Logic = 4)
  Source:            B<2> (PAD)
  Destination:       ERA_5 (FF)
  Destination Clock: clk rising

  Data Path: B<2> to ERA_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.147  B_2_IBUF (B_2_IBUF)
     LUT5:I0->O            1   0.203   0.684  B[3]_ERA[7]_LessThan_9_o12_SW0 (N10)
     LUT6:I4->O            1   0.203   0.580  Mmux_ERA[4]_GND_6_o_MUX_55_o11 (ERA[4]_GND_6_o_MUX_55_o)
     LUT3:I2->O            1   0.205   0.000  ERA_5_rstpot (ERA_5_rstpot)
     FD:D                      0.102          ERA_5
    ----------------------------------------
    Total                      4.345ns (1.935ns logic, 2.410ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            ERA_3 (FF)
  Destination:       Q<3> (PAD)
  Source Clock:      clk rising

  Data Path: ERA_3 to Q<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  ERA_3 (ERA_3)
     OBUF:I->O                 2.571          Q_3_OBUF (Q<3>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_sc[31]_equal_2_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            overflow (LATCH)
  Destination:       overflow (PAD)
  Source Clock:      GND_6_o_sc[31]_equal_2_o falling

  Data Path: overflow to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  overflow (overflow_OBUF)
     OBUF:I->O                 2.571          overflow_OBUF (overflow)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.427|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.00 secs
 
--> 

Total memory usage is 4510280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    1 (   0 filtered)

