{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512260852149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512260852154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 22:27:31 2017 " "Processing started: Sat Dec 02 22:27:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512260852154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512260852154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Encoder_vhdl -c Encoder_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off Encoder_vhdl -c Encoder_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512260852154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512260852509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512260852509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_vhdl-encoder " "Found design unit 1: encoder_vhdl-encoder" {  } { { "Encoder_vhdl.vhd" "" { Text "C:/github/Encoder/Encoder-in-VHDL/Encoder_vhdl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512260868923 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_vhdl " "Found entity 1: encoder_vhdl" {  } { { "Encoder_vhdl.vhd" "" { Text "C:/github/Encoder/Encoder-in-VHDL/Encoder_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512260868923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512260868923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_encoder-simulacao " "Found design unit 1: tb_encoder-simulacao" {  } { { "tb_encoder.vhd" "" { Text "C:/github/Encoder/Encoder-in-VHDL/tb_encoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512260868924 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_encoder " "Found entity 1: tb_encoder" {  } { { "tb_encoder.vhd" "" { Text "C:/github/Encoder/Encoder-in-VHDL/tb_encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512260868924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512260868924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trabalho.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trabalho " "Found entity 1: trabalho" {  } { { "trabalho.bdf" "" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512260868926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512260868926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envia_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file envia_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 envia_serial-comportamento " "Found design unit 1: envia_serial-comportamento" {  } { { "envia_serial.vhd" "" { Text "C:/github/Encoder/Encoder-in-VHDL/envia_serial.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512260868929 ""} { "Info" "ISGN_ENTITY_NAME" "1 envia_serial " "Found entity 1: envia_serial" {  } { { "envia_serial.vhd" "" { Text "C:/github/Encoder/Encoder-in-VHDL/envia_serial.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512260868929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512260868929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trabalho " "Elaborating entity \"trabalho\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512260868962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_vhdl encoder_vhdl:inst " "Elaborating entity \"encoder_vhdl\" for hierarchy \"encoder_vhdl:inst\"" {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512260868964 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "conter\[10\] encoder_vhdl encoder_vhdl:inst " "Port \"conter\[10\]\" does not exist in entity definition of \"encoder_vhdl\".  The port's range differs between the entity definition and its actual instantiation, \"encoder_vhdl:inst\"." {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1512260868992 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "conter\[11\] encoder_vhdl encoder_vhdl:inst " "Port \"conter\[11\]\" does not exist in entity definition of \"encoder_vhdl\".  The port's range differs between the entity definition and its actual instantiation, \"encoder_vhdl:inst\"." {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1512260868992 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "conter\[12\] encoder_vhdl encoder_vhdl:inst " "Port \"conter\[12\]\" does not exist in entity definition of \"encoder_vhdl\".  The port's range differs between the entity definition and its actual instantiation, \"encoder_vhdl:inst\"." {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1512260868992 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "conter\[13\] encoder_vhdl encoder_vhdl:inst " "Port \"conter\[13\]\" does not exist in entity definition of \"encoder_vhdl\".  The port's range differs between the entity definition and its actual instantiation, \"encoder_vhdl:inst\"." {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1512260868992 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "conter\[14\] encoder_vhdl encoder_vhdl:inst " "Port \"conter\[14\]\" does not exist in entity definition of \"encoder_vhdl\".  The port's range differs between the entity definition and its actual instantiation, \"encoder_vhdl:inst\"." {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1512260868993 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "conter\[15\] encoder_vhdl encoder_vhdl:inst " "Port \"conter\[15\]\" does not exist in entity definition of \"encoder_vhdl\".  The port's range differs between the entity definition and its actual instantiation, \"encoder_vhdl:inst\"." {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1512260868993 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "conter\[16\] encoder_vhdl encoder_vhdl:inst " "Port \"conter\[16\]\" does not exist in entity definition of \"encoder_vhdl\".  The port's range differs between the entity definition and its actual instantiation, \"encoder_vhdl:inst\"." {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1512260868993 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "conter\[17\] encoder_vhdl encoder_vhdl:inst " "Port \"conter\[17\]\" does not exist in entity definition of \"encoder_vhdl\".  The port's range differs between the entity definition and its actual instantiation, \"encoder_vhdl:inst\"." {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1512260868993 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "conter\[18\] encoder_vhdl encoder_vhdl:inst " "Port \"conter\[18\]\" does not exist in entity definition of \"encoder_vhdl\".  The port's range differs between the entity definition and its actual instantiation, \"encoder_vhdl:inst\"." {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1512260868993 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "conter\[19\] encoder_vhdl encoder_vhdl:inst " "Port \"conter\[19\]\" does not exist in entity definition of \"encoder_vhdl\".  The port's range differs between the entity definition and its actual instantiation, \"encoder_vhdl:inst\"." {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1512260868993 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "conter\[20\] encoder_vhdl encoder_vhdl:inst " "Port \"conter\[20\]\" does not exist in entity definition of \"encoder_vhdl\".  The port's range differs between the entity definition and its actual instantiation, \"encoder_vhdl:inst\"." {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1512260868993 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "conter\[8\] encoder_vhdl encoder_vhdl:inst " "Port \"conter\[8\]\" does not exist in entity definition of \"encoder_vhdl\".  The port's range differs between the entity definition and its actual instantiation, \"encoder_vhdl:inst\"." {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1512260868993 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "conter\[9\] encoder_vhdl encoder_vhdl:inst " "Port \"conter\[9\]\" does not exist in entity definition of \"encoder_vhdl\".  The port's range differs between the entity definition and its actual instantiation, \"encoder_vhdl:inst\"." {  } { { "trabalho.bdf" "inst" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 128 440 600 240 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1512260868993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512260869520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512260869520 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A " "No output dependent on input pin \"A\"" {  } { { "trabalho.bdf" "" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 152 216 384 168 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512260869576 "|trabalho|A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B " "No output dependent on input pin \"B\"" {  } { { "trabalho.bdf" "" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 168 216 384 184 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512260869576 "|trabalho|B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "trabalho.bdf" "" { Schematic "C:/github/Encoder/Encoder-in-VHDL/trabalho.bdf" { { 184 216 384 200 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512260869576 "|trabalho|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512260869576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512260869576 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512260869576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512260869576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "708 " "Peak virtual memory: 708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512260869620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 22:27:49 2017 " "Processing ended: Sat Dec 02 22:27:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512260869620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512260869620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512260869620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512260869620 ""}
