按键防抖
====
1.用verilog实现按键抖动消除电路，抖动小于15ms，输入时钟12MHz。
-----------
```verilog
`timescale 1ns/1ps
module detecte(
							input Sys_clk,	//12MHz
							input Sys_reset,
							input Pin_in,
							output H2L_Sig,
							output L2H_Sig
						);
	parameter T100us = 11'd1205;//delay100us
	reg H2L_Sig_r0;
	reg H2L_Sig_r1;
	reg L2H_Sig_r0;
	reg L2H_Sig_r1;
	//*****************************************************
	reg [10:0] cnt1;
	reg isEn;
	always @(posedge Sys_clk , negedge Sys_reset)
		if(!Sys_reset)
			begin
				isEn <= 1'b0;
				cnt1 <= 11'd0;
			end
		else if(cnt1 == T100us)
			begin
				isEn <= 1'b1;
				cnt1 <= 11'd0;
			end
		else
			cnt1 <= cnt1 + 1'b1;
//********************

always @ (posedge Sys_clk , negedge Sys_reset)
	if(!Sys_reset)
		begin
			{H2L_Sig_r0,H2L_Sig_r1} <= 2'b00;
			{L2H_Sig_r0,L2H_Sig_r1} <= 2'b00;
		end 
	else 
		begin
			{H2L_Sig_r0,H2L_Sig_r1} <= {Pin_in,H2L_Sig_r0};
			{L2H_Sig_r0,L2H_Sig_r1} <= {Pin_in,L2H_Sig_r0};
		end

//********************************************************8
assign H2L_Sig =isEn ?( !H2L_Sig_r0 & H2L_Sig_r1) : 1'b0;
assign L2H_Sig =isEn ?( L2H_Sig_r0 & !L2H_Sig_r1) : 1'b0;


endmodule
```

```verilog
`timescale 1ns/1ps
module delay(
						input Sys_clk,//12Mhz
						input H2L_sig,
						input L2H_sig,
						input Sys_reset,
						output Pin_out
					);
parameter T1ms =14 'd12048;//1ms
//***************************************
//1ms count
//*************************
reg [13:0] cnt_1;

always @ (posedge Sys_clk or negedge Sys_reset)
	if(!Sys_reset)
		cnt_1 <= 14'd0;
	else if(cnt_1 == T1ms  && cnt_En)// cnt_En is enable counter
				cnt_1 <= 14'd0;
	else if(cnt_En)
			cnt_1 <= cnt_1+1'b1;
	else if(!cnt_En)
			cnt_En <= 14'd0;
			
//*************
//15ms count
//***************
reg [3:0] count_ms;

always @ (posedge Sys_clk or negedge Sys_clk)
	if(!Sys_reset)
		begin
			count_ms <= 4'd0;
		end 
	else if (cnt_En && cnt_1 ==T1ms)
				count_ms <= count_ms +1'b1;
	else if(!cnt_En)
			count_ms <= 1'b0;
///********************************************************
reg cnt_En;
reg Pin_out_r;
reg [1:0] i;
always @ (posedge Sys_clk or negedge Sys_reset)
	if(!Sys_reset)
		begin
			i <= 2'd0;
			Pin_out_r <= 1'b0;
			cnt_En <= 1'b0;
		end
	else case(i)
				2'd0: 
					if(H2L_sig)
						begin
							i <= 2'd1;
						end 
					else if(L2H_sig)
							i <= 2'd2;
					2'd1:
						if(count_ms ==4'd15)
							begin
								cnt_En <= 1'b0;
								Pin_out_r <= 1'b1;
								i <= 2'd0;
							end 
						else cnt_En <= 1'b1;
					2'd2:
						if(count_ms ==4'd15)
							begin
								cnt_En <= 1'b0;
								Pin_out_r <= 1'b0;
								i <= 2'd0;
							end 
						else cnt_En <= 1'b1;
			endcase
//**************************************			
assign Pin_out = Pin_out_r;
endmodule
```
```verilog
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2019/05/07 17:28:19
// Design Name: 
// Module Name: testbench
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module testbench();
reg Sys_clk;
reg Sys_reset;
reg Pin_in;
wire Pin_out;
initial
    begin
        Sys_clk = 0;
        Sys_reset = 0;
        Pin_in =1;
        #100
        Sys_reset = 1;
        Pin_in =0;
        #40
        Pin_in = 1;
        #40
         Pin_in = 0;
         #40
          Pin_in = 1;
    end
   always #10 Sys_clk = ~Sys_clk;
   debounce debounce_inst(
                  .Sys_clk,
                  .Sys_reset,
                  .Pin_in,
                  .Pin_out//posedge is 1,negedge is 0
      );
endmodule
```
