{:input (genetic.crossover/dumb-crossover 1289274523 (genetic.mutation/change-names-remove-clause 1069101615 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))) (genetic.mutation/change-constant-value 1972535358 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_8 , \\wire1_:missing , wire2_7, \\wire:missing_edge , \\wire9_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_:missing_8 ;\n  wire \\wire0_:missing_8 ;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  output wire2_7;\n  wire wire2_7;\n  wire wire3;\n  wire wire4_14;\n  wire wire4_15;\n  wire wire4_6;\n  wire \\wire4_:missing ;\n  wire wire5_12;\n  wire wire5_6;\n  wire \\wire6_:missing ;\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_8 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5_6 = 2'h1 >> wire5_12;\n  assign \\wire6_:missing  = 4'h8 >> { wire5_6, wire4_6 };\n  assign wire3 = 1'h1;\n  assign \\wire4_:missing  = 1'h0;\n  assign \\wire:missing_12  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire4_15;\n  assign \\wire:missing_edge  = wire4_14;\n  assign \\wire:missing_8  = \\wire0_:missing_8 ;\n  assign wire2_7 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/5767551F.v:3.1-36.10\" *)\nmodule postsynth(\\wire0_:missing_8 , \\wire1_:missing , wire2_7, \\wire:missing_edge , \\wire9_:missing );\n  (* src = \"/tmp/fuzzmount731121EF/5767551F.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/5767551F.v:5.9-5.26\" *)\n  input \\wire0_:missing_8 ;\n  wire \\wire0_:missing_8 ;\n  (* src = \"/tmp/fuzzmount731121EF/5767551F.v:7.9-7.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/5767551F.v:9.10-9.17\" *)\n  output wire2_7;\n  wire wire2_7;\n  (* src = \"/tmp/fuzzmount731121EF/5767551F.v:11.8-11.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount731121EF/5767551F.v:12.8-12.16\" *)\n  wire wire4_14;\n  (* src = \"/tmp/fuzzmount731121EF/5767551F.v:13.8-13.16\" *)\n  wire wire4_15;\n  (* src = \"/tmp/fuzzmount731121EF/5767551F.v:15.8-15.23\" *)\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/5767551F.v:19.9-19.24\" *)\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/5767551F.v:21.8-21.24\" *)\n  wire \\wire:missing_12 ;\n  (* src = \"/tmp/fuzzmount731121EF/5767551F.v:22.8-22.23\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_8 ;\n  (* src = \"/tmp/fuzzmount731121EF/5767551F.v:23.10-23.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2_7 = 1'h0;\n  assign wire3 = 1'h1;\n  assign wire4_14 = 1'h0;\n  assign wire4_15 = 1'h0;\n  assign \\wire4_:missing  = 1'h0;\n  assign \\wire:missing_12  = 1'h1;\n  assign \\wire:missing_8  = \\wire0_:missing_8 ;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 15:10:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c/src/top.v'.\nSBY 15:10:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] Copy '/tmp/fuzzmount731121EF/5767551F.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c/src/5767551F.v'.\nSBY 15:10:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] Copy '/tmp/fuzzmount731121EF/5767551F.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c/src/5767551F.post.v'.\nSBY 15:10:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] engine_0: abc pdr\nSBY 15:10:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:10:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 15:10:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 15:10:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] base: finished (returncode=0)\nSBY 15:10:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:10:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 15:10:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 15:10:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] aig: finished (returncode=0)\nSBY 15:10:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:10:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:10:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] engine_0: Warning: The network has no constraints.\nSBY 15:10:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:10:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] engine_0: finished (returncode=0)\nSBY 15:10:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] engine_0: Status returned by engine: FAIL\nSBY 15:10:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 15:10:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:10:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:10:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c'.\nSBY 15:10:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt9brem_c] DONE (FAIL, rc=2)\n", :err ""}}}