
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124006                       # Number of seconds simulated
sim_ticks                                124005850311                       # Number of ticks simulated
final_tick                               1265641185942                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34739                       # Simulator instruction rate (inst/s)
host_op_rate                                    46869                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3916234                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907808                       # Number of bytes of host memory used
host_seconds                                 31664.57                       # Real time elapsed on the host
sim_insts                                  1100000007                       # Number of instructions simulated
sim_ops                                    1484089557                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       466560                       # Number of bytes read from this memory
system.physmem.bytes_read::total               468224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       468096                       # Number of bytes written to this memory
system.physmem.bytes_written::total            468096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         3645                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3658                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3657                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3657                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        13419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      3762403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3775822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        13419                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              13419                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3774790                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3774790                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3774790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        13419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      3762403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                7550612                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                148866568                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         22286708                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     19529081                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1742227                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      11041806                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         10758947                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          1552996                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        54211                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    117518755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              123857755                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            22286708                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     12311943                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              25207991                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         5677953                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        1525698                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          13395535                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1095683                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    148178010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.950951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.320239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        122970019     82.99%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1270654      0.86%     83.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2330598      1.57%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1946095      1.31%     86.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          3557088      2.40%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          3855179      2.60%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           844610      0.57%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           662094      0.45%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         10741673      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    148178010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.149709                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.832005                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        116732257                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       2503400                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          24997125                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         24834                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3920386                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      2398565                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5182                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      139816722                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1309                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3920386                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        117192995                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          988934                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       771568                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          24549665                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        754455                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      138846550                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          89399                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        417705                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    184437250                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     630013409                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    630013409                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     148896166                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         35541039                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        19843                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         9922                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2540106                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     23083717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4489655                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        82558                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1000397                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          137218152                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        19844                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         128898932                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       103380                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     22654610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     48934718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    148178010                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.869892                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.479619                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     94544958     63.80%     63.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     21828936     14.73%     78.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     10945823      7.39%     85.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7222819      4.87%     90.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7508179      5.07%     95.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3880783      2.62%     98.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1733898      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       431038      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        81576      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    148178010                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          318535     59.99%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         131684     24.80%     84.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         80757     15.21%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     101777452     78.96%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1081868      0.84%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     21572660     16.74%     96.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4457031      3.46%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      128898932                       # Type of FU issued
system.switch_cpus.iq.rate                   0.865869                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              530976                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.004119                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    406610226                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    159892913                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    125976909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      129429908                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       241256                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      4153646                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       136300                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3920386                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          623558                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         49337                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    137237996                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        48074                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      23083717                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      4489655                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9922                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          34166                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           163                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       840429                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1036656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1877085                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     127512035                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      21238893                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1386893                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             25695739                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19637584                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4456846                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.856553                       # Inst execution rate
system.switch_cpus.iew.wb_sent              126090545                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             125976909                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          72779891                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         172888856                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.846240                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.420963                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     23627184                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1746972                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    144257624                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.787560                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.662353                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    102031777     70.73%     70.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     16396084     11.37%     82.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     11851322      8.22%     90.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2647399      1.84%     92.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3012708      2.09%     94.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1064787      0.74%     94.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4464634      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       903211      0.63%     98.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1885702      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    144257624                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus.commit.committedOps      113611589                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               23283426                       # Number of memory references committed
system.switch_cpus.commit.loads              18930071                       # Number of loads committed
system.switch_cpus.commit.membars                9922                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17789106                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          99179499                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       1885702                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            279610695                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           278398029                       # The number of ROB writes
system.switch_cpus.timesIdled                   32258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  688558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps             113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.488666                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.488666                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.671743                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.671743                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        589832136                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       165539715                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       146588294                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          19844                       # number of misc regfile writes
system.l2.replacements                           3658                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                           416304                       # Total number of references to valid blocks.
system.l2.sampled_refs                         134730                       # Sample count of references to valid blocks.
system.l2.avg_refs                           3.089913                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         110318.840297                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      12.981838                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    1841.627247                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    207                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           18691.550618                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.841666                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.014051                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.001579                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.142605                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        45921                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   45922                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            21852                       # number of Writeback hits
system.l2.Writeback_hits::total                 21852                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         45921                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45922                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        45921                       # number of overall hits
system.l2.overall_hits::total                   45922                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         3645                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3658                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3645                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3658                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3645                       # number of overall misses
system.l2.overall_misses::total                  3658                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2373165                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    635734460                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       638107625                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2373165                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    635734460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        638107625                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2373165                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    635734460                       # number of overall miss cycles
system.l2.overall_miss_latency::total       638107625                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        49566                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               49580                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        21852                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             21852                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        49566                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49580                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        49566                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49580                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.073538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.073780                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.073538                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073780                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.073538                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073780                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 182551.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 174412.746228                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 174441.668945                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 182551.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 174412.746228                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 174441.668945                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 182551.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 174412.746228                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 174441.668945                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3657                       # number of writebacks
system.l2.writebacks::total                      3657                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         3645                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3658                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3658                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3658                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1616632                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    423237566                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    424854198                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1616632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    423237566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    424854198                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1616632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    423237566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    424854198                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.073538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.073780                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.073538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.073538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073780                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 124356.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 116114.558573                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 116143.848551                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 124356.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 116114.558573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116143.848551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 124356.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 116114.558573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 116143.848551                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                540.981453                       # Cycle average of tags in use
system.cpu.icache.total_refs               1013427633                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    541                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1873248.859519                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.981453                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022406                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.844551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.866957                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     13395519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13395519                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     13395519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13395519                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     13395519                       # number of overall hits
system.cpu.icache.overall_hits::total        13395519                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2874329                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2874329                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2874329                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2874329                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2874329                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2874329                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     13395535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13395535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     13395535                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13395535                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     13395535                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13395535                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 179645.562500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 179645.562500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 179645.562500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 179645.562500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 179645.562500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 179645.562500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2545365                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2545365                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2545365                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2545365                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2545365                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2545365                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 181811.785714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 181811.785714                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 181811.785714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 181811.785714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 181811.785714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 181811.785714                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  49566                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                245017202                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  49822                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4917.851592                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   211.542221                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      44.457779                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.826337                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.173663                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     19234450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19234450                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4333492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4333492                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         9922                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9922                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         9922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     23567942                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23567942                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     23567942                       # number of overall hits
system.cpu.dcache.overall_hits::total        23567942                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       159972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        159972                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       159972                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         159972                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       159972                       # number of overall misses
system.cpu.dcache.overall_misses::total        159972                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  13096319642                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13096319642                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  13096319642                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13096319642                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  13096319642                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13096319642                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     19394422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19394422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         9922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     23727914                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23727914                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     23727914                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23727914                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008248                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006742                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006742                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006742                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006742                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 81866.324369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81866.324369                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 81866.324369                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81866.324369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 81866.324369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81866.324369                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        21852                       # number of writebacks
system.cpu.dcache.writebacks::total             21852                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       110406                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       110406                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       110406                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       110406                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       110406                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       110406                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        49566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49566                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        49566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        49566                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49566                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   3657171049                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3657171049                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   3657171049                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3657171049                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   3657171049                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3657171049                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002089                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002089                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002089                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73783.864928                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73783.864928                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 73783.864928                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73783.864928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 73783.864928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73783.864928                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
