'''
A disasm file for the AArch64 Architecture, ARMv8.
'''
import logging
logger = logging.getLogger(__name__)

from envi.archs.aarch64.const import *
from envi.archs.aarch64.regs import *
import envi
import struct
import envi.bits as e_bits

#-----------------------------data-----------------------------------------|

'''
All the various tables inittable references
'''
s_0_table = (   # undefined and unallcated
    (0b11011110110000000000000000001000, 0b10000000110000000000000000000000, IENC_SME_OUTER_PRODUCT_64_BIT),
    #(0b10000x11xxxxxxxxxxxxxxxxxx1xxxxx, 0b10000x11xxxxxxxxxxxxxxxxxx1xxxxx, UNALLOCATED.),
    #(0b1000000x0xxxxxxxxxxxxxxxxxxxxxxx, 0b1000000x0xxxxxxxxxxxxxxxxxxxxxxx, UNALLOCATED.),
    (0b11111110110000000000000000001100, 0b10000000100000000000000000000000, IENC_SME_FP_OUTER_PRODUCT_32_BIT),
    # (0b1000000010xxxxxxxxxxxxxxxxxxx1xx, 0b1000000010xxxxxxxxxxxxxxxxxxx1xx, UNALLOCATED.),
    (0b11111111110000000000000000001100, 0b10000000100000000000000000001000, IENC_SME2_BINARY_OUTER_PRODUCT_32_BIT),
    #(0b1000000110xxxxxxxxxxxxxxxxxx01xx, 0b1000000110xxxxxxxxxxxxxxxxxx01xx, UNALLOCATED.),
    (0b11111110110000000000000000000100, 0b10100000100000000000000000000000, IENC_SME_INTEGER_OUTER_PRODUCT_32_BIT),
    #(0b1010000x10xxxxxxxxxxxxxxxxxxx1xx, 0b1010000x10xxxxxxxxxxxxxxxxxxx1xx, UNALLOCATED.),
    (0b11111111100000000000000000000000, 0b10100000000000000000000000000000, IENC_SME2_MULTI_VECTOR_MEMORY_CONTIGUOUS),
    (0b11111111100000000000000000000000, 0b10100001000000000000000000000000, IENC_SME2_MULTI_VECTOR_MEMORY_STRIDED),
    (0b11111111001110100000000000010000, 0b11000000000000000000000000000000, IENC_SME_MOVE_INTO_ARRAY),
    #(0b11000000xx000x0xxxxxxxxxxxx1xxxx, 0b11000000xx000x0xxxxxxxxxxxx1xxxx, UNALLOCATED.),
    (0b11111111001110100000000000000000, 0b11000000000000100000000000000000, IENC_SME_MOVE_FROM_ARRAY),
    (0b11111111001110000000000000001000, 0b11000000000100000000000000000000, IENC_SME_ADD_VECTOR_TO_ARRAY),
    #(0b11000000xx010xxxxxxxxxxxxxxx1xxx, 0b11000000xx010xxxxxxxxxxxxxxx1xxx, UNALLOCATED.),
    #(0b11000000xx011xxxxxxxxxxxxxxxxxxx, 0b11000000xx011xxxxxxxxxxxxxxxxxxx, UNALLOCATED.),
    #(0b11000000xx1xxxxxxxxxxxxxxxxxxxxx, 0b11000000xx1xxxxxxxxxxxxxxxxxxxxx, UNALLOCATED.),
    (0b11111111111111000000000000000000, 0b11000000000010000000000000000000,    IENC_SME_ZERO),
    #(0b11000000000011xxxxxxxxxxxxxxxxxx, 0b11000000000011xxxxxxxxxxxxxxxxxx, UNALLOCATED.),
    (0b11111111111111000000000000000000, 0b11000000010010000000000000000000,    IENC_SME2_ZERO_LOOKUP_TABLE),
    (0b11111111111111000000000000000000, 0b11000000010011000000000000000000,    IENC_SME2_MOVE_LOOKUP_TABLE),
    (0b11111111101110000000000000000000, 0b11000000100010000000000000000000,    IENC_SME2_E0PAND_LOOKUP_TABLE_CONTIGUOUS),
    (0b11111111001100000000000000000000, 0b11000001000000000000000000000000,    IENC_SME2_MULTI_VECTOR_INDE0ED_ONE_REGISTER),
    (0b11111111001100001000000000000000, 0b11000001000100000000000000000000,    IENC_SME2_MULTI_VECTOR_INDE0ED_TWO_REGISTERS),
    (0b11111111001100001000000000000000, 0b11000001000100001000000000000000,    IENC_SME2_MULTI_VECTOR_INDE0ED_FOUR_REGISTERS),
    (0b11111111001000001110000000000000, 0b11000001001000001000000000000000,    IENC_SME2_MULTI_VECTOR_SVE_SELECT),
    (0b11111111001000001110000000000000, 0b11000001001000001100000000000000,    IENC_SME2_MULTI_VECTOR_SVE_CONSTRUCTIVE_BINARY),
    (0b11111111001000001111110000000000, 0b11000001001000001110000000000000,    IENC_SME2_MULTI_VECTOR_SVE_CONSTRUCTIVE_UNARY),
    #(0b11000001xx1xxxxx111001xxxxxxxxxx, 0b11000001xx1xxxxx111001xxxxxxxxxx, UNALLOCATED.),
    #(0b11000001xx1xxxxx11101xxxxxxxxxxx, 0b11000001xx1xxxxx11101xxxxxxxxxxx, UNALLOCATED.),
    (0b11111111001000011111100000000000, 0b11000001001000001011000000000000,    IENC_SME2_MULTI_VECTOR_MULTIPLE_VECTORS_SVE_DESTRUCTIVE_TWO_REGISTERS),
    (0b11111111001000011111100000000000, 0b11000001001000001011100000000000,    IENC_SME2_MULTI_VECTOR_MULTIPLE_VECTORS_SVE_DESTRUCTIVE_FOUR_REGISTERS),
    (0b11111111001100001111100000000000, 0b11000001001000001010000000000000,    IENC_SME2_MULTI_VECTOR_MULTIPLE_AND_SINGLE_SVE_DESTRUCTIVE_TWO_REGISTERS),
    (0b11111111001100001111100000000000, 0b11000001001000001010100000000000,    IENC_SME2_MULTI_VECTOR_MULTIPLE_AND_SINGLE_SVE_DESTRUCTIVE_FOUR_REGISTERS),
    #(0b11000001xx10xxx01111xxxxxxxxxxxx, 0b11000001xx10xxx01111xxxxxxxxxxxx, Unallocated.),
    #(0b11000001xx10xxx11x11xxxxxxxxxxxx, 0b11000001xx10xxx11x11xxxxxxxxxxxx, Unallocated.),
    #(0b11000001xx11xxxx1111xxxxxxxxxxxx, 0b11000001xx11xxxx1111xxxxxxxxxxxx, Unallocated.),
    #(0b11000001xx11xxx01010xxxxxxxxxxxx, 0b11000001xx11xxx01010xxxxxxxxxxxx, Unallocated.),
    #(0b11000001xx11xxx1101xxxxxxxxxxxxx, 0b11000001xx11xxx1101xxxxxxxxxxxxx, Unallocated.),
    (0B11111111101000001000000000000000, 0B11000001001000000000000000000000,    IENC_SME2_MULTI_VECTOR_MULTIPLE_AND_SINGLE_ARRAY_VECTORS),
    (0B11111111101000011000000000000000, 0B11000001101000000000000000000000,    IENC_SME2_MULTI_VECTOR_MULTIPLE_ARRAY_VECTORS_TWO_REGISTERS),
    (0B11111111101000011000000000000000, 0B11000001101000010000000000000000,    IENC_SME2_MULTI_VECTOR_MULTIPLE_ARRAY_VECTORS_FOUR_REGISTERS),
    (0B11111110000000000000000000000000, 0B11100000000000000000000000000000,    IENC_SME_MEMORY),
    (0b10011110000000000000000000000000, 0b00000000000000000000000000000000, IENC_RESERVED),
    (0,0,IENC_UNDEF),#catch-all
)

s_2_table = (   # loads and stores
    (0b11111111001000000100000000000000, 0b0000010_000000000010000_0000000000, IENC_SVE_INT_MULTADD_PRED),
    (0b11111111001000001110000000000000, 0b0000010_000000000000000_0000000000, IENC_SVE_INT_MULTADD_PRED),
    (0b11111111001000001110000000000000, 0b0000010_000000000001000_0000000000, IENC_SVE_INT_BINARITH_PRED),
    (0b11111111001000001110000000000000, 0b0000010_000000000100000_0000000000, IENC_SVE_INT_REDUCTION),
    (0b11111111001000001110000000000000, 0b0000010_000000000101000_0000000000, IENC_SVE_BIT_SHIFT_PRED),
    (0b11111111001000001110000000000000, 0b0000010_000100000000000_0000000000, IENC_SVE_INT_ADDSUB_VEC_UNPRED),
    (0b11111111001000001110000000000000, 0b0000010_000100000001000_0000000000, IENC_SVE_BIT_LOG_UNPRED),
    (0b11111111001000001111000000000000, 0b0000010_000100000010000_0000000000, IENC_SVE_INDEX_GEN),
    (0b11111111001000001111000000000000, 0b0000010_000100000010100_0000000000, IENC_SVE_STACK_ALLOC),
    (0b11111111001000001110000000000000, 0b0000010_000100000000000_0000000000, IENC_SVE2_INT_MULT_UNPRED),
    (0b11111111001000001110000000000000, 0b0000010_000100000000000_0000000000, IENC_SVE_BIT_SHIFT_UNPRED),
    (0b11111111001000001111000000000000, 0b0000010_000100000000000_0000000000, IENC_SVE_ADDR_GEN),
    (0b11111111001000001111000000000000, 0b0000010_000100000000000_0000000000, IENC_SVE_INT_MISC_UNPRED),
    (0b11111111001000001100000000000000, 0b0000010_000100000000000_0000000000, IENC_SVE_ELEMENT_COUNT),
    (0b11111111001100000000000000000000, 0b0000010_000000000000000_0000000000, IENC_SVE_BIT_IMM),
    (0b11111111001100001110000000000000, 0b0000010_000000000000000_0000000000, IENC_SVE_INT_WIDE_IMM_UNPRED),
    (0b11111111001000001110000000000000, 0b0000010_000000000000000_0000000000, IENC_SVE_DUP_INDEXED),
    (0b11111111001000001110000000000000, 0b0000010_000000000000000_0000000000, IENC_SVE_UNALLOC),
    (0b11111111001000001110000000000000, 0b0000010_000000000000000_0000000000, IENC_SVE_TABLE_LOOKUP_THREE),
    (0b11111111001000001110000000000000, 0b0000010_000000000000000_0000000000, IENC_TBL_ENC),
    (0b11111111001000001110000000000000, 0b0000010_000000000000000_0000000000, IENC_SVE_PERMUTE_VEC_UNPRED),
    (0b11111111001000001110000000000000, 0b0000010_000000000000000_0000000000, IENC_SVE_PERMUTE_PRED),
    (0b11111111001000001110000000000000, 0b0000010_000000000000000_0000000000, IENC_SVE_PERMUTE_VEC_ELEMENTS),
    (0b11111111001000001110000000000000, 0b0000010_000000000000000_0000000000, IENC_SVE_PERMUTE_VEC_PRED),
    (0b11111111001000001110000000000000, 0b0000010_000000000000000_0000000000, IENC_SEL_VECTORS),
    (0b11111111001000001110000000000000, 0b0000010_000000000000000_0000000000, IENC_SVE_PERMUTE_VEC_EXTRACT),
    (0b11111111001000001110000000000000, 0b0000010_000000000000000_0000000000, IENC_SVE_PERMUTE_VEC_SEGMENTS),
    (0b11111111001000001110000000000000, 0b0010010_000000000000000_0000000000, IENC_SVE_INT_COMPARE_VEC),
    (0b11111111001000001110000000000000, 0b0010010_000000000000000_0000000000, IENC_SVE_INT_COMPARE_UNSIGNED_IMM),
    (0b11111111001000001110000000000000, 0b0010010_000000000000000_0000000000, IENC_SVE_INT_COMPARE_SIGNED_IMM),
    (0b11111111001000001110000000000000, 0b0010010_000000000000000_0000000000, IENC_SVE_PRED_LOGICAL_OPS),
    (0b11111111001000001110000000000000, 0b0010010_000000000000000_0000000000, IENC_SVE_PROP_BREAK),
    (0b11111111001000001110000000000000, 0b0010010_000000000000000_0000000000, IENC_SVE_PART_BREAK),
    (0b11111111001000001110000000000000, 0b0010010_000000000000000_0000000000, IENC_SVE_PRED_MISC),
    (0b11111111001000001110000000000000, 0b0010010_000000000000000_0000000000, IENC_SVE_INT_COMPARE_SCALARS),
    (0b11111111001000001110000000000000, 0b0010010_000000000000000_0000000000, IENC_SVE_BROAD_PRED_ELEMENT),
    (0b11111111001000001110000000000000, 0b0010010_000000000000000_0000000000, IENC_SVE_SCALAR_INT_COMPARE_PRED_CTR),
    (0b11111111001000001110000000000000, 0b0010010_000000000000000_0000000000, IENC_SVE_PRED_COUNT),
    (0b11111111001000001110000000000000, 0b0010010_000000000000000_0000000000, IENC_SVE_INC_DEC_PRED_CNT),
    (0b11111111001000001110000000000000, 0b0010010_000000000000000_0000000000, IENC_SVE_WRITE_FFR),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_SVE_INT_MULTADD_UNPRED),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_SVE2_INT_UNPRED),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_SVE_INT_CLAMP),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_SVE_MULT_INDEXED),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_SVE_INT_TWO_WAY_DOT_PROD),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_SVE_INT_TWO_WAY_DOT_PROD_INDEXED),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_SVE2_WIDEN_INT_ARITH),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_SVE_MISC),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_SVE2_ACCUM),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_SVE2_NARROWING),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_SVE2_CHAR_MATCH),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_SVE2_HIST_COMP_SEG),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_HISTCNT),
    (0b11111111001000001110000000000000, 0b0100010_000000000000000_0000000000, IENC_SVE2_CRYPTO_EXT),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_FCMLA_VEC),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_FCADD),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_CVT_PREC_ODD_ELEMENTS),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE2_FLOAT_PAIR_OPS),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_MULTADD_INDEXED),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_COMPLEX_MULTADD_INDEXED),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_MULT_INDEXED),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_FCLAMP),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_WIDENING_MULTADD_INDEXED),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_WIDENING_MULTADD),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_MATRIX_MULT_ACC),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_COMPARE_VECTORS),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_ARITH_UNPRED),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_ARITH_PRED),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_UNARY_PRED),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_RECURSE_REDUCTION),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_UNARY_UNPRED),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_COMPARE_ZERO),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_ACC_REDUCTION),
    (0b11111111001000001110000000000000, 0b0110010_000000000000000_0000000000, IENC_SVE_FLOAT_MULTADD),
    (0b11111110000000000000000000000000, 0b1000010_000000000000000_0000000000, IENC_SVE_MEM_32GATHER_UNSIZED_CONTIG),
    (0b11111110000000000000000000000000, 0b1010010_000000000000000_0000000000, IENC_SVE_MEM_CONTIG_LOAD),
    (0b11111110000000000000000000000000, 0b1100010_000000000000000_0000000000, IENC_SVE_MEM_64GATHER),
    (0b11111110000000000000000000000000, 0b1110010_000000000000000_0000000000, IENC_SVE_MEM_CONTIG_STORE_UNSIZED_CONTIG),
    (0b11111110000000000000000000000000, 0b1110010_000000000000000_0000000000, IENC_SVE_MEM_NONTEMP_QUAD_SCATTER_STORE),
    (0b11111110000000000000000000000000, 0b1110010_000000000000000_0000000000, IENC_SVE_MEM_NONTEMP_MULTIREG_CONTIG_STORE),
    (0b11111110000000000000000000000000, 0b1110010_000000000000000_0000000000, IENC_SVE_MEM_SCATTER_OPT_SIGN_EXT),
    (0b11111110000000000000000000000000, 0b1110010_000000000000000_0000000000, IENC_SVE_MEM_SCATTER),
    (0b11111110000000000000000000000000, 0b1110010_000000000000000_0000000000, IENC_SVE_MEM_CONTIG_STORE_IMM_OFF),
    (0,0,IENC_UNDEF),#catch-all
)

s_4_table = (   # loads and stores
    (0b00111111000000000000000000000000, 0b00001000000000000000000000000000, IENC_LS_EXCL),
    (0b00111111100000000000000000000000, 0b00101000000000000000000000000000, IENC_LS_NAPAIR_OFFSET),
    (0b00111111100000000000000000000000, 0b00101000100000000000000000000000, IENC_LS_REGPAIR_POSTI),
    (0b00111111100000000000000000000000, 0b00101001000000000000000000000000, IENC_LS_REGPAIR_OFFSET),
    (0b00111111100000000000000000000000, 0b00101001100000000000000000000000, IENC_LS_REGPAIR_PREI),
    (0,0,IENC_UNDEF),#catch-all
)

s_5_table = (   # data processing - registers
    (0b00011111000000000000000000000000, 0b00001010000000000000000000000000, IENC_LOG_SHFT_REG),
    (0b00011111001000000000000000000000, 0b00001011000000000000000000000000, IENC_ADDSUB_SHFT_REG),
    (0b00011111001000000000000000000000, 0b00001011001000000000000000000000, IENC_ADDSUB_EXT_REG),
    (0,0, IENC_UNDEF),#catch-all
)

s_6_table = (   # loads and stores
    (0b10111111101111110000000000000000, 0b00001100000000000000000000000000, IENC_SIMD_LS_MULTISTRUCT),
    (0b10111111101000000000000000000000, 0b00001100100000000000000000000000, IENC_SIMD_LS_MULTISTRUCT_POSTI),
    (0b10111111100111110000000000000000, 0b00001100000000000000000000000000, IENC_SIMD_LS_ONESTRUCT),
    (0b10111111100000000000000000000000, 0b00001100000000000000000000000000, IENC_SIMD_LS_ONESTRUCT_POSTI),
    (0b00111111100000000000000000000000, 0b00101100000000000000000000000000, IENC_LS_NAPAIR_OFFSET),
    (0b00111111100000000000000000000000, 0b00101100100000000000000000000000, IENC_LS_REGPAIR_POSTI),
    (0b00111111100000000000000000000000, 0b00101101000000000000000000000000, IENC_LS_REGPAIR_OFFSET),
    (0b00111111100000000000000000000000, 0b00101101100000000000000000000000, IENC_LS_REGPAIR_PREI),
    (0,0,IENC_UNDEF), #catch-all
)

s_8_table = (   # data processing - immediates
    (0b00011111000000000000000000000000, 0b00010000000000000000000000000000, IENC_PC_ADDR),
    (0b00011111000000000000000000000000, 0b00010001000000000000000000000000, IENC_ADDSUB_IMM),
    (0b00011111100000000000000000000000, 0b00010000000000000000000000000000, IENC_LOG_IMM),
    (0b00011111100000000000000000000000, 0b00010000100000000000000000000000, IENC_MOV_WIDE_IMM),
    (0,0,IENC_UNDEF), #catch-all
)

s_9_table = (   # data processing - immediates
    (0b00011111100000000000000000000000, 0b00010010000000000000000000000000, IENC_LOG_IMM),
    (0b00011111100000000000000000000000, 0b00010010100000000000000000000000, IENC_MOV_WIDE_IMM),
    (0b00011111100000000000000000000000, 0b00010011000000000000000000000000, IENC_BITFIELD),
    (0b00011111100000000000000000000000, 0b00010011100000000000000000000000, IENC_EXTRACT),
    (0b11111111110000000000000000000000, 0b11010011000000000000000000000000, IENC_SYS),
    (0,0,IENC_UNDEF),#catch-all
)

s_a_table = (   # branches, exception generating and system instructions
    (0b01111110000000000000000000000000, 0b00110100000000000000000000000000, IENC_CMP_BRANCH_IMM),
    (0b01111110000000000000000000000000, 0b00010100000000000000000000000000, IENC_BRANCH_UNCOND_IMM),
    (0b11111110000000000000000000000000, 0b01010100000000000000000000000000, IENC_BRANCH_COND_IMM),
    (0b11111111000000000000000000000000, 0b11010100000000000000000000000000, IENC_EXCP_GEN),
    (0b11111111110000000000000000000000, 0b11010101000000000000000000000000, IENC_SYS),
    (0,0,IENC_UNDEF),#catch-all
)

s_b_table = (   # branches, exception generating and system instructions
    (0b01111110000000000000000000000000, 0b00110110000000000000000000000000, IENC_TEST_BRANCH_IMM),
    (0b11111110000000000000000000000000, 0b11010110000000000000000000000000, IENC_BRANCH_UNCOND_REG),
    (0b01111110000000000000000000000000, 0b00010110000000000000000000000000, IENC_BRANCH_UNCOND_IMM),
    (0,0,IENC_UNDEF),#catch-all
)

s_ce_table = (  # loads and stores
    (0b00111011000000000000000000000000, 0b00011000000000000000000000000000, IENC_LOAD_REG_LIT),
    (0b00111011000000000000000000000000, 0b00111001000000000000000000000000, IENC_LS_REG_US_IMM),
    (0b00111011001000000000110000000000, 0b00111000000000000000000000000000, IENC_LS_REG_UNSC_IMM),
    (0b00111011001000000000110000000000, 0b00111000000000000000010000000000, IENC_LS_REG_IMM_POSTI),
    (0b00111011001000000000110000000000, 0b00111000000000000000100000000000, IENC_LS_REG_UNPRIV),
    (0b00111011001000000000110000000000, 0b00111000000000000000110000000000, IENC_LS_REG_IMM_PREI),
    (0b00111011001000000000110000000000, 0b00111000001000000000100000000000, IENC_LS_REG_OFFSET),
    (0b00111011011000001111110000000000, 0b00111000011000000110000000000000, IENC_LS_ATOMIC_MEM),
    (0,0,IENC_UNDEF),#catch-all
)

s_d_table = (   # data processing - registers
    (0b00011111111000000000000000000000, 0b00011010000000000000000000000000, IENC_ADDSUB_CARRY),
    #(0b00011111111000001111110000000000, 0b00011010000000000000000000000000, IENC_ADDSUB_CARRY),
    #(0b00011111111000000111110000000000, 0b00011010000000000000100000000000, IENC_ROR_FLAGS),
    #(0b00011111111000000011110000000000, 0b00011010000000000001000000000000, IENC_EVAL_FLAGS),
    (0b00011111111000000000100000000000, 0b00011010010000000000000000000000, IENC_COND_CMP_REG),
    (0b00011111111000000000100000000000, 0b00011010010000000000100000000000, IENC_COND_CMP_IMM),
    (0b00011111111000000000000000000000, 0b00011010100000000000000000000000, IENC_COND_SEL),
    (0b00011111000000000000000000000000, 0b00011011000000000000000000000000, IENC_DATA_PROC_3),
    (0b01011111111000000000000000000000, 0b00011010110000000000000000000000, IENC_DATA_PROC_2),
    (0b01011111111000000000000000000000, 0b01011010110000000000000000000000, IENC_DATA_PROC_1),
    (0,0,IENC_UNDEF),#catch-all
)

#Init table to help us find encfam. Either returns an enc, or a mask-val table with an enc
inittable = (
    ( None, s_0_table ), #0 - reserved
    ( IENC_UNDEF, None ), #1
    ( None, s_2_table ), #2 - future home of SVE decoding
    ( IENC_UNDEF, None ), #3
    ( None, s_4_table ), #4
    ( None, s_5_table ), #5
    ( None, s_6_table ), #6
    (IENC_DATA_SIMD, None), #7
    ( None, s_8_table ), #8
    ( None, s_9_table ), #9
    ( None, s_a_table ), #a
    ( None, s_b_table ), #b
    ( None, s_ce_table ), #c
    ( None, s_d_table ), #d
    ( None, s_ce_table ), #e
    (IENC_DATA_SIMD, None), #f
)

#--------------------instruction parsing functions----------------------------|

def p_udf(opval, va):
    if opval & 0xffff0000 == 0:
        udfval = opval & 0xffff
        return INS_UDF, 'udf', (A64ImmOper(udfval, alwayshex=True),), envi.IF_NOFALL, 0
   
    p_undef(opval, va)


def p_pc_addr(opval, va):
    '''
    Get the A64Opcode parameters for a PC release address instruction
    '''
    op = opval >> 31
    rd = opval & 0x1f
    immhi = opval >> 3 & 0x1FFFFC
    immlo = opval >> 29 & 0x3

    #Both instructions share the mnemonic 'adr', but if op == 1
    #then mnemonic becomes 'adrp'
    mnem, opcode = (('adr', INS_ADR), ('adrp', INS_ADRP))[op]
    iflags = 0

    base = va
    imm = (immhi | immlo)

    if op:
        imm <<= 12
        base &= 0xfffff000

        imm = e_bits.sign_extend(imm, 4, 8)

    else:
        imm = e_bits.bsign_extend(imm, 21, 64)


    olist = (
        A64RegOper(rd, va=va, size=8),
        A64ImmOper(base + imm, size=8),
    )


    return opcode, mnem, olist, iflags, 0

def p_addsub_imm(opval, va):
    '''
    Get the A64Opcode parameters for an Add/Subtract (immediate) instruction
    '''
    iflags = 0
    sf = opval >> 31 & 0x1
    op = opval >> 30 & 0x1
    s = opval >> 29 & 0x1
    shift = opval >> 22 & 0x3
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    imm = opval >> 10 & 0xfff

    #all mnemonics are either add or sub, depending on op's value
    if op == 0b0:
        mnem = 'add'
        opcode = INS_ADD
    else:
        mnem = 'sub'
        opcode = INS_SUB


    #if the value of s is 1, then the iflags should be set to PSR_S, becoming adds or subs
    if s == 0b0:
        iflags = 0
    else:
        iflags |= IF_PSR_S

    #if shift's value is 01, set shift amount to 12. else, shift is either
        #explicitly assigned to 0 (shift = 00) or defaults to 0 (shift = 1x)
    if shift == 0b01:
        shiftX = 12
    else:
        shiftX = 0

    # Check for cmp opcode 
    if rd == 0x1f and s == 0b1:
        # this is a cmp immediate
        if op == 1:
            mnem = 'cmp'
            opcode = INS_CMP 
        else:
            mnem = 'cmn'
            opcode = INS_CMN

        # Resets iflags to remove a previous S flag, which is incorrect for this mnem 
        iflags = 0

        # Setting size based on sf
        # Must be done here, before rd is changed
        if sf == 0b1: 
            size = 8
        else: 
            size = 4

        if opval >> 22 & 0x1:
            olist = (
            A64RegOper(rn, va=va, size=size),
            A64ImmOper(imm, 12, S_LSL, va=va),
            )

        else:
            olist = (
            A64RegOper(rn, va=va, size=size),
            A64ImmOper(imm),
            )
        
        return opcode, mnem, olist, iflags, 0


    #sf determines whether the register size corresponds to the 32 or 64-bit variant
    if sf == 0b0:
        size = 4
        rd += meta_reg_bases[size]
        rn += meta_reg_bases[size]
    else:
        size = 8

    if imm == shift == 0 and (rd == 0b11111 or rn == 0b11111):
        # this is a mov alias with SP
        mnem = 'mov'
        opcode = INS_MOV

        olist = (
            A64RegOper(rd, va=va, size=size),
            A64RegOper(rn, va=va, size=size),
        )

        return opcode, mnem, olist, iflags, 0
        
    olist = (
        A64RegOper(rd, va=va, size=size),
        A64RegOper(rn, va=va, size=size),
        A64ImmOper(imm, shiftX, S_LSL, va),
    )        
    return opcode, mnem, olist, iflags, 0
    
def p_log_imm(opval, va):
    '''
    Get the A64Opcode parameters for a logical (immediate) instruction
    '''
    iflags = 0
    sf = opval >> 31
    opc = opval >> 29 & 0x3
    n = opval >> 22 & 0b1
    immr = opval >> 16 & 0x3f
    imms = (opval >> 10 & 0x3f)
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    #sf and n determine whether the register size corresponds to the 32 or 64-bit variant
    if sf == 0b0 and n == 0b0:
        size = 4

    elif sf == 0b1:
        size = 8

    else:
        return p_undef(opval, va)

    # Bitmask immediate processing to calculate encoded imm value 

    # Case where all of imms is number of 1s to add 
    if n == 1:                 
        bitcount = imms + 1     # value starts at 1
        immsize = 64            # Number of bits in encoded value

    # Case to find both size and value in imms
    else:     
        # Find first zero in imms to determine end of size prefix
        zeroind = 5                  
        for i in range(5):     
            if ((imms >> 5 - i) & 0b1) == 0b0:
                zeroind = i
                break        
        
        if zeroind == 5:    # If last position is first zero, invalid encoding (no space for number of 1s)            
            raise ValueError("Invalid imms value detected!")
        
        immsize = 1 << (5 - zeroind)    # Calculates size (bits) based on the index of first zero

        # Building size prefix mask
        mask = 0                        
        for i in range(5 - zeroind):
            mask |= 1 << i

        bitcount = (imms & mask) + 1    # Determine number of 1s in the encoded value

    # Building imm value from encoded number of 1s
    binval = 0 
    for i in range(bitcount):       
        binval |= 1 << i
    
    # Determining number of times binval would fit into 64 total bits
    repcount = 64 // immsize        
    imm = 0
 
    # Repeating binval in imm until imm is 64 bits long
    for i in range(repcount):
        imm |= binval << (immsize * i)

    imm = sh_ror(imm, immr, 8)  # ROR based on immr value

    # Reducing imm back down to correct size using size mask
    mask = 0                   
    for i in range(size << 3):
        mask |= 1 << i

    imm &= mask   # Takes only the appropriate number of bits from imm

    #depending on whether opc is equal to 0, 1, 2, or 3, mnem is set to and, orr, eor, or ands
    if opc == 0b00:
        mnem = 'and'
        opcode = INS_AND

    elif opc == 0b01:
        mnem = 'orr'
        opcode = INS_ORR

        if rn == 0b11111:
            # Check for mov alias case            
            if not moveWidePreferred(sf, n, imms, immr):
                mnem = 'mov'
                opcode = INS_MOV

                olist = (
                A64RegOper(rd, va, size=size),
                A64ImmOper(imm, 0, S_ROR, va=va, size=size),
                )    

                return opcode, mnem, olist, iflags, 0

    elif opc == 0b10:
        mnem = 'eor'
        opcode = INS_EOR
        
    else:
        if rd == 0x1f:  # the ZR
            # alias
            mnem = 'tst'
            opcode = INS_TST
            olist = (
                A64RegOper(rn, va, size=size),
                A64ImmOper(imm, 0, S_LSL, va, size),
            )
            return opcode, mnem, olist, 0, 0

        mnem = 'and'
        opcode = INS_AND
        iflags = IF_PSR_S

    olist = (
        A64RegOper(rd, va, size=size),
        A64RegOper(rn, va, size=size),
        A64ImmOper(imm, 0, S_ROR, va, size),
    )
    
    return opcode, mnem, olist, iflags, 0

mov_w_flags = (IF_N, 0, IF_Z, IF_K)


def p_mov_wide_imm(opval, va):
    '''
    Get the A64Opcode parameters for a Move Wide (immediate) instruction
    '''
    iflags = 0
    sf = opval >> 31
    opc = (opval >> 29) & 0x3
    hw = (opval >> 21) & 0x3
    imm16 = (opval >> 5) & 0xffff
    rd = opval & 0x1f

    if opc == 1:
        return p_undef(opval, va)


    #sf determines whether the register size corresponds to the 32 or 64-bit variant
    if sf == 0b0:
        size = 4
    else:
        size = 8

    imm = imm16 << (16*hw)
    olist = (
        A64RegOper(rd, va, size=size),
        A64ImmOper(imm, size=size, va=va),
    )

    #all instrs share the mnem 'mov', but have one of three potential flags set
    #based on opc (00 -> IF_N, 01 -> undefined, 10 -> IF_Z, 11 -> IF_K)
    mnem = 'mov'
    opcode = INS_MOV
    iflags = mov_w_flags[opc]

    #if opc != 0b10:
        #mnem += movSuffixes[opc]   # Now done in base oper class
        #iflags = mov_w_flags[opc]    # MOVZ expected outputs are broken

    return opcode, mnem, olist, iflags, 0


def p_bitfield(opval, va):
    '''
    Get the parameters for an A64Opcode for a bitfield instruction
    '''
    sf = opval >> 31
    opc = opval >> 29 & 0x3
    n = opval >> 22 & 0b1 
    immr = opval >> 16 & 0x3f
    imms = opval >> 10 & 0x3f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    #all instrs share mnem 'bfm', but have different 
    mnem = 'bfm'
    opcode = INS_BFM
    iflags = (IFP_S, 0, IFP_U, None)[opc]
    #if iflags is none, the instruction is undefined. Otherwise, determine variant
    #based on sf and n and assign olist
    if iflags != None:
        if sf == 0b0 and n == 0b0:
            size = 4
            rd += meta_reg_bases[size]
            rn += meta_reg_bases[size]
        elif sf == 0b1 and n == 0b1:
            size = 8
        else:
            return p_undef(opval, va)

        # Alias checking
        if opc == 00 and iflags == IFP_S and ((size == 4 and imms == 0b011111) or (size == 8 and imms == 0b111111)):
            iflags = 0
            mnem = 'asr'
            opcode = INS_ASR

            olist = (
                A64RegOper(rd, va, size=size),
                A64RegOper(rn, va, size=size),
                A64ImmOper(immr, va=va),
                )

        elif opc == 0b10 and iflags == IFP_U and imms + 1 == immr and ((size == 4 and imms != 0b011111) or (size == 8 and imms != 111111)):
            iflags = 0
            mnem = 'lsl'
            opcode = INS_LSL

            if size == 4:
                olist = (
                    A64RegOper(rd, va, size=size),
                    A64RegOper(rn, va, size=size),
                    A64ImmOper((immr * -1) % 32, va=va),
                )

            else:
                olist = (
                    A64RegOper(rd, va, size=size),
                    A64RegOper(rn, va, size=size),
                    A64ImmOper((immr * -1) % 64, va=va),
                )

        elif opc == 0b10 and iflags == IFP_U and ((size == 4 and imms == 0b011111) or (size == 8 and imms == 0b111111)):
            iflags = 0
            mnem = 'lsr'
            opcode = INS_LSR

            olist = (
                    A64RegOper(rd, va, size=size),
                    A64RegOper(rn, va, size=size),
                    A64ImmOper(immr, va=va),
                )

        elif imms < immr:
            
            if iflags != 0:
                mnem = 'bfiz'
            else:
                mnem = 'bfi'

            opcode = (INS_SBFIZ, INS_BFI, INS_UBFIZ, None)[opc]

            if size == 4:                
                olist = (
                    A64RegOper(rd, va, size=size),
                    A64RegOper(rn, va, size=size),
                    A64ImmOper((immr * -1) % 32, va=va),
                    A64ImmOper(imms + 1, va=va),
                )
            else:
                olist = (
                    A64RegOper(rd, va, size=size),
                    A64RegOper(rn, va, size=size),
                    A64ImmOper((immr * -1) % 64, va=va),
                    A64ImmOper(imms + 1, va=va),
                )
        
        elif opc == 0 and immr == 0b000000 and imms == 0b000111:
            mnem = 'xtb'

            opcode = (INS_SXTB, None, INS_UXTB, None)[opc]

            if sf == 0 and n == 0:
                olist = (
                    A64RegOper(rd, va, size=size),
                    A64RegOper(rn, va, size=size),
                )

            elif sf == 1 and n == 1:
                olist = (
                    A64RegOper(rd, va, size=size),
                    A64RegOper(rn, va, size=4),
                )

        elif opc == 0 and immr == 0b000000 and imms == 0b001111:
            mnem = 'xth'

            opcode = (INS_SXTH, None, INS_UXTH, None)[opc]

            if sf == 0 and n == 0:
                olist = (
                    A64RegOper(rd, va, size=size),
                    A64RegOper(rn, va, size=size),
                )

            elif sf == 1 and n == 1:
                olist = (
                    A64RegOper(rd, va, size=size),
                    A64RegOper(rn, va, size=4),
                )

        elif opc == 0 and immr == 0b000000 and imms == 0b011111:
            mnem = 'xtw'

            opcode = (INS_SXTW, None, INS_UXTW, None)[opc]

            olist = (
                A64RegOper(rd, va, size=8),
                A64RegOper(rn, va, size=4),
            )
        
        else:
            if opc == 0b01:
                mnem = 'bfxil'
            else:
                mnem = 'bfx'

            opcode = (INS_SBFX, INS_BFXIL, INS_UBFX, None)[opc]

            olist = (
                A64RegOper(rd, va, size=size),
                A64RegOper(rn, va, size=size),
                A64ImmOper(immr, va=va),
                A64ImmOper(imms - immr + 1, va=va),
            )

    else:
        return p_undef(opval, va)

    return opcode, mnem, olist, iflags, 0




def p_extract(opval, va):
    '''
    Get the parameters for an A64Opcode for a extract instruction
    '''
    sf = opval >> 31
    n = opval >> 22 & 0x1
    rm = opval >> 16 & 0x1f
    imms = opval >> 10 & 0x3f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    #both instrs have mnem 'extr'. the if-else just determines 32 or 64-bit variant
    
    mnem = 'extr'
    opcode = INS_EXTR
    if sf == 0b0 and n == 0b0 and imms >> 5 == 0b0:
        size = 4
        rd += meta_reg_bases[size]
        rm += meta_reg_bases[size]
        rn += meta_reg_bases[size]
    elif sf == 0b1 and n == 0b1:
        size = 8    
    else:
        return p_undef(opval, va)

    # ROR (imm) alias case
    if rn == rm:
        mnem = 'ror'
        olist = (
            A64RegOper(rd, va, size=size),
            A64RegOper(rm, va, size=size),
            A64ImmOper(imms, 0, S_LSL, va),
        )

    else:
        olist = (
            A64RegOper(rd, va, size=size),
            A64RegOper(rn, va, size=size),
            A64RegOper(rm, va, size=size),
            A64ImmOper(imms, 0, S_LSL, va),
        )
    return opcode, mnem, olist, 0, 0

def p_branch_uncond_imm(opval, va):
    '''
    Get the parameters for an A64Opcode for a Branch Unconditional (immediate) instruction
    '''
    op = opval >> 31
    imm26 = (opval & 0x3ffffff) << 2
    imm = e_bits.bsign_extend(imm26, 28, 64)    # Value may be negative - identify at oper level

    #determines mnemonic
    if op == 0:
        mnem = 'b'
        opcode = INS_B
        iflags = envi.IF_BRANCH|envi.IF_NOFALL
    else:
        mnem = 'bl'
        opcode = INS_BL
        iflags = envi.IF_CALL
        
    olist = (
        A64BranchOper(imm, va=va),
    )

    return opcode, mnem, olist, iflags, 0

def p_cmp_branch_imm(opval, va):
    '''
    Get the parameters for an A64Opcode for a Compare Branch (immediate) instruction
    '''
    sf = opval >> 31
    op = opval >> 24 & 0x1
    rt = opval & 0x1f
    imm19 = opval >> 3 & 0x1ffffc
    imm19 = e_bits.bsign_extend(imm19, 21, 64)
    imm19 = e_bits.signed(imm19, 8)
    iflags = envi.IF_BRANCH | envi.IF_COND

    # ZR Check on RT
    if rt == 31:
        rt = (REG_WZR, REG_XZR)[sf]

    #mnem is determined based on op, variant is determined based on sf
    if op == 0:
        mnem = 'cbz'
        opcode = INS_CBZ
    else:
        mnem = 'cbnz'
        opcode = INS_CBNZ

    if sf == 0b0:
        size = 4
        rt += meta_reg_bases[size]
    else:
        size = 8

    olist = (
        A64RegOper(rt, va, size=size),
        A64BranchOper(imm19, va),
    )

    return opcode, mnem, olist, iflags, 0

def p_test_branch_imm(opval, va):
    '''
    Test branch (immediate) instruction
    '''
    b5 = opval >> 31 & 0x1
    op = opval >> 24 & 0x1
    b40 = opval >> 19 & 0x1f
    imm14 = opval >> 5 & 0x3fff
    rt = opval & 0x1f
    iflags = envi.IF_COND | envi.IF_BRANCH

    #mnem is determined based on op, size is based on b5
    if op == 0b0:
        mnem = 'tbz'
        opcode = INS_TBZ
    else:
        mnem = 'tbnz'
        opcode = INS_TBNZ
    if b5 == 0b0:
        size = 4
        rt += meta_reg_bases[size]
    else:
        size = 8
    if imm14 >> 13 & 0x1:   # Sign extension into 64 bits, handles negative values
        imm14 = imm14 | 0xffffffffffffc000
    olist = (
        A64RegOper(rt, va, size=size), 
        A64ImmOper((b5 << 5) + b40, va=va), # Passes in decimal value
        A64ImmOper((imm14*4) + va, va=va), # Passes in decimal value
    )

    

    return opcode, mnem, olist, iflags, 0

def p_branch_cond_imm(opval, va):
    '''
    Conditional branch (immediate) instruction
    '''
    iflags = envi.IF_COND | envi.IF_BRANCH
    imm19 = (opval >> 5 & 0x7ffff)
    cond = opval & 0xf
    mnem, opcode = b_cond_table[cond]

    imm19 = e_bits.bsign_extend(imm19 << 2, 21, 64)   # Multipy by 4 and sign extend to 64 bits
    label = va + imm19

    olist = (
        A64ImmOper(label, va=va, size=8),
    )
    return opcode, mnem, olist, iflags, 0

def p_excp_gen(opval, va):
    '''
    Exception generation instruction
    '''
    opc = opval >> 21 & 0x7
    imm16 = opval >> 5 & 0xffff
    op2 = opval >> 2 & 0x7
    ll = opval & 0x3

    olist = (
        A64ImmOper(imm16, 0, S_LSL, va),
    )
    if op2 != 0b000:
        return p_undef(opval, va)

    #parses mnem. Basically just making it slightly more efficient through
    #a treeish structure
    if opc == 0b000:
        if ll == 0b01:
            mnem = 'svc'
            opcode = INS_SVC
        elif ll == 0b10:
            mnem = 'hvc'
            opcode = INS_HVC
        elif ll == 0b11:
            mnem = 'smc'
            opcode = INS_SMC
        else:
            return p_undef(opval, va)
    elif opc == 0b001:
        mnem = 'brk'
        opcode = INS_BRK
    elif opc == 0b010:
        mnem = 'hlt'
        opcode = INS_HLT
    elif opc == 0x101:
        if ll == 0b01:
            mnem = 'dcps1'
            opcode = INS_DCPS1
        elif ll == 0b10:
            mnem = 'dcps2'
            opcode = INS_DCPS2
        elif ll == 0b11:
            mnem = 'dcps3'
            opcode = INS_DCPS3
        else:
            return p_undef(opval, va)
    else:
        return p_undef(opval, va)
    
    return (opcode, mnem, olist, 0, 0)

def p_sme(opval, va):
    '''
    Returns parameters for an A64Opcode for SME instructions
    '''
    op0 = opval >> 29 & 0x3
    op1 = opval >> 10 & 0x7fff
    op2 = opval >> 2 & 0x7

    crn = opval >> 12 & 0xf
    crm = opval >> 8 & 0xf
    rt = opval & 0x1f
    raise envi.InvalidInstruction(mesg="No encoding found! (unimplemented) (SME)",
            bytez=struct.pack("<I", opval), va=va)
    return opcode, mnem, olist, iflags, 0

def p_sys(opval, va):
    '''
    Returns parameters for an A64Opcode for a system instruction
    '''
    l = opval >> 21 & 0x1
    op0 = opval >> 19 & 0x3
    op1 = opval >> 16 & 0x7
    crn = opval >> 12 & 0xf
    crm = opval >> 8 & 0xf
    op2 = opval >> 5 & 0x7
    rt = opval & 0x1f
    relevant = opval & 0x3fffff

    #this is legitimately ugly as sin. hopefully can come back and fix, though
    #since it has 6 relevant decode fields, it won't be that improvable
    ## FIXME:  clean up LinuxKernel-based unittests, then revisit this if not filled in.

    if relevant & 0b111000_11110000_00011111 == 0b000000_01000000_00011111:
        opcode = INS_MSR
        mnem = 'msr'

        # pstate is determined from op1:op2
        # FIXME : Logic assumes all Exts are implemented and security checks are passed

        olist = (
            A64PSTATEfieldOper(op1, op2, crm),
            A64ImmOper(crm, va=va),
        )
        iflags = 0
        
    elif relevant & 0b111111_11110000_00011111 == 0b000011_00100000_00011111:
        iflags = 0
        if crm == 0:
            if op2 == 0:
                opcode = INS_NOP
                mnem = 'nop'
                olist = tuple()
            elif op2 == 1:
                opcode = INS_YIELD
                mnem = 'yield'
                olist = tuple()

            elif op2 == 2:
                opcode = INS_WFE
                mnem = 'wfe'
                olist = tuple()

            elif op2 == 3:
                opcode = INS_WFI
                mnem = 'wfi'
                olist = tuple()

            elif op2 == 4:
                opcode = INS_SEV
                mnem = 'sev'
                olist = tuple()

            elif op2 == 5:
                opcode = INS_SEVL
                mnem = 'sevl'
                olist = tuple()

            elif op2 == 6:
                opcode = INS_DGH
                mnem = 'dgh'
                olist = tuple()

            elif op2 == 7:
                # xpacd, xpaci, xpaclri
                opcode = INS_XPACLRI
                mnem = 'xpaclri'
                olist = tuple()

        else:
            if crm == 0b0010 and op2 == 0b100:
                opcode = INS_CSDB
                mnem = 'csdb'
                olist = ()

            elif crm == 0b0010 and op2 == 0b001:
                opcode = INS_PSB
                mnem = 'psb'
                olist = (
                    A64NameOper(opcode),
                )

            else:
                opcode = INS_HINT
                mnem = 'hint'
                olist = (
                    A64ImmOper(crm << 3 | op2, 0, S_LSL, va),
                )
        
    elif relevant & 0b111111_11110000_11111111 == 0b000011_00110000_01011111:
        opcode = INS_CLREX
        mnem = 'clrex'
        olist = (
            A64ImmOper(crm, 0, S_LSL, va),
        )
        iflags = 0
        
    elif relevant & 0b1111111111000011111111 == 0b00000110011000010011111:
        opcode = INS_DSB
        mnem = 'dsb'
        olist = (
            # A64BarrierOptionOper(crm), # Either/or, may implement later
            A64NameOper(opcode, val=crm),
        )
        iflags = 0

    elif relevant & 0b1111111111000011111111 == 0b00000110011000010111111:
        opcode = INS_DMB
        mnem = 'dmb'
        olist = (
            #A64BarrierOptionOper(crm),
            A64NameOper(opcode, val=crm),
        )
        iflags = 0

    elif relevant & 0b1111111111000011111111 == 0b00000110011000011011111:
        opcode = INS_ISB
        mnem = 'isb'
        olist = (
            # Omittable option for oper
            #A64NameOper(opcode, val=crm),   # Should always be sy, all others are reserved
        )
        iflags = 0

    elif (l + op0) == 0x001:
        opcode = INS_SYS
        mnem = 'sys'
        if crn == 0b0111 or crn == 0b1000:
            # sysop_concat = op1:crn:crm:op2
            sysop_concat = (op1 << 11) | (crn << 7) | (crm << 3) | op2

            # TODO - Update this for dictionary processing ?
            for bits, mnemonic, ocode in sys_op_table:
                if sysop_concat == bits:
                    mnem = mnemonic
                    opcode = ocode
                    break
        
            # Modify olist based on opcode
            if opcode == INS_AT:
                olist = (       # AT <at_op>, <Xt>                    
                    A64NameOper(opcode, ((op1 << 4) | ((crm & 0b1) << 3) | op2)),
                    A64RegOper(rt, va, size=8)
                )

            elif opcode == INS_DC:
                olist = (       # DC <dc_op>, <Xt>
                    A64NameOper(opcode, ((op1 << 7) | (crm << 3) | op2)),
                    A64RegOper(rt, va, size=8)
                )

            elif opcode == INS_IC:
                olist = (       # IC <ic_op>{, <Xt>}
                    A64NameOper(opcode, ((op1 << 7) | (crm << 3) | op2)),
                    A64RegOper(rt, va, size=8), #optional operand
                )

                # Hide reg oper if it is default value
                if rt == 0b11111:   
                    olist = olist[:1]

            elif opcode == INS_TLBI:
                olist = (       # TLBI <tlbi_op>{, <Xt>}
                    A64NameOper(opcode, ((op1 << 11) | (crn << 7) | (crm << 3) | op2)),
                    A64RegOper(rt, va, size=8), #optional operand
                )

                # Hide reg oper if it is default value
                if rt == 0b11111:   
                    olist = olist[:1]

            else:
                olist = (       # Old default case
                    A64ImmOper(op1, 0, S_LSL, va),
                    A64NameOper(opcode, crn),
                    A64NameOper(opcode, crm),
                    A64ImmOper(op2, 0, S_LSL, va),
                    A64RegOper(rt, va, size=8), #optional operand
                )

                # Hide reg oper if it is default value
                if rt == 0b11111:   
                    olist = olist[:1]

        iflags = 0

    elif (l + op0) & 0b110 == 0b010:
        opcode = INS_MSR
        mnem = 'msr'
        
        # Check for ZR instead of SP
        if rt == 31:
            rt = REG_XZR

        olist = (
            A64SysRegOper(op0, op1, crn, crm, op2, va),
            A64RegOper(rt, va, size=8),
        )

        if l == 0b1:
            mnem = 'mrs'
            opcode = INS_MRS
            olist = (           # Flipped olist   
                A64RegOper(rt, va, size=8),
                A64SysRegOper(op0, op1, crn, crm, op2, va),
            )

        iflags = 0

    elif (l + op0) & 0b111 == 0b101:
        opcode = INS_SYS
        mnem = 'sys'
        olist = (
            A64RegOper(rt, va, size=8),
            A64ImmOper(op1, 0, S_LSL, va),
            A64NameOper(crn),
            A64NameOper(crm),
            A64ImmOper(op2, 0, S_LSL, va),
        )
        iflags = IF_L

    elif ((l << 2) | op0) & 0b110 == 0b110:   
        opcode = INS_MRS
        mnem = 'mrs'
        olist = (            
            A64RegOper(rt, va, size=8), 
            A64SysRegOper(op0, op1, crn, crm, op2, va)
        )
        iflags = 0

    elif op2 == 0b111 and crm == 0:
        opcode = INS_SB
        mnem = 'sb'
        olist = ()
        iflags = 0

    else:
        return p_undef(opval, va)
    
    return opcode, mnem, olist, iflags, 0

def p_branch_uncond_reg(opval, va):
    '''
    Return A64Opcode parameters for an Unconditional Branch (register) instruction
    '''
    opc = opval >> 21 & 0xf
    op2 = opval >> 16 & 0x1f
    op3 = opval >> 10 & 0x3f
    rn = opval >> 5 & 0x1f
    op4 = opval & 0x1f
    #all the defined instructions share ops 2, 3, and 4 being 11111, 000000, and 00000
    if op2 == 0b11111 and op3 == 0b000000 and op4 == 0b00000:
        #the first 3 instructions share this olist. The last 2 have an empty olist,
        #redefined when their mnemonics are determined
        olist = (
            A64RegOper(rn, va, size=8),
        )
        #determine opcode/mnemonic
        if opc == 0b0000:
            opcode = INS_BR
            mnem = 'br'
            iflags = envi.IF_BRANCH | envi.IF_NOFALL

        elif opc == 0b0001:
            opcode = INS_BLR
            mnem = 'blr'
            iflags = envi.IF_CALL

        elif opc == 0b0010:
            opcode = INS_RET
            mnem = 'ret'
            if rn != 30:
                olist = (A64RegOper(rn, va),)
            else:
                olist = ()

            iflags = envi.IF_RET | envi.IF_NOFALL

        elif opc == 0b0100 and rn == 0b11111:
            opcode = INS_ERET
            mnem = 'eret'
            olist = () #empty olist
            iflags = envi.IF_RET | envi.IF_NOFALL

        elif opc == 0b0101 and rn == 0b11111:
            opcode = INS_DRPS
            mnem = 'drps'
            olist = () #empty olist
            iflags = envi.IF_NOFALL
        else:
            return p_undef(opval, va)          
    else:
        return p_undef(opval, va)

    return opcode, mnem, olist, iflags, 0   

def p_ls_excl(opval, va):
    '''
    Load/store exclusive instruction
    '''
    iflags = 0
    size = opval >> 30 & 0x3
    o2 = opval >> 23 & 0x1
    l = opval >> 22 & 0x1
    o1 = opval >> 21 & 0x1
    rs = opval >> 16 & 0x1f
    o0 = opval >> 15 & 0x1
    rt2 = opval >> 10 & 0x1f
    rn = opval >> 5 & 0x1f
    rt = opval & 0x1f

    # FIXME: sort this out to reduce string concat and clarify INS_* values

    #all mnemonics are some variation on 'st' or 'ld'
    #if l is 0, mnemonic is 'st' and it's possible the IF_L iflags could be assigned
    #otherwise, mnemonic is 'ld' and it's possible the IF_A iflags could be assigned
    if l == 0b0:
        mnem = 'st'
        opcode = INS_ST
        optional_iflags = IF_L
    else:
        mnem = 'ld'
        opcode = INS_LD
        optional_iflags = IF_A
    #all instructions with o0 equal to 1 have the optional iflags added to the mnem
    if o0 == 0b1:
        iflags |= optional_iflags
    #all instructions with o2 equal to 0 have an X added to the mnem
    if o2 == 0b0:
        iflags |= IF_X
    #all instructions with o1 equal to 0 have an R added to the mnem
    #otherwise, p is added to the mnem
    if o1 == 0b0:
        iflags |= IF_R
    else:
        iflags |= IF_P

    #all instructions with size equal to 0 have a B added to the mnem,
    #otherwise, all instructions with size equal to 1 have a H added to mnem
    #otherwise, nothing
    if size == 0b00:
        iflags |= IF_B
    elif size == 0b01:
        iflags |= IF_H
    
    if size == 0b00 or size == 0b01: #instructions with IF_B or IF_H set
        if o2 == 0b0: #instructions with IF_X set
            if l == 0b0:
                olist = (
                    A64RegOper(rs, va, size=4),
                    A64RegOper(rt, va, size=4),
                    A64RegImmOffOper(rn, 0, 8, va=va)
                )
            else: #L == 1
                olist = (
                    A64RegOper(rt, va, size=4),
                    A64RegImmOffOper(rn, 0, 8, va=va)
                )
        else: #o2 == 1, or instructions without IF_X set
            olist = (
                A64RegOper(rt, va, size=4),
                A64RegImmOffOper(rn, 0, 8, va=va)
            )
    else:  #size == 10 or 11, or instructions without IF_B or IF_H set
        #determines 32 or 64-bit variant
        if size == 0b10:
            regsize = 4
        else:
            regsize = 8
        if o2 == 0b0: #IF_X set
            if l == 0b0:
                if o1 == 0b0: #IF_R set
                    olist = (
                        A64RegOper(rs, va, size=4),
                        A64RegOper(rt, va, size=regsize),
                        A64RegImmOffOper(rn, 0, tsize=8, va=va)
                    )                        
                else: #IF_R not set
                    olist = (
                        A64RegOper(rs, va, size=4),
                        A64RegOper(rt, va, size=regsize),
                        A64RegOper(rt2, va, size=regsize),
                        A64RegImmOffOper(rn, 0, 8, va=va)
                    )                     
            else: #L == 1
                if o1 == 0b0: #IF_R set
                    olist = (
                        A64RegOper(rt, va, size=regsize),
                        A64RegImmOffOper(rn, 0, 8, va=va)
                    ) 
                else: #o1 == 1x0110 IF_R not set
                    olist = (
                        A64RegOper(rt, va, size=regsize),
                        A64RegOper(rt2, va, size=regsize),                
                        A64RegImmOffOper(rn, 0, 8, va=va)
                    )                                       
        else: #o2 == 1 #IF_X not set
            olist = (
                A64RegOper(rt, va, size=regsize),
                A64RegImmOffOper(rn, 0, 8, va=va)
            )

    return opcode, mnem, olist, iflags, 0

def p_load_reg_lit(opval, va):
    '''
    Load register (literal) instruction
    '''
    iflags = 0
    opc = opval >> 30 & 0x3
    v = opval >> 26 & 0x1       # 1 for SIMD&FP regs  
    imm19 = opval >> 5 & 0x7ffff
    rt = opval & 0x1f
    #all instructions but prfm have mnemonic 'ldr'
    opcode = INS_LDR
    mnem = 'ldr'

    #determine if the instruction is actually an 'ldr' and if so, which variant
    if opc == 0b00: #32-bit variants of normal and SIMD versions
        if v == 1:
            olist = (
                A64RegOper(rt + REGS_VECTOR_BASE_IDX, va, size=4),
                A64ImmOper(imm19*0b100 + va, 0, S_LSL, va),
            )
        else:
            olist = (
                A64RegOper(rt, va, size=4),
                A64ImmOper(imm19*0b100 + va, 0, S_LSL, va),
            )

    elif opc == 0b01: #64-bit variants of normal and SIMD versions
        if v == 1:
            olist = (
                A64RegOper(rt + REGS_VECTOR_BASE_IDX, va, size=8),
                A64ImmOper(imm19*0b100 + va, 0, S_LSL, va),
            )
        else:
            olist = (
                A64RegOper(rt, va, size=8),
                A64ImmOper(imm19*0b100 + va, 0, S_LSL, va),
            )

    elif opc == 0b10: #128-bit SIMD variant, and the unique 'ldrsw'
        if v == 0b0:
            iflags = IF_SW
            regsize = 8

            olist = (
                A64RegOper(rt + REGS_VECTOR_BASE_IDX, va, size=regsize),
                A64ImmOper(imm19*0b100 + va, 0, S_LSL, va),
            )

        else:
            regsize = 16

            olist = (
                A64RegOper(rt, va, size=regsize),
                A64ImmOper(imm19*0b100 + va, 0, S_LSL, va),
            )

    else: #prfm and undefined instruction
        if v == 0b0:
            mnem = 'prfm'
            opcode = INS_PRFM
            olist = (
                A64PreFetchOper(rt>>3, (rt>>1)&3, rt&1),
                A64ImmOper(imm19*0b100 + va, 0, S_LSL, va),
            )

        else:
            return p_undef(opval, va)

    return opcode, mnem, olist, iflags, 0


def p_ls_napair_offset(opval, va):
    '''
    Load/store no-allocate pair (offset)
    '''
    opc = opval >> 30 & 0x3
    v = opval >> 26 & 0x1
    l = opval >> 22 & 0x1
    imm7 = opval >> 15 & 0x7f
    rt2 = opval >> 10 & 0x1f
    rn = opval >> 5 & 0x1f
    rt = opval & 0x1f

    if l == 0b0:
        mnem = 'stnp'
        opcode = INS_STNP
    else:
        mnem = 'ldnp'
        opcode = INS_LDNP

    # SIMD processing
    if v == 0b1:
        if opc == 0b00:
            regsize = 4
            imm = imm7*0b100
            imm = e_bits.bsigned(imm, 9)
        elif opc == 0b01:
            regsize = 8
            imm = imm7*0b1000
            imm = e_bits.bsigned(imm, 10)
        elif opc == 0b10:
            regsize = 16
            imm = imm7*0b10000
            imm = e_bits.bsigned(imm, 11)
        else:
            return p_undef(opval, va)
        
        olist = (
            A64RegOper(rt + REGS_VECTOR_BASE_IDX, va, size=regsize),
            A64RegOper(rt2 + REGS_VECTOR_BASE_IDX, va, size=regsize),
            A64RegImmOffOper(rn, imm, 8, S_LSL, va)
        )
            
    else:
        if opc == 0b00:
            regsize = 4
            imm = imm7*0b100

            # Processing for negative imm values
            imm -= int((imm << 1) & 2 << 8)

            olist = (
            A64RegOper(rt, va, size=regsize),
            A64RegOper(rt2, va, size=regsize),
            A64RegImmOffOper(rn, imm, regsize, S_LSL, va)
        )
        elif opc == 0b10:
            regsize = 8
            imm = imm7*0b1000

            # Processing for negative imm values
            imm -= int((imm << 1) & 2 << 9)

            olist = (
            A64RegOper(rt, va, size=regsize),
            A64RegOper(rt2, va, size=regsize),
            A64RegImmOffOper(rn, imm, regsize, S_LSL, va)
        )

        else:
            return p_undef(opval, va)
        
    return opcode, mnem, olist, 0, 0


def p_ls_regpair(opval, va):
    '''
    Load/store register pair (pre-indexed, post-indexed or offset)
    '''
    opc = opval >> 30 & 0x3
    v = opval >> 26 & 0x1   # vector?  SIMD/FP
    l = opval >> 22 & 0x1
    imm7 = opval >> 15 & 0x7f
    rt2 = opval >> 10 & 0x1f
    rn = opval >> 5 & 0x1f
    rt = opval & 0x1f
    mode = opval >> 23 & 0x3

    vl = (v << 1) + l

    if opc == 0b00:
        #32-bit variant ls_regpair, could be SIMD
        mnem, opcode = ls_regpair_table[vl]
        imm = e_bits.bsigned(imm7 << 2, 9)
        
        if v == 0:
            if rt == 31:
                rt = REG_WZR
            if rt2 == 31:
                rt2 = REG_WZR

            olist = (
                A64RegOper(rt, va, size=4),     
                A64RegOper(rt2, va, size=4),     
                A64RegImmOffOper(rn, imm, tsize=8, mode=mode, va=va),
            )

        else:
            # [LDP|STP] <St1>, <St2>, [<Xn|SP>], #<imm>
            olist = (
                A64RegOper(rt + REGS_VECTOR_BASE_IDX, va, size=4),     
                A64RegOper(rt2 + REGS_VECTOR_BASE_IDX, va, size=4),     
                A64RegImmOffOper(rn, imm, tsize=8, mode=mode, va=va),
            )
    elif opc == 0b01:
        # ldpsw and SIMD/FP
        if vl == 0b00:
            mnem = 'stgp'
            opcode = INS_STGP
            imm = e_bits.bsigned(imm7 << 4, 63) # Will this properly handle signed values?

        elif vl == 0b01:
            mnem = 'ldpsw'
            opcode = INS_LDPSW
            imm = e_bits.bsigned(imm7 << 2, 9)
        else:
            # 64-bit?
            mnem, opcode = ls_regpair_table[vl]
            imm = e_bits.bsigned(imm7 << 3, 10)

        if v == 0:
            if rt == 31:
                rt = REG_WZR
            if rt2 == 31:
                rt2 = REG_WZR

            olist = (
                A64RegOper(rt, va, size=8),
                A64RegOper(rt2,va, size=8),
                A64RegImmOffOper(rn, imm, tsize=8, mode=mode, va=va),
            )   

        else:
            # STP <Dt1>, <Dt2>, [<Xn|SP>], #<imm>
            olist = (
                A64RegOper(rt + REGS_VECTOR_BASE_IDX, va, size=8),
                A64RegOper(rt2 + REGS_VECTOR_BASE_IDX,va, size=8),
                A64RegImmOffOper(rn, imm, tsize=8, mode=mode, va=va),
            )   

    elif opc == 0b10:
        # 64-bit variant ls_regpair, could be SIMD
        mnem, opcode = ls_regpair_table[l]
        if v == 0b0:
            regsize = 8
            imm = e_bits.bsigned(imm7 << 3, 10)

            if rt == 31:
                rt = REG_XZR
            if rt2 == 31:
                rt2 = REG_XZR

            olist = (
                A64RegOper(rt, va, size=regsize),
                A64RegOper(rt2, va, size=regsize),
                A64RegImmOffOper(rn, imm, tsize=8, mode=mode, va=va),
            )

        else:
            regsize = 16
            imm = e_bits.bsigned(imm7 << 4, 11)

            # STP <Qt1>, <Qt2>, [<Xn|SP>], #<imm>
            olist = (
                A64RegOper(rt + REGS_VECTOR_BASE_IDX, va, size=regsize),
                A64RegOper(rt2 + REGS_VECTOR_BASE_IDX, va, size=regsize),
                A64RegImmOffOper(rn, imm, tsize=8, mode=mode, va=va),
            )

        
    else:
        return p_undef(opval, va)
    
    return opcode, mnem, olist, 0, 0


ls_regpair_table = (
    ('stp', INS_STP),
    ('ldp', INS_LDP),
    ('stp', INS_STP),
    ('ldp', INS_LDP),    
)


def p_ls_reg_unsc_imm(opval, va):
    '''
    Load/store register (unscaled immediate)
    '''
    iflags = 0
    size = opval >> 30 & 0x3
    v = opval >> 26 & 0x1
    opc = opval >> 22 & 0x3
    imm9 = opval >> 12 & 0x1ff
    rn = opval >> 5 & 0x1f
    rt = opval & 0x1f
    regsize = 8 

    # Processing negative imm9 values
    imm9 = imm9 - int((imm9 << 1) & 2**9)

    if opc == 0b00 or opc == 0b01:
        if opc == 0b01:
            opcode = INS_LDUR
            mnem = 'ldur'
        else:
            opcode = INS_STUR
            mnem = 'stur'
        if v == 0b0:
            if size != 0b11:
                regsize = 4
                if size == 0b00:
                    iflags |= IF_B
                elif size == 0b01:
                    iflags |= IF_H
            
            if rt == 31:
                if regsize <= 4:
                    rt = REG_WZR
                    regsize = 4
                else:
                    rt = REG_XZR

            olist = (
                A64RegOper(rt, va, size=regsize),
                #A64RegOper(rn, va, size=8),
                #A64ImmOper(imm9, va=va),
                A64RegImmOffOper(rn, imm9, size, va=va)
            )
        else:
            if size == 0b01:
                regsize = 16
            elif size == 0b10:
                regsize = 4

            if rt == 31:
                if regsize <= 4:
                    rt = REG_WZR
                    regsize = 4
                else:
                    rt = REG_XZR

            olist = (
                A64RegOper(rt, va, size=regsize),
                #A64RegOper(rn, va, size=8),
                #A64ImmOper(imm9, va=va),
                A64RegImmOffOper(rn, imm9, size, va=va)
            )
    else:
        if v == 0b1:
            if opc == 0b10:
                opcode = INS_STUR
                mnem = 'stur'
            else:
                opcode = INS_LDUR
                mnem = 'ldur'

            if rt == 31:
                if regsize <= 4:
                    rt = REG_WZR
                    regsize = 4
                else:
                    rt = REG_XZR

            olist = (
                A64RegOper(rt, va, size=regsize),
                #A64RegOper(rn, va, size=8),
                #A64ImmOper(imm9, va=va),
                A64RegImmOffOper(rn, imm9, size, va=va)
            )
        else:
            if size == 0b11:
                mnem = 'prfum'
                opcode = INS_PRFUM
                olist = (
                    A64PreFetchOper(rt>>3, (rt>>1)&3, rt&1),
                    #A64RegOper(rn, va, size=8),
                    #A64ImmOper(imm9, va=va),
                    A64RegImmOffOper(rn, imm9, tsize=8, va=va)
                )
            else:
                if opc != 0b10:
                    regsize = 4

                if rt == 31:
                    if regsize <= 4:
                        rt = REG_WZR
                        regsize = 4
                    else:
                        rt = REG_XZR

                olist = (
                    A64RegOper(rt, va, size=regsize),
                    #A64RegOper(rn, va, size=8),
                    #A64ImmOper(imm9, va=va),
                    A64RegImmOffOper(rn, imm9, tsize=8, va=va)
                )
                mnem = 'ldur'
                opcode = INS_LDUR
                iflags |= IF_S
                if size == 0b00:
                    iflags |= IF_B
                elif size == 0b01:
                    iflags |= IF_H
                elif size == 0b10:
                    iflags |= IF_W

    return opcode, mnem, olist, iflags, 0

def p_ls_reg_unpriv(opval, va):
    '''
    Load/store register (unprivileged)
    '''
    iflags = 0
    size = opval >> 30 & 0x3
    v = opval >> 26 & 0x1
    opc = opval >> 22 & 0x3
    imm9 = opval >> 12 & 0x1ff
    rn = opval >> 5 & 0x1f
    rt = opval & 0x1f
    if v == 0b0:
        if opc == 0b00:
            mnem = 'sttr'
            opcode = INS_STTR
        else:
            mnem = 'ldtr'
            opcode = INS_LDTR
            if opc == 0b10 or opc == 0b11:
                iflags |= IF_S
                if size == 10:
                    iflags |= IF_W
        if size == 0b00:
            iflags |= IF_B
        elif size == 0b01:
            iflags |= IF_H
        if size != 0b11 and opc != 0b10:
            regsize = 4
        else:
            regsize = 8
        olist = (
            A64RegOper(rt, va, size=regsize),
            A64RegImmOffOper(rn, imm9, va=va, tsize=8),
        )
    else:
        return p_undef(opval, va)
        
    return (opcode, mnem, olist, iflags, 0)        
            
def p_ls_reg_imm(opval, va):
    '''
    Load/store register (immediate post and pre-indexed)
    '''
    iflags = 0
    size = opval >> 30 & 0x3
    v = opval >> 26 & 0x1
    opc = opval >> 22 & 0x3
    imm9 = opval >> 12 & 0x1ff 
    rn = opval >> 5 & 0x1f
    rt = opval & 0x1f
    isoff = opval >> 24 & 1
    immreq = opval >> 11 & 1
    if isoff:
        mode = LDST_MODE_OFFSET 
    else:
        mode = opval >> 10 & 0x3

    # Negative values check
    imm9 = imm9 - int((imm9 << 1) & 2**9)
    imm9 = e_bits.bsign_extend(imm9, 9, 64)

    if v == 0b0:
        if opc == 0b00:
            mnem = 'str'
            opcode = INS_STR
        else:
            mnem = 'ldr'
            opcode = INS_LDR

        if opc == 0b10 or opc == 0b11:
            iflags |= IF_S
            if size == 0b10:
                iflags |= IF_W

        if size == 0b00:
            iflags |= IF_B
            regsize = 1     ### DOES THIS BREAK THINGS?



        elif size == 0b01:
            iflags |= IF_H
            regsize = 2

        if opc == 0b10 or size == 0b11:
            regsize = 8

        else:
            regsize = 4
        #print("va=%x: v=0, mnem=%r, iflags=0x%x, regsize=%d, size=%d, mode=0x%x" % (va, mnem, iflags, regsize, size, mode))

    else:
        if opc in (0b00, 0b10):
            mnem = 'str'
            opcode = INS_STR
        else:
            mnem = 'ldr'
            opcode = INS_LDR

        if size == 0b00:
            if opc == 0b00 or opc == 0b01:
                regsize = 8
            else:
                regsize = 16

        elif size == 0b01:
            regsize = 16

        elif size == 0b10:
            regsize = 4

        else:
            regsize = 8
        #print("va=%x: v=1, mnem=%r, iflags=0x%x, regsize=%d, size=%d, mode=0x%x" % (va, mnem, iflags, regsize, size, mode))


    if rt == 31:
        if regsize <= 4:
            rt = REG_WZR
            regsize = 4
        else:
            rt = REG_XZR
            regsize = 8

    olist = (
        A64RegOper(rt, va, size=regsize),
        A64RegImmOffOper(rn, imm9, tsize=8, mode=mode, va=va), # mode?
    )

    return opcode, mnem, olist, iflags, 0



def p_ls_reg_offset(opval, va):
    '''
    Load/store register (register offset)
    '''
    iflags = 0
    size = opval >> 30 & 0x3
    v = opval >> 26 & 0x1
    opc = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    option = opval >> 13 & 0x7
    s = opval >> 12 & 0x1
    rn = opval >> 5 & 0x1f
    rt = opval & 0x1f

    if option & 0b1 == 0:
        indsize = 4
    else:
        indsize = 8

    if v == 0b0:
        if opc == 0b00:
            mnem = 'str'
            opcode = INS_STR
        else:
            if size == 0b11 and opc == 0b10:
                mnem =  'prfm'
                opcode = INS_PRFM

                if option & 0b1 == 0b1:
                    regsize = 8
                elif option & 0b1 == 0b0:
                    regsize = 4
                else:
                    return p_undef(opval)

                indShift = (0, 3)[s]
                
                olist = (
                    A64PreFetchOper(rt>>3, (rt>>1)&3, rt&1),
                    #A64RegOper(rn, va, size=8),
                    #A64RegOper(rm, va, size=regsize),
                    A64RegRegOffOper(rn, rm, regsize, extendtype=option, extendamount=indShift, va=va),
                )
                return opcode, mnem, olist, 0, 0
            else:
                mnem = 'ldr'
                opcode = INS_LDR
        if opc == 0b10 or opc == 0b11:
            iflags |= IF_S
            if size == 0b10:
                iflags |= IF_W
        if size == 0b00:
            iflags |= IF_B
        elif size == 0b01:
            iflags |= IF_H
        if opc == 0b10 or size == 0b11:
            regsize = 8
        else:
            regsize = 4
        if rt == 31:
            if regsize == 4: 
                rt = REG_WZR
            else:
                rt = REG_XZR

        forceshow = False 
        if s == 1 and (size >> 1 > 0):
            if size == 0b11:
                indShift = 3
            else:
                indShift = 2                
        elif s == 1 and size == 0:
            indShift = 0
            if opc == 1: 
                forceshow = True    # Forces display of a 0 shift amount within ldrb instrs
        elif s == 1:
            indShift = 1
        else:
            indShift = 0
        
        olist = (
            A64RegOper(rt, va, size=regsize),
            A64RegRegOffOper(rn, rm, indsize, va=va, extendtype=option, extendamount=indShift, forceZeroDisplay=forceshow)
        )
        
    else:
        if opc == 0b10 or opc == 0b00:
            mnem = 'str'
            opcode = INS_STR
        else:
            mnem = 'ldr'
            opcode = INS_LDR
        if size == 0b00:
            if opc == 0b00 or opc == 0b01:
                regsize = 8
            else:
                regsize = 16
        elif size == 0b01:
            regsize = 16
        elif size == 0b10:
            regsize = 4
        else:
            regsize = 8
        olist = (
            A64RegOper(rt, va, size=regsize),
            A64RegOper(rn, va, size=8),
            #FIXME rm, extend, amount
        )

    return opcode, mnem, olist, iflags, 0

def p_ls_reg_us_imm(opval, va):
    '''
    Load/store register (unsigned immediate)
    '''
    iflags = 0
    size = opval >> 30 & 0x3
    v = opval >> 26 & 0x1
    opc = opval >> 22 & 0x3
    imm12 = opval >> 10 & 0xfff
    rn = opval >> 5 & 0x1f
    rt = opval & 0x1f
    tsize = 8

    isoff = opval >> 24 & 1
    if isoff:
        mode = LDST_MODE_OFFSET 
    else:
        mode = opval >> 10 & 0x3

    if v == 0b0:
        if opc == 0b00:
            mnem = 'str'
            opcode = INS_STR            

        else:
            if size == 0b11 and opc == 0b10:
                mnem =  'prfm'
                opcode = INS_PRFM
                olist = (
                    A64PreFetchOper(rt>>3, (rt>>1)&3, rt&1),
                    A64RegImmOffOper(rn, imm12 << 3, tsize=8, va=va)
                )
                return opcode, mnem, olist, 0, 0

            else:
                mnem = 'ldr'
                opcode = INS_LDR

        if opc == 0b10 or opc == 0b11:
            iflags |= IF_S
            if size == 0b10:
                iflags |= IF_W
                tsize = 4
        if size == 0b00:
            iflags |= IF_B
            tsize = 1
        elif size == 0b01:
            iflags |= IF_H
            tsize = 2

        if opc == 0b10 or size == 0b11:
            regsize = 8
        else:
            regsize = 4

        # Seting rt explicitly to ZR instead of SP
        if rt == 31:        
            if regsize <= 4:
                rt = REG_WZR
                regsize = 4
            else:
                rt = REG_XZR
                regsize = 8

        #print("va=%x: v=0, mnem=%r, iflags=0x%x, regsize=%d, size=%d, mode=0x%x" % (va, mnem, iflags, regsize, size, mode))
        olist = (
            A64RegOper(rt, va, size=regsize),
            A64RegImmOffOper(rn, imm12 << size, tsize=tsize, mode=mode, va=va),
        )
        
    else:
        if opc & 1:
            mnem = 'ldr'
            opcode = INS_LDR
        else:
            mnem = 'str'
            opcode = INS_STR

        if size == 0b00:
            if opc == 0b00 or opc == 0b01:
                regsize = 8
                imm = imm12
            else:
                regsize = 16
                imm = imm12 << 4

        elif size == 0b01:
            regsize = 16
            imm = imm12 << 1

        elif size == 0b10:
            regsize = 4
            imm = imm12 << 2

        else:
            regsize = 8
            imm = imm12 << 3

        #print("imm=%x   imm12=%x" % (imm, imm12))
        #print("va=%x: v=1, mnem=%r, iflags=0x%x, regsize=%d, size=%d, mode=0x%x" % (va, mnem, iflags, regsize, size, mode))
        olist = (
            A64RegOper(rt, va, size=regsize),
            A64RegImmOffOper(rn, imm, tsize=tsize, mode=mode, va=va),
        )

    return opcode, mnem, olist, iflags, 0

def p_ls_atomic_mem(opval, va):
    '''
    Atomic Memory or Compare and Swap operations
    '''
    size = opval >> 30 & 0b11
    v = opval >> 26 & 0b1
    a = opval >> 23 & 0b1
    r = opval >> 22 & 0b1
    rs = opval >> 16 & 0b11111
    o3 = opval >> 15 & 0b1
    opc = opval >> 12 & 0b111
    rn = opval >> 5 & 0b11111
    rt = opval & 0b11111
    cmpswp = opval >> 28 & 0b11

    #             31 30    26       23      22       15     14 13 12 
    tabInd = size << 7 | v << 6 | a << 5 | r << 4 | o3 << 3 | opc
    
    regsize = (4, 4, 4, 8)[size]
    
    if rt == 0b11111 and a == 0:          # ST aliases
        mnem, opcode = ls_atomic_mem_alias_table.get(tabInd, ['undefined', 0])

        if opcode != 0:         # Only return if value was found in table
            olist = (
                A64RegOper(rs, va, size=regsize),            
                A64RegImmOffOper(rn, 0),
            )
            return (opcode, mnem, olist, 0, 0)

        else:
            return p_undef(opval, va)

    if cmpswp == 0b00:
        mnem, opcode = ls_comp_swap_table.get(tabInd, ['undefined', 0])
    else:
        mnem, opcode = ls_atomic_mem_table.get(tabInd, ['undefined', 0])

    if opcode != 0:             # Only return if value was found in table
        olist = (
            A64RegOper(rs, va, size=regsize),
            A64RegOper(rt, va, size=regsize),
            A64RegImmOffOper(rn, 0, va=va),
        )
        return (opcode, mnem, olist, 0, 0)

    return p_undef(opval, va)

def p_simd_ls_multistruct(opval, va):
    '''
    AdvSIMD Load/store multiple structures
    '''
    q = opval >> 30 & 0x1
    l = opval >> 22 & 0x1
    opc = opval >> 12 & 0xf
    size = opval >> 10 & 0x3
    rn = opval >> 5 & 0x1f
    rt = opval & 0x1f
    sizeq = size + q

    if opc == 0b0000 or opc == 0b0010:
        if l == 0b0:
            if opc == 0b0000:
                mnem = 'st4'
                opcode = INS_ST4
                version = 0
            else:
                mnem = 'st1'
                opcode = INS_ST1
                version = 1
        else:
            if opc == 0b0000:
                mnem = 'ld4'
                opcode = INS_LD4
                version = 0
            else:
                mnem = 'ld1'
                opcode = INS_LD1
                version = 1
        if opc & 0b0010 == 0b0000:
            olist = (
                A64RegOper(rt, va, oflags=t_table[sizeq]),
                A64RegOper((rt+1)%32, va, oflags=t_table[sizeq]),
                A64RegOper((rt+2)%32, va, oflags=t_table[sizeq]),
                A64RegOper((rt+3)%32, va, oflags=t_table[sizeq]),
                A64RegOper(rn, va, size=8),
            )
        else:
            olist = (
                A64RegOper(rt, va, oflags=unreserved_t_table[sizeq]),
                A64RegOper((rt+1)%32, va, oflags=unreserved_t_table[sizeq]),
                A64RegOper((rt+2)%32, va, oflags=unreserved_t_table[sizeq]),
                A64RegOper((rt+3)%32, va, oflags=unreserved_t_table[sizeq]),
                A64RegOper(rn, va, size=8),
            )
    elif opc == 0b0100 or opc == 0b0110:
        if l == 0b0:
            if opc == 0b0100:
                mnem = 'st3'
                opcode = INS_ST3
                version = 0
            else:
                mnem = 'st1'
                opcode = INS_ST1
                version = 1
        else:
            if opc == 0b0100:
                mnem = 'ld3'
                opcode = INS_LD3
                version = 0
            else:
                mnem = 'ld1'
                opcode = INS_LD1
                version = 1
        if opc & 0b0010 == 0b0000:
            olist = (
                A64RegOper(rt, va, oflags=t_table[sizeq]),
                A64RegOper((rt+1)%32, va, oflags=t_table[sizeq]),
                A64RegOper((rt+2)%32, va, oflags=t_table[sizeq]),
                A64RegOper(rn, va, size=8),
            )
        else:
            olist = (
                A64RegOper(rt, va, oflags=unreserved_t_table[sizeq]),
                A64RegOper((rt+1)%32, va, oflags=unreserved_t_table[sizeq]),
                A64RegOper((rt+2)%32, va, oflags=unreserved_t_table[sizeq]),
                A64RegOper(rn, va, size=8),
            )
    elif opc == 0b0111:
        if l == 0b0:
            mnem = 'st1'
            opcode = INS_ST1
            version =  1
        else:
            mnem = 'ld1'
            opcode = INS_LD1
            version = 1
        olist = (
            A64RegOper(rt, va, oflags=t_table[sizeq]),
            A64RegOper(rn, va, size=8),
        )

    elif opc == 0b1000 or opc == 0b1010:
        if l == 0b0:
            if opc == 0b1000:
                mnem = 'st2'
                opcode = INS_ST2
                version = 0
            else:
                mnem = 'st1'
                opcode = INS_ST1
                version = 1
        else:
            if opc == 0b1000:
                mnem = 'ld2'
                opcode = INS_LD2
                version = 0
            else:
                mnem = 'ld1'
                opcode = INS_LD1
                version = 1
        if opc & 0b0010 == 0b0000:
            olist = (
                A64RegOper(rt, va, oflags=t_table[sizeq]),
                A64RegOper((rt+1)%32, va, oflags=t_table[sizeq]),
                A64RegOper(rn, va, size=8),
            )
        else:
            olist = (
                A64RegOper(rt, va, oflags=unreserved_t_table[sizeq]),
                A64RegOper((rt+1)%32, va, oflags=unreserved_t_table[sizeq]),
                A64RegOper(rn, va, size=8),
            )
    else:
        return p_undef(opval, va)
        
    return (opcode, mnem, olist, 0, 0)

def p_simd_ls_multistruct_posti(opval, va):
    '''
    AdvSIMD load/store multiple structures (post-indexed)
    '''
    iflags = 0
    #FIXME olists
    q = opval >> 30 & 0x1
    l = opval >> 22 & 0x1
    rm = opval >> 16 & 0x1f
    opc = opval >> 12 & 0xf
    size = opval >> 10 & 0x3
    rn = opval >> 5 & 0x1f
    rt = opval & 0x1f
    if opc & 0b0010 == 0b0010:
        if l == 0b0:
            mnem = 'st1'
            opcode = INS_ST1
        else:
            mnem = 'ld1'
            opcode = INS_LD1
    if l == 0b0:
        if opc == 0b0000:
            mnem = 'st4'
            opcode = INS_ST4
        elif opc == 0b0100:
            mnem = 'st3'
            opcode = INS_ST3
        elif opc == 0b1000:
            mnem = 'st2'
            opcode = INS_ST2
    else:
        if opc == 0b0000:
            mnem = 'ld4'
            opcode = INS_LD4
        elif opc == 0b0100:
            mnem = 'ld3'
            opcode = INS_LD3
        elif opc == 0b1000:
            mnem = 'ld2'
            opcode = INS_LD2
    if opc & 0b0000 == 0b0010:
        t = unreserved_t_table[size+q]
    else:
        t = t_table[size+q]
    if rm != 0b11111:
        if opc == 0b0000 or opc == 0b0010:
            olist = (
                A64RegOper(rt, va, oflags=t),
                A64RegOper((rt+1)%32, va, oflags=t),
                A64RegOper((rt+2)%32, va, oflags=t),
                A64RegOper((rt+3)%32, va, oflags=t),
                A64RegOper(rn, va, size=8),
                A64RegOper(rm, va, size=8), #FIXME excluding XZR
            )
        elif opc == 0b0100 or opc == 0b0110:
            olist = (
                A64RegOper(rt, va, oflags=t),
                A64RegOper((rt+1)%32, va, oflags=t),
                A64RegOper((rt+2)%32, va, oflags=t),
                A64RegOper(rn, va, size=8),
                A64RegOper(rm, va, size=8), #FIXME excluding XZR
            )
        elif opc == 0b0111:
            olist = (
                A64RegOper(rt, va, oflags=t),
                A64RegOper(rn, va, size=8),
                A64RegOper(rm, va, size=8), #FIXME excluding XZR
            )
        elif opc == 0b1000 or opc == 0b1010:
            olist = (
                A64RegOper(rt, va, oflags=t),
                A64RegOper((rt+1)%32, va, oflags=t),
                A64RegOper(rn, va, size=8),
                A64RegOper(rm, va, size=8), #FIXME excluding XZR
            )
        else:
            return p_undef(opval, va)
    else:
        if opc == 0b0000 or opc == 0b0010:
            olist = (
                A64RegOper(rt, va, oflags=t),
                A64RegOper((rt+1)%32, va, oflags=t),
                A64RegOper((rt+2)%32, va, oflags=t),
                A64RegOper((rt+3)%32, va, oflags=t),
                A64RegOper(rn, va, size=8),
                A64ImmOper((0x32, 0x64)[q], va=va), #FIXME probably wrong
            )
        elif opc == 0b0100 or opc == 0b0110:
            olist = (
                A64RegOper(rt, va, oflags=t),
                A64RegOper((rt+1)%32, va, oflags=t),
                A64RegOper((rt+2)%32, va, oflags=t),
                A64RegOper(rn, va, size=8),
                A64ImmOper((0x24, 0x48)[q], va=va), #FIXME probably wrong
            )
        elif opc == 0b0111:
            olist = (
                A64RegOper(rt, va, oflags=t),
                A64RegOper(rn, va, size=8),
                A64ImmOper((0x16, 0x32)[q], va=va), #FIXME probably wrong
            )
        elif opc == 0b1000 or opc == 0b1010:
            olist = (
                A64RegOper(rt, va, oflags=t),
                A64RegOper((rt+1)%32, va, oflags=t),
                A64RegOper(rn, va, size=8),
                A64ImmOper((0x8, 0x16)[q], va=va), #FIXME probably wrong
            )
        else:
            return p_undef(opval, va)

    return opcode, mnem, olist, 0, 0

t_table = (
    IFS_8B,
    IFS_16B,
    IFS_4H,
    IFS_8H,
    IFS_2S,
    IFS_4S,
    'RESERVED',
    IFS_2D,
)

def p_simd_ls_onestruct(opval, va):
    '''
    AdvSIMD load/store one structure
    '''
    q = opval >> 30 & 0x1
    l = opval >> 22 & 0x1
    r = opval >> 21 & 0x1
    opc = opval >> 13 & 0x7
    s = opval >> 12 & 0x1
    size = opval >> 10 & 0x3
    rn = opval >> 5 & 0x1f
    rt = opval & 0x1f
    if l == 0b0:
        if r == 0b0:
            if opc & 0b001 == 0b000:
                mnem = 'st1'
                opcode = INS_ST1
                if opc == 0b000:
                    simdOper = 8
                    index = q + s + size
                elif opc == 0b010:
                    simdOper = 16
                    index = q + s + (opval >> 10 & 0x1)
                elif opc == 0b100:
                    if size == 0b00:
                        simdOper = 4
                        index = q + s
                    elif size == 0b01:
                        simdOper = 8
                        index = q
                olist = (
                    A64RegOper(rt, va, size=simdOper),
                    A64ImmOper(index, va=va),
                    A64RegOper(rn, va, size=8),
                )
            else:
                mnem = 'st3'
                opcode = INS_ST3
                if opc == 0b000:
                    simdOper = 8
                    index = q + s + size
                elif opc == 0b010:
                    simdOper = 16
                    index = q + s + (opval >> 10 & 0x1)
                elif opc == 0b100:
                    if size == 0b00:
                        simdOper = 4
                        index = q + s
                    elif size == 0b01:
                        simdOper = 8
                        index = q
                olist = (
                    A64RegOper(rt, va, size=simdOper),
                    A64RegOper((rt + 1) % 32, va, size=simdOper),
                    A64RegOper((rt + 2) % 32, va, size=simdOper),
                    A64ImmOper(index, va=va),
                    A64RegOper(rn, va, size=8),
                )
        else:
            if opc & 0b001 == 0b000:
                mnem = 'st2'
                opcode = INS_ST2
                if opc == 0b000:
                    simdOper = 8
                    index = q + s + size
                elif opc == 0b010:
                    simdOper = 16
                    index = q + s + (opval >> 10 & 0x1)
                elif opc == 0b100:
                    if size == 0b00:
                        simdOper = 4
                        index = q + s
                    elif size == 0b01:
                        simdOper = 8
                        index = q
                olist = (
                    A64RegOper(rt, va, size=simdOper),
                    A64RegOper((rt + 1) % 32, va, size=simdOper),
                    A64ImmOper(index, va=va),
                    A64RegOper(rn, va, size=8),
                )
            else:
                mnem = 'st4'
                opcode = INS_ST4
                if opc == 0b000:
                    simdOper = 8
                    index = q + s + size
                elif opc == 0b010:
                    simdOper = 16
                    index = q + s + (opval >> 10 & 0x1)
                elif opc == 0b100:
                    if size == 0b00:
                        simdOper = 4
                        index = q + s
                    elif size == 0b01:
                        simdOper = 8
                        index = q
                olist = (
                    A64RegOper(rt, va, size=simdOper),
                    A64RegOper((rt + 1) % 32, va, size=simdOper),
                    A64RegOper((rt + 2) % 32, va, size=simdOper),
                    A64RegOper((rt + 3) % 32, va, size=simdOper),
                    A64ImmOper(index, va=va),
                    A64RegOper(rn, va, size=8),
                )
    else:
        if r == 0b0:
            if opc & 0b001 == 0b000:
                mnem = 'ld1'
                opcode = INS_LD1
                if opc != 0b110:
                    if opc == 0b000:
                        simdOper = 8
                        index = q + s + size
                    elif opc == 0b010:
                        simdOper = 16
                        index = q + s + (opval >> 10 & 0x1)
                    elif opc == 0b100:
                        if size == 0b00:
                            simdOper = 4
                            index = q + s
                        elif size == 0b01:
                            simdOper = 8
                            index = q
                    olist = (
                        A64RegOper(rt, va, size=simdOper),
                        A64ImmOper(index, va=va),
                        A64RegOper(rn, va, size=8),
                    )
                else:
                    iflags |= IF_R
                    olist = (
                        A64RegOper(rt, va, size=unreserved_t_table[size+q]),
                        A64RegOper(rn, va, size=8),
                    )
            else:
                mnem = 'ld3'
                opcode = INS_LD3
                if opc != 0b111:
                    if opc == 0b000:
                        simdOper = 8
                        index = q + s + size
                    elif opc == 0b010:
                        simdOper = 16
                        index = q + s + (opval >> 10 & 0x1)
                    elif opc == 0b100:
                        if size == 0b00:
                            simdOper = 4
                            index = q + s
                        elif size == 0b01:
                            simdOper = 8
                            index = q
                    olist = (
                        A64RegOper(rt, va, size=simdOper),
                        A64RegOper((rt + 1) % 32, va, size=simdOper),
                        A64RegOper((rt + 2) % 32, va, size=simdOper),
                        A64ImmOper(index, va=va),
                        A64RegOper(rn, va, size=8),
                    )
                else:
                    iflags |= IF_R
                    simdOper = unreserved_t_table[size+q]
                    olist = (
                        A64RegOper(rt, va, size=simdOper),
                        A64RegOper((rt+1) % 32, va, size=simdOper),
                        A64RegOper((rt+2) % 32, va, size=simdOper),
                        A64RegOper(rn, va, size=8),
                    )
                    
        else:
            if opc & 0b001 == 0b000:
                mnem = 'ld2'
                opcode = INS_LD2
                if opc != 0b110:
                    if opc == 0b000:
                        simdOper = 8
                        index = q + s + size
                    elif opc == 0b010:
                        simdOper = 16
                        index = q + s + (opval >> 10 & 0x1)
                    elif opc == 0b100:
                        if size == 0b00:
                            simdOper = 4
                            index = q + s
                        elif size == 0b01:
                            simdOper = 8
                            index = q
                    olist = (
                        A64RegOper(rt, va, size=simdOper),
                        A64RegOper((rt + 1) % 32, va, size=simdOper),
                        A64ImmOper(index, va=va),
                        A64RegOper(rn, va, size=8),
                    )
                else:
                    iflags |= IF_R
                    simdOper = onestruct_t_table[size+q]
                    olist = (
                        A64RegOper(rt, va, size=simdOper),
                        A64RegOper((rt+1) % 32, va, size=simdOper),
                        A64RegOper(rn, va, size=8),
                    )
            else:
                mnem = 'ld4'
                opcode = INS_LD4
                if opc != 0b111:
                    if opc == 0b000:
                        simdOper = 8
                        index = q + s + size
                    elif opc == 0b010:
                        simdOper = 16
                        index = q + s + (opval >> 10 & 0x1)
                    elif opc == 0b100:
                        if size == 0b00:
                            simdOper = 4
                            index = q + s
                        elif size == 0b01:
                            simdOper = 8
                            index = q
                    olist = (
                        A64RegOper(rt, va, size=simdOper),
                        A64RegOper((rt + 1) % 32, va, size=simdOper),
                        A64RegOper((rt + 2) % 32, va, size=simdOper),
                        A64RegOper((rt + 3) % 32, va, size=simdOper),
                        A64ImmOper(index, va=va),
                        A64RegOper(rn, va, size=8),
                    )
                else:
                    iflags |= IF_R
                    simdOper = unreserved_t_table[size+q]
                    olist = (
                        A64RegOper(rt, va, size=simdOper),
                        A64RegOper((rt+1) % 32, va, size=simdOper),
                        A64RegOper((rt+2) % 32, va, size=simdOper),
                        A64RegOper((rt+3) % 32, va, size=simdOper),
                        A64RegOper(rn, va, size=8),
                    )
                    
    return opcode, mnem, olist, iflags, 0
    

def p_simd_ls_onestruct_posti(opval, va):
    '''
    AdvSIMD load/store one structure (post-indexed)
    '''
    iflags = 0
    q = opval >> 30 & 0x1
    l = opval >> 22 & 0x1
    r = opval >> 21 & 0x1
    rm = opval >> 16 & 0x1f
    opc = opval >> 13 & 0x7
    s = opval >> 12 & 0x1
    size = opval >> 10 & 0x3
    rn = opval >> 5 & 0x1f
    rt = opval & 0x1f

    if opc == 0b000:
        imm = q+s+size
        regsize = 8
    elif opc == 0b010:
        imm = q+s+(size & 0b01)
        regsize = 16
    elif opc == 0b100:
        if size == 0b00:
            imm = q+s
            regsize = 4
        elif size == 0b01:
            imm = q
            regsize = 8

    if r == 0b0:
        if opc & 0b001 == 0b000:
            if l == 0b0:
                mnem = 'st1'
                opcode = INS_ST1
            else:
                mnem = 'ld1'
                opcode = INS_LD1
            if opc == 0b110:
                if l == 0b0:
                    return p_undef(opval, va)
                else:
                    iflags |= IF_R
                    if rm != 0b11111:
                        olist = (
                            A64RegOper(rt, va, size=unreserved_t_table[size+q]),
                            A64RegOper(rn, va, size=8),
                            A64RegOper(rm, va, size=8), #FIXME excluding XZR?
                        )
                    else:
                        olist = (
                            A64RegOper(rt, va, size=unreserved_t_table[size+q]),
                            A64RegOper(rn, va, size=8),
                            ('#1', '#2', '#4', '#8')[size] #FIXME
                        )

                return opcode, mnem, olist, iflags, 0
            if rm != 0b11111:
                olist = (
                    A64RegOper(rt, va, size=regsize),
                    A64ImmOper(imm, va=va),
                    A64RegOper(rn, va, size=8),
                    A64RegOper(rm, va, size=8), #FIXME excluding XZR?
                )
            else:
                if opc == 0b000:
                    var = '#1'
                elif opc == 0b010:
                    var = '#2'
                elif opc == 0b100:
                    if size == 0b00:
                        var = '#4'
                    elif size == 0b01:
                        var = '#8'
                olist = (
                    A64RegOper(rt, va, size=regsize),
                    A64ImmOper(q, va=va),
                    A64RegOper(rn, va, size=8),
                    var #FIXME
                )
        else:
            if l == 0b0:
                opcode = INS_ST3
                mnem = 'st3'
            else:
                opcode = INS_LD3
                mnem = 'ld3'
            if opc == 0b111:
                if l == 0b0:
                    return p_undef(opval, va)
                else:
                    iflags |= IF_R
                    if rm != 0b11111:
                        olist = (
                            A64RegOper(rt, va, size=unreserved_t_table[size+q]),
                            A64RegOper((rt+1) % 32, va, size=unreserved_t_table[size+q]),
                            A64RegOper((rt+2) % 32, va, size=unreserved_t_table[size+q]),
                            A64RegOper(rn, va, size=8),
                            A64RegOper(rm, va, size=8), #FIXME excluding XZR?
                        )
                    else:
                        olist = (
                            A64RegOper(rt, va, size=unreserved_t_table[size+q]),
                            A64RegOper((rt+1) % 32, va, size=unreserved_t_table[size+q]),
                            A64RegOper((rt+2) % 32, va, size=unreserved_t_table[size+q]),
                            A64RegOper(rn, va, size=8),
                            ('#3', '#6', '#12', '#24')[size] #FIXME
                        )

                return opcode, mnem, olist, iflags, 0    
            if rm != 0b11111:
                olist = (
                    A64RegOper(rt, va, size=regsize),
                    A64RegOper((rt+1) % 32, va, size=regsize),
                    A64RegOper((rt+2) % 32, va, size=regsize),
                    A64ImmOper(imm, va=va),
                    A64RegOper(rn, va, size=8),
                    A64RegOper(rm, va, size=8), #FIXME excluding XZR?
                )
            else:
                if opc == 0b001:
                    var = '#3'
                elif opc == 0b011:
                    var = '#6'
                elif opc == 0b101:
                    if size == 0b00:
                        var = '#12'
                    elif size == 0b01:
                        var = '#24'
                olist = (
                    A64RegOper(rt, va, size=regsize),
                    A64RegOper((rt+1) % 32, va, size=regsize),
                    A64RegOper((rt+2) % 32, va, size=regsize),
                    A64ImmOper(q, va=va),
                    A64RegOper(rn, va, size=8),
                    var #FIXME
                )
    else:
        if opc & 0b001 == 0b000:
            if l == 0b0:
                mnem = 'st2'
                opcode = INS_ST2
            else:
                mnem = 'ld2'
                opcode = INS_LD2
            if opc == 0b110:
                if l == 0b0:
                    return p_undef(opval, va)
                else:
                    iflags |= IF_R
                    if rm != 0b11111:
                        olist = (
                            A64RegOper(rt, va, size=unreserved_t_table[size+q]),
                            A64RegOper((rt+1) % 32, va, size=unreserved_t_table[size+q]),
                            A64RegOper(rn, va, size=8),
                            A64RegOper(rm, va, size=8), #FIXME excluding XZR?
                        )
                    else:
                        olist = (
                            A64RegOper(rt, va, size=unreserved_t_table[size+q]),
                            A64RegOper((rt+1) % 32, va, size=unreserved_t_table[size+q]),
                            A64RegOper(rn, va, size=8),
                            ('#2', '#4', '#8','#16')[size] #FIXME
                        )
            if rm != 0b11111:
                olist = (
                    A64RegOper(rt, va, size=regsize),
                    A64RegOper((rt+1) % 32, va, size=regsize),
                    A64ImmOper(imm, va=va),
                    A64RegOper(rn, va, size=8),
                    A64RegOper(rm, va, size=8), #FIXME excluding XZR?
                )
            else:
                if opc == 0b000:
                    var = '#2'
                elif opc == 0b010:
                    var = '#4'
                elif opc == 0b100:
                    if size == 0b00:
                        var = '#8'
                    elif size == 0b01:
                        var = '#16'
                olist = (
                    A64RegOper(rt, va, size=regsize),
                    A64RegOper((rt+1) % 32, va, size=regsize),
                    A64ImmOper(q, va=va),
                    A64RegOper(rn, va, size=8),
                    var #FIXME
                )
        else:
            if l == 0b0:
                opcode = INS_ST4
                mnem = 'st4'
            else:
                opcode = INS_LD4
                mnem = 'ld4'
            if opc == 0b111:
                if opcode == INS_ST4:
                    return p_undef(opval, va)
                else:   
                    iflags |= IF_R
                    if rm != 0b11111:
                        olist = (
                            A64RegOper(rt, va, size=unreserved_t_table[size+q]),
                            A64RegOper((rt+1) % 32, va, size=unreserved_t_table[size+q]),
                            A64RegOper((rt+2) % 32, va, size=unreserved_t_table[size+q]),
                            A64RegOper((rt+3) % 32, va, size=unreserved_t_table[size+q]),
                            A64RegOper(rn, va, size=8),
                            A64RegOper(rm, va, size=8), #FIXME excluding XZR?
                        )
                    else:
                        olist = (
                            A64RegOper(rt, va, size=unreserved_t_table[size+q]),
                            A64RegOper((rt+1) % 32, va, size=unreserved_t_table[size+q]),
                            A64RegOper((rt+2) % 32, va, size=unreserved_t_table[size+q]),
                            A64RegOper((rt+3) % 32, va, size=unreserved_t_table[size+q]),
                            A64RegOper(rn, va, size=8),
                            ('#4', '#8', '#16', '#32')[size] #FIXME
                        )

                    return opcode, mnem, olist, iflags, 0
        if rm != 0b11111:
            olist = (
                A64RegOper(rt, va, size=regsize),
                A64RegOper((rt+1) % 32, va, size=regsize),
                A64RegOper((rt+2) % 32, va, size=regsize),
                A64RegOper((rt+3) % 32, va, size=regsize),
                A64ImmOper(imm, va=va),
                A64RegOper(rn, va, size=8),
                A64RegOper(rm, va, size=8), #FIXME excluding XZR?
            )
        else:
            if opc == 0b000:
                var = '#4'
            elif opc == 0b010:
                var = '#8'
            elif opc == 0b100:
                if size == 0b00:
                    var = '#16'
                elif size == 0b01:
                    var = '#32'
            olist = (
                A64RegOper(rt, va, size=regsize),
                A64RegOper((rt+1) % 32, va, size=regsize),
                A64RegOper((rt+2) % 32, va, size=regsize),
                A64RegOper((rt+3) % 32, va, size=regsize),
                A64ImmOper(imm, va=va),
                A64RegOper(rn, va, size=8),
                var #FIXME
            )
                        
    return opcode, mnem, olist, iflags, 0

unreserved_t_table = (
    IFS_8B,
    IFS_16B,
    IFS_4H,
    IFS_8H,
    IFS_2S,
    IFS_4S,
    IFS_1D,
    IFS_2D,
)

def p_log_shft_reg(opval, va):
    '''
    Logical (shifted register)
    '''
    iflags = 0
    sf = opval >> 31 & 0x1
    opc = opval >> 29 & 0x3
    shift = opval >> 22 & 0x3
    n = opval >> 21 & 0x1

    rm = opval >> 16 & 0x1f
    imm6 = opval >> 10 & 0x3f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    size = (4, 8)[sf]
    zr_regs = (REG_WZR, REG_XZR)

    if rm == 0x1f:
        rm = zr_regs[sf]
    
    if opc == 0b00 or opc == 0b11:
        if n == 0b0:
            mnem = 'and'
            opcode = INS_AND

            if rd == 0b11111:
                mnem = 'tst'
                opcode = INS_TST

        else:
            mnem = 'bic'
            opcode = INS_BIC
        if opc == 0b11:
            iflags |= IF_PSR_S

    elif opc == 0b01:
        # mov alias:
        if shift == n == imm6 == 0 and rn == 0x1f:
            mnem = 'mov'
            opcode = INS_MOV
            olist = (
                A64RegOper(rd, va, size=size),
                A64RegOper(rm, va, size=size),
            )
            return opcode, mnem, olist, iflags, 0

        mnem = 'or'            #FIXME!!!!!  this should be a table, not dividing orr/orn/etc with flags...  this is not a bad idea, and i give them full credit for creativity, but let's simplify this a bit.
        opcode = INS_OR
        if n == 0b0:
            iflags |= IF_R
        else:
            iflags |= IF_N

    else:
        mnem = 'eo'
        opcode = INS_EO
        if n == 0b0:
            iflags |= IF_R
        else:
            iflags |= IF_N

    olist = (
        A64RegWithZROper(rd, va, size=size),
        A64RegWithZROper(rn, va, size=size),
        A64ShiftOper(rm, shift, imm6, size)
    )

    if opcode == INS_TST:
        # Removes S flag
        iflags &= ~IF_PSR_S

        olist = (
            A64RegWithZROper(rn, va, size=size),
            A64ShiftOper(rm, shift, imm6, size)
        )

    # MVN alias case
    if rn == 0b11111 and opcode == INS_OR and iflags & IF_N == IF_N:
        mnem = 'mv'

        olist = (
            A64RegWithZROper(rd, va, size=size),
            A64ShiftOper(rm, shift, imm6, size)
    )

    return opcode, mnem, olist, iflags, 0

def p_addsub_shft_reg(opval, va):
    '''
    Add/sub (shifted register)
    '''
    iflags = 0
    sf = opval >> 31 & 0x1
    op = opval >> 30 & 0x1
    s = opval >> 29 & 0x1
    op1 = opval >> 28 & 0x1
    op2 = opval >> 21 & 0xf
    shift = opval >> 22 & 0x3

    rm = opval >> 16 & 0x1f
    imm6 = opval >> 10 & 0x3f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    if op ==  0b0:
        mnem = 'add'
        opcode = INS_ADD
    else:
        mnem = 'sub'
        opcode = INS_SUB

        if rn == 0b11111:
            mnem = 'neg'
            opcode = INS_NEG

    if s == 0b1:
        iflags |= IF_PSR_S
        opcode += 1
        
    if shift == 0b00:
        shtype = S_LSL
    elif shift == 0b01:
        shtype = S_LSR
    elif shift == 0b10:
        shtype = S_ASR
    else:
        #FIXME
        shtype = 0

    # Checking for ZR register in rm
    if rm == 31:
        rm = (REG_WZR, REG_XZR)[sf]

    if rd == 0b11111 and s == 0b1:
        if op == 1:
            mnem = 'cmp'
            opcode = INS_CMP 
        else:
            mnem = 'cmn'
            opcode = INS_CMN

        iflags = 0

        # Checking for ZR register in rn
        if rn == 0b11111:
            rn = (REG_WZR, REG_XZR)[sf]

        if sf == 0b0:
            olist = (
            A64RegOper(rn, va, size=4),
            A64ShiftOper(rm, shtype, imm6, regsize=4),
        )
        else:
            olist = (
            A64RegOper(rn, va, size=8),
            A64ShiftOper(rm, shtype, imm6, regsize=8),
        )
        
    elif sf == 0b0:

        if op == 1 and rn == 0b11111:
            olist = (
                A64RegOper(rd, va, size=4),
                A64ShiftOper(rm, shtype, imm6, regsize=4),
            )

        else:
            olist = (
                A64RegOper(rd, va, size=4),
                A64RegOper(rn, va, size=4),
                A64ShiftOper(rm, shtype, imm6, regsize=4),
            )
    else:
        if op == 1 and rn == 0b11111:
            olist = (
                A64RegOper(rd, va, size=8),
                A64ShiftOper(rm, shtype, imm6, regsize=8),
            )

        else:
            olist = (
                A64RegOper(rd, va, size=8),
                A64RegOper(rn, va, size=8),
                A64ShiftOper(rm, shtype, imm6, regsize=8),
            )
    return opcode, mnem, olist, iflags, 0

def p_addsub_ext_reg(opval, va):
    '''
    Add/sub (extended register)
    '''
    iflags = 0
    sf = opval >> 31 & 0x1
    op = opval >> 30 & 0x1
    s = opval >> 29 & 0x1
    opt = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    extoper = opval >> 13 & 0x7
    imm3 = opval >> 10 & 0x7
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    size = 4<<sf
    
    opcount = 3
    if op ==  0b0:
        mnem = 'add'
        opcode = INS_ADD
    else:
        if rd == REG_SP and not rn == REG_SP:
            mnem = 'cmp'
            opcode = INS_CMP
            opcount = 2
        else:
            mnem = 'sub'
            opcode = INS_SUB

    if s == 0b1 and opcount == 3:    # not used with aliases
        iflags |= IF_PSR_S

    if extoper & 0b011 == 0b011:
        sizeRM = 8
    else:
        sizeRM = 4

    if (rn == 0b11111 or (rd == 0b11111 and opcode != INS_CMP)):
        if sizeRM == 4 and extoper == 0b010:
            extoper = EXT_LSL
        elif sizeRM == 8 and extoper == 0b011:
            extoper = EXT_LSL

    if opcount == 3:
        olist = (
            A64RegOper(rd, va, size=size),
            A64RegOper(rn, va, size=size),
            A64RegExtOper(rm, sizeRM, extoper, imm3, va=va),
        )
    elif opcount == 2:
        olist = (
            A64RegOper(rn, va, size=size),
            A64RegExtOper(rm, sizeRM, extoper, imm3, va=va),
        )

    return opcode, mnem, olist, iflags, 0

        
def p_addsub_carry(opval, va):
    '''
    Add/sub (with carry)
    '''
    iflags = 0
    sf = opval >> 31 & 0x1
    op = opval >> 30 & 0x1
    s = opval >> 29 & 0x1
    rm = opval >> 16 & 0x1f
    opcode2 = opval >> 10 & 0x3f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    # ZR Register source check
    if rd == 31:
        rd = (REG_WZR, REG_XZR)[sf]
    
    if rm == 31:
        rm = (REG_WZR, REG_XZR)[sf]

    if opcode2 == 0b000000:
        if op ==  0b0:
            mnem = 'adc'
            opcode = INS_ADC
        else:
            mnem = 'sbc'
            opcode = INS_SBC
        if s == 0b1:
            iflags |= IF_PSR_S

        # Check for NGC alias
        if rn == 31:
            mnem = 'ngc'

            if sf == 0b0:
                olist = (
                A64RegOper(rd, va, size=4),
                A64RegOper(rm, va, size=4),
            )
            else:
                olist = (
                A64RegOper(rd, va, size=8),
                A64RegOper(rm, va, size=8),
            )

        elif sf == 0b0:
            olist = (
                A64RegOper(rd, va, size=4),
                A64RegOper(rn, va, size=4),
                A64RegOper(rm, va, size=4),
            )
        else:
            olist = (
                A64RegOper(rd, va, size=8),
                A64RegOper(rn, va, size=8),
                A64RegOper(rm, va, size=8),
            )
    else:
        return p_undef(opval, va)

        
    return opcode, mnem, olist, iflags, 0

def p_cond_cmp_imm(opval, va):
    '''
    Conditional compare (immediate)
    '''
    iflags = 0
    sf = opval >> 31 & 0x1
    op = opval >> 30 & 0x1
    s = opval >> 29 & 0x1
    imm5 = opval >> 16 & 0x1f
    cond = opval >> 12 & 0xf
    o2 = opval >> 10 & 0x1
    rn = opval >> 5 & 0x1f
    o3 = opval >> 4 & 0x1
    nzcv = opval & 0xf
    
    mnem = 'ccm'
    opcode = INS_CCM
    if op == 0b0:
        iflags |= IF_N
    else:
        iflags |= IF_P

    if sf == 0b0:
        olist = (
            A64RegOper(rn, va, size=4),
            A64ImmOper(imm5, va=va),
            A64nzcvOper(nzcv),
            A64CondOper(cond),
        )
    else:
        olist = (
            A64RegOper(rn, va, size=8),
            A64ImmOper(imm5, va=va),
            A64nzcvOper(nzcv),
            A64CondOper(cond),
        )

    return opcode, mnem, olist, iflags, 0

def p_cond_cmp_reg(opval, va):
    '''
    Conditional compare (register)
    '''
    iflags = 0
    sf = opval >> 31 & 0x1
    op = opval >> 30 & 0x1
    s = opval >> 29 & 0x1
    rm = opval >> 16 & 0x1f
    cond = opval >> 12 & 0xf
    o2 = opval >> 10 & 0x1
    rn = opval >> 5 & 0x1f
    o3 = opval >> 4 & 0x1
    nzcv = opval & 0xf
    
    mnem = 'ccm'
    opcode = INS_CCM
    if op == 0b0:
        iflags |= IF_N
    else:
        iflags |= IF_P

    # Check for ZR register
    if rm == 31:
        rm = (REG_WZR, REG_XZR)[sf]

    if sf == 0b0:
        olist = (
            A64RegOper(rn, va, size=4),
            A64RegOper(rm, va, size=4),
            A64nzcvOper(nzcv),
            A64CondOper(cond),
        )
    else:
        olist = (
            A64RegOper(rn, va, size=8),
            A64RegOper(rm, va, size=8),
            A64nzcvOper(nzcv),
            A64CondOper(cond),
        )
    return opcode, mnem, olist, iflags, 0


def condinvert(cond):
    return inv_cond_table[cond]

def p_cond_sel(opval, va):
    '''
    Conditional select
    '''
    iflags = 0

    sf = (opval >> 31) & 1
    op = (opval >> 30) & 1
    op2 = (opval >> 10) & 0b11
    rd = opval & 0x1f
    rn = (opval >> 5) & 0x1f
    rm = (opval >> 16) & 0x1f
    cond = (opval >> 12) & 0xf

    size = 4 << sf  #(4 if sf==0, 8 if sf==1)
    opcount = 4

    # sort out which variant of CS instruction we are, and the correct set of operands
    if op == 0b0:
        if op2 == 0b00:
            opcode = INS_CSEL
            mnem = 'csel'
        elif op2 == 0b01:
            if rm == rn == 0x1f:    # alias for CSINC
                opcode = INS_CSET
                mnem = 'cset'
                cond = condinvert(cond)
                opcount = 2
            elif rm == rn:
                opcode = INS_CINC
                mnem = 'cinc'
                cond = condinvert(cond)
                opcount = 3
            else:
                opcode = INS_CSINC
                mnem = 'csinc'
        else:
            return p_undef(opval, va)

    else:
        if op2 == 0b00:
            if rm == rn == 0x1f:    # alias
                opcode = INS_CSETM
                mnem = 'csetm'
                cond = condinvert(cond)
                opcount = 2
            else:
                if rm == rn:
                    cond = condinvert(cond)
                    opcode = INS_CINV
                    mnem = 'cinv'
                    opcount = 3
                else:
                    opcode = INS_CSINV
                    mnem = 'csinv'

        elif op2 == 0b01:
            if rm == rn:    # alias
                cond = condinvert(cond)
                opcode = INS_CNEG
                mnem = 'cneg'
                opcount = 3
            else:
                opcode = INS_CSNEG
                mnem = 'csneg'
        else:
            return p_undef(opval, va)

    # build the operand list
    if opcount == 2:
        olist = (
            A64RegOper(rd, va, size=size),
            A64CondOper(cond),
        )

    elif opcount == 3:
        olist = (
            A64RegOper(rd, va, size=size),
            A64RegWithZROper(rn, va, size=size),
            A64CondOper(cond),
        )

    else:
        olist = (
            A64RegOper(rd, va, size=size),
            A64RegWithZROper(rn, va, size=size),
            A64RegWithZROper(rm, va, size=size),
            A64CondOper(cond),
        )

    return opcode, mnem, olist, iflags, 0
        
        
    

def p_data_proc_3(opval, va):
    '''
    Data processing (3 source)
    '''
    sf = opval >> 31 & 0x1
    op54 = opval >> 29 & 0x3
    op31 = opval >> 21 & 0x7
    rm = opval >> 16 & 0x1f
    o0 = opval >> 15 & 0x1
    ra = opval >> 10 & 0x1f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    size = (4, 8)[sf]

    if op31 == 0b000:

        olist = (
            A64RegOper(rd, va, size = size),
            A64RegOper(rn, va, size = size),
            A64RegOper(rm, va, size = size),
            A64RegOper(ra, va, size = size),
        )

        if o0 == 0b0:
            opcode = INS_MADD
            mnem = 'madd'

            if ra == 0b11111:
                mnem = 'mul'
                opcode = INS_MUL

                olist = olist[:-1]  # Removes RA reg oper from olist

        else:
            opcode = INS_MSUB
            mnem = 'msub'

            # mneg alias check
            if ra == 0b11111:
                opcode = INS_MNEG
                mnem = 'mneg'

                olist = olist[:-1]  # Removes RA reg oper from olist

    else:
        if op31 & 0b011 == 0b001:
            olist = (
                A64RegOper(rd, va, size=8),
                A64RegOper(rn, va, size=4),
                A64RegOper(rm, va, size=4),
                A64RegOper(ra, va, size=8),
            )
            if op31 == 0b001:
                if o0 == 0b0:
                    mnem = 'smaddl'
                    opcode = INS_SMADDL

                    if ra == 0b11111:
                        mnem = 'smull'
                        opcode = INS_SMULL
                        olist = olist[:-1]  # Removes RA reg oper from olist

                else:
                    mnem = 'smsubl'
                    opcode = INS_SMSUBL

                    if ra == 0b11111:
                        mnem = 'smnegl'
                        opcode = INS_SMNEGL
                        olist = olist[:-1]  # Removes RA reg oper from olist

            elif op31 == 0b101:
                if o0 == 0b0:
                    mnem = 'umaddl'
                    opcode = INS_UMADDL

                    if ra == 0b11111:
                        mnem = 'umull'
                        opcode = INS_UMULL
                        olist = olist[:-1]  # Removes RA reg oper from olist

                else:
                    mnem = 'umsubl'
                    opcode = INS_UMSUBL
        elif op31 & 0b011 == 0b010:
            olist = (
                A64RegOper(rd, va, size=8),
                A64RegOper(rn, va, size=8),
                A64RegOper(rm, va, size=8),
            )
            if op31 == 0b010:
                mnem = 'smulh'
                opcode = INS_SMULH
            else:
                mnem = 'umulh'
                opcode = INS_UMULH
        else:
            return p_undef(opval, va)
    return opcode, mnem, olist, 0, 0
            
def p_data_proc_2(opval, va):
    '''
    Data processing (2 source)
    '''
    iflags = 0
    sf = opval >> 31 & 0x1
    s = opval >> 29 & 0x1
    rm = opval >> 16 & 0x1f
    opc = opval >> 10 & 0x3f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    if opc >> 4 & 0b1 == 0b0:
        if opc >> 3 & 0b1 == 0b0:
            if opc & 0b1 == 0b0:
                opcode = INS_UDIV
                mnem = 'udiv'
            else:
                opcode = INS_SDIV
                mnem = 'sdiv'
        else:
            if opc >> 1 & 0b1 == 0b0:
                if opc & 0b1 == 0b0:
                    opcode = INS_LSLV
                    mnem = 'lsl'
                else:
                    opcode = INS_LSRV
                    mnem = 'lsr'
            else:
                if opc & 0b1 == 0b0:
                    opcode = INS_ASRV
                    mnem = 'asr'
                else:
                    opcode = INS_RORV
                    mnem = 'rorv'
    if opc >> 2 & 0x1 == 0b1:
        iflags |= IF_C

    if sf == 0b0:
        #FIXME register shift encoded in rm
        olist = (
            A64RegOper(rd, va, size=4),
            A64RegOper(rn, va, size=4),
            A64RegOper(rm, va, size=4),
        )
        if opc >> 4 & 0b1 != 0b0:
            opcode = INS_CRC32
            mnem = 'crc32'
            if opc & 0x3 == 0b00:
                iflags |= IF_B
            elif opc & 0x3 == 0b01:
                iflags |= IF_H
            elif opc & 0x3 == 0b10:
                iflags |= IF_W
    else:
        if opc >> 4 & 0b1 == 0b0:
            olist = (
                A64RegOper(rd, va, size=8),
                A64RegOper(rn, va, size=8),
                A64RegOper(rm, va, size=8),
            )
        else:
            olist = (
                A64RegOper(rd, va, size=4),
                A64RegOper(rn, va, size=4),
                A64RegOper(rm, va, size=8),
            )
            opcode = INS_CRC32
            mnem = 'crc32'
            iflags |= IF_X

    return opcode, mnem, olist, iflags, 0

def p_data_proc_1(opval, va):
    '''
    Data processing (1 source)
    '''
    iflags = 0
    sf = opval >> 31 & 0x1
    s = opval >> 29 & 0x1
    opcode2 = opval >> 16 & 0x1f
    opc = opval >> 10 & 0x3f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    if sf == 0b0:
        if opc & 0b111000 == 0b000000:
            opcode, mnem, iflags = data_proc_1_table_a[opc]
            if opcode != IENC_UNDEF:
                olist = (
                    A64RegOper(rd, va, size=4),
                    A64RegOper(rn, va, size=4),
                )
            else:
                olist = (
                    A64ImmOper(opval),
                )
        else:
            return p_undef(opval, va)
    else:
        if opc & 0b111000 == 0b000000:
            opcode, mnem, iflags = data_proc_1_table_b[opc]
            if opcode != IENC_UNDEF:
                olist = (
                    A64RegOper(rd, va, size=8),
                    A64RegOper(rn, va, size=8),
                )
            else:
                olist = (
                    A64ImmOper(opval),
                )
        else:
            return p_undef(opval, va)
    return opcode, mnem, olist, iflags, 0


data_proc_1_table_a = (
    (INS_RBIT, 'rbit', 0),
    (INS_REV, 'rev', IF_16),
    (INS_REV, 'rev', 0),
    (IENC_UNDEF, 'undefined instruction', 0),
    (INS_CL, 'cl', IF_Z),
    (INS_CL, 'cl', IF_S),
    (IENC_UNDEF, 'undefined instruction', 0),
    (IENC_UNDEF, 'undefined instruction', 0),   
)

data_proc_1_table_b = (
    (INS_RBIT, 'rbit', 0),
    (INS_REV, 'rev', IF_16),
    (INS_REV, 'rev', IF_32),
    (INS_REV, 'rev', 0),
    (INS_CL, 'cl', IF_Z),
    (INS_CL, 'cl', IF_S),
    (IENC_UNDEF, 'undefined instruction', 0),
    (IENC_UNDEF, 'undefined instruction', 0),   
)

datasimdtable = (   # FIXME: Fascinating.... 
    (0x5f200000, 0x1e000000, IENC_FP_FP_CONV), #p_fp_fp_conv
    (0x5f200c00, 0x1e200400, IENC_FP_COND_COMPARE), #p_fp_cond_compare
    (0x5f200c00, 0x1e200800, IENC_FP_DP2), #p_fp_dp2
    (0x5f200c00, 0x1e200c00, IENC_FP_COND_SELECT), #p_fp_cond_select
    (0x5f201c00, 0x1e201000, IENC_FP_IMMEDIATE), #p_fp_immediate
    (0x5f203c00, 0x1e202000, IENC_FP_COMPARE), #p_fp_compare
    (0x5f207c00, 0x1e204000, IENC_FP_DP1), #p_fp_dp1
    (0x5f20fc00, 0x1e200000, IENC_FP_INT_CONV), #p_fp_int_conv
    (0x5f000000, 0x1f000000, IENC_FP_DP3), #p_fp_dp3
    (0x9f200400, 0x0e200400, IENC_SIMD_THREE_SAME), #p_simd_three_same
    (0x9f200c00, 0x0e200000, IENC_SIMD_THREE_DIFF), #p_simd_three_diff
    (0x9f3e0c00, 0x0e200800, IENC_SIMD_TWOREG_MISC), #p_simd_tworeg_misc
    (0x9f3e0c00, 0x0e300800, IENC_SIMD_ACROSS_LANES), #p_simd_across_lanes
    (0x9fe08400, 0x0e000400, IENC_SIMD_COPY), #p_simd_copy
    (0x9f000400, 0x0f000000, IENC_SIMD_VECTOR_IE), #p_simd_vector_ie
    (0x9f800400, 0x0f000400, IENC_SIMD_MOD_SHIFT_IMM), #p_simd_mod_shift_imm
    (0xbf208c00, 0x0e000000, IENC_SIMD_TBL_TBX), #p_simd_tbl_tbx
    (0xbf208c00, 0x0e000800, IENC_SIMD_ZIP_UZP_TRN), #p_simd_zip_uzp_trn
    (0xbf208400, 0x2e000000, IENC_SIMD_EXT), #p_simd_ext
    (0xdf200400, 0x5e200400, IENC_SIMD_SCALAR_THREE_SAME), #p_simd_scalar_three_same
    (0xdf200c00, 0x5e200000, IENC_SIMD_SCALAR_THREE_DIFF), #p_simd_scalar_three_diff
    (0xdf3e0c00, 0x5e200800, IENC_SIMD_SCALAR_TWOREG_MISC), #p_simd_scalar_tworeg_misc
    (0xdf3e0c00, 0x5e300800, IENC_SIMD_SCALAR_PAIRWISE), #p_simd_scalar_pairwise
    (0xdfe08400, 0x5e300800, IENC_SIMD_SCALAR_COPY), #p_simd_scalar_copy
    (0xdf000400, 0x5f000000, IENC_SIMD_SCALAR_IE), #p_simd_scalar_ie
    (0xdf800400, 0x5f000400, IENC_SIMD_SCALAR_SHIFT_IMM), #p_simd_scalar_shift_imm
    (0xff3e0c00, 0x4e280800, IENC_CRPYTO_AES), #p_crypto_aes
    (0xff208c00, 0x5e000000, IENC_CRYPTO_THREE_SHA), #p_crypto_three_sha
    (0xff3e0c00, 0x5e280800, IENC_CRYPTO_TWO_SHA), #p_crypto_two_sha
)
def p_data_simd(opval, va):
    enc = None
    for mask,val,penc in datasimdtable:
        if (opval & mask) == val:
            enc = penc
            break

    if enc is None:
        raise envi.InvalidInstruction(mesg="No encoding found! (SIMD)",
                bytez=struct.pack("<I", opval), va=va)

            
    opcode, mnem, olist, flags, simdflags = ienc_parsers[enc](opval, va)
    return opcode, mnem, olist, flags, simdflags

def p_fp_fp_conv(opval, va):
    '''
    Floating-point<->fixed-point conversions
    '''
    sf = opval >> 31
    s = opval >> 29 & 0x1
    typ = opval >> 22 & 0x3
    mode = opval >> 19 & 0x3
    opcode = opval >> 16 & 0x7
    scale = opval >> 10 & 0x3f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    relevant = s + mode + opcode
    #First get the mnem and opcode
    if relevant == 0b00000010:
        mnem = 'scvtf'
        opcode = INS_SCVTF
    elif relevant == 0b00000011:
        mnem = 'ucvtf'
        opcode = INS_UCVTF
    elif relevant == 0b00011000:
        mnem = 'fcvtzs'
        opcode = INS_FCVTZS
    elif relevant == 0b00011001:
        mnem = 'fcvtzu'
        opcode = INS_FCVTZU
    else:
        return p_undef(opval, va)

    if sf == 0 and typ == 0b00:
        olist = (
            A64RegOper(rd, va, size=4),
            A64RegOper(rn, va, size=4),
            A64ImmOper(64-scale),
        )
    elif sf == 0 and typ == 0b01:
        olist = (
            A64RegOper(rd, va, size=8),
            A64RegOper(rn, va, size=4),
            A64ImmOper(64-scale),
        )
    elif sf == 1 and typ == 0b00:
        olist = (
            A64RegOper(rd, va, size=4),
            A64RegOper(rn, va, size=8),
            A64ImmOper(64-scale),
        )
    elif sf == 1 and typ == 0b01:
        olist = (
            A64RegOper(rd, va, size=8),
            A64RegOper(rn, va, size=8),
            A64ImmOper(64-scale),
        )
    else:
        return p_undef(opval, va)
    return opcode, mnem, olist, 0, 0

def p_fp_cond_compare(opval, va):
    '''
    Floating-point conditional compare
    '''
    iflags = 0
    m = opval >> 31 & 0x1
    s = opval >> 29 & 0x1
    typ = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    cond = opval >> 12 & 0xf
    rn = opval >> 5 & 0x1f
    op = opval >> 4 & 0x1
    nzcv = opval & 0xf
    mnem = 'fccmp'
    opcode = INS_FCCMP
    if m == 0 and s == 0 and op == 0:
        iflags |= 0
    elif m == 0 and s == 0 and op == 1:
        iflags |= IF_E
    else:
        return p_undef(opval, va)
    if typ == 0b00:
        olist = (
            A64RegOper(rn, va, size=32),
            A64RegOper(rm, va, size=32),
            A64nzcvOper(nzcv),
            A64CondOper(cond),
        )
    elif typ == 0b01:
        olist = (
            A64RegOper(rn, va, size=64),
            A64RegOper(rm, va, size=64),
            A64nzcvOper(nzcv),
            A64CondOper(cond),
        )
    else:
        return p_undef(opval, va)

    return opcode, mnem, olist, iflags, 0

fp_dp2_table = (
    (INS_FMUL, 'fmul'),
    (INS_FDIV, 'fdiv'),
    (INS_FADD, 'fadd'),
    (INS_FSUB, 'fsub'),
    (INS_FMAX, 'fmax'),
    (INS_FMIN, 'fmin'),
    (INS_FMAXNM, 'fmaxnm'),
    (INS_FMINNM, 'fminnm'),
    (INS_FNMUL, 'fnmul'),
    (0, 0),
)
def p_fp_dp2(opval, va):
    '''
    Floating-point data processing (2 source)
    '''
    m = opval >> 31
    s = opval >> 29 & 0x1
    typ = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    opc = opval >> 12 & 0xf
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    if m + s == 0:
        opcode, mnem = fp_dp2_table[opc]
        if typ == 0b00:
            olist = (
                A64RegOper(rd, va, size=4),
                A64RegOper(rn, va, size=4),
                A64RegOper(rm, va, size=4),
            )
        elif typ == 0b01:
            olist = (
                A64RegOper(rd, va, size=8),
                A64RegOper(rn, va, size=8),
                A64RegOper(rm, va, size=8),
            )
        else:
            return p_undef(opval, va)
    else:
        return p_undef(opval, va)
    return opcode, mnem, olist, 0, 0

def p_fp_cond_select(opval, va):
    '''
    Floating-point conditional select
    '''
    m = opval >> 31
    s = opval >> 29 & 0x1
    typ = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    cond = opval >> 12 & 0xf
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    mnem = 'fcsel'
    opcode = INS_FCSEL
    if m == 0 and s == 0:
        if typ == 0b00:
            olist = (
                A64RegOper(rd, va, size=4),
                A64RegOper(rn, va, size=4),
                A64RegOper(rm, va, size=4),
                #cond
            )
        elif typ == 0b01:
            olist = (
                A64RegOper(rd, va, size=8),
                A64RegOper(rn, va, size=8),
                A64RegOper(rm, va, size=8),
                #cond
            )
        else:
            return p_undef(opval, va)
    else:
        return p_undef(opval, va)
    return opcode, mnem, olist, 0, 0

def p_fp_immediate(opval, va):
    '''
    Floating-point immediate
    '''
    m = opval >> 31
    s = opval >> 29 & 0x1
    typ = opval >> 22 & 0x3
    o1 = opval >> 21 & 0x1
    rm = opval >> 16 & 0x1f
    o0 = opval >> 15 & 0x1
    ra = opval >> 10 & 0x1f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    if o0 == 0:
        if o1 == 0:
            mnem = 'fmadd'
            opcode = INS_FMADD
        else:
            mnem = 'fnmadd'
            opcode = INS_FNMADD
    else:
        if o1 == 0:
            mnem = 'fmsub'
            opcode = INS_FMSUB
        else:
            mnem = 'fnmsub'
            opcode = INS_FNMSUB
    if m == 0 and s == 0:
        if typ == 0b00:
            olist = (
                A64RegOper(rd, va, size=4),
                A64RegOper(rn, va, size=4),
                A64RegOper(rm, va, size=4),
                A64RegOper(ra, va, size=4),
            )
        elif typ == 0b01:
            olist = (
                A64RegOper(rd, va, size=8),
                A64RegOper(rn, va, size=8),
                A64RegOper(rm, va, size=8),
                A64RegOper(ra, va, size=8),
            )
        else:
            return p_undef(opval, va)
    else:
        return p_undef(opval, va)
    
    return opcode, mnem, olist, 0, 0

def p_fp_compare(opval, va):
    '''
    Floating-point compare
    '''
    m = opval >> 31
    s = opval >> 29 & 0x1
    typ = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    op = opval >> 14 & 0x3
    rn = opval >> 5 & 0x1f
    opcode2 = opval & 0x1f
    mnem = 'fcmp'
    opcode = INS_FCMP
    if m == 0 and s == 0 and op == 0b00:
        if typ == 0b00:
            if opcode2 == 0b00000 or opcode2 == 0b10000:
                olist = (
                    A64RegOper(rn, va, size=4),
                    A64RegOper(rm, va, size=4),
                )
            elif opcode2 == 0b01000 or opcode2 == 0b11000:
                olist = (
                    A64RegOper(rn, va, size=4),
                    A64ImmOper(0, va=va),
                )
            else:
                return p_undef(opval, va)
        elif typ == 0b01:
            if opcode2 == 0b00000 or opcode2 == 0b10000:
                olist = (
                    A64RegOper(rn, va, size=8),
                    A64RegOper(rm, va, size=8),
                )
            elif opcode2 == 0b01000 or opcode2 == 0b11000:
                olist = (
                    A64RegOper(rn, va, size=8),
                    A64ImmOper(0, va=va),
                )
            else:
                return p_undef(opval, va)
        else:
            return p_undef(opval, va)
    else:
        return p_undef(opval, va)
    if opcode2 >> 4 == 1:
        iflags |= IF_E
    return opcode, mnem, olist, iflags, 0

fp_dp1_table = (
    ('fmov', INS_FMOV, 0),
    ('fabs', INS_FABS, 0),
    ('fneg', INS_FNEG, 0),
    ('fsqrt', INS_FSQRT, 0),
    (0, 0, 0), #Missing instr
    ('fcvt', INS_FCVT, 0),
    (0, 0, 0), #Missing instr
    ('fcvt', INS_FCVT, 0),
    ('frint', INS_FRINT, IF_N),
    ('frint', INS_FRINT, IF_P),
    ('frint', INS_FRINT, IF_M),
    ('frint', INS_FRINT, IF_Z),
    ('frint', INS_FRINT, IF_A),
    ('frint', INS_FRINT, IF_X),
    (0, 0, 0), #Missing instr
    ('frint', INS_FRINT, IF_I),
    (0, 0, 0), #Catch-all
)
def p_fp_dp1(opval, va):
    '''
    Floating-point data processing (1 source)
    '''
    m = opval >> 31
    s = opval >> 29 & 0x1
    typ = opval >> 22 & 0x3
    opc = opval >> 15 & 0x3f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    mnem, opcode, iflags = fp_dp1_table[opc]
    if mnem == 0:
        return p_undef(opval, va)
    elif m == 0 and s == 0:
        if typ == 0b00:
            if opc == 0b000101:
                olist = (
                    A64RegOper(rd, va, size=8),
                    A64RegOper(rn, va, size=4),
                )
            elif opc == 0b000111:
                olist = (
                    #16 Register (rd)
                    A64RegOper(rn, va, size=4),
                )
            else:
                olist = (
                    A64RegOper(rd, va, size=4),
                    A64RegOper(rn, va, size=4),
                )
        elif typ == 0b01:
            if opc == 0b000100:
                olist = (
                    A64RegOper(rd, va, size=4),
                    A64RegOper(rn, va, size=8),
                )
            elif opc == 0b000111:
                olist = (
                    #16 Register (rd)
                    A64RegOper(rn, va, size=8),
                )
            else:
                olist = (
                    A64RegOper(rd, va, size=8),
                    A64RegOper(rn, va, size=8),
                )
        elif typ == 0b11:
            if opc == 0b000100:
                olist = (
                    A64RegOper(rd, va, size=4),
                    A64RegOper(rn, va, size=2),
                )
            elif opc == 0b000111:
                olist = (
                    A64RegOper(rd, va, size=8),
                    A64RegOper(rn, va, size=2),
                )
            else:
                return p_undef(opval, va)
        else:
            return p_undef(opval, va)
    else:
        return p_undef(opval, va)

    return opcode, mnem, olist, iflags, 0

def p_fp_int_conv(opval, va):
    '''
    Floating-point<->integer conversions
    '''
    iflags = 0
    sf = opval >> 31
    s = opval >> 29 & 0x1
    typ = opval >> 22 & 0x3
    rmode = opval >> 19 & 0x3
    opc = opval >> 16 & 0x7
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    if opc >> 1 & 0x1 == 0:
        mnem = 'fcvt'
        opcode = INS_FCVT
        if rmode == 0b00:
            if opc >> 2 & 0x1 == 0:
                iflags |= IF_N
            else:
                iflags |= IF_A
        elif rmode == 0b01:
            iflags |= IF_P
        elif rmode == 0b10:
            iflags |= IF_M
        else:
            iflags |= IF_Z
        if opc >> 0 & 0x1 == 0:
            iflags |= IF_S
        else:
            iflags |= IF_U
        
        if sf == 0 and typ == 0b00:
            olist = (
                A64RegOper(rd, va, size=4),
                A64RegOper(rn, va, size=4),
            )
        elif sf == 0 and typ == 0b01:
            olist = (
                A64RegOper(rd, va, size=4),
                A64RegOper(rn, va, size=8),
            )
        elif sf == 1 and typ == 0b00:
            olist = (
                A64RegOper(rd, va, size=8),
                A64RegOper(rn, va, size=4),
            )
        elif sf == 1 and typ == 0b01:
            olist = (
                A64RegOper(rd, va, size=8),
                A64RegOper(rn, va, size=8),
            )
        else:
            return p_undef(opval, va)
    else:
        if opc >> 2 & 0x1 == 0:
            if opc >> 0 & 0x1 == 0:
                mnem = 'scvtf'
                opcode = INS_SCVTF
                iflags = 0
            else:
                mnem = 'ucvtf'
                opcode = INS_UCVTF
                iflags = 0
            if sf == 0 and typ == 0b00:
                olist = (
                    A64RegOper(rd, va, size=4),
                    A64RegOper(rn, va, size=4),
                )
            elif sf == 0 and typ == 0b01:
                olist = (
                    A64RegOper(rd, va, size=8),
                    A64RegOper(rn, va, size=4),
                )
            elif sf == 1 and typ == 0b00:
                olist = (
                    A64RegOper(rd, va, size=4),
                    A64RegOper(rn, va, size=8),
                )
            elif sf == 1 and typ == 0b01:
                olist = (
                    A64RegOper(rd, va, size=8),
                    A64RegOper(rn, va, size=8),
                )
        else:
            mnem = 'fmov'
            opcode = INS_FMOV
            iflags = 0
            if sf == 0 and typ == 0b00 and rmode == 0b00 and opc & 0x1 == 1:
                olist = (
                    A64RegOper(rd, va, size=4),
                    A64RegOper(rd, va, size=4),
                )
            elif sf == 0 and typ == 0b00 and rmode == 0b00 and opc & 0x1 == 0:
                olist = (
                    A64RegOper(rd, va, size=4),
                    A64RegOper(rd, va, size=4),
                )
            elif sf == 1 and typ == 0b01 and rmode == 0b00 and opc & 0x1 == 1:
                olist = (
                    A64RegOper(rd, va, size=8),
                    A64RegOper(rn, va, size=8),
                )
            elif sf == 1 and typ == 0b10 and rmode == 0b01 and opc & 0x1 == 1:
                olist = (
                    #top half of 128-bit reg (rd)
                    A64RegOper(rn, va, size=8),
                )
            elif sf == 1 and typ == 0b01 and rmode == 0b00 and opc & 0x1 == 0:
                olist = (
                    A64RegOper(rd, va, size=8),
                    A64RegOper(rn, va, size=8),
                )
            elif sf == 1 and typ == 0b10 and rmode == 0b01 and opc & 0x1 == 1:
                olist = (
                    A64RegOper(rd, va, size=8),
                    #top half of 128-bit reg (rn)
                )
            else:
                return p_undef(opval, va)
    return opcode, mnem, olist, iflags, 0

def p_fp_dp3(opval, va):
    '''
    Floating-point data processing (3 source)
    '''
    iflags = 0
    m = opval >> 31
    s = opval >> 29 & 0x1
    typ = opval >> 22 & 0x3
    o1 = opval >> 21 & 0x1
    rm = opval >> 16 & 0x1f
    o0 = opval >> 15 & 0x1
    ra = opval >> 10 & 0x1f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    if m == 0 and s == 0:
        if o1 == 0 and o0 == 0:
            mnem = 'fmadd'
            opcode = INS_FMADD
        elif o1 == 0 and o0 == 1:
            mnem = 'fmsub'
            opcode = INS_FMSUB
        elif o1 == 1 and o0 == 0:
            mnem = 'fnmadd'
            opcode = INS_FNMADD
        else:
            mnem = 'fnmsub'
            opcode = INS_FNMSUB
        if typ == 0b00:
            olist = (
                A64RegOper(rd, va, size=4),
                A64RegOper(rn, va, size=4),
                A64RegOper(rm, va, size=4),
                A64RegOper(ra, va, size=4),
            )
        elif typ == 0b01:
            olist = (
                A64RegOper(rd, va, size=4),
                A64RegOper(rn, va, size=4),
                A64RegOper(rm, va, size=4),
                A64RegOper(ra, va, size=4),
            )
        else:
            return p_undef(opval, va)
    else:
        return p_undef(opval, va)

    return opcode, mnem, olist, 0, 0

def p_simd_three_same(opval, va):
    q = opval >> 30 & 0x1
    u = opval >> 29 & 0x1
    size = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    opc = opval >> 11 & 0x1f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    if u == 0:
        if opc == 0b00000:
            mnem = 'shadd'
            opcode = INS_SHADD
            olist = (
                #FIXME
            )
        elif opc == 0b00001:
            mnem = 'sqadd'
            opcode = INS_SQADD
            olist = (
                #FIXME
            )
        elif opc == 0b00010:
            mnem = 'srhadd'
            opcode = INS_SRHADD
            olist = (
                #FIXME
            )
        elif opc == 0b00100:
            mnem = 'shsub'
            opcode = INS_SHSUB
            olist = (
                #FIXME
            )
        elif opc == 0b00101:
            mnem = 'sqsub'
            opcode = INS_SQSUB
            olist = (
                #FIXME
            )
        elif opc == 0b00110:
            mnem = 'cmgt'
            opcode = INS_CMGT
            olist = (
                #FIXME
            )
        elif opc == 0b00111:
            mnem = 'cmge'
            opcode = INS_CMGE
            olist = (
                #FIXME
            )
        elif opc == 0b01000:
            mnem = 'sshl'
            opcode = INS_SSHL
            olist = (
                #FIXME
            )
        elif opc == 0b01001:
            mnem = 'sqshl'
            opcode = INS_SQSHL
            olist = (
                #FIXME
            )
        elif opc == 0b1010:
            mnem = 'srshl'
            opcode = INS_SRSHL
            olist = (
                #FIXME
            )
        elif opc == 0b01011:
            mnem = 'sqrshl'
            opcode = INS_SQRSHL
            olist = (
                #FIXME
            )
        elif opc == 0b01100:
            mnem = 'smax'
            opcode = INS_SMAX
            olist = (
                #FIXME
            )
        elif opc == 0b01101:
            mnem = 'smin'
            opcode = INS_SMIN
            olist = (
                #FIXME
            )
        elif opc == 0b01110:
            mnem = 'sabd'
            opcode = INS_SABD
            olist = (
                #FIXME
            )
        elif opc == 0b01111:
            mnem = 'saba'
            opcode = INS_SABA
            olist = (
                #FIXME
            )
        elif opc == 0b10000:
            mnem = 'add'
            opcode = INS_ADD
            olist = (
                #FIXME
            )
        elif opc == 0b10001:
            mnem = 'cmtst'
            opcode = INS_CMTST
            olist = (
                #FIXME
            )
        elif opc == 0b10010:
            mnem = 'mla'
            opcode = INS_MLA
            olist = (
                #FIXME
            )
        elif opc == 0b10011:
            mnem = 'mul'
            opcode = INS_MUL
            olist = (
                #FIXME
            )
        elif opc == 0b10100:
            mnem = 'smaxp'
            opcode = INS_SMAXP
            olist = (
                #FIXME
            )
        elif opc == 0b10101:
            mnem = 'sminp'
            opcode = INS_SMINP
            olist = (
                #FIXME
            )
        elif opc == 0b10110:
            mnem = 'sqdmulh'
            opcode = INS_SQDMULH
            olist = (
                #FIXME
            )
        elif opc == 0b10111:
            mnem = 'addp'
            opcode = INS_ADDP
            olist = (
                #FIXME
            )
        if size == 0b00 or size == 0b01:
            if opc == 0b11000:
                mnem = 'fmaxnm'
                opcode = INS_FMAXNM
                olist = (
                    #FIXME
                )
            elif opc == 0b11001:
                mnem = 'fmla'
                opcode = INS_FMLA
                olist = (
                    #FIXME
                )
            elif opc == 0b11010:
                mnem = 'fadd'
                opcode = INS_FADD
                olist = (
                    #FIXME
                )
            elif opc == 0b11011:
                mnem = 'fmulx'
                opcode = INS_FMULX
                olist = (
                    #FIXME
                )
            elif opc == 0b11100:
                mnem = 'fcmeq'
                opcode = INS_FCMEQ
                olist = (
                    #FIXME
                )
            elif opc == 0b11110:
                mnem = 'fmax'
                opcode = INS_FMAX
                olist = (
                    #FIXME
                )
            elif opc == 0b11111:
                mnem = 'frecps'
                opcode = INS_FRECPS
                olist = (
                    #FIXME
                )
            if size == 0b00 and opc == 0b00011:
                mnem = 'and'
                opcode = INS_AND
                olist = (
                    #FIXME
                )
            elif size == 0b01 and opc == 0b00011:
                mnem = 'bic'
                opcode = INS_BIC
                olist = (
                    #FIXME
                )
        elif size == 0b10 or size == 0b11:
            if opc == 0b11000:
                mnem = 'fminnm'
                opcode = INS_FMINNM
                olist = (
                    #FIXME
                )
            elif opc == 0b11001:
                mnem = 'fmls'
                opcode = INS_FMLS
                olist = (
                    #FIXME
                )
            elif opc == 0b11010:
                mnem = 'fsub'
                opcode = INS_FSUB
                olist = (
                    #FIXME
                )
            elif opc == 0b11110:
                mnem = 'fmin'
                opcode = INS_FMIN
                olist = (
                    #FIXME
                )
            elif opc == 0b11111:
                mnem = 'frsqrts'
                opcode = INS_FRSQRTS
                olist = (
                    #FIXME
                )
            if size == 0b10 and opc == 0b00011:
                mnem = 'orr'
                opcode = INS_ORR
                olist = (
                    #FIXME
                )
            elif size == 0b11 and opc == 0b00011:
                mnem = 'orn'
                opcode = INS_ORN
                olist = (
                    #FIXME
                )
    else:
        if opc == 0b00000:
            mnem = 'uhadd'
            opcode = INS_UHADD
            olist = (
                #FIXME
            )
        elif opc == 0b00001:
            mnem = 'uqadd'
            opcode = INS_UQADD
            olist = (
                #FIXME
            )
        elif opc == 0b00010:
            mnem = 'urhadd'
            opcode = INS_URHADD
            olist = (
                #FIXME
            )
        elif opc == 0b00100:
            mnem = 'uhsub'
            opcode = INS_UHSUB
            olist = (
                #FIXME
            )
        elif opc == 0b00101:
            mnem = 'uqsub'
            opcode = INS_UQSUB
            olist = (
                #FIXME
            )
        elif opc == 0b00110:
            mnem = 'cmhi'
            opcode = INS_CMHI
            olist = (
                #FIXME
            )
        elif opc == 0b00111:
            mnem = 'cmhs'
            opcode = INS_CMHS
            olist = (
                #FIXME
            )
        elif opc == 0b01000:
            mnem = 'uhsl'
            opcode = INS_UHSL
            olist = (
                #FIXME
            )
        elif opc == 0b01001:
            mnem = 'uqshl'
            opcode = INS_UQSHL
            olist = (
                #FIXME
            )
        elif opc == 0b01010:
            mnem = 'urshl'
            opcode = INS_URSHL
            olist = (
                #FIXME
            )
        elif opc == 0b01011:
            mnem = 'uqrshl'
            opcode = INS_UQRSHL
            olist = (
                #FIXME
            )
        elif opc == 0b01100:
            mnem = 'umax'
            opcode = INS_UMAX
            olist = (
                #FIXME
            )
        elif opc == 0b01101:
            mnem = 'umin'
            opcode = INS_UMIN
            olist = (
                #FIXME
            )
        elif opc == 0b01110:
            mnem = 'uabd'
            opcode = INS_UABD
            olist = (
                #FIXME
            )
        elif opc == 0b01111:
            mnem = 'uaba'
            opcode = INS_UABA
            olist = (
                #FIXME
            )
        elif opc == 0b10000:
            mnem = 'sub'
            opcode = INS_SUB
            olist = (
                #FIXME
            )
        elif opc == 0b10001:
            mnem = 'cmeq'
            opcode = INS_CMEQ
            olist = (
                #FIXME
            )
        elif opc == 0b10010:
            mnem = 'mls'
            opcode = INS_MLS
            olist = (
                #FIXME
            )
        elif opc == 0b10011:
            mnem = 'pmul'
            opcode = INS_PMUL
            olist = (
                #FIXME
            )
        elif opc == 0b10100:
            mnem = 'umaxp'
            opcode = INS_UMAXP
            olist = (
                #FIXME
            )
        elif opc == 0b10101:
            mnem = 'uminp'
            opcode = INS_UMINP
            olist = (
                #FIXME
            )
        elif opc == 0b10110:
            mnem = 'sqrdmulh'
            opcode = INS_URHADD
            olist = (
                #FIXME
            )
        if size == 0b00 or size == 0b01:
            if opc == 0b11000:
                mnem = 'fmaxnmp'
                opcode = INS_FMAXNMP
                olist = (
                    #FIXME
                )
            if opc == 0b11010:
                mnem = 'faddp'
                opcode = INS_FADDP
                olist = (
                    #FIXME
                )
            if opc == 0b11011:
                mnem = 'fmul'
                opcode = INS_FMUL
                olist = (
                    #FIXME
                )
            if opc == 0b11100:
                mnem = 'fcmge'
                opcode = INS_fcmge
                olist = (
                    #FIXME
                )
            if opc == 0b11101:
                mnem = 'facge'
                opcode = INS_FACGE
                olist = (
                    #FIXME
                )
            if opc == 0b11110:
                mnem = 'fmaxp'
                opcode = INS_FMAXP
                olist = (
                    #FIXME
                )
            if opc == 0b11111:
                mnem = 'fdiv'
                opcode = INS_FDIV
                olist = (
                    #FIXME
                )
            if opc == 0b11000:
                mnem = 'fmaxnmp'
                opcode = INS_FMAXNMP
                olist = (
                    #FIXME
                )
            if size == 0b00 and opc == 0b00011:
                mnem = 'eor'
                opcode = INS_EOR
                olist = (
                    #FIXME
                )
            if size == 0b01 and opc == 0b00011:
                mnem = 'bsl'
                opcode = INS_BSL
                olist = (
                    #FIXME
                )
        elif size == 0b10 or size == 0b11:
            if opc == 0b11000:
                mnem = 'fminnmp'
                opcode = INS_FMINNMP
                olist = (
                    #FIXME
                )
            if opc == 0b11010:
                mnem = 'fabd'
                opcode = INS_FABD
                olist = (
                    #FIXME
                )
            if opc == 0b11100:
                mnem = 'fcmgt'
                opcode = INS_FMAXNMP
                olist = (
                    #FIXME
                )
            if opc == 0b11101:
                mnem = 'facgt'
                opcode = INS_FCMGT
                olist = (
                    #FIXME
                )
            if opc == 0b11110:
                mnem = 'fminp'
                opcode = INS_FMAXNMP
                olist = (
                    #FIXME
                )
            if size == 0b10 and opc == 0b00011:
                mnem = 'bit'
                opcode = INS_BIT
                olist = (
                    #FIXME
                )
            if size == 0b11 and opc == 0b00011:
                mnem = 'bif'
                opcode = INS_BIF
                olist = (
                    #FIXME
                )
    return opcode, mnem, olist, 0, 0

simd_three_diff_table = (
    (INS_ADD, 'add', (IF_L,), 'abb'),
    (INS_ADD, 'add', (IF_W,), 'aab'),
    (INS_SUB, 'sub', (IF_L,), 'abb'),
    (INS_SUB, 'sub', (IF_W,), 'aab'),
    (INS_ADDHN, 'addhn', (), 'baa'),
    (INS_ABA, 'aba', (IF_L,), 'abb'),
    (INS_SUBHN, 'subhn', (), 'baa'),
    (INS_ABD, 'abd', (IF_L,), 'abb'),
    (INS_MLA, 'mla', (IF_L,), 'abb'),
    (INS_MLA, 'mla', (IFP_QD, IF_L,), 'abb'), 
    (INS_MLS, 'mls', (IF_L,), 'abb'),
    (INS_MLS, 'mls', (IFP_QD, IF_L,), 'abb'),
    (INS_MUL, 'mul', (IF_L,), 'abb'),
    (INS_MUL, 'mul', (IFP_QD, IF_L,), 'abb'),
    (INS_MUL, 'mul', (IF_L,), 'abb'),
    
)
def p_simd_three_diff(opval, va):
    iflags = 0
    q = opval >> 30 & 0x1
    u = opval >> 29 & 0x1
    size = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    opc = opval >> 12 & 0xf
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    if q == 1:
        iflags |= IF_2
    opcode, mnem, flags, pattern = simd_three_diff_table[opc]
    for flag in flags:
        iflags |= flag
    if (opcode == INS_ADDHN or opcode == INS_SUBHN) and u == 1:
        iflags |= IFP_R
    elif opc == 0b1110:
        iflags |= IFP_P
    else:
        if u == 0:
            iflags |= IFP_S
        else:
            iflags |= IFP_U
    ta = 0
    tb = 0
    if size == 0b00:
        ta = IFS_8H
        if q == 0:
            tb = IFS_8B
        else:
            tb = IFS_16B
    elif size == 0b01:
        ta = IFS_4S
        if q == 0:
            tb = IFS_4H
        else:
            tb = IFS_8H
    elif size == 0b10:
        ta = IFS_2D
        if q == 0:
            tb = IFS_2S
        else:
            tb = IFS_4S
    if pattern == 'abb':
        olist = (
            A64RegOper(rd, oflags=ta),
            A64RegOper(rn, oflags=tb),
            A64RegOper(rm, oflags=tb),
        )
    if pattern == 'aab':
        olist = (
            A64RegOper(rd, oflags=ta),
            A64RegOper(rn, oflags=ta),
            A64RegOper(rm, oflags=tb),
        )
    if pattern == 'baa':
        olist = (
            A64RegOper(rd, oflags=tb),
            A64RegOper(rn, oflags=ta),
            A64RegOper(rm, oflags=ta),
        )
    return opcode, mnem, olist, iflags, 0

def p_simd_tworeg_misc(opval, va):
    iflags = 0
    q = opval >> 30 & 0x1
    u = opval >> 29 & 0x1
    size = opval >> 22 & 0x3
    opc = opval >> 12 & 0x1f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    if u == 0:
        if opc == 0b00000: #1
            opcode = INS_REV64
            mnem = 'rev64'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
            )
        elif opc == 0b00001: #2
            opcode = INS_REV16
            mnem = 'rev16'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
            )
        elif opc == 0b00010: #3
            if size == 0b00 and q == 0:
                ta = IFS_4H
                tb = IFS_8B
            elif size == 0b00 and q == 1:
                ta = IFS_8H
                tb = IFS_16B
            elif size == 0b01 and q == 0:
                ta = IFS_2S
                tb = IFS_4H
            elif size == 0b01 and q == 1:
                ta = IFS_4S
                tb = IFS_8H
            elif size == 0b10 and q == 0:
                ta = IFS_1D
                tb = IFS_2S
            elif size == 0b10 and q == 1:
                ta = IFS_2D
                tb = IFS_4S
            opcode = INS_ADDL
            mnem = 'addl'
            iflags |= IFP_S
            iflags |= IF_P
            olist = (
                A64RegOper(rd, oflags=ta),
                A64RegOper(rn, oflags=tb),
            )
        elif opc == 0b00011: #4
            opcode = INS_UQADD
            mnem = 'uqadd'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            elif size == 0b11 and q == 1:
                t = IFS_2D
            iflags |= IFP_S
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
            )
        elif opc == 0b00100: #1
            opcode = INS_CLS
            mnem = 'cls'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
            )
        elif opc == 0b00101: #2
            opcode = INS_CNT
            mnem = 'cnt'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
            )
        elif opc == 0b00110: #3
            opcode = INS_CLS
            mnem = 'cls'
            if size == 0b00 and q == 0:
                ta = IFS_4H
                tb = IFS_8B
            elif size == 0b00 and q == 1:
                ta = IFS_8H
                tb = IFS_16B
            elif size == 0b01 and q == 0:
                ta = IFS_2S
                tb = IFS_4H
            elif size == 0b01 and q == 1:
                ta = IFS_4S
                tb = IFS_8H
            elif size == 0b10 and q == 0:
                ta = IFS_1D
                tb = IFS_2S
            elif size == 0b10 and q == 1:
                ta = IFS_2D
                tb = IFS_4S
            iflags |= IF_P
            iflags |= IF_L
            iflags |= IFP_S
            olist = (
                A64RegOper(rd, oflags=ta),
                A64RegOper(rn, oflags=tb),
            )
        elif opc == 0b00111: #4
            opcode = INS_qabs
            mnem = 'qabs'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            elif size == 0b11 and q == 1:
                t = IFS_2D
            iflags |= IFP_S
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
            )
        elif opc == 0b01000: #4
            opcode = INS_CMGT
            mnem = 'cmgt'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            elif size == 0b11 and q == 1:
                t = IFS_2D
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
                A64ImmOper(0),
            )
        elif opc == 0b01001: #4
            opcode = INS_CMEQ
            mnem = 'cmeq'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            elif size == 0b11 and q == 1:
                t = IFS_2D
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
                A64ImmOper(0),
            )
        elif opc == 0b01010: #4
            opcode = INS_CMLT
            mnem = 'cmlt'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            elif size == 0b11 and q == 1:
                t = IFS_2D
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
                A64ImmOper(0),
            )
        elif opc == 0b01011: #4
            opcode = INS_ABS
            mnem = 'abs'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            elif size == 0b11 and q == 1:
                t = IFS_2D
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
            )
        elif opc == 0b10010: #5
            if q == 1:
                iflags |= IF_2
            opcode = INS_XTN
            mnem = 'xtn'
            if size == 0b00 and q == 0:
                ta = IFS_8H
                tb = IFS_8B
            elif size == 0b00 and q == 1:
                ta = IFS_8H
                tb = IFS_16B
            elif size == 0b01 and q == 0:
                ta = IFS_4S
                tb = IFS_4H
            elif size == 0b01 and q == 1:
                ta = IFS_4S
                tb = IFS_8H
            elif size == 0b10 and q == 0:
                ta = IFS_2D
                tb = IFS_2S
            elif size == 0b10 and q == 1:
                ta = IFS_2D
                tb = IFS_4S
            olist = (
                A64RegOper(rd, oflags=ta),
                A64RegOper(rn, oflags=tb),
            )
        elif opc == 0b10100: #5
            if q == 1:
                iflags |= IF_2
            iflags |= IFP_S
            opcode = INS_QXTN
            mnem = 'qxtn'
            if size == 0b00 and q == 0:
                ta = IFS_8H
                tb = IFS_8B
            elif size == 0b00 and q == 1:
                ta = IFS_8H
                tb = IFS_16B
            elif size == 0b01 and q == 0:
                ta = IFS_4S
                tb = IFS_4H
            elif size == 0b01 and q == 1:
                ta = IFS_4S
                tb = IFS_8H
            elif size == 0b10 and q == 0:
                ta = IFS_2D
                tb = IFS_2S
            elif size == 0b10 and q == 1:
                ta = IFS_2D
                tb = IFS_4S
            olist = (
                A64RegOper(rd, oflags=ta),
                A64RegOper(rn, oflags=tb),
            )
        elif size == 0b00 or size == 0b01: 
            if opc == 0b10110: #6
                if q == 1:
                    iflags |= IF_2
                iflags |= IF_N
                iflags |= IFP_F
                opcode = INS_CVT
                mnem = 'cvt'
                if size == 0b00 and q == 0:
                    ta = IFS_4S
                    tb = IFS_4H
                elif size == 0b00 and q == 1:
                    ta = IFS_4S
                    tb = IFS_8H
                elif size == 0b01 and q == 0:
                    ta = IFS_2D
                    tb = IFS_2S
                elif size == 0b01 and q == 1:
                    ta = IFS_2D
                    tb = IFS_4S
                olist = (
                    A64RegOper(rd, oflags=tb),
                    A64RegOper(rn, oflags=ta),
                )
            elif opc == 0b10111: #6
                if q == 1:
                    iflags |= IF_2
                iflags |= IFP_F
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IF_L
                if size == 0b00 and q == 0:
                    ta = IFS_4S
                    tb = IFS_4H
                elif size == 0b00 and q == 1:
                    ta = IFS_4S
                    tb = IFS_8H
                elif size == 0b01 and q == 0:
                    ta = IFS_2D
                    tb = IFS_2S
                elif size == 0b01 and q == 1:
                    ta = IFS_2D
                    tb = IFS_4S
                olist = (
                    A64RegOper(rd, oflags=ta),
                    A64RegOper(rn, oflags=tb),
                )
            elif opc == 0b11000: #7
                opcode = INS_RINT
                mnem = 'rint'
                iflags |= IFP_F
                iflags |= IF_N
                if size == 0b00 and q == 0:
                    t = IFS_2S
                elif size == 0b00 and q == 1:
                    t = IFS_4S
                elif size == 0b01 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11001: #7
                opcode = INS_RINT
                mnem = 'rint'
                iflags |= IFP_F
                iflags |= IF_M
                if size == 0b00 and q == 0:
                    t = IFS_2S
                elif size == 0b00 and q == 1:
                    t = IFS_4S
                elif size == 0b01 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11010: #7
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IFP_F
                iflags |= IF_N
                iflags |= IF_S
                if size == 0b00 and q == 0:
                    t = IFS_2S
                elif size == 0b00 and q == 1:
                    t = IFS_4S
                elif size == 0b01 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11011: #7
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IFP_F
                iflags |= IF_M
                iflags |= IF_S
                if size == 0b00 and q == 0:
                    t = IFS_2S
                elif size == 0b00 and q == 1:
                    t = IFS_4S
                elif size == 0b01 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11100: #7
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IFP_F
                iflags |= IF_A
                iflags |= IF_S
                if size == 0b00 and q == 0:
                    t = IFS_2S
                elif size == 0b00 and q == 1:
                    t = IFS_4S
                elif size == 0b01 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11101: #7
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IF_F
                iflags |= IFP_S
                if size == 0b00 and q == 0:
                    t = IFS_2S
                elif size == 0b00 and q == 1:
                    t = IFS_4S
                elif size == 0b01 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
        elif size == 0b10 or size == 0b11:
            if opc == 0b01100: #7
                opcode = INS_CMGT
                mnem = 'cmgt'
                iflags |= IFP_F
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                    A64ImmOper(0),
                )
            elif opc == 0b01101: #7
                opcode = INS_CMEQ
                mnem = 'cmeq'
                iflags |= IFP_F
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                    A64ImmOper(0),
                )
            elif opc == 0b01110: #7
                opcode = INS_CMLT
                mnem = 'cmlt'
                iflags |= IFP_F
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                    A64ImmOper(0),
                )
            elif opc == 0b01111: #7
                opcode = INS_ABS
                mnem = 'abs'
                iflags |= IFP_F
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11000: #7
                opcode = INS_RINT
                mnem = 'rint'
                iflags |= IFP_F
                iflags |= IF_P
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11001: #7
                opcode = INS_RINT
                mnem = 'rint'
                iflags |= IFP_F
                iflags |= IF_Z
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11010: #7
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IFP_F
                iflags |= IF_P
                iflags |= IF_S
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11011: #7
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IFP_F
                iflags |= IF_P
                iflags |= IF_S
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            if opc == 0b11100: #8
                opcode = INS_RECPE
                mnem = 'recpe'
                iflags |= IFP_U
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            if opc == 0b11101: #7
                opcode = INS_RECPE
                mnem = 'recpe'
                iflags |= IFP_F
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
    else: #u == 1
        if opc == 0b00000: #9 
            opcode = INS_REV32
            mnem = 'rev32'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
            )
        elif opc == 0b00010: #3
            opcode = INS_ADDL
            mnem = 'addl'
            iflags |= IFP_U
            iflags |= IF_P
            if size == 0b00 and q == 0:
                ta = IFS_4H
                tb = IFS_8B
            elif size == 0b00 and q == 1:
                ta = IFS_8H
                tb = IFS_16B
            elif size == 0b01 and q == 0:
                ta = IFS_2S
                tb = IFS_4H
            elif size == 0b01 and q == 1:
                ta = IFS_4S
                tb = IFS_8H
            elif size == 0b10 and q == 0:
                ta = IFS_1D
                tb = IFS_2S
            elif size == 0b10 and q == 1:
                ta = IFS_2D
                tb = IFS_4S
            olist = (
                A64RegOper(rd, oflags=ta),
                A64RegOper(rn, oflags=tb),
            )
        elif opc == 0b00011: #4
            opcode = INS_SQADD
            mnem = 'sqadd'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            elif size == 0b11 and q == 1:
                t = IFS_2D
            iflags |= IFP_U
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
            )
        elif opc == 0b00100: #1
            opcode = INS_CLZ
            mnem = 'clz'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            iflags |= IFP_U
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
            )
        elif opc == 0b00110: #3
            opcode = INS_ADAL
            mnem = 'adal'
            iflags |= IFP_U
            iflags |= IF_P
            if size == 0b00 and q == 0:
                ta = IFS_4H
                tb = IFS_8B
            elif size == 0b00 and q == 1:
                ta = IFS_8H
                tb = IFS_16B
            elif size == 0b01 and q == 0:
                ta = IFS_2S
                tb = IFS_4H
            elif size == 0b01 and q == 1:
                ta = IFS_4S
                tb = IFS_8H
            elif size == 0b10 and q == 0:
                ta = IFS_1D
                tb = IFS_2S
            elif size == 0b10 and q == 1:
                ta = IFS_2D
                tb = IFS_4S
            olist = (
                A64RegOper(rd, oflags=ta),
                A64RegOper(rn, oflags=tb),
            )
        elif opc == 0b00111: #4
            opcode = INS_SQNEG
            mnem = 'sqneg'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            elif size == 0b11 and q == 1:
                t = IFS_2D
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
            )
        elif opc == 0b01000: #4
            opcode = INS_CMGE
            mnem = 'cmge'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            elif size == 0b11 and q == 1:
                t = IFS_2D
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
                A64ImmOper(0),
            )
        elif opc == 0b01001: #4
            opcode = INS_CMLE
            mnem = 'cmle'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            elif size == 0b11 and q == 1:
                t = IFS_2D
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
                A64ImmOper(0),
            )
        elif opc == 0b01011: #4
            opcode = INS_NEG
            mnem = 'neg'
            if size == 0b00 and q == 0:
                t = IFS_8B
            elif size == 0b00 and q == 1:
                t = IFS_16B
            elif size == 0b01 and q == 0:
                t = IFS_4H
            elif size == 0b01 and q == 1:
                t = IFS_8H
            elif size == 0b10 and q == 0:
                t = IFS_2S
            elif size == 0b10 and q == 1:
                t = IFS_4S
            elif size == 0b11 and q == 1:
                t = IFS_2D
            olist = (
                A64RegOper(rd, oflags=t),
                A64RegOper(rn, oflags=t),
            )
        elif opc == 0b10010: #5
            opcode = INS_QXTUN
            mnem = 'qxtun'
            if q == 1:
                iflags |= IF_2
            iflags |= IFP_S
            if size == 0b00 and q == 0:
                ta = IFS_8H
                tb = IFS_8B
            elif size == 0b00 and q == 1:
                ta = IFS_8H
                tb = IFS_16B
            elif size == 0b01 and q == 0:
                ta = IFS_4S
                tb = IFS_4H
            elif size == 0b01 and q == 1:
                ta = IFS_4S
                tb = IFS_8H
            elif size == 0b10 and q == 0:
                ta = IFS_2D
                tb = IFS_2S
            elif size == 0b10 and q == 1:
                ta = IFS_2D
                tb = IFS_4S
            olist = (
                A64RegOper(rd, oflags=tb),
                A64RegOper(rn, oflags=ta),
            )
        elif opc == 0b10011: #5 WITH EXTRA OLIST OPER
            opcode = INS_SHL
            mnem = 'shl'
            if q == 1:
                iflags |= IF_2
            iflags |= IF_L
            if size == 0b00 and q == 0:
                ta = IFS_8H
                tb = IFS_8B
                shift = 8
            elif size == 0b00 and q == 1:
                ta = IFS_8H
                tb = IFS_16B
                shift = 8
            elif size == 0b01 and q == 0:
                ta = IFS_4S
                tb = IFS_4H
                shift = 16
            elif size == 0b01 and q == 1:
                ta = IFS_4S
                tb = IFS_8H
                shift = 16
            elif size == 0b10 and q == 0:
                ta = IFS_2D
                tb = IFS_2S
                shift = 32
            elif size == 0b10 and q == 1:
                ta = IFS_2D
                tb = IFS_4S
                shift = 32
            olist = (
                A64RegOper(rd, oflags=ta),
                A64RegOper(rn, oflags=tb),
                A64RegOper(shift),
            )
        elif opc == 0b10100: #5
            opcode = INS_QXTN
            mnem = 'qxtn'
            if q == 1:
                iflags |= IF_2
            iflags |= IFP_U
            if size == 0b00 and q == 0:
                ta = IFS_8H
                tb = IFS_8B
            elif size == 0b00 and q == 1:
                ta = IFS_8H
                tb = IFS_16B
            elif size == 0b01 and q == 0:
                ta = IFS_4S
                tb = IFS_4H
            elif size == 0b01 and q == 1:
                ta = IFS_4S
                tb = IFS_8H
            elif size == 0b10 and q == 0:
                ta = IFS_2D
                tb = IFS_2S
            elif size == 0b10 and q == 1:
                ta = IFS_2D
                tb = IFS_4S
            olist = (
                A64RegOper(rd, oflags=tb),
                A64RegOper(rn, oflags=ta),
            )
        elif size == 0b00 or size == 0b01:
            if opc == 0b10110: #9
                opcode = INS_CVT
                mnem = 'cvt'
                if q == 1:
                    iflags |= IF_2
                iflags |= IFP_F
                iflags |= IF_X
                iflags |= IF_N
                if size == 0b01 and q == 0:
                    tb = IFS_2S
                    ta = IFS_2D
                if size == 0b01 and q == 1:
                    tb = IFS_4S
                    ta = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=tb),
                    A64RegOper(rn, oflags=ta),
                )
            elif opc == 0b11000: #7
                opcode = INS_RINT
                mnem = 'rint'
                iflags |= IFP_F
                iflags |= IF_A
                if size == 0b00 and q == 0:
                    t = IFS_2S
                elif size == 0b00 and q == 1:
                    t = IFS_4S
                elif size == 0b01 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11001: #7
                opcode = INS_RINT
                mnem = 'rint'
                iflags |= IFP_F
                iflags |= IF_X
                if size == 0b00 and q == 0:
                    t = IFS_2S
                elif size == 0b00 and q == 1:
                    t = IFS_4S
                elif size == 0b01 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11010: #7
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IFP_F
                iflags |= IF_N
                iflags |= IF_U
                if size == 0b00 and q == 0:
                    t = IFS_2S
                elif size == 0b00 and q == 1:
                    t = IFS_4S
                elif size == 0b01 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11011: #7
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IFP_F
                iflags |= IF_M
                iflags |= IF_U
                if size == 0b00 and q == 0:
                    t = IFS_2S
                elif size == 0b00 and q == 1:
                    t = IFS_4S
                elif size == 0b01 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11100: #7
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IFP_F
                iflags |= IF_A
                iflags |= IF_U
                if size == 0b00 and q == 0:
                    t = IFS_2S
                elif size == 0b00 and q == 1:
                    t = IFS_4S
                elif size == 0b01 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b11101: #7
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IFP_U
                iflags |= IF_F
                if size == 0b00 and q == 0:
                    t = IFS_2S
                elif size == 0b00 and q == 1:
                    t = IFS_4S
                elif size == 0b01 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b00101 and size == 0b00: #10
                opcode = INS_NOT
                mnem = 'not'
                if q == 0:
                    t = IFS_8B
                elif q == 1:
                    t = IFS_16Bs
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            elif opc == 0b00101 and size == 0b01: #10
                opcode = INS_RBIT
                mnem = 'rbit'
                if q == 0:
                    t = IFS_8B
                elif q == 1:
                    t = IFS_16Bs
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
        elif size == 0b10 or size == 0b11:
            if opc == 0b01100: #7
                opcode = INS_CMGE
                mnem = 'cmge'
                iflags |= IFP_F
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                    A64ImmOper(0),
                )
            if opc == 0b01101: #7
                opcode = INS_CMLE
                mnem = 'cmle'
                iflags |= IFP_F
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                    A64ImmOper(0),
                )
            if opc == 0b01111: #7
                opcode = INS_NEG
                mnem = 'neg'
                iflags |= IFP_F
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            if opc == 0b11001: #7
                opcode = INS_RINT
                mnem = 'rint'
                iflags |= IFP_F
                iflags |= IF_I
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            if opc == 0b11010: #7
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IFP_F
                iflags |= IF_P
                iflags |= IF_U
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            if opc == 0b11011: #7
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IFP_F
                iflags |= IF_Z
                iflags |= IF_U
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            if opc == 0b11100: #11
                opcode = INS_SQRT
                mnem = 'sqrt'
                iflags |= IFP_U
                iflags |= IFP_R
                iflags |= IF_E
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            if opc == 0b11101: #7
                opcode = INS_SQRT
                mnem = 'sqrt'
                iflags |= IFP_F
                iflags |= IFP_R
                iflags |= IF_E
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
            if opc == 0b11111: #7
                opcode = INS_SQRT
                mnem = 'sqrt'
                iflags |= IFP_F
                if size == 0b10 and q == 0:
                    t = IFS_2S
                elif size == 0b10 and q == 1:
                    t = IFS_4S
                elif size == 0b11 and q == 1:
                    t = IFS_2D
                olist = (
                    A64RegOper(rd, oflags=t),
                    A64RegOper(rn, oflags=t),
                )
    return opcode, mnem, olist, iflags, 0

def p_simd_across_lanes(opval, va):
    iflags = 0
    q = opval >> 30 & 0x1
    u = opval >> 29 & 0x1
    size = opval >> 22 & 0x3
    opc = opval >> 12 & 0x1f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    if opc == 0b00011:
        opcode = INS_ADDL
        mnem = 'addl'
        if u == 0:
            iflags |= IFP_S
        else:
            iflags |= IFP_U
        iflags |= IF_V
        if size == 0b00 and q == 0:
            t = IFS_8B
        elif size == 0b00 and q == 1:
            t = IFS_16B
        elif size == 0b01 and q == 0:
            t = IFS_4H
        elif size == 0b01 and q == 1:
            t = IFS_8H
        elif size == 0b10 and q == 1:
            t = IFS_4S
        olist = (
            #FIXME <V><d>
            A64RegOper(rn, oflags=t),
        )
    elif opc == 0b01010:
        opcode = INS_MAX
        mnem = 'max'
        if u == 0:
            iflags |= IFP_S
        else:
            iflags |= IFP_U
        iflags |= IF_V
        if size == 0b00 and q == 0:
            t = IFS_8B
        elif size == 0b00 and q == 1:
            t = IFS_16B
        elif size == 0b01 and q == 0:
            t = IFS_4H
        elif size == 0b01 and q == 1:
            t = IFS_8H
        elif size == 0b10 and q == 1:
            t = IFS_4S
        olist = (
            #FIXME <V><d>
            A64RegOper(rn, oflags=t),
        )
    elif opc == 0b11010:
        opcode = INS_MIN
        mnem = 'min'
        if u == 0:
            iflags |= IFP_S
        else:
            iflags |= IFP_U
        iflags |= IF_V
        if size == 0b00 and q == 0:
            t = IFS_8B
        elif size == 0b00 and q == 1:
            t = IFS_16B
        elif size == 0b01 and q == 0:
            t = IFS_4H
        elif size == 0b01 and q == 1:
            t = IFS_8H
        elif size == 0b10 and q == 1:
            t = IFS_4S
        olist = (
            #FIXME <V><d>
            A64RegOper(rn, oflags=t),
        )
    elif opc == 0b11011:
        opcode = INS_ADD
        mnem = 'add'
        iflags |= IF_V
        if size == 0b00 and q == 0:
            t = IFS_8B
        elif size == 0b00 and q == 1:
            t = IFS_16B
        elif size == 0b01 and q == 0:
            t = IFS_4H
        elif size == 0b01 and q == 1:
            t = IFS_8H
        elif size == 0b10 and q == 1:
            t = IFS_4S
        olist = (
            #FIXME <V><d>
            A64RegOper(rn, oflags=t),
        )
    elif opc == 0b01100:
        if size >> 1 & 0x1 == 0:
            opcode = INS_MAX
            mnem = 'max'
        else:
            opcocde = INS_MIN
            mnem = 'min'
        iflags |= IFP_F
        iflags |= IF_N
        iflags |= IF_M
        iflags |= IF_V
        if size >> 1 & 0x1f == 0 and q == 1:
            t = IFS_4S
        else:
            t = 0
        olist = (
            #FIXME <V><d>
            A64RegOper(rn, oflags=t),
        )
    elif opc == 0b01111:
        if size >> 1 & 0x1 == 0:
            opcode = INS_MAX
            mnem = 'max'
        else:
            opcocde = INS_MIN
            mnem = 'min'
        iflags |= IFP_F
        iflags |= IF_V
        if size >> 1 & 0x1f == 0 and q == 1:
            t = IFS_4S
        else:
            t = 0
        olist = (
            #FIXME <V><d>
            A64RegOper(rn, oflags=t),
        )
    return opcode, mnem, olist, iflags, 0

def p_simd_copy(opval, va):
    '''
    AdvSIMD copy
    '''
    iflags = 0

    q = opval >> 30 & 0x1
    op = opval >> 29 & 0x1
    imm5 = opval >> 16 & 0x1f
    imm4 = opval >> 11 & 0xf
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    if op == 0b0:               # FIXME SIMD REGISTER MADNESS
        if imm4 & 0b1110 == 0b0000:
            mnem = 'dup'
            opcode = INS_DUP
            if imm5 & 0x0f == 0b00000:
                width_spec1 = 'RESERVED'
                width_spec2 = 'RESERVED'
                index = 'RESERVED'
            elif imm5 & 0b00001 == 0b00001:
                width_spec2 = dup_table[0][imm4 & 0x1]
                index = imm5[4:1]
                if q == 0b0:
                    width_spec1 = IFS_8B
                else:
                    width_spec1 = IFS_16B
            elif imm5 & 0b00010 == 0b00010:
                width_spec2 = dup_table[1][imm4 & 0x1]
                index = imm5[4:2]
                if q == 0b0:
                    width_spec1 = IFS_4H
                else:
                    width_spec1 = IFS_8H
            elif imm5 & 0b00100 == 0b00100:
                width_spec2 = dup_table[2][imm4 & 0x1]
                index = imm5[4:3]
                if q == 0b0:
                    width_spec1 = IFS_2S
                else:
                    width_spec1 = IFS_4S
            else:
                width_spec2 = dup_table[3][imm4 & 0x1]
                index = imm5[4]
                if q == 0b0:
                    width_spec1 = 'RESERVED'
                else:
                    width_spec1 = IFS_2D
            if imm4 & 0x1 == 0b0:
                olist = (
                    A64RegOper(rd, va, oflags=width_spec1),
                    A64RegOper(rn, va, size=width_spec2),
                    A64ImmOper(index, va=va),
                )
            else:
                olist = (
                    A64RegOper(rd, va, oflags=width_spec1),
                    A64RegOper(rn, va, size=width_spec2),
                )
        elif imm4 == 0b0011:
            mnem = 'ins'
            opcode = INS_INS
            if imm5 & 0x0f == 0b00000:
                width_spec1 = 'RESERVED'
                width_spec2 = 'RESERVED'
                index = 'RESERVED'
            elif imm5 & 0b00001 == 0b00001:
                width_spec1 = dup_table[0][0]
                width_spec2 = dup_table[0][1]
                index = imm5[4:1]
            elif imm5 & 0b00010 == 0b00010:
                width_spec1 = dup_table[1][0]
                width_spec2 = dup_table[1][1]
                index = imm5[4:2]
            elif imm5 & 0b00100 == 0b00100:
                width_spec1 = dup_table[2][0]
                width_spec2 = dup_table[2][1]
                index = imm5[4:3]
            else:
                width_spec1 = dup_table[3][0]
                width_spec2 = dup_table[3][1]
                index = imm5[4]
            olist = (
                A64RegOper(rd, va, size=width_spec1),
                A64ImmOper(index, va=va),
                A64RegOper(rn, va, size=width_spec2),
            )
        elif imm4 & 0b1101 == 0b0101:
            mnem = 'mov'
            opcode = INS_MOV
            if imm4 & 0b0010 == 0b0000:
                iflags |= IFP_S
                index32 = imm5 & 0x3
                index64 = imm5 & 0x7
                if q == 0b0:
                    regsize = 4
                    rd += meta_reg_bases[size]
                    rn += meta_reg_bases[size]

                    if index32 == 0b00:
                        index = 'RESERVED'
                        width_spec = 'RESERVED'
                    elif index32 == 0b10:
                        index = imm5[4:2]
                        width_spec = 'H'
                    else:
                        index = imm5[4:1]
                        width_spec = 'B'        # FIXME: WTF?
                else:
                    regsize = 8
                    if index64 == 0b000:
                        width_spec = 'RESERVED'
                        index = 'RESERVED'
                    elif index64 == 0b100:
                        width_spec = 'S'
                        index = imm5[4:3]
                    elif index64 & 0b010 == 0b010:
                        width_spec = 'H'
                        index = imm5[4:2]
                    else:
                        width_spec = 'B'
                        index = imm5[4:1]
            else:
                iflags |= IFP_U
                index32 = imm5 & 0x7
                if q == 0b0:
                    regsize = 4
                    rd += meta_reg_bases[size]
                    rn += meta_reg_bases[size]
                    if index32 == 0b000:
                        width_spec = 'RESERVED'
                        index = 'RESERVED'
                    elif index32 == 0b100:
                        width_spec = 'S'
                        index = imm5[4:3]
                    elif index32 & 0b010 == 0b010:
                        width_spec = 'H'
                        index = imm5[4:2]
                    else:
                        width_spec = 'B'
                        index = imm5[4:1]
                else:
                    regsize = 8
                    index = imm5[4]
                    if imm5 & 0b01000 == 0b01000:
                        width_spec = 'D'
                    else:
                        width_spec = 'RESERVED'
            olist = (
                A64RegOper(rd, va, size=regsize),
                A64RegOper(rn, va, size=width_spec),
                A64ImmOper(index, va),
            )
    else:
        mnem = 'ins'
        opcode = INS_INS
        if imm5 & 0x0f == 0b00000:
            width_spec = 'RESERVED'
            index1 = 'RESERVED'
            index2 = 'RESERVED'
        elif imm5 & 0b00001 == 0b00001:
            width_spec = dup_table[0][0]
            index1 = imm5[4:1]
            index2 = imm5[3:0]
        elif imm5 & 0b00010 == 0b00010:
            width_spec = dup_table[1][0]
            index1 = imm5[4:2]
            index2 = imm5[3:1]
        elif imm5 & 0b00100 == 0b00100:
            width_spec = dup_table[2][0]
            index1 = imm5[4:3]
            index2 = imm5[3:2]
        else:
            width_spec = dup_table[3][0]
            index = imm5[4]
            index2 = imm5[3]
        olist = (
            A64RegOper(rd, va, size=width_spec),
            A64ImmOper(index1, va=va),
            A64RegOper(rn, va, size=width_spec),
            A64ImmOper(index2, va=va),
        )

    return opcode, mnem, olist, iflags, 0

dup_table = (
    ( 'B', 'W'),
    ( 'H', 'W'),
    ( 'S', 'W'),
    ( 'D', 'X'),
)

def p_simd_vector_ie(opval, va):
    '''
    AdvSIMD vector x indexed element
    '''
    q = opval >> 30 & 0x1
    u = opval >> 29 & 0x1
    size = opval >> 22 & 0x3
    l = opval >> 21 & 0x1
    m = opval >> 20 & 0x1
    rm = opval >> 16 & 0xf
    opc = opval >> 12 & 0xf
    h = opval >> 11 & 0x1
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    
    if opc & 0b0010 == 0b0010: #any instruction with IF_L at the end (long flag)
        iflags |= IF_L
        if size == 0b00:
            ta = 'RESERVED'
            tb = 'RESERVED'
            ts = 'RESERVED'
            vm = 'RESERVED'
            index = 'RESERVED'
        elif size == 0b01:
            ta = IFS_4S
            ts = 'H'
            vm = rm
            index = h+l+m
            if q == 0b0:
                tb = IFS_4H
            else:
                tb = IFS_8H
        elif size == 0b10:
            ta = IFS_2D
            ts = 'S'
            vm = m+rm
            index = h+l
            if q == 0b0:
                tb = IFS_2S
            else:
                tb = IFS_4S
        else:
            ta = 'RESERVED'
            tb = 'RESERVED'
            ts = 'RESERVED'
            vm = 'RESERVED'
            index = 'RESERVED'
        olist = (
            A64RegOper(rd, va, oflags=ta),
            A64RegOper(rn, va, oflags=tb),
            A64RegOper(vm, va, size=ts),
            A64ImmOper(index, va=va),
        )
    else:
        if opc & 0b0001 == 0b0000 or opc == 0b1101: #any remaining instruction without a floating point flag (IFP_F)
            if size == 0b00:
                t = 'RESERVED'
                ts = 'RESERVED'
                vm = 'RESERVED'
                index = 'RESERVED'
            elif size == 0b01:
                ts = 'H'
                vm = rm
                index = h+l+m
                if q == 0b0:
                    t = IFS_4H
                else:
                    t = IFS_8H
            elif size == 0b10:
                ts = 'S'
                vm = m+rm
                index = h+l
                if q == 0b0:
                    t = IFS_2S
                else:
                    t = IFS_4S
            else:
                t = 'RESERVED'
                ts = 'RESERVED'
                vm = 'RESERVED'
                index = 'RESERVED'
        else: #instructions with a floating point flag
            if size & 0b10 == 0b00:
                return p_undef(opval, va)
            if u == 0b1:
                iflags |= IF_X
            vm = m+rm
            if size == 0b00:
                t = IFS_2S
                ts = 'S'
                index = h+l
            elif size == 0b01:
                t = 'RESERVED'
                ts = 'D'
                if l == 0b0:
                    index = h
                else:
                    index = 'RESERVED'
            elif size == 0b10:
                t = IFS_4S
                ts = 'S'
                index = h+l
            else:
                t = IFS_2D
                ts = 'D'
                if l == 0b0:
                    index = h
                else:
                    index = 'RESERVED'
        olist = (
            A64RegOper(rd, va, oflags=t),
            A64RegOper(rn, va, oflags=t),
            A64RegOper(vm, va, size=ts),
            A64ImmOper(index, va=va),
        )
    if opc & 0x3 == 0b10:
        if u == 0b0:
            iflags |= IFP_S
        else:
            iflags |= IFP_U
    if u == 0b0 and opc & 0x3 == 0b11:
        iflags |= IFP_SQ
        iflags |= IFP_D
    if opc & 0b1000 == 0b1000:
        #all instructions with opc beginning with 1 have an opcode of MUL
        mnem = 'mul'
        opcode = INS_MUL
        if opc & 0b0100 == 0b0100:
            iflags |= IFP_SQ
            iflags |= IFP_D
            iflags |= IF_H
            if opc & 0b0010 == 0b0010 or u == 0b1:
                return p_undef(opval, va)
            if opc & 0x1 == 0b0001:
                iflags |= IFP_R
    elif opc & 0b0100 == 0b0100:
        #all other instructions with the second bit opc as 1 have an opcode of MLS
        mnem = 'mls'
        opcode = INS_MLS
    else:
        #all remaining instructions have an opcode of 'mla'
        mnem = 'mla'
        opcode = INS_MLA

    return opcode, mnem, olist, iflags, 0

def p_simd_mod_shift_imm(opval, va):
    '''
    Chooses between AdvSIMD modified immediate and shift by immediate
    Modified immediate: bits 19-22 == 0b0000
    Shift by immediate: bits 19-22 != 0b0000
    '''
    if opval >> 19 & 0xf == 0b0000:
        return p_simd_mod_imm(opval, va)
    else:
        return p_simd_shift_imm(opval, va)

def p_simd_mod_imm(opval, va):
    '''
    AdvSIMD modified immediate
    '''
    iflags = 0
    q = opval >> 30 & 0x1
    op = opval >> 29 & 0x1
    a = opval >> 18 & 0x1
    b = opval >> 17 & 0x1
    c = opval >> 16 & 0x1
    cmode = opval >> 12 & 0xf
    o2 = opval >> 11 & 0x1
    d = opval >> 9 & 0x1
    e = opval >> 8 & 0x1
    f = opval >> 7 & 0x1
    g = opval >> 6 & 0x1
    h = opval >> 5 & 0x1
    rd = opval & 0x1f

    if o2 == 0b0:
        if cmode & 0b1000 == 0b0000 or cmode & 0b0100 == 0b0000:
            if cmode & 0b1000 == 0b0000:
                shift = (cmode>>1 & 3)
                if q == 0b0:
                    width_spec = IFS_2S              
                else:
                    width_spec = IFS_4S
            else:
                shift = (cmode>>1 & 1)
                if q == 0b0:
                    width_spec = IFS_4H              
                else:
                    width_spec = IFS_8H
            olist = (
                A64RegOper(rd, va, oflags=width_spec),
                A64SimdExpImmOper(a,b,c,d,e,f,g,h, va=va),
                #shift equal to mod_imm_table[shift] LSL
            )
            if cmode & 0x1 == 0b0:
                iflags |= IF_I
                if op == 0b0:
                    mnem = 'mov'
                    opcode = INS_MOV
                else:
                    mnem = 'mv'
                    opcode = INS_MV
                    iflags |= IF_N                   
            else:
                if op == 0b0:
                    mnem = 'orr'
                    opcode = INS_ORR
                else:
                    mnem = 'bic'
                    opcode = INS_BIC
        elif cmode & 0b0010 == 0b0000:
            iflags |= IF_I
            if op == 0b0:
                mnem = 'mov'
                opcode = INS_MOV
            else:
                mnem = 'mv'
                opcode = INS_MV
                iflags |= IF_N
            shift = (8,16)[(cmode&1)]
            if q == 0b0:
                width_spec = IFS_2S              
            else:
                width_spec = IFS_4S
            olist = (
                A64RegOper(rd, va, oflags=width_spec),
                A64SimdExpImmOper(a,b,c,d,e,f,g,h, va=va),
                #shift amount MSL
            )
        elif cmode == 0b1111:
            mnem = 'mov'
            opcode = INS_MOV
            iflags |= IFP_F
            if op == 0b0:
                width_spec = (IFS_4S, IFS_2S)[q]
            elif q == 0b1:
                width_spec = IFS_2D
            else:
                return p_undef(opval, va)
            olist = (
                A64RegOper(rd, va, size=width_spec),
                A64SimdExpImmOper(a,b,c,d,e,f,g,h, va=va),
            )
        else:
            mnem = 'mov'
            opcode = INS_MOV
            iflags |= IF_I
            if op == 0b0:
                olist = (
                    A64RegOper(rd, va, oflags=(IFS_8B,IFS_16B)[q]),
                    A64SimdExpImmOper(a,b,c,d,e,f,g,h, va=va),
                    #FIXME shift == 0x0
                )
            else:
                if q == 0b0:
                    olist = (
                        A64RegOper(rd, va, size=8),
                        A64SimdExpImmOper(a,b,c,d,e,f,g,h, va=va),
                    )
                else:
                    olist = (
                        A64RegOper(rd, va, oflags=IFS_2D),
                        A64SimdExpImmOper(a,b,c,d,e,f,g,h, va=va),
                    ) 
    else:
        return p_undef(opval, va)

    return opcode, mnem, olist, iflags, 0

mod_imm_table = (
    0, 8, 16, 24,
)


def p_simd_shift_imm(opval, va):
    '''
    AdvSIMD shift by immediate
    '''
    iflags = 0

    q = opval >> 30 & 0x1
    u = opval >> 29 & 0x1
    immh = opval >> 19 & 0xf
    immb = opval >> 16 & 0x7
    opc = opval >> 11 & 0x1f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    if opc & 0b11000 == 0b00000:
        if immh & 0b1000 == 0b1000:
            shift = 16 - (immh+immb)
            if q == 0b0:
                width_spec = IFS_8B
            else:
                width_spec = IFS_16B
        elif immh & 0b0100 == 0b0100:
            shift = 32 - (immh+immb)
            if q == 0b0:
                 width_spec = IFS_4H
            else:
                width_spec = IFS_8H
        elif immh & 0b0010 == 0b0010:
            shift = 8 - (immh+immb)
            if q == 0b0:
                width_spec = IFS_2S
            else:
                width_spec = IFS_4S
        elif immh == 0b0001:
            shift = 128 - (immh+immb)
            if q == 0b0:
                width_spec = 'RESERVED'
            else:
                width_spec = IFS_2D
        else:
            pass
            #FIXME see modified immediate?
        olist = (
            A64RegOper(rd, va, oflags=width_spec),
            A64RegOper(rn, va, oflags=width_spec),
            #FIXME shift = variable shift specified above
        )
        if u == 0b0:
            iflags |= IFP_S
        else:
            iflags |= IFP_U
        if opc & 0b00011== 0b00000:
            mnem = 'shr'
            opcode = INS_SHR
        else:
            mnem = 'sra'
            opcode = INS_SRA
        if opcode & 0b00100 == 0b00100:
            iflags |= IFP_R
        
    elif opc & 0b11000 == 0b01000:
        if opc == 0b01000:
            if u == 0b0:
                return p_undef(opval, va)
            else:
                mnem = 'sri'
                opcode = INS_SRI
        elif opc == 0b01010:
            if u == 0b0:
                mnem = 'shl'
                opcode = INS_SHL
            else:
                mnem = 'sli'
                opcode = INS_SLI
        elif opc == 0b01100:
            if u == 0b0:
                return p_undef(opval, va)
            else:
                mnem = 'shl'
                opcode = INS_SHL
                iflags |= IF_U
                iflags |= IFP_SQ
        elif opc == 0b01110:
            mnem = 'shl'
            opcode = INS_SHL
            if u == 0b0:
                iflags |= IFP_SQ
            else:
                iflags |= IFP_UQ
        else:
            return p_undef(opval, va)
        if immh & 0b1000 == 0b1000:
            if mnem != 'sri':
                shift = (immh+immb) - 64
            else:
                shift = 128 - (immh+immb)
            if q == 0b0:
                width_spec = IFS_8B
            else:
                width_spec = IFS_16B
        elif immh & 0b0100 == 0b0100:
            if mnem != 'sri':
                shift = (immh+immb) - 32
            else:
                shift = 64 - (immh+immb)
            if q == 0b0:
                 width_spec = IFS_4H
            else:
                width_spec = IFS_8H
        elif immh & 0b0010 == 0b0010:
            if mnem != 'sri':
                shift = (immh+immb) - 16
            else:
                shift = 32 - (immh+immb)
            if q == 0b0:
                width_spec = IFS_2S
            else:
                width_spec = IFS_4S
        elif immh == 0b0001:
            if mnem != 'sri':
                shift = (immh+immb) - 8
            else:
                shift = 16 - (immh+immb)
            if q == 0b0:
                width_spec = 'RESERVED'
            else:
                width_spec = IFS_2D
        else:
            pass
            #FIXME see modified immediate?
        olist = (
            A64RegOper(rd, va, oflags=width_spec),
            A64RegOper(rn, va, oflags=width_spec),
            #FIXME shift = variable shift specified above
        )
    elif opc & 0b11000 == 0b10000:
        if immh & 0b1000 == 0b1000:
            width_spec = 'RESERVED'
            width_spec2 = 'RESERVED'
            shift = 'RESERVED'
        elif immh &0b0100 == 0b0100:
            width_spec2 = IFS_2D
            if opc & 0x4 == 0b00000:
                shift = 64 - (immh+immb)
            else:
                shift = (immh+immb) - 32
            if q == 0b0:
                width_spec = IFS_2S
            else:
                width_spec = IFS_4S
        elif immh & 0b0010 == 0b0010:
            width_spec2 = IFS_4S
            if opc & 0x4 == 0b00000:
                shift = 32 - (immh+immb)
            else:
                shift = (immh+immb) - 16
            if q == 0b0:
                width_spec = IFS_4H
            else:
                width_spec = IFS_8H
        elif immh == 0b0001:
            width_spec2 = IFS_8H
            if opc & 0x4 == 0b00000:
                shift = 16 - (immh+immb)
            else:
                shift = (immh+immb) - 8
            if q == 0b0:
                width_spec = IFS_8B
            else:
                width_spec = IFS_16B
        else:
            #FIXME see AdvSIMD modified immediate?
            pass
        if opc & 0x4 == 0b00000:
            olist = (
                A64RegOper(rd, va, oflags=width_spec),
                A64RegOper(rn, va, oflags=width_spec2),
                #FIXME shift, variable shift specified above
            )
            mnem = 'shr'
            opcode = INS_SHR
            iflags |= IF_N
            if opc & 0x1 == 0b1:
                iflags |= IFP_R
            if u == 0b0:
                if opc & 0x2 == 0b00010:
                    iflags |= IFP_SQ
            else:
                if opc & 0x2 == 0b00010:
                    iflags |= IFP_UQ
                else:
                    iflags |= IFP_SQ
                    iflags |= IF_U
        else:
            olist = (
                A64RegOper(rd, va, oflags=width_spec2),
                A64RegOper(rn, va, oflags=width_spec),
                #FIXME shift, variable shift specified above
            )
            mnem = 'shl'
            opcode = INS_SHL
            iflags |= IF_L
            if u == 0b0:
                iflags |= IFP_S
            else:
                iflags |= IFP_U
    else:
        mnem = 'cvt'
        opcode = INS_CVT
        #FIXME
        if immh & 0b1000 == 0b1000:
            fbits = 128 - (immh+immb)
            if q == 0b0:
                width_spec = 'RESERVED'
            else:
                width_spec = IFS_2D
        elif immh & 0b0100 == 0b0100:
            fbits = 64 - (immh+immb)
            if q == 0b0:
                width_spec = IFS_2S
            else:
                width_spec = IFS_4S
        elif immh == 0b0000:
            pass
            #FIXME see AdvSIMD modified immediate
        else:
            width_spec = 'RESERVED'
            fbits = 128 - (immh + immb)
        olist = (
            A64RegOper(rd, va, oflags=width_spec),
            A64RegOper(rn, va, oflags=width_spec),
            #FIXME fractional bits?
        )
        if opc & 0x7 == 0b100:
            iflags |= IF_F
            if u == 0b0:
                iflags |= IFP_S
            else:
                iflags |= IFP_U
        elif opc & 0x7 == 0b111:
            iflags |= IFP_F
            iflags |= IF_Z
            if u == 0b0:
                iflags |= IF_S
            else:
                iflags |= IF_U
        else:
            return p_undef(opval, va)

    return opcode, mnem, olist, iflags, 0
        

def p_simd_tbl_tbx(opval, va):
    '''
    AdvSIMD TBL/TBX
    '''
    q = opval >> 30 & 0x1
    op2 = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    length = opval >> 13 & 0x3
    op = opval >> 12 & 0x1
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    if op2 == 0b00:
        #FIXME mnem, opcode choices w/ iflags           # REGISTERS ARE F*D UP.  size can't equal strings
        if op == 0b0:
            mnem = 'tbl'
            opcode = INS_TBL
        else:
            mnem = 'tbx'
            opcode = INS_TBX
        if q == 0b0:
            regsize = '8B'
        else:
            regsize = '16B'
        if length == 0b00:
            olist = (
                A64RegOper(rd, va, oflags=regsize),
                A64RegOper(rn, va, oflags=IFS_16B),
                A64RegOper(rm, va, oflags=regsize),
            )
        elif length == 0b01:
            olist = (
                A64RegOper(rd, va, oflags=regsize),
                A64RegOper(rn, va, oflags=IFS_16B),
                A64RegOper((rn + 1) % 32, va, oflags=IFS_16B),
                A64RegOper(rm, va, oflags=regsize),
            )            
        elif length == 0b10:
            olist = (
                A64RegOper(rd, va, oflags=regsize),
                A64RegOper(rn, va, oflags=IFS_16B),
                A64RegOper((rn + 1) % 32, va, oflags=IFS_16B),
                A64RegOper((rn + 2) % 32, va, oflags=IFS_16B),
                A64RegOper(rm, va, oflags=regsize),
            ) 
        else:
            olist = (
                A64RegOper(rd, va, oflags=regsize),
                A64RegOper(rn, va, oflags=IFS_16B),
                A64RegOper((rn + 1) % 32, va, oflags=IFS_16B),
                A64RegOper((rn + 2) % 32, va, oflags=IFS_16B),
                A64RegOper((rn + 3) % 32, va, oflags=IFS_16B),
                A64RegOper(rm, va, oflags=regsize),
            ) 
    else:
        return p_undef(opval, va)

    return opcode, mnem, olist, 0, 0

def p_simd_zip_uzp_trn(opval, va):
    '''
    AdvSIMD ZIP/UZP/TRN
    '''
    q = opval >> 30 & 0x1
    size = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    opc = opval >> 12 & 0x7
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    sizeq = size + q

    opcode, mnem = zip_uzp_trn_table[opc]
    if opcode != IENC_UNDEF:
        size1 = size+q
        olist = (
            A64RegOper(rd, va, size=t_table[sizeq]),
            A64RegOper(rn, va, size=t_table[sizeq]),
            A64RegOper(rm, va, size=t_table[sizeq]),
        )
    else:
        olist = (
            A64ImmOper(opval),
        )

    return opcode, mnem, olist, 0, 0


zip_uzp_trn_table = (
    (IENC_UNDEF, 'undefined instruction'),
    (INS_UZP1, 'uzp1'),
    (INS_TRN1, 'trn1'),
    (INS_ZIP1, 'zip1'),
    (IENC_UNDEF, 'undefined instruction'),
    (INS_UZP2, 'uzp2'),
    (INS_TRN2, 'trn2'),
    (INS_ZIP2, 'zip2'),
)

def p_simd_ext(opval, va):
    '''
    AdvSIMD EXT
    '''
    q = opval >> 30 & 0x1
    op2 = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    imm4 = opval >> 11 & 0xf
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    iflags = 0

    if op2 == 0b00:
        if q == 0b0:
            oflag = IFS_8B
            size = 8
            if imm4[3] == 0b0:
                index = imm4[0:2]
            else:
                index = 'RESERVED'
        else:
            oflag = IFS_16B
            size = 16
            index = imm4
        olist = (
            A64RegOper(rd, va, oflags=regsize),
            A64RegOper(rn, va, oflags=regsize),
            A64RegOper(rm, va, oflags=regsize),
            A64ImmOper(index, va=va),
        )
        return INS_EXT, 'ext', olist, 0, 0
    else:
        return p_undef(opval, va)

    return opcode, mnem, olist, iflags, 0


def p_simd_scalar_three_same(opval, va):
    '''
    AdvSIMD scalar three same
    '''
    iflags = 0
    u = opval >> 29 & 0x1
    size = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    opc = opval >> 11 & 0x1f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    subopc = opc & 0b11000

    if subopc == 0b00000:
        if opc & 0b00010 == 0b00000:
            if opc & 0b00100 == 0b00000:
                mnem = 'add'
                opcode = INS_ADD
            else:
                mnem = 'sub'
                opcode = INS_SUB
            if u == 0b0:
                iflags |= IFP_SQ
            else:
                iflags |= IFP_UQ
            width_spec = bhsd_table[size]
        else:
            mnem = 'cm'
            opcode = INS_CM
            iflags |= three_same_cm_table[opval & 0x1][u]
            if size == 0b11:
                width_spec = 'D'
            else:
                width_spec = 'RESERVED'
    elif subopc == 0b01000:
        if opc & 0x4 == 0b100:
            return p_undef(opval, va)
        mnem = 'shl'
        opcode = INS_SHL
        if opc & 0x1 == 0b0:
            if size == 0b11:
                width_spec = 'D'
            else:
                width_spec = 'RESERVED'                
            if u == 0b0:
                iflags |= IFP_S
            else:
                iflags |= IFP_U
        else:
            width_spec = bhsd_table[size]
            if u == 0b0:
                iflags |= IFP_SQ
            else:
                iflags |= IFP_UQ
        if opc & 0x2 == 0b10:
            iflags |= IFP_R
    elif subopc == 0b10000:
        if opc & 0x7 == 0b00000:
            if u == 0b0:
                mnem = 'add'
                opcode = INS_ADD
            else:
                mnem = 'sub'
                opcode = INS_SUB
            if size == 0b11:
                width_spec = 'D'
            else:
                width_spec = 'RESERVED'
        elif opc & 0x7 == 0b00001:
            mnem = 'cm'
            opcode = INS_CM
            if u == 0b0:
                iflags |= IF_TST
            else:
                iflags |= IF_EQ
            if size == 0b11:
                width_spec = 'D'
            else:
                width_spec = 'RESERVED'
        elif opc & 0x7 == 0b00110:
            opcode = INS_MUL
            mnem = 'mul'
            iflags |= IFP_SQ
            if u == 0b1:
                iflags |= IFP_R
            iflags |= IFP_D
            iflags |= IF_H
            width_spec = three_diff_table[size][1]
        else:
            return p_undef(opval, va)
    else:
        iflags |= IFP_F
        if size & 0b01 == 0b00:
            width_spec = 'S'
        else:
            width_spec = 'D'
        if opc & 0b00110 == 0b00100:
            if opc & 0x1 == 0b0:
                mnem = 'cm'
                opcode = INS_CM
            else:
                mnem = 'ac'
                opcode = INS_AC
            if size & 0b10 == 0b00:
                if u == 0b0:
                    iflags |= IF_EQ
                else:
                    iflags |= IF_GE
            else:
                if u == 0b0:
                    return p_undef(opval, va)
                else:
                    iflags |= IF_GT
        elif u == 0b1:
            if size & 0b10 == 0b10 and opc & 0x7 == 0b010:
                mnem = 'abd'
                opcode = INS_ABD
            else:
                return p_undef(opval, va)
        else:
            if opc & 0x7 == 0b00111:
                iflags |= IF_S
                if size & 0b10 == 0b00:
                    mnem = 'recp'
                    opcode = INS_RECP
                else:
                    iflags |= IFP_R
                    mnem = 'sqrt'
                    opcode = INS_SQRT
            elif opc & 0x7 == 0b00011:
                if size & 0b10 == 0b00:
                    mnem = 'mul'
                    opcode = INS_MUL
                    iflags |= IF_X
                else:
                    return p_undef(opval, va)
            else:
                return p_undef(opval, va)
    olist = (
        A64RegOper(rd, va, size=width_spec),
        A64RegOper(rn, va, size=width_spec),
        A64RegOper(rm, va, size=width_spec),
    )

    return opcode, mnem, olist, iflags, 0

three_same_cm_table = (
    (IF_GT, IF_HI),
    (IF_GE, IF_HS),
)

def p_simd_scalar_three_diff(opval, va):
    '''
    AdvSIMD scalar three different
    '''
    u = opval >> 29 & 0x1
    size = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    opc = opval >> 12 & 0xf
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    iflags = 0
    
    if u == 0b0:
        iflags |= IFP_SQ
        iflags |= IFP_D
        iflags |= IF_L
        width_spec = three_diff_table[size][0]
        width_spec1 = three_diff_table[size][1]
        olist = (
            A64RegOper(rd, va, size=width_spec),
            A64RegOper(rn, va, size=width_spec2),
            A64RegOper(rm, va, size=width_spec2),
        )
        if opc == 0b1001:
            opcode = INS_ML
            mnem = 'ml'
            iflags |= IF_A
        elif opc == 0b1011:
            opcode = INS_ML
            mnem = 'ml'
            iflags |= IF_S            
        elif opc == 0b1101:
            opcode = INS_MUL
            mnem = 'mul'
        else:
            return p_undef(opval, va)
    else:
        return p_undef(opval, va)

    return opcode, mnem, olist, iflags, 0


three_diff_table = (
    ('RESERVED', 'RESERVED'),
    ('S', 'H'),
    ('D', 'S'),
    ('RESERVED', 'RESERVED'),
)

def p_simd_scalar_tworeg_misc(opval, va):
    '''
    AdvSIMD scalar two-reg misc
    '''

    iflags = 0
    u = opval >> 29 & 0x1
    size = opval >> 22 & 0x3
    opc = opval >> 12 & 0x1f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    if opc & 0b11100 == 0b00000:
        mnem = 'add'
        opcode = INS_ADD
        #FIXME unsigned and signed clash
        if u == 0b0:
            iflags |= IFP_SUQ
        else:
            iflags |= IFP_USQ
    elif opc & 0x3 == 0b11 and opc & 0b10000 == 0b00000:
        if u == 0b0:
            opcode = INS_ABS
            mnem = 'abs'
        else:
            opcode = INS_NEG
            mnem = 'neg'
        if opc & 0b01100 == 0b00100:
            iflags |= IFP_SQ
            olist = (
                A64RegOper(rd, va, size=bhsd_table[size]),
                A64RegOper(rn, va, size=bhsd_table[size]),
            )
        elif opc & 0b01100 == 0b01000:
            if size == 0b11:
                width_spec = 'D'
            else:
                width_spec = 'RESERVED'
            olist = (
                A64RegOper(rd, va, size=width_spec),
                A64RegOper(rn, va, size=width_spec),
            )
        else:
            return p_undef(opval, va)
    elif opc & 0b11000 == 0b01000:
        opcode = INS_CM
        mnem = 'cm'
        if opc & 0b00100 == 0b00100:
            iflags |= IFP_F
            if size & 0b01 == 0b00:
                width_spec = 'S'
            else:
                width_spec = 'D'
        else:
            if size == 0b11:
                width_spec = 'D'
            else:
                width_spec = 'RESERVED'
        iflags |= cm_table[opval & 0x3][u]
        olist = (
            A64RegOper(rd, va, size=width_spec),
            A64RegOper(rn, va, size=width_spec),
            #FIXME #0
        )
    elif opc & 0b11000 == 0b10000:
        subcode = opc & 0b00111
        iflags |= IF_N
        if u == 0b0:
            if subcode == 0b00100:
                mnem = 'xt'
                opcode = INS_XT
                iflags |= IFP_SQ
            else:
                return p_undef(opval, va)
        else:
            if subcode == 0b00010:
                mnem = 'xt'
                opcode = INS_XT
                iflags |= IFP_SQ
                iflags |= IF_U
            elif subcode == 0b00100:
                mnem = 'xt'
                opcode = INS_XT
                iflags |= IFP_UQ
            elif subcode == 0b00110:
                opcode = INS_CVT
                mnem = 'cvt'
                iflags |= IFP_F
                iflags |= IF_X
            else:
                return p_undef(opval, va)
        if subcode == 0b00010 or 0b00100:
            width_spec = bhsd_table[size]
            width_spec2 = bhsd_table[size + 1]
            if size == 0b11:
                width_spec = 'RESERVED'
        else:
            if size & 0b01 == 0b00:
                width_spec = 'RESERVED'
                width_spec2 = 'RESERVED'
            else:
                width_spec = 'S'
                width_spec2 = 'D'               
        olist = (
            A64RegOper(rd, va, size=width_spec),
            A64RegOper(rn, va, size=width_spec2),               
        )
    else:
        if size & 0b10 == 0b00:
            if size & 0b01 == 0b01:
                width_spec = 'S'
            else:
                width_spec = 'D'
            olist = (
                A64RegOper(rd, va, size=width_spec),
                A64RegOper(rn, va, size=width_spec),
            )
            mnem = 'cvt'
            opcode = INS_CVT
            if opc != 0b11101:
                iflags |= IFP_F
                if u == 0b0:
                    iflags |= IF_S
                else:
                    iflags |= IF_U
            else:
                iflags |= IF_F
                if u == 0b0:
                    iflags |= IFP_S
                else:
                    iflags |= IFP_U
            if opc & 0x3 == 0b00010:
                iflags |= IF_N
            elif opc & 0x3 == 0b00011:
                iflags |= IF_M
            elif opc & 0x3 == 0b00100:
                iflags |= IF_A
        else:
            if size & 0b01 == 0b01:
                width_spec = 'S'
            else:
                width_spec = 'D'
            olist = (
                A64RegOper(rd, va, size=width_spec),
                A64RegOper(rn, va, size=width_spec),
            )
            iflags |= IFP_F
            if opc & 0b00100 == 0b00000:
                mnem = 'cvt'
                opcode = INS_CVT
                if u == 0b0:
                    iflags |= IF_S
                else:
                    iflags |= IF_U
                if opc & 0x3 == 0b10:
                    iflags |= IF_P
                elif opc & 0x3 == 0b11:
                    iflags |= IF_Z
                else:
                    return p_undef(opval, va)
            else:
                if opc & 0x3 == 0b01:
                    iflags |= IF_E
                if u == 0b0:
                    mnem = 'recp'
                    opcode = INS_RECP
                    if opc & 0x3 == 0b11:
                        iflags |= IF_X
                    elif opc & 0x3 != 0b01:
                        return p_undef(opval, va)                   
                else:
                    iflags |= IFP_R
                    mnem = 'sqrt'
                    opcode = INS_SQRT
                    
    return opcode, mnem, olist, iflags, 0

bhsd_table = (
    'B',
    'H',
    'S',
    'D',
    'RESERVED',
)

#FIXME maybe
cm_table = (
    (IF_GT, IF_GE),
    (IF_EQ, IF_LE),
    (IF_LT),
)


def p_simd_scalar_pairwise(opval, va):
    '''
    AdvSIMD scalar pairwise
    '''
    u = opval >> 29 & 0x1
    size = opval >> 22 & 0x3
    opc = opval >> 12 & 0x1f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    iflags = IF_P
    if u == 0b0:
        if opc == 0b11011:
            mnem = 'add'
            opcode = INS_ADD
            if size == 0b11:
                width_spec = 'D'
                width_spec2 = IFS_2D
            else:
                width_spec = 'RESERVED'
                width_spec2 = 'RESERVED'
            olist = (
                A64RegOper(rd, va, size=width_spec),
                A64RegOper(rn, va, oflags=width_spec2),
            )
        else:
            return p_undef(opval, va)
    else:
        iflags |= IFP_F
        if opc & 0b11100 == 0b01100:
            if size & 0x1 == 0b0:
                width_spec = 'S'
                width_spec2 = IFS_2S
            else:
                width_spec = 'D'
                width_spec2 = IFS_2D                
            olist = (
                A64RegOper(rd, va, size=width_spec),
                A64RegOper(rn, va, size=width_spec2),
            )
            if size & 0b10 == 0b00:
                if opc & 0x3 == 0b00000:
                    mnem = 'max'
                    opcode = INS_MAX
                    iflags |= IF_NM
                elif opc & 0x3 == 0b00001:
                    mnem = 'add'
                    opcode = INS_ADD
                elif opc & 0x3 == 0b00011:
                    mnem = 'max'
                    opcode = INS_MAX
                else:
                    return p_undef(opval, va)
            else:
                mnem = 'min'
                opcode = INS_MIN
                if opc & 0x3 == 0b00000:
                    iflags |= IF_NM
                elif opc & 0x3 != 0b00011:
                    return p_undef(opval, va)
        else:
            return p_undef(opval, va)

    return opcode, mnem, olist, iflags, 0


def p_simd_scalar_copy(opval, va):
    '''
    AdvSIMD scalar copy
    '''
    op = opval >> 29 & 0x1
    imm5 = opval >> 16 & 0x1f
    imm4 = opval >> 11 & 0xf
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    #FIXME width_spec
    if op == 0b0 and imm4 == 0b0000:
        mnem = 'dup'
        opcode =  INS_DUP
        if imm5 & 0b00001 == 0b00001:
            width_spec = 'B'
            index = imm5[:4]
        elif imm5 & 0b00010 == 0b00010:
            width_spec = 'H'
            index = imm5[:3]
        elif imm5 & 0b00100 == 0b00100:
            width_spec = 'S'
            index = imm5[:2]
        elif imm5 & 0b01000 == 0b01000:
            width_spec = 'D'
            index = imm5[:1]
        else:
            width_spec = 'RESERVED'
            index = 'RESERVED'
        olist = (
            A64RegOper(rd, va, size=width_spec),
            A64RegOper(rn, va, size=width_spec),
            A64ImmOper(index, va=va), #FIXME probably wrong, slicing
        )
    else:
        return p_undef(opval, va)

    return opcode, mnem, olist, 0, 0

        
def p_simd_scalar_ie(opval, va):
    '''
    AdvSIMD scalar x indexed element
    '''
    iflags = 0
    u = opval >> 29 & 0x1
    size = opval >> 22 & 0x3
    l = opval >> 21 & 0x1
    m = opval >> 20 & 0x1
    rm = opval >> 16 & 0xf
    opc = opval >> 12 & 0xf
    h = opval >> 11 & 0x1
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    if opc & 0b0010 == 0b0000:
        if size & 0x1 == 0b0:
            width_spec = 'S'
            index = h + l
        else:
            width_spec = 'D'
            if l == 0b0:
                index = h
            else:
                index = 'RESERVED'
        olist = (
            A64RegOper(rd, va, size=width_spec),
            A64RegOper(rn, va, size=width_spec),
            A64RegOper(m+rm, va, size=width_spec),
            A64ImmOper(index, va=va), #FIXME probably wrong
        )
    else:
        if size == 0b00:
            width_spec = 'RESERVED'
            width_spec2 = 'RESERVED'
            vm = 'RESERVED'
            index = 'RESERVED'
        elif size == 0b01:
            width_spec = 'S'
            width_spec2 = 'H'
            vm = 0 + rm
            index = h + l + m
        elif size == 0b10:
            width_spec = 'D'
            width_spec2 = 'S'
            vm = m + rm
            index = h + l
        else:
            width_spec = 'RESERVED'
            width_spec2 = 'RESERVED'
            vm = 'RESERVED'
            index = 'RESERVED'
        olist = (
            A64RegOper(rd, va, size=width_spec),
            A64RegOper(rn, va, size=width_spec2),
            A64RegOper(vm, va, size=width_spec2),
            A64ImmOper(index, va), #FIXME probably wrong
        )

    if u == 0b0:
        subopc = opc & 0b1100
        if subopc != 0b1100:
            if opc & 0x3 == 0b01:
                iflags |= IFP_F
            elif opc & 0x3 == 0b11:
                iflags |= IFP_SQ
                iflags |= IFP_D
                iflags |= IF_L
            else:
                return p_undef(opval, va)
        if subopc == 0b0000:
            mnem = 'mla'
            opcode = INS_MLA
        elif subopc == 0b0100:
            mnem = 'mls'
            opcode = INS_MLS
        elif subopc == 0b1000:
            mnem = 'mul'
            opcode = INS_MUL
        else:
            mnem = 'mul'
            opcode = INS_MUL
            iflags |= IFP_SQ
            iflags |= IFP_D
            iflags |= IF_H
            if opc & 0x3 == 0b01:
                iflags |= IFP_R
    else:
        if opc == 0b1001 and size & 0b10 == 0b10:
            iflags |= IF_X
            iflags |= IFP_F
            opcode = INS_MUL
        else:
            return p_undef(opval, va)

    return opcode, mnem, olist, iflags, 0

        
def p_simd_scalar_shift_imm(opval, va):
    '''
    AdvSIMD scalar shift by immediate
    '''
    iflags = 0
    u = opval >> 29 & 0x1
    immh = opval >> 19 & 0xf
    immb = opval >> 16 & 0x7
    opc = opval >> 11 & 0x1f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    if immh == 0b0000:
        return p_undef(opval, va)

    if opc & 0b11000 == 0b00000:
        if immh & 0b1000 == 0b0:
            width_spec = 'RESERVED'
            shift = 'RESERVED'
        else:
            width_spec = 8
            shift = 128-(immh+immb)
        olist = (
            A64RegOper(rd, va, size=width_spec),
            A64RegOper(rn, va, size=width_spec),
            #FIXME shift = variable shift specified above
        )
        if u == 0b0:
            iflags |= IFP_S
        else:
            iflags |= IFP_U
        if opc & 0b00011== 0b00000:
            mnem = 'shr'
            opcode = INS_SHR
        else:
            mnem = 'sra'
            opcode = INS_SRA
        if opcode & 0b00100 == 0b00100:
            iflags |= IFP_R
        
    elif opc & 0b11000 == 0b01000:
        if opc == 0b01000:
            if u == 0b0:
                return p_undef(opval, va)
            else:
                mnem = 'sri'
                opcode = INS_SRI
                if immh & 0b1000 == 0b0:
                    width_spec = 'RESERVED'
                    shift = 'RESERVED'
                else:
                    width_spec = 8
                    shift = 128-(immh+immb)
        elif opc == 0b01010:
            if u == 0b0:
                mnem = 'shl'
                opcode = INS_SHL
            else:
                mnem = 'sli'
                opcode = INS_SLI
            if immh & 0b1000 == 0b0:
                width_spec = 'RESERVED'
                shift = 'RESERVED'
            else:
                width_spec = 8
                shift = (immh+immb) - 64
        elif opc == 0b01100:
            if u == 0b0:
                return p_undef(opval, va)
            else:
                mnem = 'shl'
                opcode = INS_SHL
                iflags |= IF_U
                iflags |= IFP_SQ
                if immh & 0b1000 == 0b1000:
                    width_spec = 'D'
                    shift = (immh+immb)-64
                elif immh & 0b0100 == 0b0100:
                    width_spec = 'S'
                    shift = (immh+immb)-32
                elif immh & 0b0010 == 0b0010:
                    width_spec = 'H'
                    shift = (immh+immb)-16
                elif immh == 0b0001:
                    width_spec = 'B'
                    shift = (immh+immb)-8
                else:
                    width_spec = 'RESERVED'
                    shift = 'RESERVED'
        elif opc == 0b01110:
            mnem = 'shl'
            opcode = INS_SHL
            if u == 0b0:
                iflags |= IFP_SQ
            else:
                iflags |= IFP_UQ
            if immh & 0b1000 == 0b1000:
                width_spec = 'D'
                shift = (immh+immb)-64
            elif immh & 0b0100 == 0b0100:
                width_spec = 'S'
                shift = (immh+immb)-32
            elif immh & 0b0010 == 0b0010:
                width_spec = 'H'
                shift = (immh+immb)-16
            elif immh == 0b0001:
                width_spec = 'B'
                shift = (immh+immb)-8
            else:
                width_spec = 'RESERVED'
                shift = 'RESERVED'
        else:
            return p_undef(opval, va)
        olist = (
            A64RegOper(rd, va, size=width_spec),
            A64RegOper(rn, va, size=width_spec),
            #FIXME shift = variable shift specified above
        )
    elif opc & 0b11000 == 0b10000:
        #FIXME
        if immh == 0b0000:
            width_spec = 'RESERVED'
            width_spec2 = 'RESERVED'
            shift = 'RESERVED'
        elif immh == 0b0001:
            width_spec = 'B'
            width_spec2 = 'H'
            shift = 16 - (immh+immb)
        elif immh & 0b1110 == 0b0010:
            width_spec = 'H'
            width_spec2 = 'S'
            shift = 32 - (immh+immb)
        elif immh & 0b1100 == 0b0100:
            width_spec = 'S'
            width_spec2 = 'D'
            shift = 64 - (immh+immb)
        else:
            width_spec = 'RESERVED'
            width_spec2 = 'RESERVED'
            shift = 'RESERVED'
        olist = (
            A64RegOper(rd, va, size=width_spec),
            A64RegOper(rn, va, oflags=width_spec2),
            #FIXME shift specified above
        )
        mnem = 'shr'
        opcode = INS_SHR
        iflags |= IF_N
        if opc & 0b1 == 0b1:
            iflags |= IFP_R
        if opval >> 1 & 0b1 == 0b0:
            iflags |= IF_U
            iflags |= IFP_SQ
        else:
            if u == 0b0:
                iflags |= IFP_SQ
            else:
                iflags |= IFP_UQ
    else:
        mnem = 'cvt'            # FIXME: NEEDS WORK
        opcode = INS_CVT
        #FIXME
        if immh & 0b1100 == 0b0000:
            width_spec = 'RESERVED'
            fbits = 'RESERVED'
        elif immh & 0b1100 == 0b0100:
            width_spec = 'S'
            fbits = 64 - (immh+immb)
        else:
            width_spec = 'D'
            fbits = 128 - (immh + immb)
        olist = (
            A64RegOper(rd, va, size=size),
            A64RegOper(rn, va, size=size),
            #FIXME fractional bits?
        )
        if opc & 0x7 == 0b100:
            iflags |= IF_F
            if u == 0b0:
                iflags |= IFP_S
            else:
                iflags |= IFP_U
        elif opc & 0x7 == 0b111:
            iflags |= IFP_F
            iflags |= IF_Z
            if u == 0b0:
                iflags |= IF_S
            else:
                iflags |= IF_U
        else:
            return p_undef(opval, va)

    return opcode, mnem, olist, iflags, 0
            
        
def p_crypto_aes(opval, va):
    '''
    Crypto AES
    '''
    size = opval >> 22 & 0x3
    opc = opval >> 12 & 0x1f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f
    opcode, mnem = aes_table[opc & 0x3]
    olist = (
        A64RegOper(rd, va, size=16),
        A64RegOper(rn, va, size=16),
    )
    if size != 0b00 or opc & 0b11100 != 0b00100:
        return p_undef(opval, va)

    return opcode, mnem, olist, 0, 0

aes_table = (
    (INS_AESE, 'aese'),
    (INS_AESD, 'aesd'),
    (INS_AESMC, 'aesmc'),
    (INS_AESIMC, 'aesimc'),
)


def p_crypto_three_sha(opval, va):
    '''
    Crypto three-reg SHA
    '''
    size = opval >> 22 & 0x3
    rm = opval >> 16 & 0x1f
    opc = opval >> 12 & 0x7
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    opcode, mnem = crypto_3sha_table[opc]

    if opc & 0b100 == 0b100 or opc == 0b011:
        olist = (
            A64RegOper(rd, va, size=16),
            A64RegOper(rn, va, size=16),
            A64RegOper(rm, va, size=16),
        )
    else:
        olist = (
            A64RegOper(rd, va, size=16),
            A64RegOper(rn, va, size=4),
            A64RegOper(rm, va, size=16),
        )

    if size != 0b00 or opc == 0b111:
        return p_undef(opval, va)

        
    return opcode, mnem, olist, 0, 0


crypto_3sha_table = (
    (INS_SHA1C, 'sha1c'),
    (INS_SHA1P, 'sha1p'),
    (INS_SHA1M, 'sha1m'),
    (INS_SHA1SU0, 'sha1su0'),
    (INS_SHA256H, 'sha256h'),
    (INS_SHA256H2, 'sha256h2'),
    (INS_SHA256SU1, 'sha256su1'),
)


def p_crypto_two_sha(opval, va):
    '''
    Crypto two-reg SHA
    '''
    size = opval >> 22 & 0x3
    opc = opval >> 12 & 0x1f
    rn = opval >> 5 & 0x1f
    rd = opval & 0x1f

    if opc == 0b00000:
        mnem = 'sha1h'
        opcode = INS_SHA1H
        olist = (
            A64RegOper(rd, va, size=4),
            A64RegOper(rn, va, size=4),
        )
    elif opc == 0b00001:
        mnem = 'sha1su1'
        opcode = INS_SHA1SU1
        olist = (
            A64RegOper(rd, va, size=16),
            A64RegOper(rn, va, size=16),
        )
    elif opc == 0b00010:
        mnem = 'sha256su0'
        opcode = INS_SHA256SU0
        olist = (
            A64RegOper(rd, va, size=16),
            A64RegOper(rn, va, size=16),
        )
    else:
        return p_undef(opval, va)

    if size != 0b00:
        return p_undef(opval, va)

    return opcode, mnem, olist, 0, 0
    

def p_sme_outer_product_64_bit(opval, va):  pass
def p_sme_fp_outer_product_32_bit(opval, va):   pass
def p_sme2_binary_outer_product_32_bit(opval, va):  pass
def p_sme_integer_outer_product_32_bit(opval, va):  pass
def p_sme2_multi_vector_memory_contiguous(opval, va):   pass
def p_sme2_multi_vector_memory_strided(opval, va):  pass
def p_sme_move_into_array(opval, va):   pass
def p_sme_move_from_array(opval, va):   pass
def p_sme_add_vector_to_array(opval, va):   pass
def p_sme_zero(opval, va):  pass
def p_sme2_zero_lookup_table(opval, va):    pass
def p_sme2_move_lookup_table(opval, va):    pass
def p_sme2_e0pand_lookup_table_contiguous(opval, va):   pass
def p_sme2_multi_vector_inde0ed_one_register(opval, va):    pass
def p_sme2_multi_vector_inde0ed_two_registers(opval, va):   pass
def p_sme2_multi_vector_inde0ed_four_registers(opval, va):  pass
def p_sme2_multi_vector_sve_select(opval, va):  pass
def p_sme2_multi_vector_sve_constructive_binary(opval, va): pass
def p_sme2_multi_vector_sve_constructive_unary(opval, va):  pass
def p_sme2_multi_vector_multiple_vectors_sve_destructive_two_registers(opval, va):  pass
def p_sme2_multi_vector_multiple_vectors_sve_destructive_four_registers(opval, va): pass
def p_sme2_multi_vector_multiple_and_single_sve_destructive_two_registers(opval, va):   pass
def p_sme2_multi_vector_multiple_and_single_sve_destructive_four_registers(opval, va):  pass
def p_sme2_multi_vector_multiple_and_single_array_vectors(opval, va):   pass
def p_sme2_multi_vector_multiple_array_vectors_two_registers(opval, va):    pass
def p_sme2_multi_vector_multiple_array_vectors_four_registers(opval, va):   pass
def p_sme_memory(opval, va):    pass

def p_undef(opval, va):
    '''
    Undefined encoding family
    '''
    # FIXME: make this an actual opcode with the opval as an imm oper
    #raise envi.InvalidInstruction(
    #        mesg="p_undef: invalid instruction (by definition in ARM spec)",
    #        bytez=struct.pack("<I", opval), va=va)
    opcode = IENC_UNDEF
    mnem = "undefined instruction"
    olist = (
        A64ImmOper(opval),
    )
        
    return (opcode, mnem, olist, 0, 0)


'''
ienc_parsers_tmp will be put into a tuple that will contain all iencs and their corresponding function
'''
ienc_parsers_tmp = [None for x in range(IENC_MAX)]

ienc_parsers_tmp[IENC_DATA_SIMD] = p_data_simd
ienc_parsers_tmp[IENC_LS_EXCL] = p_ls_excl
ienc_parsers_tmp[IENC_LS_NAPAIR_OFFSET] = p_ls_napair_offset
ienc_parsers_tmp[IENC_LS_REGPAIR_POSTI] = p_ls_regpair
ienc_parsers_tmp[IENC_LS_REGPAIR_OFFSET] = p_ls_regpair
ienc_parsers_tmp[IENC_LS_REGPAIR_PREI] = p_ls_regpair
ienc_parsers_tmp[IENC_LOG_SHFT_REG] = p_log_shft_reg
ienc_parsers_tmp[IENC_ADDSUB_SHFT_REG] = p_addsub_shft_reg
ienc_parsers_tmp[IENC_ADDSUB_EXT_REG] = p_addsub_ext_reg
ienc_parsers_tmp[IENC_SIMD_LS_MULTISTRUCT] = p_simd_ls_multistruct
ienc_parsers_tmp[IENC_SIMD_LS_MULTISTRUCT_POSTI] = p_simd_ls_multistruct_posti
ienc_parsers_tmp[IENC_SIMD_LS_ONESTRUCT] = p_simd_ls_onestruct
ienc_parsers_tmp[IENC_SIMD_LS_ONESTRUCT_POSTI] = p_simd_ls_onestruct_posti
ienc_parsers_tmp[IENC_PC_ADDR] = p_pc_addr
ienc_parsers_tmp[IENC_ADDSUB_IMM] = p_addsub_imm
ienc_parsers_tmp[IENC_LOG_IMM] = p_log_imm
ienc_parsers_tmp[IENC_MOV_WIDE_IMM] = p_mov_wide_imm
ienc_parsers_tmp[IENC_BITFIELD] = p_bitfield
ienc_parsers_tmp[IENC_EXTRACT] = p_extract
ienc_parsers_tmp[IENC_CMP_BRANCH_IMM] = p_cmp_branch_imm
ienc_parsers_tmp[IENC_BRANCH_UNCOND_IMM] = p_branch_uncond_imm
ienc_parsers_tmp[IENC_BRANCH_COND_IMM] = p_branch_cond_imm
ienc_parsers_tmp[IENC_EXCP_GEN] = p_excp_gen
ienc_parsers_tmp[IENC_SYS] = p_sys
ienc_parsers_tmp[IENC_SME] = p_sme
ienc_parsers_tmp[IENC_TEST_BRANCH_IMM] = p_test_branch_imm
ienc_parsers_tmp[IENC_BRANCH_UNCOND_REG] = p_branch_uncond_reg
ienc_parsers_tmp[IENC_LOAD_REG_LIT] = p_load_reg_lit
ienc_parsers_tmp[IENC_LS_REG_US_IMM] = p_ls_reg_us_imm
ienc_parsers_tmp[IENC_LS_REG_UNSC_IMM] = p_ls_reg_unsc_imm
ienc_parsers_tmp[IENC_LS_REG_IMM_POSTI] = p_ls_reg_imm
ienc_parsers_tmp[IENC_LS_REG_UNPRIV] = p_ls_reg_unpriv
ienc_parsers_tmp[IENC_LS_REG_IMM_PREI] = p_ls_reg_imm
ienc_parsers_tmp[IENC_LS_REG_OFFSET] = p_ls_reg_offset
ienc_parsers_tmp[IENC_LS_ATOMIC_MEM] = p_ls_atomic_mem
ienc_parsers_tmp[IENC_ADDSUB_CARRY] = p_addsub_carry
ienc_parsers_tmp[IENC_COND_CMP_REG] = p_cond_cmp_reg
ienc_parsers_tmp[IENC_COND_CMP_IMM] = p_cond_cmp_imm
ienc_parsers_tmp[IENC_COND_SEL] = p_cond_sel
ienc_parsers_tmp[IENC_DATA_PROC_3] = p_data_proc_3
ienc_parsers_tmp[IENC_DATA_PROC_2] = p_data_proc_2
ienc_parsers_tmp[IENC_DATA_PROC_1] = p_data_proc_1
ienc_parsers_tmp[IENC_FP_FP_CONV] = p_fp_fp_conv
ienc_parsers_tmp[IENC_FP_COND_COMPARE] = p_fp_cond_compare
ienc_parsers_tmp[IENC_FP_DP2] = p_fp_dp2
ienc_parsers_tmp[IENC_FP_COND_SELECT] = p_fp_cond_select
ienc_parsers_tmp[IENC_FP_IMMEDIATE] = p_fp_immediate
ienc_parsers_tmp[IENC_FP_COMPARE] = p_fp_compare
ienc_parsers_tmp[IENC_FP_DP1] = p_fp_dp1
ienc_parsers_tmp[IENC_FP_INT_CONV] = p_fp_int_conv
ienc_parsers_tmp[IENC_FP_DP3] = p_fp_dp3
ienc_parsers_tmp[IENC_SIMD_THREE_SAME] = p_simd_three_same
ienc_parsers_tmp[IENC_SIMD_THREE_DIFF] = p_simd_three_diff
ienc_parsers_tmp[IENC_SIMD_TWOREG_MISC] = p_simd_tworeg_misc
ienc_parsers_tmp[IENC_SIMD_ACROSS_LANES] = p_simd_across_lanes
ienc_parsers_tmp[IENC_SIMD_COPY] = p_simd_copy
ienc_parsers_tmp[IENC_SIMD_VECTOR_IE] = p_simd_vector_ie
ienc_parsers_tmp[IENC_SIMD_MOD_SHIFT_IMM] = p_simd_mod_shift_imm
ienc_parsers_tmp[IENC_SIMD_TBL_TBX] = p_simd_tbl_tbx
ienc_parsers_tmp[IENC_SIMD_ZIP_UZP_TRN] = p_simd_zip_uzp_trn
ienc_parsers_tmp[IENC_SIMD_EXT] = p_simd_ext
ienc_parsers_tmp[IENC_SIMD_SCALAR_THREE_SAME] = p_simd_scalar_three_same
ienc_parsers_tmp[IENC_SIMD_SCALAR_THREE_DIFF] = p_simd_scalar_three_diff
ienc_parsers_tmp[IENC_SIMD_SCALAR_TWOREG_MISC] = p_simd_scalar_tworeg_misc
ienc_parsers_tmp[IENC_SIMD_SCALAR_PAIRWISE] = p_simd_scalar_pairwise
ienc_parsers_tmp[IENC_SIMD_SCALAR_COPY] = p_simd_scalar_copy
ienc_parsers_tmp[IENC_SIMD_SCALAR_IE] = p_simd_scalar_ie
ienc_parsers_tmp[IENC_SIMD_SCALAR_SHIFT_IMM] = p_simd_scalar_shift_imm
ienc_parsers_tmp[IENC_CRPYTO_AES] = p_crypto_aes
ienc_parsers_tmp[IENC_CRYPTO_THREE_SHA] = p_crypto_three_sha
ienc_parsers_tmp[IENC_CRYPTO_TWO_SHA] = p_crypto_two_sha
ienc_parsers_tmp[ IENC_SME_OUTER_PRODUCT_64_BIT] = p_sme_outer_product_64_bit
ienc_parsers_tmp[ IENC_SME_FP_OUTER_PRODUCT_32_BIT] = p_sme_fp_outer_product_32_bit
ienc_parsers_tmp[ IENC_SME2_BINARY_OUTER_PRODUCT_32_BIT] = p_sme2_binary_outer_product_32_bit
ienc_parsers_tmp[ IENC_SME_INTEGER_OUTER_PRODUCT_32_BIT] = p_sme_integer_outer_product_32_bit
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_MEMORY_CONTIGUOUS] = p_sme2_multi_vector_memory_contiguous
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_MEMORY_STRIDED] = p_sme2_multi_vector_memory_strided
ienc_parsers_tmp[ IENC_SME_MOVE_INTO_ARRAY] = p_sme_move_into_array
ienc_parsers_tmp[ IENC_SME_MOVE_FROM_ARRAY] = p_sme_move_from_array
ienc_parsers_tmp[ IENC_SME_ADD_VECTOR_TO_ARRAY] = p_sme_add_vector_to_array
ienc_parsers_tmp[ IENC_SME_ZERO] = p_sme_zero
ienc_parsers_tmp[ IENC_SME2_ZERO_LOOKUP_TABLE] = p_sme2_zero_lookup_table
ienc_parsers_tmp[ IENC_SME2_MOVE_LOOKUP_TABLE] = p_sme2_move_lookup_table
ienc_parsers_tmp[ IENC_SME2_E0PAND_LOOKUP_TABLE_CONTIGUOUS] = p_sme2_e0pand_lookup_table_contiguous
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_INDE0ED_ONE_REGISTER] = p_sme2_multi_vector_inde0ed_one_register
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_INDE0ED_TWO_REGISTERS] = p_sme2_multi_vector_inde0ed_two_registers
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_INDE0ED_FOUR_REGISTERS] = p_sme2_multi_vector_inde0ed_four_registers
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_SVE_SELECT] = p_sme2_multi_vector_sve_select
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_SVE_CONSTRUCTIVE_BINARY] = p_sme2_multi_vector_sve_constructive_binary
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_SVE_CONSTRUCTIVE_UNARY] = p_sme2_multi_vector_sve_constructive_unary
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_MULTIPLE_VECTORS_SVE_DESTRUCTIVE_TWO_REGISTERS] = p_sme2_multi_vector_multiple_vectors_sve_destructive_two_registers
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_MULTIPLE_VECTORS_SVE_DESTRUCTIVE_FOUR_REGISTERS] = p_sme2_multi_vector_multiple_vectors_sve_destructive_four_registers
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_MULTIPLE_AND_SINGLE_SVE_DESTRUCTIVE_TWO_REGISTERS] = p_sme2_multi_vector_multiple_and_single_sve_destructive_two_registers
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_MULTIPLE_AND_SINGLE_SVE_DESTRUCTIVE_FOUR_REGISTERS] = p_sme2_multi_vector_multiple_and_single_sve_destructive_four_registers
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_MULTIPLE_AND_SINGLE_ARRAY_VECTORS] = p_sme2_multi_vector_multiple_and_single_array_vectors
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_MULTIPLE_ARRAY_VECTORS_TWO_REGISTERS] = p_sme2_multi_vector_multiple_array_vectors_two_registers
ienc_parsers_tmp[ IENC_SME2_MULTI_VECTOR_MULTIPLE_ARRAY_VECTORS_FOUR_REGISTERS] = p_sme2_multi_vector_multiple_array_vectors_four_registers
ienc_parsers_tmp[ IENC_SME_MEMORY] = p_sme_memory
ienc_parsers_tmp[IENC_UNDEF] = p_udf
ienc_parsers_tmp[IENC_RESERVED] = p_udf


ienc_parsers = tuple(ienc_parsers_tmp)

#------------------------------classes---------------------------------------|







class A64Operand(envi.Operand):
    '''
    Superclass for all types of A64 instruction operands
    '''
    tsize = 8
    def involvesPC(self):
        return False

    def getOperAddr(self, op, emu=None):
        return None


class A64RegOper(A64Operand, envi.RegisterOper):
    '''
    Subclass of A64Operand. X-bit Register operand class (including Zero-Reg)
    '''
    def __init__(self, reg, va=0, oflags=0, size=8):
        if reg == None:
            raise Exception("ArmRegOper: None Reg Type!")
            raise envi.InvalidInstruction(mesg="None Reg Type!",
                    bytez='f00!', va=va)

        self.va = va
        if size != 8 or reg >= REGS_VECTOR_BASE_IDX: 
            reg |= ((8*size) << 16)

        self.reg = reg
        self.oflags = oflags
        self.size = size

    def repr(self, op):
        return rctx.getRegisterName(self.reg)

    def getOperValue(self, op, emu=None):
        if emu is None:
            return None # This operand type requires an emulator
        return emu.getRegister(self.reg)

    def setOperValue(self, op, emu, value):
        emu.setRegister(self.reg, value)

    def render(self, mcanv, op, idx):
        hint = mcanv.syms.getSymHint(op.va, idx)
        if hint is not None:
            mcanv.addNameText(name, typename="registers")
        else:
            name = rctx.getRegisterName(self.reg)
            rname = rctx.getRegisterName(self.reg & envi.RMETA_NMASK)
            mcanv.addNameText(name, name=rname, typename="registers")


class A64RegWithZROper(A64RegOper):
    '''
    Subclass of A64Operand. X-bit Register operand class
    '''
    def __init__(self, reg, va=0, oflags=0, size=8):
        if reg == 31:
            # make this SP
            reg = REG_XZR

        A64RegOper.__init__(self, reg, va, oflags, size)


def extname(exttype):
    return extrepr[exttype]

def extend(val, exttype, shift=0, tgtsz=64):
    '''
    Shifts (if shift > 0)
    Then Extends to tgtsz (in bits)
    Starting size, and whether it's sign-extended are from exttype
    '''
    val <<= shift

    if exttype >= 4:
        # unsigned, do nothing
        return val

    startsz = (2**exttype)   # 0=1, 1=2, 2=4, 3=8
    startsz <<= 3   # * 8 for bits
    startsz += shift
    return e_bits.bsign_extend(val, startsz, tgtsz)


class A64RegExtOper(A64RegOper):
    '''
    Register Extended     <Wm|Xm>{, extend {amount}}
    '''
    def __init__(self, reg, size=8, extendtype = 0b011, shift = 0, va=0, oflags=0):
        A64RegOper.__init__(self, reg, va, oflags, size)
        #if basereg == 31:
        #    # make this SP
        #    basereg = REG_SP
        self.exttype = extendtype
        self.shift = shift

    def render(self, mcanv, op, idx):
        brname = rctx.getRegisterName(self.reg)
        mcanv.addNameText(brname, typename='registers')
        
        if self.exttype != EXT_LSL or (self.exttype == EXT_LSL and self.shift != 0):
            mcanv.addText(', ')
            mcanv.addText(extname(self.exttype))

            if not self.shift == 0:
                mcanv.addText(' #')
                mcanv.addText(str(self.shift))

    def repr(self, op):
        brname = rctx.getRegisterName(self.reg)

        # Hiding extension info only when extension is lsl and amount is 0 
        if self.exttype == EXT_LSL and self.shift == 0:
            out = [ brname, ]
        else:
            if self.shift == 0:
                out = [ brname, ', ', extname(self.exttype)]
            else:
                out = [ brname, ', ', extname(self.exttype), ' #', str(self.shift) ]
        
        return "".join(out)

    def getOperValue(self, op, emu=None):
        if not emu:
            return None

        val = emu.getRegister(self.reg)
        val = extend(val, self.exttype, self.shift)
        val &= 0xffffffff_ffffffff

        return val


def addrToName(mcanv, va):
    sym = mcanv.syms.getSymByAddr(va)
    if sym is not None:
        return repr(sym)
    return "0x%.8x" % va

class A64SysRegOper(A64RegOper):
    '''
    Subclass of A64RegOper, represents system register
    '''

    def __init__(self, op0, op1, crn, crm, op2, va=0, oflags=0, size=8):

        self.encoding = (1 << 15) | (op0 << 14) | (op1 << 11) | (crn << 7) | (crm << 3) | (op2)
        reg = sysregnamedic.get(self.encoding)

        A64RegOper.__init__(self, reg, va, oflags, size)
    
    def repr(self, op):
        # Check for non-standard name
        if self.reg is None:
            return 's' + str(op0) + '_' + str(op1) + '_c' + str(crn) + '_c' + str(crm) + '_' + str(op2)
        return A64RegOper.repr(self, op)
        
    def render(self, mcanv, op, idx):
        # Check for non-standard name
        if self.reg is None:
            regrepr = 's' + str(op0) + '_' + str(op1) + '_c' + str(crn) + '_c' + str(crm) + '_' + str(op2)
            mcanv.addNameText(regrepr)
        else:
            A64RegOper.render(self, mcanv, op, idx)


class A64PSTATEfieldOper(A64Operand):
    '''
    Subclass of A64Operand. PSTATEfield class, only used with msr
    '''

    def __init__(self, op1, op2, crm):
        self.mnem = pstatefield_names.get(op1 << 7 | op2 << 4 | crm, 'undefined')

    def repr(self, op):
        return self.mnem
    
    def render(self, mcanv, op, idx):
        mcanv.addNameText(self.mnem)

class A64ImmOper(A64Operand, envi.ImmedOper):
    '''
    Subclass of A64Operand. Immediate operand class
    '''
    def __init__(self, val=0, shval=0, shtype=S_ROR, va=0, size=8, alwayshex=False):
        #print("A64ImmOper: %r %r %r %r %r" % (val, shval, shtype, va, size))
        self.val = val
        self.shval = shval
        self.shtype = shtype
        self.size = size
        self.alwayshex = alwayshex

    def repr(self, op):
        ival = self.getOperValue(op)
                      
        if ival >= 4096 or self.alwayshex:
            return "#0x%.8x" % ival
        else: return "#" + str(ival)

    def getOperValue(self, op, emu=None):
        return shifters[self.shtype](self.val, self.shval, self.size, emu)

    def render(self, mcanv, op, idx):
        value = self.getOperValue(op)
        hint = mcanv.syms.getSymHint(op.va, idx)
        if hint is not None:
            if mcanv.mem.isValidPointer(value):
                mcanv.addVaText(hint, value)
            else:
                mcanv.addNameText(hint)
        
        elif mcanv.mem.isValidPointer(value): 
            
            if value >= 4096 or self.alwayshex:
                mcanv.addVaText('#0x%.8x' % value, value)
            else:
                mcanv.addVaText('#' + str(value), value)
            
        else:
            if value >= 4096:
                mcanv.addNameText('#0x%.8x' % value)
            else:
                mcanv.addNameText('#' + str(value))

exp_bits = (0, 0b11111111)

class A64SimdExpImmOper(A64ImmOper):
    def __init__(self, a, b, c, d, e, f, g, h, va=0):
        imm = exp_bits[a]
        imm = (imm << 8) | exp_bits[b]
        imm = (imm << 8) | exp_bits[c]
        imm = (imm << 8) | exp_bits[d]
        imm = (imm << 8) | exp_bits[e]
        imm = (imm << 8) | exp_bits[f]
        imm = (imm << 8) | exp_bits[g]
        imm = (imm << 8) | exp_bits[h]
        A64ImmOper.__init__(self, imm, va=va)


LDST_MODE_POSTIDX = 1
LDST_MODE_OFFSET = 2
LDST_MODE_PREIDX = 3

class A64DerefOperand(A64Operand, envi.DerefOper):
    def __init__(self, tsize=8, mode=LDST_MODE_OFFSET, va=0):
        A64Operand.__init__(self)
        envi.DerefOper.__init__(self)
        self.tsize = tsize
        self.mode = mode
        self.va = va

    def setOperValue(self, op, emu=None, val=None):
        if emu is None:
            return None

        addr = self.getOperAddr(op, emu)
        return emu.writeMemValue(addr, val, self.tsize)

    def getOperValue(self, op, emu=None, codeflow=False):
        if emu is None:
            return None

        addr = self.getOperAddr(op, emu)
        return emu.readMemValue(addr, self.tsize)

class A64RegImmOffOper(A64DerefOperand):
    '''
    Register + Immediate Offset     [Xn, #simm]
    '''
    def __init__(self, basereg, simm, tsize=8, mode=LDST_MODE_OFFSET, va=0):
        A64DerefOperand.__init__(self, tsize, mode, va)
        if basereg == 31:
            # make this SP
            basereg = REG_SP

        self.basereg = basereg
        self.simm = simm

    def render(self, mcanv, op, idx):
        rname = rctx.getRegisterName(self.basereg)
        hint = mcanv.syms.getSymHint(op.va, idx)
        mcanv.addText('[')
        mcanv.addNameText(rname, typename='registers')

        if self.simm != 0 and self.mode != LDST_MODE_POSTIDX:
            mcanv.addText(', ')
            if hint is not None:
                mcanv.addVaText(hint, self.simm)
            else:
                mcanv.addNameText("#" + hex(self.simm))

        mcanv.addText(']')

        if self.mode == LDST_MODE_PREIDX:
            mcanv.addText('!')

        elif self.mode == LDST_MODE_POSTIDX:
            mcanv.addText(', ')
            if hint is not None:
                mcanv.addVaText(hint, self.simm)
            else:
                mcanv.addNameText("#" + hex(self.simm))


    def repr(self, op):
        rname = rctx.getRegisterName(self.basereg)
        out = ['[', rname]

        if self.simm != 0 and self.mode != LDST_MODE_POSTIDX:
            out.append(', ')
            out.append("#" + hex(self.simm))

        out.append(']')

        if self.mode == LDST_MODE_PREIDX:
            out.append('!')


        elif self.mode == LDST_MODE_POSTIDX:
            out.append(', ')
            out.append("#" + hex(self.simm))

        return "".join(out)

    def getOperAddr(self, op, emu=None):
        if not emu:
            return None

        addr = emu.getRegister(self.basereg)
        addr += self.simm
        addr &= 0xffffffff_ffffffff

        return addr


class A64RegRegOffOper(A64DerefOperand):
    '''
    Register + Offset Register     [Xn, <Wm|Xm>{, extend {amount}}]
    '''
    def __init__(self, basereg, offreg, tsize=8, mode=LDST_MODE_OFFSET, extendtype = 0b011, extendamount = 0, va=0, forceZeroDisplay=False):
        A64DerefOperand.__init__(self, tsize, mode, va)
        if basereg == 31:
            # make this SP
            basereg = REG_SP

        self.basereg = basereg

        if tsize == 4:
            self.offreg = offreg + 0x200000
        else:
            self.offreg = offreg

        # Processing shift type and amount
        if extendtype == 0b011:
            self.ext = 'lsl'       
        elif extendtype == 0b010:
            self.ext = 'uxtw'
        elif extendtype == 0b110:
            self.ext = 'sxtw'
        else:
            self.ext = 'sxtx'
            
        self.extamt = extendamount
        self.forcezerodisp = forceZeroDisplay
          

    def render(self, mcanv, op, idx):
        brname = rctx.getRegisterName(self.basereg)
        orname = rctx.getRegisterName(self.offreg)
        mcanv.addText('[')
        mcanv.addNameText(brname, typename='registers')
        mcanv.addText(', ')
        mcanv.addNameText(orname, typename='registers')
        
        if self.ext != 'lsl' or (self.ext == 'lsl' and self.extamt != 0):
            mcanv.addText(', ')
            mcanv.addText(self.ext)

            if not (self.extamt == 0 and not self.forcezerodisp):
                mcanv.addText(' #')
                mcanv.addText(str(self.extamt))

        mcanv.addText(']')

    def repr(self, op):
        brname = rctx.getRegisterName(self.basereg)
        orname = rctx.getRegisterName(self.offreg)    

        # Hiding extension info only when extension is lsl and amount is 0 
        if self.ext == 'lsl' and self.extamt == 0:
            out = [ '[', brname, ', ', orname, ']' ]
        else:
            if self.extamt == 0 and not self.forcezerodisp:
                out = [ '[', brname, ', ', orname, ', ', self.ext, ']' ]
            else:
                out = [ '[', brname, ', ', orname, ', ', self.ext, ' #', str(self.extamt), ']' ]
        
        return "".join(out)

    def getOperAddr(self, op, emu=None):
        if not emu:
            return None

        addr = emu.getRegister(self.basereg)
        addr += emu.getRegister(self.offreg)
        addr &= 0xffffffff_ffffffff

        return addr


class A64BarrierOptionOper(A64Operand):     # TODO: check for validity.  is this used?
    '''
    Subclass of A64Operand. 4-bit immediate or barrier option
    '''
    def __init__(self, val=0):
        self.val = val
        self.option = barrier_option_table[val]

class A64nzcvOper(A64Operand):
    '''
    Subclass of A64Operand. 4-bit immediate that sets N,Z,C, and V flags
    '''
    def __init__(self, val=0):
        self.val = val
    
    def repr(self, op):
        return '#' + str(self.val)

    def render(self, mcanv, op, idx):
        mcanv.addText('#' + str(self.val))

    def getOperValue(self, op, emu=None, codeflow=False):
        pass

class A64CondOper(A64Operand):
    '''
    Subclass of A64Operand. 4-bit cond encoding
    '''
    def __init__(self, val=0):
        self.val = val
        self.mnem = cond_table[val]
    
    def repr(self, op):
        return self.mnem.lower()

    def render(self, mcanv, op, idx):
        mcanv.addText(self.mnem.lower())

    def getOperValue(self, op, emu=None, codeflow=False):
        pass

class A64NameOper(A64Operand):
    '''
    Subclass of A64Operand. Name operand class
    '''
    def __init__(self, instype, val=0):
        self.val = val

        # Grabbing mnem from oper tables based on mnem
        if instype != INS_SYS:
            if instype == INS_AT:
                tabind = 0
            elif instype == INS_DC:
                tabind = 1
            elif instype == INS_IC:
                tabind = 2
            elif instype == INS_TLBI:
                tabind = 3
            elif instype == INS_DSB or instype == INS_DMB or instype == INS_ISB:
                tabind = 4
            elif instype == INS_PSB:
                tabind = 5
            else:
                raise Exception("Invalid instype in A64NameOper constructor!")

            self.mnem = sys_alias_op_tables[tabind].get(val, 'undefined')
            
        else:
            self.mnem = 'c' + str(val)
    
    def repr(self, op):
        return self.mnem

    def render(self, mcanv, op, idx):
        mcanv.addText(self.mnem)


prfm_types = (
        'PLD',
        'PLI',
        'PST',
        )

target_types = (
        'L1',
        'L2',
        'L3',
        )

policy_types = (
        'KEEP',
        'STRM',
        )

class A64PreFetchOper(A64Operand):
    '''
    Subclass of A64Operand. prfop operand class (pre-fetch operation)
    '''
    def __init__(self, prfoptype, target, policy):
        self.type = prfoptype
        self.target = target
        self.policy = policy
    
    def repr(self, op):                
        return prfm_types[self.type] + target_types[self.target] + policy_types[self.policy]


class A64ShiftOper(A64Operand):
    '''
    Subclass of A64Operand. Shift applied to an operand/register
    '''
    def __init__(self, register, shtype, shval, regsize=8):

        # Sets appropriate prefix for register based on size (w for 32, x for 64)
        if regsize != 8:
            register |= ((8*regsize) << 16)

        self.size = regsize
        self.reg = register
        self.shtype = shtype
        self.shval = shval
    
    def repr(self, op):      
        '''
        From cost.py:
        S_LSL = 0, S_LSR = 1, S_ASR = 2, S_ROR = 3
        '''   
        if self.shval != 0: # Only display shift data if there is a shift value
            return str(rctx.getRegisterName(self.reg)) + ", " + opShifts[self.shtype] + " #" + str(self.shval)

        else: return rctx.getRegisterName(self.reg)
    
    def render(self, mcanv, op, idx):
        # Usual render function for a register
        hint = mcanv.syms.getSymHint(op.va, idx)
        if hint is not None: 
            mcanv.addNameText(name, typename="registers")
        else:
            name = rctx.getRegisterName(self.reg)
            rname = rctx.getRegisterName(self.reg & envi.RMETA_NMASK)
            mcanv.addNameText(name, name=rname, typename="registers")

        if self.shval != 0:      # Add shift data only if there is a shift value
            mcanv.addText(',' + opShifts[self.shtype] + " #" + str(self.shval))

    def getOperValue(self, op, emu=None, codeflow=False):
        if not emu:
            return None

        val = emu.getRegister(self.reg)
        return shifters[self.shtype](val, self.shval, self.size, emu)



class A64ExtendOper(A64Operand):
    '''
    Subclass of A64Operand. Extension applied to an operand/register
    '''
    def __init__(self, register, exttype, shval=0):
        self.register = register
        self.exttype = exttype
        if exttype == 'LSL':
            self.shval = shval
        else:
            self.shval = 0

class A64BranchOper(A64Operand):
    '''
    PC + imm_offset

    A64ImmOper but for Branches, not a dereference.
    '''
    def __init__(self, val, va):
        self.val = val
        self.va = va

    def __eq__(self, oper):
        if not isinstance(oper, self.__class__):
            return False
        if self.val != oper.val:
            return False
        if self.va != oper.va:
            return False
        return True

    def involvesPC(self):
        return True

    def isImmed(self):
        return True

    def isDeref(self):
        return False

    def isDiscrete(self):
        return True

    def getOperValue(self, op, emu=None, codeflow=False):
        # Return sum of va with offset, can only be 64 bits long 
        return (self.va + self.val) & 0xFFFFFFFFFFFFFFFF

    def render(self, mcanv, op, idx):
        value = self.getOperValue(op)
        va = value & -2
        if mcanv.mem.isValidPointer(va):
            name = '#' + addrToName(mcanv, va)  # TODO - Gross hack to hash unnamed pointers, valid? 
            mcanv.addVaText(name, va)
        else:
            #mcanv.addVaText('0x%.8x' % va, va)
            mcanv.addVaText("#" + hex(self.getOperValue(op)), va)

    def repr(self, op):
        targ = self.getOperValue(op)
        #tname = "0x%.8x" % targ
        tname = "#" + hex(targ)
        return tname


class A64Opcode(envi.Opcode):
    _def_arch = envi.ARCH_A64

    def __init__(self, va, opcode, mnem, prefixes, size, operands, iflags=0, simdflags=0):
        """
        constructor for the basic Envi Opcode object.  Arguments as follows:
        opcode   - An architecture specific numerical value for the opcode
        mnem     - A humon readable mnemonic for the opcode
        prefixes - a bitmask of architecture specific instruction prefixes
        size     - The size of the opcode in bytes
        operands - A list of Operand objects for this opcode
        iflags   - A list of Envi (architecture independant) instruction flags (see IF_FOO)
        va       - The virtual address the instruction lives at (used for PC relative immediates etc...)
        NOTE: If you want to create an architecture spcific opcode, I'd *highly* recommend you
              just copy/paste in the following simple initial code rather than calling the parent
              constructor.  The extra
        """
        self.opcode = opcode
        self.mnem = mnem
        self.prefixes = prefixes
        self.size = size
        self.opers = operands
        self.repr = None
        self.iflags = iflags
        self.simdflags = simdflags
        self.va = va
    
    def __repr__(self):
        x = []
        for op in self.opers:
            x.append(op.repr(self))

        mnem = self.mnem

        # This works, but doesn't scale well
        if self.iflags != 0:
            if self.iflags & IF_S:
                mnem += 's'
            
            if self.iflags & IF_L:
                mnem += 'l'

            if self.iflags & IF_C:
                mnem += 'c'

            if self.iflags & IF_A:
                mnem += 'a'

            if self.iflags & IF_X:
                mnem += 'x'

            if self.iflags & IF_P:
                mnem += 'p'

            if self.iflags & IF_W:
                mnem += 'w'

            if self.iflags & IF_R:
                mnem += 'r'

            if self.iflags & IF_B:
                mnem += 'b'

            if self.iflags & IF_H:
                mnem += 'h'

            if self.iflags & IF_Z:
                mnem += 'z'

            if self.iflags & IF_K:
                mnem += 'k'

            if self.iflags & IF_N:
                mnem += 'n'

            if self.iflags & IF_16:
                mnem += '16'

            if self.iflags & IF_PSR_S:
                mnem += 's'

            if self.iflags & IFP_S:
                mnem = 's' + mnem

            if self.iflags & IFP_U:
                mnem = 'u' + mnem
            
        return mnem + " " + ", ".join(x)

    def render(self, mcanv):
        """
        Render this opcode to the specified memory canvas
        """

        mnem = self.mnem

        if self.iflags != 0:
            if self.iflags & IF_S:
                mnem += 's'

            if self.iflags & IF_L:
                mnem += 'l'

            if self.iflags & IF_C:
                mnem += 'c'

            if self.iflags & IF_A:
                mnem += 'a'

            if self.iflags & IF_X:
                mnem += 'x'

            if self.iflags & IF_P:
                mnem += 'p'

            if self.iflags & IF_W:
                mnem += 'w'

            if self.iflags & IF_R:
                mnem += 'r'
            
            if self.iflags & IF_B:
                mnem += 'b'

            if self.iflags & IF_H:
                mnem += 'h'

            if self.iflags & IF_Z:
                mnem += 'z'

            if self.iflags & IF_K:
                mnem += 'k'

            if self.iflags & IF_N:
                mnem += 'n'

            if self.iflags & IF_16:
                mnem += '16'

            if self.iflags & IF_PSR_S:
                mnem += 's'
            
            if self.iflags & IFP_S:
                mnem = 's' + mnem

            if self.iflags & IFP_U:
                mnem = 'u' + mnem
            
        mcanv.addNameText(mnem, typename="mnemonic")
        mcanv.addText(" ")

        # Allow each of our operands to render
        imax = len(self.opers)
        lasti = imax - 1
        for i in range(imax):
            oper = self.opers[i]
            oper.render(mcanv, self, i)
            if i != lasti and self.opers[i + 1].repr(self) != "":
                mcanv.addText(",")

    def getBranches(self, emu=None):
        """
        Return a list of tuples.  Each tuple contains the target VA of the
        branch, and a possible set of flags showing what type of branch it is.

        See the BR_FOO types for all the supported envi branch flags....
        Example: for bva,bflags in op.getBranches():
        """
        ret = []

        # if we aren't a NOFALL instruction, add the fallthrough branch
        if not self.iflags & envi.IF_NOFALL:
            ret.append((self.va + self.size, envi.BR_FALL | self._def_arch))
            #print("getBranches: next...", hex(self.va), self.size)

        flags = 0

        #if self.iflags & envi.IF_COND:
        #    flags |= envi.BR_COND

        if self.iflags & (envi.IF_BRANCH | envi.IF_CALL):
            oper = self.opers[-1]

            # check for location being ODD
            operval = oper.getOperValue(self, emu)

            flags |= self._def_arch

            if self.iflags & envi.IF_CALL:
                flags |= envi.BR_PROC

            # actually add the branch here...
            # if we are a deref, add the DEREF
            if oper.isDeref():
                ref = oper.getOperAddr(self, emu)
                ret.append((ref, flags | envi.BR_DEREF))

            # if we point to a valid address, add that branch as well:
            ret.append((operval, flags))
            #print("getBranches: (0x%x) add  0x%x   %x"% (self.va, operval, flags))

        return ret


class A64Disasm:
    #weird thing in envi/__init__. Figure out later
    _optype = envi.ARCH_A64
    _opclass = A64Opcode
    fmt = None
    #This holds the current running Arm instruction version and mask
    #ARCH_REVS is a file containing all masks for various versions of ARM. In const.py
    _archVersionMask = ARCH_REVS['ARMv8A']

    def __init__(self, endian=ENDIAN_LSB, mask = 'a64'):
        self.setArchMask(mask)
        self.setEndian(endian)

    def setArchMask(self, key = 'ARMv8R'):
        ''' set arch version mask '''
        self._archVersionMask = ARCH_REVS.get(key,0)

    def getArchMask(self):
        return self._archVersionMask

    def setEndian(self, endian):
        self.endian = endian
        self.fmt = ("<I", ">I")[endian]

    def getEndian(self):
        return self.endian

    def disasm(self, bytez, offset, va):
        '''
        Parse a series of bytes into an envi.Opcode instance
        ''' 
        opbytes = bytez[offset:offset+4]
        opval, = struct.unpack(self.fmt, opbytes)
        #print("opval: %.8x" % opval)

        cond = 0

        opcode, mnem, olist, flags, simdflags = self.doDecode(va, opval, bytez, offset)

        if mnem == None or type(mnem) == int:
            raise envi.InvalidInstruction(mesg="mnem == %r!  0x%x" % (mnem, opval),
                    bytez=bytez[offset:offset+4], va=va)

        flags |= envi.ARCH_A64
        op = A64Opcode(va, opcode, mnem, cond, 4, olist, flags, simdflags)
        return op

    def doDecode(self, va, opval, bytez, offset):
        encfam = (opval >> 25) & 0xf

        '''
        Using encfam,find encoding. If we can't find an encoding (enc == None),
        then throw an exception.
        '''
        enc,nexttab = inittable[encfam]
        #print("opval: 0x%x   - encfam: 0x%x  (enc/nexttab: %r/%r)" % (opval, encfam, enc, nexttab))
        if nexttab != None: # we have to sub-parse...
            for mask,val,penc in nexttab:
                #print("penc", penc, iencs[penc])
                if (opval & mask) == val:
                    enc = penc
                    #print("- found: %r" % enc)
                    #print("penc", penc, iencs[penc])    # Debugging print statement, may need to be commented out
                    break

        # If we don't know the encoding by here, we never will ;)
        if enc == None:
            raise envi.InvalidInstruction(mesg="No encoding found!",
                    bytez=bytez[offset:offset+4], va=va)

        '''
        ienc_parsers is a dictionary of encoding names mapped to corresponding functions
        i.e. ienc_parsers[IENC_UNCOND] = p_uncond
        therefore calling ienc_parsers[enc](opval, va) calls the corresponding function with parameters
        opval and va
        '''
        opcode, mnem, olist, flags, simdflags = ienc_parsers[enc](opval, va)

        return opcode, mnem, olist, flags, simdflags

######## helper functions #########
def sh_lsl(num, shval, size=4, emu=None):
    return (num&e_bits.u_maxes[size]) << shval

def sh_lsr(num, shval, size=4, emu=None):
    return (num&e_bits.u_maxes[size]) >> shval

def sh_asr(num, shval, size=4, emu=None):
    return num >> shval

def sh_ror(num, shval, size=4, emu=None):
    return ((num >> shval) | (num << ((8*size)-shval))) & e_bits.u_maxes[size]

def sh_rrx(num, shval, size=4, emu=None):
    # shval should always be 0
    newC = num & 1

    if emu is not None:
        oldC = emu.getFlag(PSR_C_bit)
        if emu.getMeta('forrealz', False):
            emu.setFlag(PSR_C_bit, newC)
    else:
        # total hack!  should we just bomb here without an emu?
        oldC = 0

    half1 = (num&e_bits.u_maxes[size]) >> 1
    half2 = oldC<<(31)

    retval = (half1 | half2 | (oldC << (32-shval))) & e_bits.u_maxes[size]
    return retval

shifters = (
    sh_lsl,
    sh_lsr,
    sh_asr,
    sh_ror,
    sh_rrx,
)

def moveWidePreferred(sf, n, imms, immr):   
    ''' 
    Check for mov alias case with orr oper
    '''

    if sf == 0b1:
        size = 8

    else:
        size = 4

    if (sf == 0b1 and n != 1):
        return False
 
    elif (sf == 0b0 and not ((n == 0b0) and (imms >> 5 == 0b0))): 
        return False

    elif imms < 16:
        return (-1 * immr) % 16 <= (15 - imms)

    elif imms > ((size * 8) - 15):
        return (immr % 16) <= (imms - (size * 8 - 15))

    else:
        return False

# System register name from 1:o0:op1:CRn:CRm:op2 encoding
sysregnamedic = {
    	32770: REG_OSDTRRX_EL1,
        32772: REG_DBGBVR0_EL1,
        32773: REG_DBGBCR0_EL1,
        32774: REG_DBGWVR0_EL1,
        32775: REG_DBGWCR0_EL1,
        32780: REG_DBGBVR1_EL1,
        32781: REG_DBGBCR1_EL1,
        32782: REG_DBGWVR1_EL1,
        32783: REG_DBGWCR1_EL1,
        32784: REG_MDCCINT_EL1,
        32786: REG_MDSCR_EL1,
        32788: REG_DBGBVR2_EL1,
        32789: REG_DBGBCR2_EL1,
        32790: REG_DBGWVR2_EL1,
        32791: REG_DBGWCR2_EL1,
        32794: REG_OSDTRTX_EL1,
        32796: REG_DBGBVR3_EL1,
        32797: REG_DBGBCR3_EL1,
        32798: REG_DBGWVR3_EL1,
        32799: REG_DBGWCR3_EL1,
        32804: REG_DBGBVR4_EL1,
        32805: REG_DBGBCR4_EL1,
        32806: REG_DBGWVR4_EL1,
        32807: REG_DBGWCR4_EL1,
        32812: REG_DBGBVR5_EL1,
        32813: REG_DBGBCR5_EL1,
        32814: REG_DBGWVR5_EL1,
        32815: REG_DBGWCR5_EL1,
        32818: REG_OSECCR_EL1,
        32820: REG_DBGBVR6_EL1,
        32821: REG_DBGBCR6_EL1,
        32822: REG_DBGWVR6_EL1,
        32823: REG_DBGWCR6_EL1,
        32828: REG_DBGBVR7_EL1,
        32829: REG_DBGBCR7_EL1,
        32830: REG_DBGWVR7_EL1,
        32831: REG_DBGWCR7_EL1,
        32836: REG_DBGBVR8_EL1,
        32837: REG_DBGBCR8_EL1,
        32838: REG_DBGWVR8_EL1,
        32839: REG_DBGWCR8_EL1,
        32844: REG_DBGBVR9_EL1,
        32845: REG_DBGBCR9_EL1,
        32846: REG_DBGWVR9_EL1,
        32847: REG_DBGWCR9_EL1,
        32852: REG_DBGBVR10_EL1,
        32853: REG_DBGBCR10_EL1,
        32854: REG_DBGWVR10_EL1,
        32855: REG_DBGWCR10_EL1,
        32860: REG_DBGBVR11_EL1,
        32861: REG_DBGBCR11_EL1,
        32862: REG_DBGWVR11_EL1,
        32863: REG_DBGWCR11_EL1,
        32868: REG_DBGBVR12_EL1,
        32869: REG_DBGBCR12_EL1,
        32870: REG_DBGWVR12_EL1,
        32871: REG_DBGWCR12_EL1,
        32876: REG_DBGBVR13_EL1,
        32877: REG_DBGBCR13_EL1,
        32878: REG_DBGWVR13_EL1,
        32879: REG_DBGWCR13_EL1,
        32884: REG_DBGBVR14_EL1,
        32885: REG_DBGBCR14_EL1,
        32886: REG_DBGWVR14_EL1,
        32887: REG_DBGWCR14_EL1,
        32892: REG_DBGBVR15_EL1,
        32893: REG_DBGBCR15_EL1,
        32894: REG_DBGWVR15_EL1,
        32895: REG_DBGWCR15_EL1,
        32900: REG_OSLAR_EL1,
        32924: REG_OSDLR_EL1,
        32932: REG_DBGPRCR_EL1,
        33734: REG_DBGCLAIMSET_EL1,
        33742: REG_DBGCLAIMCLR_EL1,
        34817: REG_TRCTRACEIDR,
        34818: REG_TRCVICTLR,
        34820: REG_TRCSEQEVR0,
        34821: REG_TRCCNTRLDVR0,
        34823: REG_TRCIMSPEC0,
        34824: REG_TRCPRGCTLR,
        34825: REG_TRCQCTLR,
        34826: REG_TRCVIIECTLR,
        34828: REG_TRCSEQEVR1,
        34829: REG_TRCCNTRLDVR1,
        34831: REG_TRCIMSPEC1,
        34832: REG_TRCPROCSELR,
        34834: REG_TRCVISSCTLR,
        34836: REG_TRCSEQEVR2,
        34837: REG_TRCCNTRLDVR2,
        34839: REG_TRCIMSPEC2,
        34842: REG_TRCVIPCSSCTLR,
        34845: REG_TRCCNTRLDVR3,
        34847: REG_TRCIMSPEC3,
        34848: REG_TRCCONFIGR,
        34853: REG_TRCCNTCTLR0,
        34855: REG_TRCIMSPEC4,
        34861: REG_TRCCNTCTLR1,
        34863: REG_TRCIMSPEC5,
        34864: REG_TRCAUXCTLR,
        34868: REG_TRCSEQRSTEVR,
        34869: REG_TRCCNTCTLR2,
        34871: REG_TRCIMSPEC6,
        34876: REG_TRCSEQSTR,
        34877: REG_TRCCNTCTLR3,
        34879: REG_TRCIMSPEC7,
        34880: REG_TRCEVENTCTL0R,
        34882: REG_TRCVDCTLR,
        34884: REG_TRCEXTINSELR,
        34885: REG_TRCCNTVR0,
        34888: REG_TRCEVENTCTL1R,
        34890: REG_TRCVDSACCTLR,
        34892: REG_TRCEXTINSELR1,
        34893: REG_TRCCNTVR1,
        34896: REG_TRCRSR,
        34898: REG_TRCVDARCCTLR,
        34900: REG_TRCEXTINSELR2,
        34901: REG_TRCCNTVR2,
        34904: REG_TRCSTALLCTLR,
        34908: REG_TRCEXTINSELR3,
        34909: REG_TRCCNTVR3,
        34912: REG_TRCTSCTLR,
        34920: REG_TRCSYNCPR,
        34928: REG_TRCCCCTLR,
        34936: REG_TRCBBCTLR,
        34945: REG_TRCRSCTLR16,
        34946: REG_TRCSSCCR0,
        34947: REG_TRCSSPCICR0,
        34948: REG_TRCOSLAR,
        34953: REG_TRCRSCTLR17,
        34954: REG_TRCSSCCR1,
        34955: REG_TRCSSPCICR1,
        34960: REG_TRCRSCTLR2,
        34961: REG_TRCRSCTLR18,
        34962: REG_TRCSSCCR2,
        34963: REG_TRCSSPCICR2,
        34968: REG_TRCRSCTLR3,
        34969: REG_TRCRSCTLR19,
        34970: REG_TRCSSCCR3,
        34971: REG_TRCSSPCICR3,
        34976: REG_TRCRSCTLR4,
        34977: REG_TRCRSCTLR20,
        34978: REG_TRCSSCCR4,
        34979: REG_TRCSSPCICR4,
        34980: REG_TRCPDCR,
        34984: REG_TRCRSCTLR5,
        34985: REG_TRCRSCTLR21,
        34986: REG_TRCSSCCR5,
        34987: REG_TRCSSPCICR5,
        34992: REG_TRCRSCTLR6,
        34993: REG_TRCRSCTLR22,
        34994: REG_TRCSSCCR6,
        34995: REG_TRCSSPCICR6,
        35000: REG_TRCRSCTLR7,
        35001: REG_TRCRSCTLR23,
        35002: REG_TRCSSCCR7,
        35003: REG_TRCSSPCICR7,
        35008: REG_TRCRSCTLR8,
        35009: REG_TRCRSCTLR24,
        35010: REG_TRCSSCSR0,
        35016: REG_TRCRSCTLR9,
        35017: REG_TRCRSCTLR25,
        35018: REG_TRCSSCSR1,
        35024: REG_TRCRSCTLR10,
        35025: REG_TRCRSCTLR26,
        35026: REG_TRCSSCSR2,
        35032: REG_TRCRSCTLR11,
        35033: REG_TRCRSCTLR27,
        35034: REG_TRCSSCSR3,
        35040: REG_TRCRSCTLR12,
        35041: REG_TRCRSCTLR28,
        35042: REG_TRCSSCSR4,
        35048: REG_TRCRSCTLR13,
        35049: REG_TRCRSCTLR29,
        35050: REG_TRCSSCSR5,
        35056: REG_TRCRSCTLR14,
        35057: REG_TRCRSCTLR30,
        35058: REG_TRCSSCSR6,
        35064: REG_TRCRSCTLR15,
        35065: REG_TRCRSCTLR31,
        35066: REG_TRCSSCSR7,
        35072: REG_TRCACVR0,
        35073: REG_TRCACVR8,
        35074: REG_TRCACATR0,
        35075: REG_TRCACATR8,
        35076: REG_TRCDVCVR0,
        35077: REG_TRCDVCVR4,
        35078: REG_TRCDVCMR0,
        35079: REG_TRCDVCMR4,
        35088: REG_TRCACVR1,
        35089: REG_TRCACVR9,
        35090: REG_TRCACATR1,
        35091: REG_TRCACATR9,
        35104: REG_TRCACVR2,
        35105: REG_TRCACVR10,
        35106: REG_TRCACATR2,
        35107: REG_TRCACATR10,
        35108: REG_TRCDVCVR1,
        35109: REG_TRCDVCVR5,
        35110: REG_TRCDVCMR1,
        35111: REG_TRCDVCMR5,
        35120: REG_TRCACVR3,
        35121: REG_TRCACVR11,
        35122: REG_TRCACATR3,
        35123: REG_TRCACATR11,
        35136: REG_TRCACVR4,
        35137: REG_TRCACVR12,
        35138: REG_TRCACATR4,
        35139: REG_TRCACATR12,
        35140: REG_TRCDVCVR2,
        35141: REG_TRCDVCVR6,
        35142: REG_TRCDVCMR2,
        35143: REG_TRCDVCMR6,
        35152: REG_TRCACVR5,
        35153: REG_TRCACVR13,
        35154: REG_TRCACATR5,
        35155: REG_TRCACATR13,
        35168: REG_TRCACVR6,
        35169: REG_TRCACVR14,
        35170: REG_TRCACATR6,
        35171: REG_TRCACATR14,
        35172: REG_TRCDVCVR3,
        35173: REG_TRCDVCVR7,
        35174: REG_TRCDVCMR3,
        35175: REG_TRCDVCMR7,
        35184: REG_TRCACVR7,
        35185: REG_TRCACVR15,
        35186: REG_TRCACATR7,
        35187: REG_TRCACATR15,
        35200: REG_TRCCIDCVR0,
        35201: REG_TRCVMIDCVR0,
        35202: REG_TRCCIDCCTLR0,
        35210: REG_TRCCIDCCTLR1,
        35216: REG_TRCCIDCVR1,
        35217: REG_TRCVMIDCVR1,
        35218: REG_TRCVMIDCCTLR0,
        35226: REG_TRCVMIDCCTLR1,
        35232: REG_TRCCIDCVR2,
        35233: REG_TRCVMIDCVR2,
        35248: REG_TRCCIDCVR3,
        35249: REG_TRCVMIDCVR3,
        35264: REG_TRCCIDCVR4,
        35265: REG_TRCVMIDCVR4,
        35280: REG_TRCCIDCVR5,
        35281: REG_TRCVMIDCVR5,
        35296: REG_TRCCIDCVR6,
        35297: REG_TRCVMIDCVR6,
        35312: REG_TRCCIDCVR7,
        35313: REG_TRCVMIDCVR7,
        35716: REG_TRCITCTRL,
        35782: REG_TRCCLAIMSET,
        35790: REG_TRCCLAIMCLR,
        35814: REG_TRCLAR,
        36864: REG_TEECR32_EL1,
        36992: REG_TEEHBR32_EL1,
        38944: REG_DBGDTR_EL0,
        38952: REG_DBGDTRTX_EL0,
        41016: REG_DBGVCR32_EL2,
        49280: REG_SCTLR_EL1,
        49281: REG_ACTLR_EL1,
        49282: REG_CPACR_EL1,
        49285: REG_RGSR_EL1,
        49286: REG_GCR_EL1,
        49297: REG_TRFCR_EL1,
        49408: REG_TTBR0_EL1,
        49409: REG_TTBR1_EL1,
        49410: REG_TCR_EL1,
        49416: REG_APIAKEYLO_EL1,
        49417: REG_APIAKEYHI_EL1,
        49418: REG_APIBKEYLO_EL1,
        49419: REG_APIBKEYHI_EL1,
        49424: REG_APDAKEYLO_EL1,
        49425: REG_APDAKEYHI_EL1,
        49426: REG_APDBKEYLO_EL1,
        49427: REG_APDBKEYHI_EL1,
        49432: REG_APGAKEYLO_EL1,
        49433: REG_APGAKEYHI_EL1,
        49664: REG_SPSR_EL1,
        49665: REG_ELR_EL1,
        49672: REG_SP_EL0,
        49680: REG_SPSEL,
        49682: REG_CURRENTEL,
        49683: REG_PAN,
        49684: REG_UAO,
        49712: REG_ICC_PMR_EL1,
        49800: REG_AFSR0_EL1,
        49801: REG_AFSR1_EL1,
        49808: REG_ESR_EL1,
        49817: REG_ERRSELR_EL1,
        49825: REG_ERXCTLR_EL1,
        49826: REG_ERXSTATUS_EL1,
        49827: REG_ERXADDR_EL1,
        49829: REG_ERXPFGCTL_EL1,
        49830: REG_ERXPFGCDN_EL1,
        49832: REG_ERXMISC0_EL1,
        49833: REG_ERXMISC1_EL1,
        49834: REG_ERXMISC2_EL1,
        49835: REG_ERXMISC3_EL1,
        49839: REG_ERXTS_EL1,
        49840: REG_TFSR_EL1,
        49841: REG_TFSRE0_EL1,
        49920: REG_FAR_EL1,
        50080: REG_PAR_EL1,
        50376: REG_PMSCR_EL1,
        50378: REG_PMSICR_EL1,
        50379: REG_PMSIRR_EL1,
        50380: REG_PMSFCR_EL1,
        50381: REG_PMSEVFR_EL1,
        50382: REG_PMSLATFR_EL1,
        50383: REG_PMSIDR_EL1,
        50384: REG_PMBLIMITR_EL1,
        50385: REG_PMBPTR_EL1,
        50387: REG_PMBSR_EL1,
        50391: REG_PMBIDR_EL1,
        50392: REG_TRBLIMITR_EL1,
        50393: REG_TRBPTR_EL1,
        50394: REG_TRBBASER_EL1,
        50395: REG_TRBSR_EL1,
        50396: REG_TRBMAR_EL1,
        50398: REG_TRBTRG_EL1,
        50417: REG_PMINTENSET_EL1,
        50418: REG_PMINTENCLR_EL1,
        50422: REG_PMMIR_EL1,
        50448: REG_MAIR_EL1,
        50456: REG_AMAIR_EL1,
        50464: REG_LORSA_EL1,
        50465: REG_LOREA_EL1,
        50466: REG_LORN_EL1,
        50467: REG_LORC_EL1,
        50472: REG_MPAM1_EL1,
        50473: REG_MPAM0_EL1,
        50688: REG_VBAR_EL1,
        50690: REG_RMR_EL1,
        50697: REG_DISR_EL1,
        50753: REG_ICC_EOIR0_EL1,
        50755: REG_ICC_BPR0_EL1,
        50756: REG_ICC_AP0R0_EL1,
        50757: REG_ICC_AP0R1_EL1,
        50758: REG_ICC_AP0R2_EL1,
        50759: REG_ICC_AP0R3_EL1,
        50760: REG_ICC_AP1R0_EL1,
        50761: REG_ICC_AP1R1_EL1,
        50762: REG_ICC_AP1R2_EL1,
        50763: REG_ICC_AP1R3_EL1,
        50777: REG_ICC_DIR_EL1,
        50781: REG_ICC_SGI1R_EL1,
        50782: REG_ICC_ASGI1R_EL1,
        50783: REG_ICC_SGI0R_EL1,
        50785: REG_ICC_EOIR1_EL1,
        50787: REG_ICC_BPR1_EL1,
        50788: REG_ICC_CTLR_EL1,
        50789: REG_ICC_SRE_EL1,
        50790: REG_ICC_IGRPEN0_EL1,
        50791: REG_ICC_IGRPEN1_EL1,
        50792: REG_ICC_SEIEN_EL1,
        50817: REG_CONTEXTIDR_EL1,
        50820: REG_TPIDR_EL1,
        50823: REG_SCXTNUM_EL1,
        50952: REG_CNTKCTL_EL1,
        53248: REG_CSSELR_EL1,
        55824: REG_NZCV,
        55825: REG_DAIFSET,
        55829: REG_DIT,
        55830: REG_SSBS,
        55831: REG_TCO,
        55840: REG_FPCR,
        55841: REG_FPSR,
        55848: REG_DSPSR_EL0,
        55849: REG_DLR_EL0,
        56544: REG_PMCR_EL0,
        56545: REG_PMCNTENSET_EL0,
        56546: REG_PMCNTENCLR_EL0,
        56547: REG_PMOVSCLR_EL0,
        56548: REG_PMSWINC_EL0,
        56549: REG_PMSELR_EL0,
        56552: REG_PMCCNTR_EL0,
        56553: REG_PMXEVTYPER_EL0,
        56554: REG_PMXEVCNTR_EL0,
        56557: REG_DAIFCLR,
        56560: REG_PMUSERENR_EL0,
        56563: REG_PMOVSSET_EL0,
        56962: REG_TPIDR_EL0,
        56963: REG_TPIDRRO_EL0,
        56967: REG_SCXTNUM_EL0,
        56976: REG_AMCR_EL0,
        56979: REG_AMUSERENR_EL0,
        56980: REG_AMCNTENCLR0_EL0,
        56981: REG_AMCNTENSET0_EL0,
        56984: REG_AMCNTENCLR1_EL0,
        56985: REG_AMCNTENSET1_EL0,
        56992: REG_AMEVCNTR00_EL0,
        56993: REG_AMEVCNTR01_EL0,
        56994: REG_AMEVCNTR02_EL0,
        56995: REG_AMEVCNTR03_EL0,
        57056: REG_AMEVCNTR10_EL0,
        57057: REG_AMEVCNTR11_EL0,
        57058: REG_AMEVCNTR12_EL0,
        57059: REG_AMEVCNTR13_EL0,
        57060: REG_AMEVCNTR14_EL0,
        57061: REG_AMEVCNTR15_EL0,
        57062: REG_AMEVCNTR16_EL0,
        57063: REG_AMEVCNTR17_EL0,
        57064: REG_AMEVCNTR18_EL0,
        57065: REG_AMEVCNTR19_EL0,
        57066: REG_AMEVCNTR110_EL0,
        57067: REG_AMEVCNTR111_EL0,
        57068: REG_AMEVCNTR112_EL0,
        57069: REG_AMEVCNTR113_EL0,
        57070: REG_AMEVCNTR114_EL0,
        57071: REG_AMEVCNTR115_EL0,
        57072: REG_AMEVTYPER10_EL0,
        57073: REG_AMEVTYPER11_EL0,
        57074: REG_AMEVTYPER12_EL0,
        57075: REG_AMEVTYPER13_EL0,
        57076: REG_AMEVTYPER14_EL0,
        57077: REG_AMEVTYPER15_EL0,
        57078: REG_AMEVTYPER16_EL0,
        57079: REG_AMEVTYPER17_EL0,
        57080: REG_AMEVTYPER18_EL0,
        57081: REG_AMEVTYPER19_EL0,
        57082: REG_AMEVTYPER110_EL0,
        57083: REG_AMEVTYPER111_EL0,
        57084: REG_AMEVTYPER112_EL0,
        57085: REG_AMEVTYPER113_EL0,
        57086: REG_AMEVTYPER114_EL0,
        57087: REG_AMEVTYPER115_EL0,
        57088: REG_CNTFRQ_EL0,
        57104: REG_CNTP_TVAL_EL0,
        57105: REG_CNTP_CTL_EL0,
        57106: REG_CNTP_CVAL_EL0,
        57112: REG_CNTV_TVAL_EL0,
        57113: REG_CNTV_CTL_EL0,
        57114: REG_CNTV_CVAL_EL0,
        57152: REG_PMEVCNTR0_EL0,
        57153: REG_PMEVCNTR1_EL0,
        57154: REG_PMEVCNTR2_EL0,
        57155: REG_PMEVCNTR3_EL0,
        57156: REG_PMEVCNTR4_EL0,
        57157: REG_PMEVCNTR5_EL0,
        57158: REG_PMEVCNTR6_EL0,
        57159: REG_PMEVCNTR7_EL0,
        57160: REG_PMEVCNTR8_EL0,
        57161: REG_PMEVCNTR9_EL0,
        57162: REG_PMEVCNTR10_EL0,
        57163: REG_PMEVCNTR11_EL0,
        57164: REG_PMEVCNTR12_EL0,
        57165: REG_PMEVCNTR13_EL0,
        57166: REG_PMEVCNTR14_EL0,
        57167: REG_PMEVCNTR15_EL0,
        57168: REG_PMEVCNTR16_EL0,
        57169: REG_PMEVCNTR17_EL0,
        57170: REG_PMEVCNTR18_EL0,
        57171: REG_PMEVCNTR19_EL0,
        57172: REG_PMEVCNTR20_EL0,
        57173: REG_PMEVCNTR21_EL0,
        57174: REG_PMEVCNTR22_EL0,
        57175: REG_PMEVCNTR23_EL0,
        57176: REG_PMEVCNTR24_EL0,
        57177: REG_PMEVCNTR25_EL0,
        57178: REG_PMEVCNTR26_EL0,
        57179: REG_PMEVCNTR27_EL0,
        57180: REG_PMEVCNTR28_EL0,
        57181: REG_PMEVCNTR29_EL0,
        57182: REG_PMEVCNTR30_EL0,
        57184: REG_PMEVTYPER0_EL0,
        57185: REG_PMEVTYPER1_EL0,
        57186: REG_PMEVTYPER2_EL0,
        57187: REG_PMEVTYPER3_EL0,
        57188: REG_PMEVTYPER4_EL0,
        57189: REG_PMEVTYPER5_EL0,
        57190: REG_PMEVTYPER6_EL0,
        57191: REG_PMEVTYPER7_EL0,
        57192: REG_PMEVTYPER8_EL0,
        57193: REG_PMEVTYPER9_EL0,
        57194: REG_PMEVTYPER10_EL0,
        57195: REG_PMEVTYPER11_EL0,
        57196: REG_PMEVTYPER12_EL0,
        57197: REG_PMEVTYPER13_EL0,
        57198: REG_PMEVTYPER14_EL0,
        57199: REG_PMEVTYPER15_EL0,
        57200: REG_PMEVTYPER16_EL0,
        57201: REG_PMEVTYPER17_EL0,
        57202: REG_PMEVTYPER18_EL0,
        57203: REG_PMEVTYPER19_EL0,
        57204: REG_PMEVTYPER20_EL0,
        57205: REG_PMEVTYPER21_EL0,
        57206: REG_PMEVTYPER22_EL0,
        57207: REG_PMEVTYPER23_EL0,
        57208: REG_PMEVTYPER24_EL0,
        57209: REG_PMEVTYPER25_EL0,
        57210: REG_PMEVTYPER26_EL0,
        57211: REG_PMEVTYPER27_EL0,
        57212: REG_PMEVTYPER28_EL0,
        57213: REG_PMEVTYPER29_EL0,
        57214: REG_PMEVTYPER30_EL0,
        57215: REG_PMCCFILTR_EL0,
        57344: REG_VPIDR_EL2,
        57349: REG_VMPIDR_EL2,
        57472: REG_SCTLR_EL2,
        57473: REG_ACTLR_EL2,
        57480: REG_HCR_EL2,
        57481: REG_MDCR_EL2,
        57482: REG_CPTR_EL2,
        57483: REG_HSTR_EL2,
        57487: REG_HACR_EL2,
        57489: REG_TRFCR_EL2,
        57497: REG_SDER32_EL2,
        57600: REG_TTBR0_EL2,
        57601: REG_TTBR1_EL2,
        57602: REG_TCR_EL2,
        57608: REG_VTTBR_EL2,
        57610: REG_VTCR_EL2,
        57616: REG_VNCR_EL2,
        57648: REG_VSTTBR_EL2,
        57650: REG_VSTCR_EL2,
        57728: REG_DACR32_EL2,
        57856: REG_SPSR_EL2,
        57857: REG_ELR_EL2,
        57864: REG_SP_EL1,
        57880: REG_SPSR_IRQ,
        57881: REG_SPSR_ABT,
        57882: REG_SPSR_UND,
        57883: REG_SPSR_FIQ,
        57985: REG_IFSR32_EL2,
        57992: REG_AFSR0_EL2,
        57993: REG_AFSR1_EL2,
        58000: REG_ESR_EL2,
        58003: REG_VSESR_EL2,
        58008: REG_FPEXC32_EL2,
        58032: REG_TFSR_EL2,
        58112: REG_FAR_EL2,
        58116: REG_HPFAR_EL2,
        58568: REG_PMSCR_EL2,
        58640: REG_MAIR_EL2,
        58648: REG_AMAIR_EL2,
        58656: REG_MPAMHCR_EL2,
        58657: REG_MPAMVPMV_EL2,
        58664: REG_MPAM2_EL2,
        58672: REG_MPAMVPM0_EL2,
        58673: REG_MPAMVPM1_EL2,
        58674: REG_MPAMVPM2_EL2,
        58675: REG_MPAMVPM3_EL2,
        58676: REG_MPAMVPM4_EL2,
        58677: REG_MPAMVPM5_EL2,
        58678: REG_MPAMVPM6_EL2,
        58679: REG_MPAMVPM7_EL2,
        58880: REG_VBAR_EL2,
        58882: REG_RMR_EL2,
        58889: REG_VDISR_EL2,
        58944: REG_ICH_AP0R0_EL2,
        58945: REG_ICH_AP0R1_EL2,
        58946: REG_ICH_AP0R2_EL2,
        58947: REG_ICH_AP0R3_EL2,
        58952: REG_ICH_AP1R0_EL2,
        58953: REG_ICH_AP1R1_EL2,
        58954: REG_ICH_AP1R2_EL2,
        58955: REG_ICH_AP1R3_EL2,
        58956: REG_ICH_VSEIR_EL2,
        58957: REG_ICC_SRE_EL2,
        58968: REG_ICH_HCR_EL2,
        58970: REG_ICH_MISR_EL2,
        58975: REG_ICH_VMCR_EL2,
        58976: REG_ICH_LR0_EL2,
        58977: REG_ICH_LR1_EL2,
        58978: REG_ICH_LR2_EL2,
        58979: REG_ICH_LR3_EL2,
        58980: REG_ICH_LR4_EL2,
        58981: REG_ICH_LR5_EL2,
        58982: REG_ICH_LR6_EL2,
        58983: REG_ICH_LR7_EL2,
        58984: REG_ICH_LR8_EL2,
        58985: REG_ICH_LR9_EL2,
        58986: REG_ICH_LR10_EL2,
        58987: REG_ICH_LR11_EL2,
        58988: REG_ICH_LR12_EL2,
        58989: REG_ICH_LR13_EL2,
        58990: REG_ICH_LR14_EL2,
        58991: REG_ICH_LR15_EL2,
        59009: REG_CONTEXTIDR_EL2,
        59010: REG_TPIDR_EL2,
        59015: REG_SCXTNUM_EL2,
        59139: REG_CNTVOFF_EL2,
        59144: REG_CNTHCTL_EL2,
        59152: REG_CNTHP_TVAL_EL2,
        59153: REG_CNTHP_CTL_EL2,
        59154: REG_CNTHP_CVAL_EL2,
        59160: REG_CNTHV_TVAL_EL2,
        59161: REG_CNTHV_CTL_EL2,
        59162: REG_CNTHV_CVAL_EL2,
        59168: REG_CNTHVS_TVAL_EL2,
        59169: REG_CNTHVS_CTL_EL2,
        59170: REG_CNTHVS_CVAL_EL2,
        59176: REG_CNTHPS_TVAL_EL2,
        59177: REG_CNTHPS_CTL_EL2,
        59178: REG_CNTHPS_CVAL_EL2,
        59520: REG_SCTLR_EL12,
        59522: REG_CPACR_EL12,
        59537: REG_TRFCR_EL12,
        59648: REG_TTBR0_EL12,
        59649: REG_TTBR1_EL12,
        59650: REG_TCR_EL12,
        59904: REG_SPSR_EL12,
        59905: REG_ELR_EL12,
        60040: REG_AFSR0_EL12,
        60041: REG_AFSR1_EL12,
        60048: REG_ESR_EL12,
        60080: REG_TFSR_EL12,
        60160: REG_FAR_EL12,
        60616: REG_PMSCR_EL12,
        60688: REG_MAIR_EL12,
        60696: REG_AMAIR_EL12,
        60712: REG_MPAM1_EL12,
        60928: REG_VBAR_EL12,
        61057: REG_CONTEXTIDR_EL12,
        61063: REG_SCXTNUM_EL12,
        61192: REG_CNTKCTL_EL12,
        61200: REG_CNTP_TVAL_EL02,
        61201: REG_CNTP_CTL_EL02,
        61202: REG_CNTP_CVAL_EL02,
        61208: REG_CNTV_TVAL_EL02,
        61209: REG_CNTV_CTL_EL02,
        61210: REG_CNTV_CVAL_EL02,
        61568: REG_SCTLR_EL3,
        61569: REG_ACTLR_EL3,
        61576: REG_SCR_EL3,
        61577: REG_SDER32_EL3,
        61578: REG_CPTR_EL3,
        61593: REG_MDCR_EL3,
        61696: REG_TTBR0_EL3,
        61698: REG_TCR_EL3,
        61952: REG_SPSR_EL3,
        61953: REG_ELR_EL3,
        61960: REG_SP_EL2,
        62088: REG_AFSR0_EL3,
        62089: REG_AFSR1_EL3,
        62096: REG_ESR_EL3,
        62128: REG_TFSR_EL3,
        62208: REG_FAR_EL3,
        62736: REG_MAIR_EL3,
        62744: REG_AMAIR_EL3,
        62760: REG_MPAM3_EL3,
        62976: REG_VBAR_EL3,
        62978: REG_RMR_EL3,
        63076: REG_ICC_CTLR_EL3,
        63077: REG_ICC_SRE_EL3,
        63079: REG_ICC_IGRPEN1_EL3,
        63106: REG_TPIDR_EL3,
        63111: REG_SCXTNUM_EL3,
        65296: REG_CNTPS_TVAL_EL1,
        65297: REG_CNTPS_CTL_EL1,
        65298: REG_CNTPS_CVAL_EL1,
        65299: REG_SPSEL,
}

# fill in the gaps (HACK)
for x in range(0x8000, 0x10000):
    if sysregnamedic.get(x):
        continue
    sysregnamedic[x] = len(sys_regs) + REGS_SYSTEM_REGS
    op0 = (x >> 14) & 1
    op1 = (x >> 11) & 7
    crn = (x >> 7) & 0xf
    crm = (x >> 3) & 0xf
    op2 = x & 7
    sys_regs.append(("s%d_%d_c%d_c%d_%d" % (op0, op1, crn, crm, op2), 64))


if __name__=="__main__":
    import envi.archs
    from envi.tests.test_arch_aarch64 import instrs
    #envi.archs.dismain( AArch64Disasm() )
    #for i in instrs:
    #    op = AArch64Disasm().disasm(i[1], 0, 0)
    #    print(op)
    op = A64Disasm().disasm(unhexlify('54abcdef'), 0, 0)
    print(op)
    
