{
    "DESIGN_NAME": "team_09",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/wb_wrapper.vh",
        "dir::../../verilog/rtl/team_projects/team_09/team_09.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/applegenerator2.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/border_generator.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/collision.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/command_lut2.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/dac_counter.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/edge_detect.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/frame_tracker.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/fsm_control.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/fsm_direction.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/fsm_mode.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/image_generator.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/location_check.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/obstacle_random.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/obstacle_sync_edge.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/obstaclegen2.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/obstacleMode.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/oscillator.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/pixel_updater.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/rainbowRand.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/score_posedge_detector.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/score_tracker3.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/snake_body_controller.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/sound_fsm.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/sound_generator.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/sound_posedge_detector.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/ssdec.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/synchronizer.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/toggle_screen.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/update_body.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/update_controller.v",
        "dir::../../verilog/rtl/team_projects/team_09/converted_submodules/variable_clock_divider.v"
    ],
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "clk",
    "FP_CORE_UTIL": 10,
    "PL_TARGET_DENSITY": 0.6,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "VDD_NETS": "vccd1",
    "GND_NETS": "vssd1",
    "FP_PDN_CORE_RING": 0,
    "RT_MAX_LAYER": "met4",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 800 400",
    "pdk::sky130*": {
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 100
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 30,
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.5
    }
}