
my12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00024654  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001b848  08024858  08024858  00034858  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080400a0  080400a0  00060680  2**0
                  CONTENTS
  4 .ARM          00000008  080400a0  080400a0  000500a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080400a8  080400a8  00060680  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080400a8  080400a8  000500a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080400ac  080400ac  000500ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000680  20000000  080400b0  00060000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0003f524  20000680  08040730  00060680  2**3
                  ALLOC
 10 ._user_heap_stack 00040004  2003fba4  08040730  0006fba4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00060680  2**0
                  CONTENTS, READONLY
 12 .debug_info   0009dee7  00000000  00000000  000606ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00012000  00000000  00000000  000fe595  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00039206  00000000  00000000  00110595  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000034a8  00000000  00000000  001497a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00006ac0  00000000  00000000  0014cc48  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000477c2  00000000  00000000  00153708  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000563cd  00000000  00000000  0019aeca  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00138e15  00000000  00000000  001f1297  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0032a0ac  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000c8e4  00000000  00000000  0032a128  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000680 	.word	0x20000680
 800021c:	00000000 	.word	0x00000000
 8000220:	0802483c 	.word	0x0802483c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000684 	.word	0x20000684
 800023c:	0802483c 	.word	0x0802483c

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295
 800032e:	f000 b9bd 	b.w	80006ac <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f84d 	bl	80003e0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f840 	bl	80003e0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f82f 	bl	80003e0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f821 	bl	80003e0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b972 	b.w	80006ac <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9e08      	ldr	r6, [sp, #32]
 80003e6:	4604      	mov	r4, r0
 80003e8:	4688      	mov	r8, r1
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d14b      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003ee:	428a      	cmp	r2, r1
 80003f0:	4615      	mov	r5, r2
 80003f2:	d967      	bls.n	80004c4 <__udivmoddi4+0xe4>
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	b14a      	cbz	r2, 800040e <__udivmoddi4+0x2e>
 80003fa:	f1c2 0720 	rsb	r7, r2, #32
 80003fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000402:	fa20 f707 	lsr.w	r7, r0, r7
 8000406:	4095      	lsls	r5, r2
 8000408:	ea47 0803 	orr.w	r8, r7, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fbb8 f7fe 	udiv	r7, r8, lr
 8000418:	fa1f fc85 	uxth.w	ip, r5
 800041c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000420:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000424:	fb07 f10c 	mul.w	r1, r7, ip
 8000428:	4299      	cmp	r1, r3
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x60>
 800042c:	18eb      	adds	r3, r5, r3
 800042e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000432:	f080 811b 	bcs.w	800066c <__udivmoddi4+0x28c>
 8000436:	4299      	cmp	r1, r3
 8000438:	f240 8118 	bls.w	800066c <__udivmoddi4+0x28c>
 800043c:	3f02      	subs	r7, #2
 800043e:	442b      	add	r3, r5
 8000440:	1a5b      	subs	r3, r3, r1
 8000442:	b2a4      	uxth	r4, r4
 8000444:	fbb3 f0fe 	udiv	r0, r3, lr
 8000448:	fb0e 3310 	mls	r3, lr, r0, r3
 800044c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000450:	fb00 fc0c 	mul.w	ip, r0, ip
 8000454:	45a4      	cmp	ip, r4
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x8c>
 8000458:	192c      	adds	r4, r5, r4
 800045a:	f100 33ff 	add.w	r3, r0, #4294967295
 800045e:	f080 8107 	bcs.w	8000670 <__udivmoddi4+0x290>
 8000462:	45a4      	cmp	ip, r4
 8000464:	f240 8104 	bls.w	8000670 <__udivmoddi4+0x290>
 8000468:	3802      	subs	r0, #2
 800046a:	442c      	add	r4, r5
 800046c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000470:	eba4 040c 	sub.w	r4, r4, ip
 8000474:	2700      	movs	r7, #0
 8000476:	b11e      	cbz	r6, 8000480 <__udivmoddi4+0xa0>
 8000478:	40d4      	lsrs	r4, r2
 800047a:	2300      	movs	r3, #0
 800047c:	e9c6 4300 	strd	r4, r3, [r6]
 8000480:	4639      	mov	r1, r7
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d909      	bls.n	800049e <__udivmoddi4+0xbe>
 800048a:	2e00      	cmp	r6, #0
 800048c:	f000 80eb 	beq.w	8000666 <__udivmoddi4+0x286>
 8000490:	2700      	movs	r7, #0
 8000492:	e9c6 0100 	strd	r0, r1, [r6]
 8000496:	4638      	mov	r0, r7
 8000498:	4639      	mov	r1, r7
 800049a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049e:	fab3 f783 	clz	r7, r3
 80004a2:	2f00      	cmp	r7, #0
 80004a4:	d147      	bne.n	8000536 <__udivmoddi4+0x156>
 80004a6:	428b      	cmp	r3, r1
 80004a8:	d302      	bcc.n	80004b0 <__udivmoddi4+0xd0>
 80004aa:	4282      	cmp	r2, r0
 80004ac:	f200 80fa 	bhi.w	80006a4 <__udivmoddi4+0x2c4>
 80004b0:	1a84      	subs	r4, r0, r2
 80004b2:	eb61 0303 	sbc.w	r3, r1, r3
 80004b6:	2001      	movs	r0, #1
 80004b8:	4698      	mov	r8, r3
 80004ba:	2e00      	cmp	r6, #0
 80004bc:	d0e0      	beq.n	8000480 <__udivmoddi4+0xa0>
 80004be:	e9c6 4800 	strd	r4, r8, [r6]
 80004c2:	e7dd      	b.n	8000480 <__udivmoddi4+0xa0>
 80004c4:	b902      	cbnz	r2, 80004c8 <__udivmoddi4+0xe8>
 80004c6:	deff      	udf	#255	; 0xff
 80004c8:	fab2 f282 	clz	r2, r2
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f040 808f 	bne.w	80005f0 <__udivmoddi4+0x210>
 80004d2:	1b49      	subs	r1, r1, r5
 80004d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d8:	fa1f f885 	uxth.w	r8, r5
 80004dc:	2701      	movs	r7, #1
 80004de:	fbb1 fcfe 	udiv	ip, r1, lr
 80004e2:	0c23      	lsrs	r3, r4, #16
 80004e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004ec:	fb08 f10c 	mul.w	r1, r8, ip
 80004f0:	4299      	cmp	r1, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x124>
 80004f4:	18eb      	adds	r3, r5, r3
 80004f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x122>
 80004fc:	4299      	cmp	r1, r3
 80004fe:	f200 80cd 	bhi.w	800069c <__udivmoddi4+0x2bc>
 8000502:	4684      	mov	ip, r0
 8000504:	1a59      	subs	r1, r3, r1
 8000506:	b2a3      	uxth	r3, r4
 8000508:	fbb1 f0fe 	udiv	r0, r1, lr
 800050c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000510:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000514:	fb08 f800 	mul.w	r8, r8, r0
 8000518:	45a0      	cmp	r8, r4
 800051a:	d907      	bls.n	800052c <__udivmoddi4+0x14c>
 800051c:	192c      	adds	r4, r5, r4
 800051e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000522:	d202      	bcs.n	800052a <__udivmoddi4+0x14a>
 8000524:	45a0      	cmp	r8, r4
 8000526:	f200 80b6 	bhi.w	8000696 <__udivmoddi4+0x2b6>
 800052a:	4618      	mov	r0, r3
 800052c:	eba4 0408 	sub.w	r4, r4, r8
 8000530:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000534:	e79f      	b.n	8000476 <__udivmoddi4+0x96>
 8000536:	f1c7 0c20 	rsb	ip, r7, #32
 800053a:	40bb      	lsls	r3, r7
 800053c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000540:	ea4e 0e03 	orr.w	lr, lr, r3
 8000544:	fa01 f407 	lsl.w	r4, r1, r7
 8000548:	fa20 f50c 	lsr.w	r5, r0, ip
 800054c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000550:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000554:	4325      	orrs	r5, r4
 8000556:	fbb3 f9f8 	udiv	r9, r3, r8
 800055a:	0c2c      	lsrs	r4, r5, #16
 800055c:	fb08 3319 	mls	r3, r8, r9, r3
 8000560:	fa1f fa8e 	uxth.w	sl, lr
 8000564:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000568:	fb09 f40a 	mul.w	r4, r9, sl
 800056c:	429c      	cmp	r4, r3
 800056e:	fa02 f207 	lsl.w	r2, r2, r7
 8000572:	fa00 f107 	lsl.w	r1, r0, r7
 8000576:	d90b      	bls.n	8000590 <__udivmoddi4+0x1b0>
 8000578:	eb1e 0303 	adds.w	r3, lr, r3
 800057c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000580:	f080 8087 	bcs.w	8000692 <__udivmoddi4+0x2b2>
 8000584:	429c      	cmp	r4, r3
 8000586:	f240 8084 	bls.w	8000692 <__udivmoddi4+0x2b2>
 800058a:	f1a9 0902 	sub.w	r9, r9, #2
 800058e:	4473      	add	r3, lr
 8000590:	1b1b      	subs	r3, r3, r4
 8000592:	b2ad      	uxth	r5, r5
 8000594:	fbb3 f0f8 	udiv	r0, r3, r8
 8000598:	fb08 3310 	mls	r3, r8, r0, r3
 800059c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80005a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80005a4:	45a2      	cmp	sl, r4
 80005a6:	d908      	bls.n	80005ba <__udivmoddi4+0x1da>
 80005a8:	eb1e 0404 	adds.w	r4, lr, r4
 80005ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80005b0:	d26b      	bcs.n	800068a <__udivmoddi4+0x2aa>
 80005b2:	45a2      	cmp	sl, r4
 80005b4:	d969      	bls.n	800068a <__udivmoddi4+0x2aa>
 80005b6:	3802      	subs	r0, #2
 80005b8:	4474      	add	r4, lr
 80005ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80005be:	fba0 8902 	umull	r8, r9, r0, r2
 80005c2:	eba4 040a 	sub.w	r4, r4, sl
 80005c6:	454c      	cmp	r4, r9
 80005c8:	46c2      	mov	sl, r8
 80005ca:	464b      	mov	r3, r9
 80005cc:	d354      	bcc.n	8000678 <__udivmoddi4+0x298>
 80005ce:	d051      	beq.n	8000674 <__udivmoddi4+0x294>
 80005d0:	2e00      	cmp	r6, #0
 80005d2:	d069      	beq.n	80006a8 <__udivmoddi4+0x2c8>
 80005d4:	ebb1 050a 	subs.w	r5, r1, sl
 80005d8:	eb64 0403 	sbc.w	r4, r4, r3
 80005dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005e0:	40fd      	lsrs	r5, r7
 80005e2:	40fc      	lsrs	r4, r7
 80005e4:	ea4c 0505 	orr.w	r5, ip, r5
 80005e8:	e9c6 5400 	strd	r5, r4, [r6]
 80005ec:	2700      	movs	r7, #0
 80005ee:	e747      	b.n	8000480 <__udivmoddi4+0xa0>
 80005f0:	f1c2 0320 	rsb	r3, r2, #32
 80005f4:	fa20 f703 	lsr.w	r7, r0, r3
 80005f8:	4095      	lsls	r5, r2
 80005fa:	fa01 f002 	lsl.w	r0, r1, r2
 80005fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000602:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000606:	4338      	orrs	r0, r7
 8000608:	0c01      	lsrs	r1, r0, #16
 800060a:	fbb3 f7fe 	udiv	r7, r3, lr
 800060e:	fa1f f885 	uxth.w	r8, r5
 8000612:	fb0e 3317 	mls	r3, lr, r7, r3
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb07 f308 	mul.w	r3, r7, r8
 800061e:	428b      	cmp	r3, r1
 8000620:	fa04 f402 	lsl.w	r4, r4, r2
 8000624:	d907      	bls.n	8000636 <__udivmoddi4+0x256>
 8000626:	1869      	adds	r1, r5, r1
 8000628:	f107 3cff 	add.w	ip, r7, #4294967295
 800062c:	d22f      	bcs.n	800068e <__udivmoddi4+0x2ae>
 800062e:	428b      	cmp	r3, r1
 8000630:	d92d      	bls.n	800068e <__udivmoddi4+0x2ae>
 8000632:	3f02      	subs	r7, #2
 8000634:	4429      	add	r1, r5
 8000636:	1acb      	subs	r3, r1, r3
 8000638:	b281      	uxth	r1, r0
 800063a:	fbb3 f0fe 	udiv	r0, r3, lr
 800063e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000642:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000646:	fb00 f308 	mul.w	r3, r0, r8
 800064a:	428b      	cmp	r3, r1
 800064c:	d907      	bls.n	800065e <__udivmoddi4+0x27e>
 800064e:	1869      	adds	r1, r5, r1
 8000650:	f100 3cff 	add.w	ip, r0, #4294967295
 8000654:	d217      	bcs.n	8000686 <__udivmoddi4+0x2a6>
 8000656:	428b      	cmp	r3, r1
 8000658:	d915      	bls.n	8000686 <__udivmoddi4+0x2a6>
 800065a:	3802      	subs	r0, #2
 800065c:	4429      	add	r1, r5
 800065e:	1ac9      	subs	r1, r1, r3
 8000660:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000664:	e73b      	b.n	80004de <__udivmoddi4+0xfe>
 8000666:	4637      	mov	r7, r6
 8000668:	4630      	mov	r0, r6
 800066a:	e709      	b.n	8000480 <__udivmoddi4+0xa0>
 800066c:	4607      	mov	r7, r0
 800066e:	e6e7      	b.n	8000440 <__udivmoddi4+0x60>
 8000670:	4618      	mov	r0, r3
 8000672:	e6fb      	b.n	800046c <__udivmoddi4+0x8c>
 8000674:	4541      	cmp	r1, r8
 8000676:	d2ab      	bcs.n	80005d0 <__udivmoddi4+0x1f0>
 8000678:	ebb8 0a02 	subs.w	sl, r8, r2
 800067c:	eb69 020e 	sbc.w	r2, r9, lr
 8000680:	3801      	subs	r0, #1
 8000682:	4613      	mov	r3, r2
 8000684:	e7a4      	b.n	80005d0 <__udivmoddi4+0x1f0>
 8000686:	4660      	mov	r0, ip
 8000688:	e7e9      	b.n	800065e <__udivmoddi4+0x27e>
 800068a:	4618      	mov	r0, r3
 800068c:	e795      	b.n	80005ba <__udivmoddi4+0x1da>
 800068e:	4667      	mov	r7, ip
 8000690:	e7d1      	b.n	8000636 <__udivmoddi4+0x256>
 8000692:	4681      	mov	r9, r0
 8000694:	e77c      	b.n	8000590 <__udivmoddi4+0x1b0>
 8000696:	3802      	subs	r0, #2
 8000698:	442c      	add	r4, r5
 800069a:	e747      	b.n	800052c <__udivmoddi4+0x14c>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	442b      	add	r3, r5
 80006a2:	e72f      	b.n	8000504 <__udivmoddi4+0x124>
 80006a4:	4638      	mov	r0, r7
 80006a6:	e708      	b.n	80004ba <__udivmoddi4+0xda>
 80006a8:	4637      	mov	r7, r6
 80006aa:	e6e9      	b.n	8000480 <__udivmoddi4+0xa0>

080006ac <__aeabi_idiv0>:
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <ADC_MultiModeDMAConvM0Cplt>:
// handle the highest priority interrupt to capture the true DMA conversion complete time (below RTOSOS level)
extern TIM_HandleTypeDef htim5;
void ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)	// adc conversion done (DMA complete)
{

	timestamp = TIM2->CNT;			// real time
 80006b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
//	HAL_TIM_Base_Start_IT(&htim5);
}

// these two are the real DMA Conversion complete interrupts
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
	dmabufno = 0;
 80006b4:	4a07      	ldr	r2, [pc, #28]	; (80006d4 <ADC_MultiModeDMAConvM0Cplt+0x24>)
 80006b6:	2100      	movs	r1, #0
	timestamp = TIM2->CNT;			// real time
 80006b8:	4807      	ldr	r0, [pc, #28]	; (80006d8 <ADC_MultiModeDMAConvM0Cplt+0x28>)
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
 80006ba:	b410      	push	{r4}
	dmabufno = 0;
 80006bc:	6011      	str	r1, [r2, #0]
	TIM5->DIER = 0x01;
 80006be:	2101      	movs	r1, #1
	timestamp = TIM2->CNT;			// real time
 80006c0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006c2:	2219      	movs	r2, #25
	timestamp = TIM2->CNT;			// real time
 80006c4:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006c6:	f8c3 1c0c 	str.w	r1, [r3, #3084]	; 0xc0c
	ADC_ConvCpltCallback(hadc);
}
 80006ca:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006ce:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
}
 80006d2:	4770      	bx	lr
 80006d4:	200006a8 	.word	0x200006a8
 80006d8:	2002a818 	.word	0x2002a818

080006dc <ADC_MultiModeDMAConvM1Cplt>:
	timestamp = TIM2->CNT;			// real time
 80006dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000

void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {

	dmabufno = 1;
 80006e0:	4907      	ldr	r1, [pc, #28]	; (8000700 <ADC_MultiModeDMAConvM1Cplt+0x24>)
 80006e2:	2201      	movs	r2, #1
	timestamp = TIM2->CNT;			// real time
 80006e4:	4807      	ldr	r0, [pc, #28]	; (8000704 <ADC_MultiModeDMAConvM1Cplt+0x28>)
void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {
 80006e6:	b410      	push	{r4}
	timestamp = TIM2->CNT;			// real time
 80006e8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	dmabufno = 1;
 80006ea:	600a      	str	r2, [r1, #0]
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006ec:	2119      	movs	r1, #25
	timestamp = TIM2->CNT;			// real time
 80006ee:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006f0:	f8c3 2c0c 	str.w	r2, [r3, #3084]	; 0xc0c
	ADC_ConvCpltCallback(hadc);
}
 80006f4:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006f8:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
}
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	200006a8 	.word	0x200006a8
 8000704:	2002a818 	.word	0x2002a818

08000708 <ADC_MultiModeDMAError>:
void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma) {
 8000708:	b510      	push	{r4, lr}
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800070a:	2340      	movs	r3, #64	; 0x40
	ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
 800070c:	6b84      	ldr	r4, [r0, #56]	; 0x38
	printf("Multi-mode DMA Error\n");
 800070e:	4806      	ldr	r0, [pc, #24]	; (8000728 <ADC_MultiModeDMAError+0x20>)
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8000710:	6423      	str	r3, [r4, #64]	; 0x40
	hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8000712:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000714:	f043 0304 	orr.w	r3, r3, #4
 8000718:	6463      	str	r3, [r4, #68]	; 0x44
	printf("Multi-mode DMA Error\n");
 800071a:	f020 fa65 	bl	8020be8 <puts>
	HAL_ADC_ErrorCallback(hadc);
 800071e:	4620      	mov	r0, r4
}
 8000720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_ADC_ErrorCallback(hadc);
 8000724:	f005 b986 	b.w	8005a34 <HAL_ADC_ErrorCallback>
 8000728:	08024a1c 	.word	0x08024a1c

0800072c <HAL_ADCEx_MultiModeStart_DBDMA>:
		uint32_t Length) {
 800072c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800072e:	4604      	mov	r4, r0
 8000730:	4616      	mov	r6, r2
 8000732:	b085      	sub	sp, #20
	__IO uint32_t counter = 0;
 8000734:	2000      	movs	r0, #0
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000736:	69a2      	ldr	r2, [r4, #24]
		uint32_t Length) {
 8000738:	460d      	mov	r5, r1
 800073a:	461f      	mov	r7, r3
	__IO uint32_t counter = 0;
 800073c:	9003      	str	r0, [sp, #12]
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800073e:	2a01      	cmp	r2, #1
 8000740:	d903      	bls.n	800074a <HAL_ADCEx_MultiModeStart_DBDMA+0x1e>
 8000742:	2199      	movs	r1, #153	; 0x99
 8000744:	4844      	ldr	r0, [pc, #272]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x12c>)
 8000746:	f002 fb71 	bl	8002e2c <assert_failed>
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 800074a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800074c:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8000750:	d17c      	bne.n	800084c <HAL_ADCEx_MultiModeStart_DBDMA+0x120>
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8000752:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8000756:	2b01      	cmp	r3, #1
 8000758:	d903      	bls.n	8000762 <HAL_ADCEx_MultiModeStart_DBDMA+0x36>
 800075a:	219b      	movs	r1, #155	; 0x9b
 800075c:	483e      	ldr	r0, [pc, #248]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x12c>)
 800075e:	f002 fb65 	bl	8002e2c <assert_failed>
	__HAL_LOCK(hadc);
 8000762:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000766:	2b01      	cmp	r3, #1
 8000768:	d06d      	beq.n	8000846 <HAL_ADCEx_MultiModeStart_DBDMA+0x11a>
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 800076a:	6822      	ldr	r2, [r4, #0]
	__HAL_LOCK(hadc);
 800076c:	2101      	movs	r1, #1
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 800076e:	6893      	ldr	r3, [r2, #8]
	__HAL_LOCK(hadc);
 8000770:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 8000774:	07d8      	lsls	r0, r3, #31
 8000776:	d414      	bmi.n	80007a2 <HAL_ADCEx_MultiModeStart_DBDMA+0x76>
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000778:	4b38      	ldr	r3, [pc, #224]	; (800085c <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 800077a:	4839      	ldr	r0, [pc, #228]	; (8000860 <HAL_ADCEx_MultiModeStart_DBDMA+0x134>)
 800077c:	681b      	ldr	r3, [r3, #0]
		__HAL_ADC_ENABLE(hadc);
 800077e:	6891      	ldr	r1, [r2, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000780:	fba0 0303 	umull	r0, r3, r0, r3
		__HAL_ADC_ENABLE(hadc);
 8000784:	f041 0101 	orr.w	r1, r1, #1
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000788:	0c9b      	lsrs	r3, r3, #18
		__HAL_ADC_ENABLE(hadc);
 800078a:	6091      	str	r1, [r2, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800078c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000790:	9303      	str	r3, [sp, #12]
		while (counter != 0) {
 8000792:	9b03      	ldr	r3, [sp, #12]
 8000794:	b12b      	cbz	r3, 80007a2 <HAL_ADCEx_MultiModeStart_DBDMA+0x76>
			counter--;
 8000796:	9b03      	ldr	r3, [sp, #12]
 8000798:	3b01      	subs	r3, #1
 800079a:	9303      	str	r3, [sp, #12]
		while (counter != 0) {
 800079c:	9b03      	ldr	r3, [sp, #12]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d1f9      	bne.n	8000796 <HAL_ADCEx_MultiModeStart_DBDMA+0x6a>
	if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON)) {
 80007a2:	6893      	ldr	r3, [r2, #8]
 80007a4:	07d9      	lsls	r1, r3, #31
 80007a6:	d545      	bpl.n	8000834 <HAL_ADCEx_MultiModeStart_DBDMA+0x108>
		ADC_STATE_CLR_SET(hadc->State,
 80007a8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80007aa:	4b2e      	ldr	r3, [pc, #184]	; (8000864 <HAL_ADCEx_MultiModeStart_DBDMA+0x138>)
 80007ac:	400b      	ands	r3, r1
 80007ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007b2:	6423      	str	r3, [r4, #64]	; 0x40
		if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET) {
 80007b4:	6853      	ldr	r3, [r2, #4]
 80007b6:	055b      	lsls	r3, r3, #21
 80007b8:	d505      	bpl.n	80007c6 <HAL_ADCEx_MultiModeStart_DBDMA+0x9a>
			ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80007ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80007bc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007c4:	6423      	str	r3, [r4, #64]	; 0x40
		if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY)) {
 80007c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80007c8:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 80007cc:	d039      	beq.n	8000842 <HAL_ADCEx_MultiModeStart_DBDMA+0x116>
			CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80007ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80007d0:	f023 0306 	bic.w	r3, r3, #6
 80007d4:	6463      	str	r3, [r4, #68]	; 0x44
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007d6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
		__HAL_UNLOCK(hadc);
 80007d8:	2300      	movs	r3, #0
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007da:	f8df c098 	ldr.w	ip, [pc, #152]	; 8000874 <HAL_ADCEx_MultiModeStart_DBDMA+0x148>
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80007de:	f06f 0102 	mvn.w	r1, #2
		__HAL_UNLOCK(hadc);
 80007e2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		hadc->DMA_Handle->XferM1HalfCpltCallback = NULL;
 80007e6:	6483      	str	r3, [r0, #72]	; 0x48
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007e8:	e9c0 c30f 	strd	ip, r3, [r0, #60]	; 0x3c
		hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError;
 80007ec:	4b1e      	ldr	r3, [pc, #120]	; (8000868 <HAL_ADCEx_MultiModeStart_DBDMA+0x13c>)
		hadc->DMA_Handle->XferM1CpltCallback = ADC_MultiModeDMAConvM1Cplt;
 80007ee:	f8df c088 	ldr.w	ip, [pc, #136]	; 8000878 <HAL_ADCEx_MultiModeStart_DBDMA+0x14c>
		hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError;
 80007f2:	64c3      	str	r3, [r0, #76]	; 0x4c
		hadc->DMA_Handle->XferM1CpltCallback = ADC_MultiModeDMAConvM1Cplt;
 80007f4:	f8c0 c044 	str.w	ip, [r0, #68]	; 0x44
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80007f8:	6011      	str	r1, [r2, #0]
		__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80007fa:	6853      	ldr	r3, [r2, #4]
		if (hadc->Init.DMAContinuousRequests != DISABLE) {
 80007fc:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
		__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000800:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000804:	6053      	str	r3, [r2, #4]
			ADC->CCR |= ADC_CCR_DDS;
 8000806:	4a19      	ldr	r2, [pc, #100]	; (800086c <HAL_ADCEx_MultiModeStart_DBDMA+0x140>)
 8000808:	6853      	ldr	r3, [r2, #4]
		if (hadc->Init.DMAContinuousRequests != DISABLE) {
 800080a:	b1b1      	cbz	r1, 800083a <HAL_ADCEx_MultiModeStart_DBDMA+0x10e>
			ADC->CCR |= ADC_CCR_DDS;
 800080c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000810:	6053      	str	r3, [r2, #4]
		HAL_DMAEx_MultiBufferStart_IT(hadc->DMA_Handle, (uint32_t) &ADC->CDR, (uint32_t) pData, (uint32_t) pData2,
 8000812:	4633      	mov	r3, r6
 8000814:	9700      	str	r7, [sp, #0]
 8000816:	462a      	mov	r2, r5
 8000818:	4915      	ldr	r1, [pc, #84]	; (8000870 <HAL_ADCEx_MultiModeStart_DBDMA+0x144>)
 800081a:	f006 fa21 	bl	8006c60 <HAL_DMAEx_MultiBufferStart_IT>
		if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) {
 800081e:	6823      	ldr	r3, [r4, #0]
 8000820:	6898      	ldr	r0, [r3, #8]
 8000822:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8000826:	d105      	bne.n	8000834 <HAL_ADCEx_MultiModeStart_DBDMA+0x108>
			hadc->Instance->CR2 |= (uint32_t) ADC_CR2_SWSTART;
 8000828:	689a      	ldr	r2, [r3, #8]
 800082a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800082e:	609a      	str	r2, [r3, #8]
}
 8000830:	b005      	add	sp, #20
 8000832:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return HAL_OK;
 8000834:	2000      	movs	r0, #0
}
 8000836:	b005      	add	sp, #20
 8000838:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ADC->CCR &= ~ADC_CCR_DDS;
 800083a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800083e:	6053      	str	r3, [r2, #4]
 8000840:	e7e7      	b.n	8000812 <HAL_ADCEx_MultiModeStart_DBDMA+0xe6>
			ADC_CLEAR_ERRORCODE(hadc);
 8000842:	6463      	str	r3, [r4, #68]	; 0x44
 8000844:	e7c7      	b.n	80007d6 <HAL_ADCEx_MultiModeStart_DBDMA+0xaa>
	__HAL_LOCK(hadc);
 8000846:	2002      	movs	r0, #2
}
 8000848:	b005      	add	sp, #20
 800084a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 800084c:	219a      	movs	r1, #154	; 0x9a
 800084e:	4802      	ldr	r0, [pc, #8]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x12c>)
 8000850:	f002 faec 	bl	8002e2c <assert_failed>
 8000854:	e77d      	b.n	8000752 <HAL_ADCEx_MultiModeStart_DBDMA+0x26>
 8000856:	bf00      	nop
 8000858:	08024a34 	.word	0x08024a34
 800085c:	20000244 	.word	0x20000244
 8000860:	431bde83 	.word	0x431bde83
 8000864:	fffff8fe 	.word	0xfffff8fe
 8000868:	08000709 	.word	0x08000709
 800086c:	40012300 	.word	0x40012300
 8000870:	40012308 	.word	0x40012308
 8000874:	080006b1 	.word	0x080006b1
 8000878:	080006dd 	.word	0x080006dd

0800087c <ADC_Conv_complete>:
	if (dmabufno == 1) {		// second buffer is ready
 800087c:	4b74      	ldr	r3, [pc, #464]	; (8000a50 <ADC_Conv_complete+0x1d4>)
	(*buf)[3] = timestamp;		// this may not get set until now
 800087e:	4975      	ldr	r1, [pc, #468]	; (8000a54 <ADC_Conv_complete+0x1d8>)
	if (dmabufno == 1) {		// second buffer is ready
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4a75      	ldr	r2, [pc, #468]	; (8000a58 <ADC_Conv_complete+0x1dc>)
 8000884:	2b01      	cmp	r3, #1
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000886:	4b75      	ldr	r3, [pc, #468]	; (8000a5c <ADC_Conv_complete+0x1e0>)
 8000888:	6812      	ldr	r2, [r2, #0]
ADC_Conv_complete() {
 800088a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 800088e:	4e74      	ldr	r6, [pc, #464]	; (8000a60 <ADC_Conv_complete+0x1e4>)
ADC_Conv_complete() {
 8000890:	b087      	sub	sp, #28
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000892:	781b      	ldrb	r3, [r3, #0]
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 8000894:	bf08      	it	eq
 8000896:	f502 62b8 	addeq.w	r2, r2, #1472	; 0x5c0
	(*buf)[3] = timestamp;		// this may not get set until now
 800089a:	680d      	ldr	r5, [r1, #0]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 800089c:	4c71      	ldr	r4, [pc, #452]	; (8000a64 <ADC_Conv_complete+0x1e8>)
 800089e:	f8b6 005c 	ldrh.w	r0, [r6, #92]	; 0x5c
 80008a2:	4971      	ldr	r1, [pc, #452]	; (8000a68 <ADC_Conv_complete+0x1ec>)
 80008a4:	9305      	str	r3, [sp, #20]
 80008a6:	021b      	lsls	r3, r3, #8
	if (sigsend) {		// oops overrun
 80008a8:	f8df b208 	ldr.w	fp, [pc, #520]	; 8000ab4 <ADC_Conv_complete+0x238>
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008ac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80008b0:	7808      	ldrb	r0, [r1, #0]
 80008b2:	7821      	ldrb	r1, [r4, #0]
 80008b4:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
	(*buf)[3] = timestamp;		// this may not get set until now
 80008b8:	60d5      	str	r5, [r2, #12]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008ba:	f001 0003 	and.w	r0, r1, #3
 80008be:	3101      	adds	r1, #1
 80008c0:	4303      	orrs	r3, r0
 80008c2:	7021      	strb	r1, [r4, #0]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008c4:	f8d6 008c 	ldr.w	r0, [r6, #140]	; 0x8c
	if (sigsend) {		// oops overrun
 80008c8:	f8db 1000 	ldr.w	r1, [fp]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008cc:	e9c2 3001 	strd	r3, r0, [r2, #4]
	if (sigsend) {		// oops overrun
 80008d0:	b129      	cbz	r1, 80008de <ADC_Conv_complete+0x62>
		statuspkt.adcudpover++;		// debug adc overruning the udp railgun
 80008d2:	6fb3      	ldr	r3, [r6, #120]	; 0x78
		sigsend = 0;		// cancel previous signal
 80008d4:	2100      	movs	r1, #0
		statuspkt.adcudpover++;		// debug adc overruning the udp railgun
 80008d6:	3301      	adds	r3, #1
 80008d8:	67b3      	str	r3, [r6, #120]	; 0x78
		sigsend = 0;		// cancel previous signal
 80008da:	f8cb 1000 	str.w	r1, [fp]
 80008de:	f102 0c0e 	add.w	ip, r2, #14
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80008e2:	4b62      	ldr	r3, [pc, #392]	; (8000a6c <ADC_Conv_complete+0x1f0>)
 80008e4:	4a62      	ldr	r2, [pc, #392]	; (8000a70 <ADC_Conv_complete+0x1f4>)
 80008e6:	2600      	movs	r6, #0
 80008e8:	881b      	ldrh	r3, [r3, #0]
 80008ea:	f8d2 e000 	ldr.w	lr, [r2]
 80008ee:	4a61      	ldr	r2, [pc, #388]	; (8000a74 <ADC_Conv_complete+0x1f8>)
 80008f0:	4961      	ldr	r1, [pc, #388]	; (8000a78 <ADC_Conv_complete+0x1fc>)
 80008f2:	6814      	ldr	r4, [r2, #0]
 80008f4:	4861      	ldr	r0, [pc, #388]	; (8000a7c <ADC_Conv_complete+0x200>)
 80008f6:	4a62      	ldr	r2, [pc, #392]	; (8000a80 <ADC_Conv_complete+0x204>)
 80008f8:	9303      	str	r3, [sp, #12]
 80008fa:	4b62      	ldr	r3, [pc, #392]	; (8000a84 <ADC_Conv_complete+0x208>)
 80008fc:	8809      	ldrh	r1, [r1, #0]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	6812      	ldr	r2, [r2, #0]
 8000902:	f9b0 0000 	ldrsh.w	r0, [r0]
 8000906:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 8000ab8 <ADC_Conv_complete+0x23c>
 800090a:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 8000abc <ADC_Conv_complete+0x240>
 800090e:	9604      	str	r6, [sp, #16]
 8000910:	9102      	str	r1, [sp, #8]
 8000912:	9301      	str	r3, [sp, #4]
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 8000914:	f006 011f 	and.w	r1, r6, #31
		thissamp = (*adcbuf16)[i];
 8000918:	f83c 3f02 	ldrh.w	r3, [ip, #2]!
		lastmeanwindiff = abs(meanwindiff);
 800091c:	ea80 78e0 	eor.w	r8, r0, r0, asr #31
 8000920:	3601      	adds	r6, #1
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 8000922:	f83a 5011 	ldrh.w	r5, [sl, r1, lsl #1]
 8000926:	441c      	add	r4, r3
		lastmeanwindiff = abs(meanwindiff);
 8000928:	eba8 78e0 	sub.w	r8, r8, r0, asr #31
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 800092c:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 8000930:	1b64      	subs	r4, r4, r5
		lastsamp[j] = thissamp;			// save last samples
 8000932:	f82a 3011 	strh.w	r3, [sl, r1, lsl #1]
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 8000936:	1a12      	subs	r2, r2, r0
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000938:	9803      	ldr	r0, [sp, #12]
		adcbgbaseacc += thissamp; // accumulator used to find avg level of signal over long time (for base)
 800093a:	449e      	add	lr, r3
		if (sigsend)
 800093c:	f8db 7000 	ldr.w	r7, [fp]
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000940:	eb08 0500 	add.w	r5, r8, r0
		thiswindiff = abs(thissamp - winmean);			// find difference from window mean
 8000944:	f344 104f 	sbfx	r0, r4, #5, #16
 8000948:	1a18      	subs	r0, r3, r0
 800094a:	2800      	cmp	r0, #0
 800094c:	bfb8      	it	lt
 800094e:	4240      	neglt	r0, r0
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 8000950:	4402      	add	r2, r0
		meanwindiff = wdacc >> (WINSHIFT); // sliding mean of window differences
 8000952:	f342 104f 	sbfx	r0, r2, #5, #16
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000956:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
		windiff[j] = meanwindiff;	// store latest window mean of differences
 800095a:	f849 0021 	str.w	r0, [r9, r1, lsl #2]
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 800095e:	9902      	ldr	r1, [sp, #8]
 8000960:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
 8000964:	1859      	adds	r1, r3, r1
 8000966:	42a9      	cmp	r1, r5
 8000968:	dd04      	ble.n	8000974 <ADC_Conv_complete+0xf8>
			pretrigcnt++;
 800096a:	9901      	ldr	r1, [sp, #4]
 800096c:	3101      	adds	r1, #1
 800096e:	9101      	str	r1, [sp, #4]
 8000970:	2101      	movs	r1, #1
 8000972:	9104      	str	r1, [sp, #16]
		if (abs(meanwindiff) > (lastmeanwindiff + trigthresh)) { // if new mean diff > last mean diff +1
 8000974:	42ab      	cmp	r3, r5
 8000976:	dd03      	ble.n	8000980 <ADC_Conv_complete+0x104>
 8000978:	b917      	cbnz	r7, 8000980 <ADC_Conv_complete+0x104>
			sigsend = 1; // the real trigger
 800097a:	2301      	movs	r3, #1
 800097c:	f8cb 3000 	str.w	r3, [fp]
	for (i = 0; i < (ADCBUFSIZE >> 1); i++) {	// 2 // scan the buffer content
 8000980:	f5b6 7f36 	cmp.w	r6, #728	; 0x2d8
 8000984:	d1c6      	bne.n	8000914 <ADC_Conv_complete+0x98>
 8000986:	9b04      	ldr	r3, [sp, #16]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d15c      	bne.n	8000a46 <ADC_Conv_complete+0x1ca>
 800098c:	4d39      	ldr	r5, [pc, #228]	; (8000a74 <ADC_Conv_complete+0x1f8>)
 800098e:	4938      	ldr	r1, [pc, #224]	; (8000a70 <ADC_Conv_complete+0x1f4>)
 8000990:	602c      	str	r4, [r5, #0]
 8000992:	4d3b      	ldr	r5, [pc, #236]	; (8000a80 <ADC_Conv_complete+0x204>)
 8000994:	4b3c      	ldr	r3, [pc, #240]	; (8000a88 <ADC_Conv_complete+0x20c>)
 8000996:	f8c1 e000 	str.w	lr, [r1]
 800099a:	602a      	str	r2, [r5, #0]
 800099c:	493b      	ldr	r1, [pc, #236]	; (8000a8c <ADC_Conv_complete+0x210>)
 800099e:	4a37      	ldr	r2, [pc, #220]	; (8000a7c <ADC_Conv_complete+0x200>)
	if (sigsend) {
 80009a0:	f8db 4000 	ldr.w	r4, [fp]
		lastmeanwindiff = abs(meanwindiff);
 80009a4:	f8a3 8000 	strh.w	r8, [r3]
 80009a8:	8010      	strh	r0, [r2, #0]
 80009aa:	680b      	ldr	r3, [r1, #0]
	if (sigsend) {
 80009ac:	b334      	cbz	r4, 80009fc <ADC_Conv_complete+0x180>
		if (sigprev == 0) {		// no trigger last time, so this is a new event
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d02b      	beq.n	8000a0a <ADC_Conv_complete+0x18e>
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009b2:	4c2b      	ldr	r4, [pc, #172]	; (8000a60 <ADC_Conv_complete+0x1e4>)
		sigprev = 1;	// remember this trigger for next packet
 80009b4:	2001      	movs	r0, #1
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009b6:	4a36      	ldr	r2, [pc, #216]	; (8000a90 <ADC_Conv_complete+0x214>)
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009b8:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
		sigprev = 1;	// remember this trigger for next packet
 80009ba:	6008      	str	r0, [r1, #0]
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009bc:	210f      	movs	r1, #15
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009be:	4403      	add	r3, r0
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009c0:	6011      	str	r1, [r2, #0]
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009c2:	67e3      	str	r3, [r4, #124]	; 0x7c
	if (++samplecnt == 2048) {		// 2k adc bufffers sampled approx 0.5 sec
 80009c4:	4a33      	ldr	r2, [pc, #204]	; (8000a94 <ADC_Conv_complete+0x218>)
 80009c6:	6813      	ldr	r3, [r2, #0]
 80009c8:	3301      	adds	r3, #1
 80009ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80009ce:	6013      	str	r3, [r2, #0]
 80009d0:	d10b      	bne.n	80009ea <ADC_Conv_complete+0x16e>
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009d2:	4c27      	ldr	r4, [pc, #156]	; (8000a70 <ADC_Conv_complete+0x1f4>)
		adcbgbaseacc = 0;
 80009d4:	2100      	movs	r1, #0
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009d6:	4830      	ldr	r0, [pc, #192]	; (8000a98 <ADC_Conv_complete+0x21c>)
 80009d8:	6823      	ldr	r3, [r4, #0]
		samplecnt = 0;
 80009da:	6011      	str	r1, [r2, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009dc:	08db      	lsrs	r3, r3, #3
		adcbgbaseacc = 0;
 80009de:	6021      	str	r1, [r4, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009e0:	fba0 2303 	umull	r2, r3, r0, r3
 80009e4:	4a2d      	ldr	r2, [pc, #180]	; (8000a9c <ADC_Conv_complete+0x220>)
 80009e6:	0b9b      	lsrs	r3, r3, #14
 80009e8:	6013      	str	r3, [r2, #0]
	if (xTaskToNotify == NULL) {
 80009ea:	4b2d      	ldr	r3, [pc, #180]	; (8000aa0 <ADC_Conv_complete+0x224>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	b322      	cbz	r2, 8000a3a <ADC_Conv_complete+0x1be>
	} else if (sigsend) {
 80009f0:	f8db 2000 	ldr.w	r2, [fp]
 80009f4:	b972      	cbnz	r2, 8000a14 <ADC_Conv_complete+0x198>
}
 80009f6:	b007      	add	sp, #28
 80009f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sigprev) {		// but there was a trigger the last packet
 80009fc:	b113      	cbz	r3, 8000a04 <ADC_Conv_complete+0x188>
			sendendstatus = 1;		// so tell udpstream to send the end of sequence status packet
 80009fe:	4b29      	ldr	r3, [pc, #164]	; (8000aa4 <ADC_Conv_complete+0x228>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	701a      	strb	r2, [r3, #0]
		sigprev = 0;
 8000a04:	2300      	movs	r3, #0
 8000a06:	600b      	str	r3, [r1, #0]
 8000a08:	e7dc      	b.n	80009c4 <ADC_Conv_complete+0x148>
			++adcbatchid; // start a new adc batch number
 8000a0a:	9b05      	ldr	r3, [sp, #20]
 8000a0c:	4a13      	ldr	r2, [pc, #76]	; (8000a5c <ADC_Conv_complete+0x1e0>)
 8000a0e:	3301      	adds	r3, #1
 8000a10:	7013      	strb	r3, [r2, #0]
 8000a12:	e7ce      	b.n	80009b2 <ADC_Conv_complete+0x136>
		vTaskNotifyGiveFromISR(xTaskToNotify, &xHigherPriorityTaskWoken);
 8000a14:	4c24      	ldr	r4, [pc, #144]	; (8000aa8 <ADC_Conv_complete+0x22c>)
 8000a16:	6818      	ldr	r0, [r3, #0]
 8000a18:	4621      	mov	r1, r4
 8000a1a:	f012 f829 	bl	8012a70 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a1e:	6823      	ldr	r3, [r4, #0]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d0e8      	beq.n	80009f6 <ADC_Conv_complete+0x17a>
 8000a24:	4b21      	ldr	r3, [pc, #132]	; (8000aac <ADC_Conv_complete+0x230>)
 8000a26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	f3bf 8f4f 	dsb	sy
 8000a30:	f3bf 8f6f 	isb	sy
}
 8000a34:	b007      	add	sp, #28
 8000a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("Notify task null\n");
 8000a3a:	481d      	ldr	r0, [pc, #116]	; (8000ab0 <ADC_Conv_complete+0x234>)
}
 8000a3c:	b007      	add	sp, #28
 8000a3e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("Notify task null\n");
 8000a42:	f020 b8d1 	b.w	8020be8 <puts>
 8000a46:	4b0f      	ldr	r3, [pc, #60]	; (8000a84 <ADC_Conv_complete+0x208>)
 8000a48:	9901      	ldr	r1, [sp, #4]
 8000a4a:	6019      	str	r1, [r3, #0]
 8000a4c:	e79e      	b.n	800098c <ADC_Conv_complete+0x110>
 8000a4e:	bf00      	nop
 8000a50:	200006a8 	.word	0x200006a8
 8000a54:	2002a818 	.word	0x2002a818
 8000a58:	2002a82c 	.word	0x2002a82c
 8000a5c:	2000069c 	.word	0x2000069c
 8000a60:	2002a77c 	.word	0x2002a77c
 8000a64:	200006a4 	.word	0x200006a4
 8000a68:	20000708 	.word	0x20000708
 8000a6c:	20000002 	.word	0x20000002
 8000a70:	200006a0 	.word	0x200006a0
 8000a74:	200007a0 	.word	0x200007a0
 8000a78:	20000000 	.word	0x20000000
 8000a7c:	20000700 	.word	0x20000700
 8000a80:	2000071c 	.word	0x2000071c
 8000a84:	20000704 	.word	0x20000704
 8000a88:	200006b8 	.word	0x200006b8
 8000a8c:	20000714 	.word	0x20000714
 8000a90:	200006fc 	.word	0x200006fc
 8000a94:	2000070c 	.word	0x2000070c
 8000a98:	16816817 	.word	0x16816817
 8000a9c:	200006ac 	.word	0x200006ac
 8000aa0:	200007a8 	.word	0x200007a8
 8000aa4:	20000710 	.word	0x20000710
 8000aa8:	200007a4 	.word	0x200007a4
 8000aac:	e000ed04 	.word	0xe000ed04
 8000ab0:	08024a08 	.word	0x08024a08
 8000ab4:	20000718 	.word	0x20000718
 8000ab8:	200006bc 	.word	0x200006bc
 8000abc:	20000720 	.word	0x20000720

08000ac0 <startadc>:

void startadc() {
 8000ac0:	b538      	push	{r3, r4, r5, lr}
//	uint16_t *adcbufdum1, *adcbufdum2;		// debug
//	adcbufdum1 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer
//	adcbufdum2 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer

	statuspkt.clktrim = 108000000;
	statuspkt.adcpktssent = 0;
 8000ac2:	2200      	movs	r2, #0
	statuspkt.clktrim = 108000000;
 8000ac4:	4b2b      	ldr	r3, [pc, #172]	; (8000b74 <startadc+0xb4>)
 8000ac6:	492c      	ldr	r1, [pc, #176]	; (8000b78 <startadc+0xb8>)

	printf("Starting ADC DMA\n");
 8000ac8:	482c      	ldr	r0, [pc, #176]	; (8000b7c <startadc+0xbc>)
	statuspkt.clktrim = 108000000;
 8000aca:	6599      	str	r1, [r3, #88]	; 0x58
	osDelay(100);
// get some heap for the ADC stream DMA buffer 1
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000acc:	4c2c      	ldr	r4, [pc, #176]	; (8000b80 <startadc+0xc0>)
	statuspkt.adcpktssent = 0;
 8000ace:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	printf("Starting ADC DMA\n");
 8000ad2:	f020 f889 	bl	8020be8 <puts>
	osDelay(100);
 8000ad6:	2064      	movs	r0, #100	; 0x64
 8000ad8:	f010 fa8a 	bl	8010ff0 <osDelay>
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000adc:	f44f 6038 	mov.w	r0, #2944	; 0xb80
 8000ae0:	f012 fca8 	bl	8013434 <pvPortMalloc>
 8000ae4:	6020      	str	r0, [r4, #0]
	if (pktbuf == NULL) {
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	d03f      	beq.n	8000b6a <startadc+0xaa>
		printf("pvPortMalloc returned nil for pktbuf\n");
		for (;;)
			;
	}
	if (((uint32_t) pktbuf & 3) > 0) {
 8000aea:	0783      	lsls	r3, r0, #30
 8000aec:	d003      	beq.n	8000af6 <startadc+0x36>
		printf("******** pvPortMalloc not on word boundary *********\n");
 8000aee:	4825      	ldr	r0, [pc, #148]	; (8000b84 <startadc+0xc4>)
 8000af0:	f020 f87a 	bl	8020be8 <puts>
 8000af4:	6820      	ldr	r0, [r4, #0]
 8000af6:	1f03      	subs	r3, r0, #4
 8000af8:	f200 51bc 	addw	r1, r0, #1468	; 0x5bc

//	printf("(&(*pktbuf)[0])=0x%x ", &((*pktbuf)[0]));
//	printf("(&(*pktbuf)[UDPBUFSIZE / 4])=0x%x\n", &((*pktbuf)[UDPBUFSIZE / 4]));

	for (i = 0; i < UDPBUFSIZE / 4; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0x55555555;
 8000afc:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
 8000b00:	f843 2f04 	str.w	r2, [r3, #4]!
	for (i = 0; i < UDPBUFSIZE / 4; i++) {	// fill buffers, 4 bytes at a time
 8000b04:	428b      	cmp	r3, r1
 8000b06:	d1fb      	bne.n	8000b00 <startadc+0x40>
 8000b08:	f600 317c 	addw	r1, r0, #2940	; 0xb7c
	}
	for (i = UDPBUFSIZE / 4; i < UDPBUFSIZE / 2; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0xaaaaaaaa;
 8000b0c:	f04f 32aa 	mov.w	r2, #2863311530	; 0xaaaaaaaa
 8000b10:	f843 2f04 	str.w	r2, [r3, #4]!
	for (i = UDPBUFSIZE / 4; i < UDPBUFSIZE / 2; i++) {	// fill buffers, 4 bytes at a time
 8000b14:	4299      	cmp	r1, r3
 8000b16:	d1fb      	bne.n	8000b10 <startadc+0x50>
	}

	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b18:	f100 0210 	add.w	r2, r0, #16
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b1c:	f500 64ba 	add.w	r4, r0, #1488	; 0x5d0
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b20:	4819      	ldr	r0, [pc, #100]	; (8000b88 <startadc+0xc8>)

	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b22:	f44f 7336 	mov.w	r3, #728	; 0x2d8
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b26:	4d19      	ldr	r5, [pc, #100]	; (8000b8c <startadc+0xcc>)
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b28:	4611      	mov	r1, r2
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b2a:	6002      	str	r2, [r0, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b2c:	4622      	mov	r2, r4
 8000b2e:	4818      	ldr	r0, [pc, #96]	; (8000b90 <startadc+0xd0>)
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b30:	602c      	str	r4, [r5, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b32:	f7ff fdfb 	bl	800072c <HAL_ADCEx_MultiModeStart_DBDMA>
 8000b36:	4b17      	ldr	r3, [pc, #92]	; (8000b94 <startadc+0xd4>)
 8000b38:	7018      	strb	r0, [r3, #0]

//	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbufdum1, adcbufdum2, (ADCBUFSIZE / 4));		// DEBUG
//		printf("ADC_MM_Start returned %u\r\n", adcstat);

	if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8000b3a:	4817      	ldr	r0, [pc, #92]	; (8000b98 <startadc+0xd8>)
 8000b3c:	f004 fedc 	bl	80058f8 <HAL_ADC_Start>
 8000b40:	b110      	cbz	r0, 8000b48 <startadc+0x88>
		printf("ADC3 failed start\r\n");
 8000b42:	4816      	ldr	r0, [pc, #88]	; (8000b9c <startadc+0xdc>)
 8000b44:	f020 f850 	bl	8020be8 <puts>
	if (HAL_ADC_Start(&hadc2) != HAL_OK)
 8000b48:	4815      	ldr	r0, [pc, #84]	; (8000ba0 <startadc+0xe0>)
 8000b4a:	f004 fed5 	bl	80058f8 <HAL_ADC_Start>
 8000b4e:	b110      	cbz	r0, 8000b56 <startadc+0x96>
		printf("ADC2 failed start\r\n");
 8000b50:	4814      	ldr	r0, [pc, #80]	; (8000ba4 <startadc+0xe4>)
 8000b52:	f020 f849 	bl	8020be8 <puts>
	if (HAL_ADC_Start(&hadc1) != HAL_OK)
 8000b56:	480e      	ldr	r0, [pc, #56]	; (8000b90 <startadc+0xd0>)
 8000b58:	f004 fece 	bl	80058f8 <HAL_ADC_Start>
 8000b5c:	b900      	cbnz	r0, 8000b60 <startadc+0xa0>
//			HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);		// red led on

			//	myhexDump ("INITBUFF1---------------------------------------", *adcbuf1, ADCBUFLEN*2);
		}
#endif
}
 8000b5e:	bd38      	pop	{r3, r4, r5, pc}
		printf("ADC1 failed start\r\n");
 8000b60:	4811      	ldr	r0, [pc, #68]	; (8000ba8 <startadc+0xe8>)
}
 8000b62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		printf("ADC1 failed start\r\n");
 8000b66:	f020 b83f 	b.w	8020be8 <puts>
		printf("pvPortMalloc returned nil for pktbuf\n");
 8000b6a:	4810      	ldr	r0, [pc, #64]	; (8000bac <startadc+0xec>)
 8000b6c:	f020 f83c 	bl	8020be8 <puts>
 8000b70:	e7fe      	b.n	8000b70 <startadc+0xb0>
 8000b72:	bf00      	nop
 8000b74:	2002a77c 	.word	0x2002a77c
 8000b78:	066ff300 	.word	0x066ff300
 8000b7c:	08024a4c 	.word	0x08024a4c
 8000b80:	2002a82c 	.word	0x2002a82c
 8000b84:	08024a88 	.word	0x08024a88
 8000b88:	2002a830 	.word	0x2002a830
 8000b8c:	2002a824 	.word	0x2002a824
 8000b90:	2002add4 	.word	0x2002add4
 8000b94:	2002a834 	.word	0x2002a834
 8000b98:	2002ae1c 	.word	0x2002ae1c
 8000b9c:	08024ac0 	.word	0x08024ac0
 8000ba0:	2002aa90 	.word	0x2002aa90
 8000ba4:	08024ad4 	.word	0x08024ad4
 8000ba8:	08024ae8 	.word	0x08024ae8
 8000bac:	08024a60 	.word	0x08024a60

08000bb0 <vApplicationIdleHook>:
	 specified, or call vTaskDelay()). If the application makes use of the
	 vTaskDelete() API function (as this demo application does) then it is also
	 important that vApplicationIdleHook() is permitted to return to its calling
	 function, because it is the responsibility of the idle task to clean up
	 memory allocated by the kernel to any task that has since been deleted. */
}
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <vApplicationStackOverflowHook>:
/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName) {
	/* Run time stack overflow checking is performed if
	 configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
	 called if a stack overflow is detected. */
}
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <vApplicationMallocFailedHook>:
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000bbc:	b430      	push	{r4, r5}
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bbe:	f44f 7380 	mov.w	r3, #256	; 0x100
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000bc2:	4d03      	ldr	r5, [pc, #12]	; (8000bd0 <vApplicationGetIdleTaskMemory+0x14>)
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bc4:	4c03      	ldr	r4, [pc, #12]	; (8000bd4 <vApplicationGetIdleTaskMemory+0x18>)
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000bc6:	6005      	str	r5, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bc8:	600c      	str	r4, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bca:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8000bcc:	bc30      	pop	{r4, r5}
 8000bce:	4770      	bx	lr
 8000bd0:	20000bac 	.word	0x20000bac
 8000bd4:	200007ac 	.word	0x200007ac

08000bd8 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000bd8:	b430      	push	{r4, r5}
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000bda:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000bde:	4d03      	ldr	r5, [pc, #12]	; (8000bec <vApplicationGetTimerTaskMemory+0x14>)
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000be0:	4c03      	ldr	r4, [pc, #12]	; (8000bf0 <vApplicationGetTimerTaskMemory+0x18>)
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000be2:	6005      	str	r5, [r0, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000be4:	600c      	str	r4, [r1, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000be6:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8000be8:	bc30      	pop	{r4, r5}
 8000bea:	4770      	bx	lr
 8000bec:	20001400 	.word	0x20001400
 8000bf0:	20000c00 	.word	0x20000c00

08000bf4 <hc_sent>:
// lwip calls this function when the remote host has successfully received data (ack)
static err_t hc_sent(void *arg, struct tcp_pcb *pcb, u16_t len) {
	struct hc_state *state = arg;

	// Reset connection timeout
	state->ConnectionTimeout = 0;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	7483      	strb	r3, [r0, #18]

	return (ERR_OK);
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	4770      	bx	lr

08000bfc <hc_recv>:
	if ((err == ERR_OK) && (p != NULL)) {
 8000bfc:	fab3 f383 	clz	r3, r3
err_t hc_recv(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err) {
 8000c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if ((err == ERR_OK) && (p != NULL)) {
 8000c04:	095b      	lsrs	r3, r3, #5
err_t hc_recv(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err) {
 8000c06:	b083      	sub	sp, #12
 8000c08:	4604      	mov	r4, r0
 8000c0a:	460e      	mov	r6, r1
	if ((err == ERR_OK) && (p != NULL)) {
 8000c0c:	4617      	mov	r7, r2
 8000c0e:	b102      	cbz	r2, 8000c12 <hc_recv+0x16>
 8000c10:	bb9b      	cbnz	r3, 8000c7a <hc_recv+0x7e>
	else if ((err == ERR_OK) && (p == NULL)) {
 8000c12:	bb47      	cbnz	r7, 8000c66 <hc_recv+0x6a>
 8000c14:	b33b      	cbz	r3, 8000c66 <hc_recv+0x6a>
		for (i = 0; i < state->Len; i++) {
 8000c16:	8a23      	ldrh	r3, [r4, #16]
 8000c18:	6967      	ldr	r7, [r4, #20]
 8000c1a:	f894 8000 	ldrb.w	r8, [r4]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	f000 8095 	beq.w	8000d4e <hc_recv+0x152>
 8000c24:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8000c28:	2200      	movs	r2, #0
	hc_errormsg errormsg = GEN_ERROR;
 8000c2a:	2504      	movs	r5, #4
			if (errormsg == GEN_ERROR) {
 8000c2c:	2d04      	cmp	r5, #4
 8000c2e:	f819 0002 	ldrb.w	r0, [r9, r2]
 8000c32:	f102 0101 	add.w	r1, r2, #1
 8000c36:	d052      	beq.n	8000cde <hc_recv+0xe2>
				if ((*(state->RecvData + i) == '\r') && (*(state->RecvData + ++i) == '\n')
 8000c38:	280d      	cmp	r0, #13
 8000c3a:	d018      	beq.n	8000c6e <hc_recv+0x72>
 8000c3c:	460a      	mov	r2, r1
		for (i = 0; i < state->Len; i++) {
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	dcf4      	bgt.n	8000c2c <hc_recv+0x30>
	char *page = NULL;
 8000c42:	f04f 0a00 	mov.w	sl, #0
		if (errormsg == OK) {
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	d163      	bne.n	8000d12 <hc_recv+0x116>
			(*state->ReturnPage)(state->Num, OK, page, state->Len);
 8000c4a:	4652      	mov	r2, sl
 8000c4c:	4629      	mov	r1, r5
 8000c4e:	4640      	mov	r0, r8
 8000c50:	47b8      	blx	r7
	if (pcb != NULL) {
 8000c52:	b116      	cbz	r6, 8000c5a <hc_recv+0x5e>
		tcp_close(pcb);
 8000c54:	4630      	mov	r0, r6
 8000c56:	f017 facd 	bl	80181f4 <tcp_close>
		free(state->RecvData);
 8000c5a:	68e0      	ldr	r0, [r4, #12]
 8000c5c:	f01e ff6e 	bl	801fb3c <free>
		free(state);
 8000c60:	4620      	mov	r0, r4
 8000c62:	f01e ff6b 	bl	801fb3c <free>
}
 8000c66:	2000      	movs	r0, #0
 8000c68:	b003      	add	sp, #12
 8000c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if ((*(state->RecvData + i) == '\r') && (*(state->RecvData + ++i) == '\n')
 8000c6e:	f819 0001 	ldrb.w	r0, [r9, r1]
 8000c72:	280a      	cmp	r0, #10
 8000c74:	d045      	beq.n	8000d02 <hc_recv+0x106>
 8000c76:	1c4a      	adds	r2, r1, #1
 8000c78:	e7e1      	b.n	8000c3e <hc_recv+0x42>
		tcp_recved(pcb, p->tot_len);
 8000c7a:	4608      	mov	r0, r1
 8000c7c:	8911      	ldrh	r1, [r2, #8]
 8000c7e:	f016 fbc7 	bl	8017410 <tcp_recved>
 8000c82:	463d      	mov	r5, r7
 8000c84:	8a21      	ldrh	r1, [r4, #16]
			state->RecvData[temp_p->len + state->Len] = '\0';
 8000c86:	2600      	movs	r6, #0
			state->RecvData = realloc(state->RecvData, temp_p->len + state->Len + 1);
 8000c88:	896b      	ldrh	r3, [r5, #10]
 8000c8a:	68e0      	ldr	r0, [r4, #12]
 8000c8c:	4419      	add	r1, r3
 8000c8e:	3101      	adds	r1, #1
 8000c90:	f01f ffe6 	bl	8020c60 <realloc>
 8000c94:	60e0      	str	r0, [r4, #12]
			if (state->RecvData == NULL) {
 8000c96:	2800      	cmp	r0, #0
 8000c98:	d04a      	beq.n	8000d30 <hc_recv+0x134>
			strncpy(state->RecvData + state->Len, temp_p->payload, temp_p->len);
 8000c9a:	8a23      	ldrh	r3, [r4, #16]
 8000c9c:	896a      	ldrh	r2, [r5, #10]
 8000c9e:	6869      	ldr	r1, [r5, #4]
 8000ca0:	4418      	add	r0, r3
 8000ca2:	f020 fea7 	bl	80219f4 <strncpy>
			state->RecvData[temp_p->len + state->Len] = '\0';
 8000ca6:	8969      	ldrh	r1, [r5, #10]
 8000ca8:	68e3      	ldr	r3, [r4, #12]
 8000caa:	8a22      	ldrh	r2, [r4, #16]
 8000cac:	440b      	add	r3, r1
 8000cae:	549e      	strb	r6, [r3, r2]
			state->Len += temp_p->len;
 8000cb0:	896b      	ldrh	r3, [r5, #10]
 8000cb2:	8a21      	ldrh	r1, [r4, #16]
			temp_p = temp_p->next;
 8000cb4:	682d      	ldr	r5, [r5, #0]
			state->Len += temp_p->len;
 8000cb6:	4419      	add	r1, r3
 8000cb8:	b289      	uxth	r1, r1
 8000cba:	8221      	strh	r1, [r4, #16]
		while (temp_p != NULL) {
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d1e3      	bne.n	8000c88 <hc_recv+0x8c>
			temp_p = p->next;
 8000cc0:	683c      	ldr	r4, [r7, #0]
			pbuf_free_callback(p);
 8000cc2:	4638      	mov	r0, r7
 8000cc4:	f012 fdce 	bl	8013864 <pbuf_free_callback>
		while (p != NULL) {
 8000cc8:	4627      	mov	r7, r4
 8000cca:	2c00      	cmp	r4, #0
 8000ccc:	d0cb      	beq.n	8000c66 <hc_recv+0x6a>
			temp_p = p->next;
 8000cce:	683c      	ldr	r4, [r7, #0]
			pbuf_free_callback(p);
 8000cd0:	4638      	mov	r0, r7
 8000cd2:	f012 fdc7 	bl	8013864 <pbuf_free_callback>
		while (p != NULL) {
 8000cd6:	4627      	mov	r7, r4
 8000cd8:	2c00      	cmp	r4, #0
 8000cda:	d1f1      	bne.n	8000cc0 <hc_recv+0xc4>
 8000cdc:	e7c3      	b.n	8000c66 <hc_recv+0x6a>
				if ((*(state->RecvData + i) == '2') && (*(state->RecvData + ++i) == '0')
 8000cde:	2832      	cmp	r0, #50	; 0x32
 8000ce0:	d009      	beq.n	8000cf6 <hc_recv+0xfa>
				if (*(state->RecvData + i) == '\n')
 8000ce2:	280a      	cmp	r0, #10
 8000ce4:	d1aa      	bne.n	8000c3c <hc_recv+0x40>
		for (i = 0; i < state->Len; i++) {
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	dd12      	ble.n	8000d10 <hc_recv+0x114>
 8000cea:	f819 0001 	ldrb.w	r0, [r9, r1]
 8000cee:	460a      	mov	r2, r1
					errormsg = NOT_FOUND;
 8000cf0:	2503      	movs	r5, #3
		for (i = 0; i < state->Len; i++) {
 8000cf2:	3101      	adds	r1, #1
 8000cf4:	e7a0      	b.n	8000c38 <hc_recv+0x3c>
				if ((*(state->RecvData + i) == '2') && (*(state->RecvData + ++i) == '0')
 8000cf6:	f819 0001 	ldrb.w	r0, [r9, r1]
 8000cfa:	2830      	cmp	r0, #48	; 0x30
 8000cfc:	d00f      	beq.n	8000d1e <hc_recv+0x122>
 8000cfe:	1c91      	adds	r1, r2, #2
 8000d00:	e7ef      	b.n	8000ce2 <hc_recv+0xe6>
						&& (*(state->RecvData + ++i) == '\r') && (*(state->RecvData + ++i) == '\n')) {
 8000d02:	eb09 0102 	add.w	r1, r9, r2
 8000d06:	7888      	ldrb	r0, [r1, #2]
 8000d08:	280d      	cmp	r0, #13
 8000d0a:	d01b      	beq.n	8000d44 <hc_recv+0x148>
 8000d0c:	3203      	adds	r2, #3
 8000d0e:	e796      	b.n	8000c3e <hc_recv+0x42>
					errormsg = NOT_FOUND;
 8000d10:	2503      	movs	r5, #3
			(*state->ReturnPage)(state->Num, errormsg, NULL, 0);
 8000d12:	2300      	movs	r3, #0
 8000d14:	4629      	mov	r1, r5
 8000d16:	4640      	mov	r0, r8
 8000d18:	461a      	mov	r2, r3
 8000d1a:	47b8      	blx	r7
 8000d1c:	e799      	b.n	8000c52 <hc_recv+0x56>
						&& (*(state->RecvData + ++i) == '0'))
 8000d1e:	eb09 0002 	add.w	r0, r9, r2
 8000d22:	1cd1      	adds	r1, r2, #3
 8000d24:	7880      	ldrb	r0, [r0, #2]
 8000d26:	2830      	cmp	r0, #48	; 0x30
 8000d28:	d1db      	bne.n	8000ce2 <hc_recv+0xe6>
 8000d2a:	460a      	mov	r2, r1
					errormsg = OK;
 8000d2c:	2500      	movs	r5, #0
 8000d2e:	e786      	b.n	8000c3e <hc_recv+0x42>
				(*state->ReturnPage)(state->Num, OUT_MEM, NULL, 0);
 8000d30:	4603      	mov	r3, r0
 8000d32:	6965      	ldr	r5, [r4, #20]
 8000d34:	7820      	ldrb	r0, [r4, #0]
 8000d36:	2101      	movs	r1, #1
 8000d38:	461a      	mov	r2, r3
 8000d3a:	47a8      	blx	r5
}
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	b003      	add	sp, #12
 8000d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						&& (*(state->RecvData + ++i) == '\r') && (*(state->RecvData + ++i) == '\n')) {
 8000d44:	78c9      	ldrb	r1, [r1, #3]
 8000d46:	290a      	cmp	r1, #10
 8000d48:	d003      	beq.n	8000d52 <hc_recv+0x156>
 8000d4a:	3204      	adds	r2, #4
 8000d4c:	e777      	b.n	8000c3e <hc_recv+0x42>
	hc_errormsg errormsg = GEN_ERROR;
 8000d4e:	2504      	movs	r5, #4
 8000d50:	e7df      	b.n	8000d12 <hc_recv+0x116>
					i++;
 8000d52:	3204      	adds	r2, #4
 8000d54:	9301      	str	r3, [sp, #4]
					page = malloc(strlen(state->RecvData + i));
 8000d56:	4491      	add	r9, r2
 8000d58:	4648      	mov	r0, r9
 8000d5a:	f7ff fa7b 	bl	8000254 <strlen>
 8000d5e:	4683      	mov	fp, r0
 8000d60:	f01e fee4 	bl	801fb2c <malloc>
					strcpy(page, state->RecvData + i);
 8000d64:	4649      	mov	r1, r9
 8000d66:	f10b 0201 	add.w	r2, fp, #1
					page = malloc(strlen(state->RecvData + i));
 8000d6a:	4682      	mov	sl, r0
					strcpy(page, state->RecvData + i);
 8000d6c:	f01e ff0f 	bl	801fb8e <memcpy>
					break;
 8000d70:	9b01      	ldr	r3, [sp, #4]
		if (errormsg == OK) {
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	f43f af69 	beq.w	8000c4a <hc_recv+0x4e>
 8000d78:	e7cb      	b.n	8000d12 <hc_recv+0x116>
 8000d7a:	bf00      	nop

08000d7c <hc_error>:
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d7c:	2300      	movs	r3, #0
static void hc_error(void *arg, err_t err) {
 8000d7e:	b570      	push	{r4, r5, r6, lr}
 8000d80:	4604      	mov	r4, r0
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d82:	461a      	mov	r2, r3
static void hc_error(void *arg, err_t err) {
 8000d84:	460d      	mov	r5, r1
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d86:	6946      	ldr	r6, [r0, #20]
 8000d88:	2104      	movs	r1, #4
 8000d8a:	7800      	ldrb	r0, [r0, #0]
 8000d8c:	47b0      	blx	r6
	free(state->RecvData);
 8000d8e:	68e0      	ldr	r0, [r4, #12]
 8000d90:	f01e fed4 	bl	801fb3c <free>
	free(state->PostVars);
 8000d94:	68a0      	ldr	r0, [r4, #8]
 8000d96:	f01e fed1 	bl	801fb3c <free>
	free(state->Page);
 8000d9a:	6860      	ldr	r0, [r4, #4]
 8000d9c:	f01e fece 	bl	801fb3c <free>
	free(state);
 8000da0:	4620      	mov	r0, r4
 8000da2:	f01e fecb 	bl	801fb3c <free>
	printf("hc_error: err=%d\n", err);
 8000da6:	4629      	mov	r1, r5
 8000da8:	4802      	ldr	r0, [pc, #8]	; (8000db4 <hc_error+0x38>)
}
 8000daa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	printf("hc_error: err=%d\n", err);
 8000dae:	f01f be93 	b.w	8020ad8 <iprintf>
 8000db2:	bf00      	nop
 8000db4:	08024b78 	.word	0x08024b78

08000db8 <hc_poll>:
static err_t hc_poll(void *arg, struct tcp_pcb *pcb) {
 8000db8:	b538      	push	{r3, r4, r5, lr}
	state->ConnectionTimeout++;
 8000dba:	7c83      	ldrb	r3, [r0, #18]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	b2db      	uxtb	r3, r3
	if (state->ConnectionTimeout > 20) {
 8000dc0:	2b14      	cmp	r3, #20
	state->ConnectionTimeout++;
 8000dc2:	7483      	strb	r3, [r0, #18]
	if (state->ConnectionTimeout > 20) {
 8000dc4:	d909      	bls.n	8000dda <hc_poll+0x22>
 8000dc6:	4604      	mov	r4, r0
		tcp_abort(pcb);
 8000dc8:	4608      	mov	r0, r1
 8000dca:	f016 fffd 	bl	8017dc8 <tcp_abort>
		(*state->ReturnPage)(state->Num, TIMEOUT, NULL, 0);
 8000dce:	2300      	movs	r3, #0
 8000dd0:	6965      	ldr	r5, [r4, #20]
 8000dd2:	2102      	movs	r1, #2
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	7820      	ldrb	r0, [r4, #0]
 8000dd8:	47a8      	blx	r5
}
 8000dda:	2000      	movs	r0, #0
 8000ddc:	bd38      	pop	{r3, r4, r5, pc}
 8000dde:	bf00      	nop

08000de0 <hc_connected>:

// lwip calls this function when the connection is established
static err_t hc_connected(void *arg, struct tcp_pcb *pcb, err_t err) {
 8000de0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000de4:	4604      	mov	r4, r0
 8000de6:	b083      	sub	sp, #12
 8000de8:	460d      	mov	r5, r1
	struct hc_state *state = arg;
	char *headers;

	// error?
	if (err != ERR_OK) {
 8000dea:	b19a      	cbz	r2, 8000e14 <hc_connected+0x34>
	if (pcb != NULL) {
 8000dec:	b111      	cbz	r1, 8000df4 <hc_connected+0x14>
		tcp_close(pcb);
 8000dee:	4608      	mov	r0, r1
 8000df0:	f017 fa00 	bl	80181f4 <tcp_close>
		hc_clearpcb(pcb);

		// Call return function
		(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000df4:	2300      	movs	r3, #0
 8000df6:	2104      	movs	r1, #4
 8000df8:	7820      	ldrb	r0, [r4, #0]
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	6965      	ldr	r5, [r4, #20]
 8000dfe:	47a8      	blx	r5

		// Free wc state
		free(state->RecvData);
 8000e00:	68e0      	ldr	r0, [r4, #12]
 8000e02:	f01e fe9b 	bl	801fb3c <free>
		free(state);
 8000e06:	4620      	mov	r0, r4
 8000e08:	f01e fe98 	bl	801fb3c <free>
	free(headers);
	free(state->PostVars);			// postvars are send, so we don't need them anymore
	free(state->Page);		    	        // page is requested, so we don't need it anymore

	return (ERR_OK);
}
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	b003      	add	sp, #12
 8000e10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (state->PostVars == NULL) {
 8000e14:	e9d0 8701 	ldrd	r8, r7, [r0, #4]
 8000e18:	4640      	mov	r0, r8
 8000e1a:	f7ff fa1b 	bl	8000254 <strlen>
 8000e1e:	4606      	mov	r6, r0
 8000e20:	2f00      	cmp	r7, #0
 8000e22:	d039      	beq.n	8000e98 <hc_connected+0xb8>
		headers = malloc(91 + strlen(state->PostVars) + strlen(state->Page) + 10);
 8000e24:	4638      	mov	r0, r7
 8000e26:	f7ff fa15 	bl	8000254 <strlen>
 8000e2a:	4681      	mov	r9, r0
 8000e2c:	f106 0065 	add.w	r0, r6, #101	; 0x65
 8000e30:	4448      	add	r0, r9
 8000e32:	f01e fe7b 	bl	801fb2c <malloc>
		sprintf(headers,
 8000e36:	464b      	mov	r3, r9
 8000e38:	9700      	str	r7, [sp, #0]
 8000e3a:	4642      	mov	r2, r8
 8000e3c:	491b      	ldr	r1, [pc, #108]	; (8000eac <hc_connected+0xcc>)
		headers = malloc(91 + strlen(state->PostVars) + strlen(state->Page) + 10);
 8000e3e:	4606      	mov	r6, r0
		sprintf(headers,
 8000e40:	f01f ffa2 	bl	8020d88 <siprintf>
	tcp_recv(pcb, hc_recv);
 8000e44:	491a      	ldr	r1, [pc, #104]	; (8000eb0 <hc_connected+0xd0>)
 8000e46:	4628      	mov	r0, r5
 8000e48:	f016 fb74 	bl	8017534 <tcp_recv>
	tcp_err(pcb, hc_error);
 8000e4c:	4919      	ldr	r1, [pc, #100]	; (8000eb4 <hc_connected+0xd4>)
 8000e4e:	4628      	mov	r0, r5
 8000e50:	f016 fba8 	bl	80175a4 <tcp_err>
	tcp_poll(pcb, hc_poll, 10);
 8000e54:	220a      	movs	r2, #10
 8000e56:	4918      	ldr	r1, [pc, #96]	; (8000eb8 <hc_connected+0xd8>)
 8000e58:	4628      	mov	r0, r5
 8000e5a:	f016 fbc5 	bl	80175e8 <tcp_poll>
	tcp_sent(pcb, hc_sent);
 8000e5e:	4917      	ldr	r1, [pc, #92]	; (8000ebc <hc_connected+0xdc>)
 8000e60:	4628      	mov	r0, r5
 8000e62:	f016 fb83 	bl	801756c <tcp_sent>
	tcp_write(pcb, headers, strlen(headers), 1);
 8000e66:	4630      	mov	r0, r6
 8000e68:	f7ff f9f4 	bl	8000254 <strlen>
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	4602      	mov	r2, r0
 8000e70:	4631      	mov	r1, r6
 8000e72:	4628      	mov	r0, r5
 8000e74:	f019 fa84 	bl	801a380 <tcp_write>
	tcp_output(pcb);
 8000e78:	4628      	mov	r0, r5
 8000e7a:	f01a f8ab 	bl	801afd4 <tcp_output>
	free(headers);
 8000e7e:	4630      	mov	r0, r6
 8000e80:	f01e fe5c 	bl	801fb3c <free>
	free(state->PostVars);			// postvars are send, so we don't need them anymore
 8000e84:	68a0      	ldr	r0, [r4, #8]
 8000e86:	f01e fe59 	bl	801fb3c <free>
	free(state->Page);		    	        // page is requested, so we don't need it anymore
 8000e8a:	6860      	ldr	r0, [r4, #4]
 8000e8c:	f01e fe56 	bl	801fb3c <free>
}
 8000e90:	2000      	movs	r0, #0
 8000e92:	b003      	add	sp, #12
 8000e94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		headers = malloc(19 + strlen(state->Page));
 8000e98:	3013      	adds	r0, #19
 8000e9a:	f01e fe47 	bl	801fb2c <malloc>
		sprintf(headers, "GET /%s HTTP/1.0\r\n\r\n", state->Page);
 8000e9e:	4642      	mov	r2, r8
 8000ea0:	4907      	ldr	r1, [pc, #28]	; (8000ec0 <hc_connected+0xe0>)
		headers = malloc(19 + strlen(state->Page));
 8000ea2:	4606      	mov	r6, r0
		sprintf(headers, "GET /%s HTTP/1.0\r\n\r\n", state->Page);
 8000ea4:	f01f ff70 	bl	8020d88 <siprintf>
 8000ea8:	e7cc      	b.n	8000e44 <hc_connected+0x64>
 8000eaa:	bf00      	nop
 8000eac:	08024b14 	.word	0x08024b14
 8000eb0:	08000bfd 	.word	0x08000bfd
 8000eb4:	08000d7d 	.word	0x08000d7d
 8000eb8:	08000db9 	.word	0x08000db9
 8000ebc:	08000bf5 	.word	0x08000bf5
 8000ec0:	08024afc 	.word	0x08024afc

08000ec4 <hc_open>:

// Public function for request a webpage (REMOTEIP, ...
int hc_open(ip_addr_t remoteIP, char *Page, char *PostVars, void (*returnpage)(u8_t, hc_errormsg, char*, u16_t)) {
 8000ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ec8:	b084      	sub	sp, #16
 8000eca:	460f      	mov	r7, r1
 8000ecc:	4616      	mov	r6, r2
 8000ece:	4699      	mov	r9, r3
 8000ed0:	9001      	str	r0, [sp, #4]
	// local port
	u16_t port = 8080;
	volatile err_t err;

	// Get a place for a new webclient state in the memory
	state = malloc(sizeof(struct hc_state));
 8000ed2:	2018      	movs	r0, #24
 8000ed4:	f01e fe2a 	bl	801fb2c <malloc>
 8000ed8:	4604      	mov	r4, r0

	// Create a new PCB (PROTOCOL CONTROL BLOCK)
	pcb = tcp_new();
 8000eda:	f017 f8b5 	bl	8018048 <tcp_new>
	if (pcb == NULL || state == NULL) {
 8000ede:	2800      	cmp	r0, #0
 8000ee0:	d074      	beq.n	8000fcc <hc_open+0x108>
 8000ee2:	fab4 f184 	clz	r1, r4
 8000ee6:	0949      	lsrs	r1, r1, #5
 8000ee8:	2900      	cmp	r1, #0
 8000eea:	d16f      	bne.n	8000fcc <hc_open+0x108>
			;
		return 0;
	}

	// Define webclient state vars
	num++;
 8000eec:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8000ff4 <hc_open+0x130>
 8000ef0:	4605      	mov	r5, r0
	state->Num = num;
	state->RecvData = NULL;
 8000ef2:	60e1      	str	r1, [r4, #12]
	num++;
 8000ef4:	f898 2000 	ldrb.w	r2, [r8]
	state->ConnectionTimeout = 0;
 8000ef8:	74a1      	strb	r1, [r4, #18]
	num++;
 8000efa:	3201      	adds	r2, #1
	state->Len = 0;
 8000efc:	8221      	strh	r1, [r4, #16]
	state->ReturnPage = returnpage;
 8000efe:	f8c4 9014 	str.w	r9, [r4, #20]
	num++;
 8000f02:	b2d3      	uxtb	r3, r2
 8000f04:	f888 3000 	strb.w	r3, [r8]
	state->Num = num;
 8000f08:	7023      	strb	r3, [r4, #0]

	// Make place for PostVars & Page
	if (PostVars != NULL)
 8000f0a:	2e00      	cmp	r6, #0
 8000f0c:	d05b      	beq.n	8000fc6 <hc_open+0x102>
		state->PostVars = malloc(strlen(PostVars) + 1);
 8000f0e:	4630      	mov	r0, r6
 8000f10:	f7ff f9a0 	bl	8000254 <strlen>
 8000f14:	3001      	adds	r0, #1
 8000f16:	f01e fe09 	bl	801fb2c <malloc>
 8000f1a:	4681      	mov	r9, r0
 8000f1c:	60a0      	str	r0, [r4, #8]
	state->Page = malloc(strlen(Page) + 1);
 8000f1e:	4638      	mov	r0, r7
 8000f20:	f7ff f998 	bl	8000254 <strlen>
 8000f24:	f100 0a01 	add.w	sl, r0, #1
 8000f28:	4650      	mov	r0, sl
 8000f2a:	f01e fdff 	bl	801fb2c <malloc>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	6060      	str	r0, [r4, #4]

	// Check for "out of memory"
	if (state->Page == NULL || (state->PostVars == NULL && PostVars != NULL)) {
 8000f32:	2800      	cmp	r0, #0
 8000f34:	d037      	beq.n	8000fa6 <hc_open+0xe2>
 8000f36:	f1b9 0f00 	cmp.w	r9, #0
 8000f3a:	d032      	beq.n	8000fa2 <hc_open+0xde>
		printf("httpclient: no pcb memory\n");
#endif
		return 0;
	}
	// Place allocated copy data
	strcpy(state->Page, Page);
 8000f3c:	4652      	mov	r2, sl
 8000f3e:	4639      	mov	r1, r7
 8000f40:	f01e fe25 	bl	801fb8e <memcpy>
	if (PostVars != NULL)
 8000f44:	b356      	cbz	r6, 8000f9c <hc_open+0xd8>
		strcpy(state->PostVars, PostVars);
 8000f46:	4631      	mov	r1, r6
 8000f48:	4648      	mov	r0, r9
 8000f4a:	f01f ffc2 	bl	8020ed2 <strcpy>
int hc_open(ip_addr_t remoteIP, char *Page, char *PostVars, void (*returnpage)(u8_t, hc_errormsg, char*, u16_t)) {
 8000f4e:	f641 7690 	movw	r6, #8080	; 0x1f90
	else
		state->PostVars = NULL;

	// Bind to local IP & local port
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f52:	4f24      	ldr	r7, [pc, #144]	; (8000fe4 <hc_open+0x120>)
 8000f54:	e000      	b.n	8000f58 <hc_open+0x94>
		// Local port in use, use port+1
		port++;
 8000f56:	b2b6      	uxth	r6, r6
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f58:	4632      	mov	r2, r6
 8000f5a:	4639      	mov	r1, r7
 8000f5c:	4628      	mov	r0, r5
		port++;
 8000f5e:	3601      	adds	r6, #1
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f60:	f016 f94c 	bl	80171fc <tcp_bind>
 8000f64:	2800      	cmp	r0, #0
 8000f66:	d1f6      	bne.n	8000f56 <hc_open+0x92>
	}

	// Use conn -> argument(s)
	tcp_arg(pcb, state);
 8000f68:	4621      	mov	r1, r4
 8000f6a:	4628      	mov	r0, r5
 8000f6c:	f016 fade 	bl	801752c <tcp_arg>

	// Open connect (SEND SYN)
	err = tcp_connect(pcb, &remoteIP, 8080, hc_connected);
 8000f70:	4b1d      	ldr	r3, [pc, #116]	; (8000fe8 <hc_open+0x124>)
 8000f72:	4628      	mov	r0, r5
 8000f74:	f641 7290 	movw	r2, #8080	; 0x1f90
 8000f78:	a901      	add	r1, sp, #4
 8000f7a:	f017 fa5b 	bl	8018434 <tcp_connect>
 8000f7e:	b240      	sxtb	r0, r0
 8000f80:	f88d 000f 	strb.w	r0, [sp, #15]

	if (err != ERR_OK) {
 8000f84:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000f88:	bb23      	cbnz	r3, 8000fd4 <hc_open+0x110>
		printf("hc_open failed with %d\n", err);
	}
	return num;
 8000f8a:	f898 0000 	ldrb.w	r0, [r8]
}
 8000f8e:	b004      	add	sp, #16
 8000f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	strcpy(state->Page, Page);
 8000f94:	4652      	mov	r2, sl
 8000f96:	4639      	mov	r1, r7
 8000f98:	f01e fdf9 	bl	801fb8e <memcpy>
		state->PostVars = NULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60a3      	str	r3, [r4, #8]
 8000fa0:	e7d5      	b.n	8000f4e <hc_open+0x8a>
	if (state->Page == NULL || (state->PostVars == NULL && PostVars != NULL)) {
 8000fa2:	2e00      	cmp	r6, #0
 8000fa4:	d0f6      	beq.n	8000f94 <hc_open+0xd0>
		free(state->Page);
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f01e fdc8 	bl	801fb3c <free>
		free(state->PostVars);
 8000fac:	4648      	mov	r0, r9
 8000fae:	f01e fdc5 	bl	801fb3c <free>
		free(state);
 8000fb2:	4620      	mov	r0, r4
 8000fb4:	f01e fdc2 	bl	801fb3c <free>
		tcp_close(pcb);
 8000fb8:	4628      	mov	r0, r5
 8000fba:	f017 f91b 	bl	80181f4 <tcp_close>
		return 0;
 8000fbe:	2000      	movs	r0, #0
}
 8000fc0:	b004      	add	sp, #16
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	f8d4 9008 	ldr.w	r9, [r4, #8]
 8000fca:	e7a8      	b.n	8000f1e <hc_open+0x5a>
		printf("hc_open: Not enough memory for pcb or state\n");
 8000fcc:	4807      	ldr	r0, [pc, #28]	; (8000fec <hc_open+0x128>)
 8000fce:	f01f fe0b 	bl	8020be8 <puts>
 8000fd2:	e7fe      	b.n	8000fd2 <hc_open+0x10e>
		printf("hc_open failed with %d\n", err);
 8000fd4:	f89d 100f 	ldrb.w	r1, [sp, #15]
 8000fd8:	4805      	ldr	r0, [pc, #20]	; (8000ff0 <hc_open+0x12c>)
 8000fda:	b249      	sxtb	r1, r1
 8000fdc:	f01f fd7c 	bl	8020ad8 <iprintf>
 8000fe0:	e7d3      	b.n	8000f8a <hc_open+0xc6>
 8000fe2:	bf00      	nop
 8000fe4:	0803f774 	.word	0x0803f774
 8000fe8:	08000de1 	.word	0x08000de1
 8000fec:	08024b8c 	.word	0x08024b8c
 8000ff0:	08024bb8 	.word	0x08024bb8
 8000ff4:	20001454 	.word	0x20001454

08000ff8 <wait_armtx>:
}

// wait for Tx DMA to complete - timeout if error
// then re-arm the wait flag
// returns -1 on timeout, 0 on okay
int wait_armtx(void) {
 8000ff8:	b510      	push	{r4, lr}
	volatile int timeoutcnt;

	timeoutcnt = 0;
 8000ffa:	2300      	movs	r3, #0
int wait_armtx(void) {
 8000ffc:	b082      	sub	sp, #8
	timeoutcnt = 0;
 8000ffe:	9301      	str	r3, [sp, #4]
	while (timeoutcnt < 50) {
 8001000:	9b01      	ldr	r3, [sp, #4]
 8001002:	2b31      	cmp	r3, #49	; 0x31
 8001004:	dc10      	bgt.n	8001028 <wait_armtx+0x30>
		if (txdmadone == 1)		// its ready
 8001006:	4c10      	ldr	r4, [pc, #64]	; (8001048 <wait_armtx+0x50>)
 8001008:	6823      	ldr	r3, [r4, #0]
 800100a:	2b01      	cmp	r3, #1
 800100c:	d103      	bne.n	8001016 <wait_armtx+0x1e>
 800100e:	e00b      	b.n	8001028 <wait_armtx+0x30>
 8001010:	6823      	ldr	r3, [r4, #0]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d008      	beq.n	8001028 <wait_armtx+0x30>
			break;
//		printf("UART5 Wait Tx %d\n", timeoutcnt);
		timeoutcnt++;
 8001016:	9b01      	ldr	r3, [sp, #4]
			volatile int busywait;
			for (busywait = 0; busywait < 100000; busywait++)
				;
		}
#endif
		osDelay(1);		// wait 1ms +
 8001018:	2001      	movs	r0, #1
		timeoutcnt++;
 800101a:	4403      	add	r3, r0
 800101c:	9301      	str	r3, [sp, #4]
		osDelay(1);		// wait 1ms +
 800101e:	f00f ffe7 	bl	8010ff0 <osDelay>
	while (timeoutcnt < 50) {
 8001022:	9b01      	ldr	r3, [sp, #4]
 8001024:	2b31      	cmp	r3, #49	; 0x31
 8001026:	ddf3      	ble.n	8001010 <wait_armtx+0x18>
	}

	if (timeoutcnt >= 50) {
 8001028:	9b01      	ldr	r3, [sp, #4]
 800102a:	2b31      	cmp	r3, #49	; 0x31
 800102c:	dc02      	bgt.n	8001034 <wait_armtx+0x3c>
		txdmadone = 1;	// re-arm the flag even though we have a problem
		return (-1);
	}
//	printf("UART5 Tx ARMED\n");

	return (0);
 800102e:	2000      	movs	r0, #0
}
 8001030:	b002      	add	sp, #8
 8001032:	bd10      	pop	{r4, pc}
		printf("UART5 Tx timeout\n");
 8001034:	4805      	ldr	r0, [pc, #20]	; (800104c <wait_armtx+0x54>)
 8001036:	f01f fdd7 	bl	8020be8 <puts>
		txdmadone = 1;	// re-arm the flag even though we have a problem
 800103a:	4b03      	ldr	r3, [pc, #12]	; (8001048 <wait_armtx+0x50>)
 800103c:	2201      	movs	r2, #1
 800103e:	f04f 30ff 	mov.w	r0, #4294967295
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	e7f4      	b.n	8001030 <wait_armtx+0x38>
 8001046:	bf00      	nop
 8001048:	200015e0 	.word	0x200015e0
 800104c:	08024eb8 	.word	0x08024eb8

08001050 <uart5_rxdone>:

// UART 5 Rx DMA complete
void uart5_rxdone() {

	printf("UART5 Rx Complete\n");
 8001050:	4801      	ldr	r0, [pc, #4]	; (8001058 <uart5_rxdone+0x8>)
 8001052:	f01f bdc9 	b.w	8020be8 <puts>
 8001056:	bf00      	nop
 8001058:	08024ea4 	.word	0x08024ea4

0800105c <HAL_UART_TxCpltCallback>:

// Transmit completed callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
	volatile uint32_t reg;

	if (huart->Instance == UART5) {
 800105c:	6802      	ldr	r2, [r0, #0]
 800105e:	4b03      	ldr	r3, [pc, #12]	; (800106c <HAL_UART_TxCpltCallback+0x10>)
 8001060:	429a      	cmp	r2, r3
 8001062:	d102      	bne.n	800106a <HAL_UART_TxCpltCallback+0xe>
			else
				printf("HAL_UART_TxCpltCallback, TXE busy\n");
		}

#endif
		txdmadone = 1;		// its finished transmission
 8001064:	4b02      	ldr	r3, [pc, #8]	; (8001070 <HAL_UART_TxCpltCallback+0x14>)
 8001066:	2201      	movs	r2, #1
 8001068:	601a      	str	r2, [r3, #0]
	}
}
 800106a:	4770      	bx	lr
 800106c:	40005000 	.word	0x40005000
 8001070:	200015e0 	.word	0x200015e0

08001074 <lcd_uart_init>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

void lcd_uart_init(int baud) {
 8001074:	b570      	push	{r4, r5, r6, lr}
 8001076:	4606      	mov	r6, r0
	printf("***Init LCD %d ***\n", baud);

	lcdrxoutidx = 0;		// buffer consumer index
	lcd_uart_reinitflag = 0;		// clear the init request flag

	HAL_UART_DMAStop(&huart5);
 8001078:	4c1f      	ldr	r4, [pc, #124]	; (80010f8 <lcd_uart_init+0x84>)
void lcd_uart_init(int baud) {
 800107a:	b082      	sub	sp, #8
	printf("***Init LCD %d ***\n", baud);
 800107c:	481f      	ldr	r0, [pc, #124]	; (80010fc <lcd_uart_init+0x88>)
 800107e:	4631      	mov	r1, r6
	lcdrxoutidx = 0;		// buffer consumer index
 8001080:	2500      	movs	r5, #0
	printf("***Init LCD %d ***\n", baud);
 8001082:	f01f fd29 	bl	8020ad8 <iprintf>
	lcdrxoutidx = 0;		// buffer consumer index
 8001086:	4a1e      	ldr	r2, [pc, #120]	; (8001100 <lcd_uart_init+0x8c>)
	lcd_uart_reinitflag = 0;		// clear the init request flag
 8001088:	4b1e      	ldr	r3, [pc, #120]	; (8001104 <lcd_uart_init+0x90>)
	HAL_UART_DMAStop(&huart5);
 800108a:	4620      	mov	r0, r4
	lcdrxoutidx = 0;		// buffer consumer index
 800108c:	6015      	str	r5, [r2, #0]
	lcd_uart_reinitflag = 0;		// clear the init request flag
 800108e:	601d      	str	r5, [r3, #0]
	HAL_UART_DMAStop(&huart5);
 8001090:	f00d f952 	bl	800e338 <HAL_UART_DMAStop>
	HAL_UART_Abort(&huart5);
 8001094:	4620      	mov	r0, r4
 8001096:	f00d f999 	bl	800e3cc <HAL_UART_Abort>
	HAL_UART_DeInit(&huart5);
 800109a:	4620      	mov	r0, r4
 800109c:	f00d f83c 	bl	800e118 <HAL_UART_DeInit>
	HAL_UARTEx_DisableStopMode(&huart5);
 80010a0:	4620      	mov	r0, r4
 80010a2:	f00e f863 	bl	800f16c <HAL_UARTEx_DisableStopMode>

	huart5.Instance = UART5;
 80010a6:	4a18      	ldr	r2, [pc, #96]	; (8001108 <lcd_uart_init+0x94>)
	huart5.Init.BaudRate = baud;
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
	huart5.Init.StopBits = UART_STOPBITS_1;
	huart5.Init.Parity = UART_PARITY_NONE;
	huart5.Init.Mode = UART_MODE_TX_RX;
 80010a8:	230c      	movs	r3, #12
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 80010aa:	4620      	mov	r0, r4
	huart5.Instance = UART5;
 80010ac:	6022      	str	r2, [r4, #0]
	huart5.Init.Mode = UART_MODE_TX_RX;
 80010ae:	6163      	str	r3, [r4, #20]
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80010b0:	e9c4 6501 	strd	r6, r5, [r4, #4]
	huart5.Init.Parity = UART_PARITY_NONE;
 80010b4:	e9c4 5503 	strd	r5, r5, [r4, #12]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80010b8:	e9c4 5506 	strd	r5, r5, [r4, #24]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010bc:	e9c4 5508 	strd	r5, r5, [r4, #32]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 80010c0:	f00d fed8 	bl	800ee74 <HAL_UART_Init>
 80010c4:	b998      	cbnz	r0, 80010ee <lcd_uart_init+0x7a>
		printf("lcd_init: Failed to change UART5 baud to %d\n",baud);
	}

	stat = HAL_UART_Receive_DMA(&huart5, dmarxbuffer, DMARXBUFSIZE);	// start Rx cyclic DMA
 80010c6:	2280      	movs	r2, #128	; 0x80
 80010c8:	4910      	ldr	r1, [pc, #64]	; (800110c <lcd_uart_init+0x98>)
 80010ca:	480b      	ldr	r0, [pc, #44]	; (80010f8 <lcd_uart_init+0x84>)
 80010cc:	f00d f8d2 	bl	800e274 <HAL_UART_Receive_DMA>
 80010d0:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {
 80010d4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80010d8:	b90b      	cbnz	r3, 80010de <lcd_uart_init+0x6a>
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
	}

}
 80010da:	b002      	add	sp, #8
 80010dc:	bd70      	pop	{r4, r5, r6, pc}
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 80010de:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80010e2:	480b      	ldr	r0, [pc, #44]	; (8001110 <lcd_uart_init+0x9c>)
}
 80010e4:	b002      	add	sp, #8
 80010e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 80010ea:	f01f bcf5 	b.w	8020ad8 <iprintf>
		printf("lcd_init: Failed to change UART5 baud to %d\n",baud);
 80010ee:	4631      	mov	r1, r6
 80010f0:	4808      	ldr	r0, [pc, #32]	; (8001114 <lcd_uart_init+0xa0>)
 80010f2:	f01f fcf1 	bl	8020ad8 <iprintf>
 80010f6:	e7e6      	b.n	80010c6 <lcd_uart_init+0x52>
 80010f8:	2002ad54 	.word	0x2002ad54
 80010fc:	08024da8 	.word	0x08024da8
 8001100:	200015d0 	.word	0x200015d0
 8001104:	20001548 	.word	0x20001548
 8001108:	40005000 	.word	0x40005000
 800110c:	20001498 	.word	0x20001498
 8001110:	08024dec 	.word	0x08024dec
 8001114:	08024dbc 	.word	0x08024dbc

08001118 <lcd_init>:

void lcd_init() {
 8001118:	b530      	push	{r4, r5, lr}
	volatile HAL_StatusTypeDef stat;
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 800111a:	4b16      	ldr	r3, [pc, #88]	; (8001174 <lcd_init+0x5c>)
void lcd_init() {
 800111c:	b087      	sub	sp, #28
//	const unsigned char lcd_fast[] = { "baud=19200\xff\xff\xff" };
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
	int page;

	osDelay(100);
	txdmadone = 0;	// TX is NOT free
 800111e:	4d16      	ldr	r5, [pc, #88]	; (8001178 <lcd_init+0x60>)
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 8001120:	ac02      	add	r4, sp, #8
 8001122:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001124:	c407      	stmia	r4!, {r0, r1, r2}
 8001126:	0c1a      	lsrs	r2, r3, #16
	osDelay(100);
 8001128:	2064      	movs	r0, #100	; 0x64
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 800112a:	f824 3b02 	strh.w	r3, [r4], #2
 800112e:	7022      	strb	r2, [r4, #0]
	osDelay(100);
 8001130:	f00f ff5e 	bl	8010ff0 <osDelay>
	txdmadone = 0;	// TX is NOT free
 8001134:	2300      	movs	r3, #0
	stat = HAL_UART_Transmit_DMA(&huart5, lcd_fast, sizeof(lcd_fast));
 8001136:	220f      	movs	r2, #15
 8001138:	a902      	add	r1, sp, #8
 800113a:	4810      	ldr	r0, [pc, #64]	; (800117c <lcd_init+0x64>)
	txdmadone = 0;	// TX is NOT free
 800113c:	602b      	str	r3, [r5, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, lcd_fast, sizeof(lcd_fast));
 800113e:	f00d f847 	bl	800e1d0 <HAL_UART_Transmit_DMA>
 8001142:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {
 8001146:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800114a:	b96b      	cbnz	r3, 8001168 <lcd_init+0x50>
		printf("lcd_init: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
	}
	while (!(txdmadone)) {
 800114c:	682b      	ldr	r3, [r5, #0]
 800114e:	b94b      	cbnz	r3, 8001164 <lcd_init+0x4c>
		printf("lcd_init: waiting for txdmadone\n");
 8001150:	4c0b      	ldr	r4, [pc, #44]	; (8001180 <lcd_init+0x68>)
 8001152:	4620      	mov	r0, r4
 8001154:	f01f fd48 	bl	8020be8 <puts>
		osDelay(10);		// wait for comms to complete
 8001158:	200a      	movs	r0, #10
 800115a:	f00f ff49 	bl	8010ff0 <osDelay>
	while (!(txdmadone)) {
 800115e:	682b      	ldr	r3, [r5, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d0f6      	beq.n	8001152 <lcd_init+0x3a>
	}

}
 8001164:	b007      	add	sp, #28
 8001166:	bd30      	pop	{r4, r5, pc}
		printf("lcd_init: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 8001168:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800116c:	4805      	ldr	r0, [pc, #20]	; (8001184 <lcd_init+0x6c>)
 800116e:	f01f fcb3 	bl	8020ad8 <iprintf>
 8001172:	e7eb      	b.n	800114c <lcd_init+0x34>
 8001174:	08024d68 	.word	0x08024d68
 8001178:	200015e0 	.word	0x200015e0
 800117c:	2002ad54 	.word	0x2002ad54
 8001180:	08024d48 	.word	0x08024d48
 8001184:	08024d18 	.word	0x08024d18

08001188 <lcd_puts>:
	}
	return (stat);
}

// put a null terminated string
int lcd_puts(char *str) {
 8001188:	b530      	push	{r4, r5, lr}
 800118a:	b083      	sub	sp, #12
 800118c:	4604      	mov	r4, r0
	HAL_StatusTypeDef stat;
	volatile int i;
	static char buffer[64];
	uint32_t reg;

	wait_armtx();			// dma still using buffer
 800118e:	f7ff ff33 	bl	8000ff8 <wait_armtx>
	i = 0;
 8001192:	2300      	movs	r3, #0
 8001194:	4811      	ldr	r0, [pc, #68]	; (80011dc <lcd_puts+0x54>)
 8001196:	9301      	str	r3, [sp, #4]
	while (str[i] != '\0') {
 8001198:	9b01      	ldr	r3, [sp, #4]
 800119a:	5ce3      	ldrb	r3, [r4, r3]
 800119c:	b153      	cbz	r3, 80011b4 <lcd_puts+0x2c>
		buffer[i] = str[i];
 800119e:	9901      	ldr	r1, [sp, #4]
 80011a0:	9a01      	ldr	r2, [sp, #4]
		i++;
 80011a2:	9b01      	ldr	r3, [sp, #4]
		buffer[i] = str[i];
 80011a4:	5c61      	ldrb	r1, [r4, r1]
		i++;
 80011a6:	3301      	adds	r3, #1
		buffer[i] = str[i];
 80011a8:	5481      	strb	r1, [r0, r2]
		i++;
 80011aa:	9301      	str	r3, [sp, #4]
	while (str[i] != '\0') {
 80011ac:	9b01      	ldr	r3, [sp, #4]
 80011ae:	5ce3      	ldrb	r3, [r4, r3]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d1f4      	bne.n	800119e <lcd_puts+0x16>
	}
	buffer[i] = '\0';
 80011b4:	9d01      	ldr	r5, [sp, #4]
 80011b6:	2300      	movs	r3, #0
//	printf("lcd_puts: %s\n",buffer);

	txdmadone = 0;	// TX in progress
//	printf("lcd_puts: len=%d, [%s]\n", i, str);

	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 80011b8:	9a01      	ldr	r2, [sp, #4]
	txdmadone = 0;	// TX in progress
 80011ba:	4c09      	ldr	r4, [pc, #36]	; (80011e0 <lcd_puts+0x58>)
	buffer[i] = '\0';
 80011bc:	5543      	strb	r3, [r0, r5]
	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 80011be:	b292      	uxth	r2, r2
 80011c0:	4906      	ldr	r1, [pc, #24]	; (80011dc <lcd_puts+0x54>)
 80011c2:	4808      	ldr	r0, [pc, #32]	; (80011e4 <lcd_puts+0x5c>)
	txdmadone = 0;	// TX in progress
 80011c4:	6023      	str	r3, [r4, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 80011c6:	f00d f803 	bl	800e1d0 <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
 80011ca:	4604      	mov	r4, r0
 80011cc:	b118      	cbz	r0, 80011d6 <lcd_puts+0x4e>
		printf("lcd_puts: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 80011ce:	4601      	mov	r1, r0
 80011d0:	4805      	ldr	r0, [pc, #20]	; (80011e8 <lcd_puts+0x60>)
 80011d2:	f01f fc81 	bl	8020ad8 <iprintf>
	}
	return (stat);
}
 80011d6:	4620      	mov	r0, r4
 80011d8:	b003      	add	sp, #12
 80011da:	bd30      	pop	{r4, r5, pc}
 80011dc:	20001458 	.word	0x20001458
 80011e0:	200015e0 	.word	0x200015e0
 80011e4:	2002ad54 	.word	0x2002ad54
 80011e8:	08024d78 	.word	0x08024d78

080011ec <lcd_rxdma>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

// get Rx chars if available - non blocking using DMA
// copies all dma rx'd chars into the lcd rx buffer
int lcd_rxdma() {
 80011ec:	b430      	push	{r4, r5}
	volatile int count = 0;
 80011ee:	2300      	movs	r3, #0
int lcd_rxdma() {
 80011f0:	b082      	sub	sp, #8
	volatile int dmaindex = 0;

	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 80011f2:	4a10      	ldr	r2, [pc, #64]	; (8001234 <lcd_rxdma+0x48>)
	volatile int count = 0;
 80011f4:	9300      	str	r3, [sp, #0]
	volatile int dmaindex = 0;
 80011f6:	9301      	str	r3, [sp, #4]
	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 80011f8:	6852      	ldr	r2, [r2, #4]

	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 80011fa:	480f      	ldr	r0, [pc, #60]	; (8001238 <lcd_rxdma+0x4c>)
	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 80011fc:	f1c2 0280 	rsb	r2, r2, #128	; 0x80
	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 8001200:	6803      	ldr	r3, [r0, #0]
	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8001202:	9201      	str	r2, [sp, #4]
	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 8001204:	9a01      	ldr	r2, [sp, #4]
 8001206:	429a      	cmp	r2, r3
 8001208:	d010      	beq.n	800122c <lcd_rxdma+0x40>
	if (++index >= limit)
 800120a:	1c5a      	adds	r2, r3, #1
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
		count++;
 800120c:	9900      	ldr	r1, [sp, #0]
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 800120e:	4c0b      	ldr	r4, [pc, #44]	; (800123c <lcd_rxdma+0x50>)
		return (0);
 8001210:	2a80      	cmp	r2, #128	; 0x80
		count++;
 8001212:	f101 0101 	add.w	r1, r1, #1
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 8001216:	5ce5      	ldrb	r5, [r4, r3]
		return (0);
 8001218:	bfa8      	it	ge
 800121a:	2200      	movge	r2, #0
		count++;
 800121c:	9100      	str	r1, [sp, #0]
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 800121e:	4c08      	ldr	r4, [pc, #32]	; (8001240 <lcd_rxdma+0x54>)
		lcdrxoutidx = cycinc(lcdrxoutidx, LCDRXBUFSIZE);	// cyclic bump lcd rx index
 8001220:	6002      	str	r2, [r0, #0]
		return (count);
 8001222:	9800      	ldr	r0, [sp, #0]
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 8001224:	54e5      	strb	r5, [r4, r3]
	}
	return (-1);
}
 8001226:	b002      	add	sp, #8
 8001228:	bc30      	pop	{r4, r5}
 800122a:	4770      	bx	lr
	return (-1);
 800122c:	f04f 30ff 	mov.w	r0, #4294967295
 8001230:	e7f9      	b.n	8001226 <lcd_rxdma+0x3a>
 8001232:	bf00      	nop
 8001234:	40026010 	.word	0x40026010
 8001238:	200015d0 	.word	0x200015d0
 800123c:	20001498 	.word	0x20001498
 8001240:	20001550 	.word	0x20001550

08001244 <writelcdcmd>:
}
/////////////////////////////////////////////////////////////////////////////////////////////////////////

// send a var string to the LCD (len max 255)
// terminate with three 0xff's
int writelcdcmd(char *str) {
 8001244:	b500      	push	{lr}
 8001246:	b091      	sub	sp, #68	; 0x44
	char i = 0;
	char pkt[64];  //  __attribute__ ((aligned (16)));

	strcpy(pkt, str);
 8001248:	4601      	mov	r1, r0
 800124a:	4668      	mov	r0, sp
 800124c:	f01f fe2b 	bl	8020ea6 <stpcpy>
	strcat(pkt, "\xff\xff\xff");
 8001250:	4a05      	ldr	r2, [pc, #20]	; (8001268 <writelcdcmd+0x24>)
	strcpy(pkt, str);
 8001252:	4603      	mov	r3, r0
	strcat(pkt, "\xff\xff\xff");
 8001254:	6810      	ldr	r0, [r2, #0]
 8001256:	6018      	str	r0, [r3, #0]
	lcd_puts(pkt);
 8001258:	4668      	mov	r0, sp
 800125a:	f7ff ff95 	bl	8001188 <lcd_puts>
	return (0);
}
 800125e:	2000      	movs	r0, #0
 8001260:	b011      	add	sp, #68	; 0x44
 8001262:	f85d fb04 	ldr.w	pc, [sp], #4
 8001266:	bf00      	nop
 8001268:	08024ecc 	.word	0x08024ecc

0800126c <setlcdtext>:
	}
	return (result);
}

// send some text to a lcd text object
int setlcdtext(char id[], char string[]) {
 800126c:	b510      	push	{r4, lr}
 800126e:	b092      	sub	sp, #72	; 0x48
	int i;
	char str[64];
	volatile int result = 0;
 8001270:	2400      	movs	r4, #0

	sprintf(str, "%s=\"%s\"", id, string);
 8001272:	460b      	mov	r3, r1
 8001274:	4602      	mov	r2, r0
 8001276:	490a      	ldr	r1, [pc, #40]	; (80012a0 <setlcdtext+0x34>)
 8001278:	a802      	add	r0, sp, #8
	volatile int result = 0;
 800127a:	9401      	str	r4, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 800127c:	f01f fd84 	bl	8020d88 <siprintf>
//	printf("setcdtext: %s\n",str);
	result = writelcdcmd(str);
 8001280:	a802      	add	r0, sp, #8
 8001282:	f7ff ffdf 	bl	8001244 <writelcdcmd>
 8001286:	9001      	str	r0, [sp, #4]
//	osDelay(50);
	if (result == -1) {
 8001288:	9b01      	ldr	r3, [sp, #4]
 800128a:	3301      	adds	r3, #1
 800128c:	d002      	beq.n	8001294 <setlcdtext+0x28>
		printf("setlcdtext: Cmd failed\n\r");
	}
	return (result);
 800128e:	9801      	ldr	r0, [sp, #4]
}
 8001290:	b012      	add	sp, #72	; 0x48
 8001292:	bd10      	pop	{r4, pc}
		printf("setlcdtext: Cmd failed\n\r");
 8001294:	4803      	ldr	r0, [pc, #12]	; (80012a4 <setlcdtext+0x38>)
 8001296:	f01f fc1f 	bl	8020ad8 <iprintf>
	return (result);
 800129a:	9801      	ldr	r0, [sp, #4]
}
 800129c:	b012      	add	sp, #72	; 0x48
 800129e:	bd10      	pop	{r4, pc}
 80012a0:	08024e80 	.word	0x08024e80
 80012a4:	08024e88 	.word	0x08024e88

080012a8 <isnexpkt>:
}

// Check if this is an LCD packet
// try to get a single message packet from the LCD
// returns packet and end index (or 0 or -1)
int isnexpkt(unsigned char buffer[], uint8_t size) {
 80012a8:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (lastidx != lcdrxoutidx) {		// something there
 80012aa:	4a2d      	ldr	r2, [pc, #180]	; (8001360 <isnexpkt+0xb8>)
int isnexpkt(unsigned char buffer[], uint8_t size) {
 80012ac:	b083      	sub	sp, #12
	if (lastidx != lcdrxoutidx) {		// something there
 80012ae:	4d2d      	ldr	r5, [pc, #180]	; (8001364 <isnexpkt+0xbc>)
 80012b0:	6812      	ldr	r2, [r2, #0]
 80012b2:	682b      	ldr	r3, [r5, #0]
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d051      	beq.n	800135c <isnexpkt+0xb4>
	if (++index >= limit)
 80012b8:	1c5a      	adds	r2, r3, #1
			printf("rawch=0x%02x %c\n", rawchar, rawchar);
		else
			printf("rawch=0x%02x\n", rawchar);
#endif
		ch = rawchar & 0xff;
		buffer[i++] = ch;
 80012ba:	4c2b      	ldr	r4, [pc, #172]	; (8001368 <isnexpkt+0xc0>)
		ch = lcdrxbuffer[lastidx];
 80012bc:	4f2b      	ldr	r7, [pc, #172]	; (800136c <isnexpkt+0xc4>)
		rxtimeout = 100;
 80012be:	f04f 0c64 	mov.w	ip, #100	; 0x64
		return (0);
 80012c2:	2a80      	cmp	r2, #128	; 0x80
		buffer[i++] = ch;
 80012c4:	7826      	ldrb	r6, [r4, #0]
		ch = lcdrxbuffer[lastidx];
 80012c6:	5cff      	ldrb	r7, [r7, r3]
		return (0);
 80012c8:	bfa8      	it	ge
 80012ca:	2200      	movge	r2, #0
		buffer[i++] = ch;
 80012cc:	1c73      	adds	r3, r6, #1
		ch = rawchar & 0xff;
 80012ce:	f88d 7007 	strb.w	r7, [sp, #7]
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 80012d2:	602a      	str	r2, [r5, #0]
		buffer[i++] = ch;
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	f89d 7007 	ldrb.w	r7, [sp, #7]
		if (ch == 0xff) {
 80012da:	f89d 5007 	ldrb.w	r5, [sp, #7]
		rxtimeout = 100;
 80012de:	4a24      	ldr	r2, [pc, #144]	; (8001370 <isnexpkt+0xc8>)
		if (ch == 0xff) {
 80012e0:	2dff      	cmp	r5, #255	; 0xff
		buffer[i++] = ch;
 80012e2:	7023      	strb	r3, [r4, #0]
		rxtimeout = 100;
 80012e4:	f8c2 c000 	str.w	ip, [r2]
		buffer[i++] = ch;
 80012e8:	5587      	strb	r7, [r0, r6]
		if (ch == 0xff) {
 80012ea:	d021      	beq.n	8001330 <isnexpkt+0x88>
				i = 0;
				termcnt = 0;
				return (index);
			}
		} else {
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 80012ec:	f89d c007 	ldrb.w	ip, [sp, #7]
			termcnt = 0;
 80012f0:	2600      	movs	r6, #0
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 80012f2:	4f20      	ldr	r7, [pc, #128]	; (8001374 <isnexpkt+0xcc>)
			termcnt = 0;
 80012f4:	4d20      	ldr	r5, [pc, #128]	; (8001378 <isnexpkt+0xd0>)
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 80012f6:	f887 c000 	strb.w	ip, [r7]
			termcnt = 0;
 80012fa:	702e      	strb	r6, [r5, #0]
		}

		if (i == size) { // overrun
 80012fc:	428b      	cmp	r3, r1
 80012fe:	d102      	bne.n	8001306 <isnexpkt+0x5e>
			i = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	7023      	strb	r3, [r4, #0]
			termcnt = 0;
 8001304:	702b      	strb	r3, [r5, #0]
		}
	}
	if (rxtimeout > 0)
 8001306:	6813      	ldr	r3, [r2, #0]
 8001308:	bb0b      	cbnz	r3, 800134e <isnexpkt+0xa6>
		rxtimeout--;
	if (rxtimeout == 0) {
		termcnt = 0;
 800130a:	2300      	movs	r3, #0
 800130c:	4a1a      	ldr	r2, [pc, #104]	; (8001378 <isnexpkt+0xd0>)
		for (i = 0; i < size; buffer[i++] = 0)
 800130e:	4c16      	ldr	r4, [pc, #88]	; (8001368 <isnexpkt+0xc0>)
		termcnt = 0;
 8001310:	7013      	strb	r3, [r2, #0]
		for (i = 0; i < size; buffer[i++] = 0)
 8001312:	7023      	strb	r3, [r4, #0]
 8001314:	b139      	cbz	r1, 8001326 <isnexpkt+0x7e>
 8001316:	3901      	subs	r1, #1
 8001318:	1e42      	subs	r2, r0, #1
 800131a:	fa50 f181 	uxtab	r1, r0, r1
 800131e:	f802 3f01 	strb.w	r3, [r2, #1]!
 8001322:	4291      	cmp	r1, r2
 8001324:	d1fb      	bne.n	800131e <isnexpkt+0x76>
			;
		i = 0;
 8001326:	2300      	movs	r3, #0
		return (-1);
 8001328:	f04f 30ff 	mov.w	r0, #4294967295
		i = 0;
 800132c:	7023      	strb	r3, [r4, #0]
		return (-1);
 800132e:	e013      	b.n	8001358 <isnexpkt+0xb0>
			termcnt++;
 8001330:	4d11      	ldr	r5, [pc, #68]	; (8001378 <isnexpkt+0xd0>)
 8001332:	782e      	ldrb	r6, [r5, #0]
 8001334:	3601      	adds	r6, #1
 8001336:	b2f6      	uxtb	r6, r6
			if (termcnt == 3) {
 8001338:	2e03      	cmp	r6, #3
			termcnt++;
 800133a:	702e      	strb	r6, [r5, #0]
			if (termcnt == 3) {
 800133c:	d1de      	bne.n	80012fc <isnexpkt+0x54>
				printf("isnexpkt: Found terminator\n");
 800133e:	480f      	ldr	r0, [pc, #60]	; (800137c <isnexpkt+0xd4>)
 8001340:	f01f fc52 	bl	8020be8 <puts>
				i = 0;
 8001344:	2300      	movs	r3, #0
				index = i;
 8001346:	7820      	ldrb	r0, [r4, #0]
				termcnt = 0;
 8001348:	702b      	strb	r3, [r5, #0]
				i = 0;
 800134a:	7023      	strb	r3, [r4, #0]
				return (index);
 800134c:	e004      	b.n	8001358 <isnexpkt+0xb0>
		rxtimeout--;
 800134e:	3b01      	subs	r3, #1
 8001350:	6013      	str	r3, [r2, #0]
	if (rxtimeout == 0) {
 8001352:	2b00      	cmp	r3, #0
 8001354:	d0d9      	beq.n	800130a <isnexpkt+0x62>
	}
	return (0);  // no char available
 8001356:	2000      	movs	r0, #0
}
 8001358:	b003      	add	sp, #12
 800135a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800135c:	4a04      	ldr	r2, [pc, #16]	; (8001370 <isnexpkt+0xc8>)
 800135e:	e7d2      	b.n	8001306 <isnexpkt+0x5e>
 8001360:	200015d0 	.word	0x200015d0
 8001364:	2000153c 	.word	0x2000153c
 8001368:	20001538 	.word	0x20001538
 800136c:	20001550 	.word	0x20001550
 8001370:	200015d8 	.word	0x200015d8
 8001374:	200015d6 	.word	0x200015d6
 8001378:	200015dc 	.word	0x200015dc
 800137c:	08024bd0 	.word	0x08024bd0

08001380 <lcd_event_process>:

// Try to build an LCD RX Event packet
// returns: 0 nothing found (yet), > good event decodes, -1 error
int lcd_event_process(void) {
 8001380:	b570      	push	{r4, r5, r6, lr}
	static unsigned char eventbuffer[32];
	volatile int i, result;

	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 8001382:	4c43      	ldr	r4, [pc, #268]	; (8001490 <lcd_event_process+0x110>)
int lcd_event_process(void) {
 8001384:	b082      	sub	sp, #8
	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 8001386:	2120      	movs	r1, #32
 8001388:	4620      	mov	r0, r4
 800138a:	f7ff ff8d 	bl	80012a8 <isnexpkt>
 800138e:	9000      	str	r0, [sp, #0]
	if (result <= 0) {
 8001390:	9b00      	ldr	r3, [sp, #0]
 8001392:	2b00      	cmp	r3, #0
 8001394:	dd40      	ble.n	8001418 <lcd_event_process+0x98>
		return (result);		// 0 = nothing found, -1 = timeout
	} else // got a packet of something
	{

		if ((eventbuffer[0] >= NEX_SINV) && (eventbuffer[0] <= NEX_SLEN)) {	// a status code packet - eg error
 8001396:	7823      	ldrb	r3, [r4, #0]
 8001398:	2b23      	cmp	r3, #35	; 0x23
 800139a:	d925      	bls.n	80013e8 <lcd_event_process+0x68>
				}
			}

		} else  // this is either a touch event or a response to a query packet
		{
			switch (eventbuffer[0]) {
 800139c:	2b65      	cmp	r3, #101	; 0x65
 800139e:	d04f      	beq.n	8001440 <lcd_event_process+0xc0>
 80013a0:	2b66      	cmp	r3, #102	; 0x66
 80013a2:	d03d      	beq.n	8001420 <lcd_event_process+0xa0>
				lcdpevent = 0xff;		// notify lcd page event happened
				lcd_read_page = eventbuffer[1];
				printf("lcd_event_process: Got Page event, Page=%d\n", lcd_read_page);
				break;
			default:
				printf("lcd_event_process: unknown response received\n");
 80013a4:	483b      	ldr	r0, [pc, #236]	; (8001494 <lcd_event_process+0x114>)
 80013a6:	f01f fc1f 	bl	8020be8 <puts>
				i = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	9301      	str	r3, [sp, #4]
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 80013ae:	9b01      	ldr	r3, [sp, #4]
 80013b0:	5ce3      	ldrb	r3, [r4, r3]
 80013b2:	2bff      	cmp	r3, #255	; 0xff
 80013b4:	d012      	beq.n	80013dc <lcd_event_process+0x5c>
 80013b6:	9b01      	ldr	r3, [sp, #4]
 80013b8:	2b1f      	cmp	r3, #31
 80013ba:	d80f      	bhi.n	80013dc <lcd_event_process+0x5c>
					printf(" 0x%02x", eventbuffer[i++]);
 80013bc:	4e36      	ldr	r6, [pc, #216]	; (8001498 <lcd_event_process+0x118>)
 80013be:	e002      	b.n	80013c6 <lcd_event_process+0x46>
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 80013c0:	9b01      	ldr	r3, [sp, #4]
 80013c2:	2b1f      	cmp	r3, #31
 80013c4:	d80a      	bhi.n	80013dc <lcd_event_process+0x5c>
					printf(" 0x%02x", eventbuffer[i++]);
 80013c6:	9b01      	ldr	r3, [sp, #4]
 80013c8:	4630      	mov	r0, r6
 80013ca:	1c5a      	adds	r2, r3, #1
 80013cc:	5ce1      	ldrb	r1, [r4, r3]
 80013ce:	9201      	str	r2, [sp, #4]
 80013d0:	f01f fb82 	bl	8020ad8 <iprintf>
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 80013d4:	9b01      	ldr	r3, [sp, #4]
 80013d6:	5ce3      	ldrb	r3, [r4, r3]
 80013d8:	2bff      	cmp	r3, #255	; 0xff
 80013da:	d1f1      	bne.n	80013c0 <lcd_event_process+0x40>
				}
				printf("\n");
 80013dc:	200a      	movs	r0, #10
 80013de:	f01f fb93 	bl	8020b08 <putchar>
				break;
			} // end case
		}
	}
}
 80013e2:	4628      	mov	r0, r5
 80013e4:	b002      	add	sp, #8
 80013e6:	bd70      	pop	{r4, r5, r6, pc}
			lcdtouched = 0;
 80013e8:	2200      	movs	r2, #0
 80013ea:	4e2c      	ldr	r6, [pc, #176]	; (800149c <lcd_event_process+0x11c>)
			lcdpevent = 0;
 80013ec:	482c      	ldr	r0, [pc, #176]	; (80014a0 <lcd_event_process+0x120>)
			if (eventbuffer[0] != NEX_SOK) {		// returned status from instruction was not OK
 80013ee:	2b01      	cmp	r3, #1
			lcdstatus = eventbuffer[0];
 80013f0:	492c      	ldr	r1, [pc, #176]	; (80014a4 <lcd_event_process+0x124>)
			lcdtouched = 0;
 80013f2:	7032      	strb	r2, [r6, #0]
			lcdpevent = 0;
 80013f4:	7002      	strb	r2, [r0, #0]
			lcdstatus = eventbuffer[0];
 80013f6:	700b      	strb	r3, [r1, #0]
			if (eventbuffer[0] != NEX_SOK) {		// returned status from instruction was not OK
 80013f8:	d0f3      	beq.n	80013e2 <lcd_event_process+0x62>
				printf("Nextion sent: ");
 80013fa:	482b      	ldr	r0, [pc, #172]	; (80014a8 <lcd_event_process+0x128>)
 80013fc:	f01f fb6c 	bl	8020ad8 <iprintf>
				switch (eventbuffer[0]) {
 8001400:	7821      	ldrb	r1, [r4, #0]
 8001402:	f1a1 031a 	sub.w	r3, r1, #26
 8001406:	2b09      	cmp	r3, #9
 8001408:	d83e      	bhi.n	8001488 <lcd_event_process+0x108>
 800140a:	e8df f003 	tbb	[pc, r3]
 800140e:	3d39      	.short	0x3d39
 8001410:	3d313d35 	.word	0x3d313d35
 8001414:	293d3d2d 	.word	0x293d3d2d
		return (result);		// 0 = nothing found, -1 = timeout
 8001418:	9d00      	ldr	r5, [sp, #0]
}
 800141a:	4628      	mov	r0, r5
 800141c:	b002      	add	sp, #8
 800141e:	bd70      	pop	{r4, r5, r6, pc}
				lcd_read_page = eventbuffer[1];
 8001420:	7862      	ldrb	r2, [r4, #1]
				lcdtouched = 0;
 8001422:	2600      	movs	r6, #0
				lcd_read_page = eventbuffer[1];
 8001424:	4b21      	ldr	r3, [pc, #132]	; (80014ac <lcd_event_process+0x12c>)
				lcdpevent = 0xff;		// notify lcd page event happened
 8001426:	20ff      	movs	r0, #255	; 0xff
				lcdtouched = 0;
 8001428:	4c1c      	ldr	r4, [pc, #112]	; (800149c <lcd_event_process+0x11c>)
				lcdpevent = 0xff;		// notify lcd page event happened
 800142a:	491d      	ldr	r1, [pc, #116]	; (80014a0 <lcd_event_process+0x120>)
				lcdtouched = 0;
 800142c:	7026      	strb	r6, [r4, #0]
				lcdpevent = 0xff;		// notify lcd page event happened
 800142e:	7008      	strb	r0, [r1, #0]
				lcd_read_page = eventbuffer[1];
 8001430:	701a      	strb	r2, [r3, #0]
				printf("lcd_event_process: Got Page event, Page=%d\n", lcd_read_page);
 8001432:	481f      	ldr	r0, [pc, #124]	; (80014b0 <lcd_event_process+0x130>)
 8001434:	7819      	ldrb	r1, [r3, #0]
 8001436:	f01f fb4f 	bl	8020ad8 <iprintf>
}
 800143a:	4628      	mov	r0, r5
 800143c:	b002      	add	sp, #8
 800143e:	bd70      	pop	{r4, r5, r6, pc}
				printf("lcd_event_process: Got Touch event\n");
 8001440:	481c      	ldr	r0, [pc, #112]	; (80014b4 <lcd_event_process+0x134>)
				lcdtouched = 0xff;		// its a touch
 8001442:	26ff      	movs	r6, #255	; 0xff
				printf("lcd_event_process: Got Touch event\n");
 8001444:	f01f fbd0 	bl	8020be8 <puts>
				dimtimer = DIMTIME;
 8001448:	491b      	ldr	r1, [pc, #108]	; (80014b8 <lcd_event_process+0x138>)
 800144a:	f64e 2060 	movw	r0, #60000	; 0xea60
				lcdtouched = 0xff;		// its a touch
 800144e:	4c13      	ldr	r4, [pc, #76]	; (800149c <lcd_event_process+0x11c>)
				lcdpevent = 0;
 8001450:	4b13      	ldr	r3, [pc, #76]	; (80014a0 <lcd_event_process+0x120>)
 8001452:	2200      	movs	r2, #0
				dimtimer = DIMTIME;
 8001454:	6008      	str	r0, [r1, #0]
}
 8001456:	4628      	mov	r0, r5
				lcdtouched = 0xff;		// its a touch
 8001458:	7026      	strb	r6, [r4, #0]
				lcdpevent = 0;
 800145a:	701a      	strb	r2, [r3, #0]
}
 800145c:	b002      	add	sp, #8
 800145e:	bd70      	pop	{r4, r5, r6, pc}
					printf("Variable name too long\n");
 8001460:	4816      	ldr	r0, [pc, #88]	; (80014bc <lcd_event_process+0x13c>)
 8001462:	f01f fbc1 	bl	8020be8 <puts>
 8001466:	e7bc      	b.n	80013e2 <lcd_event_process+0x62>
					printf("Invalid Escape Char\n");
 8001468:	4815      	ldr	r0, [pc, #84]	; (80014c0 <lcd_event_process+0x140>)
 800146a:	f01f fbbd 	bl	8020be8 <puts>
 800146e:	e7b8      	b.n	80013e2 <lcd_event_process+0x62>
					printf("Invalid number of parameters\n");
 8001470:	4814      	ldr	r0, [pc, #80]	; (80014c4 <lcd_event_process+0x144>)
 8001472:	f01f fbb9 	bl	8020be8 <puts>
 8001476:	e7b4      	b.n	80013e2 <lcd_event_process+0x62>
					printf("Attribute assignment failed\n");
 8001478:	4813      	ldr	r0, [pc, #76]	; (80014c8 <lcd_event_process+0x148>)
 800147a:	f01f fbb5 	bl	8020be8 <puts>
 800147e:	e7b0      	b.n	80013e2 <lcd_event_process+0x62>
					printf("Invalid variable\n");
 8001480:	4812      	ldr	r0, [pc, #72]	; (80014cc <lcd_event_process+0x14c>)
 8001482:	f01f fbb1 	bl	8020be8 <puts>
 8001486:	e7ac      	b.n	80013e2 <lcd_event_process+0x62>
					printf("Error status 0x%02x\n\r", eventbuffer[0]);
 8001488:	4811      	ldr	r0, [pc, #68]	; (80014d0 <lcd_event_process+0x150>)
 800148a:	f01f fb25 	bl	8020ad8 <iprintf>
 800148e:	e7a8      	b.n	80013e2 <lcd_event_process+0x62>
 8001490:	20001518 	.word	0x20001518
 8001494:	08024ce0 	.word	0x08024ce0
 8001498:	08024d10 	.word	0x08024d10
 800149c:	200015d5 	.word	0x200015d5
 80014a0:	2000154c 	.word	0x2000154c
 80014a4:	200015d4 	.word	0x200015d4
 80014a8:	08024bec 	.word	0x08024bec
 80014ac:	20001544 	.word	0x20001544
 80014b0:	08024cb4 	.word	0x08024cb4
 80014b4:	08024c90 	.word	0x08024c90
 80014b8:	20000004 	.word	0x20000004
 80014bc:	08024c10 	.word	0x08024c10
 80014c0:	08024c48 	.word	0x08024c48
 80014c4:	08024c28 	.word	0x08024c28
 80014c8:	08024c5c 	.word	0x08024c5c
 80014cc:	08024bfc 	.word	0x08024bfc
 80014d0:	08024c78 	.word	0x08024c78

080014d4 <processnex>:

void processnex() {		// process Nextion - called at regular intervals
 80014d4:	b530      	push	{r4, r5, lr}
	volatile int result;

	if (lcd_uart_reinitflag) {
 80014d6:	4c28      	ldr	r4, [pc, #160]	; (8001578 <processnex+0xa4>)
void processnex() {		// process Nextion - called at regular intervals
 80014d8:	b083      	sub	sp, #12
	if (lcd_uart_reinitflag) {
 80014da:	6823      	ldr	r3, [r4, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d130      	bne.n	8001542 <processnex+0x6e>
		lcd_uart_reinitflag = 0;
		result = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
		lcdrxoutidx = result;
	}

	if (lcd_initflag) {
 80014e0:	4d26      	ldr	r5, [pc, #152]	; (800157c <processnex+0xa8>)
 80014e2:	682b      	ldr	r3, [r5, #0]
 80014e4:	b9a3      	cbnz	r3, 8001510 <processnex+0x3c>
		result = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
		lcdrxoutidx = result;
		return;
	}

	if (lcd_rxdma() > 0) {		// get any new characters received
 80014e6:	f7ff fe81 	bl	80011ec <lcd_rxdma>
 80014ea:	2800      	cmp	r0, #0
 80014ec:	dc08      	bgt.n	8001500 <processnex+0x2c>
		printf("processnex: Got something\n");
	}
#endif
	}

	if (dimtimer > 0) {
 80014ee:	4a24      	ldr	r2, [pc, #144]	; (8001580 <processnex+0xac>)
 80014f0:	6813      	ldr	r3, [r2, #0]
 80014f2:	b11b      	cbz	r3, 80014fc <processnex+0x28>
		dimtimer--;
 80014f4:	3b01      	subs	r3, #1
 80014f6:	6013      	str	r3, [r2, #0]
		if (dimtimer == 0) {
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d034      	beq.n	8001566 <processnex+0x92>
			printf("Auto Dim on\n");
			writelcdcmd("dim=22");
		}
	}
}
 80014fc:	b003      	add	sp, #12
 80014fe:	bd30      	pop	{r4, r5, pc}
		result = lcd_event_process();	// this can trigger the lcd_reinit flag
 8001500:	f7ff ff3e 	bl	8001380 <lcd_event_process>
	if (dimtimer > 0) {
 8001504:	4a1e      	ldr	r2, [pc, #120]	; (8001580 <processnex+0xac>)
		result = lcd_event_process();	// this can trigger the lcd_reinit flag
 8001506:	9001      	str	r0, [sp, #4]
	if (dimtimer > 0) {
 8001508:	6813      	ldr	r3, [r2, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d1f2      	bne.n	80014f4 <processnex+0x20>
 800150e:	e7f5      	b.n	80014fc <processnex+0x28>
		printf("LCD initflag calling lcd_init\n");
 8001510:	481c      	ldr	r0, [pc, #112]	; (8001584 <processnex+0xb0>)
 8001512:	f01f fb69 	bl	8020be8 <puts>
		lcd_uart_init(9600);
 8001516:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 800151a:	f7ff fdab 	bl	8001074 <lcd_uart_init>
		lcd_init();		// has 100 + 100 ms pause
 800151e:	f7ff fdfb 	bl	8001118 <lcd_init>
		lcd_init();
 8001522:	f7ff fdf9 	bl	8001118 <lcd_init>
		lcd_initflag = 0;
 8001526:	2100      	movs	r1, #0
		lcd_uart_reinitflag = 1;		// request hi speed
 8001528:	2201      	movs	r2, #1
		result = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 800152a:	4b17      	ldr	r3, [pc, #92]	; (8001588 <processnex+0xb4>)
		lcd_initflag = 0;
 800152c:	6029      	str	r1, [r5, #0]
		lcd_uart_reinitflag = 1;		// request hi speed
 800152e:	6022      	str	r2, [r4, #0]
		result = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8001530:	685b      	ldr	r3, [r3, #4]
		lcdrxoutidx = result;
 8001532:	4a16      	ldr	r2, [pc, #88]	; (800158c <processnex+0xb8>)
		result = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8001534:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001538:	9301      	str	r3, [sp, #4]
		lcdrxoutidx = result;
 800153a:	9b01      	ldr	r3, [sp, #4]
 800153c:	6013      	str	r3, [r2, #0]
}
 800153e:	b003      	add	sp, #12
 8001540:	bd30      	pop	{r4, r5, pc}
		printf("LCD reinit flag calling lcd_uart_init(230400)\n");
 8001542:	4813      	ldr	r0, [pc, #76]	; (8001590 <processnex+0xbc>)
 8001544:	f01f fb50 	bl	8020be8 <puts>
		lcd_uart_init(230400);
 8001548:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 800154c:	f7ff fd92 	bl	8001074 <lcd_uart_init>
		lcd_uart_reinitflag = 0;
 8001550:	2200      	movs	r2, #0
		result = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8001552:	4b0d      	ldr	r3, [pc, #52]	; (8001588 <processnex+0xb4>)
		lcd_uart_reinitflag = 0;
 8001554:	6022      	str	r2, [r4, #0]
		result = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8001556:	685b      	ldr	r3, [r3, #4]
		lcdrxoutidx = result;
 8001558:	4a0c      	ldr	r2, [pc, #48]	; (800158c <processnex+0xb8>)
		result = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 800155a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800155e:	9301      	str	r3, [sp, #4]
		lcdrxoutidx = result;
 8001560:	9b01      	ldr	r3, [sp, #4]
 8001562:	6013      	str	r3, [r2, #0]
 8001564:	e7bc      	b.n	80014e0 <processnex+0xc>
			printf("Auto Dim on\n");
 8001566:	480b      	ldr	r0, [pc, #44]	; (8001594 <processnex+0xc0>)
 8001568:	f01f fb3e 	bl	8020be8 <puts>
			writelcdcmd("dim=22");
 800156c:	480a      	ldr	r0, [pc, #40]	; (8001598 <processnex+0xc4>)
}
 800156e:	b003      	add	sp, #12
 8001570:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
			writelcdcmd("dim=22");
 8001574:	f7ff be66 	b.w	8001244 <writelcdcmd>
 8001578:	20001548 	.word	0x20001548
 800157c:	20001540 	.word	0x20001540
 8001580:	20000004 	.word	0x20000004
 8001584:	08024e4c 	.word	0x08024e4c
 8001588:	40026010 	.word	0x40026010
 800158c:	200015d0 	.word	0x200015d0
 8001590:	08024e1c 	.word	0x08024e1c
 8001594:	08024e6c 	.word	0x08024e6c
 8001598:	08024e78 	.word	0x08024e78

0800159c <netif_status_callbk_fn>:
	}
}

void netif_status_callbk_fn(struct netif *netif) {

	printf("netif_status changed\n");
 800159c:	4801      	ldr	r0, [pc, #4]	; (80015a4 <netif_status_callbk_fn+0x8>)
 800159e:	f01f bb23 	b.w	8020be8 <puts>
 80015a2:	bf00      	nop
 80015a4:	08025480 	.word	0x08025480

080015a8 <Callback01>:

/* Callback01 function */
void Callback01(void const * argument)
{
  /* USER CODE BEGIN Callback01 */
	printf("Callback01\n");
 80015a8:	4801      	ldr	r0, [pc, #4]	; (80015b0 <Callback01+0x8>)
 80015aa:	f01f bb1d 	b.w	8020be8 <puts>
 80015ae:	bf00      	nop
 80015b0:	08024ed0 	.word	0x08024ed0

080015b4 <StarLPTask>:
{
 80015b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char str[32] = { "empty" };
 80015b8:	2300      	movs	r3, #0
{
 80015ba:	b0a7      	sub	sp, #156	; 0x9c
	statuspkt.adcudpover = 0;		// debug use count overruns
 80015bc:	f8df 8370 	ldr.w	r8, [pc, #880]	; 8001930 <StarLPTask+0x37c>
	char str[32] = { "empty" };
 80015c0:	4aad      	ldr	r2, [pc, #692]	; (8001878 <StarLPTask+0x2c4>)
	while (main_init_done == 0)	// wait from main to complete the initilisation
 80015c2:	4cae      	ldr	r4, [pc, #696]	; (800187c <StarLPTask+0x2c8>)
	statuspkt.adcudpover = 0;		// debug use count overruns
 80015c4:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
	char str[32] = { "empty" };
 80015c8:	f8cd 3032 	str.w	r3, [sp, #50]	; 0x32
	statuspkt.trigcount = 0;		// debug use adc trigger count
 80015cc:	f8c8 307c 	str.w	r3, [r8, #124]	; 0x7c
	char str[32] = { "empty" };
 80015d0:	f8cd 3036 	str.w	r3, [sp, #54]	; 0x36
 80015d4:	f8cd 303a 	str.w	r3, [sp, #58]	; 0x3a
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 80015d8:	f8c8 3080 	str.w	r3, [r8, #128]	; 0x80
	char str[32] = { "empty" };
 80015dc:	f8cd 303e 	str.w	r3, [sp, #62]	; 0x3e
 80015e0:	f8cd 3042 	str.w	r3, [sp, #66]	; 0x42
 80015e4:	f8cd 3046 	str.w	r3, [sp, #70]	; 0x46
 80015e8:	f8ad 304a 	strh.w	r3, [sp, #74]	; 0x4a
	while (main_init_done == 0)	// wait from main to complete the initilisation
 80015ec:	6823      	ldr	r3, [r4, #0]
	char str[32] = { "empty" };
 80015ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015f2:	900b      	str	r0, [sp, #44]	; 0x2c
 80015f4:	f8ad 1030 	strh.w	r1, [sp, #48]	; 0x30
	while (main_init_done == 0)	// wait from main to complete the initilisation
 80015f8:	b92b      	cbnz	r3, 8001606 <StarLPTask+0x52>
		osDelay(100);
 80015fa:	2064      	movs	r0, #100	; 0x64
 80015fc:	f00f fcf8 	bl	8010ff0 <osDelay>
	while (main_init_done == 0)	// wait from main to complete the initilisation
 8001600:	6823      	ldr	r3, [r4, #0]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d0f9      	beq.n	80015fa <StarLPTask+0x46>
	lcd_initflag = 1;		// request LCD init
 8001606:	4a9e      	ldr	r2, [pc, #632]	; (8001880 <StarLPTask+0x2cc>)
 8001608:	2601      	movs	r6, #1
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 800160a:	4d9e      	ldr	r5, [pc, #632]	; (8001884 <StarLPTask+0x2d0>)
	uint16_t onesectimer = 0;
 800160c:	2400      	movs	r4, #0
	lcd_initflag = 1;		// request LCD init
 800160e:	6016      	str	r6, [r2, #0]
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8001610:	489d      	ldr	r0, [pc, #628]	; (8001888 <StarLPTask+0x2d4>)
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 8001612:	f8b8 e05c 	ldrh.w	lr, [r8, #92]	; 0x5c
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8001616:	499d      	ldr	r1, [pc, #628]	; (800188c <StarLPTask+0x2d8>)
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 8001618:	f898 c070 	ldrb.w	ip, [r8, #112]	; 0x70
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 800161c:	4b9c      	ldr	r3, [pc, #624]	; (8001890 <StarLPTask+0x2dc>)
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 800161e:	f898 7071 	ldrb.w	r7, [r8, #113]	; 0x71
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8001622:	4a9c      	ldr	r2, [pc, #624]	; (8001894 <StarLPTask+0x2e0>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	6812      	ldr	r2, [r2, #0]
 8001628:	9703      	str	r7, [sp, #12]
	uint16_t onesectimer = 0;
 800162a:	9406      	str	r4, [sp, #24]
 800162c:	f8df a304 	ldr.w	sl, [pc, #772]	; 8001934 <StarLPTask+0x380>
 8001630:	f8df 9304 	ldr.w	r9, [pc, #772]	; 8001938 <StarLPTask+0x384>
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8001634:	e9cd ec01 	strd	lr, ip, [sp, #4]
 8001638:	e9cd 0504 	strd	r0, r5, [sp, #16]
 800163c:	6808      	ldr	r0, [r1, #0]
 800163e:	4996      	ldr	r1, [pc, #600]	; (8001898 <StarLPTask+0x2e4>)
 8001640:	9000      	str	r0, [sp, #0]
 8001642:	4896      	ldr	r0, [pc, #600]	; (800189c <StarLPTask+0x2e8>)
 8001644:	f01f fba0 	bl	8020d88 <siprintf>
	HAL_TIM_Base_Start(&htim7);	// start audio synth sampling interval timer
 8001648:	4895      	ldr	r0, [pc, #596]	; (80018a0 <StarLPTask+0x2ec>)
 800164a:	f00a fbaf 	bl	800bdac <HAL_TIM_Base_Start>
 800164e:	4d95      	ldr	r5, [pc, #596]	; (80018a4 <StarLPTask+0x2f0>)
	lptask_init_done = 1;		// this lp task has done its initialisation
 8001650:	4b95      	ldr	r3, [pc, #596]	; (80018a8 <StarLPTask+0x2f4>)
 8001652:	601e      	str	r6, [r3, #0]
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 8001654:	4895      	ldr	r0, [pc, #596]	; (80018ac <StarLPTask+0x2f8>)
		tenmstimer++;
 8001656:	3401      	adds	r4, #1
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 8001658:	f007 fdc0 	bl	80091dc <HAL_IWDG_Refresh>
		osDelay(10);		// 10mSec
 800165c:	200a      	movs	r0, #10
 800165e:	f00f fcc7 	bl	8010ff0 <osDelay>
		globaladcnoise = abs(meanwindiff);
 8001662:	4b93      	ldr	r3, [pc, #588]	; (80018b0 <StarLPTask+0x2fc>)
		if (ledhang) {	// trigger led
 8001664:	4e93      	ldr	r6, [pc, #588]	; (80018b4 <StarLPTask+0x300>)
		tenmstimer++;
 8001666:	b2a4      	uxth	r4, r4
		globaladcnoise = abs(meanwindiff);
 8001668:	f9b3 3000 	ldrsh.w	r3, [r3]
		if (ledhang) {	// trigger led
 800166c:	6832      	ldr	r2, [r6, #0]
		globaladcnoise = abs(meanwindiff);
 800166e:	2b00      	cmp	r3, #0
 8001670:	bfb8      	it	lt
 8001672:	425b      	neglt	r3, r3
		pretrigthresh = 4 + (globaladcnoise >> 7);		// set the pretrigger level
 8001674:	09d9      	lsrs	r1, r3, #7
		globaladcnoise = abs(meanwindiff);
 8001676:	f8ca 3000 	str.w	r3, [sl]
		pretrigthresh = 4 + (globaladcnoise >> 7);		// set the pretrigger level
 800167a:	1d0b      	adds	r3, r1, #4
 800167c:	498e      	ldr	r1, [pc, #568]	; (80018b8 <StarLPTask+0x304>)
 800167e:	800b      	strh	r3, [r1, #0]
		if (ledhang) {	// trigger led
 8001680:	2a00      	cmp	r2, #0
 8001682:	f000 80dd 	beq.w	8001840 <StarLPTask+0x28c>
			ledhang--;
 8001686:	1e53      	subs	r3, r2, #1
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8001688:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800168c:	2201      	movs	r2, #1
 800168e:	488b      	ldr	r0, [pc, #556]	; (80018bc <StarLPTask+0x308>)
			ledhang--;
 8001690:	6033      	str	r3, [r6, #0]
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8001692:	f007 f905 	bl	80088a0 <HAL_GPIO_WritePin>
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 8001696:	f8d8 207c 	ldr.w	r2, [r8, #124]	; 0x7c
 800169a:	f8d9 3000 	ldr.w	r3, [r9]
 800169e:	429a      	cmp	r2, r3
 80016a0:	f040 80da 	bne.w	8001858 <StarLPTask+0x2a4>
		processnex();		// process Nextion
 80016a4:	f7ff ff16 	bl	80014d4 <processnex>
		if ((tenmstimer+3) % 10 == 0) {
 80016a8:	1ce2      	adds	r2, r4, #3
 80016aa:	4b85      	ldr	r3, [pc, #532]	; (80018c0 <StarLPTask+0x30c>)
 80016ac:	fba3 1302 	umull	r1, r3, r3, r2
 80016b0:	08db      	lsrs	r3, r3, #3
 80016b2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80016b6:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 80016ba:	d115      	bne.n	80016e8 <StarLPTask+0x134>
			if (statuspkt.trigcount > (25 + jabtrigcnt)) { // spamming: > 25 packets sent in about 100mS
 80016bc:	4b81      	ldr	r3, [pc, #516]	; (80018c4 <StarLPTask+0x310>)
 80016be:	f8d8 107c 	ldr.w	r1, [r8, #124]	; 0x7c
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f103 0219 	add.w	r2, r3, #25
 80016c8:	4291      	cmp	r1, r2
 80016ca:	f200 816f 	bhi.w	80019ac <StarLPTask+0x3f8>
				if (jabbertimeout) {
 80016ce:	4a7e      	ldr	r2, [pc, #504]	; (80018c8 <StarLPTask+0x314>)
 80016d0:	6813      	ldr	r3, [r2, #0]
 80016d2:	b10b      	cbz	r3, 80016d8 <StarLPTask+0x124>
					jabbertimeout--;		// de-arm count
 80016d4:	3b01      	subs	r3, #1
 80016d6:	6013      	str	r3, [r2, #0]
				jabtrigcnt = statuspkt.trigcount;
 80016d8:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
 80016dc:	4a79      	ldr	r2, [pc, #484]	; (80018c4 <StarLPTask+0x310>)
 80016de:	6013      	str	r3, [r2, #0]
			if (gainchanged == 0) {		// gain not just changed
 80016e0:	9b07      	ldr	r3, [sp, #28]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	f000 817a 	beq.w	80019dc <StarLPTask+0x428>
			localepochtime = epochtime + (time_t)(10 * 60 * 60);		// add ten hours
 80016e8:	4b78      	ldr	r3, [pc, #480]	; (80018cc <StarLPTask+0x318>)
 80016ea:	f648 46a0 	movw	r6, #36000	; 0x8ca0
 80016ee:	2700      	movs	r7, #0
			timeinfo = *localtime (&localepochtime);
 80016f0:	a808      	add	r0, sp, #32
			localepochtime = epochtime + (time_t)(10 * 60 * 60);		// add ten hours
 80016f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f6:	eb12 0b06 	adds.w	fp, r2, r6
 80016fa:	eb43 0c07 	adc.w	ip, r3, r7
			timeinfo = *localtime (&localepochtime);
 80016fe:	af13      	add	r7, sp, #76	; 0x4c
			localepochtime = epochtime + (time_t)(10 * 60 * 60);		// add ten hours
 8001700:	e9cd bc08 	strd	fp, ip, [sp, #32]
			timeinfo = *localtime (&localepochtime);
 8001704:	f01e f902 	bl	801f90c <localtime>
 8001708:	4606      	mov	r6, r0
 800170a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800170c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800170e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001710:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8001712:	6836      	ldr	r6, [r6, #0]
			strftime (buffer,sizeof(buffer),"%H:%M:%S",&timeinfo);
 8001714:	ab13      	add	r3, sp, #76	; 0x4c
 8001716:	4a6e      	ldr	r2, [pc, #440]	; (80018d0 <StarLPTask+0x31c>)
 8001718:	2128      	movs	r1, #40	; 0x28
 800171a:	a81c      	add	r0, sp, #112	; 0x70
			timeinfo = *localtime (&localepochtime);
 800171c:	603e      	str	r6, [r7, #0]
			strftime (buffer,sizeof(buffer),"%H:%M:%S",&timeinfo);
 800171e:	f020 f945 	bl	80219ac <strftime>
			setlcdtext("t0.txt", buffer);
 8001722:	a91c      	add	r1, sp, #112	; 0x70
 8001724:	486b      	ldr	r0, [pc, #428]	; (80018d4 <StarLPTask+0x320>)
 8001726:	f7ff fda1 	bl	800126c <setlcdtext>
			strftime (buffer,sizeof(buffer),"%a %e %h %Y ",&timeinfo);
 800172a:	ab13      	add	r3, sp, #76	; 0x4c
 800172c:	4a6a      	ldr	r2, [pc, #424]	; (80018d8 <StarLPTask+0x324>)
 800172e:	2128      	movs	r1, #40	; 0x28
 8001730:	a81c      	add	r0, sp, #112	; 0x70
 8001732:	f020 f93b 	bl	80219ac <strftime>
			setlcdtext("t1.txt", buffer);
 8001736:	a91c      	add	r1, sp, #112	; 0x70
 8001738:	4868      	ldr	r0, [pc, #416]	; (80018dc <StarLPTask+0x328>)
 800173a:	f7ff fd97 	bl	800126c <setlcdtext>
		if ((tenmstimer+11) % 100 == 0) {		// every second
 800173e:	f104 020b 	add.w	r2, r4, #11
 8001742:	4b67      	ldr	r3, [pc, #412]	; (80018e0 <StarLPTask+0x32c>)
 8001744:	2164      	movs	r1, #100	; 0x64
 8001746:	fba3 0302 	umull	r0, r3, r3, r2
 800174a:	095b      	lsrs	r3, r3, #5
 800174c:	fb01 2313 	mls	r3, r1, r3, r2
 8001750:	2b00      	cmp	r3, #0
 8001752:	f000 8158 	beq.w	8001a06 <StarLPTask+0x452>
		if ((tenmstimer+27) % 1000 == 0) {		// every 10 seconds
 8001756:	f104 021b 	add.w	r2, r4, #27
 800175a:	4b62      	ldr	r3, [pc, #392]	; (80018e4 <StarLPTask+0x330>)
 800175c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001760:	fba3 0302 	umull	r0, r3, r3, r2
 8001764:	099b      	lsrs	r3, r3, #6
 8001766:	fb01 2313 	mls	r3, r1, r3, r2
 800176a:	b9c3      	cbnz	r3, 800179e <StarLPTask+0x1ea>
			if (agc) {
 800176c:	4a5e      	ldr	r2, [pc, #376]	; (80018e8 <StarLPTask+0x334>)
 800176e:	8812      	ldrh	r2, [r2, #0]
 8001770:	2a00      	cmp	r2, #0
 8001772:	f000 8119 	beq.w	80019a8 <StarLPTask+0x3f4>
				trigsin10sec = trigs - prevtrigs;
 8001776:	4a5d      	ldr	r2, [pc, #372]	; (80018ec <StarLPTask+0x338>)
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8001778:	485d      	ldr	r0, [pc, #372]	; (80018f0 <StarLPTask+0x33c>)
				trigsin10sec = trigs - prevtrigs;
 800177a:	f8d9 1000 	ldr.w	r1, [r9]
 800177e:	6812      	ldr	r2, [r2, #0]
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8001780:	8800      	ldrh	r0, [r0, #0]
				trigsin10sec = trigs - prevtrigs;
 8001782:	1a8a      	subs	r2, r1, r2
 8001784:	4e5b      	ldr	r6, [pc, #364]	; (80018f4 <StarLPTask+0x340>)
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8001786:	2805      	cmp	r0, #5
				trigsin10sec = trigs - prevtrigs;
 8001788:	6032      	str	r2, [r6, #0]
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 800178a:	d802      	bhi.n	8001792 <StarLPTask+0x1de>
					if (trigsin10sec < MINTRIGS10S)
 800178c:	2a01      	cmp	r2, #1
 800178e:	f240 820d 	bls.w	8001bac <StarLPTask+0x5f8>
				if (trigsin10sec > MAXTRIGS10S)
 8001792:	2a0a      	cmp	r2, #10
 8001794:	f200 81de 	bhi.w	8001b54 <StarLPTask+0x5a0>
				prevtrigs = trigs;
 8001798:	4a54      	ldr	r2, [pc, #336]	; (80018ec <StarLPTask+0x338>)
			gainchanged = 0;
 800179a:	9307      	str	r3, [sp, #28]
				prevtrigs = trigs;
 800179c:	6011      	str	r1, [r2, #0]
		if ((tenmstimer+44) > 3000) {		// reset timer after 30 seconds
 800179e:	f640 338c 	movw	r3, #2956	; 0xb8c
 80017a2:	429c      	cmp	r4, r3
 80017a4:	d942      	bls.n	800182c <StarLPTask+0x278>
			if (gpsgood == 0) {	// gps is not talking to us
 80017a6:	4b54      	ldr	r3, [pc, #336]	; (80018f8 <StarLPTask+0x344>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	f000 81af 	beq.w	8001b0e <StarLPTask+0x55a>
			if (psensor == MPL115A2) {
 80017b0:	4b52      	ldr	r3, [pc, #328]	; (80018fc <StarLPTask+0x348>)
			gpsgood = 0;			// reset the good flag
 80017b2:	2200      	movs	r2, #0
 80017b4:	4950      	ldr	r1, [pc, #320]	; (80018f8 <StarLPTask+0x344>)
			if (psensor == MPL115A2) {
 80017b6:	681b      	ldr	r3, [r3, #0]
			gpsgood = 0;			// reset the good flag
 80017b8:	600a      	str	r2, [r1, #0]
			if (psensor == MPL115A2) {
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	f000 81b6 	beq.w	8001b2c <StarLPTask+0x578>
			} else if (psensor == MPL3115A2) {
 80017c0:	2b02      	cmp	r3, #2
 80017c2:	f000 81df 	beq.w	8001b84 <StarLPTask+0x5d0>
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 80017c6:	4b4e      	ldr	r3, [pc, #312]	; (8001900 <StarLPTask+0x34c>)
 80017c8:	f242 7217 	movw	r2, #10007	; 0x2717
 80017cc:	f8b8 105c 	ldrh.w	r1, [r8, #92]	; 0x5c
			tenmstimer = 0;
 80017d0:	2400      	movs	r4, #0
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	0e1f      	lsrs	r7, r3, #24
 80017d6:	f3c3 4607 	ubfx	r6, r3, #16, #8
 80017da:	f3c3 2007 	ubfx	r0, r3, #8, #8
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	9702      	str	r7, [sp, #8]
			printf("triggers:%04d, gain:%d, noise:%03d, thresh:%02d, press:%03d.%04d, temp:%02d.%03d, time:%s\n", trigs,
 80017e2:	4f48      	ldr	r7, [pc, #288]	; (8001904 <StarLPTask+0x350>)
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 80017e4:	e9cd 0600 	strd	r0, r6, [sp]
 80017e8:	4847      	ldr	r0, [pc, #284]	; (8001908 <StarLPTask+0x354>)
 80017ea:	f01f f975 	bl	8020ad8 <iprintf>
			printf("triggers:%04d, gain:%d, noise:%03d, thresh:%02d, press:%03d.%04d, temp:%02d.%03d, time:%s\n", trigs,
 80017ee:	4b47      	ldr	r3, [pc, #284]	; (800190c <StarLPTask+0x358>)
 80017f0:	4a3c      	ldr	r2, [pc, #240]	; (80018e4 <StarLPTask+0x330>)
 80017f2:	681e      	ldr	r6, [r3, #0]
 80017f4:	4846      	ldr	r0, [pc, #280]	; (8001910 <StarLPTask+0x35c>)
 80017f6:	fba2 2606 	umull	r2, r6, r2, r6
 80017fa:	4a46      	ldr	r2, [pc, #280]	; (8001914 <StarLPTask+0x360>)
 80017fc:	6800      	ldr	r0, [r0, #0]
 80017fe:	09b6      	lsrs	r6, r6, #6
 8001800:	8812      	ldrh	r2, [r2, #0]
 8001802:	9705      	str	r7, [sp, #20]
 8001804:	f8da 3000 	ldr.w	r3, [sl]
 8001808:	f002 0207 	and.w	r2, r2, #7
 800180c:	f8d9 1000 	ldr.w	r1, [r9]
 8001810:	e9cd 0603 	strd	r0, r6, [sp, #12]
 8001814:	4840      	ldr	r0, [pc, #256]	; (8001918 <StarLPTask+0x364>)
 8001816:	6806      	ldr	r6, [r0, #0]
 8001818:	4840      	ldr	r0, [pc, #256]	; (800191c <StarLPTask+0x368>)
 800181a:	6800      	ldr	r0, [r0, #0]
 800181c:	e9cd 0601 	strd	r0, r6, [sp, #4]
 8001820:	4833      	ldr	r0, [pc, #204]	; (80018f0 <StarLPTask+0x33c>)
 8001822:	8800      	ldrh	r0, [r0, #0]
 8001824:	9000      	str	r0, [sp, #0]
 8001826:	483e      	ldr	r0, [pc, #248]	; (8001920 <StarLPTask+0x36c>)
 8001828:	f01f f956 	bl	8020ad8 <iprintf>
		if (onesectimer > 900) {			// 15 mins
 800182c:	9b06      	ldr	r3, [sp, #24]
 800182e:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001832:	f67f af0f 	bls.w	8001654 <StarLPTask+0xa0>
			requestapisn();	//update s/n and udp target (reboot on fail)
 8001836:	f003 fe69 	bl	800550c <requestapisn>
			onesectimer = 0;
 800183a:	2300      	movs	r3, #0
 800183c:	9306      	str	r3, [sp, #24]
 800183e:	e709      	b.n	8001654 <StarLPTask+0xa0>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 8001840:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001844:	481d      	ldr	r0, [pc, #116]	; (80018bc <StarLPTask+0x308>)
 8001846:	f007 f82b 	bl	80088a0 <HAL_GPIO_WritePin>
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 800184a:	f8d8 207c 	ldr.w	r2, [r8, #124]	; 0x7c
 800184e:	f8d9 3000 	ldr.w	r3, [r9]
 8001852:	429a      	cmp	r2, r3
 8001854:	f43f af26 	beq.w	80016a4 <StarLPTask+0xf0>
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 8001858:	2108      	movs	r1, #8
			trigs = statuspkt.trigcount;
 800185a:	f8d8 607c 	ldr.w	r6, [r8, #124]	; 0x7c
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 800185e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001862:	4a30      	ldr	r2, [pc, #192]	; (8001924 <StarLPTask+0x370>)
 8001864:	9100      	str	r1, [sp, #0]
 8001866:	2100      	movs	r1, #0
 8001868:	482f      	ldr	r0, [pc, #188]	; (8001928 <StarLPTask+0x374>)
			trigs = statuspkt.trigcount;
 800186a:	f8c9 6000 	str.w	r6, [r9]
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 800186e:	f004 fc5d 	bl	800612c <HAL_DAC_Start_DMA>
				printf("sem wait 1a\n");
 8001872:	4e2e      	ldr	r6, [pc, #184]	; (800192c <StarLPTask+0x378>)
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 8001874:	e064      	b.n	8001940 <StarLPTask+0x38c>
 8001876:	bf00      	nop
 8001878:	08024858 	.word	0x08024858
 800187c:	20001634 	.word	0x20001634
 8001880:	20001540 	.word	0x20001540
 8001884:	2002b428 	.word	0x2002b428
 8001888:	2002b440 	.word	0x2002b440
 800188c:	1ff0f428 	.word	0x1ff0f428
 8001890:	1ff0f424 	.word	0x1ff0f424
 8001894:	1ff0f420 	.word	0x1ff0f420
 8001898:	08024f6c 	.word	0x08024f6c
 800189c:	2000007c 	.word	0x2000007c
 80018a0:	2002b24c 	.word	0x2002b24c
 80018a4:	2002af50 	.word	0x2002af50
 80018a8:	20001630 	.word	0x20001630
 80018ac:	2002ab28 	.word	0x2002ab28
 80018b0:	20000700 	.word	0x20000700
 80018b4:	200006fc 	.word	0x200006fc
 80018b8:	20000000 	.word	0x20000000
 80018bc:	40020c00 	.word	0x40020c00
 80018c0:	cccccccd 	.word	0xcccccccd
 80018c4:	20001624 	.word	0x20001624
 80018c8:	200006b4 	.word	0x200006b4
 80018cc:	2002b370 	.word	0x2002b370
 80018d0:	08024fec 	.word	0x08024fec
 80018d4:	08024ff8 	.word	0x08024ff8
 80018d8:	08025000 	.word	0x08025000
 80018dc:	08025010 	.word	0x08025010
 80018e0:	51eb851f 	.word	0x51eb851f
 80018e4:	10624dd3 	.word	0x10624dd3
 80018e8:	20000008 	.word	0x20000008
 80018ec:	20001638 	.word	0x20001638
 80018f0:	20000002 	.word	0x20000002
 80018f4:	20001648 	.word	0x20001648
 80018f8:	20001650 	.word	0x20001650
 80018fc:	20001684 	.word	0x20001684
 8001900:	2002abac 	.word	0x2002abac
 8001904:	2000004c 	.word	0x2000004c
 8001908:	080251b4 	.word	0x080251b4
 800190c:	2002b3d8 	.word	0x2002b3d8
 8001910:	2002b3dc 	.word	0x2002b3dc
 8001914:	2000023e 	.word	0x2000023e
 8001918:	2002b3e4 	.word	0x2002b3e4
 800191c:	2002b3e0 	.word	0x2002b3e0
 8001920:	080251d0 	.word	0x080251d0
 8001924:	08025498 	.word	0x08025498
 8001928:	2002ae74 	.word	0x2002ae74
 800192c:	08024fb4 	.word	0x08024fb4
 8001930:	2002a77c 	.word	0x2002a77c
 8001934:	200006b0 	.word	0x200006b0
 8001938:	20001644 	.word	0x20001644
				printf("sem wait 1a\n");
 800193c:	f01f f954 	bl	8020be8 <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 8001940:	2101      	movs	r1, #1
 8001942:	6828      	ldr	r0, [r5, #0]
 8001944:	f010 f8f0 	bl	8011b28 <xQueueSemaphoreTake>
 8001948:	2801      	cmp	r0, #1
				printf("sem wait 1a\n");
 800194a:	4630      	mov	r0, r6
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 800194c:	d1f6      	bne.n	800193c <StarLPTask+0x388>
			strcpy(str, ctime(&epochtime));		// ctime
 800194e:	489c      	ldr	r0, [pc, #624]	; (8001bc0 <StarLPTask+0x60c>)
 8001950:	f01d ffb0 	bl	801f8b4 <ctime>
 8001954:	4601      	mov	r1, r0
 8001956:	a80b      	add	r0, sp, #44	; 0x2c
 8001958:	f01f faa5 	bl	8020ea6 <stpcpy>
 800195c:	ab0b      	add	r3, sp, #44	; 0x2c
			n = 0;
 800195e:	2100      	movs	r1, #0
 8001960:	1ac0      	subs	r0, r0, r3
 8001962:	461e      	mov	r6, r3
			i = 0;
 8001964:	460b      	mov	r3, r1
			while (i < strlen(str)) {
 8001966:	4283      	cmp	r3, r0
				i++;
 8001968:	f103 0301 	add.w	r3, r3, #1
			while (i < strlen(str)) {
 800196c:	d20d      	bcs.n	800198a <StarLPTask+0x3d6>
				if ((str[i] != '\n') && (str[i] != '\r'))
 800196e:	f816 2b01 	ldrb.w	r2, [r6], #1
 8001972:	2a0a      	cmp	r2, #10
 8001974:	d0f7      	beq.n	8001966 <StarLPTask+0x3b2>
 8001976:	2a0d      	cmp	r2, #13
 8001978:	d0f5      	beq.n	8001966 <StarLPTask+0x3b2>
					trigtimestr[n++] = str[i];
 800197a:	4f92      	ldr	r7, [pc, #584]	; (8001bc4 <StarLPTask+0x610>)
			while (i < strlen(str)) {
 800197c:	4283      	cmp	r3, r0
				i++;
 800197e:	f103 0301 	add.w	r3, r3, #1
					trigtimestr[n++] = str[i];
 8001982:	547a      	strb	r2, [r7, r1]
 8001984:	f101 0101 	add.w	r1, r1, #1
			while (i < strlen(str)) {
 8001988:	d3f1      	bcc.n	800196e <StarLPTask+0x3ba>
			trigtimestr[n] = '\0';
 800198a:	2300      	movs	r3, #0
 800198c:	4e8d      	ldr	r6, [pc, #564]	; (8001bc4 <StarLPTask+0x610>)
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 800198e:	6828      	ldr	r0, [r5, #0]
			trigtimestr[n] = '\0';
 8001990:	5473      	strb	r3, [r6, r1]
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8001992:	461a      	mov	r2, r3
 8001994:	4619      	mov	r1, r3
 8001996:	f00f fe41 	bl	801161c <xQueueGenericSend>
 800199a:	2801      	cmp	r0, #1
 800199c:	f43f ae82 	beq.w	80016a4 <StarLPTask+0xf0>
				printf("semaphore 1a release failed\n");
 80019a0:	4889      	ldr	r0, [pc, #548]	; (8001bc8 <StarLPTask+0x614>)
 80019a2:	f01f f921 	bl	8020be8 <puts>
 80019a6:	e67d      	b.n	80016a4 <StarLPTask+0xf0>
			gainchanged = 0;
 80019a8:	9207      	str	r2, [sp, #28]
 80019aa:	e6f8      	b.n	800179e <StarLPTask+0x1ea>
				statuspkt.jabcnt++;
 80019ac:	f8b8 2086 	ldrh.w	r2, [r8, #134]	; 0x86
				jabbertimeout = 1;		// 100mS seconds pause
 80019b0:	2101      	movs	r1, #1
 80019b2:	4886      	ldr	r0, [pc, #536]	; (8001bcc <StarLPTask+0x618>)
				statuspkt.jabcnt++;
 80019b4:	440a      	add	r2, r1
				jabbertimeout = 1;		// 100mS seconds pause
 80019b6:	6001      	str	r1, [r0, #0]
				statuspkt.jabcnt++;
 80019b8:	b292      	uxth	r2, r2
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 80019ba:	4885      	ldr	r0, [pc, #532]	; (8001bd0 <StarLPTask+0x61c>)
				statuspkt.jabcnt++;
 80019bc:	f8a8 2086 	strh.w	r2, [r8, #134]	; 0x86
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 80019c0:	f8d8 107c 	ldr.w	r1, [r8, #124]	; 0x7c
 80019c4:	1ac9      	subs	r1, r1, r3
 80019c6:	f01f f887 	bl	8020ad8 <iprintf>
				if (agc) {
 80019ca:	4b82      	ldr	r3, [pc, #520]	; (8001bd4 <StarLPTask+0x620>)
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	f040 80e1 	bne.w	8001b96 <StarLPTask+0x5e2>
				jabtrigcnt = statuspkt.trigcount;
 80019d4:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
 80019d8:	4a7f      	ldr	r2, [pc, #508]	; (8001bd8 <StarLPTask+0x624>)
 80019da:	6013      	str	r3, [r2, #0]
				n = pretrigcnt - lastpretrigcnt;		// count pretriggers
 80019dc:	4b7f      	ldr	r3, [pc, #508]	; (8001bdc <StarLPTask+0x628>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	4b7f      	ldr	r3, [pc, #508]	; (8001be0 <StarLPTask+0x62c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	1ad3      	subs	r3, r2, r3
				if (n > 5) {				// too many triggers in 100mS
 80019e6:	2b05      	cmp	r3, #5
 80019e8:	f340 8095 	ble.w	8001b16 <StarLPTask+0x562>
					if (trigthresh < 4095)
 80019ec:	487d      	ldr	r0, [pc, #500]	; (8001be4 <StarLPTask+0x630>)
 80019ee:	f640 71fe 	movw	r1, #4094	; 0xffe
 80019f2:	8803      	ldrh	r3, [r0, #0]
 80019f4:	428b      	cmp	r3, r1
 80019f6:	d801      	bhi.n	80019fc <StarLPTask+0x448>
						trigthresh++;
 80019f8:	3301      	adds	r3, #1
 80019fa:	8003      	strh	r3, [r0, #0]
				lastpretrigcnt = pretrigcnt;	// (dont worry about 2^32 wrap)
 80019fc:	2300      	movs	r3, #0
 80019fe:	9307      	str	r3, [sp, #28]
 8001a00:	4b77      	ldr	r3, [pc, #476]	; (8001be0 <StarLPTask+0x62c>)
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	e670      	b.n	80016e8 <StarLPTask+0x134>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8001a06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a0a:	4877      	ldr	r0, [pc, #476]	; (8001be8 <StarLPTask+0x634>)
 8001a0c:	f006 ff62 	bl	80088d4 <HAL_GPIO_TogglePin>
				printf("sem wait 1b\n");
 8001a10:	4e76      	ldr	r6, [pc, #472]	; (8001bec <StarLPTask+0x638>)
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 8001a12:	e001      	b.n	8001a18 <StarLPTask+0x464>
				printf("sem wait 1b\n");
 8001a14:	f01f f8e8 	bl	8020be8 <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 8001a18:	2101      	movs	r1, #1
 8001a1a:	6828      	ldr	r0, [r5, #0]
 8001a1c:	f010 f884 	bl	8011b28 <xQueueSemaphoreTake>
 8001a20:	2801      	cmp	r0, #1
				printf("sem wait 1b\n");
 8001a22:	4630      	mov	r0, r6
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 8001a24:	d1f6      	bne.n	8001a14 <StarLPTask+0x460>
			strcpy(str, ctime(&epochtime));
 8001a26:	4866      	ldr	r0, [pc, #408]	; (8001bc0 <StarLPTask+0x60c>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8001a28:	2600      	movs	r6, #0
			strcpy(str, ctime(&epochtime));
 8001a2a:	f01d ff43 	bl	801f8b4 <ctime>
 8001a2e:	4601      	mov	r1, r0
 8001a30:	a80b      	add	r0, sp, #44	; 0x2c
 8001a32:	f01f fa38 	bl	8020ea6 <stpcpy>
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8001a36:	ab0b      	add	r3, sp, #44	; 0x2c
			sprintf(nowtimestr, "\"%s\"", str);
 8001a38:	496d      	ldr	r1, [pc, #436]	; (8001bf0 <StarLPTask+0x63c>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8001a3a:	1ac0      	subs	r0, r0, r3
			sprintf(nowtimestr, "\"%s\"", str);
 8001a3c:	461a      	mov	r2, r3
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8001a3e:	ab26      	add	r3, sp, #152	; 0x98
 8001a40:	4403      	add	r3, r0
			sprintf(nowtimestr, "\"%s\"", str);
 8001a42:	486c      	ldr	r0, [pc, #432]	; (8001bf4 <StarLPTask+0x640>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8001a44:	f803 6c6d 	strb.w	r6, [r3, #-109]
			sprintf(nowtimestr, "\"%s\"", str);
 8001a48:	f01f f99e 	bl	8020d88 <siprintf>
			sprintf(tempstr, "%d.%d", temperature, tempfrac);
 8001a4c:	4b6a      	ldr	r3, [pc, #424]	; (8001bf8 <StarLPTask+0x644>)
 8001a4e:	4a6b      	ldr	r2, [pc, #428]	; (8001bfc <StarLPTask+0x648>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	6812      	ldr	r2, [r2, #0]
 8001a54:	496a      	ldr	r1, [pc, #424]	; (8001c00 <StarLPTask+0x64c>)
 8001a56:	486b      	ldr	r0, [pc, #428]	; (8001c04 <StarLPTask+0x650>)
 8001a58:	f01f f996 	bl	8020d88 <siprintf>
			sprintf(pressstr, "%d.%d", pressure, pressfrac);
 8001a5c:	4b6a      	ldr	r3, [pc, #424]	; (8001c08 <StarLPTask+0x654>)
 8001a5e:	4a6b      	ldr	r2, [pc, #428]	; (8001c0c <StarLPTask+0x658>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	6812      	ldr	r2, [r2, #0]
 8001a64:	4966      	ldr	r1, [pc, #408]	; (8001c00 <StarLPTask+0x64c>)
 8001a66:	486a      	ldr	r0, [pc, #424]	; (8001c10 <StarLPTask+0x65c>)
 8001a68:	f01f f98e 	bl	8020d88 <siprintf>
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 8001a6c:	4b69      	ldr	r3, [pc, #420]	; (8001c14 <StarLPTask+0x660>)
			sprintf(statstr,
 8001a6e:	4a6a      	ldr	r2, [pc, #424]	; (8001c18 <StarLPTask+0x664>)
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 8001a70:	f9b3 3000 	ldrsh.w	r3, [r3]
			sprintf(statstr,
 8001a74:	6811      	ldr	r1, [r2, #0]
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 8001a76:	2b00      	cmp	r3, #0
			sprintf(statstr,
 8001a78:	4e5a      	ldr	r6, [pc, #360]	; (8001be4 <StarLPTask+0x630>)
 8001a7a:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 8001a7e:	f3c1 010b 	ubfx	r1, r1, #0, #12
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 8001a82:	bfb8      	it	lt
 8001a84:	425b      	neglt	r3, r3
			sprintf(statstr,
 8001a86:	8836      	ldrh	r6, [r6, #0]
 8001a88:	f8d8 007c 	ldr.w	r0, [r8, #124]	; 0x7c
 8001a8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a90:	9603      	str	r6, [sp, #12]
 8001a92:	9000      	str	r0, [sp, #0]
 8001a94:	4861      	ldr	r0, [pc, #388]	; (8001c1c <StarLPTask+0x668>)
 8001a96:	e9cd 3101 	strd	r3, r1, [sp, #4]
 8001a9a:	4b4a      	ldr	r3, [pc, #296]	; (8001bc4 <StarLPTask+0x610>)
 8001a9c:	4960      	ldr	r1, [pc, #384]	; (8001c20 <StarLPTask+0x66c>)
 8001a9e:	f01f f973 	bl	8020d88 <siprintf>
			if (gpslocked) {
 8001aa2:	4b60      	ldr	r3, [pc, #384]	; (8001c24 <StarLPTask+0x670>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d049      	beq.n	8001b3e <StarLPTask+0x58a>
				sprintf(gpsstr, "\"Locked: %d Sats<br>Lon: %d<br>Lat: %d\"", statuspkt.NavPvt.numSV,
 8001aaa:	f898 201b 	ldrb.w	r2, [r8, #27]
 8001aae:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8001ab2:	f8d8 0020 	ldr.w	r0, [r8, #32]
 8001ab6:	495c      	ldr	r1, [pc, #368]	; (8001c28 <StarLPTask+0x674>)
 8001ab8:	9000      	str	r0, [sp, #0]
 8001aba:	485c      	ldr	r0, [pc, #368]	; (8001c2c <StarLPTask+0x678>)
 8001abc:	f01f f964 	bl	8020d88 <siprintf>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	6828      	ldr	r0, [r5, #0]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	f00f fda8 	bl	801161c <xQueueGenericSend>
 8001acc:	2801      	cmp	r0, #1
 8001ace:	d002      	beq.n	8001ad6 <StarLPTask+0x522>
				printf("semaphore 1b release failed\n");
 8001ad0:	4857      	ldr	r0, [pc, #348]	; (8001c30 <StarLPTask+0x67c>)
 8001ad2:	f01f f889 	bl	8020be8 <puts>
			onesectimer++;
 8001ad6:	9b06      	ldr	r3, [sp, #24]
				printf("sem wait 1c\n");
 8001ad8:	4e56      	ldr	r6, [pc, #344]	; (8001c34 <StarLPTask+0x680>)
			onesectimer++;
 8001ada:	3301      	adds	r3, #1
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	9306      	str	r3, [sp, #24]
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 8001ae0:	e001      	b.n	8001ae6 <StarLPTask+0x532>
				printf("sem wait 1c\n");
 8001ae2:	f01f f881 	bl	8020be8 <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 8001ae6:	2119      	movs	r1, #25
 8001ae8:	6828      	ldr	r0, [r5, #0]
 8001aea:	f010 f81d 	bl	8011b28 <xQueueSemaphoreTake>
 8001aee:	2801      	cmp	r0, #1
				printf("sem wait 1c\n");
 8001af0:	4630      	mov	r0, r6
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 8001af2:	d1f6      	bne.n	8001ae2 <StarLPTask+0x52e>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8001af4:	2300      	movs	r3, #0
 8001af6:	6828      	ldr	r0, [r5, #0]
 8001af8:	461a      	mov	r2, r3
 8001afa:	4619      	mov	r1, r3
 8001afc:	f00f fd8e 	bl	801161c <xQueueGenericSend>
 8001b00:	2801      	cmp	r0, #1
 8001b02:	f43f ae28 	beq.w	8001756 <StarLPTask+0x1a2>
				printf("semaphore 1c release failed\n");
 8001b06:	484c      	ldr	r0, [pc, #304]	; (8001c38 <StarLPTask+0x684>)
 8001b08:	f01f f86e 	bl	8020be8 <puts>
 8001b0c:	e623      	b.n	8001756 <StarLPTask+0x1a2>
				printf("GPS serial comms problem?\n");
 8001b0e:	484b      	ldr	r0, [pc, #300]	; (8001c3c <StarLPTask+0x688>)
 8001b10:	f01f f86a 	bl	8020be8 <puts>
 8001b14:	e64c      	b.n	80017b0 <StarLPTask+0x1fc>
				if (n == 0) {		// no triggers in last 100mS
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	f47f af70 	bne.w	80019fc <StarLPTask+0x448>
					if (trigthresh > MINTRIGTHRES)	// dont permit trigthresh < minimum
 8001b1c:	4931      	ldr	r1, [pc, #196]	; (8001be4 <StarLPTask+0x630>)
 8001b1e:	880b      	ldrh	r3, [r1, #0]
 8001b20:	2b03      	cmp	r3, #3
 8001b22:	f67f af6b 	bls.w	80019fc <StarLPTask+0x448>
						trigthresh--;
 8001b26:	3b01      	subs	r3, #1
 8001b28:	800b      	strh	r3, [r1, #0]
 8001b2a:	e767      	b.n	80019fc <StarLPTask+0x448>
				if (getpressure115() != HAL_OK) {
 8001b2c:	f001 fc94 	bl	8003458 <getpressure115>
 8001b30:	2800      	cmp	r0, #0
 8001b32:	f43f ae48 	beq.w	80017c6 <StarLPTask+0x212>
					printf("MPL115A2 error\n\r");
 8001b36:	4842      	ldr	r0, [pc, #264]	; (8001c40 <StarLPTask+0x68c>)
 8001b38:	f01e ffce 	bl	8020ad8 <iprintf>
 8001b3c:	e643      	b.n	80017c6 <StarLPTask+0x212>
				strcpy(gpsstr, "\"<font color=red>**Lost GPS**<\/font>\"");
 8001b3e:	4e41      	ldr	r6, [pc, #260]	; (8001c44 <StarLPTask+0x690>)
 8001b40:	4f3a      	ldr	r7, [pc, #232]	; (8001c2c <StarLPTask+0x678>)
 8001b42:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001b44:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8001b46:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001b48:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8001b4a:	e896 0003 	ldmia.w	r6, {r0, r1}
 8001b4e:	6038      	str	r0, [r7, #0]
 8001b50:	80b9      	strh	r1, [r7, #4]
 8001b52:	e7b5      	b.n	8001ac0 <StarLPTask+0x50c>
					gainchanged = bumppga(-1);
 8001b54:	f04f 30ff 	mov.w	r0, #4294967295
 8001b58:	f001 fc3a 	bl	80033d0 <bumppga>
 8001b5c:	b203      	sxth	r3, r0
 8001b5e:	9307      	str	r3, [sp, #28]
				prevtrigs = trigs;
 8001b60:	f8d9 3000 	ldr.w	r3, [r9]
 8001b64:	4a38      	ldr	r2, [pc, #224]	; (8001c48 <StarLPTask+0x694>)
 8001b66:	6013      	str	r3, [r2, #0]
				if (gainchanged > 0) {	// increased gain
 8001b68:	9b07      	ldr	r3, [sp, #28]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f77f ae17 	ble.w	800179e <StarLPTask+0x1ea>
					if (trigthresh < (4095 - 10))
 8001b70:	491c      	ldr	r1, [pc, #112]	; (8001be4 <StarLPTask+0x630>)
 8001b72:	f640 72f4 	movw	r2, #4084	; 0xff4
 8001b76:	880b      	ldrh	r3, [r1, #0]
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	f63f ae10 	bhi.w	800179e <StarLPTask+0x1ea>
						trigthresh += 5;
 8001b7e:	3305      	adds	r3, #5
 8001b80:	800b      	strh	r3, [r1, #0]
 8001b82:	e60c      	b.n	800179e <StarLPTask+0x1ea>
				if (getpressure3115() != HAL_OK) {
 8001b84:	f001 fdfa 	bl	800377c <getpressure3115>
 8001b88:	2800      	cmp	r0, #0
 8001b8a:	f43f ae1c 	beq.w	80017c6 <StarLPTask+0x212>
					printf("MPL3115A2 error\n\r");
 8001b8e:	482f      	ldr	r0, [pc, #188]	; (8001c4c <StarLPTask+0x698>)
 8001b90:	f01e ffa2 	bl	8020ad8 <iprintf>
 8001b94:	e617      	b.n	80017c6 <StarLPTask+0x212>
					gainchanged = bumppga(-1);	// decrease gain
 8001b96:	f04f 30ff 	mov.w	r0, #4294967295
 8001b9a:	f001 fc19 	bl	80033d0 <bumppga>
				jabtrigcnt = statuspkt.trigcount;
 8001b9e:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
					gainchanged = bumppga(-1);	// decrease gain
 8001ba2:	b202      	sxth	r2, r0
 8001ba4:	9207      	str	r2, [sp, #28]
				jabtrigcnt = statuspkt.trigcount;
 8001ba6:	4a0c      	ldr	r2, [pc, #48]	; (8001bd8 <StarLPTask+0x624>)
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	e599      	b.n	80016e0 <StarLPTask+0x12c>
						gainchanged = bumppga(1);
 8001bac:	2001      	movs	r0, #1
 8001bae:	f001 fc0f 	bl	80033d0 <bumppga>
				if (trigsin10sec > MAXTRIGS10S)
 8001bb2:	4b27      	ldr	r3, [pc, #156]	; (8001c50 <StarLPTask+0x69c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2b0a      	cmp	r3, #10
 8001bb8:	d8cc      	bhi.n	8001b54 <StarLPTask+0x5a0>
						gainchanged = bumppga(1);
 8001bba:	b203      	sxth	r3, r0
 8001bbc:	9307      	str	r3, [sp, #28]
 8001bbe:	e7cf      	b.n	8001b60 <StarLPTask+0x5ac>
 8001bc0:	2002b370 	.word	0x2002b370
 8001bc4:	20000210 	.word	0x20000210
 8001bc8:	08024fc0 	.word	0x08024fc0
 8001bcc:	200006b4 	.word	0x200006b4
 8001bd0:	08024fdc 	.word	0x08024fdc
 8001bd4:	20000008 	.word	0x20000008
 8001bd8:	20001624 	.word	0x20001624
 8001bdc:	20000704 	.word	0x20000704
 8001be0:	2000162c 	.word	0x2000162c
 8001be4:	20000002 	.word	0x20000002
 8001be8:	40020c00 	.word	0x40020c00
 8001bec:	08025018 	.word	0x08025018
 8001bf0:	08025024 	.word	0x08025024
 8001bf4:	2000004c 	.word	0x2000004c
 8001bf8:	2002b3d8 	.word	0x2002b3d8
 8001bfc:	2002b3dc 	.word	0x2002b3dc
 8001c00:	0802502c 	.word	0x0802502c
 8001c04:	20000204 	.word	0x20000204
 8001c08:	2002b3e4 	.word	0x2002b3e4
 8001c0c:	2002b3e0 	.word	0x2002b3e0
 8001c10:	2000006c 	.word	0x2000006c
 8001c14:	20000700 	.word	0x20000700
 8001c18:	200006ac 	.word	0x200006ac
 8001c1c:	200000fc 	.word	0x200000fc
 8001c20:	08025034 	.word	0x08025034
 8001c24:	20001695 	.word	0x20001695
 8001c28:	080250dc 	.word	0x080250dc
 8001c2c:	2000000c 	.word	0x2000000c
 8001c30:	0802512c 	.word	0x0802512c
 8001c34:	08025148 	.word	0x08025148
 8001c38:	08025154 	.word	0x08025154
 8001c3c:	08025170 	.word	0x08025170
 8001c40:	0802518c 	.word	0x0802518c
 8001c44:	08025104 	.word	0x08025104
 8001c48:	20001638 	.word	0x20001638
 8001c4c:	080251a0 	.word	0x080251a0
 8001c50:	20001648 	.word	0x20001648

08001c54 <_write>:
	if (file == 1) {
 8001c54:	2801      	cmp	r0, #1
int _write(int file, char *ptr, int len) {
 8001c56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c58:	460c      	mov	r4, r1
 8001c5a:	4617      	mov	r7, r2
	if (file == 1) {
 8001c5c:	d00e      	beq.n	8001c7c <_write+0x28>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001c5e:	2a00      	cmp	r2, #0
 8001c60:	dd0a      	ble.n	8001c78 <_write+0x24>
 8001c62:	188e      	adds	r6, r1, r2
			HAL_UART_Transmit(&huart5, (uint8_t*) *ptr++, 1, 10);
 8001c64:	4d0b      	ldr	r5, [pc, #44]	; (8001c94 <_write+0x40>)
 8001c66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c6a:	230a      	movs	r3, #10
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	4628      	mov	r0, r5
 8001c70:	f00d f85e 	bl	800ed30 <HAL_UART_Transmit>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001c74:	42b4      	cmp	r4, r6
 8001c76:	d1f6      	bne.n	8001c66 <_write+0x12>
}
 8001c78:	4638      	mov	r0, r7
 8001c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001c7c:	2a00      	cmp	r2, #0
 8001c7e:	ddfb      	ble.n	8001c78 <_write+0x24>
 8001c80:	188d      	adds	r5, r1, r2
			__io_putchar(*ptr++);
 8001c82:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001c86:	f001 f8d3 	bl	8002e30 <__io_putchar>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001c8a:	42ac      	cmp	r4, r5
 8001c8c:	d1f9      	bne.n	8001c82 <_write+0x2e>
}
 8001c8e:	4638      	mov	r0, r7
 8001c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c92:	bf00      	nop
 8001c94:	2002ad54 	.word	0x2002ad54

08001c98 <rebootme>:
void rebootme() {
 8001c98:	b508      	push	{r3, lr}
		osDelay(2000);
 8001c9a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001c9e:	f00f f9a7 	bl	8010ff0 <osDelay>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001ca2:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001ca6:	4905      	ldr	r1, [pc, #20]	; (8001cbc <rebootme+0x24>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001ca8:	4b05      	ldr	r3, [pc, #20]	; (8001cc0 <rebootme+0x28>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001caa:	68ca      	ldr	r2, [r1, #12]
 8001cac:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	60cb      	str	r3, [r1, #12]
 8001cb4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <rebootme+0x20>
 8001cbc:	e000ed00 	.word	0xe000ed00
 8001cc0:	05fa0004 	.word	0x05fa0004

08001cc4 <netif_link_callbk_fn>:
	if (netif->flags & NETIF_FLAG_LINK_UP) {
 8001cc4:	f890 1035 	ldrb.w	r1, [r0, #53]	; 0x35
 8001cc8:	074a      	lsls	r2, r1, #29
 8001cca:	d409      	bmi.n	8001ce0 <netif_link_callbk_fn+0x1c>
void netif_link_callbk_fn(struct netif *netif) {
 8001ccc:	b510      	push	{r4, lr}
 8001cce:	4604      	mov	r4, r0
		printf("netif_link DOWN, flags=0x%02x\n", netif->flags);
 8001cd0:	4807      	ldr	r0, [pc, #28]	; (8001cf0 <netif_link_callbk_fn+0x2c>)
 8001cd2:	f01e ff01 	bl	8020ad8 <iprintf>
		if (!(netif_is_link_up(netif))) {
 8001cd6:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001cda:	075b      	lsls	r3, r3, #29
 8001cdc:	d503      	bpl.n	8001ce6 <netif_link_callbk_fn+0x22>
}
 8001cde:	bd10      	pop	{r4, pc}
		printf("netif_link UP, flags=0x%02x\n", netif->flags);
 8001ce0:	4804      	ldr	r0, [pc, #16]	; (8001cf4 <netif_link_callbk_fn+0x30>)
 8001ce2:	f01e bef9 	b.w	8020ad8 <iprintf>
			printf("LAN interface appears disconnected, rebooting...\n");
 8001ce6:	4804      	ldr	r0, [pc, #16]	; (8001cf8 <netif_link_callbk_fn+0x34>)
 8001ce8:	f01e ff7e 	bl	8020be8 <puts>
			rebootme();
 8001cec:	f7ff ffd4 	bl	8001c98 <rebootme>
 8001cf0:	0802542c 	.word	0x0802542c
 8001cf4:	0802540c 	.word	0x0802540c
 8001cf8:	0802544c 	.word	0x0802544c

08001cfc <HAL_DAC_ConvCpltCallbackCh1>:
	HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_1);
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	f004 ba9d 	b.w	800623c <HAL_DAC_Stop_DMA>
 8001d02:	bf00      	nop

08001d04 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) { // every second 1 pps (on external signal)
 8001d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (htim->Instance == TIM2) {
 8001d06:	6803      	ldr	r3, [r0, #0]
 8001d08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d0c:	d008      	beq.n	8001d20 <HAL_TIM_IC_CaptureCallback+0x1c>
	} else if (htim->Instance == TIM4) {
 8001d0e:	4a18      	ldr	r2, [pc, #96]	; (8001d70 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d000      	beq.n	8001d16 <HAL_TIM_IC_CaptureCallback+0x12>
}
 8001d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("Timer4 callback\n");
 8001d16:	4817      	ldr	r0, [pc, #92]	; (8001d74 <HAL_TIM_IC_CaptureCallback+0x70>)
}
 8001d18:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		printf("Timer4 callback\n");
 8001d1c:	f01e bf64 	b.w	8020be8 <puts>
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8001d20:	4c15      	ldr	r4, [pc, #84]	; (8001d78 <HAL_TIM_IC_CaptureCallback+0x74>)
		HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8001d22:	f44f 6100 	mov.w	r1, #2048	; 0x800
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8001d26:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <HAL_TIM_IC_CaptureCallback+0x78>)
 8001d28:	7ba2      	ldrb	r2, [r4, #14]
 8001d2a:	4d15      	ldr	r5, [pc, #84]	; (8001d80 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8001d2c:	3201      	adds	r2, #1
		HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8001d2e:	4815      	ldr	r0, [pc, #84]	; (8001d84 <HAL_TIM_IC_CaptureCallback+0x80>)
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8001d30:	fba3 6302 	umull	r6, r3, r3, r2
		diff = lastcap;
 8001d34:	4e14      	ldr	r6, [pc, #80]	; (8001d88 <HAL_TIM_IC_CaptureCallback+0x84>)
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8001d36:	095b      	lsrs	r3, r3, #5
 8001d38:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8001d3c:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
 8001d40:	702b      	strb	r3, [r5, #0]
		HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8001d42:	f006 fdc7 	bl	80088d4 <HAL_GPIO_TogglePin>
 8001d46:	4d11      	ldr	r5, [pc, #68]	; (8001d8c <HAL_TIM_IC_CaptureCallback+0x88>)
	uint32_t sum = 0;
 8001d48:	2100      	movs	r1, #0
		diff = lastcap;
 8001d4a:	6837      	ldr	r7, [r6, #0]
 8001d4c:	462b      	mov	r3, r5
 8001d4e:	f105 003c 	add.w	r0, r5, #60	; 0x3c
		data[i] = data[i + 1];		// old data is low index
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	f843 2b04 	str.w	r2, [r3], #4
	for (i = 0; i < 15; i++) {
 8001d58:	4283      	cmp	r3, r0
		sum += data[i];
 8001d5a:	4411      	add	r1, r2
	for (i = 0; i < 15; i++) {
 8001d5c:	d1f9      	bne.n	8001d52 <HAL_TIM_IC_CaptureCallback+0x4e>
	sum += new;
 8001d5e:	4439      	add	r1, r7
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8001d60:	4b0b      	ldr	r3, [pc, #44]	; (8001d90 <HAL_TIM_IC_CaptureCallback+0x8c>)
	data[15] = new;		// new data at the end
 8001d62:	63ef      	str	r7, [r5, #60]	; 0x3c
	return (sum >> 4);
 8001d64:	0909      	lsrs	r1, r1, #4
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8001d66:	681b      	ldr	r3, [r3, #0]
		statuspkt.clktrim = movavg(diff);
 8001d68:	65a1      	str	r1, [r4, #88]	; 0x58
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8001d6a:	6033      	str	r3, [r6, #0]
}
 8001d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40000800 	.word	0x40000800
 8001d74:	08024ef4 	.word	0x08024ef4
 8001d78:	2002a77c 	.word	0x2002a77c
 8001d7c:	88888889 	.word	0x88888889
 8001d80:	20000708 	.word	0x20000708
 8001d84:	40020c00 	.word	0x40020c00
 8001d88:	20001628 	.word	0x20001628
 8001d8c:	200015e4 	.word	0x200015e4
 8001d90:	2002a828 	.word	0x2002a828

08001d94 <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE BEGIN Callback 0 */
	static int counter = 0;

#ifdef configGENERATE_RUN_TIME_STATS

	if (htim->Instance == TIM14) {				// TIM14 used for RTOS profiling
 8001d94:	6803      	ldr	r3, [r0, #0]
 8001d96:	4a25      	ldr	r2, [pc, #148]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d011      	beq.n	8001dc0 <HAL_TIM_PeriodElapsedCallback+0x2c>
		rtos_debug_timer++;
		return;
	}
#endif

	if (htim->Instance == TIM5) {// TIM5 interrupt is used as hook to run ADC_Conv_complete() at a lower IRQ  priority than dmacomplete
 8001d9c:	4a24      	ldr	r2, [pc, #144]	; (8001e30 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d02e      	beq.n	8001e00 <HAL_TIM_PeriodElapsedCallback+0x6c>
//		printf("T5\n");
		ADC_Conv_complete();			// It is a one-shot
		return;
	}

	if (htim->Instance == TIM2) {
 8001da2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001da6:	d02d      	beq.n	8001e04 <HAL_TIM_PeriodElapsedCallback+0x70>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
		return;
	}
	if (htim->Instance == TIM3) {
 8001da8:	4a22      	ldr	r2, [pc, #136]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d00d      	beq.n	8001dca <HAL_TIM_PeriodElapsedCallback+0x36>
		printf("T3 PeriodElapsedCallback\n");
		return;
	}

	if (htim->Instance == TIM6) { // 1 second (internally timed, not compensated by GPS)
 8001dae:	4a22      	ldr	r2, [pc, #136]	; (8001e38 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d00d      	beq.n	8001dd0 <HAL_TIM_PeriodElapsedCallback+0x3c>
		}
		return;
	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM12) {
 8001db4:	4a21      	ldr	r2, [pc, #132]	; (8001e3c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d02b      	beq.n	8001e12 <HAL_TIM_PeriodElapsedCallback+0x7e>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */
	else {
		printf("Unknown Timer Period Elapsed callback\n");
 8001dba:	4821      	ldr	r0, [pc, #132]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001dbc:	f01e bf14 	b.w	8020be8 <puts>
		rtos_debug_timer++;
 8001dc0:	4a20      	ldr	r2, [pc, #128]	; (8001e44 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001dc2:	6813      	ldr	r3, [r2, #0]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	6013      	str	r3, [r2, #0]
 8001dc8:	4770      	bx	lr
		printf("T3 PeriodElapsedCallback\n");
 8001dca:	481f      	ldr	r0, [pc, #124]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001dcc:	f01e bf0c 	b.w	8020be8 <puts>
{
 8001dd0:	b510      	push	{r4, lr}
		t1sec++;
 8001dd2:	491e      	ldr	r1, [pc, #120]	; (8001e4c <HAL_TIM_PeriodElapsedCallback+0xb8>)
		statuspkt.sysuptime++;
 8001dd4:	4c1e      	ldr	r4, [pc, #120]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0xbc>)
		t1sec++;
 8001dd6:	680a      	ldr	r2, [r1, #0]
		statuspkt.sysuptime++;
 8001dd8:	6e63      	ldr	r3, [r4, #100]	; 0x64
		if (netup)
 8001dda:	481e      	ldr	r0, [pc, #120]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0xc0>)
		t1sec++;
 8001ddc:	3201      	adds	r2, #1
		statuspkt.sysuptime++;
 8001dde:	3301      	adds	r3, #1
		if (netup)
 8001de0:	7800      	ldrb	r0, [r0, #0]
		t1sec++;
 8001de2:	600a      	str	r2, [r1, #0]
		statuspkt.sysuptime++;
 8001de4:	6663      	str	r3, [r4, #100]	; 0x64
		if (netup)
 8001de6:	b110      	cbz	r0, 8001dee <HAL_TIM_PeriodElapsedCallback+0x5a>
			statuspkt.netuptime++;
 8001de8:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8001dea:	3301      	adds	r3, #1
 8001dec:	66a3      	str	r3, [r4, #104]	; 0x68
		if (gpslocked) {
 8001dee:	4b1a      	ldr	r3, [pc, #104]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	b983      	cbnz	r3, 8001e16 <HAL_TIM_PeriodElapsedCallback+0x82>
			epochvalid = 0;
 8001df4:	4a19      	ldr	r2, [pc, #100]	; (8001e5c <HAL_TIM_PeriodElapsedCallback+0xc8>)
			statuspkt.gpsuptime = 0;	// gps uptime is zero
 8001df6:	66e3      	str	r3, [r4, #108]	; 0x6c
			epochvalid = 0;
 8001df8:	7013      	strb	r3, [r2, #0]
			statuspkt.epochsecs = 0;	// make epoch time obviously wrong
 8001dfa:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
	}
  /* USER CODE END Callback 1 */
}
 8001dfe:	bd10      	pop	{r4, pc}
		ADC_Conv_complete();			// It is a one-shot
 8001e00:	f7fe bd3c 	b.w	800087c <ADC_Conv_complete>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
 8001e04:	4a12      	ldr	r2, [pc, #72]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001e06:	4b16      	ldr	r3, [pc, #88]	; (8001e60 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001e08:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001e0a:	6819      	ldr	r1, [r3, #0]
 8001e0c:	4815      	ldr	r0, [pc, #84]	; (8001e64 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001e0e:	f01e be63 	b.w	8020ad8 <iprintf>
    HAL_IncTick();
 8001e12:	f003 bbc5 	b.w	80055a0 <HAL_IncTick>
			statuspkt.gpsuptime++;
 8001e16:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8001e18:	3301      	adds	r3, #1
 8001e1a:	66e3      	str	r3, [r4, #108]	; 0x6c
				statuspkt.epochsecs = calcepoch32();
 8001e1c:	f001 f826 	bl	8002e6c <calcepoch32>
				epochvalid = 1;
 8001e20:	4b0e      	ldr	r3, [pc, #56]	; (8001e5c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001e22:	2201      	movs	r2, #1
				statuspkt.epochsecs = calcepoch32();
 8001e24:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
				epochvalid = 1;
 8001e28:	701a      	strb	r2, [r3, #0]
}
 8001e2a:	bd10      	pop	{r4, pc}
 8001e2c:	40002000 	.word	0x40002000
 8001e30:	40000c00 	.word	0x40000c00
 8001e34:	40000400 	.word	0x40000400
 8001e38:	40001000 	.word	0x40001000
 8001e3c:	40001800 	.word	0x40001800
 8001e40:	08024f44 	.word	0x08024f44
 8001e44:	2000163c 	.word	0x2000163c
 8001e48:	08024f28 	.word	0x08024f28
 8001e4c:	20001640 	.word	0x20001640
 8001e50:	2002a77c 	.word	0x2002a77c
 8001e54:	20000702 	.word	0x20000702
 8001e58:	20001695 	.word	0x20001695
 8001e5c:	20001694 	.word	0x20001694
 8001e60:	2002a828 	.word	0x2002a828
 8001e64:	08024f04 	.word	0x08024f04

08001e68 <Error_Handler>:
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
		printf("HAL error (main.c 2343)\n");
 8001e68:	4c02      	ldr	r4, [pc, #8]	; (8001e74 <Error_Handler+0xc>)
{
 8001e6a:	b508      	push	{r3, lr}
		printf("HAL error (main.c 2343)\n");
 8001e6c:	4620      	mov	r0, r4
 8001e6e:	f01e febb 	bl	8020be8 <puts>
 8001e72:	e7fb      	b.n	8001e6c <Error_Handler+0x4>
 8001e74:	08024edc 	.word	0x08024edc

08001e78 <SystemClock_Config>:
{
 8001e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e7a:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e7c:	2234      	movs	r2, #52	; 0x34
 8001e7e:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e80:	f44f 3680 	mov.w	r6, #65536	; 0x10000
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e84:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e86:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e88:	f01d fea5 	bl	801fbd6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e8c:	2300      	movs	r3, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e8e:	2290      	movs	r2, #144	; 0x90
 8001e90:	a814      	add	r0, sp, #80	; 0x50
 8001e92:	4619      	mov	r1, r3
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e94:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001e96:	2709      	movs	r7, #9
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001e98:	2501      	movs	r5, #1
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e9a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001e9e:	e9cd 3304 	strd	r3, r3, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ea2:	f01d fe98 	bl	801fbd6 <memset>
  HAL_PWR_EnableBkUpAccess();
 8001ea6:	f007 ffd7 	bl	8009e58 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eaa:	4a2c      	ldr	r2, [pc, #176]	; (8001f5c <SystemClock_Config+0xe4>)
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eac:	4b2c      	ldr	r3, [pc, #176]	; (8001f60 <SystemClock_Config+0xe8>)
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001eae:	a807      	add	r0, sp, #28
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eb0:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001eb2:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001eb6:	6411      	str	r1, [r2, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001eb8:	2104      	movs	r1, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eba:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001ebc:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8001ec0:	9200      	str	r2, [sp, #0]
 8001ec2:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001eca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001ecc:	22d8      	movs	r2, #216	; 0xd8
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ece:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ed0:	9608      	str	r6, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ed2:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ed6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001eda:	9707      	str	r7, [sp, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001edc:	950c      	str	r5, [sp, #48]	; 0x30
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ede:	9301      	str	r3, [sp, #4]
 8001ee0:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001ee2:	2306      	movs	r3, #6
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ee4:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ee6:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001ee8:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001eea:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001eec:	e9cd 610e 	strd	r6, r1, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ef0:	f007 fff6 	bl	8009ee0 <HAL_RCC_OscConfig>
 8001ef4:	bb78      	cbnz	r0, 8001f56 <SystemClock_Config+0xde>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001ef6:	f007 ffb7 	bl	8009e68 <HAL_PWREx_EnableOverDrive>
 8001efa:	4603      	mov	r3, r0
 8001efc:	bb58      	cbnz	r0, 8001f56 <SystemClock_Config+0xde>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001efe:	210f      	movs	r1, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f00:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f04:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f0a:	9102      	str	r1, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001f0c:	a802      	add	r0, sp, #8
 8001f0e:	2107      	movs	r1, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f10:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f12:	e9cd 2305 	strd	r2, r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001f16:	f008 fabb 	bl	800a490 <HAL_RCC_ClockConfig>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	b9d8      	cbnz	r0, 8001f56 <SystemClock_Config+0xde>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 8001f1e:	4f11      	ldr	r7, [pc, #68]	; (8001f64 <SystemClock_Config+0xec>)
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001f20:	26c0      	movs	r6, #192	; 0xc0
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8001f22:	2103      	movs	r1, #3
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8001f24:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f28:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8001f2a:	951e      	str	r5, [sp, #120]	; 0x78
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001f2c:	931f      	str	r3, [sp, #124]	; 0x7c
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001f2e:	9330      	str	r3, [sp, #192]	; 0xc0
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 8001f30:	9714      	str	r7, [sp, #80]	; 0x50
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001f32:	9619      	str	r6, [sp, #100]	; 0x64
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8001f34:	911c      	str	r1, [sp, #112]	; 0x70
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8001f36:	9233      	str	r2, [sp, #204]	; 0xcc
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001f38:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001f3c:	e9cd 3326 	strd	r3, r3, [sp, #152]	; 0x98
  PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8001f40:	e9cd 3328 	strd	r3, r3, [sp, #160]	; 0xa0
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8001f44:	e9cd 332a 	strd	r3, r3, [sp, #168]	; 0xa8
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001f48:	e9cd 332d 	strd	r3, r3, [sp, #180]	; 0xb4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f4c:	f008 fc08 	bl	800a760 <HAL_RCCEx_PeriphCLKConfig>
 8001f50:	b908      	cbnz	r0, 8001f56 <SystemClock_Config+0xde>
}
 8001f52:	b039      	add	sp, #228	; 0xe4
 8001f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Error_Handler();
 8001f56:	f7ff ff87 	bl	8001e68 <Error_Handler>
 8001f5a:	bf00      	nop
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	40007000 	.word	0x40007000
 8001f64:	0022df80 	.word	0x0022df80

08001f68 <main>:
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b0dc      	sub	sp, #368	; 0x170
 8001f6c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001f70:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001f74:	4bb5      	ldr	r3, [pc, #724]	; (800224c <main+0x2e4>)
 8001f76:	2400      	movs	r4, #0
 8001f78:	f8c3 4250 	str.w	r4, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001f7c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001f80:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001f84:	695a      	ldr	r2, [r3, #20]
 8001f86:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001f8a:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f8c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001f90:	f3bf 8f6f 	isb	sy
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f94:	4dae      	ldr	r5, [pc, #696]	; (8002250 <main+0x2e8>)
  HAL_Init();
 8001f96:	f003 faf1 	bl	800557c <HAL_Init>
  SystemClock_Config();
 8001f9a:	f7ff ff6d 	bl	8001e78 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9e:	9455      	str	r4, [sp, #340]	; 0x154
 8001fa0:	9456      	str	r4, [sp, #344]	; 0x158
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8001fa2:	f44f 7100 	mov.w	r1, #512	; 0x200
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa6:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8001fa8:	4622      	mov	r2, r4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001faa:	9458      	str	r4, [sp, #352]	; 0x160
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fac:	2601      	movs	r6, #1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fae:	9459      	str	r4, [sp, #356]	; 0x164
  GPIO_InitStruct.Pin = probe1_Pin;
 8001fb0:	4689      	mov	r9, r1
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fb2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fb4:	f04f 0802 	mov.w	r8, #2
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8001fb8:	48a6      	ldr	r0, [pc, #664]	; (8002254 <main+0x2ec>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fba:	2703      	movs	r7, #3
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fbc:	f043 0310 	orr.w	r3, r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fc0:	f8df a2b8 	ldr.w	sl, [pc, #696]	; 800227c <main+0x314>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fc4:	632b      	str	r3, [r5, #48]	; 0x30
 8001fc6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001fc8:	f003 0310 	and.w	r3, r3, #16
 8001fcc:	9303      	str	r3, [sp, #12]
 8001fce:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fd0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001fd2:	f043 0304 	orr.w	r3, r3, #4
 8001fd6:	632b      	str	r3, [r5, #48]	; 0x30
 8001fd8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001fda:	f003 0304 	and.w	r3, r3, #4
 8001fde:	9304      	str	r3, [sp, #16]
 8001fe0:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001fe2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001fe4:	f043 0320 	orr.w	r3, r3, #32
 8001fe8:	632b      	str	r3, [r5, #48]	; 0x30
 8001fea:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001fec:	f003 0320 	and.w	r3, r3, #32
 8001ff0:	9305      	str	r3, [sp, #20]
 8001ff2:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ff4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001ff6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ffa:	632b      	str	r3, [r5, #48]	; 0x30
 8001ffc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002002:	9306      	str	r3, [sp, #24]
 8002004:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002006:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002008:	f043 0301 	orr.w	r3, r3, #1
 800200c:	632b      	str	r3, [r5, #48]	; 0x30
 800200e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002010:	f003 0301 	and.w	r3, r3, #1
 8002014:	9307      	str	r3, [sp, #28]
 8002016:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002018:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800201a:	f043 0302 	orr.w	r3, r3, #2
 800201e:	632b      	str	r3, [r5, #48]	; 0x30
 8002020:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	9308      	str	r3, [sp, #32]
 8002028:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800202a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800202c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002030:	632b      	str	r3, [r5, #48]	; 0x30
 8002032:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002034:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002038:	9309      	str	r3, [sp, #36]	; 0x24
 800203a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800203c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800203e:	f043 0308 	orr.w	r3, r3, #8
 8002042:	632b      	str	r3, [r5, #48]	; 0x30
 8002044:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002046:	f003 0308 	and.w	r3, r3, #8
 800204a:	930a      	str	r3, [sp, #40]	; 0x28
 800204c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 800204e:	f006 fc27 	bl	80088a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002052:	4622      	mov	r2, r4
 8002054:	f644 0181 	movw	r1, #18561	; 0x4881
 8002058:	487f      	ldr	r0, [pc, #508]	; (8002258 <main+0x2f0>)
 800205a:	f006 fc21 	bl	80088a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|XBEE_RST_Pin
 800205e:	4622      	mov	r2, r4
 8002060:	f24d 4101 	movw	r1, #54273	; 0xd401
 8002064:	487d      	ldr	r0, [pc, #500]	; (800225c <main+0x2f4>)
 8002066:	f006 fc1b 	bl	80088a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 800206a:	4632      	mov	r2, r6
 800206c:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8002070:	487b      	ldr	r0, [pc, #492]	; (8002260 <main+0x2f8>)
 8002072:	f006 fc15 	bl	80088a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002076:	4622      	mov	r2, r4
 8002078:	2144      	movs	r1, #68	; 0x44
 800207a:	487a      	ldr	r0, [pc, #488]	; (8002264 <main+0x2fc>)
 800207c:	f006 fc10 	bl	80088a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(probe2_GPIO_Port, probe2_Pin, GPIO_PIN_RESET);
 8002080:	4622      	mov	r2, r4
 8002082:	4641      	mov	r1, r8
 8002084:	4876      	ldr	r0, [pc, #472]	; (8002260 <main+0x2f8>)
 8002086:	f006 fc0b 	bl	80088a0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
 800208a:	f642 138a 	movw	r3, #10634	; 0x298a
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800208e:	a955      	add	r1, sp, #340	; 0x154
 8002090:	4872      	ldr	r0, [pc, #456]	; (800225c <main+0x2f4>)
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
 8002092:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002094:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002096:	9756      	str	r7, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002098:	f006 f952 	bl	8008340 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800209c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80020a0:	a955      	add	r1, sp, #340	; 0x154
 80020a2:	4871      	ldr	r0, [pc, #452]	; (8002268 <main+0x300>)
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80020a4:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020a8:	f8cd a158 	str.w	sl, [sp, #344]	; 0x158
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80020ac:	f006 f948 	bl	8008340 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80020b0:	f643 433c 	movw	r3, #15420	; 0x3c3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020b4:	a955      	add	r1, sp, #340	; 0x154
 80020b6:	4867      	ldr	r0, [pc, #412]	; (8002254 <main+0x2ec>)
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80020b8:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020ba:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020bc:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020be:	f006 f93f 	bl	8008340 <HAL_GPIO_Init>
  HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 80020c2:	a955      	add	r1, sp, #340	; 0x154
 80020c4:	4863      	ldr	r0, [pc, #396]	; (8002254 <main+0x2ec>)
  GPIO_InitStruct.Pin = probe1_Pin;
 80020c6:	f8cd 9154 	str.w	r9, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ca:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020cc:	9657      	str	r6, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020ce:	f8cd 8160 	str.w	r8, [sp, #352]	; 0x160
  HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 80020d2:	f006 f935 	bl	8008340 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9;
 80020d6:	f240 3301 	movw	r3, #769	; 0x301
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020da:	a955      	add	r1, sp, #340	; 0x154
 80020dc:	4862      	ldr	r0, [pc, #392]	; (8002268 <main+0x300>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9;
 80020de:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020e0:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020e4:	f006 f92c 	bl	8008340 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin;
 80020e8:	f644 0381 	movw	r3, #18561	; 0x4881
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ec:	a955      	add	r1, sp, #340	; 0x154
 80020ee:	485a      	ldr	r0, [pc, #360]	; (8002258 <main+0x2f0>)
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin;
 80020f0:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020f2:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f4:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f6:	9458      	str	r4, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f8:	f006 f922 	bl	8008340 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 80020fc:	2322      	movs	r3, #34	; 0x22
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020fe:	a955      	add	r1, sp, #340	; 0x154
 8002100:	4855      	ldr	r0, [pc, #340]	; (8002258 <main+0x2f0>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8002102:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002104:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002108:	f006 f91a 	bl	8008340 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 800210c:	f24d 433b 	movw	r3, #54331	; 0xd43b
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002110:	a955      	add	r1, sp, #340	; 0x154
 8002112:	4854      	ldr	r0, [pc, #336]	; (8002264 <main+0x2fc>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8002114:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002116:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002118:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800211a:	f006 f911 	bl	8008340 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800211e:	a955      	add	r1, sp, #340	; 0x154
 8002120:	484e      	ldr	r0, [pc, #312]	; (800225c <main+0x2f4>)
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002122:	f8cd 9154 	str.w	r9, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002126:	f8cd a158 	str.w	sl, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212a:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800212c:	f006 f908 	bl	8008340 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|XBEE_RST_Pin
 8002130:	f24d 4301 	movw	r3, #54273	; 0xd401
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002134:	a955      	add	r1, sp, #340	; 0x154
 8002136:	4849      	ldr	r0, [pc, #292]	; (800225c <main+0x2f4>)
  GPIO_InitStruct.Pin = XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|XBEE_RST_Pin
 8002138:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800213a:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213c:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213e:	9458      	str	r4, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002140:	f006 f8fe 	bl	8008340 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7;
 8002144:	f240 4385 	movw	r3, #1157	; 0x485
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002148:	a955      	add	r1, sp, #340	; 0x154
 800214a:	4845      	ldr	r0, [pc, #276]	; (8002260 <main+0x2f8>)
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7;
 800214c:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800214e:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002150:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002152:	f006 f8f5 	bl	8008340 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 8002156:	f44f 4378 	mov.w	r3, #63488	; 0xf800
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800215a:	a955      	add	r1, sp, #340	; 0x154
 800215c:	4840      	ldr	r0, [pc, #256]	; (8002260 <main+0x2f8>)
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 800215e:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002160:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002162:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002164:	9458      	str	r4, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002166:	f006 f8eb 	bl	8008340 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CS_PGA_Pin|USB_PowerSwitchOn_Pin;
 800216a:	2344      	movs	r3, #68	; 0x44
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800216c:	a955      	add	r1, sp, #340	; 0x154
 800216e:	483d      	ldr	r0, [pc, #244]	; (8002264 <main+0x2fc>)
  GPIO_InitStruct.Pin = CS_PGA_Pin|USB_PowerSwitchOn_Pin;
 8002170:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002172:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002174:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002176:	9458      	str	r4, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002178:	f006 f8e2 	bl	8008340 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800217c:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800217e:	a955      	add	r1, sp, #340	; 0x154
 8002180:	4838      	ldr	r0, [pc, #224]	; (8002264 <main+0x2fc>)
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002182:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002184:	9456      	str	r4, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002188:	f006 f8da 	bl	8008340 <HAL_GPIO_Init>
  HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 800218c:	a955      	add	r1, sp, #340	; 0x154
 800218e:	4834      	ldr	r0, [pc, #208]	; (8002260 <main+0x2f8>)
  GPIO_InitStruct.Pin = probe2_Pin;
 8002190:	f8cd 8154 	str.w	r8, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002194:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002196:	9657      	str	r6, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002198:	f8cd 8160 	str.w	r8, [sp, #352]	; 0x160
  HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 800219c:	f006 f8d0 	bl	8008340 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021a0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80021a2:	4622      	mov	r2, r4
 80021a4:	4621      	mov	r1, r4
 80021a6:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021ac:	632b      	str	r3, [r5, #48]	; 0x30
 80021ae:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80021b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021b4:	9301      	str	r3, [sp, #4]
 80021b6:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80021b8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80021ba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021be:	632b      	str	r3, [r5, #48]	; 0x30
 80021c0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80021c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021c6:	9302      	str	r3, [sp, #8]
 80021c8:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80021ca:	f003 fe55 	bl	8005e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80021ce:	200b      	movs	r0, #11
 80021d0:	f003 fe98 	bl	8005f04 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 80021d4:	4622      	mov	r2, r4
 80021d6:	2106      	movs	r1, #6
 80021d8:	200c      	movs	r0, #12
 80021da:	f003 fe4d 	bl	8005e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80021de:	200c      	movs	r0, #12
 80021e0:	f003 fe90 	bl	8005f04 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 80021e4:	4622      	mov	r2, r4
 80021e6:	2106      	movs	r1, #6
 80021e8:	2010      	movs	r0, #16
 80021ea:	f003 fe45 	bl	8005e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80021ee:	2010      	movs	r0, #16
 80021f0:	f003 fe88 	bl	8005f04 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 80021f4:	4622      	mov	r2, r4
 80021f6:	4621      	mov	r1, r4
 80021f8:	202f      	movs	r0, #47	; 0x2f
 80021fa:	f003 fe3d 	bl	8005e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80021fe:	202f      	movs	r0, #47	; 0x2f
 8002200:	f003 fe80 	bl	8005f04 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 8002204:	4622      	mov	r2, r4
 8002206:	2106      	movs	r1, #6
 8002208:	2039      	movs	r0, #57	; 0x39
 800220a:	f003 fe35 	bl	8005e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800220e:	2039      	movs	r0, #57	; 0x39
 8002210:	f003 fe78 	bl	8005f04 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 2, 0);
 8002214:	4622      	mov	r2, r4
 8002216:	4641      	mov	r1, r8
 8002218:	203c      	movs	r0, #60	; 0x3c
 800221a:	f003 fe2d 	bl	8005e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 800221e:	203c      	movs	r0, #60	; 0x3c
 8002220:	f003 fe70 	bl	8005f04 <HAL_NVIC_EnableIRQ>
  hmdios.Instance = MDIOS;
 8002224:	4b11      	ldr	r3, [pc, #68]	; (800226c <main+0x304>)
 8002226:	4a12      	ldr	r2, [pc, #72]	; (8002270 <main+0x308>)
  if (HAL_MDIOS_Init(&hmdios) != HAL_OK)
 8002228:	4618      	mov	r0, r3
  hmdios.Instance = MDIOS;
 800222a:	601a      	str	r2, [r3, #0]
  hmdios.Init.PreambleCheck = MDIOS_PREAMBLE_CHECK_ENABLE;
 800222c:	e9c3 4401 	strd	r4, r4, [r3, #4]
  if (HAL_MDIOS_Init(&hmdios) != HAL_OK)
 8002230:	f006 ffda 	bl	80091e8 <HAL_MDIOS_Init>
 8002234:	2800      	cmp	r0, #0
 8002236:	f040 8490 	bne.w	8002b5a <main+0xbf2>
 800223a:	4603      	mov	r3, r0
  huart2.Instance = USART2;
 800223c:	4c0d      	ldr	r4, [pc, #52]	; (8002274 <main+0x30c>)
  huart2.Init.BaudRate = 115200;
 800223e:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart2.Instance = USART2;
 8002242:	490d      	ldr	r1, [pc, #52]	; (8002278 <main+0x310>)
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002244:	250c      	movs	r5, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002246:	60a0      	str	r0, [r4, #8]
 8002248:	e01a      	b.n	8002280 <main+0x318>
 800224a:	bf00      	nop
 800224c:	e000ed00 	.word	0xe000ed00
 8002250:	40023800 	.word	0x40023800
 8002254:	40021400 	.word	0x40021400
 8002258:	40020400 	.word	0x40020400
 800225c:	40021000 	.word	0x40021000
 8002260:	40020c00 	.word	0x40020c00
 8002264:	40021800 	.word	0x40021800
 8002268:	40020800 	.word	0x40020800
 800226c:	2002ae64 	.word	0x2002ae64
 8002270:	40017800 	.word	0x40017800
 8002274:	2002b12c 	.word	0x2002b12c
 8002278:	40004400 	.word	0x40004400
 800227c:	10110000 	.word	0x10110000
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002280:	4620      	mov	r0, r4
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002282:	6165      	str	r5, [r4, #20]
  huart2.Init.BaudRate = 115200;
 8002284:	e9c4 1200 	strd	r1, r2, [r4]
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002288:	461a      	mov	r2, r3
 800228a:	4619      	mov	r1, r3
  huart2.Init.Parity = UART_PARITY_NONE;
 800228c:	e9c4 3303 	strd	r3, r3, [r4, #12]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002290:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002294:	e9c4 3308 	strd	r3, r3, [r4, #32]
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002298:	f00c fec2 	bl	800f020 <HAL_RS485Ex_Init>
 800229c:	4603      	mov	r3, r0
 800229e:	2800      	cmp	r0, #0
 80022a0:	f040 845b 	bne.w	8002b5a <main+0xbf2>
  hadc1.Instance = ADC1;
 80022a4:	4caf      	ldr	r4, [pc, #700]	; (8002564 <main+0x5fc>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80022a6:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  hadc1.Instance = ADC1;
 80022aa:	49af      	ldr	r1, [pc, #700]	; (8002568 <main+0x600>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80022ac:	4aaf      	ldr	r2, [pc, #700]	; (800256c <main+0x604>)
  ADC_MultiModeTypeDef multimode = {0};
 80022ae:	9022      	str	r0, [sp, #136]	; 0x88
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80022b0:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 80022b2:	9345      	str	r3, [sp, #276]	; 0x114
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80022b4:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80022b6:	6123      	str	r3, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80022b8:	61a6      	str	r6, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80022ba:	f884 3020 	strb.w	r3, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80022be:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80022c0:	60e3      	str	r3, [r4, #12]
  hadc1.Init.NbrOfConversion = 1;
 80022c2:	61e6      	str	r6, [r4, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80022c4:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80022c8:	6163      	str	r3, [r4, #20]
  hadc1.Instance = ADC1;
 80022ca:	6021      	str	r1, [r4, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80022cc:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80022ce:	6065      	str	r5, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80022d0:	9346      	str	r3, [sp, #280]	; 0x118
 80022d2:	9347      	str	r3, [sp, #284]	; 0x11c
 80022d4:	9348      	str	r3, [sp, #288]	; 0x120
  ADC_MultiModeTypeDef multimode = {0};
 80022d6:	e9cd 3323 	strd	r3, r3, [sp, #140]	; 0x8c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80022da:	f003 f985 	bl	80055e8 <HAL_ADC_Init>
 80022de:	2800      	cmp	r0, #0
 80022e0:	f040 843b 	bne.w	8002b5a <main+0xbf2>
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 80022e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  multimode.Mode = ADC_TRIPLEMODE_INTERL;
 80022e8:	2217      	movs	r2, #23
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 80022ea:	9024      	str	r0, [sp, #144]	; 0x90
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80022ec:	a922      	add	r1, sp, #136	; 0x88
 80022ee:	4620      	mov	r0, r4
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 80022f0:	9323      	str	r3, [sp, #140]	; 0x8c
  multimode.Mode = ADC_TRIPLEMODE_INTERL;
 80022f2:	9222      	str	r2, [sp, #136]	; 0x88
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80022f4:	f003 fd42 	bl	8005d7c <HAL_ADCEx_MultiModeConfigChannel>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2800      	cmp	r0, #0
 80022fc:	f040 842d 	bne.w	8002b5a <main+0xbf2>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002300:	4620      	mov	r0, r4
 8002302:	a945      	add	r1, sp, #276	; 0x114
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002304:	9347      	str	r3, [sp, #284]	; 0x11c
  sConfig.Channel = ADC_CHANNEL_3;
 8002306:	9745      	str	r7, [sp, #276]	; 0x114
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002308:	9646      	str	r6, [sp, #280]	; 0x118
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800230a:	f003 fc4b 	bl	8005ba4 <HAL_ADC_ConfigChannel>
 800230e:	4603      	mov	r3, r0
 8002310:	2800      	cmp	r0, #0
 8002312:	f040 8422 	bne.w	8002b5a <main+0xbf2>
  hadc2.Instance = ADC2;
 8002316:	4c96      	ldr	r4, [pc, #600]	; (8002570 <main+0x608>)
 8002318:	4a96      	ldr	r2, [pc, #600]	; (8002574 <main+0x60c>)
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800231a:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 800231c:	9341      	str	r3, [sp, #260]	; 0x104
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800231e:	6123      	str	r3, [r4, #16]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002320:	f884 3020 	strb.w	r3, [r4, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002324:	60e3      	str	r3, [r4, #12]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8002326:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800232a:	6163      	str	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 800232c:	9342      	str	r3, [sp, #264]	; 0x108
 800232e:	9343      	str	r3, [sp, #268]	; 0x10c
 8002330:	9344      	str	r3, [sp, #272]	; 0x110
  hadc2.Init.ContinuousConvMode = ENABLE;
 8002332:	61a6      	str	r6, [r4, #24]
  hadc2.Init.NbrOfConversion = 1;
 8002334:	61e6      	str	r6, [r4, #28]
  hadc2.Instance = ADC2;
 8002336:	6022      	str	r2, [r4, #0]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002338:	e9c4 5301 	strd	r5, r3, [r4, #4]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800233c:	f003 f954 	bl	80055e8 <HAL_ADC_Init>
 8002340:	4603      	mov	r3, r0
 8002342:	2800      	cmp	r0, #0
 8002344:	f040 8409 	bne.w	8002b5a <main+0xbf2>
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002348:	4620      	mov	r0, r4
 800234a:	a941      	add	r1, sp, #260	; 0x104
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800234c:	9343      	str	r3, [sp, #268]	; 0x10c
  sConfig.Channel = ADC_CHANNEL_3;
 800234e:	9741      	str	r7, [sp, #260]	; 0x104
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002350:	9642      	str	r6, [sp, #264]	; 0x108
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002352:	f003 fc27 	bl	8005ba4 <HAL_ADC_ConfigChannel>
 8002356:	4603      	mov	r3, r0
 8002358:	2800      	cmp	r0, #0
 800235a:	f040 83fe 	bne.w	8002b5a <main+0xbf2>
  hadc3.Instance = ADC3;
 800235e:	4c86      	ldr	r4, [pc, #536]	; (8002578 <main+0x610>)
 8002360:	4a86      	ldr	r2, [pc, #536]	; (800257c <main+0x614>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8002362:	903d      	str	r0, [sp, #244]	; 0xf4
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002364:	4620      	mov	r0, r4
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002366:	6123      	str	r3, [r4, #16]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002368:	f884 3020 	strb.w	r3, [r4, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800236c:	60e3      	str	r3, [r4, #12]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800236e:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002372:	6163      	str	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002374:	9340      	str	r3, [sp, #256]	; 0x100
  hadc3.Init.ContinuousConvMode = ENABLE;
 8002376:	61a6      	str	r6, [r4, #24]
  hadc3.Init.NbrOfConversion = 1;
 8002378:	61e6      	str	r6, [r4, #28]
  hadc3.Instance = ADC3;
 800237a:	6022      	str	r2, [r4, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800237c:	e9c4 5301 	strd	r5, r3, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002380:	e9cd 333e 	strd	r3, r3, [sp, #248]	; 0xf8
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002384:	f003 f930 	bl	80055e8 <HAL_ADC_Init>
 8002388:	4603      	mov	r3, r0
 800238a:	2800      	cmp	r0, #0
 800238c:	f040 83e5 	bne.w	8002b5a <main+0xbf2>
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002390:	4620      	mov	r0, r4
 8002392:	a93d      	add	r1, sp, #244	; 0xf4
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002394:	933f      	str	r3, [sp, #252]	; 0xfc
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002396:	e9cd 763d 	strd	r7, r6, [sp, #244]	; 0xf4
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800239a:	f003 fc03 	bl	8005ba4 <HAL_ADC_ConfigChannel>
 800239e:	2800      	cmp	r0, #0
 80023a0:	f040 83db 	bne.w	8002b5a <main+0xbf2>
  hrng.Instance = RNG;
 80023a4:	4b76      	ldr	r3, [pc, #472]	; (8002580 <main+0x618>)
 80023a6:	4a77      	ldr	r2, [pc, #476]	; (8002584 <main+0x61c>)
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80023a8:	4618      	mov	r0, r3
  hrng.Instance = RNG;
 80023aa:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80023ac:	f008 feb8 	bl	800b120 <HAL_RNG_Init>
 80023b0:	2800      	cmp	r0, #0
 80023b2:	f040 83d2 	bne.w	8002b5a <main+0xbf2>
  htim6.Instance = TIM6;
 80023b6:	4c74      	ldr	r4, [pc, #464]	; (8002588 <main+0x620>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023b8:	2300      	movs	r3, #0
  htim6.Instance = TIM6;
 80023ba:	4a74      	ldr	r2, [pc, #464]	; (800258c <main+0x624>)
  htim6.Init.Prescaler = 10800;
 80023bc:	f642 2730 	movw	r7, #10800	; 0x2a30
  htim6.Init.Period = 10000;
 80023c0:	f242 7510 	movw	r5, #10000	; 0x2710
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023c4:	2680      	movs	r6, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80023c6:	4620      	mov	r0, r4
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023c8:	60a3      	str	r3, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023ca:	9321      	str	r3, [sp, #132]	; 0x84
  htim6.Init.Period = 10000;
 80023cc:	60e5      	str	r5, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023ce:	61a6      	str	r6, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023d0:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
  htim6.Init.Prescaler = 10800;
 80023d4:	e9c4 2700 	strd	r2, r7, [r4]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80023d8:	f00a fade 	bl	800c998 <HAL_TIM_Base_Init>
 80023dc:	4603      	mov	r3, r0
 80023de:	2800      	cmp	r0, #0
 80023e0:	f040 83bb 	bne.w	8002b5a <main+0xbf2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 80023e4:	2210      	movs	r2, #16
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80023e6:	a91f      	add	r1, sp, #124	; 0x7c
 80023e8:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023ea:	9321      	str	r3, [sp, #132]	; 0x84
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 80023ec:	921f      	str	r2, [sp, #124]	; 0x7c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80023ee:	f00b fda1 	bl	800df34 <HAL_TIMEx_MasterConfigSynchronization>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2800      	cmp	r0, #0
 80023f6:	f040 83b0 	bne.w	8002b5a <main+0xbf2>
  htim3.Instance = TIM3;
 80023fa:	4c65      	ldr	r4, [pc, #404]	; (8002590 <main+0x628>)
 80023fc:	4a65      	ldr	r2, [pc, #404]	; (8002594 <main+0x62c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023fe:	9039      	str	r0, [sp, #228]	; 0xe4
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002400:	9055      	str	r0, [sp, #340]	; 0x154
 8002402:	9056      	str	r0, [sp, #344]	; 0x158
 8002404:	9057      	str	r0, [sp, #348]	; 0x15c
 8002406:	9058      	str	r0, [sp, #352]	; 0x160
 8002408:	9059      	str	r0, [sp, #356]	; 0x164
 800240a:	905a      	str	r0, [sp, #360]	; 0x168
 800240c:	905b      	str	r0, [sp, #364]	; 0x16c
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800240e:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 10800;
 8002410:	6067      	str	r7, [r4, #4]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002412:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002414:	61a6      	str	r6, [r4, #24]
  htim3.Instance = TIM3;
 8002416:	6022      	str	r2, [r4, #0]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002418:	933c      	str	r3, [sp, #240]	; 0xf0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800241a:	931e      	str	r3, [sp, #120]	; 0x78
  htim3.Init.Period = 10000;
 800241c:	e9c4 3502 	strd	r3, r5, [r4, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002420:	e9cd 333a 	strd	r3, r3, [sp, #232]	; 0xe8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002424:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002428:	f00a fab6 	bl	800c998 <HAL_TIM_Base_Init>
 800242c:	2800      	cmp	r0, #0
 800242e:	f040 8394 	bne.w	8002b5a <main+0xbf2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002432:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002436:	a939      	add	r1, sp, #228	; 0xe4
 8002438:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800243a:	9339      	str	r3, [sp, #228]	; 0xe4
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800243c:	f009 fdbe 	bl	800bfbc <HAL_TIM_ConfigClockSource>
 8002440:	2800      	cmp	r0, #0
 8002442:	f040 838a 	bne.w	8002b5a <main+0xbf2>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002446:	4620      	mov	r0, r4
 8002448:	f00a fc22 	bl	800cc90 <HAL_TIM_PWM_Init>
 800244c:	2800      	cmp	r0, #0
 800244e:	f040 8384 	bne.w	8002b5a <main+0xbf2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002452:	901c      	str	r0, [sp, #112]	; 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002454:	a91c      	add	r1, sp, #112	; 0x70
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002456:	901e      	str	r0, [sp, #120]	; 0x78
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002458:	4620      	mov	r0, r4
 800245a:	f00b fd6b 	bl	800df34 <HAL_TIMEx_MasterConfigSynchronization>
 800245e:	2800      	cmp	r0, #0
 8002460:	f040 837b 	bne.w	8002b5a <main+0xbf2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002464:	2560      	movs	r5, #96	; 0x60
  sConfigOC.Pulse = 10;
 8002466:	230a      	movs	r3, #10
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002468:	9057      	str	r0, [sp, #348]	; 0x15c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800246a:	2204      	movs	r2, #4
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800246c:	9059      	str	r0, [sp, #356]	; 0x164
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800246e:	a955      	add	r1, sp, #340	; 0x154
 8002470:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002472:	9555      	str	r5, [sp, #340]	; 0x154
  sConfigOC.Pulse = 10;
 8002474:	9356      	str	r3, [sp, #344]	; 0x158
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002476:	f00a ff6d 	bl	800d354 <HAL_TIM_PWM_ConfigChannel>
 800247a:	4605      	mov	r5, r0
 800247c:	2800      	cmp	r0, #0
 800247e:	f040 836c 	bne.w	8002b5a <main+0xbf2>
  HAL_TIM_MspPostInit(&htim3);
 8002482:	4620      	mov	r0, r4
  htim7.Instance = TIM7;
 8002484:	4c44      	ldr	r4, [pc, #272]	; (8002598 <main+0x630>)
  HAL_TIM_MspPostInit(&htim3);
 8002486:	f001 feeb 	bl	8004260 <HAL_TIM_MspPostInit>
  htim7.Init.Period = 9600;
 800248a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  htim7.Instance = TIM7;
 800248e:	4a43      	ldr	r2, [pc, #268]	; (800259c <main+0x634>)
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002490:	4620      	mov	r0, r4
  htim7.Init.Period = 9600;
 8002492:	60e3      	str	r3, [r4, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002494:	61a6      	str	r6, [r4, #24]
  htim7.Instance = TIM7;
 8002496:	6022      	str	r2, [r4, #0]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002498:	951b      	str	r5, [sp, #108]	; 0x6c
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800249a:	e9c4 5501 	strd	r5, r5, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800249e:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80024a2:	f00a fa79 	bl	800c998 <HAL_TIM_Base_Init>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2800      	cmp	r0, #0
 80024aa:	f040 8356 	bne.w	8002b5a <main+0xbf2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80024ae:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80024b0:	4620      	mov	r0, r4
 80024b2:	a919      	add	r1, sp, #100	; 0x64
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024b4:	931b      	str	r3, [sp, #108]	; 0x6c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80024b6:	9219      	str	r2, [sp, #100]	; 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80024b8:	f00b fd3c 	bl	800df34 <HAL_TIMEx_MasterConfigSynchronization>
 80024bc:	4603      	mov	r3, r0
 80024be:	2800      	cmp	r0, #0
 80024c0:	f040 834b 	bne.w	8002b5a <main+0xbf2>
  htim1.Instance = TIM1;
 80024c4:	4a36      	ldr	r2, [pc, #216]	; (80025a0 <main+0x638>)
  htim1.Init.Period = 65535;
 80024c6:	f64f 71ff 	movw	r1, #65535	; 0xffff
  htim1.Instance = TIM1;
 80024ca:	4836      	ldr	r0, [pc, #216]	; (80025a4 <main+0x63c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024cc:	9335      	str	r3, [sp, #212]	; 0xd4
  htim1.Instance = TIM1;
 80024ce:	6010      	str	r0, [r2, #0]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80024d0:	4610      	mov	r0, r2
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024d2:	6193      	str	r3, [r2, #24]
  htim1.Init.Period = 65535;
 80024d4:	60d1      	str	r1, [r2, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024d6:	9338      	str	r3, [sp, #224]	; 0xe0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024d8:	9318      	str	r3, [sp, #96]	; 0x60
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024da:	e9c2 3301 	strd	r3, r3, [r2, #4]
  htim1.Init.RepetitionCounter = 0;
 80024de:	e9c2 3304 	strd	r3, r3, [r2, #16]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024e2:	e9cd 3336 	strd	r3, r3, [sp, #216]	; 0xd8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024e6:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80024ea:	f00a fa55 	bl	800c998 <HAL_TIM_Base_Init>
 80024ee:	2800      	cmp	r0, #0
 80024f0:	f040 8333 	bne.w	8002b5a <main+0xbf2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024f4:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024f8:	a935      	add	r1, sp, #212	; 0xd4
 80024fa:	4829      	ldr	r0, [pc, #164]	; (80025a0 <main+0x638>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024fc:	9735      	str	r7, [sp, #212]	; 0xd4
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024fe:	f009 fd5d 	bl	800bfbc <HAL_TIM_ConfigClockSource>
 8002502:	2800      	cmp	r0, #0
 8002504:	f040 8329 	bne.w	8002b5a <main+0xbf2>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002508:	9018      	str	r0, [sp, #96]	; 0x60
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800250a:	a916      	add	r1, sp, #88	; 0x58
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800250c:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002510:	4823      	ldr	r0, [pc, #140]	; (80025a0 <main+0x638>)
 8002512:	f00b fd0f 	bl	800df34 <HAL_TIMEx_MasterConfigSynchronization>
 8002516:	4602      	mov	r2, r0
 8002518:	2800      	cmp	r0, #0
 800251a:	f040 831e 	bne.w	8002b5a <main+0xbf2>
  hcrc.Instance = CRC;
 800251e:	4b22      	ldr	r3, [pc, #136]	; (80025a8 <main+0x640>)
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8002520:	2501      	movs	r5, #1
  hcrc.Instance = CRC;
 8002522:	4922      	ldr	r1, [pc, #136]	; (80025ac <main+0x644>)
 8002524:	8098      	strh	r0, [r3, #4]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002526:	4618      	mov	r0, r3
  hcrc.Instance = CRC;
 8002528:	6019      	str	r1, [r3, #0]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800252a:	621d      	str	r5, [r3, #32]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800252c:	e9c3 2205 	strd	r2, r2, [r3, #20]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002530:	f003 fd16 	bl	8005f60 <HAL_CRC_Init>
 8002534:	4603      	mov	r3, r0
 8002536:	2800      	cmp	r0, #0
 8002538:	f040 830f 	bne.w	8002b5a <main+0xbf2>
  htim2.Instance = TIM2;
 800253c:	4c1c      	ldr	r4, [pc, #112]	; (80025b0 <main+0x648>)
 800253e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = 4000000000;
 8002542:	4a1c      	ldr	r2, [pc, #112]	; (80025b4 <main+0x64c>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002544:	ae49      	add	r6, sp, #292	; 0x124
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002546:	902d      	str	r0, [sp, #180]	; 0xb4
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002548:	9049      	str	r0, [sp, #292]	; 0x124
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800254a:	4620      	mov	r0, r4
  TIM_IC_InitTypeDef sConfigIC = {0};
 800254c:	9331      	str	r3, [sp, #196]	; 0xc4
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800254e:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002550:	61a3      	str	r3, [r4, #24]
  htim2.Instance = TIM2;
 8002552:	6021      	str	r1, [r4, #0]
  htim2.Init.Period = 4000000000;
 8002554:	60e2      	str	r2, [r4, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002556:	9330      	str	r3, [sp, #192]	; 0xc0
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002558:	934a      	str	r3, [sp, #296]	; 0x128
 800255a:	934b      	str	r3, [sp, #300]	; 0x12c
 800255c:	934c      	str	r3, [sp, #304]	; 0x130
 800255e:	934d      	str	r3, [sp, #308]	; 0x134
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002560:	9315      	str	r3, [sp, #84]	; 0x54
 8002562:	e029      	b.n	80025b8 <main+0x650>
 8002564:	2002add4 	.word	0x2002add4
 8002568:	40012000 	.word	0x40012000
 800256c:	0f000001 	.word	0x0f000001
 8002570:	2002aa90 	.word	0x2002aa90
 8002574:	40012100 	.word	0x40012100
 8002578:	2002ae1c 	.word	0x2002ae1c
 800257c:	40012200 	.word	0x40012200
 8002580:	2002afd8 	.word	0x2002afd8
 8002584:	50060800 	.word	0x50060800
 8002588:	2002af54 	.word	0x2002af54
 800258c:	40001000 	.word	0x40001000
 8002590:	2002ac50 	.word	0x2002ac50
 8002594:	40000400 	.word	0x40000400
 8002598:	2002b24c 	.word	0x2002b24c
 800259c:	40001400 	.word	0x40001400
 80025a0:	2002af94 	.word	0x2002af94
 80025a4:	40010000 	.word	0x40010000
 80025a8:	2002ab38 	.word	0x2002ab38
 80025ac:	40023000 	.word	0x40023000
 80025b0:	2002b0ec 	.word	0x2002b0ec
 80025b4:	ee6b2800 	.word	0xee6b2800
  TIM_IC_InitTypeDef sConfigIC = {0};
 80025b8:	9334      	str	r3, [sp, #208]	; 0xd0
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ba:	e9c4 3301 	strd	r3, r3, [r4, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025be:	e9cd 332e 	strd	r3, r3, [sp, #184]	; 0xb8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c2:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
  TIM_IC_InitTypeDef sConfigIC = {0};
 80025c6:	e9cd 3332 	strd	r3, r3, [sp, #200]	; 0xc8
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80025ca:	f00a f9e5 	bl	800c998 <HAL_TIM_Base_Init>
 80025ce:	2800      	cmp	r0, #0
 80025d0:	f040 82c3 	bne.w	8002b5a <main+0xbf2>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80025d4:	a92d      	add	r1, sp, #180	; 0xb4
 80025d6:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025d8:	972d      	str	r7, [sp, #180]	; 0xb4
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80025da:	f009 fcef 	bl	800bfbc <HAL_TIM_ConfigClockSource>
 80025de:	2800      	cmp	r0, #0
 80025e0:	f040 82bb 	bne.w	8002b5a <main+0xbf2>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80025e4:	4620      	mov	r0, r4
 80025e6:	f00a fc11 	bl	800ce0c <HAL_TIM_IC_Init>
 80025ea:	2800      	cmp	r0, #0
 80025ec:	f040 82b5 	bne.w	8002b5a <main+0xbf2>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80025f0:	2704      	movs	r7, #4
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80025f2:	2350      	movs	r3, #80	; 0x50
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80025f4:	904b      	str	r0, [sp, #300]	; 0x12c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80025f6:	4631      	mov	r1, r6
  sSlaveConfig.TriggerFilter = 0;
 80025f8:	904d      	str	r0, [sp, #308]	; 0x134
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80025fa:	4620      	mov	r0, r4
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80025fc:	9749      	str	r7, [sp, #292]	; 0x124
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80025fe:	934a      	str	r3, [sp, #296]	; 0x128
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002600:	f009 ffac 	bl	800c55c <HAL_TIM_SlaveConfigSynchro>
 8002604:	2800      	cmp	r0, #0
 8002606:	f040 82a8 	bne.w	8002b5a <main+0xbf2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800260a:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800260c:	a913      	add	r1, sp, #76	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800260e:	9015      	str	r0, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002610:	4620      	mov	r0, r4
 8002612:	f00b fc8f 	bl	800df34 <HAL_TIMEx_MasterConfigSynchronization>
 8002616:	4603      	mov	r3, r0
 8002618:	2800      	cmp	r0, #0
 800261a:	f040 829e 	bne.w	8002b5a <main+0xbf2>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800261e:	4602      	mov	r2, r0
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002620:	9031      	str	r0, [sp, #196]	; 0xc4
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002622:	a931      	add	r1, sp, #196	; 0xc4
 8002624:	4620      	mov	r0, r4
  sConfigIC.ICFilter = 0;
 8002626:	9334      	str	r3, [sp, #208]	; 0xd0
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002628:	e9cd 5332 	strd	r5, r3, [sp, #200]	; 0xc8
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800262c:	f00b f8bc 	bl	800d7a8 <HAL_TIM_IC_ConfigChannel>
 8002630:	2800      	cmp	r0, #0
 8002632:	f040 8292 	bne.w	8002b5a <main+0xbf2>
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002636:	2302      	movs	r3, #2
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002638:	463a      	mov	r2, r7
 800263a:	4620      	mov	r0, r4
 800263c:	a931      	add	r1, sp, #196	; 0xc4
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800263e:	9332      	str	r3, [sp, #200]	; 0xc8
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002640:	f00b f8b2 	bl	800d7a8 <HAL_TIM_IC_ConfigChannel>
 8002644:	2800      	cmp	r0, #0
 8002646:	f040 8288 	bne.w	8002b5a <main+0xbf2>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800264a:	a931      	add	r1, sp, #196	; 0xc4
 800264c:	2208      	movs	r2, #8
 800264e:	4620      	mov	r0, r4
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002650:	9532      	str	r5, [sp, #200]	; 0xc8
 8002652:	46a9      	mov	r9, r5
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002654:	f00b f8a8 	bl	800d7a8 <HAL_TIM_IC_ConfigChannel>
 8002658:	4603      	mov	r3, r0
 800265a:	2800      	cmp	r0, #0
 800265c:	f040 827d 	bne.w	8002b5a <main+0xbf2>
  huart6.Instance = USART6;
 8002660:	4cc4      	ldr	r4, [pc, #784]	; (8002974 <main+0xa0c>)
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8002662:	2130      	movs	r1, #48	; 0x30
  huart6.Instance = USART6;
 8002664:	48c4      	ldr	r0, [pc, #784]	; (8002978 <main+0xa10>)
  huart6.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002666:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  huart6.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 800266a:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
  huart6.Init.BaudRate = 9600;
 800266e:	f44f 5716 	mov.w	r7, #9600	; 0x2580
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002672:	250c      	movs	r5, #12
  huart6.Instance = USART6;
 8002674:	6020      	str	r0, [r4, #0]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8002676:	6261      	str	r1, [r4, #36]	; 0x24
  if (HAL_RS485Ex_Init(&huart6, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002678:	4620      	mov	r0, r4
  huart6.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 800267a:	63a2      	str	r2, [r4, #56]	; 0x38
  if (HAL_RS485Ex_Init(&huart6, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 800267c:	4619      	mov	r1, r3
 800267e:	461a      	mov	r2, r3
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002680:	60a3      	str	r3, [r4, #8]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002682:	6223      	str	r3, [r4, #32]
  huart6.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8002684:	f8c4 c03c 	str.w	ip, [r4, #60]	; 0x3c
  huart6.Init.BaudRate = 9600;
 8002688:	6067      	str	r7, [r4, #4]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800268a:	6165      	str	r5, [r4, #20]
  huart6.Init.Parity = UART_PARITY_NONE;
 800268c:	e9c4 3303 	strd	r3, r3, [r4, #12]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002690:	e9c4 3306 	strd	r3, r3, [r4, #24]
  if (HAL_RS485Ex_Init(&huart6, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002694:	f00c fcc4 	bl	800f020 <HAL_RS485Ex_Init>
 8002698:	4603      	mov	r3, r0
 800269a:	2800      	cmp	r0, #0
 800269c:	f040 825d 	bne.w	8002b5a <main+0xbf2>
  hdac.Instance = DAC;
 80026a0:	4cb6      	ldr	r4, [pc, #728]	; (800297c <main+0xa14>)
 80026a2:	4ab7      	ldr	r2, [pc, #732]	; (8002980 <main+0xa18>)
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80026a4:	4620      	mov	r0, r4
  DAC_ChannelConfTypeDef sConfig = {0};
 80026a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80026a8:	930c      	str	r3, [sp, #48]	; 0x30
  hdac.Instance = DAC;
 80026aa:	6022      	str	r2, [r4, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80026ac:	f003 fd1a 	bl	80060e4 <HAL_DAC_Init>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2800      	cmp	r0, #0
 80026b4:	f040 8251 	bne.w	8002b5a <main+0xbf2>
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 80026b8:	f04f 0c14 	mov.w	ip, #20
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80026bc:	4620      	mov	r0, r4
 80026be:	461a      	mov	r2, r3
 80026c0:	a90b      	add	r1, sp, #44	; 0x2c
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80026c2:	930c      	str	r3, [sp, #48]	; 0x30
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 80026c4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80026c8:	f003 fe40 	bl	800634c <HAL_DAC_ConfigChannel>
 80026cc:	4680      	mov	r8, r0
 80026ce:	2800      	cmp	r0, #0
 80026d0:	f040 8243 	bne.w	8002b5a <main+0xbf2>
  hi2c1.Instance = I2C1;
 80026d4:	4cab      	ldr	r4, [pc, #684]	; (8002984 <main+0xa1c>)
  MX_FATFS_Init();
 80026d6:	f00d faa9 	bl	800fc2c <MX_FATFS_Init>
  hi2c1.Instance = I2C1;
 80026da:	4aab      	ldr	r2, [pc, #684]	; (8002988 <main+0xa20>)
  hi2c1.Init.Timing = 0x20404768;
 80026dc:	4bab      	ldr	r3, [pc, #684]	; (800298c <main+0xa24>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80026de:	4620      	mov	r0, r4
  hi2c1.Init.OwnAddress1 = 0;
 80026e0:	f8c4 8008 	str.w	r8, [r4, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026e4:	e9c4 9803 	strd	r9, r8, [r4, #12]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80026e8:	e9c4 8805 	strd	r8, r8, [r4, #20]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026ec:	e9c4 8807 	strd	r8, r8, [r4, #28]
  hi2c1.Init.Timing = 0x20404768;
 80026f0:	e9c4 2300 	strd	r2, r3, [r4]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80026f4:	f006 fa6c 	bl	8008bd0 <HAL_I2C_Init>
 80026f8:	4601      	mov	r1, r0
 80026fa:	2800      	cmp	r0, #0
 80026fc:	f040 822d 	bne.w	8002b5a <main+0xbf2>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002700:	4620      	mov	r0, r4
 8002702:	f006 fcc9 	bl	8009098 <HAL_I2CEx_ConfigAnalogFilter>
 8002706:	4601      	mov	r1, r0
 8002708:	2800      	cmp	r0, #0
 800270a:	f040 8226 	bne.w	8002b5a <main+0xbf2>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800270e:	4620      	mov	r0, r4
 8002710:	f006 fd14 	bl	800913c <HAL_I2CEx_ConfigDigitalFilter>
 8002714:	2800      	cmp	r0, #0
 8002716:	f040 8220 	bne.w	8002b5a <main+0xbf2>
  huart4.Instance = UART4;
 800271a:	4b9d      	ldr	r3, [pc, #628]	; (8002990 <main+0xa28>)
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800271c:	f44f 7240 	mov.w	r2, #768	; 0x300
  huart4.Instance = UART4;
 8002720:	499c      	ldr	r1, [pc, #624]	; (8002994 <main+0xa2c>)
  huart4.Init.BaudRate = 115200;
 8002722:	f44f 38e1 	mov.w	r8, #115200	; 0x1c200
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002726:	6258      	str	r0, [r3, #36]	; 0x24
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8002728:	619a      	str	r2, [r3, #24]
  huart4.Instance = UART4;
 800272a:	6019      	str	r1, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800272c:	f8c3 8004 	str.w	r8, [r3, #4]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002730:	e9c3 0002 	strd	r0, r0, [r3, #8]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002734:	e9c3 0504 	strd	r0, r5, [r3, #16]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002738:	e9c3 0007 	strd	r0, r0, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800273c:	4618      	mov	r0, r3
 800273e:	f00c fb99 	bl	800ee74 <HAL_UART_Init>
 8002742:	4602      	mov	r2, r0
 8002744:	2800      	cmp	r0, #0
 8002746:	f040 8208 	bne.w	8002b5a <main+0xbf2>
  huart5.Instance = UART5;
 800274a:	4b93      	ldr	r3, [pc, #588]	; (8002998 <main+0xa30>)
 800274c:	4993      	ldr	r1, [pc, #588]	; (800299c <main+0xa34>)
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800274e:	4618      	mov	r0, r3
  huart5.Init.BaudRate = 9600;
 8002750:	605f      	str	r7, [r3, #4]
  huart5.Instance = UART5;
 8002752:	6019      	str	r1, [r3, #0]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002754:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002758:	e9c3 2504 	strd	r2, r5, [r3, #16]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800275c:	e9c3 2206 	strd	r2, r2, [r3, #24]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002760:	e9c3 2208 	strd	r2, r2, [r3, #32]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002764:	f00c fb86 	bl	800ee74 <HAL_UART_Init>
 8002768:	4603      	mov	r3, r0
 800276a:	2800      	cmp	r0, #0
 800276c:	f040 81f5 	bne.w	8002b5a <main+0xbf2>
  huart7.Instance = UART7;
 8002770:	4c8b      	ldr	r4, [pc, #556]	; (80029a0 <main+0xa38>)
  if (HAL_RS485Ex_Init(&huart7, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002772:	461a      	mov	r2, r3
  huart7.Instance = UART7;
 8002774:	4f8b      	ldr	r7, [pc, #556]	; (80029a4 <main+0xa3c>)
  if (HAL_RS485Ex_Init(&huart7, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002776:	4619      	mov	r1, r3
 8002778:	4620      	mov	r0, r4
  huart7.Init.BaudRate = 115200;
 800277a:	f8c4 8004 	str.w	r8, [r4, #4]
  huart7.Instance = UART7;
 800277e:	6027      	str	r7, [r4, #0]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8002780:	e9c4 3302 	strd	r3, r3, [r4, #8]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8002784:	e9c4 3504 	strd	r3, r5, [r4, #16]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8002788:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800278c:	e9c4 3308 	strd	r3, r3, [r4, #32]
  if (HAL_RS485Ex_Init(&huart7, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002790:	f00c fc46 	bl	800f020 <HAL_RS485Ex_Init>
 8002794:	2800      	cmp	r0, #0
 8002796:	f040 81e0 	bne.w	8002b5a <main+0xbf2>
  huart3.Instance = USART3;
 800279a:	4b83      	ldr	r3, [pc, #524]	; (80029a8 <main+0xa40>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800279c:	2400      	movs	r4, #0
  huart3.Instance = USART3;
 800279e:	4883      	ldr	r0, [pc, #524]	; (80029ac <main+0xa44>)
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 80027a0:	4622      	mov	r2, r4
 80027a2:	4621      	mov	r1, r4
  huart3.Instance = USART3;
 80027a4:	6018      	str	r0, [r3, #0]
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 80027a6:	4618      	mov	r0, r3
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80027a8:	609c      	str	r4, [r3, #8]
  huart3.Init.BaudRate = 115200;
 80027aa:	f8c3 8004 	str.w	r8, [r3, #4]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027ae:	615d      	str	r5, [r3, #20]
  huart3.Init.Parity = UART_PARITY_NONE;
 80027b0:	e9c3 4403 	strd	r4, r4, [r3, #12]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027b4:	e9c3 4406 	strd	r4, r4, [r3, #24]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027b8:	e9c3 4408 	strd	r4, r4, [r3, #32]
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 80027bc:	f00c fbdc 	bl	800ef78 <HAL_MultiProcessor_Init>
 80027c0:	2800      	cmp	r0, #0
 80027c2:	f040 81ca 	bne.w	8002b5a <main+0xbf2>
  hspi4.Instance = SPI4;
 80027c6:	4b7a      	ldr	r3, [pc, #488]	; (80029b0 <main+0xa48>)
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80027c8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  hspi4.Instance = SPI4;
 80027cc:	4979      	ldr	r1, [pc, #484]	; (80029b4 <main+0xa4c>)
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80027ce:	f44f 7582 	mov.w	r5, #260	; 0x104
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 80027d2:	f44f 7940 	mov.w	r9, #768	; 0x300
  hspi4.Init.CRCPolynomial = 7;
 80027d6:	2707      	movs	r7, #7
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80027d8:	2408      	movs	r4, #8
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80027da:	6098      	str	r0, [r3, #8]
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80027dc:	6318      	str	r0, [r3, #48]	; 0x30
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80027de:	619a      	str	r2, [r3, #24]
  hspi4.Instance = SPI4;
 80027e0:	6019      	str	r1, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80027e2:	605d      	str	r5, [r3, #4]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 80027e4:	f8c3 900c 	str.w	r9, [r3, #12]
  hspi4.Init.CRCPolynomial = 7;
 80027e8:	62df      	str	r7, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80027ea:	635c      	str	r4, [r3, #52]	; 0x34
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027ec:	e9c3 0004 	strd	r0, r0, [r3, #16]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027f0:	e9c3 0007 	strd	r0, r0, [r3, #28]
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027f4:	e9c3 0009 	strd	r0, r0, [r3, #36]	; 0x24
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80027f8:	4618      	mov	r0, r3
 80027fa:	f008 fd37 	bl	800b26c <HAL_SPI_Init>
 80027fe:	4602      	mov	r2, r0
 8002800:	2800      	cmp	r0, #0
 8002802:	f040 81aa 	bne.w	8002b5a <main+0xbf2>
  hspi3.Instance = SPI3;
 8002806:	4b6c      	ldr	r3, [pc, #432]	; (80029b8 <main+0xa50>)
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002808:	f44f 7800 	mov.w	r8, #512	; 0x200
  hspi3.Instance = SPI3;
 800280c:	496b      	ldr	r1, [pc, #428]	; (80029bc <main+0xa54>)
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800280e:	f8c3 900c 	str.w	r9, [r3, #12]
  hspi3.Instance = SPI3;
 8002812:	6019      	str	r1, [r3, #0]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002814:	f8c3 8018 	str.w	r8, [r3, #24]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002818:	e9c3 0001 	strd	r0, r0, [r3, #4]
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800281c:	4618      	mov	r0, r3
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800281e:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002822:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi3.Init.CRCPolynomial = 7;
 8002826:	e9c3 270a 	strd	r2, r7, [r3, #40]	; 0x28
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800282a:	e9c3 220c 	strd	r2, r2, [r3, #48]	; 0x30
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800282e:	f008 fd1d 	bl	800b26c <HAL_SPI_Init>
 8002832:	4602      	mov	r2, r0
 8002834:	2800      	cmp	r0, #0
 8002836:	f040 8190 	bne.w	8002b5a <main+0xbf2>
  hspi2.Instance = SPI2;
 800283a:	4b61      	ldr	r3, [pc, #388]	; (80029c0 <main+0xa58>)
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800283c:	f44f 6c70 	mov.w	ip, #3840	; 0xf00
  hspi2.Instance = SPI2;
 8002840:	f8df e198 	ldr.w	lr, [pc, #408]	; 80029dc <main+0xa74>
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002844:	2138      	movs	r1, #56	; 0x38
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002846:	f8c3 8018 	str.w	r8, [r3, #24]
  hspi2.Instance = SPI2;
 800284a:	f8c3 e000 	str.w	lr, [r3]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800284e:	f8c3 c00c 	str.w	ip, [r3, #12]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002852:	61d9      	str	r1, [r3, #28]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002854:	e9c3 5001 	strd	r5, r0, [r3, #4]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002858:	e9c3 0004 	strd	r0, r0, [r3, #16]
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800285c:	4618      	mov	r0, r3
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800285e:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi2.Init.CRCPolynomial = 7;
 8002862:	e9c3 270a 	strd	r2, r7, [r3, #40]	; 0x28
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002866:	e9c3 240c 	strd	r2, r4, [r3, #48]	; 0x30
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800286a:	f008 fcff 	bl	800b26c <HAL_SPI_Init>
 800286e:	4603      	mov	r3, r0
 8002870:	2800      	cmp	r0, #0
 8002872:	f040 8172 	bne.w	8002b5a <main+0xbf2>
  hi2c4.Instance = I2C4;
 8002876:	4c53      	ldr	r4, [pc, #332]	; (80029c4 <main+0xa5c>)
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002878:	2501      	movs	r5, #1
  hi2c4.Instance = I2C4;
 800287a:	4a53      	ldr	r2, [pc, #332]	; (80029c8 <main+0xa60>)
  hi2c4.Init.Timing = 0x20404768;
 800287c:	4f43      	ldr	r7, [pc, #268]	; (800298c <main+0xa24>)
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800287e:	4620      	mov	r0, r4
  hi2c4.Init.OwnAddress1 = 0;
 8002880:	60a3      	str	r3, [r4, #8]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002882:	6223      	str	r3, [r4, #32]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002884:	60e5      	str	r5, [r4, #12]
  hi2c4.Init.OwnAddress2 = 0;
 8002886:	e9c4 3304 	strd	r3, r3, [r4, #16]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800288a:	e9c4 3306 	strd	r3, r3, [r4, #24]
  hi2c4.Init.Timing = 0x20404768;
 800288e:	e9c4 2700 	strd	r2, r7, [r4]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8002892:	f006 f99d 	bl	8008bd0 <HAL_I2C_Init>
 8002896:	4601      	mov	r1, r0
 8002898:	2800      	cmp	r0, #0
 800289a:	f040 815e 	bne.w	8002b5a <main+0xbf2>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800289e:	4620      	mov	r0, r4
 80028a0:	f006 fbfa 	bl	8009098 <HAL_I2CEx_ConfigAnalogFilter>
 80028a4:	4601      	mov	r1, r0
 80028a6:	2800      	cmp	r0, #0
 80028a8:	f040 8157 	bne.w	8002b5a <main+0xbf2>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80028ac:	4620      	mov	r0, r4
 80028ae:	f006 fc45 	bl	800913c <HAL_I2CEx_ConfigDigitalFilter>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2800      	cmp	r0, #0
 80028b6:	f040 8150 	bne.w	8002b5a <main+0xbf2>
  hi2c2.Instance = I2C2;
 80028ba:	4c44      	ldr	r4, [pc, #272]	; (80029cc <main+0xa64>)
 80028bc:	4a44      	ldr	r2, [pc, #272]	; (80029d0 <main+0xa68>)
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80028be:	4620      	mov	r0, r4
  hi2c2.Init.Timing = 0x20404768;
 80028c0:	6067      	str	r7, [r4, #4]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028c2:	6223      	str	r3, [r4, #32]
  hi2c2.Instance = I2C2;
 80028c4:	6022      	str	r2, [r4, #0]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028c6:	e9c4 3502 	strd	r3, r5, [r4, #8]
  hi2c2.Init.OwnAddress2 = 0;
 80028ca:	e9c4 3304 	strd	r3, r3, [r4, #16]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028ce:	e9c4 3306 	strd	r3, r3, [r4, #24]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80028d2:	f006 f97d 	bl	8008bd0 <HAL_I2C_Init>
 80028d6:	4601      	mov	r1, r0
 80028d8:	2800      	cmp	r0, #0
 80028da:	f040 813e 	bne.w	8002b5a <main+0xbf2>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80028de:	4620      	mov	r0, r4
 80028e0:	f006 fbda 	bl	8009098 <HAL_I2CEx_ConfigAnalogFilter>
 80028e4:	4601      	mov	r1, r0
 80028e6:	2800      	cmp	r0, #0
 80028e8:	f040 8137 	bne.w	8002b5a <main+0xbf2>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80028ec:	4620      	mov	r0, r4
 80028ee:	f006 fc25 	bl	800913c <HAL_I2CEx_ConfigDigitalFilter>
 80028f2:	2800      	cmp	r0, #0
 80028f4:	f040 8131 	bne.w	8002b5a <main+0xbf2>
  htim4.Instance = TIM4;
 80028f8:	4c36      	ldr	r4, [pc, #216]	; (80029d4 <main+0xa6c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028fa:	2300      	movs	r3, #0
  htim4.Init.Period = 1100;
 80028fc:	f240 424c 	movw	r2, #1100	; 0x44c
  htim4.Instance = TIM4;
 8002900:	4935      	ldr	r1, [pc, #212]	; (80029d8 <main+0xa70>)
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002902:	2780      	movs	r7, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002904:	4620      	mov	r0, r4
  htim4.Instance = TIM4;
 8002906:	6021      	str	r1, [r4, #0]
  htim4.Init.Period = 1100;
 8002908:	60e2      	str	r2, [r4, #12]
  htim4.Init.Prescaler = 0;
 800290a:	6063      	str	r3, [r4, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800290c:	9329      	str	r3, [sp, #164]	; 0xa4
  TIM_OC_InitTypeDef sConfigOC = {0};
 800290e:	934e      	str	r3, [sp, #312]	; 0x138
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002910:	60a3      	str	r3, [r4, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002912:	6123      	str	r3, [r4, #16]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002914:	932c      	str	r3, [sp, #176]	; 0xb0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002916:	9312      	str	r3, [sp, #72]	; 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002918:	934f      	str	r3, [sp, #316]	; 0x13c
 800291a:	9350      	str	r3, [sp, #320]	; 0x140
 800291c:	9351      	str	r3, [sp, #324]	; 0x144
 800291e:	9352      	str	r3, [sp, #328]	; 0x148
 8002920:	9353      	str	r3, [sp, #332]	; 0x14c
 8002922:	9354      	str	r3, [sp, #336]	; 0x150
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002924:	61a7      	str	r7, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002926:	e9cd 332a 	strd	r3, r3, [sp, #168]	; 0xa8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800292a:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800292e:	f00a f833 	bl	800c998 <HAL_TIM_Base_Init>
 8002932:	2800      	cmp	r0, #0
 8002934:	f040 8111 	bne.w	8002b5a <main+0xbf2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002938:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800293c:	a929      	add	r1, sp, #164	; 0xa4
 800293e:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002940:	f8cd 80a4 	str.w	r8, [sp, #164]	; 0xa4
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002944:	f009 fb3a 	bl	800bfbc <HAL_TIM_ConfigClockSource>
 8002948:	2800      	cmp	r0, #0
 800294a:	f040 8106 	bne.w	8002b5a <main+0xbf2>
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 800294e:	4620      	mov	r0, r4
 8002950:	f00a f8e0 	bl	800cb14 <HAL_TIM_OC_Init>
 8002954:	2800      	cmp	r0, #0
 8002956:	f040 8100 	bne.w	8002b5a <main+0xbf2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 800295a:	2530      	movs	r5, #48	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800295c:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800295e:	a910      	add	r1, sp, #64	; 0x40
 8002960:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8002962:	9510      	str	r5, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002964:	f00b fae6 	bl	800df34 <HAL_TIMEx_MasterConfigSynchronization>
 8002968:	4603      	mov	r3, r0
 800296a:	2800      	cmp	r0, #0
 800296c:	f040 80f5 	bne.w	8002b5a <main+0xbf2>
 8002970:	e036      	b.n	80029e0 <main+0xa78>
 8002972:	bf00      	nop
 8002974:	2002afe8 	.word	0x2002afe8
 8002978:	40011400 	.word	0x40011400
 800297c:	2002ae74 	.word	0x2002ae74
 8002980:	40007400 	.word	0x40007400
 8002984:	2002aad8 	.word	0x2002aad8
 8002988:	40005400 	.word	0x40005400
 800298c:	20404768 	.word	0x20404768
 8002990:	2002b068 	.word	0x2002b068
 8002994:	40004c00 	.word	0x40004c00
 8002998:	2002ad54 	.word	0x2002ad54
 800299c:	40005000 	.word	0x40005000
 80029a0:	2002a950 	.word	0x2002a950
 80029a4:	40007800 	.word	0x40007800
 80029a8:	2002aa10 	.word	0x2002aa10
 80029ac:	40004800 	.word	0x40004800
 80029b0:	2002ae8c 	.word	0x2002ae8c
 80029b4:	40013400 	.word	0x40013400
 80029b8:	2002ac90 	.word	0x2002ac90
 80029bc:	40003c00 	.word	0x40003c00
 80029c0:	2002a8ec 	.word	0x2002a8ec
 80029c4:	2002a840 	.word	0x2002a840
 80029c8:	40006000 	.word	0x40006000
 80029cc:	2002ab5c 	.word	0x2002ab5c
 80029d0:	40005800 	.word	0x40005800
 80029d4:	2002a9d0 	.word	0x2002a9d0
 80029d8:	40000800 	.word	0x40000800
 80029dc:	40003800 	.word	0x40003800
  sConfigOC.Pulse = 550;
 80029e0:	f240 2c26 	movw	ip, #550	; 0x226
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029e4:	9050      	str	r0, [sp, #320]	; 0x140
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80029e6:	2208      	movs	r2, #8
 80029e8:	a94e      	add	r1, sp, #312	; 0x138
 80029ea:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80029ec:	954e      	str	r5, [sp, #312]	; 0x138
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029ee:	9352      	str	r3, [sp, #328]	; 0x148
  sConfigOC.Pulse = 550;
 80029f0:	f8cd c13c 	str.w	ip, [sp, #316]	; 0x13c
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80029f4:	f00a fb2e 	bl	800d054 <HAL_TIM_OC_ConfigChannel>
 80029f8:	4605      	mov	r5, r0
 80029fa:	2800      	cmp	r0, #0
 80029fc:	f040 80ad 	bne.w	8002b5a <main+0xbf2>
  HAL_TIM_MspPostInit(&htim4);
 8002a00:	4620      	mov	r0, r4
 8002a02:	f001 fc2d 	bl	8004260 <HAL_TIM_MspPostInit>
  htim14.Instance = TIM14;
 8002a06:	4b56      	ldr	r3, [pc, #344]	; (8002b60 <main+0xbf8>)
 8002a08:	4956      	ldr	r1, [pc, #344]	; (8002b64 <main+0xbfc>)
  htim14.Init.Period = 10800;
 8002a0a:	f642 2230 	movw	r2, #10800	; 0x2a30
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002a0e:	4618      	mov	r0, r3
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a10:	611d      	str	r5, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a12:	619f      	str	r7, [r3, #24]
  htim14.Instance = TIM14;
 8002a14:	6019      	str	r1, [r3, #0]
  htim14.Init.Period = 10800;
 8002a16:	60da      	str	r2, [r3, #12]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a18:	e9c3 5501 	strd	r5, r5, [r3, #4]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002a1c:	f009 ffbc 	bl	800c998 <HAL_TIM_Base_Init>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2800      	cmp	r0, #0
 8002a24:	f040 8099 	bne.w	8002b5a <main+0xbf2>
  htim5.Instance = TIM5;
 8002a28:	4c4f      	ldr	r4, [pc, #316]	; (8002b68 <main+0xc00>)
  htim5.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8002a2a:	2110      	movs	r1, #16
  htim5.Init.Period = 4;
 8002a2c:	2204      	movs	r2, #4
  htim5.Instance = TIM5;
 8002a2e:	4f4f      	ldr	r7, [pc, #316]	; (8002b6c <main+0xc04>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a30:	9025      	str	r0, [sp, #148]	; 0x94
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002a32:	4620      	mov	r0, r4
  htim5.Init.Prescaler = 0;
 8002a34:	6063      	str	r3, [r4, #4]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a36:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a38:	61a3      	str	r3, [r4, #24]
  htim5.Instance = TIM5;
 8002a3a:	6027      	str	r7, [r4, #0]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a3c:	9328      	str	r3, [sp, #160]	; 0xa0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a3e:	930f      	str	r3, [sp, #60]	; 0x3c
  htim5.Init.Period = 4;
 8002a40:	e9c4 1202 	strd	r1, r2, [r4, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a44:	e9cd 3326 	strd	r3, r3, [sp, #152]	; 0x98
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a48:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002a4c:	f009 ffa4 	bl	800c998 <HAL_TIM_Base_Init>
 8002a50:	2800      	cmp	r0, #0
 8002a52:	f040 8082 	bne.w	8002b5a <main+0xbf2>
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002a56:	a925      	add	r1, sp, #148	; 0x94
 8002a58:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a5a:	f8cd 8094 	str.w	r8, [sp, #148]	; 0x94
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002a5e:	f009 faad 	bl	800bfbc <HAL_TIM_ConfigClockSource>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2800      	cmp	r0, #0
 8002a66:	d178      	bne.n	8002b5a <main+0xbf2>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002a68:	4620      	mov	r0, r4
 8002a6a:	a90d      	add	r1, sp, #52	; 0x34
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a6c:	930d      	str	r3, [sp, #52]	; 0x34
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a6e:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002a70:	f00b fa60 	bl	800df34 <HAL_TIMEx_MasterConfigSynchronization>
 8002a74:	4605      	mov	r5, r0
 8002a76:	2800      	cmp	r0, #0
 8002a78:	d16f      	bne.n	8002b5a <main+0xbf2>
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 8002a7a:	683b      	ldr	r3, [r7, #0]
  HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	2107      	movs	r1, #7
 8002a80:	2026      	movs	r0, #38	; 0x26
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 8002a82:	f043 0308 	orr.w	r3, r3, #8
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8002a86:	4c3a      	ldr	r4, [pc, #232]	; (8002b70 <main+0xc08>)
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 8002a88:	603b      	str	r3, [r7, #0]
  HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 8002a8a:	f003 f9f5 	bl	8005e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a8e:	2026      	movs	r0, #38	; 0x26
 8002a90:	f003 fa38 	bl	8005f04 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 8002a94:	462a      	mov	r2, r5
 8002a96:	2106      	movs	r1, #6
 8002a98:	2047      	movs	r0, #71	; 0x47
 8002a9a:	f003 f9ed 	bl	8005e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002a9e:	2047      	movs	r0, #71	; 0x47
 8002aa0:	f003 fa30 	bl	8005f04 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 8002aa4:	462a      	mov	r2, r5
 8002aa6:	2106      	movs	r1, #6
 8002aa8:	2012      	movs	r0, #18
 8002aaa:	f003 f9e5 	bl	8005e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002aae:	2012      	movs	r0, #18
 8002ab0:	f003 fa28 	bl	8005f04 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8002ab4:	462a      	mov	r2, r5
 8002ab6:	2106      	movs	r1, #6
 8002ab8:	2028      	movs	r0, #40	; 0x28
 8002aba:	f003 f9dd 	bl	8005e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002abe:	2028      	movs	r0, #40	; 0x28
 8002ac0:	f003 fa20 	bl	8005f04 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 1, 0);
 8002ac4:	462a      	mov	r2, r5
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	202d      	movs	r0, #45	; 0x2d
 8002aca:	f003 f9d5 	bl	8005e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002ace:	202d      	movs	r0, #45	; 0x2d
 8002ad0:	f003 fa18 	bl	8005f04 <HAL_NVIC_EnableIRQ>
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8002ad4:	a83d      	add	r0, sp, #244	; 0xf4
  osMutexDef(myMutex01);
 8002ad6:	e9cd 553d 	strd	r5, r5, [sp, #244]	; 0xf4
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8002ada:	f00e faaf 	bl	801103c <osMutexCreate>
 8002ade:	4b25      	ldr	r3, [pc, #148]	; (8002b74 <main+0xc0c>)
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8002ae0:	2101      	movs	r1, #1
  osSemaphoreDef(ssicontent);
 8002ae2:	9541      	str	r5, [sp, #260]	; 0x104
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8002ae4:	6018      	str	r0, [r3, #0]
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8002ae6:	a841      	add	r0, sp, #260	; 0x104
  osSemaphoreDef(ssicontent);
 8002ae8:	9542      	str	r5, [sp, #264]	; 0x108
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8002aea:	f00e fb03 	bl	80110f4 <osSemaphoreCreate>
  osTimerDef(myTimer01, Callback01);
 8002aee:	4b22      	ldr	r3, [pc, #136]	; (8002b78 <main+0xc10>)
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8002af0:	462a      	mov	r2, r5
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8002af2:	6020      	str	r0, [r4, #0]
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8002af4:	2101      	movs	r1, #1
 8002af6:	a845      	add	r0, sp, #276	; 0x114
  osMessageQDef(myQueue01, 256, uint16_t);
 8002af8:	4c20      	ldr	r4, [pc, #128]	; (8002b7c <main+0xc14>)
  osTimerDef(myTimer01, Callback01);
 8002afa:	9345      	str	r3, [sp, #276]	; 0x114
 8002afc:	9546      	str	r5, [sp, #280]	; 0x118
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8002afe:	f00e fa7f 	bl	8011000 <osTimerCreate>
 8002b02:	4b1f      	ldr	r3, [pc, #124]	; (8002b80 <main+0xc18>)
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8002b04:	f104 0710 	add.w	r7, r4, #16
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8002b08:	6018      	str	r0, [r3, #0]
  osMessageQDef(myQueue01, 256, uint16_t);
 8002b0a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002b0e:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8002b12:	4630      	mov	r0, r6
 8002b14:	4629      	mov	r1, r5
 8002b16:	f00e fb45 	bl	80111a4 <osMessageCreate>
 8002b1a:	4b1a      	ldr	r3, [pc, #104]	; (8002b84 <main+0xc1c>)
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8002b1c:	ae4e      	add	r6, sp, #312	; 0x138
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 8002b1e:	342c      	adds	r4, #44	; 0x2c
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8002b20:	6018      	str	r0, [r3, #0]
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8002b22:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002b24:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002b26:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8002b2a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002b2e:	4629      	mov	r1, r5
 8002b30:	a84e      	add	r0, sp, #312	; 0x138
 8002b32:	f00e fa33 	bl	8010f9c <osThreadCreate>
 8002b36:	4b14      	ldr	r3, [pc, #80]	; (8002b88 <main+0xc20>)
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 8002b38:	ae55      	add	r6, sp, #340	; 0x154
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002b3a:	6018      	str	r0, [r3, #0]
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 8002b3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b3e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002b40:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002b44:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  LPTaskHandle = osThreadCreate(osThread(LPTask), NULL);
 8002b48:	4629      	mov	r1, r5
 8002b4a:	a855      	add	r0, sp, #340	; 0x154
 8002b4c:	f00e fa26 	bl	8010f9c <osThreadCreate>
 8002b50:	4b0e      	ldr	r3, [pc, #56]	; (8002b8c <main+0xc24>)
 8002b52:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8002b54:	f00e fa14 	bl	8010f80 <osKernelStart>
 8002b58:	e7fe      	b.n	8002b58 <main+0xbf0>
    Error_Handler();
 8002b5a:	f7ff f985 	bl	8001e68 <Error_Handler>
 8002b5e:	bf00      	nop
 8002b60:	2002b20c 	.word	0x2002b20c
 8002b64:	40002000 	.word	0x40002000
 8002b68:	2002abb0 	.word	0x2002abb0
 8002b6c:	40000c00 	.word	0x40000c00
 8002b70:	2002af50 	.word	0x2002af50
 8002b74:	2002b28c 	.word	0x2002b28c
 8002b78:	080015a9 	.word	0x080015a9
 8002b7c:	08024878 	.word	0x08024878
 8002b80:	2002afd4 	.word	0x2002afd4
 8002b84:	2002b0e8 	.word	0x2002b0e8
 8002b88:	2002a83c 	.word	0x2002a83c
 8002b8c:	2002ab24 	.word	0x2002ab24

08002b90 <StartDefaultTask>:
{
 8002b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b92:	b085      	sub	sp, #20
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d\n", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2],
 8002b94:	f242 7617 	movw	r6, #10007	; 0x2717
  MX_USB_DEVICE_Init();
 8002b98:	f01c fc0e 	bl	801f3b8 <MX_USB_DEVICE_Init>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d\n", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2],
 8002b9c:	250b      	movs	r5, #11
  MX_LWIP_Init();
 8002b9e:	f00d f869 	bl	800fc74 <MX_LWIP_Init>
	printf("\n\n-------------------------------------------------------------------\n");
 8002ba2:	487d      	ldr	r0, [pc, #500]	; (8002d98 <StartDefaultTask+0x208>)
 8002ba4:	f01e f820 	bl	8020be8 <puts>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d\n", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2],
 8002ba8:	2400      	movs	r4, #0
 8002baa:	4b7c      	ldr	r3, [pc, #496]	; (8002d9c <StartDefaultTask+0x20c>)
 8002bac:	4a7c      	ldr	r2, [pc, #496]	; (8002da0 <StartDefaultTask+0x210>)
 8002bae:	497d      	ldr	r1, [pc, #500]	; (8002da4 <StartDefaultTask+0x214>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6812      	ldr	r2, [r2, #0]
 8002bb4:	6809      	ldr	r1, [r1, #0]
 8002bb6:	487c      	ldr	r0, [pc, #496]	; (8002da8 <StartDefaultTask+0x218>)
 8002bb8:	9400      	str	r4, [sp, #0]
 8002bba:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8002bbe:	f01d ff8b 	bl	8020ad8 <iprintf>
	if (!(netif_is_link_up(&gnetif))) {
 8002bc2:	4b7a      	ldr	r3, [pc, #488]	; (8002dac <StartDefaultTask+0x21c>)
 8002bc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bc8:	075b      	lsls	r3, r3, #29
 8002bca:	d41d      	bmi.n	8002c08 <StartDefaultTask+0x78>
		printf("LAN interface appears disconnected\n\r");
 8002bcc:	4878      	ldr	r0, [pc, #480]	; (8002db0 <StartDefaultTask+0x220>)
 8002bce:	2432      	movs	r4, #50	; 0x32
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8002bd0:	4d78      	ldr	r5, [pc, #480]	; (8002db4 <StartDefaultTask+0x224>)
		printf("LAN interface appears disconnected\n\r");
 8002bd2:	f01d ff81 	bl	8020ad8 <iprintf>
			osDelay(50);
 8002bd6:	2032      	movs	r0, #50	; 0x32
 8002bd8:	f00e fa0a 	bl	8010ff0 <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002be2:	4628      	mov	r0, r5
 8002be4:	f005 fe5c 	bl	80088a0 <HAL_GPIO_WritePin>
			osDelay(50);
 8002be8:	2032      	movs	r0, #50	; 0x32
 8002bea:	f00e fa01 	bl	8010ff0 <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bf4:	4628      	mov	r0, r5
 8002bf6:	f005 fe53 	bl	80088a0 <HAL_GPIO_WritePin>
		for (i = 0; i < 50; i++) {
 8002bfa:	3c01      	subs	r4, #1
 8002bfc:	d1eb      	bne.n	8002bd6 <StartDefaultTask+0x46>
		printf("************* REBOOTING **************\n");
 8002bfe:	486e      	ldr	r0, [pc, #440]	; (8002db8 <StartDefaultTask+0x228>)
 8002c00:	f01d fff2 	bl	8020be8 <puts>
		rebootme();
 8002c04:	f7ff f848 	bl	8001c98 <rebootme>
	netif = netif_default;
 8002c08:	4b6c      	ldr	r3, [pc, #432]	; (8002dbc <StartDefaultTask+0x22c>)
	globalfreeze = 0;		// Allow UDP streaming
 8002c0a:	4a6d      	ldr	r2, [pc, #436]	; (8002dc0 <StartDefaultTask+0x230>)
	netif = netif_default;
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4f6d      	ldr	r7, [pc, #436]	; (8002dc4 <StartDefaultTask+0x234>)
	netif_set_link_callback(netif, netif_link_callbk_fn);
 8002c10:	4618      	mov	r0, r3
 8002c12:	496d      	ldr	r1, [pc, #436]	; (8002dc8 <StartDefaultTask+0x238>)
	netif = netif_default;
 8002c14:	603b      	str	r3, [r7, #0]
	globalfreeze = 0;		// Allow UDP streaming
 8002c16:	6014      	str	r4, [r2, #0]
	netif_set_link_callback(netif, netif_link_callbk_fn);
 8002c18:	f013 fd1c 	bl	8016654 <netif_set_link_callback>
	netif_set_status_callback(netif, netif_status_callbk_fn);
 8002c1c:	6838      	ldr	r0, [r7, #0]
 8002c1e:	496b      	ldr	r1, [pc, #428]	; (8002dcc <StartDefaultTask+0x23c>)
 8002c20:	f013 fcd4 	bl	80165cc <netif_set_status_callback>
	statuspkt.uid = BUILDNO;		// 16 bits
 8002c24:	4b6a      	ldr	r3, [pc, #424]	; (8002dd0 <StartDefaultTask+0x240>)
	statuspkt.adctrigoff = TRIG_THRES;
 8002c26:	2264      	movs	r2, #100	; 0x64
	t2cap[0] = 44444444;
 8002c28:	496a      	ldr	r1, [pc, #424]	; (8002dd4 <StartDefaultTask+0x244>)
	statuspkt.uid = BUILDNO;		// 16 bits
 8002c2a:	f8a3 605c 	strh.w	r6, [r3, #92]	; 0x5c
	statuspkt.majorversion = MAJORVERSION;
 8002c2e:	f883 4070 	strb.w	r4, [r3, #112]	; 0x70
	statuspkt.minorversion = MINORVERSION;
 8002c32:	f883 5071 	strb.w	r5, [r3, #113]	; 0x71
	statuspkt.udppknum = 0;
 8002c36:	601c      	str	r4, [r3, #0]
	statuspkt.sysuptime = 0;
 8002c38:	665c      	str	r4, [r3, #100]	; 0x64
	statuspkt.netuptime = 0;
 8002c3a:	669c      	str	r4, [r3, #104]	; 0x68
	statuspkt.gpsuptime = 0;
 8002c3c:	66dc      	str	r4, [r3, #108]	; 0x6c
	statuspkt.adcpktssent = 0;
 8002c3e:	f8a3 405e 	strh.w	r4, [r3, #94]	; 0x5e
	statuspkt.adctrigoff = TRIG_THRES;
 8002c42:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	statuspkt.adcudpover = 0;		// debug use count overruns
 8002c46:	679c      	str	r4, [r3, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8002c48:	67dc      	str	r4, [r3, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 8002c4a:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
	statuspkt.bconf = 0;
 8002c4e:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
	statuspkt.bconf |= 0x01;	// splat board version 1
 8002c52:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
	t2cap[0] = 44444444;
 8002c56:	4860      	ldr	r0, [pc, #384]	; (8002dd8 <StartDefaultTask+0x248>)
	statuspkt.bconf |= 0x01;	// splat board version 1
 8002c58:	f042 0201 	orr.w	r2, r2, #1
	t2cap[0] = 44444444;
 8002c5c:	6008      	str	r0, [r1, #0]
	statuspkt.bconf |= 0x01;	// splat board version 1
 8002c5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	stat = setupneo();
 8002c62:	f000 fa0d 	bl	8003080 <setupneo>
	if (stat != HAL_OK) {
 8002c66:	2800      	cmp	r0, #0
 8002c68:	f040 8092 	bne.w	8002d90 <StartDefaultTask+0x200>
	initsplat();
 8002c6c:	f000 feaa 	bl	80039c4 <initsplat>
	printf("Setting up timers\n");
 8002c70:	485a      	ldr	r0, [pc, #360]	; (8002ddc <StartDefaultTask+0x24c>)
 8002c72:	f01d ffb9 	bl	8020be8 <puts>
	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8002c76:	2300      	movs	r3, #0
 8002c78:	4a59      	ldr	r2, [pc, #356]	; (8002de0 <StartDefaultTask+0x250>)
 8002c7a:	4619      	mov	r1, r3
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8002c7c:	4c59      	ldr	r4, [pc, #356]	; (8002de4 <StartDefaultTask+0x254>)
	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8002c7e:	6810      	ldr	r0, [r2, #0]
 8002c80:	461a      	mov	r2, r3
 8002c82:	f00e fccb 	bl	801161c <xQueueGenericSend>
	HAL_TIM_Base_Start_IT(&htim6);		// basic packet timestamp 32 bits
 8002c86:	4858      	ldr	r0, [pc, #352]	; (8002de8 <StartDefaultTask+0x258>)
 8002c88:	f009 f912 	bl	800beb0 <HAL_TIM_Base_Start_IT>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	6820      	ldr	r0, [r4, #0]
 8002c90:	4611      	mov	r1, r2
 8002c92:	f00a fef9 	bl	800da88 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);		// precision uS timer
 8002c96:	6820      	ldr	r0, [r4, #0]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	2104      	movs	r1, #4
 8002c9c:	f00a fef4 	bl	800da88 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);		// precision uS timer
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	6820      	ldr	r0, [r4, #0]
 8002ca4:	210c      	movs	r1, #12
 8002ca6:	f00a feef 	bl	800da88 <TIM_CCxChannelCmd>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);		// precision uS timer
 8002caa:	2100      	movs	r1, #0
 8002cac:	4620      	mov	r0, r4
 8002cae:	f00b f873 	bl	800dd98 <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_2);		// precision uS timer
 8002cb2:	2104      	movs	r1, #4
 8002cb4:	4620      	mov	r0, r4
 8002cb6:	f00b f86f 	bl	800dd98 <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_4);		// precision uS timer
 8002cba:	210c      	movs	r1, #12
 8002cbc:	4620      	mov	r0, r4
 8002cbe:	f00b f86b 	bl	800dd98 <HAL_TIM_IC_Stop_DMA>
	if ((err = HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_3, t2cap, (sizeof(t2cap) / 4))) != HAL_OK) {
 8002cc2:	4620      	mov	r0, r4
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	4a43      	ldr	r2, [pc, #268]	; (8002dd4 <StartDefaultTask+0x244>)
 8002cc8:	2108      	movs	r1, #8
 8002cca:	f00a ff3b 	bl	800db44 <HAL_TIM_IC_Start_DMA>
 8002cce:	4605      	mov	r5, r0
 8002cd0:	2800      	cmp	r0, #0
 8002cd2:	d157      	bne.n	8002d84 <StartDefaultTask+0x1f4>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 8002cd4:	6820      	ldr	r0, [r4, #0]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	2108      	movs	r1, #8
	myip = ip.addr;
 8002cda:	4c44      	ldr	r4, [pc, #272]	; (8002dec <StartDefaultTask+0x25c>)
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 8002cdc:	f00a fed4 	bl	800da88 <TIM_CCxChannelCmd>
	dhcp = netif_dhcp_data(netif);		// do not call this too early
 8002ce0:	683b      	ldr	r3, [r7, #0]
	printf("*****************************************\n");
 8002ce2:	4843      	ldr	r0, [pc, #268]	; (8002df0 <StartDefaultTask+0x260>)
	ip = dhcp->offered_ip_addr;
 8002ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	uip = locateudp();
 8002ce6:	4e43      	ldr	r6, [pc, #268]	; (8002df4 <StartDefaultTask+0x264>)
	myip = ip.addr;
 8002ce8:	69db      	ldr	r3, [r3, #28]
 8002cea:	6023      	str	r3, [r4, #0]
	printf("*****************************************\n");
 8002cec:	f01d ff7c 	bl	8020be8 <puts>
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 8002cf0:	6821      	ldr	r1, [r4, #0]
 8002cf2:	4841      	ldr	r0, [pc, #260]	; (8002df8 <StartDefaultTask+0x268>)
 8002cf4:	0e0a      	lsrs	r2, r1, #24
 8002cf6:	f3c1 4307 	ubfx	r3, r1, #16, #8
	while (lptask_init_done == 0)
 8002cfa:	4c40      	ldr	r4, [pc, #256]	; (8002dfc <StartDefaultTask+0x26c>)
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 8002cfc:	9200      	str	r2, [sp, #0]
 8002cfe:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8002d02:	b2c9      	uxtb	r1, r1
 8002d04:	f01d fee8 	bl	8020ad8 <iprintf>
	printf("*****************************************\n");
 8002d08:	4839      	ldr	r0, [pc, #228]	; (8002df0 <StartDefaultTask+0x260>)
 8002d0a:	f01d ff6d 	bl	8020be8 <puts>
	initialapisn();	// get initial s/n and UDP target; reboots if fails
 8002d0e:	f002 fbcd 	bl	80054ac <initialapisn>
	osDelay(1000);
 8002d12:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d16:	f00e f96b 	bl	8010ff0 <osDelay>
	printf("Starting httpd web server\n");
 8002d1a:	4839      	ldr	r0, [pc, #228]	; (8002e00 <StartDefaultTask+0x270>)
 8002d1c:	f01d ff64 	bl	8020be8 <puts>
	httpd_init();		// start the www server
 8002d20:	f011 fe94 	bl	8014a4c <httpd_init>
	init_httpd_ssi();	// set up the embedded tag handler
 8002d24:	f002 fb6e 	bl	8005404 <init_httpd_ssi>
	printf("Warming up the sonic phaser\n");
 8002d28:	4836      	ldr	r0, [pc, #216]	; (8002e04 <StartDefaultTask+0x274>)
 8002d2a:	f01d ff5d 	bl	8020be8 <puts>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 8002d2e:	2208      	movs	r2, #8
 8002d30:	4629      	mov	r1, r5
 8002d32:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002d36:	9200      	str	r2, [sp, #0]
 8002d38:	4833      	ldr	r0, [pc, #204]	; (8002e08 <StartDefaultTask+0x278>)
 8002d3a:	4a34      	ldr	r2, [pc, #208]	; (8002e0c <StartDefaultTask+0x27c>)
 8002d3c:	f003 f9f6 	bl	800612c <HAL_DAC_Start_DMA>
	HAL_TIM_Base_Start(&htim7);		// fast interval DAC timer sample rate
 8002d40:	4833      	ldr	r0, [pc, #204]	; (8002e10 <StartDefaultTask+0x280>)
 8002d42:	f009 f833 	bl	800bdac <HAL_TIM_Base_Start>
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 8002d46:	f00f fd25 	bl	8012794 <xTaskGetCurrentTaskHandle>
 8002d4a:	4b32      	ldr	r3, [pc, #200]	; (8002e14 <StartDefaultTask+0x284>)
 8002d4c:	6018      	str	r0, [r3, #0]
	uip = locateudp();
 8002d4e:	f001 ffad 	bl	8004cac <locateudp>
	main_init_done = 1; // let lptask now main has initialised
 8002d52:	4b31      	ldr	r3, [pc, #196]	; (8002e18 <StartDefaultTask+0x288>)
 8002d54:	2201      	movs	r2, #1
	uip = locateudp();
 8002d56:	6030      	str	r0, [r6, #0]
	printf("Waiting for lptask to start\n");
 8002d58:	4830      	ldr	r0, [pc, #192]	; (8002e1c <StartDefaultTask+0x28c>)
	main_init_done = 1; // let lptask now main has initialised
 8002d5a:	601a      	str	r2, [r3, #0]
	printf("Waiting for lptask to start\n");
 8002d5c:	f01d ff44 	bl	8020be8 <puts>
	while (lptask_init_done == 0)
 8002d60:	6823      	ldr	r3, [r4, #0]
 8002d62:	b92b      	cbnz	r3, 8002d70 <StartDefaultTask+0x1e0>
		osDelay(100); // hold off starting udp railgun until LPtask has initalised
 8002d64:	2064      	movs	r0, #100	; 0x64
 8002d66:	f00e f943 	bl	8010ff0 <osDelay>
	while (lptask_init_done == 0)
 8002d6a:	6823      	ldr	r3, [r4, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d0f9      	beq.n	8002d64 <StartDefaultTask+0x1d4>
	startadc();		// start the ADC DMA loop
 8002d70:	f7fd fea6 	bl	8000ac0 <startadc>
		startudp(uip);		// should never return
 8002d74:	6830      	ldr	r0, [r6, #0]
 8002d76:	f001 ffcd 	bl	8004d14 <startudp>
		printf("UDP stream exited!!!\n\r");
 8002d7a:	4829      	ldr	r0, [pc, #164]	; (8002e20 <StartDefaultTask+0x290>)
 8002d7c:	f01d feac 	bl	8020ad8 <iprintf>
		rebootme();
 8002d80:	f7fe ff8a 	bl	8001c98 <rebootme>
		printf("TIM_Base_Start_DMA err %i", err);
 8002d84:	4601      	mov	r1, r0
 8002d86:	4827      	ldr	r0, [pc, #156]	; (8002e24 <StartDefaultTask+0x294>)
 8002d88:	f01d fea6 	bl	8020ad8 <iprintf>
		Error_Handler();
 8002d8c:	f7ff f86c 	bl	8001e68 <Error_Handler>
		printf("Neo7 setup returned HAL error\n\r");	// but don't reboot
 8002d90:	4825      	ldr	r0, [pc, #148]	; (8002e28 <StartDefaultTask+0x298>)
 8002d92:	f01d fea1 	bl	8020ad8 <iprintf>
 8002d96:	e769      	b.n	8002c6c <StartDefaultTask+0xdc>
 8002d98:	0802522c 	.word	0x0802522c
 8002d9c:	1ff0f428 	.word	0x1ff0f428
 8002da0:	1ff0f424 	.word	0x1ff0f424
 8002da4:	1ff0f420 	.word	0x1ff0f420
 8002da8:	08025274 	.word	0x08025274
 8002dac:	2002b900 	.word	0x2002b900
 8002db0:	080252ac 	.word	0x080252ac
 8002db4:	40020c00 	.word	0x40020c00
 8002db8:	080252d4 	.word	0x080252d4
 8002dbc:	2003e164 	.word	0x2003e164
 8002dc0:	2002b438 	.word	0x2002b438
 8002dc4:	2002a838 	.word	0x2002a838
 8002dc8:	08001cc5 	.word	0x08001cc5
 8002dcc:	0800159d 	.word	0x0800159d
 8002dd0:	2002a77c 	.word	0x2002a77c
 8002dd4:	2002a828 	.word	0x2002a828
 8002dd8:	02a62b1c 	.word	0x02a62b1c
 8002ddc:	0802531c 	.word	0x0802531c
 8002de0:	2002af50 	.word	0x2002af50
 8002de4:	2002b0ec 	.word	0x2002b0ec
 8002de8:	2002af54 	.word	0x2002af54
 8002dec:	2002abac 	.word	0x2002abac
 8002df0:	0802534c 	.word	0x0802534c
 8002df4:	2002aba8 	.word	0x2002aba8
 8002df8:	08025378 	.word	0x08025378
 8002dfc:	20001630 	.word	0x20001630
 8002e00:	080253a0 	.word	0x080253a0
 8002e04:	080253bc 	.word	0x080253bc
 8002e08:	2002ae74 	.word	0x2002ae74
 8002e0c:	08025498 	.word	0x08025498
 8002e10:	2002b24c 	.word	0x2002b24c
 8002e14:	200007a8 	.word	0x200007a8
 8002e18:	20001634 	.word	0x20001634
 8002e1c:	080253d8 	.word	0x080253d8
 8002e20:	080253f4 	.word	0x080253f4
 8002e24:	08025330 	.word	0x08025330
 8002e28:	080252fc 	.word	0x080252fc

08002e2c <assert_failed>:
{
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop

08002e30 <__io_putchar>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE {
 8002e30:	b500      	push	{lr}
	/* Place your implementation of fputc here */
	/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
	{
		if (ch == '\n')
 8002e32:	280a      	cmp	r0, #10
PUTCHAR_PROTOTYPE {
 8002e34:	b083      	sub	sp, #12
 8002e36:	9001      	str	r0, [sp, #4]
		if (ch == '\n')
 8002e38:	d009      	beq.n	8002e4e <__io_putchar+0x1e>
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
		else
		HAL_UART_Transmit(&huart2, &ch, 1, 10);
 8002e3a:	230a      	movs	r3, #10
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	a901      	add	r1, sp, #4
 8002e40:	4808      	ldr	r0, [pc, #32]	; (8002e64 <__io_putchar+0x34>)
 8002e42:	f00b ff75 	bl	800ed30 <HAL_UART_Transmit>

	return ch;
	}
}
 8002e46:	9801      	ldr	r0, [sp, #4]
 8002e48:	b003      	add	sp, #12
 8002e4a:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e4e:	4603      	mov	r3, r0
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 8002e50:	2202      	movs	r2, #2
 8002e52:	4905      	ldr	r1, [pc, #20]	; (8002e68 <__io_putchar+0x38>)
 8002e54:	4803      	ldr	r0, [pc, #12]	; (8002e64 <__io_putchar+0x34>)
 8002e56:	f00b ff6b 	bl	800ed30 <HAL_UART_Transmit>
}
 8002e5a:	9801      	ldr	r0, [sp, #4]
 8002e5c:	b003      	add	sp, #12
 8002e5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e62:	bf00      	nop
 8002e64:	2002b12c 	.word	0x2002b12c
 8002e68:	08025bac 	.word	0x08025bac

08002e6c <calcepoch32>:
}
#endif

#if 1	// new version below
struct tm* getgpstime() {
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8002e6c:	4a0f      	ldr	r2, [pc, #60]	; (8002eac <calcepoch32+0x40>)
	return (&now);
}

// calculate epoch seconds from 1970 to now using GPS date time fields (32 bit unsigned, not 64 bit time_t as used by the library)
// the number of seconds that have elapsed since January 1, 1970 (midnight UTC/GMT), not counting leap seconds
uint32_t calcepoch32() {
 8002e6e:	b538      	push	{r3, r4, r5, lr}
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8002e70:	8914      	ldrh	r4, [r2, #8]
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 8002e72:	f04f 35ff 	mov.w	r5, #4294967295
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8002e76:	7a91      	ldrb	r1, [r2, #10]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8002e78:	4b0d      	ldr	r3, [pc, #52]	; (8002eb0 <calcepoch32+0x44>)
 8002e7a:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8002e7e:	4429      	add	r1, r5
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 8002e80:	621d      	str	r5, [r3, #32]

	epochtime = mktime(getgpstime());
 8002e82:	4618      	mov	r0, r3
	now.tm_mday = statuspkt.NavPvt.day;          // Day of the month
 8002e84:	7ad5      	ldrb	r5, [r2, #11]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8002e86:	615c      	str	r4, [r3, #20]
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8002e88:	6119      	str	r1, [r3, #16]
	now.tm_hour = statuspkt.NavPvt.hour;
 8002e8a:	7b14      	ldrb	r4, [r2, #12]
	now.tm_min = statuspkt.NavPvt.min;
 8002e8c:	7b51      	ldrb	r1, [r2, #13]
	now.tm_sec = statuspkt.NavPvt.sec;
 8002e8e:	7b92      	ldrb	r2, [r2, #14]
	now.tm_hour = statuspkt.NavPvt.hour;
 8002e90:	e9c3 4502 	strd	r4, r5, [r3, #8]
	now.tm_sec = statuspkt.NavPvt.sec;
 8002e94:	e9c3 2100 	strd	r2, r1, [r3]
	epochtime = mktime(getgpstime());
 8002e98:	f01c ff80 	bl	801fd9c <mktime>
 8002e9c:	4b05      	ldr	r3, [pc, #20]	; (8002eb4 <calcepoch32+0x48>)
 8002e9e:	4602      	mov	r2, r0
	return (uint32_t) (epochtime + (time_t) (10 * 60 * 60));		// add ten hours
#else
    return (uint32_t)(epochtime);
#endif

}
 8002ea0:	f648 40a0 	movw	r0, #36000	; 0x8ca0
	epochtime = mktime(getgpstime());
 8002ea4:	e9c3 2100 	strd	r2, r1, [r3]
}
 8002ea8:	4410      	add	r0, r2
 8002eaa:	bd38      	pop	{r3, r4, r5, pc}
 8002eac:	2002a77c 	.word	0x2002a77c
 8002eb0:	2002b2f0 	.word	0x2002b2f0
 8002eb4:	2002b370 	.word	0x2002b370

08002eb8 <disableNmea>:

	sendPacket(packet, sizeof(packet));
}

// Function, sending set of packets to the receiver to disable NMEA messages
void disableNmea() {
 8002eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// Array of two bytes for CFG-MSG packets payload
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8002ebc:	4c20      	ldr	r4, [pc, #128]	; (8002f40 <disableNmea+0x88>)
void disableNmea() {
 8002ebe:	b08e      	sub	sp, #56	; 0x38
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002ec0:	4f20      	ldr	r7, [pc, #128]	; (8002f44 <disableNmea+0x8c>)
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8002ec2:	ae04      	add	r6, sp, #16
 8002ec4:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8002ec8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002eca:	4635      	mov	r5, r6
 8002ecc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002ece:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ed0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002ed2:	e894 0003 	ldmia.w	r4, {r0, r1}
			{ 0xF0, 0x06 }, { 0xF0, 0x02 }, { 0xF0, 0x07 }, { 0xF0, 0x03 }, { 0xF0, 0x04 }, { 0xF0, 0x0E },
			{ 0xF0, 0x0F }, { 0xF0, 0x05 }, { 0xF0, 0x08 }, { 0xF1, 0x00 }, { 0xF1, 0x01 }, { 0xF1, 0x03 },
			{ 0xF1, 0x04 }, { 0xF1, 0x05 }, { 0xF1, 0x06 }, };

	// CFG-MSG packet buffer
	byte packet[] = { 0xB5, // sync char 1
 8002ed6:	f104 0208 	add.w	r2, r4, #8
 8002eda:	ab01      	add	r3, sp, #4
 8002edc:	f10d 040d 	add.w	r4, sp, #13
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8002ee0:	e886 0003 	stmia.w	r6, {r0, r1}
	byte packet[] = { 0xB5, // sync char 1
 8002ee4:	ca07      	ldmia	r2, {r0, r1, r2}
 8002ee6:	0c16      	lsrs	r6, r2, #16
 8002ee8:	c303      	stmia	r3!, {r0, r1}
 8002eea:	f823 2b02 	strh.w	r2, [r3], #2
 8002eee:	701e      	strb	r6, [r3, #0]
		for (byte j = 0; j < sizeof(*messages); j++) {
			packet[payloadOffset + j] = messages[i][j];
		}

		// Set checksum bytes to the null
		packet[packetSize - 2] = 0x00;
 8002ef0:	2600      	movs	r6, #0
		packet[packetSize - 1] = 0x00;
 8002ef2:	2200      	movs	r2, #0
			packet[payloadOffset + j] = messages[i][j];
 8002ef4:	f895 c000 	ldrb.w	ip, [r5]
 8002ef8:	7868      	ldrb	r0, [r5, #1]
 8002efa:	f10d 0106 	add.w	r1, sp, #6
		packet[packetSize - 1] = 0x00;
 8002efe:	4613      	mov	r3, r2
		packet[packetSize - 2] = 0x00;
 8002f00:	f88d 600d 	strb.w	r6, [sp, #13]
		packet[packetSize - 1] = 0x00;
 8002f04:	f88d 600e 	strb.w	r6, [sp, #14]
			packet[payloadOffset + j] = messages[i][j];
 8002f08:	f88d c00a 	strb.w	ip, [sp, #10]
 8002f0c:	f88d 000b 	strb.w	r0, [sp, #11]

		// Calculate checksum over the packet buffer excluding sync (first two)
		// and checksum chars (last two)
		for (byte j = 0; j < packetSize - 4; j++) {
			packet[packetSize - 2] += packet[2 + j];
 8002f10:	f811 0b01 	ldrb.w	r0, [r1], #1
 8002f14:	4403      	add	r3, r0
		for (byte j = 0; j < packetSize - 4; j++) {
 8002f16:	428c      	cmp	r4, r1
			packet[packetSize - 2] += packet[2 + j];
 8002f18:	b2db      	uxtb	r3, r3
			packet[packetSize - 1] += packet[packetSize - 2];
 8002f1a:	441a      	add	r2, r3
			packet[packetSize - 2] += packet[2 + j];
 8002f1c:	f88d 300d 	strb.w	r3, [sp, #13]
			packet[packetSize - 1] += packet[packetSize - 2];
 8002f20:	b2d2      	uxtb	r2, r2
 8002f22:	f88d 200e 	strb.w	r2, [sp, #14]
		for (byte j = 0; j < packetSize - 4; j++) {
 8002f26:	d1f3      	bne.n	8002f10 <disableNmea+0x58>
 8002f28:	3502      	adds	r5, #2
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002f2a:	2364      	movs	r3, #100	; 0x64
 8002f2c:	220b      	movs	r2, #11
 8002f2e:	a901      	add	r1, sp, #4
 8002f30:	4638      	mov	r0, r7
 8002f32:	f00b fefd 	bl	800ed30 <HAL_UART_Transmit>
	for (byte i = 0; i < sizeof(messages) / sizeof(*messages); i++) {
 8002f36:	45a8      	cmp	r8, r5
 8002f38:	d1db      	bne.n	8002ef2 <disableNmea+0x3a>
		}

		sendPacket(packet, packetSize);
	}
}
 8002f3a:	b00e      	add	sp, #56	; 0x38
 8002f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f40:	080248d8 	.word	0x080248d8
 8002f44:	2002afe8 	.word	0x2002afe8

08002f48 <changeFrequency>:
	sendPacket(packet, sizeof(packet));
}

// Function, sending packet to the receiver to change frequency to 100 ms
#define SEC 1
void changeFrequency() {
 8002f48:	b510      	push	{r4, lr}
	// CFG-RATE packet
	byte packet[] = { 0xB5, // sync char 1
 8002f4a:	4b07      	ldr	r3, [pc, #28]	; (8002f68 <changeFrequency+0x20>)
void changeFrequency() {
 8002f4c:	b084      	sub	sp, #16
	byte packet[] = { 0xB5, // sync char 1
 8002f4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f50:	466c      	mov	r4, sp
 8002f52:	c407      	stmia	r4!, {r0, r1, r2}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002f54:	220e      	movs	r2, #14
	byte packet[] = { 0xB5, // sync char 1
 8002f56:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002f58:	4669      	mov	r1, sp
 8002f5a:	2364      	movs	r3, #100	; 0x64
 8002f5c:	4803      	ldr	r0, [pc, #12]	; (8002f6c <changeFrequency+0x24>)
 8002f5e:	f00b fee7 	bl	800ed30 <HAL_UART_Transmit>
			0x01, // CK_A
			0x39, // CK_B
#endif
			};
	sendPacket(packet, sizeof(packet));
}
 8002f62:	b004      	add	sp, #16
 8002f64:	bd10      	pop	{r4, pc}
 8002f66:	bf00      	nop
 8002f68:	08024928 	.word	0x08024928
 8002f6c:	2002afe8 	.word	0x2002afe8

08002f70 <disableUnnecessaryChannels>:

// Function, sending packet to the receiver to disable unnecessary channels
void disableUnnecessaryChannels() {
 8002f70:	b530      	push	{r4, r5, lr}
	// CFG-GNSS packet
	byte packet[] = { 0xB5, // sync char 1
 8002f72:	4d09      	ldr	r5, [pc, #36]	; (8002f98 <disableUnnecessaryChannels+0x28>)
void disableUnnecessaryChannels() {
 8002f74:	b08d      	sub	sp, #52	; 0x34
	byte packet[] = { 0xB5, // sync char 1
 8002f76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f78:	ac01      	add	r4, sp, #4
 8002f7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002f84:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, // sync char 1
 8002f86:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002f8a:	222c      	movs	r2, #44	; 0x2c
 8002f8c:	a901      	add	r1, sp, #4
 8002f8e:	4803      	ldr	r0, [pc, #12]	; (8002f9c <disableUnnecessaryChannels+0x2c>)
 8002f90:	f00b fece 	bl	800ed30 <HAL_UART_Transmit>
			0xA4, // CK_A
			0x25, // CK_B
			};

	sendPacket(packet, sizeof(packet));
}
 8002f94:	b00d      	add	sp, #52	; 0x34
 8002f96:	bd30      	pop	{r4, r5, pc}
 8002f98:	08024938 	.word	0x08024938
 8002f9c:	2002afe8 	.word	0x2002afe8

08002fa0 <enableNavPvt>:

// Function, sending packet to the receiver to enable NAV-PVT messages
void enableNavPvt() {
 8002fa0:	b530      	push	{r4, r5, lr}
	// CFG-MSG packet
	byte packet[] = { 0xB5, // sync char 1
 8002fa2:	4a08      	ldr	r2, [pc, #32]	; (8002fc4 <enableNavPvt+0x24>)
void enableNavPvt() {
 8002fa4:	b085      	sub	sp, #20
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002fa6:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, // sync char 1
 8002fa8:	ac01      	add	r4, sp, #4
 8002faa:	ca07      	ldmia	r2, {r0, r1, r2}
 8002fac:	c403      	stmia	r4!, {r0, r1}
 8002fae:	0c15      	lsrs	r5, r2, #16
 8002fb0:	f824 2b02 	strh.w	r2, [r4], #2
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002fb4:	a901      	add	r1, sp, #4
 8002fb6:	220b      	movs	r2, #11
 8002fb8:	4803      	ldr	r0, [pc, #12]	; (8002fc8 <enableNavPvt+0x28>)
	byte packet[] = { 0xB5, // sync char 1
 8002fba:	7025      	strb	r5, [r4, #0]
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002fbc:	f00b feb8 	bl	800ed30 <HAL_UART_Transmit>
			0x13, // CK_A
			0x51, // CK_B
			};

	sendPacket(packet, sizeof(packet));
}
 8002fc0:	b005      	add	sp, #20
 8002fc2:	bd30      	pop	{r4, r5, pc}
 8002fc4:	08024964 	.word	0x08024964
 8002fc8:	2002afe8 	.word	0x2002afe8

08002fcc <enableNaTP5>:

// Function, to set time pulse2 to interval of 1pps
// pulse only running when GPS locked to UTC
void enableNaTP5() {
 8002fcc:	b530      	push	{r4, r5, lr}
	// CFG-MSG packet
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8002fce:	4d09      	ldr	r5, [pc, #36]	; (8002ff4 <enableNaTP5+0x28>)
void enableNaTP5() {
 8002fd0:	b08b      	sub	sp, #44	; 0x2c
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8002fd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fd4:	466c      	mov	r4, sp
 8002fd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002fd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002fdc:	e895 0003 	ldmia.w	r5, {r0, r1}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002fe0:	2364      	movs	r3, #100	; 0x64
 8002fe2:	2228      	movs	r2, #40	; 0x28
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8002fe4:	e884 0003 	stmia.w	r4, {r0, r1}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002fe8:	4669      	mov	r1, sp
 8002fea:	4803      	ldr	r0, [pc, #12]	; (8002ff8 <enableNaTP5+0x2c>)
 8002fec:	f00b fea0 	bl	800ed30 <HAL_UART_Transmit>
			0x0F, 0x00, 0x40, 0x42, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, 0xA0, 0x86, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00,
			0xF7, 0x00, 0x00, 0x00, 0xC9, 0x97 };

	sendPacket(packet, sizeof(packet));
}
 8002ff0:	b00b      	add	sp, #44	; 0x2c
 8002ff2:	bd30      	pop	{r4, r5, pc}
 8002ff4:	08024970 	.word	0x08024970
 8002ff8:	2002afe8 	.word	0x2002afe8

08002ffc <IsPacketReady>:
	}
	return ((CK_A == PACKETstore[90]) && (CK_B == PACKETstore[91]));
}

// start/complete filling in the current packet
int IsPacketReady(unsigned char c) {
 8002ffc:	b470      	push	{r4, r5, r6}
	// get current position in packet
	unsigned char p = UbxGpsv.carriagePosition;
 8002ffe:	4d1c      	ldr	r5, [pc, #112]	; (8003070 <IsPacketReady+0x74>)
 8003000:	78eb      	ldrb	r3, [r5, #3]
	if (p < 4)     // this looks for PVT messages
 8003002:	2b03      	cmp	r3, #3
 8003004:	d809      	bhi.n	800301a <IsPacketReady+0x1e>
			{
		// are we starting a packet?
		if (c == UBXGPS_HEADER[p]) {
 8003006:	4a1b      	ldr	r2, [pc, #108]	; (8003074 <IsPacketReady+0x78>)
 8003008:	4619      	mov	r1, r3
 800300a:	5cd2      	ldrb	r2, [r2, r3]
 800300c:	4282      	cmp	r2, r0
 800300e:	d00e      	beq.n	800302e <IsPacketReady+0x32>
			PACKETstore[p++] = c;
		} else {
			p = 0;
 8003010:	2300      	movs	r3, #0
				}
			}
		}
	}
	UbxGpsv.carriagePosition = p;
	return false;
 8003012:	2000      	movs	r0, #0
	UbxGpsv.carriagePosition = p;
 8003014:	70eb      	strb	r3, [r5, #3]
}
 8003016:	bc70      	pop	{r4, r5, r6}
 8003018:	4770      	bx	lr
		if (p < (2 + 4 + 84 + 2)) {
 800301a:	2b5b      	cmp	r3, #91	; 0x5b
 800301c:	d8f9      	bhi.n	8003012 <IsPacketReady+0x16>
			PACKETstore[p++] = c;
 800301e:	1c5a      	adds	r2, r3, #1
 8003020:	4e15      	ldr	r6, [pc, #84]	; (8003078 <IsPacketReady+0x7c>)
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	54f0      	strb	r0, [r6, r3]
			if (p == (2 + 4 + 84 + 2)) {
 8003026:	2a5c      	cmp	r2, #92	; 0x5c
 8003028:	d006      	beq.n	8003038 <IsPacketReady+0x3c>
 800302a:	4613      	mov	r3, r2
 800302c:	e7f1      	b.n	8003012 <IsPacketReady+0x16>
			PACKETstore[p++] = c;
 800302e:	3301      	adds	r3, #1
 8003030:	4811      	ldr	r0, [pc, #68]	; (8003078 <IsPacketReady+0x7c>)
 8003032:	b2db      	uxtb	r3, r3
 8003034:	5442      	strb	r2, [r0, r1]
 8003036:	e7ec      	b.n	8003012 <IsPacketReady+0x16>
				UbxGpsv.carriagePosition = p;
 8003038:	2300      	movs	r3, #0
 800303a:	1c71      	adds	r1, r6, #1
 800303c:	f106 0459 	add.w	r4, r6, #89	; 0x59
	unsigned char CK_B = 0;
 8003040:	461a      	mov	r2, r3
				UbxGpsv.carriagePosition = p;
 8003042:	70eb      	strb	r3, [r5, #3]
		CK_A = CK_A + PACKETstore[i];
 8003044:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8003048:	4403      	add	r3, r0
	for (int i = 2; i < (2 + 4 + 84); i++)		// skip sync bytes
 800304a:	428c      	cmp	r4, r1
		CK_A = CK_A + PACKETstore[i];
 800304c:	b2db      	uxtb	r3, r3
		CK_B = CK_B + CK_A;
 800304e:	441a      	add	r2, r3
 8003050:	b2d2      	uxtb	r2, r2
	for (int i = 2; i < (2 + 4 + 84); i++)		// skip sync bytes
 8003052:	d1f7      	bne.n	8003044 <IsPacketReady+0x48>
	return ((CK_A == PACKETstore[90]) && (CK_B == PACKETstore[91]));
 8003054:	f896 105a 	ldrb.w	r1, [r6, #90]	; 0x5a
 8003058:	4299      	cmp	r1, r3
 800305a:	d1d9      	bne.n	8003010 <IsPacketReady+0x14>
 800305c:	f896 305b 	ldrb.w	r3, [r6, #91]	; 0x5b
 8003060:	4293      	cmp	r3, r2
 8003062:	d1d5      	bne.n	8003010 <IsPacketReady+0x14>
					gpsgood = 1;
 8003064:	2301      	movs	r3, #1
 8003066:	4a05      	ldr	r2, [pc, #20]	; (800307c <IsPacketReady+0x80>)
					return true;
 8003068:	4618      	mov	r0, r3
					gpsgood = 1;
 800306a:	6013      	str	r3, [r2, #0]
					return true;
 800306c:	e7d3      	b.n	8003016 <IsPacketReady+0x1a>
 800306e:	bf00      	nop
 8003070:	20000230 	.word	0x20000230
 8003074:	08025c1c 	.word	0x08025c1c
 8003078:	2002b37c 	.word	0x2002b37c
 800307c:	20001650 	.word	0x20001650

08003080 <setupneo>:
		printf("0x%02x ", data);
	}
}

// init neo7
HAL_StatusTypeDef setupneo() {
 8003080:	b510      	push	{r4, lr}
	HAL_StatusTypeDef stat;

	// Disabling NMEA messages by sending appropriate packets
//		printf("Disabling NMEA messages...\n\r");
	disableNmea();
 8003082:	f7ff ff19 	bl	8002eb8 <disableNmea>
	 * @param Size: amount of data to be received.
	 * @note   When the UART parity is enabled (PCE = 1), the received data contain
	 *         the parity bit (MSB position).
	 * @retval HAL status
	 */
	stat = HAL_UART_Receive_DMA(&huart6, rxdatabuf, 1);
 8003086:	2201      	movs	r2, #1
 8003088:	4912      	ldr	r1, [pc, #72]	; (80030d4 <setupneo+0x54>)
 800308a:	4813      	ldr	r0, [pc, #76]	; (80030d8 <setupneo+0x58>)
 800308c:	f00b f8f2 	bl	800e274 <HAL_UART_Receive_DMA>

	if (stat != HAL_OK) {
 8003090:	4604      	mov	r4, r0
 8003092:	b9d0      	cbnz	r0, 80030ca <setupneo+0x4a>
		printf("Err HAL_UART_Receive_IT usart6\n");
		return (stat);
	}

	// 	Set reporting frequency to 1 Sec
	printf("NEO: Changing receiving frequency to 1 Sec...\n\r");
 8003094:	4811      	ldr	r0, [pc, #68]	; (80030dc <setupneo+0x5c>)
 8003096:	f01d fd1f 	bl	8020ad8 <iprintf>

	changeFrequency();
 800309a:	f7ff ff55 	bl	8002f48 <changeFrequency>
	//rx();		// debugging

	// Disabling unnecessary channels like SBAS or QZSS
	printf("NEO: Disabling unnecessary channels...\r\n");
 800309e:	4810      	ldr	r0, [pc, #64]	; (80030e0 <setupneo+0x60>)
 80030a0:	f01d fda2 	bl	8020be8 <puts>
	disableUnnecessaryChannels();
 80030a4:	f7ff ff64 	bl	8002f70 <disableUnnecessaryChannels>

	// Enabling NAV-PVT messages
	printf("NEO: Enabling NAV-PVT messages...\n\r");
 80030a8:	480e      	ldr	r0, [pc, #56]	; (80030e4 <setupneo+0x64>)
 80030aa:	f01d fd15 	bl	8020ad8 <iprintf>
	enableNavPvt();
 80030ae:	f7ff ff77 	bl	8002fa0 <enableNavPvt>
	osDelay(100);
 80030b2:	2064      	movs	r0, #100	; 0x64
 80030b4:	f00d ff9c 	bl	8010ff0 <osDelay>
// Enable Time pulse
	enableNaTP5();
 80030b8:	f7ff ff88 	bl	8002fcc <enableNaTP5>
	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 80030bc:	4b0a      	ldr	r3, [pc, #40]	; (80030e8 <setupneo+0x68>)
	printf("NEO: Auto-configuration is complete\n\r");
 80030be:	480b      	ldr	r0, [pc, #44]	; (80030ec <setupneo+0x6c>)
	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 80030c0:	765c      	strb	r4, [r3, #25]
	printf("NEO: Auto-configuration is complete\n\r");
 80030c2:	f01d fd09 	bl	8020ad8 <iprintf>

//		fastdelay_ms(100); // Little delay before flushing
	return (stat);
}
 80030c6:	4620      	mov	r0, r4
 80030c8:	bd10      	pop	{r4, pc}
		printf("Err HAL_UART_Receive_IT usart6\n");
 80030ca:	4809      	ldr	r0, [pc, #36]	; (80030f0 <setupneo+0x70>)
 80030cc:	f01d fd8c 	bl	8020be8 <puts>
}
 80030d0:	4620      	mov	r0, r4
 80030d2:	bd10      	pop	{r4, pc}
 80030d4:	20001654 	.word	0x20001654
 80030d8:	2002afe8 	.word	0x2002afe8
 80030dc:	08025c40 	.word	0x08025c40
 80030e0:	08025c70 	.word	0x08025c70
 80030e4:	08025c98 	.word	0x08025c98
 80030e8:	2002a77c 	.word	0x2002a77c
 80030ec:	08025cbc 	.word	0x08025cbc
 80030f0:	08025c20 	.word	0x08025c20

080030f4 <HAL_UART_RxCpltCallback>:
	const unsigned char offset = 6;
//	unsigned char data;
//	HAL_StatusTypeDef stat;

//	printf("UART6 RxCpl");
	if (huart->Instance == USART6) { //our UART
 80030f4:	6803      	ldr	r3, [r0, #0]
 80030f6:	4a18      	ldr	r2, [pc, #96]	; (8003158 <HAL_UART_RxCpltCallback+0x64>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d007      	beq.n	800310c <HAL_UART_RxCpltCallback+0x18>
		if (stat != HAL_OK) {
			printf("Err HAL_UART_Receive_IT usart6\n");
		}
#endif
	} else {
		if (huart->Instance == UART5) {
 80030fc:	4a17      	ldr	r2, [pc, #92]	; (800315c <HAL_UART_RxCpltCallback+0x68>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d002      	beq.n	8003108 <HAL_UART_RxCpltCallback+0x14>
			uart5_rxdone();
		} else
			printf("USART unknown uart int\n");
 8003102:	4817      	ldr	r0, [pc, #92]	; (8003160 <HAL_UART_RxCpltCallback+0x6c>)
 8003104:	f01d bd70 	b.w	8020be8 <puts>
			uart5_rxdone();
 8003108:	f7fd bfa2 	b.w	8001050 <uart5_rxdone>
		data = rxdatabuf[0];
 800310c:	4b15      	ldr	r3, [pc, #84]	; (8003164 <HAL_UART_RxCpltCallback+0x70>)
		flag = 1;
 800310e:	2101      	movs	r1, #1
 8003110:	4a15      	ldr	r2, [pc, #84]	; (8003168 <HAL_UART_RxCpltCallback+0x74>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003112:	b510      	push	{r4, lr}
		data = rxdatabuf[0];
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	4c15      	ldr	r4, [pc, #84]	; (800316c <HAL_UART_RxCpltCallback+0x78>)
		if (IsPacketReady(data)) {
 8003118:	4618      	mov	r0, r3
		flag = 1;
 800311a:	6011      	str	r1, [r2, #0]
		data = rxdatabuf[0];
 800311c:	7023      	strb	r3, [r4, #0]
		if (IsPacketReady(data)) {
 800311e:	f7ff ff6d 	bl	8002ffc <IsPacketReady>
 8003122:	b180      	cbz	r0, 8003146 <HAL_UART_RxCpltCallback+0x52>
 8003124:	4b12      	ldr	r3, [pc, #72]	; (8003170 <HAL_UART_RxCpltCallback+0x7c>)
 8003126:	4a13      	ldr	r2, [pc, #76]	; (8003174 <HAL_UART_RxCpltCallback+0x80>)
 8003128:	f103 004e 	add.w	r0, r3, #78	; 0x4e
				*((char*) (&(statuspkt.NavPvt)) + (i - offset)) = PACKETstore[i]; // copy into global struct
 800312c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
			for (unsigned int i = offset; i < sizeof(statuspkt.NavPvt); i++) {
 8003130:	4283      	cmp	r3, r0
				*((char*) (&(statuspkt.NavPvt)) + (i - offset)) = PACKETstore[i]; // copy into global struct
 8003132:	f802 1f01 	strb.w	r1, [r2, #1]!
			for (unsigned int i = offset; i < sizeof(statuspkt.NavPvt); i++) {
 8003136:	d1f9      	bne.n	800312c <HAL_UART_RxCpltCallback+0x38>
			if (statuspkt.NavPvt.flags & 1) { // locked
 8003138:	4c0f      	ldr	r4, [pc, #60]	; (8003178 <HAL_UART_RxCpltCallback+0x84>)
 800313a:	7e63      	ldrb	r3, [r4, #25]
 800313c:	f013 0301 	ands.w	r3, r3, #1
 8003140:	d102      	bne.n	8003148 <HAL_UART_RxCpltCallback+0x54>
				gpslocked = 0;
 8003142:	4a0e      	ldr	r2, [pc, #56]	; (800317c <HAL_UART_RxCpltCallback+0x88>)
 8003144:	7013      	strb	r3, [r2, #0]
	}
}
 8003146:	bd10      	pop	{r4, pc}
				statuspkt.epochsecs = calcepoch32(); // should not be needed if our 1 sec timer was accurate, also dbg desyncs this
 8003148:	f7ff fe90 	bl	8002e6c <calcepoch32>
				gpslocked = 1;
 800314c:	4b0b      	ldr	r3, [pc, #44]	; (800317c <HAL_UART_RxCpltCallback+0x88>)
 800314e:	2201      	movs	r2, #1
				statuspkt.epochsecs = calcepoch32(); // should not be needed if our 1 sec timer was accurate, also dbg desyncs this
 8003150:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
				gpslocked = 1;
 8003154:	701a      	strb	r2, [r3, #0]
}
 8003156:	bd10      	pop	{r4, pc}
 8003158:	40011400 	.word	0x40011400
 800315c:	40005000 	.word	0x40005000
 8003160:	08025c04 	.word	0x08025c04
 8003164:	20001654 	.word	0x20001654
 8003168:	2000164c 	.word	0x2000164c
 800316c:	2002b378 	.word	0x2002b378
 8003170:	2002b381 	.word	0x2002b381
 8003174:	2002a77f 	.word	0x2002a77f
 8003178:	2002a77c 	.word	0x2002a77c
 800317c:	20001695 	.word	0x20001695

08003180 <HAL_UART_ErrorCallback>:
#define  HAL_UART_ERROR_FE               ((uint32_t)0x00000004U)    /*!< Frame error             */
#define  HAL_UART_ERROR_ORE              ((uint32_t)0x00000008U)    /*!< Overrun error           */
#define  HAL_UART_ERROR_DMA              ((uint32_t)0x00000010U)    /*!< DMA transfer error      */
#define  HAL_UART_ERROR_RTO              ((uint32_t)0x00000020U)    /*!< Receiver Timeout error  */
#endif
HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8003180:	b570      	push	{r4, r5, r6, lr}
 8003182:	4604      	mov	r4, r0
	__HAL_UART_CLEAR_FEFLAG(huart);
	__HAL_UART_CLEAR_NEFLAG(huart);
	__HAL_UART_CLEAR_OREFLAG(huart);
	__HAL_UART_CLEAR_PEFLAG(huart);

	if (huart->Instance == USART6) { 		// GPS  UART
 8003184:	4a1d      	ldr	r2, [pc, #116]	; (80031fc <HAL_UART_ErrorCallback+0x7c>)
	__HAL_UART_CLEAR_FEFLAG(huart);
 8003186:	2602      	movs	r6, #2
	__HAL_UART_CLEAR_NEFLAG(huart);
 8003188:	2504      	movs	r5, #4
	__HAL_UART_CLEAR_FEFLAG(huart);
 800318a:	6823      	ldr	r3, [r4, #0]
	__HAL_UART_CLEAR_OREFLAG(huart);
 800318c:	2008      	movs	r0, #8
	__HAL_UART_CLEAR_PEFLAG(huart);
 800318e:	2101      	movs	r1, #1
HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8003190:	b082      	sub	sp, #8
	if (huart->Instance == USART6) { 		// GPS  UART
 8003192:	4293      	cmp	r3, r2
	__HAL_UART_CLEAR_FEFLAG(huart);
 8003194:	621e      	str	r6, [r3, #32]
	__HAL_UART_CLEAR_NEFLAG(huart);
 8003196:	621d      	str	r5, [r3, #32]
	__HAL_UART_CLEAR_OREFLAG(huart);
 8003198:	6218      	str	r0, [r3, #32]
	__HAL_UART_CLEAR_PEFLAG(huart);
 800319a:	6219      	str	r1, [r3, #32]
	if (huart->Instance == USART6) { 		// GPS  UART
 800319c:	d019      	beq.n	80031d2 <HAL_UART_ErrorCallback+0x52>
		printf("GPS UART_Err Callback %0lx, ", huart->ErrorCode);
	}

	if (huart->Instance == UART5) { 			//LCD UART
 800319e:	4a18      	ldr	r2, [pc, #96]	; (8003200 <HAL_UART_ErrorCallback+0x80>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d001      	beq.n	80031a8 <HAL_UART_ErrorCallback+0x28>
#define  HAL_UART_ERROR_NE         ((uint32_t)0x00000002U)    /*!< Noise error         */
#define  HAL_UART_ERROR_FE         ((uint32_t)0x00000004U)    /*!< frame error         */
#define  HAL_UART_ERROR_ORE        ((uint32_t)0x00000008U)    /*!< Overrun error       */
#define  HAL_UART_ERROR_DMA        ((uint32_t)0x00000010U)    /*!< DMA transfer error  */
#endif
}
 80031a4:	b002      	add	sp, #8
 80031a6:	bd70      	pop	{r4, r5, r6, pc}
		printf("LCD UART_Err Callback %0lx ", huart->ErrorCode);
 80031a8:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80031aa:	4816      	ldr	r0, [pc, #88]	; (8003204 <HAL_UART_ErrorCallback+0x84>)
 80031ac:	f01d fc94 	bl	8020ad8 <iprintf>
		switch (huart->ErrorCode) {
 80031b0:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80031b2:	2b04      	cmp	r3, #4
 80031b4:	d013      	beq.n	80031de <HAL_UART_ErrorCallback+0x5e>
 80031b6:	2b08      	cmp	r3, #8
 80031b8:	d01c      	beq.n	80031f4 <HAL_UART_ErrorCallback+0x74>
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d016      	beq.n	80031ec <HAL_UART_ErrorCallback+0x6c>
			printf("\n");
 80031be:	200a      	movs	r0, #10
 80031c0:	f01d fca2 	bl	8020b08 <putchar>
		reg = (UART5->ISR);
 80031c4:	4b0e      	ldr	r3, [pc, #56]	; (8003200 <HAL_UART_ErrorCallback+0x80>)
 80031c6:	69da      	ldr	r2, [r3, #28]
 80031c8:	9201      	str	r2, [sp, #4]
		reg = (UART5->RDR);
 80031ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031cc:	9301      	str	r3, [sp, #4]
}
 80031ce:	b002      	add	sp, #8
 80031d0:	bd70      	pop	{r4, r5, r6, pc}
		printf("GPS UART_Err Callback %0lx, ", huart->ErrorCode);
 80031d2:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80031d4:	480c      	ldr	r0, [pc, #48]	; (8003208 <HAL_UART_ErrorCallback+0x88>)
 80031d6:	f01d fc7f 	bl	8020ad8 <iprintf>
 80031da:	6823      	ldr	r3, [r4, #0]
 80031dc:	e7df      	b.n	800319e <HAL_UART_ErrorCallback+0x1e>
			printf("FRAMING\n");
 80031de:	480b      	ldr	r0, [pc, #44]	; (800320c <HAL_UART_ErrorCallback+0x8c>)
 80031e0:	f01d fd02 	bl	8020be8 <puts>
			lcd_initflag = 1;		// assume display has dropped back to 9600
 80031e4:	4b0a      	ldr	r3, [pc, #40]	; (8003210 <HAL_UART_ErrorCallback+0x90>)
 80031e6:	2201      	movs	r2, #1
 80031e8:	601a      	str	r2, [r3, #0]
			break;
 80031ea:	e7eb      	b.n	80031c4 <HAL_UART_ErrorCallback+0x44>
			printf("NOISE\n");
 80031ec:	4809      	ldr	r0, [pc, #36]	; (8003214 <HAL_UART_ErrorCallback+0x94>)
 80031ee:	f01d fcfb 	bl	8020be8 <puts>
			break;
 80031f2:	e7e7      	b.n	80031c4 <HAL_UART_ErrorCallback+0x44>
			printf("OVERRUN\n");
 80031f4:	4808      	ldr	r0, [pc, #32]	; (8003218 <HAL_UART_ErrorCallback+0x98>)
 80031f6:	f01d fcf7 	bl	8020be8 <puts>
 80031fa:	e7e0      	b.n	80031be <HAL_UART_ErrorCallback+0x3e>
 80031fc:	40011400 	.word	0x40011400
 8003200:	40005000 	.word	0x40005000
 8003204:	08025bd0 	.word	0x08025bd0
 8003208:	08025bb0 	.word	0x08025bb0
 800320c:	08025bf4 	.word	0x08025bf4
 8003210:	20001540 	.word	0x20001540
 8003214:	08025bec 	.word	0x08025bec
 8003218:	08025bfc 	.word	0x08025bfc

0800321c <cycleleds>:
//////////////////////////////////////////////
//
// Initialise and test the LEDS by cycling them
//
//////////////////////////////////////////////
void cycleleds(void) {
 800321c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800321e:	b085      	sub	sp, #20
	const uint16_t pattern[] = {
 8003220:	4a1b      	ldr	r2, [pc, #108]	; (8003290 <cycleleds+0x74>)
	LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin };

	int i;

	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8003222:	4c1c      	ldr	r4, [pc, #112]	; (8003294 <cycleleds+0x78>)
 8003224:	ae01      	add	r6, sp, #4
 8003226:	f10d 070e 	add.w	r7, sp, #14
	const uint16_t pattern[] = {
 800322a:	ca07      	ldmia	r2, {r0, r1, r2}
 800322c:	4633      	mov	r3, r6
 800322e:	4635      	mov	r5, r6
 8003230:	c303      	stmia	r3!, {r0, r1}
 8003232:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8003234:	f835 1b02 	ldrh.w	r1, [r5], #2
 8003238:	2200      	movs	r2, #0
 800323a:	4620      	mov	r0, r4
 800323c:	f005 fb30 	bl	80088a0 <HAL_GPIO_WritePin>
		osDelay(140);
 8003240:	208c      	movs	r0, #140	; 0x8c
 8003242:	f00d fed5 	bl	8010ff0 <osDelay>
	for (i = 0; i < 5; i++) {
 8003246:	42bd      	cmp	r5, r7
 8003248:	d1f4      	bne.n	8003234 <cycleleds+0x18>
	}
	osDelay(600);
 800324a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800324e:	4634      	mov	r4, r6
	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 8003250:	4f10      	ldr	r7, [pc, #64]	; (8003294 <cycleleds+0x78>)
	osDelay(600);
 8003252:	f00d fecd 	bl	8010ff0 <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 8003256:	f834 1b02 	ldrh.w	r1, [r4], #2
 800325a:	2201      	movs	r2, #1
 800325c:	4638      	mov	r0, r7
 800325e:	f005 fb1f 	bl	80088a0 <HAL_GPIO_WritePin>
		osDelay(140);
 8003262:	208c      	movs	r0, #140	; 0x8c
 8003264:	f00d fec4 	bl	8010ff0 <osDelay>
	for (i = 0; i < 5; i++) {
 8003268:	42ac      	cmp	r4, r5
 800326a:	d1f4      	bne.n	8003256 <cycleleds+0x3a>
	}
	osDelay(500);
 800326c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8003270:	4d08      	ldr	r5, [pc, #32]	; (8003294 <cycleleds+0x78>)
	osDelay(500);
 8003272:	f00d febd 	bl	8010ff0 <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8003276:	f836 1b02 	ldrh.w	r1, [r6], #2
 800327a:	2200      	movs	r2, #0
 800327c:	4628      	mov	r0, r5
 800327e:	f005 fb0f 	bl	80088a0 <HAL_GPIO_WritePin>
		osDelay(140);
 8003282:	208c      	movs	r0, #140	; 0x8c
 8003284:	f00d feb4 	bl	8010ff0 <osDelay>
	for (i = 0; i < 5; i++) {
 8003288:	42b4      	cmp	r4, r6
 800328a:	d1f4      	bne.n	8003276 <cycleleds+0x5a>
	}
}
 800328c:	b005      	add	sp, #20
 800328e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003290:	08024998 	.word	0x08024998
 8003294:	40020c00 	.word	0x40020c00

08003298 <setpgagain>:
//////////////////////////////////////////////
//
// Set the Programmable Gain Amplifier GAIN
//
//////////////////////////////////////////////
void setpgagain(int gain) {
 8003298:	b538      	push	{r3, r4, r5, lr}
 800329a:	4604      	mov	r4, r0
	osDelay(5);
 800329c:	2005      	movs	r0, #5
 800329e:	f00d fea7 	bl	8010ff0 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 80032a2:	2201      	movs	r2, #1
 80032a4:	2104      	movs	r1, #4
 80032a6:	4814      	ldr	r0, [pc, #80]	; (80032f8 <setpgagain+0x60>)
 80032a8:	f005 fafa 	bl	80088a0 <HAL_GPIO_WritePin>
	osDelay(5);
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
	osDelay(5);
	pgagain = 0x4000 | (gain & 0x07);
 80032ac:	f004 0407 	and.w	r4, r4, #7
	osDelay(5);
 80032b0:	2005      	movs	r0, #5
	pgagain = 0x4000 | (gain & 0x07);
 80032b2:	4d12      	ldr	r5, [pc, #72]	; (80032fc <setpgagain+0x64>)
	osDelay(5);
 80032b4:	f00d fe9c 	bl	8010ff0 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 80032b8:	2200      	movs	r2, #0
 80032ba:	2104      	movs	r1, #4
 80032bc:	480e      	ldr	r0, [pc, #56]	; (80032f8 <setpgagain+0x60>)
 80032be:	f005 faef 	bl	80088a0 <HAL_GPIO_WritePin>
	pgagain = 0x4000 | (gain & 0x07);
 80032c2:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
	osDelay(5);
 80032c6:	2005      	movs	r0, #5
 80032c8:	f00d fe92 	bl	8010ff0 <osDelay>
	if (HAL_SPI_Transmit(&hspi2, &pgagain, 1, 1000) != HAL_OK) {	// select gain
 80032cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032d0:	2201      	movs	r2, #1
 80032d2:	4629      	mov	r1, r5
 80032d4:	480a      	ldr	r0, [pc, #40]	; (8003300 <setpgagain+0x68>)
	pgagain = 0x4000 | (gain & 0x07);
 80032d6:	802c      	strh	r4, [r5, #0]
	if (HAL_SPI_Transmit(&hspi2, &pgagain, 1, 1000) != HAL_OK) {	// select gain
 80032d8:	f008 f902 	bl	800b4e0 <HAL_SPI_Transmit>
 80032dc:	b110      	cbz	r0, 80032e4 <setpgagain+0x4c>
		printf("setpgagain: SPI Error\n");
 80032de:	4809      	ldr	r0, [pc, #36]	; (8003304 <setpgagain+0x6c>)
 80032e0:	f01d fc82 	bl	8020be8 <puts>
	}
	osDelay(5);
 80032e4:	2005      	movs	r0, #5
 80032e6:	f00d fe83 	bl	8010ff0 <osDelay>
//printf("PGA Gain set to %d\n",pgagain & 7);
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 80032ea:	2201      	movs	r2, #1
 80032ec:	2104      	movs	r1, #4
 80032ee:	4802      	ldr	r0, [pc, #8]	; (80032f8 <setpgagain+0x60>)
}
 80032f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 80032f4:	f005 bad4 	b.w	80088a0 <HAL_GPIO_WritePin>
 80032f8:	40021800 	.word	0x40021800
 80032fc:	2000023e 	.word	0x2000023e
 8003300:	2002a8ec 	.word	0x2002a8ec
 8003304:	08025f74 	.word	0x08025f74

08003308 <initpga>:
//////////////////////////////////////////////
//
// Initialise the Programmable Gain Amplifier MCP6S93
//
//////////////////////////////////////////////
int initpga() {
 8003308:	b510      	push	{r4, lr}
	// init spi based single ended PG Amp
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 800330a:	2201      	movs	r2, #1
int initpga() {
 800330c:	b084      	sub	sp, #16
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 800330e:	2104      	movs	r1, #4
 8003310:	482b      	ldr	r0, [pc, #172]	; (80033c0 <initpga+0xb8>)
 8003312:	f005 fac5 	bl	80088a0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// reset the PGA seq
 8003316:	2200      	movs	r2, #0
 8003318:	2104      	movs	r1, #4
 800331a:	4829      	ldr	r0, [pc, #164]	; (80033c0 <initpga+0xb8>)
 800331c:	f005 fac0 	bl	80088a0 <HAL_GPIO_WritePin>
	osDelay(50);
 8003320:	2032      	movs	r0, #50	; 0x32
 8003322:	f00d fe65 	bl	8010ff0 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8003326:	2201      	movs	r2, #1
 8003328:	2104      	movs	r1, #4
 800332a:	4825      	ldr	r0, [pc, #148]	; (80033c0 <initpga+0xb8>)
 800332c:	f005 fab8 	bl	80088a0 <HAL_GPIO_WritePin>
	osDelay(50);
 8003330:	2032      	movs	r0, #50	; 0x32
 8003332:	f00d fe5d 	bl	8010ff0 <osDelay>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 8003336:	2200      	movs	r2, #0
 8003338:	2104      	movs	r1, #4
 800333a:	4821      	ldr	r0, [pc, #132]	; (80033c0 <initpga+0xb8>)
 800333c:	f005 fab0 	bl	80088a0 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0 }, 1, 1000) != HAL_OK) {	// nop cmd
 8003340:	2400      	movs	r4, #0
 8003342:	a904      	add	r1, sp, #16
 8003344:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003348:	2201      	movs	r2, #1
 800334a:	481e      	ldr	r0, [pc, #120]	; (80033c4 <initpga+0xbc>)
 800334c:	f821 4d0c 	strh.w	r4, [r1, #-12]!
 8003350:	f008 f8c6 	bl	800b4e0 <HAL_SPI_Transmit>
 8003354:	bb70      	cbnz	r0, 80033b4 <initpga+0xac>
		printf("initpga: SPI error 2\n\r");
		return (1);
	}
	{
		volatile int dly;
		for (dly = 0; dly < 50; dly++)
 8003356:	9002      	str	r0, [sp, #8]
 8003358:	9b02      	ldr	r3, [sp, #8]
 800335a:	2b31      	cmp	r3, #49	; 0x31
 800335c:	dc05      	bgt.n	800336a <initpga+0x62>
 800335e:	9b02      	ldr	r3, [sp, #8]
 8003360:	3301      	adds	r3, #1
 8003362:	9302      	str	r3, [sp, #8]
 8003364:	9b02      	ldr	r3, [sp, #8]
 8003366:	2b31      	cmp	r3, #49	; 0x31
 8003368:	ddf9      	ble.n	800335e <initpga+0x56>
			;
	}
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PG
 800336a:	2201      	movs	r2, #1
 800336c:	2104      	movs	r1, #4
 800336e:	4814      	ldr	r0, [pc, #80]	; (80033c0 <initpga+0xb8>)
 8003370:	f005 fa96 	bl	80088a0 <HAL_GPIO_WritePin>
	osDelay(50);
 8003374:	2032      	movs	r0, #50	; 0x32
 8003376:	f00d fe3b 	bl	8010ff0 <osDelay>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 800337a:	2200      	movs	r2, #0
 800337c:	2104      	movs	r1, #4
 800337e:	4810      	ldr	r0, [pc, #64]	; (80033c0 <initpga+0xb8>)
 8003380:	f005 fa8e 	bl	80088a0 <HAL_GPIO_WritePin>
	//osDelay(5);
	if (HAL_SPI_Transmit(&hspi2, &spicmdchan[0], 1, 1000) != HAL_OK) {	// set the channel to ch1
 8003384:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003388:	2201      	movs	r2, #1
 800338a:	490f      	ldr	r1, [pc, #60]	; (80033c8 <initpga+0xc0>)
 800338c:	480d      	ldr	r0, [pc, #52]	; (80033c4 <initpga+0xbc>)
 800338e:	f008 f8a7 	bl	800b4e0 <HAL_SPI_Transmit>
 8003392:	b978      	cbnz	r0, 80033b4 <initpga+0xac>
		printf("initpga: SPI error 2\n\r");
		return (1);
	}
	{
		volatile int dly;
		for (dly = 0; dly < 50; dly++)
 8003394:	9003      	str	r0, [sp, #12]
 8003396:	9b03      	ldr	r3, [sp, #12]
 8003398:	2b31      	cmp	r3, #49	; 0x31
 800339a:	dc05      	bgt.n	80033a8 <initpga+0xa0>
 800339c:	9b03      	ldr	r3, [sp, #12]
 800339e:	3301      	adds	r3, #1
 80033a0:	9303      	str	r3, [sp, #12]
 80033a2:	9b03      	ldr	r3, [sp, #12]
 80033a4:	2b31      	cmp	r3, #49	; 0x31
 80033a6:	ddf9      	ble.n	800339c <initpga+0x94>
			;
	}
	setpgagain(1);			// 1 == gain of 2x
 80033a8:	2001      	movs	r0, #1
 80033aa:	f7ff ff75 	bl	8003298 <setpgagain>
	return (0);
 80033ae:	2000      	movs	r0, #0
}
 80033b0:	b004      	add	sp, #16
 80033b2:	bd10      	pop	{r4, pc}
		printf("initpga: SPI error 2\n\r");
 80033b4:	4805      	ldr	r0, [pc, #20]	; (80033cc <initpga+0xc4>)
 80033b6:	f01d fb8f 	bl	8020ad8 <iprintf>
		return (1);
 80033ba:	2001      	movs	r0, #1
}
 80033bc:	b004      	add	sp, #16
 80033be:	bd10      	pop	{r4, pc}
 80033c0:	40021800 	.word	0x40021800
 80033c4:	2002a8ec 	.word	0x2002a8ec
 80033c8:	08025f8c 	.word	0x08025f8c
 80033cc:	08025d98 	.word	0x08025d98

080033d0 <bumppga>:

// bump the pga by one step
int bumppga(int i) {
	volatile int gain;

	gain = pgagain & 0x7;
 80033d0:	4b11      	ldr	r3, [pc, #68]	; (8003418 <bumppga+0x48>)
 80033d2:	881b      	ldrh	r3, [r3, #0]
int bumppga(int i) {
 80033d4:	b510      	push	{r4, lr}
	gain = pgagain & 0x7;
 80033d6:	f003 0307 	and.w	r3, r3, #7
int bumppga(int i) {
 80033da:	b082      	sub	sp, #8
	if (!(((gain <= 0) && (i < 0)) || ((gain >= 7) && (i > 0)))) {	// there is room to change
 80033dc:	1e04      	subs	r4, r0, #0
	gain = pgagain & 0x7;
 80033de:	9301      	str	r3, [sp, #4]
	if (!(((gain <= 0) && (i < 0)) || ((gain >= 7) && (i > 0)))) {	// there is room to change
 80033e0:	9b01      	ldr	r3, [sp, #4]
 80033e2:	da04      	bge.n	80033ee <bumppga+0x1e>
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	bfd4      	ite	le
 80033e8:	2300      	movle	r3, #0
 80033ea:	2301      	movgt	r3, #1
 80033ec:	b13b      	cbz	r3, 80033fe <bumppga+0x2e>
 80033ee:	2c00      	cmp	r4, #0
 80033f0:	9b01      	ldr	r3, [sp, #4]
 80033f2:	dd07      	ble.n	8003404 <bumppga+0x34>
 80033f4:	2b06      	cmp	r3, #6
 80033f6:	bfcc      	ite	gt
 80033f8:	2300      	movgt	r3, #0
 80033fa:	2301      	movle	r3, #1
 80033fc:	b913      	cbnz	r3, 8003404 <bumppga+0x34>
		gain = gain + i;
		setpgagain(gain);
		return(i);
	}
return(0);
 80033fe:	4618      	mov	r0, r3
}
 8003400:	b002      	add	sp, #8
 8003402:	bd10      	pop	{r4, pc}
		gain = gain + i;
 8003404:	9b01      	ldr	r3, [sp, #4]
 8003406:	4423      	add	r3, r4
 8003408:	9301      	str	r3, [sp, #4]
		setpgagain(gain);
 800340a:	9801      	ldr	r0, [sp, #4]
 800340c:	f7ff ff44 	bl	8003298 <setpgagain>
		return(i);
 8003410:	4620      	mov	r0, r4
}
 8003412:	b002      	add	sp, #8
 8003414:	bd10      	pop	{r4, pc}
 8003416:	bf00      	nop
 8003418:	2000023e 	.word	0x2000023e

0800341c <initdualmux>:
//////////////////////////////////////////////
//
// Initialise the dual mux ADG729
//
//////////////////////////////////////////////
void initdualmux(void) {
 800341c:	b500      	push	{lr}
	//HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)

	if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {	// RF dual MUX
 800341e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
void initdualmux(void) {
 8003422:	b083      	sub	sp, #12
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {	// RF dual MUX
 8003424:	2301      	movs	r3, #1
 8003426:	4a08      	ldr	r2, [pc, #32]	; (8003448 <initdualmux+0x2c>)
 8003428:	9000      	str	r0, [sp, #0]
 800342a:	2188      	movs	r1, #136	; 0x88
 800342c:	4807      	ldr	r0, [pc, #28]	; (800344c <initdualmux+0x30>)
 800342e:	f005 fcb3 	bl	8008d98 <HAL_I2C_Master_Transmit>
 8003432:	b910      	cbnz	r0, 800343a <initdualmux+0x1e>
		printf("I2C HAL returned error 1\n\r");
	}
}
 8003434:	b003      	add	sp, #12
 8003436:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("I2C HAL returned error 1\n\r");
 800343a:	4805      	ldr	r0, [pc, #20]	; (8003450 <initdualmux+0x34>)
}
 800343c:	b003      	add	sp, #12
 800343e:	f85d eb04 	ldr.w	lr, [sp], #4
		printf("I2C HAL returned error 1\n\r");
 8003442:	f01d bb49 	b.w	8020ad8 <iprintf>
 8003446:	bf00      	nop
 8003448:	2000023c 	.word	0x2000023c
 800344c:	2002aad8 	.word	0x2002aad8
 8003450:	08025d7c 	.word	0x08025d7c
 8003454:	00000000 	.word	0x00000000

08003458 <getpressure115>:

// MPL115 low precision pressure sensor, uses floating point, crashes!!
HAL_StatusTypeDef getpressure115(void) {
 8003458:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800345c:	ed2d 8b02 	vpush	{d8}
 8003460:	b091      	sub	sp, #68	; 0x44
	HAL_StatusTypeDef result;
	volatile double ffrac, p, t, n;
	uint16_t pr, tr;
	uint8_t testdat[8];

	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8003462:	2112      	movs	r1, #18
 8003464:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8003468:	2302      	movs	r3, #2
 800346a:	aa10      	add	r2, sp, #64	; 0x40
 800346c:	4878      	ldr	r0, [pc, #480]	; (8003650 <getpressure115+0x1f8>)
 800346e:	f822 1d2c 	strh.w	r1, [r2, #-44]!
 8003472:	21c0      	movs	r1, #192	; 0xc0
 8003474:	9500      	str	r5, [sp, #0]
 8003476:	f005 fc8f 	bl	8008d98 <HAL_I2C_Master_Transmit>
	// CMD Start Conversion
	if (result != HAL_OK) {
 800347a:	4607      	mov	r7, r0
 800347c:	2800      	cmp	r0, #0
 800347e:	f040 80c4 	bne.w	800360a <getpressure115+0x1b2>
		return (result);
	}

	osDelay(4);		// conversion time max 3mS

	for (i = 0; i < 4; i++) {
 8003482:	4604      	mov	r4, r0
	osDelay(4);		// conversion time max 3mS
 8003484:	2004      	movs	r0, #4
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);		// rd pressure and temp regs
 8003486:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 8003650 <getpressure115+0x1f8>
		if (result != HAL_OK) {
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 800348a:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 800367c <getpressure115+0x224>
	osDelay(4);		// conversion time max 3mS
 800348e:	f00d fdaf 	bl	8010ff0 <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);		// rd pressure and temp regs
 8003492:	aa0e      	add	r2, sp, #56	; 0x38
 8003494:	2301      	movs	r3, #1
 8003496:	9502      	str	r5, [sp, #8]
 8003498:	4640      	mov	r0, r8
 800349a:	1911      	adds	r1, r2, r4
 800349c:	b2a2      	uxth	r2, r4
 800349e:	e9cd 1300 	strd	r1, r3, [sp]
 80034a2:	21c1      	movs	r1, #193	; 0xc1
 80034a4:	f005 fd1e 	bl	8008ee4 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80034a8:	4606      	mov	r6, r0
 80034aa:	2800      	cmp	r0, #0
 80034ac:	f040 809f 	bne.w	80035ee <getpressure115+0x196>
	for (i = 0; i < 4; i++) {
 80034b0:	3401      	adds	r4, #1
 80034b2:	2c04      	cmp	r4, #4
 80034b4:	d1ed      	bne.n	8003492 <getpressure115+0x3a>
	}
	printf("\n");
#endif

	pr = (data[0] * 256 + data[1]) >> 6;
	tr = (data[2] * 256 + data[3]) >> 6;
 80034b6:	f89d 403a 	ldrb.w	r4, [sp, #58]	; 0x3a
//	printf("Comp: Press = %f\n", p);

	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
//	printf("kPA Press = %f\n", p);

	ffrac = modf(p, &n);
 80034ba:	a80c      	add	r0, sp, #48	; 0x30
	pr = (data[0] * 256 + data[1]) >> 6;
 80034bc:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
	tr = (data[2] * 256 + data[3]) >> 6;
 80034c0:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
	pr = (data[0] * 256 + data[1]) >> 6;
 80034c4:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
	tr = (data[2] * 256 + data[3]) >> 6;
 80034c8:	eb02 2204 	add.w	r2, r2, r4, lsl #8
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80034cc:	4c61      	ldr	r4, [pc, #388]	; (8003654 <getpressure115+0x1fc>)
	pr = (data[0] * 256 + data[1]) >> 6;
 80034ce:	eb03 2301 	add.w	r3, r3, r1, lsl #8
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80034d2:	4961      	ldr	r1, [pc, #388]	; (8003658 <getpressure115+0x200>)
	tr = (data[2] * 256 + data[3]) >> 6;
 80034d4:	1192      	asrs	r2, r2, #6
	temperature = t;
	tempfrac = (t - temperature) * 100;

//	printf("\ntemperature1 = %d.%d  ", temperature, tempfrac);
//	printf("\ntemperature2 = %f  ", t);
	tempfrac = tempfrac * 100;	// now 10,000
 80034d6:	4d61      	ldr	r5, [pc, #388]	; (800365c <getpressure115+0x204>)
	pr = (data[0] * 256 + data[1]) >> 6;
 80034d8:	099b      	lsrs	r3, r3, #6
	tr = (data[2] * 256 + data[3]) >> 6;
 80034da:	ee08 2a10 	vmov	s16, r2
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80034de:	4a60      	ldr	r2, [pc, #384]	; (8003660 <getpressure115+0x208>)
	p = pr;
 80034e0:	ee07 3a90 	vmov	s15, r3
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80034e4:	4b5f      	ldr	r3, [pc, #380]	; (8003664 <getpressure115+0x20c>)
	t = tr;
 80034e6:	eeb8 6b48 	vcvt.f64.u32	d6, s16
	p = pr;
 80034ea:	eeb8 7b67 	vcvt.f64.u32	d7, s15
	t = tr;
 80034ee:	ed8d 6b0a 	vstr	d6, [sp, #40]	; 0x28
	p = pr;
 80034f2:	ed8d 7b08 	vstr	d7, [sp, #32]
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80034f6:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80034fa:	ed94 4b00 	vldr	d4, [r4]
 80034fe:	ed91 5b00 	vldr	d5, [r1]
 8003502:	ed9d 1b08 	vldr	d1, [sp, #32]
 8003506:	ed92 7b00 	vldr	d7, [r2]
 800350a:	eea4 5b06 	vfma.f64	d5, d4, d6
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 800350e:	4c56      	ldr	r4, [pc, #344]	; (8003668 <getpressure115+0x210>)
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8003510:	ed9d 3b0a 	vldr	d3, [sp, #40]	; 0x28
 8003514:	ed93 2b00 	vldr	d2, [r3]
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 8003518:	ed9f 4b41 	vldr	d4, [pc, #260]	; 8003620 <getpressure115+0x1c8>
 800351c:	ed9f 6b42 	vldr	d6, [pc, #264]	; 8003628 <getpressure115+0x1d0>
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8003520:	eea5 7b01 	vfma.f64	d7, d5, d1
 8003524:	eea2 7b03 	vfma.f64	d7, d2, d3
 8003528:	ed8d 7b08 	vstr	d7, [sp, #32]
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 800352c:	ed9d 7b08 	vldr	d7, [sp, #32]
 8003530:	eea7 6b04 	vfma.f64	d6, d7, d4
 8003534:	ed8d 6b08 	vstr	d6, [sp, #32]
	ffrac = modf(p, &n);
 8003538:	ed9d 0b08 	vldr	d0, [sp, #32]
 800353c:	f01d fb98 	bl	8020c70 <modf>
	t = tr * -0.1706 + 112.27; //C
 8003540:	eeb8 7bc8 	vcvt.f64.s32	d7, s16

				printf("myt 0x%x, %d, t=%f, myf=%f\n\r",myt,myt,t,myf);

			}
#endif
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8003544:	eeb3 8b00 	vmov.f64	d8, #48	; 0x41800000  16.0
	tempfrac = tempfrac * 100;	// now 10,000
 8003548:	2264      	movs	r2, #100	; 0x64
	temperature = t;
 800354a:	4b48      	ldr	r3, [pc, #288]	; (800366c <getpressure115+0x214>)
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 800354c:	4848      	ldr	r0, [pc, #288]	; (8003670 <getpressure115+0x218>)
	pressure = (uint32_t) n;
 800354e:	4949      	ldr	r1, [pc, #292]	; (8003674 <getpressure115+0x21c>)
	t = tr * -0.1706 + 112.27; //C
 8003550:	ed9f 5b37 	vldr	d5, [pc, #220]	; 8003630 <getpressure115+0x1d8>
 8003554:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8003638 <getpressure115+0x1e0>
	ffrac = modf(p, &n);
 8003558:	ed8d 0b06 	vstr	d0, [sp, #24]
	pressure = (uint32_t) n;
 800355c:	ed9d 3b0c 	vldr	d3, [sp, #48]	; 0x30
	t = tr * -0.1706 + 112.27; //C
 8003560:	eea7 6b05 	vfma.f64	d6, d7, d5
	pressure = (uint32_t) n;
 8003564:	eebc 3bc3 	vcvt.u32.f64	s6, d3
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8003568:	ed9d 4b06 	vldr	d4, [sp, #24]
 800356c:	ed9f 0b34 	vldr	d0, [pc, #208]	; 8003640 <getpressure115+0x1e8>
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8003570:	ed9f 1b35 	vldr	d1, [pc, #212]	; 8003648 <getpressure115+0x1f0>
	pressure = (uint32_t) n;
 8003574:	ed81 3a00 	vstr	s6, [r1]
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8003578:	ee24 4b00 	vmul.f64	d4, d4, d0
	t = tr * -0.1706 + 112.27; //C
 800357c:	ed8d 6b0a 	vstr	d6, [sp, #40]	; 0x28
	temperature = t;
 8003580:	ed9d 2b0a 	vldr	d2, [sp, #40]	; 0x28
	tempfrac = (t - temperature) * 100;
 8003584:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8003588:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
	temperature = t;
 800358c:	eebc 2bc2 	vcvt.u32.f64	s4, d2
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8003590:	eebc 4bc4 	vcvt.u32.f64	s8, d4
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8003594:	ee26 6b08 	vmul.f64	d6, d6, d8
	temperature = t;
 8003598:	ed83 2a00 	vstr	s4, [r3]
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 800359c:	ed84 4a00 	vstr	s8, [r4]
	tempfrac = (t - temperature) * 100;
 80035a0:	eeb8 7b42 	vcvt.f64.u32	d7, s4
 80035a4:	ee35 5b47 	vsub.f64	d5, d5, d7
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80035a8:	feb8 6b46 	vrinta.f64	d6, d6
 80035ac:	eefc 6bc6 	vcvt.u32.f64	s13, d6
	tempfrac = (t - temperature) * 100;
 80035b0:	ee25 5b00 	vmul.f64	d5, d5, d0
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80035b4:	ee16 3a90 	vmov	r3, s13
 80035b8:	ed9d 7b08 	vldr	d7, [sp, #32]
	tempfrac = (t - temperature) * 100;
 80035bc:	eebc 5bc5 	vcvt.u32.f64	s10, d5
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80035c0:	ee27 7b01 	vmul.f64	d7, d7, d1
	tempfrac = tempfrac * 100;	// now 10,000
 80035c4:	ee15 6a10 	vmov	r6, s10
 80035c8:	fb02 f206 	mul.w	r2, r2, r6
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80035cc:	feb8 7b47 	vrinta.f64	d7, d7
 80035d0:	eebc 7bc7 	vcvt.u32.f64	s14, d7
	tempfrac = tempfrac * 100;	// now 10,000
 80035d4:	602a      	str	r2, [r5, #0]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80035d6:	ee17 2a10 	vmov	r2, s14
 80035da:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
 80035de:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
//	printf("statuspkt.temppress temp=%f, press=%f\n\r", (float) ((statuspkt.temppress >> 20)) / 16.0,
//			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	return (HAL_OK);
}
 80035e2:	4638      	mov	r0, r7
 80035e4:	b011      	add	sp, #68	; 0x44
 80035e6:	ecbd 8b02 	vpop	{d8}
 80035ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 80035ee:	4601      	mov	r1, r0
 80035f0:	4648      	mov	r0, r9
 80035f2:	f01d fa71 	bl	8020ad8 <iprintf>
			if (i == 3)
 80035f6:	2c03      	cmp	r4, #3
 80035f8:	f47f af5a 	bne.w	80034b0 <getpressure115+0x58>
 80035fc:	4637      	mov	r7, r6
}
 80035fe:	4638      	mov	r0, r7
 8003600:	b011      	add	sp, #68	; 0x44
 8003602:	ecbd 8b02 	vpop	{d8}
 8003606:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		printf("I2C MPL115 HAL returned error 7\n\r");
 800360a:	481b      	ldr	r0, [pc, #108]	; (8003678 <getpressure115+0x220>)
 800360c:	f01d fa64 	bl	8020ad8 <iprintf>
}
 8003610:	4638      	mov	r0, r7
 8003612:	b011      	add	sp, #68	; 0x44
 8003614:	ecbd 8b02 	vpop	{d8}
 8003618:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800361c:	f3af 8000 	nop.w
 8003620:	04411044 	.word	0x04411044
 8003624:	3fb04411 	.word	0x3fb04411
 8003628:	00000000 	.word	0x00000000
 800362c:	40490000 	.word	0x40490000
 8003630:	86594af5 	.word	0x86594af5
 8003634:	bfc5d638 	.word	0xbfc5d638
 8003638:	ae147ae1 	.word	0xae147ae1
 800363c:	405c1147 	.word	0x405c1147
 8003640:	00000000 	.word	0x00000000
 8003644:	40590000 	.word	0x40590000
 8003648:	00000000 	.word	0x00000000
 800364c:	40af4000 	.word	0x40af4000
 8003650:	2002aad8 	.word	0x2002aad8
 8003654:	20001678 	.word	0x20001678
 8003658:	20001668 	.word	0x20001668
 800365c:	2002b3d8 	.word	0x2002b3d8
 8003660:	20001660 	.word	0x20001660
 8003664:	20001670 	.word	0x20001670
 8003668:	2002b3e4 	.word	0x2002b3e4
 800366c:	2002b3dc 	.word	0x2002b3dc
 8003670:	2002a77c 	.word	0x2002a77c
 8003674:	2002b3e0 	.word	0x2002b3e0
 8003678:	08025ce4 	.word	0x08025ce4
 800367c:	08025d08 	.word	0x08025d08

08003680 <initpressure115>:

// the cheap pressure sensor
HAL_StatusTypeDef initpressure115(void) {
 8003680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const uint8_t testcoef[] = {0x3E, 0xCE, 0xb3, 0xF9, 0xC5, 0x17, 0x33, 0xC8};
#endif
	int i;

	for (i = 0; i < 8; i++)
		data[i] = 0x5A;
 8003684:	f04f 335a 	mov.w	r3, #1515870810	; 0x5a5a5a5a
HAL_StatusTypeDef initpressure115(void) {
 8003688:	b086      	sub	sp, #24

//	if (HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x04 }, 1, 1000) != HAL_OK) {	// CMD Read �Coefficient data byte 1 High byte� = 0x04
//		printf("I2C 115 HAL returned error 5\n\r");
//	}

	for (i = 0; i < 8; i++) {
 800368a:	2400      	movs	r4, #0
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 800368c:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 8003690:	2701      	movs	r7, #1
 8003692:	4e33      	ldr	r6, [pc, #204]	; (8003760 <initpressure115+0xe0>)
		data[i] = 0x5A;
 8003694:	e9cd 3304 	strd	r3, r3, [sp, #16]
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8003698:	ab04      	add	r3, sp, #16
 800369a:	1d22      	adds	r2, r4, #4
 800369c:	21c0      	movs	r1, #192	; 0xc0
 800369e:	4630      	mov	r0, r6
 80036a0:	4423      	add	r3, r4
 80036a2:	b292      	uxth	r2, r2
 80036a4:	3401      	adds	r4, #1
 80036a6:	9300      	str	r3, [sp, #0]
 80036a8:	2301      	movs	r3, #1
 80036aa:	e9cd 7801 	strd	r7, r8, [sp, #4]
 80036ae:	f005 fc19 	bl	8008ee4 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80036b2:	4605      	mov	r5, r0
 80036b4:	2800      	cmp	r0, #0
 80036b6:	d142      	bne.n	800373e <initpressure115+0xbe>
	for (i = 0; i < 8; i++) {
 80036b8:	2c08      	cmp	r4, #8
 80036ba:	d1ed      	bne.n	8003698 <initpressure115+0x18>
	for (i = 0; i < 8; i++) {
		printf(" %x", data[i]);
	}
#endif

	if (data[0] == 0x5a) {
 80036bc:	f89d 4010 	ldrb.w	r4, [sp, #16]
 80036c0:	2c5a      	cmp	r4, #90	; 0x5a
 80036c2:	d044      	beq.n	800374e <initpressure115+0xce>
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
		return (HAL_ERROR);		// expected a changed reading - is device present?
	}

	a0co = (data[0] << 8) | data[1];
	b1co = (data[2] << 8) | data[3];
 80036c4:	f89d 2012 	ldrb.w	r2, [sp, #18]
	b2co = (data[4] << 8) | data[5];
 80036c8:	f89d 3014 	ldrb.w	r3, [sp, #20]
	b1co = (data[2] << 8) | data[3];
 80036cc:	f89d 0013 	ldrb.w	r0, [sp, #19]
	b2co = (data[4] << 8) | data[5];
 80036d0:	f89d 1015 	ldrb.w	r1, [sp, #21]
	c12co = (data[6] << 8) | data[7];
 80036d4:	f89d 6016 	ldrb.w	r6, [sp, #22]
	b1co = (data[2] << 8) | data[3];
 80036d8:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
	b2co = (data[4] << 8) | data[5];
 80036dc:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
	c12co = (data[6] << 8) | data[7];
 80036e0:	f89d 2017 	ldrb.w	r2, [sp, #23]
	a0co = (data[0] << 8) | data[1];
 80036e4:	f89d 3011 	ldrb.w	r3, [sp, #17]
	b1co = (data[2] << 8) | data[3];
 80036e8:	b200      	sxth	r0, r0
	c12co = (data[6] << 8) | data[7];
 80036ea:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
	a0co = (data[0] << 8) | data[1];
 80036ee:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
//a0co = 0x3ECE ; b1co = 0xB3F9; b2co = 0xC517; c12co = 0x33C8;  // force fixed coeficients

//	printf("\na0co=%hx, b1co=%hx, b2co=%hx, c12co=%hx\n", a0co, b1co, b2co, c12co);

	a0 = (double) a0co / 8;
	b1 = (double) b1co / 8192;
 80036f2:	ee04 0a10 	vmov	s8, r0
 80036f6:	eeba 4be9 	vcvt.f64.s32	d4, d4, #13
	b2co = (data[4] << 8) | data[5];
 80036fa:	b209      	sxth	r1, r1
	b2 = (double) b2co / 16384;
	c12 = (double) c12co;
 80036fc:	f342 028d 	sbfx	r2, r2, #2, #14
	a0 = (double) a0co / 8;
 8003700:	b21b      	sxth	r3, r3
	b1 = (double) b1co / 8192;
 8003702:	4818      	ldr	r0, [pc, #96]	; (8003764 <initpressure115+0xe4>)
	b2 = (double) b2co / 16384;
 8003704:	ee05 1a10 	vmov	s10, r1
 8003708:	eeba 5bc9 	vcvt.f64.s32	d5, d5, #14
 800370c:	4916      	ldr	r1, [pc, #88]	; (8003768 <initpressure115+0xe8>)
	c12 /= (double) 4194304.0;
 800370e:	ee06 2a10 	vmov	s12, r2
 8003712:	eeba 6bc5 	vcvt.f64.s32	d6, d6, #22
 8003716:	4a15      	ldr	r2, [pc, #84]	; (800376c <initpressure115+0xec>)
	a0 = (double) a0co / 8;
 8003718:	ee07 3a10 	vmov	s14, r3
 800371c:	eeba 7bee 	vcvt.f64.s32	d7, d7, #3
 8003720:	4b13      	ldr	r3, [pc, #76]	; (8003770 <initpressure115+0xf0>)
	b1 = (double) b1co / 8192;
 8003722:	ed80 4b00 	vstr	d4, [r0]
	b2 = (double) b2co / 16384;
 8003726:	ed81 5b00 	vstr	d5, [r1]
	c12 /= (double) 4194304.0;
 800372a:	ed82 6b00 	vstr	d6, [r2]
	a0 = (double) a0co / 8;
 800372e:	ed83 7b00 	vstr	d7, [r3]

//	printf("a0=%f, b1=%f, b2=%f, c12=%f\n", a0, b1, b2, c12);
	getpressure115();
 8003732:	f7ff fe91 	bl	8003458 <getpressure115>
	return (HAL_OK);
}
 8003736:	4628      	mov	r0, r5
 8003738:	b006      	add	sp, #24
 800373a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			printf("Splat1-2 MPL115A2 I2C HAL returned error %d\n\r", result);
 800373e:	4601      	mov	r1, r0
 8003740:	480c      	ldr	r0, [pc, #48]	; (8003774 <initpressure115+0xf4>)
 8003742:	f01d f9c9 	bl	8020ad8 <iprintf>
}
 8003746:	4628      	mov	r0, r5
 8003748:	b006      	add	sp, #24
 800374a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return (HAL_ERROR);		// expected a changed reading - is device present?
 800374e:	2501      	movs	r5, #1
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
 8003750:	4809      	ldr	r0, [pc, #36]	; (8003778 <initpressure115+0xf8>)
 8003752:	f01d f9c1 	bl	8020ad8 <iprintf>
}
 8003756:	4628      	mov	r0, r5
 8003758:	b006      	add	sp, #24
 800375a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800375e:	bf00      	nop
 8003760:	2002aad8 	.word	0x2002aad8
 8003764:	20001668 	.word	0x20001668
 8003768:	20001670 	.word	0x20001670
 800376c:	20001678 	.word	0x20001678
 8003770:	20001660 	.word	0x20001660
 8003774:	08025db0 	.word	0x08025db0
 8003778:	08025de0 	.word	0x08025de0

0800377c <getpressure3115>:
//////////////////////////////////////////////
//
// get the pressure and put in globals Sensor MPL3115A2
//
//////////////////////////////////////////////
HAL_StatusTypeDef getpressure3115(void) {
 800377c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003780:	b08c      	sub	sp, #48	; 0x30
	HAL_StatusTypeDef result;
	volatile uint32_t p, t;
//	double ffp, ffn, ffrac;
	volatile uint32_t ifp, ifn, ifrac;

	data[0] = 0x55;
 8003782:	2355      	movs	r3, #85	; 0x55
	for (trys = 0; trys < 4; trys++) {
 8003784:	2500      	movs	r5, #0
		osDelay(10);
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8003786:	4f48      	ldr	r7, [pc, #288]	; (80038a8 <getpressure3115+0x12c>)
	data[0] = 0x55;
 8003788:	ae0c      	add	r6, sp, #48	; 0x30
		if (result != HAL_OK) {
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 800378a:	f8df 813c 	ldr.w	r8, [pc, #316]	; 80038c8 <getpressure3115+0x14c>
	data[0] = 0x55;
 800378e:	f806 3d10 	strb.w	r3, [r6, #-16]!
		osDelay(10);
 8003792:	200a      	movs	r0, #10
 8003794:	f00d fc2c 	bl	8010ff0 <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8003798:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800379c:	2301      	movs	r3, #1
 800379e:	9600      	str	r6, [sp, #0]
 80037a0:	9202      	str	r2, [sp, #8]
 80037a2:	21c0      	movs	r1, #192	; 0xc0
 80037a4:	2200      	movs	r2, #0
 80037a6:	9301      	str	r3, [sp, #4]
 80037a8:	4638      	mov	r0, r7
 80037aa:	f005 fb9b 	bl	8008ee4 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80037ae:	4604      	mov	r4, r0
 80037b0:	2800      	cmp	r0, #0
 80037b2:	d167      	bne.n	8003884 <getpressure3115+0x108>
			if (trys == 3)
				return (result);
		} // no HAL error
		if (data[0] & 0x08)
 80037b4:	f89d 3020 	ldrb.w	r3, [sp, #32]
	for (trys = 0; trys < 4; trys++) {
 80037b8:	3501      	adds	r5, #1
		if (data[0] & 0x08)
 80037ba:	071b      	lsls	r3, r3, #28
 80037bc:	d401      	bmi.n	80037c2 <getpressure3115+0x46>
	for (trys = 0; trys < 4; trys++) {
 80037be:	2d04      	cmp	r5, #4
 80037c0:	d1e7      	bne.n	8003792 <getpressure3115+0x16>
 80037c2:	2501      	movs	r5, #1
 80037c4:	af0a      	add	r7, sp, #40	; 0x28
			break;		// data is ready
	} // for
//		printf("Press stat: 0x%0x\n", data[0]);

	for (i = 1; i < 6; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 80037c6:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 80037ca:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 80038a8 <getpressure3115+0x12c>
 80037ce:	46a8      	mov	r8, r5
 80037d0:	2301      	movs	r3, #1
 80037d2:	b2aa      	uxth	r2, r5
 80037d4:	f8cd a008 	str.w	sl, [sp, #8]
 80037d8:	21c0      	movs	r1, #192	; 0xc0
 80037da:	f8cd 8004 	str.w	r8, [sp, #4]
 80037de:	4648      	mov	r0, r9
 80037e0:	9600      	str	r6, [sp, #0]
	for (i = 1; i < 6; i++) {
 80037e2:	441d      	add	r5, r3
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 80037e4:	f005 fb7e 	bl	8008ee4 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80037e8:	4604      	mov	r4, r0
 80037ea:	2800      	cmp	r0, #0
 80037ec:	d154      	bne.n	8003898 <getpressure3115+0x11c>
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
			return (result);
		}
		dataout[i - 1] = data[0];
 80037ee:	f89d 3020 	ldrb.w	r3, [sp, #32]
	for (i = 1; i < 6; i++) {
 80037f2:	2d06      	cmp	r5, #6
		dataout[i - 1] = data[0];
 80037f4:	f807 3b01 	strb.w	r3, [r7], #1
	for (i = 1; i < 6; i++) {
 80037f8:	d1ea      	bne.n	80037d0 <getpressure3115+0x54>
//				printf("[0x%02x] ", data[0]);
	}  // for

	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 80037fa:	f89d 2029 	ldrb.w	r2, [sp, #41]	; 0x29

#endif

	// convert quarterpascals to kilopascals
	ifn = p / 4000;		// kilopascals
	ifrac = (p % 4000);		// fractions of a kilopascal
 80037fe:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8003802:	f89d 5028 	ldrb.w	r5, [sp, #40]	; 0x28

	pressure = ifn;
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52

	temperature = t >> 4;
	tempfrac = (t & 0x0F) * 625 * 100;
 8003806:	f24f 4124 	movw	r1, #62500	; 0xf424
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 800380a:	0212      	lsls	r2, r2, #8
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 800380c:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 8003810:	f89d 602b 	ldrb.w	r6, [sp, #43]	; 0x2b
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8003814:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8003818:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 800381c:	f89d 202a 	ldrb.w	r2, [sp, #42]	; 0x2a
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8003820:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
	pressure = ifn;
 8003824:	4e21      	ldr	r6, [pc, #132]	; (80038ac <getpressure3115+0x130>)
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8003826:	432a      	orrs	r2, r5
	statuspkt.temppress = t << 20 | p;								// update status packet
 8003828:	4d21      	ldr	r5, [pc, #132]	; (80038b0 <getpressure3115+0x134>)
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 800382a:	111b      	asrs	r3, r3, #4
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 800382c:	0912      	lsrs	r2, r2, #4
 800382e:	9204      	str	r2, [sp, #16]
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8003830:	9305      	str	r3, [sp, #20]
	statuspkt.temppress = t << 20 | p;								// update status packet
 8003832:	9b05      	ldr	r3, [sp, #20]
 8003834:	9a04      	ldr	r2, [sp, #16]
 8003836:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
	ifn = p / 4000;		// kilopascals
 800383a:	4b1e      	ldr	r3, [pc, #120]	; (80038b4 <getpressure3115+0x138>)
	statuspkt.temppress = t << 20 | p;								// update status packet
 800383c:	f8c5 2088 	str.w	r2, [r5, #136]	; 0x88
	ifn = p / 4000;		// kilopascals
 8003840:	9a04      	ldr	r2, [sp, #16]
 8003842:	fba3 5202 	umull	r5, r2, r3, r2
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8003846:	4d1c      	ldr	r5, [pc, #112]	; (80038b8 <getpressure3115+0x13c>)
	ifn = p / 4000;		// kilopascals
 8003848:	0a12      	lsrs	r2, r2, #8
 800384a:	9206      	str	r2, [sp, #24]
	ifrac = (p % 4000);		// fractions of a kilopascal
 800384c:	9a04      	ldr	r2, [sp, #16]
 800384e:	fba3 7302 	umull	r7, r3, r3, r2
	temperature = t >> 4;
 8003852:	4f1a      	ldr	r7, [pc, #104]	; (80038bc <getpressure3115+0x140>)
	ifrac = (p % 4000);		// fractions of a kilopascal
 8003854:	0a1b      	lsrs	r3, r3, #8
 8003856:	fb00 2313 	mls	r3, r0, r3, r2
 800385a:	9307      	str	r3, [sp, #28]
	pressure = ifn;
 800385c:	f8dd c018 	ldr.w	ip, [sp, #24]
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8003860:	9807      	ldr	r0, [sp, #28]
	temperature = t >> 4;
 8003862:	9b05      	ldr	r3, [sp, #20]
	tempfrac = (t & 0x0F) * 625 * 100;
 8003864:	9a05      	ldr	r2, [sp, #20]
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8003866:	6028      	str	r0, [r5, #0]
	temperature = t >> 4;
 8003868:	091b      	lsrs	r3, r3, #4
	tempfrac = (t & 0x0F) * 625 * 100;
 800386a:	f002 020f 	and.w	r2, r2, #15
 800386e:	4814      	ldr	r0, [pc, #80]	; (80038c0 <getpressure3115+0x144>)
	pressure = ifn;
 8003870:	f8c6 c000 	str.w	ip, [r6]
	tempfrac = (t & 0x0F) * 625 * 100;
 8003874:	fb01 f102 	mul.w	r1, r1, r2
	temperature = t >> 4;
 8003878:	603b      	str	r3, [r7, #0]
	tempfrac = (t & 0x0F) * 625 * 100;
 800387a:	6001      	str	r1, [r0, #0]
			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	}
#endif

	return (result);
}
 800387c:	4620      	mov	r0, r4
 800387e:	b00c      	add	sp, #48	; 0x30
 8003880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 8003884:	4601      	mov	r1, r0
 8003886:	4640      	mov	r0, r8
 8003888:	f01d f926 	bl	8020ad8 <iprintf>
			if (trys == 3)
 800388c:	2d03      	cmp	r5, #3
 800388e:	d191      	bne.n	80037b4 <getpressure3115+0x38>
}
 8003890:	4620      	mov	r0, r4
 8003892:	b00c      	add	sp, #48	; 0x30
 8003894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
 8003898:	4601      	mov	r1, r0
 800389a:	480a      	ldr	r0, [pc, #40]	; (80038c4 <getpressure3115+0x148>)
 800389c:	f01d f91c 	bl	8020ad8 <iprintf>
}
 80038a0:	4620      	mov	r0, r4
 80038a2:	b00c      	add	sp, #48	; 0x30
 80038a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038a8:	2002aad8 	.word	0x2002aad8
 80038ac:	2002b3e0 	.word	0x2002b3e0
 80038b0:	2002a77c 	.word	0x2002a77c
 80038b4:	10624dd3 	.word	0x10624dd3
 80038b8:	2002b3e4 	.word	0x2002b3e4
 80038bc:	2002b3dc 	.word	0x2002b3dc
 80038c0:	2002b3d8 	.word	0x2002b3d8
 80038c4:	08025d54 	.word	0x08025d54
 80038c8:	08025d2c 	.word	0x08025d2c

080038cc <initpressure3115>:

HAL_StatusTypeDef initpressure3115(void)	// returns 1 on bad MPL3115, 0 on good.
{
 80038cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038ce:	b08b      	sub	sp, #44	; 0x2c
	int i, step;
	uint8_t data[8];
	HAL_StatusTypeDef result;

	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0x0c, 1, &data[0], 1, 1000); // rd who am i register
 80038d0:	2501      	movs	r5, #1
 80038d2:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80038d6:	220c      	movs	r2, #12
 80038d8:	a808      	add	r0, sp, #32
 80038da:	462b      	mov	r3, r5
 80038dc:	9602      	str	r6, [sp, #8]
 80038de:	21c0      	movs	r1, #192	; 0xc0
 80038e0:	9000      	str	r0, [sp, #0]
 80038e2:	9501      	str	r5, [sp, #4]
 80038e4:	482f      	ldr	r0, [pc, #188]	; (80039a4 <initpressure3115+0xd8>)
 80038e6:	f005 fafd 	bl	8008ee4 <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 80038ea:	b938      	cbnz	r0, 80038fc <initpressure3115+0x30>
		printf("I2C HAL returned error 1\n\r");
		return (result);
	}
	if (data[0] != 0xc4)		// not the default MPL3115 ID
 80038ec:	f89d 3020 	ldrb.w	r3, [sp, #32]
 80038f0:	2bc4      	cmp	r3, #196	; 0xc4
 80038f2:	d00a      	beq.n	800390a <initpressure3115+0x3e>
		return (HAL_ERROR);
 80038f4:	462c      	mov	r4, r5
	if (result != HAL_OK) {
		printf("MPL3115A2 getpressure failed\n\r");
	}

	return (result);
}
 80038f6:	4620      	mov	r0, r4
 80038f8:	b00b      	add	sp, #44	; 0x2c
 80038fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038fc:	4604      	mov	r4, r0
		printf("I2C HAL returned error 1\n\r");
 80038fe:	482a      	ldr	r0, [pc, #168]	; (80039a8 <initpressure3115+0xdc>)
 8003900:	f01d f8ea 	bl	8020ad8 <iprintf>
}
 8003904:	4620      	mov	r0, r4
 8003906:	b00b      	add	sp, #44	; 0x2c
 8003908:	bdf0      	pop	{r4, r5, r6, r7, pc}
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x38 }, 2, 1000);
 800390a:	4f28      	ldr	r7, [pc, #160]	; (80039ac <initpressure3115+0xe0>)
 800390c:	aa0a      	add	r2, sp, #40	; 0x28
 800390e:	9600      	str	r6, [sp, #0]
 8003910:	2302      	movs	r3, #2
 8003912:	89bc      	ldrh	r4, [r7, #12]
 8003914:	21c0      	movs	r1, #192	; 0xc0
 8003916:	4823      	ldr	r0, [pc, #140]	; (80039a4 <initpressure3115+0xd8>)
 8003918:	f822 4d14 	strh.w	r4, [r2, #-20]!
 800391c:	f005 fa3c 	bl	8008d98 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8003920:	4604      	mov	r4, r0
 8003922:	bb78      	cbnz	r0, 8003984 <initpressure3115+0xb8>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x13, 0x07 }, 2, 1000); // enbl data flags pressure sense
 8003924:	8a39      	ldrh	r1, [r7, #16]
 8003926:	aa0a      	add	r2, sp, #40	; 0x28
 8003928:	9600      	str	r6, [sp, #0]
 800392a:	2302      	movs	r3, #2
 800392c:	f822 1d10 	strh.w	r1, [r2, #-16]!
 8003930:	21c0      	movs	r1, #192	; 0xc0
 8003932:	481c      	ldr	r0, [pc, #112]	; (80039a4 <initpressure3115+0xd8>)
 8003934:	f005 fa30 	bl	8008d98 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8003938:	4604      	mov	r4, r0
 800393a:	bb38      	cbnz	r0, 800398c <initpressure3115+0xc0>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x39 }, 2, 1000); // set active pressure sense
 800393c:	8ab9      	ldrh	r1, [r7, #20]
 800393e:	aa0a      	add	r2, sp, #40	; 0x28
 8003940:	9600      	str	r6, [sp, #0]
 8003942:	2302      	movs	r3, #2
 8003944:	f822 1d0c 	strh.w	r1, [r2, #-12]!
 8003948:	21c0      	movs	r1, #192	; 0xc0
 800394a:	4816      	ldr	r0, [pc, #88]	; (80039a4 <initpressure3115+0xd8>)
 800394c:	f005 fa24 	bl	8008d98 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8003950:	4604      	mov	r4, r0
 8003952:	b9f8      	cbnz	r0, 8003994 <initpressure3115+0xc8>
	osDelay(100);	// allow chip to start up sampling
 8003954:	2064      	movs	r0, #100	; 0x64
 8003956:	f00d fb4b 	bl	8010ff0 <osDelay>
	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 1, 1, &data[0], 1, 1000); // rd msb of press reg to clear ready flags in SR
 800395a:	aa08      	add	r2, sp, #32
 800395c:	462b      	mov	r3, r5
 800395e:	21c0      	movs	r1, #192	; 0xc0
 8003960:	9200      	str	r2, [sp, #0]
 8003962:	462a      	mov	r2, r5
 8003964:	480f      	ldr	r0, [pc, #60]	; (80039a4 <initpressure3115+0xd8>)
 8003966:	e9cd 5601 	strd	r5, r6, [sp, #4]
 800396a:	f005 fabb 	bl	8008ee4 <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 800396e:	4604      	mov	r4, r0
 8003970:	b9a0      	cbnz	r0, 800399c <initpressure3115+0xd0>
	result = getpressure3115();
 8003972:	f7ff ff03 	bl	800377c <getpressure3115>
	if (result != HAL_OK) {
 8003976:	4604      	mov	r4, r0
 8003978:	2800      	cmp	r0, #0
 800397a:	d0bc      	beq.n	80038f6 <initpressure3115+0x2a>
		printf("MPL3115A2 getpressure failed\n\r");
 800397c:	480c      	ldr	r0, [pc, #48]	; (80039b0 <initpressure3115+0xe4>)
 800397e:	f01d f8ab 	bl	8020ad8 <iprintf>
 8003982:	e7b8      	b.n	80038f6 <initpressure3115+0x2a>
		printf("I2C HAL returned error 2b\n\r");
 8003984:	480b      	ldr	r0, [pc, #44]	; (80039b4 <initpressure3115+0xe8>)
 8003986:	f01d f8a7 	bl	8020ad8 <iprintf>
		return (result);
 800398a:	e7b4      	b.n	80038f6 <initpressure3115+0x2a>
		printf("I2C HAL returned error 3\n\r");
 800398c:	480a      	ldr	r0, [pc, #40]	; (80039b8 <initpressure3115+0xec>)
 800398e:	f01d f8a3 	bl	8020ad8 <iprintf>
		return (result);
 8003992:	e7b0      	b.n	80038f6 <initpressure3115+0x2a>
		printf("I2C HAL returned error 4\n\r");
 8003994:	4809      	ldr	r0, [pc, #36]	; (80039bc <initpressure3115+0xf0>)
 8003996:	f01d f89f 	bl	8020ad8 <iprintf>
		return (result);
 800399a:	e7ac      	b.n	80038f6 <initpressure3115+0x2a>
		printf("I2C HAL returned error 5\n\r");
 800399c:	4808      	ldr	r0, [pc, #32]	; (80039c0 <initpressure3115+0xf4>)
 800399e:	f01d f89b 	bl	8020ad8 <iprintf>
		return (result);
 80039a2:	e7a8      	b.n	80038f6 <initpressure3115+0x2a>
 80039a4:	2002aad8 	.word	0x2002aad8
 80039a8:	08025d7c 	.word	0x08025d7c
 80039ac:	08024998 	.word	0x08024998
 80039b0:	08025e78 	.word	0x08025e78
 80039b4:	08025e08 	.word	0x08025e08
 80039b8:	08025e24 	.word	0x08025e24
 80039bc:	08025e40 	.word	0x08025e40
 80039c0:	08025e5c 	.word	0x08025e5c

080039c4 <initsplat>:
//////////////////////////////////////////////
//
// Initialise the splat board
//
//////////////////////////////////////////////
void initsplat(void) {
 80039c4:	b510      	push	{r4, lr}
	int i, j, k;

	cycleleds();
 80039c6:	f7ff fc29 	bl	800321c <cycleleds>
	osDelay(500);
 80039ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80039ce:	f00d fb0f 	bl	8010ff0 <osDelay>
	printf("Initsplat: LED cycle\n");
 80039d2:	4827      	ldr	r0, [pc, #156]	; (8003a70 <initsplat+0xac>)
 80039d4:	f01d f908 	bl	8020be8 <puts>

	printf("Initsplat: Dual Mux\n\r");
 80039d8:	4826      	ldr	r0, [pc, #152]	; (8003a74 <initsplat+0xb0>)
 80039da:	f01d f87d 	bl	8020ad8 <iprintf>
	printf("Initsplat: Programmable Gain Amp\n");
	initpga();

	osDelay(500);
	printf("initsplat: Pressure sensor\n\r");
	psensor = PNONE;
 80039de:	4c26      	ldr	r4, [pc, #152]	; (8003a78 <initsplat+0xb4>)
	initdualmux();
 80039e0:	f7ff fd1c 	bl	800341c <initdualmux>
	osDelay(500);
 80039e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80039e8:	f00d fb02 	bl	8010ff0 <osDelay>
	printf("Initsplat: Programmable Gain Amp\n");
 80039ec:	4823      	ldr	r0, [pc, #140]	; (8003a7c <initsplat+0xb8>)
 80039ee:	f01d f8fb 	bl	8020be8 <puts>
	initpga();
 80039f2:	f7ff fc89 	bl	8003308 <initpga>
	osDelay(500);
 80039f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80039fa:	f00d faf9 	bl	8010ff0 <osDelay>
	printf("initsplat: Pressure sensor\n\r");
 80039fe:	4820      	ldr	r0, [pc, #128]	; (8003a80 <initsplat+0xbc>)
 8003a00:	f01d f86a 	bl	8020ad8 <iprintf>
	psensor = PNONE;
 8003a04:	2300      	movs	r3, #0
 8003a06:	6023      	str	r3, [r4, #0]
	if (initpressure3115() == HAL_OK) {	// non zero result means MPL3115 nogood
 8003a08:	f7ff ff60 	bl	80038cc <initpressure3115>
 8003a0c:	b1e8      	cbz	r0, 8003a4a <initsplat+0x86>
		printf("MPL3115A2 pressure sensor present\n\r");
		psensor = MPL3115A2;
		statuspkt.bconf |= (MPL3115A2<<3);
	} else {
		if (initpressure115() == HAL_OK) {
 8003a0e:	f7ff fe37 	bl	8003680 <initpressure115>
 8003a12:	b140      	cbz	r0, 8003a26 <initsplat+0x62>
			printf("MPL115A2 pressure sensor present\n\r");
			psensor = MPL115A2;		// assume MPL115 fitted instead
			statuspkt.bconf |= (MPL115A2<<3);
		} else {
			printf("NO pressure sensor present\n\r");
 8003a14:	481b      	ldr	r0, [pc, #108]	; (8003a84 <initsplat+0xc0>)
 8003a16:	f01d f85f 	bl	8020ad8 <iprintf>
		}
	}
	osDelay(500);
 8003a1a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
}
 8003a1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	osDelay(500);
 8003a22:	f00d bae5 	b.w	8010ff0 <osDelay>
			printf("MPL115A2 pressure sensor present\n\r");
 8003a26:	4818      	ldr	r0, [pc, #96]	; (8003a88 <initsplat+0xc4>)
 8003a28:	f01d f856 	bl	8020ad8 <iprintf>
			statuspkt.bconf |= (MPL115A2<<3);
 8003a2c:	4a17      	ldr	r2, [pc, #92]	; (8003a8c <initsplat+0xc8>)
			psensor = MPL115A2;		// assume MPL115 fitted instead
 8003a2e:	2101      	movs	r1, #1
	osDelay(500);
 8003a30:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
			statuspkt.bconf |= (MPL115A2<<3);
 8003a34:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
			psensor = MPL115A2;		// assume MPL115 fitted instead
 8003a38:	6021      	str	r1, [r4, #0]
			statuspkt.bconf |= (MPL115A2<<3);
 8003a3a:	f043 0308 	orr.w	r3, r3, #8
}
 8003a3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			statuspkt.bconf |= (MPL115A2<<3);
 8003a42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	osDelay(500);
 8003a46:	f00d bad3 	b.w	8010ff0 <osDelay>
		printf("MPL3115A2 pressure sensor present\n\r");
 8003a4a:	4811      	ldr	r0, [pc, #68]	; (8003a90 <initsplat+0xcc>)
 8003a4c:	f01d f844 	bl	8020ad8 <iprintf>
		statuspkt.bconf |= (MPL3115A2<<3);
 8003a50:	4a0e      	ldr	r2, [pc, #56]	; (8003a8c <initsplat+0xc8>)
		psensor = MPL3115A2;
 8003a52:	2102      	movs	r1, #2
	osDelay(500);
 8003a54:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
		statuspkt.bconf |= (MPL3115A2<<3);
 8003a58:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
		psensor = MPL3115A2;
 8003a5c:	6021      	str	r1, [r4, #0]
		statuspkt.bconf |= (MPL3115A2<<3);
 8003a5e:	f043 0310 	orr.w	r3, r3, #16
}
 8003a62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		statuspkt.bconf |= (MPL3115A2<<3);
 8003a66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	osDelay(500);
 8003a6a:	f00d bac1 	b.w	8010ff0 <osDelay>
 8003a6e:	bf00      	nop
 8003a70:	08025e98 	.word	0x08025e98
 8003a74:	08025eb0 	.word	0x08025eb0
 8003a78:	20001684 	.word	0x20001684
 8003a7c:	08025ec8 	.word	0x08025ec8
 8003a80:	08025eec 	.word	0x08025eec
 8003a84:	08025f54 	.word	0x08025f54
 8003a88:	08025f30 	.word	0x08025f30
 8003a8c:	2002a77c 	.word	0x2002a77c
 8003a90:	08025f0c 	.word	0x08025f0c

08003a94 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003a94:	4b16      	ldr	r3, [pc, #88]	; (8003af0 <HAL_MspInit+0x5c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003a96:	2200      	movs	r2, #0
 8003a98:	210f      	movs	r1, #15
 8003a9a:	f06f 0001 	mvn.w	r0, #1
{
 8003a9e:	b510      	push	{r4, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8003aa0:	6c1c      	ldr	r4, [r3, #64]	; 0x40
{
 8003aa2:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8003aa4:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8003aa8:	641c      	str	r4, [r3, #64]	; 0x40
 8003aaa:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8003aac:	f004 5480 	and.w	r4, r4, #268435456	; 0x10000000
 8003ab0:	9400      	str	r4, [sp, #0]
 8003ab2:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ab4:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8003ab6:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8003aba:	645c      	str	r4, [r3, #68]	; 0x44
 8003abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003abe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ac2:	9301      	str	r3, [sp, #4]
 8003ac4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003ac6:	f002 f9d7 	bl	8005e78 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 6, 0);
 8003aca:	2200      	movs	r2, #0
 8003acc:	2106      	movs	r1, #6
 8003ace:	2005      	movs	r0, #5
 8003ad0:	f002 f9d2 	bl	8005e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003ad4:	2005      	movs	r0, #5
 8003ad6:	f002 fa15 	bl	8005f04 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 6, 0);
 8003ada:	2200      	movs	r2, #0
 8003adc:	2106      	movs	r1, #6
 8003ade:	2051      	movs	r0, #81	; 0x51
 8003ae0:	f002 f9ca 	bl	8005e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8003ae4:	2051      	movs	r0, #81	; 0x51

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ae6:	b002      	add	sp, #8
 8003ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8003aec:	f002 ba0a 	b.w	8005f04 <HAL_NVIC_EnableIRQ>
 8003af0:	40023800 	.word	0x40023800

08003af4 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8003af4:	4a48      	ldr	r2, [pc, #288]	; (8003c18 <HAL_ADC_MspInit+0x124>)
 8003af6:	6803      	ldr	r3, [r0, #0]
{
 8003af8:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hadc->Instance==ADC1)
 8003afa:	4293      	cmp	r3, r2
{
 8003afc:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003afe:	f04f 0400 	mov.w	r4, #0
 8003b02:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8003b06:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8003b0a:	940b      	str	r4, [sp, #44]	; 0x2c
  if(hadc->Instance==ADC1)
 8003b0c:	d007      	beq.n	8003b1e <HAL_ADC_MspInit+0x2a>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8003b0e:	4a43      	ldr	r2, [pc, #268]	; (8003c1c <HAL_ADC_MspInit+0x128>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d063      	beq.n	8003bdc <HAL_ADC_MspInit+0xe8>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 8003b14:	4a42      	ldr	r2, [pc, #264]	; (8003c20 <HAL_ADC_MspInit+0x12c>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d043      	beq.n	8003ba2 <HAL_ADC_MspInit+0xae>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003b1a:	b00d      	add	sp, #52	; 0x34
 8003b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003b1e:	4b41      	ldr	r3, [pc, #260]	; (8003c24 <HAL_ADC_MspInit+0x130>)
 8003b20:	4606      	mov	r6, r0
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003b22:	2008      	movs	r0, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b24:	2703      	movs	r7, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003b26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b28:	a907      	add	r1, sp, #28
    hdma_adc1.Instance = DMA2_Stream4;
 8003b2a:	4d3f      	ldr	r5, [pc, #252]	; (8003c28 <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003b2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b30:	645a      	str	r2, [r3, #68]	; 0x44
 8003b32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b34:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8003b38:	9201      	str	r2, [sp, #4]
 8003b3a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b3e:	f042 0201 	orr.w	r2, r2, #1
 8003b42:	631a      	str	r2, [r3, #48]	; 0x30
 8003b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003b46:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b48:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b4c:	4837      	ldr	r0, [pc, #220]	; (8003c2c <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b4e:	9708      	str	r7, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b50:	9302      	str	r3, [sp, #8]
 8003b52:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b54:	f004 fbf4 	bl	8008340 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream4;
 8003b58:	4a35      	ldr	r2, [pc, #212]	; (8003c30 <HAL_ADC_MspInit+0x13c>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003b5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003b5e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b62:	f44f 6c00 	mov.w	ip, #2048	; 0x800
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003b66:	62af      	str	r7, [r5, #40]	; 0x28
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003b68:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003b6c:	f44f 7780 	mov.w	r7, #256	; 0x100
    hdma_adc1.Instance = DMA2_Stream4;
 8003b70:	602a      	str	r2, [r5, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003b72:	612b      	str	r3, [r5, #16]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003b74:	2204      	movs	r2, #4
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 8003b76:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003b7a:	606c      	str	r4, [r5, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b7c:	60ac      	str	r4, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b7e:	60ec      	str	r4, [r5, #12]
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003b80:	632c      	str	r4, [r5, #48]	; 0x30
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003b82:	626a      	str	r2, [r5, #36]	; 0x24
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 8003b84:	62eb      	str	r3, [r5, #44]	; 0x2c
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003b86:	e9c5 c005 	strd	ip, r0, [r5, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003b8a:	4628      	mov	r0, r5
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003b8c:	e9c5 7107 	strd	r7, r1, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003b90:	f002 fc5e 	bl	8006450 <HAL_DMA_Init>
 8003b94:	b108      	cbz	r0, 8003b9a <HAL_ADC_MspInit+0xa6>
      Error_Handler();
 8003b96:	f7fe f967 	bl	8001e68 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003b9a:	63b5      	str	r5, [r6, #56]	; 0x38
 8003b9c:	63ae      	str	r6, [r5, #56]	; 0x38
}
 8003b9e:	b00d      	add	sp, #52	; 0x34
 8003ba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003ba2:	4b20      	ldr	r3, [pc, #128]	; (8003c24 <HAL_ADC_MspInit+0x130>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003ba4:	2508      	movs	r5, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ba6:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ba8:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003baa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bac:	481f      	ldr	r0, [pc, #124]	; (8003c2c <HAL_ADC_MspInit+0x138>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003bae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003bb2:	645a      	str	r2, [r3, #68]	; 0x44
 8003bb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bb6:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8003bba:	9205      	str	r2, [sp, #20]
 8003bbc:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bc0:	f042 0201 	orr.w	r2, r2, #1
 8003bc4:	631a      	str	r2, [r3, #48]	; 0x30
 8003bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003bc8:	9507      	str	r5, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bca:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bce:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bd0:	9306      	str	r3, [sp, #24]
 8003bd2:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bd4:	f004 fbb4 	bl	8008340 <HAL_GPIO_Init>
}
 8003bd8:	b00d      	add	sp, #52	; 0x34
 8003bda:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003bdc:	4b11      	ldr	r3, [pc, #68]	; (8003c24 <HAL_ADC_MspInit+0x130>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003bde:	2508      	movs	r5, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003be0:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003be2:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003be4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003be6:	4811      	ldr	r0, [pc, #68]	; (8003c2c <HAL_ADC_MspInit+0x138>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003be8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bec:	645a      	str	r2, [r3, #68]	; 0x44
 8003bee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bf0:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003bf4:	9203      	str	r2, [sp, #12]
 8003bf6:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bf8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bfa:	f042 0201 	orr.w	r2, r2, #1
 8003bfe:	631a      	str	r2, [r3, #48]	; 0x30
 8003c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003c02:	9507      	str	r5, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c04:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c08:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c0a:	9304      	str	r3, [sp, #16]
 8003c0c:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c0e:	f004 fb97 	bl	8008340 <HAL_GPIO_Init>
}
 8003c12:	b00d      	add	sp, #52	; 0x34
 8003c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c16:	bf00      	nop
 8003c18:	40012000 	.word	0x40012000
 8003c1c:	40012100 	.word	0x40012100
 8003c20:	40012200 	.word	0x40012200
 8003c24:	40023800 	.word	0x40023800
 8003c28:	2002aef0 	.word	0x2002aef0
 8003c2c:	40020000 	.word	0x40020000
 8003c30:	40026470 	.word	0x40026470

08003c34 <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8003c34:	6802      	ldr	r2, [r0, #0]
 8003c36:	4b09      	ldr	r3, [pc, #36]	; (8003c5c <HAL_CRC_MspInit+0x28>)
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d000      	beq.n	8003c3e <HAL_CRC_MspInit+0xa>
 8003c3c:	4770      	bx	lr
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003c3e:	f8d3 2830 	ldr.w	r2, [r3, #2096]	; 0x830
 8003c42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
{
 8003c46:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 8003c48:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c4c:	631a      	str	r2, [r3, #48]	; 0x30
 8003c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c54:	9301      	str	r3, [sp, #4]
 8003c56:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8003c58:	b002      	add	sp, #8
 8003c5a:	4770      	bx	lr
 8003c5c:	40023000 	.word	0x40023000

08003c60 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC)
 8003c60:	4b2b      	ldr	r3, [pc, #172]	; (8003d10 <HAL_DAC_MspInit+0xb0>)
 8003c62:	6802      	ldr	r2, [r0, #0]
{
 8003c64:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hdac->Instance==DAC)
 8003c66:	429a      	cmp	r2, r3
{
 8003c68:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c6a:	f04f 0400 	mov.w	r4, #0
 8003c6e:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003c72:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8003c76:	9407      	str	r4, [sp, #28]
  if(hdac->Instance==DAC)
 8003c78:	d001      	beq.n	8003c7e <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003c7a:	b009      	add	sp, #36	; 0x24
 8003c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_DAC_CLK_ENABLE();
 8003c7e:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8003c82:	4606      	mov	r6, r0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003c84:	2010      	movs	r0, #16
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c86:	2503      	movs	r5, #3
    __HAL_RCC_DAC_CLK_ENABLE();
 8003c88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c8a:	a903      	add	r1, sp, #12
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8003c8c:	f44f 6780 	mov.w	r7, #1024	; 0x400
    __HAL_RCC_DAC_CLK_ENABLE();
 8003c90:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003c94:	641a      	str	r2, [r3, #64]	; 0x40
 8003c96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c98:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8003c9c:	9201      	str	r2, [sp, #4]
 8003c9e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ca0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ca2:	f042 0201 	orr.w	r2, r2, #1
 8003ca6:	631a      	str	r2, [r3, #48]	; 0x30
 8003ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003caa:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cac:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cb0:	4818      	ldr	r0, [pc, #96]	; (8003d14 <HAL_DAC_MspInit+0xb4>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003cb2:	9504      	str	r5, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cb4:	9302      	str	r3, [sp, #8]
    hdma_dac1.Instance = DMA1_Stream5;
 8003cb6:	4d18      	ldr	r5, [pc, #96]	; (8003d18 <HAL_DAC_MspInit+0xb8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cb8:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cba:	f004 fb41 	bl	8008340 <HAL_GPIO_Init>
    hdma_dac1.Instance = DMA1_Stream5;
 8003cbe:	4b17      	ldr	r3, [pc, #92]	; (8003d1c <HAL_DAC_MspInit+0xbc>)
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003cc0:	2040      	movs	r0, #64	; 0x40
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8003cc2:	f04f 6c60 	mov.w	ip, #234881024	; 0xe000000
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003cc6:	2104      	movs	r1, #4
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 8003cc8:	2202      	movs	r2, #2
    hdma_dac1.Instance = DMA1_Stream5;
 8003cca:	602b      	str	r3, [r5, #0]
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 8003ccc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cd0:	60ec      	str	r4, [r5, #12]
    hdma_dac1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003cd2:	632c      	str	r4, [r5, #48]	; 0x30
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8003cd4:	612f      	str	r7, [r5, #16]
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 8003cd6:	62eb      	str	r3, [r5, #44]	; 0x2c
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003cd8:	e9c5 c001 	strd	ip, r0, [r5, #4]
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8003cdc:	4628      	mov	r0, r5
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cde:	e9c5 4405 	strd	r4, r4, [r5, #20]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8003ce2:	e9c5 4407 	strd	r4, r4, [r5, #28]
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 8003ce6:	e9c5 1209 	strd	r1, r2, [r5, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8003cea:	f002 fbb1 	bl	8006450 <HAL_DMA_Init>
 8003cee:	b958      	cbnz	r0, 8003d08 <HAL_DAC_MspInit+0xa8>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8003cf0:	60b5      	str	r5, [r6, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	2106      	movs	r1, #6
 8003cf6:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8003cf8:	63ae      	str	r6, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8003cfa:	f002 f8bd 	bl	8005e78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003cfe:	2036      	movs	r0, #54	; 0x36
 8003d00:	f002 f900 	bl	8005f04 <HAL_NVIC_EnableIRQ>
}
 8003d04:	b009      	add	sp, #36	; 0x24
 8003d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8003d08:	f7fe f8ae 	bl	8001e68 <Error_Handler>
 8003d0c:	e7f0      	b.n	8003cf0 <HAL_DAC_MspInit+0x90>
 8003d0e:	bf00      	nop
 8003d10:	40007400 	.word	0x40007400
 8003d14:	40020000 	.word	0x40020000
 8003d18:	2002acf4 	.word	0x2002acf4
 8003d1c:	40026088 	.word	0x40026088

08003d20 <HAL_I2C_MspInit>:
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 8003d20:	6802      	ldr	r2, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d22:	2300      	movs	r3, #0
  if(hi2c->Instance==I2C1)
 8003d24:	493d      	ldr	r1, [pc, #244]	; (8003e1c <HAL_I2C_MspInit+0xfc>)
{
 8003d26:	b570      	push	{r4, r5, r6, lr}
  if(hi2c->Instance==I2C1)
 8003d28:	428a      	cmp	r2, r1
{
 8003d2a:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d2c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003d30:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 8003d34:	930b      	str	r3, [sp, #44]	; 0x2c
  if(hi2c->Instance==I2C1)
 8003d36:	d007      	beq.n	8003d48 <HAL_I2C_MspInit+0x28>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 8003d38:	4b39      	ldr	r3, [pc, #228]	; (8003e20 <HAL_I2C_MspInit+0x100>)
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d04c      	beq.n	8003dd8 <HAL_I2C_MspInit+0xb8>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
  else if(hi2c->Instance==I2C4)
 8003d3e:	4b39      	ldr	r3, [pc, #228]	; (8003e24 <HAL_I2C_MspInit+0x104>)
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d025      	beq.n	8003d90 <HAL_I2C_MspInit+0x70>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8003d44:	b00c      	add	sp, #48	; 0x30
 8003d46:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d48:	4c37      	ldr	r4, [pc, #220]	; (8003e28 <HAL_I2C_MspInit+0x108>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d4a:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d4c:	2001      	movs	r0, #1
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8003d4e:	f44f 7610 	mov.w	r6, #576	; 0x240
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d52:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d54:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d56:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d58:	f043 0302 	orr.w	r3, r3, #2
 8003d5c:	6323      	str	r3, [r4, #48]	; 0x30
 8003d5e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d60:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003d62:	2204      	movs	r2, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d64:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d68:	9009      	str	r0, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d6a:	4830      	ldr	r0, [pc, #192]	; (8003e2c <HAL_I2C_MspInit+0x10c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d6c:	9301      	str	r3, [sp, #4]
 8003d6e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8003d70:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003d72:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d76:	f004 fae3 	bl	8008340 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d7c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003d80:	6423      	str	r3, [r4, #64]	; 0x40
 8003d82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d88:	9302      	str	r3, [sp, #8]
 8003d8a:	9b02      	ldr	r3, [sp, #8]
}
 8003d8c:	b00c      	add	sp, #48	; 0x30
 8003d8e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003d90:	4c25      	ldr	r4, [pc, #148]	; (8003e28 <HAL_I2C_MspInit+0x108>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d92:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d94:	2001      	movs	r0, #1
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003d96:	f44f 4640 	mov.w	r6, #49152	; 0xc000
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003d9a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d9c:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003d9e:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003da0:	f043 0320 	orr.w	r3, r3, #32
 8003da4:	6323      	str	r3, [r4, #48]	; 0x30
 8003da6:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003da8:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8003daa:	2204      	movs	r2, #4
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003dac:	f003 0320 	and.w	r3, r3, #32
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003db0:	9009      	str	r0, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003db2:	481f      	ldr	r0, [pc, #124]	; (8003e30 <HAL_I2C_MspInit+0x110>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003db4:	9305      	str	r3, [sp, #20]
 8003db6:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003db8:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8003dba:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003dbe:	f004 fabf 	bl	8008340 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8003dc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003dc4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003dc8:	6423      	str	r3, [r4, #64]	; 0x40
 8003dca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003dcc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dd0:	9306      	str	r3, [sp, #24]
 8003dd2:	9b06      	ldr	r3, [sp, #24]
}
 8003dd4:	b00c      	add	sp, #48	; 0x30
 8003dd6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003dd8:	4c13      	ldr	r4, [pc, #76]	; (8003e28 <HAL_I2C_MspInit+0x108>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003dda:	2012      	movs	r0, #18
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003ddc:	2203      	movs	r2, #3
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003dde:	2601      	movs	r6, #1
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003de0:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003de2:	2504      	movs	r5, #4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003de4:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003de6:	f043 0320 	orr.w	r3, r3, #32
 8003dea:	6323      	str	r3, [r4, #48]	; 0x30
 8003dec:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003dee:	9008      	str	r0, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003df0:	f003 0320 	and.w	r3, r3, #32
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003df4:	480e      	ldr	r0, [pc, #56]	; (8003e30 <HAL_I2C_MspInit+0x110>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003df6:	9207      	str	r2, [sp, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003df8:	9303      	str	r3, [sp, #12]
 8003dfa:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dfc:	920a      	str	r2, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003dfe:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003e00:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003e02:	f004 fa9d 	bl	8008340 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003e06:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e08:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e0c:	6423      	str	r3, [r4, #64]	; 0x40
 8003e0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e14:	9304      	str	r3, [sp, #16]
 8003e16:	9b04      	ldr	r3, [sp, #16]
}
 8003e18:	b00c      	add	sp, #48	; 0x30
 8003e1a:	bd70      	pop	{r4, r5, r6, pc}
 8003e1c:	40005400 	.word	0x40005400
 8003e20:	40005800 	.word	0x40005800
 8003e24:	40006000 	.word	0x40006000
 8003e28:	40023800 	.word	0x40023800
 8003e2c:	40020400 	.word	0x40020400
 8003e30:	40021400 	.word	0x40021400

08003e34 <HAL_MDIOS_MspInit>:
* @retval None
*/
void HAL_MDIOS_MspInit(MDIOS_HandleTypeDef* hmdios)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hmdios->Instance==MDIOS)
 8003e34:	6802      	ldr	r2, [r0, #0]
 8003e36:	4b1c      	ldr	r3, [pc, #112]	; (8003ea8 <HAL_MDIOS_MspInit+0x74>)
{
 8003e38:	b570      	push	{r4, r5, r6, lr}
  if(hmdios->Instance==MDIOS)
 8003e3a:	429a      	cmp	r2, r3
{
 8003e3c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e3e:	f04f 0400 	mov.w	r4, #0
 8003e42:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003e46:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8003e4a:	9407      	str	r4, [sp, #28]
  if(hmdios->Instance==MDIOS)
 8003e4c:	d001      	beq.n	8003e52 <HAL_MDIOS_MspInit+0x1e>
  /* USER CODE BEGIN MDIOS_MspInit 1 */

  /* USER CODE END MDIOS_MspInit 1 */
  }

}
 8003e4e:	b008      	add	sp, #32
 8003e50:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_MDIO_CLK_ENABLE();
 8003e52:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e56:	2002      	movs	r0, #2
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8003e58:	f44f 6688 	mov.w	r6, #1088	; 0x440
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e5c:	2503      	movs	r5, #3
    __HAL_RCC_MDIO_CLK_ENABLE();
 8003e5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e60:	a903      	add	r1, sp, #12
    __HAL_RCC_MDIO_CLK_ENABLE();
 8003e62:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e66:	645a      	str	r2, [r3, #68]	; 0x44
 8003e68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e6a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003e6e:	9201      	str	r2, [sp, #4]
 8003e70:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e74:	f042 0201 	orr.w	r2, r2, #1
 8003e78:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 8003e7a:	220c      	movs	r2, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e7e:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e80:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e84:	4809      	ldr	r0, [pc, #36]	; (8003eac <HAL_MDIOS_MspInit+0x78>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8003e86:	9603      	str	r6, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e88:	9302      	str	r3, [sp, #8]
 8003e8a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 8003e8c:	e9cd 5206 	strd	r5, r2, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e90:	f004 fa56 	bl	8008340 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(MDIOS_IRQn, 6, 0);
 8003e94:	4622      	mov	r2, r4
 8003e96:	2106      	movs	r1, #6
 8003e98:	206d      	movs	r0, #109	; 0x6d
 8003e9a:	f001 ffed 	bl	8005e78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(MDIOS_IRQn);
 8003e9e:	206d      	movs	r0, #109	; 0x6d
 8003ea0:	f002 f830 	bl	8005f04 <HAL_NVIC_EnableIRQ>
}
 8003ea4:	b008      	add	sp, #32
 8003ea6:	bd70      	pop	{r4, r5, r6, pc}
 8003ea8:	40017800 	.word	0x40017800
 8003eac:	40020000 	.word	0x40020000

08003eb0 <HAL_RNG_MspInit>:
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
  if(hrng->Instance==RNG)
 8003eb0:	6802      	ldr	r2, [r0, #0]
 8003eb2:	4b08      	ldr	r3, [pc, #32]	; (8003ed4 <HAL_RNG_MspInit+0x24>)
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d000      	beq.n	8003eba <HAL_RNG_MspInit+0xa>
 8003eb8:	4770      	bx	lr
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8003eba:	4b07      	ldr	r3, [pc, #28]	; (8003ed8 <HAL_RNG_MspInit+0x28>)
{
 8003ebc:	b082      	sub	sp, #8
    __HAL_RCC_RNG_CLK_ENABLE();
 8003ebe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ec0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ec4:	635a      	str	r2, [r3, #52]	; 0x34
 8003ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ecc:	9301      	str	r3, [sp, #4]
 8003ece:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8003ed0:	b002      	add	sp, #8
 8003ed2:	4770      	bx	lr
 8003ed4:	50060800 	.word	0x50060800
 8003ed8:	40023800 	.word	0x40023800

08003edc <HAL_SPI_MspInit>:
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI2)
 8003edc:	6803      	ldr	r3, [r0, #0]
 8003ede:	4a56      	ldr	r2, [pc, #344]	; (8004038 <HAL_SPI_MspInit+0x15c>)
{
 8003ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(hspi->Instance==SPI2)
 8003ee4:	4293      	cmp	r3, r2
{
 8003ee6:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ee8:	f04f 0400 	mov.w	r4, #0
 8003eec:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8003ef0:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8003ef4:	940d      	str	r4, [sp, #52]	; 0x34
  if(hspi->Instance==SPI2)
 8003ef6:	d008      	beq.n	8003f0a <HAL_SPI_MspInit+0x2e>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 8003ef8:	4a50      	ldr	r2, [pc, #320]	; (800403c <HAL_SPI_MspInit+0x160>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d05c      	beq.n	8003fb8 <HAL_SPI_MspInit+0xdc>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 8003efe:	4a50      	ldr	r2, [pc, #320]	; (8004040 <HAL_SPI_MspInit+0x164>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d037      	beq.n	8003f74 <HAL_SPI_MspInit+0x98>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8003f04:	b00e      	add	sp, #56	; 0x38
 8003f06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003f0a:	4b4e      	ldr	r3, [pc, #312]	; (8004044 <HAL_SPI_MspInit+0x168>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003f0c:	200c      	movs	r0, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f0e:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003f10:	2601      	movs	r6, #1
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003f12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003f14:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f16:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003f18:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f1c:	641a      	str	r2, [r3, #64]	; 0x40
 8003f1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f20:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003f24:	9201      	str	r2, [sp, #4]
 8003f26:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f2a:	f042 0204 	orr.w	r2, r2, #4
 8003f2e:	631a      	str	r2, [r3, #48]	; 0x30
 8003f30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f32:	f002 0204 	and.w	r2, r2, #4
 8003f36:	9202      	str	r2, [sp, #8]
 8003f38:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f3c:	f042 0208 	orr.w	r2, r2, #8
 8003f40:	631a      	str	r2, [r3, #48]	; 0x30
 8003f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003f44:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f46:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f4a:	483f      	ldr	r0, [pc, #252]	; (8004048 <HAL_SPI_MspInit+0x16c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f4c:	970a      	str	r7, [sp, #40]	; 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f4e:	9303      	str	r3, [sp, #12]
 8003f50:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003f52:	e9cd 650c 	strd	r6, r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f56:	f004 f9f3 	bl	8008340 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003f5a:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f5c:	a909      	add	r1, sp, #36	; 0x24
 8003f5e:	483b      	ldr	r0, [pc, #236]	; (800404c <HAL_SPI_MspInit+0x170>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f60:	970a      	str	r7, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f62:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003f64:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003f66:	e9cd 650c 	strd	r6, r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f6a:	f004 f9e9 	bl	8008340 <HAL_GPIO_Init>
}
 8003f6e:	b00e      	add	sp, #56	; 0x38
 8003f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003f74:	4b33      	ldr	r3, [pc, #204]	; (8004044 <HAL_SPI_MspInit+0x168>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003f76:	2074      	movs	r0, #116	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f78:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f7a:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003f7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f7e:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003f80:	2405      	movs	r4, #5
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003f82:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f86:	645a      	str	r2, [r3, #68]	; 0x44
 8003f88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f8a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003f8e:	9207      	str	r2, [sp, #28]
 8003f90:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003f92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f94:	f042 0210 	orr.w	r2, r2, #16
 8003f98:	631a      	str	r2, [r3, #48]	; 0x30
 8003f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003f9c:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003f9e:	f003 0310 	and.w	r3, r3, #16
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003fa2:	482b      	ldr	r0, [pc, #172]	; (8004050 <HAL_SPI_MspInit+0x174>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fa4:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003fa6:	9308      	str	r3, [sp, #32]
 8003fa8:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003faa:	e9cd 540c 	strd	r5, r4, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003fae:	f004 f9c7 	bl	8008340 <HAL_GPIO_Init>
}
 8003fb2:	b00e      	add	sp, #56	; 0x38
 8003fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003fb8:	4b22      	ldr	r3, [pc, #136]	; (8004044 <HAL_SPI_MspInit+0x168>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fba:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003fbc:	2004      	movs	r0, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fbe:	2503      	movs	r5, #3
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003fc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8003fc2:	2707      	movs	r7, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fc4:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003fc6:	f04f 0806 	mov.w	r8, #6
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003fca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fce:	641a      	str	r2, [r3, #64]	; 0x40
 8003fd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fd2:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8003fd6:	9204      	str	r2, [sp, #16]
 8003fd8:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fdc:	4332      	orrs	r2, r6
 8003fde:	631a      	str	r2, [r3, #48]	; 0x30
 8003fe0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fe2:	4032      	ands	r2, r6
 8003fe4:	9205      	str	r2, [sp, #20]
 8003fe6:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003fe8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fea:	4302      	orrs	r2, r0
 8003fec:	631a      	str	r2, [r3, #48]	; 0x30
 8003fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003ff0:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ff2:	4003      	ands	r3, r0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ff4:	4817      	ldr	r0, [pc, #92]	; (8004054 <HAL_SPI_MspInit+0x178>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ff6:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ff8:	9306      	str	r3, [sp, #24]
 8003ffa:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ffc:	950c      	str	r5, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8003ffe:	970d      	str	r7, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004000:	f004 f99e 	bl	8008340 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004004:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004008:	a909      	add	r1, sp, #36	; 0x24
 800400a:	480f      	ldr	r0, [pc, #60]	; (8004048 <HAL_SPI_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800400c:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800400e:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004010:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004014:	e9cd 450b 	strd	r4, r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004018:	f004 f992 	bl	8008340 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800401c:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800401e:	a909      	add	r1, sp, #36	; 0x24
 8004020:	480c      	ldr	r0, [pc, #48]	; (8004054 <HAL_SPI_MspInit+0x178>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004022:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004024:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004026:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004028:	e9cd 580c 	strd	r5, r8, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800402c:	f004 f988 	bl	8008340 <HAL_GPIO_Init>
}
 8004030:	b00e      	add	sp, #56	; 0x38
 8004032:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004036:	bf00      	nop
 8004038:	40003800 	.word	0x40003800
 800403c:	40003c00 	.word	0x40003c00
 8004040:	40013400 	.word	0x40013400
 8004044:	40023800 	.word	0x40023800
 8004048:	40020800 	.word	0x40020800
 800404c:	40020c00 	.word	0x40020c00
 8004050:	40021000 	.word	0x40021000
 8004054:	40020400 	.word	0x40020400

08004058 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8004058:	4a75      	ldr	r2, [pc, #468]	; (8004230 <HAL_TIM_Base_MspInit+0x1d8>)
 800405a:	6803      	ldr	r3, [r0, #0]
{
 800405c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(htim_base->Instance==TIM1)
 8004060:	4293      	cmp	r3, r2
{
 8004062:	b091      	sub	sp, #68	; 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004064:	f04f 0400 	mov.w	r4, #0
 8004068:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 800406c:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 8004070:	940f      	str	r4, [sp, #60]	; 0x3c
  if(htim_base->Instance==TIM1)
 8004072:	d023      	beq.n	80040bc <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8004074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004078:	4605      	mov	r5, r0
 800407a:	d044      	beq.n	8004106 <HAL_TIM_Base_MspInit+0xae>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 800407c:	4a6d      	ldr	r2, [pc, #436]	; (8004234 <HAL_TIM_Base_MspInit+0x1dc>)
 800407e:	4293      	cmp	r3, r2
 8004080:	f000 809d 	beq.w	80041be <HAL_TIM_Base_MspInit+0x166>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8004084:	4a6c      	ldr	r2, [pc, #432]	; (8004238 <HAL_TIM_Base_MspInit+0x1e0>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d025      	beq.n	80040d6 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 800408a:	4a6c      	ldr	r2, [pc, #432]	; (800423c <HAL_TIM_Base_MspInit+0x1e4>)
 800408c:	4293      	cmp	r3, r2
 800408e:	f000 80a9 	beq.w	80041e4 <HAL_TIM_Base_MspInit+0x18c>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8004092:	4a6b      	ldr	r2, [pc, #428]	; (8004240 <HAL_TIM_Base_MspInit+0x1e8>)
 8004094:	4293      	cmp	r3, r2
 8004096:	f000 80b8 	beq.w	800420a <HAL_TIM_Base_MspInit+0x1b2>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 800409a:	4a6a      	ldr	r2, [pc, #424]	; (8004244 <HAL_TIM_Base_MspInit+0x1ec>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d027      	beq.n	80040f0 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(htim_base->Instance==TIM14)
 80040a0:	4a69      	ldr	r2, [pc, #420]	; (8004248 <HAL_TIM_Base_MspInit+0x1f0>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d114      	bne.n	80040d0 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80040a6:	4b69      	ldr	r3, [pc, #420]	; (800424c <HAL_TIM_Base_MspInit+0x1f4>)
 80040a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040ae:	641a      	str	r2, [r3, #64]	; 0x40
 80040b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b6:	930a      	str	r3, [sp, #40]	; 0x28
 80040b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80040ba:	e009      	b.n	80040d0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM1_CLK_ENABLE();
 80040bc:	4b63      	ldr	r3, [pc, #396]	; (800424c <HAL_TIM_Base_MspInit+0x1f4>)
 80040be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040c0:	f042 0201 	orr.w	r2, r2, #1
 80040c4:	645a      	str	r2, [r3, #68]	; 0x44
 80040c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040c8:	f003 0301 	and.w	r3, r3, #1
 80040cc:	9301      	str	r3, [sp, #4]
 80040ce:	9b01      	ldr	r3, [sp, #4]
}
 80040d0:	b011      	add	sp, #68	; 0x44
 80040d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 80040d6:	4b5d      	ldr	r3, [pc, #372]	; (800424c <HAL_TIM_Base_MspInit+0x1f4>)
 80040d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040da:	f042 0204 	orr.w	r2, r2, #4
 80040de:	641a      	str	r2, [r3, #64]	; 0x40
 80040e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e2:	f003 0304 	and.w	r3, r3, #4
 80040e6:	9306      	str	r3, [sp, #24]
 80040e8:	9b06      	ldr	r3, [sp, #24]
}
 80040ea:	b011      	add	sp, #68	; 0x44
 80040ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM7_CLK_ENABLE();
 80040f0:	4b56      	ldr	r3, [pc, #344]	; (800424c <HAL_TIM_Base_MspInit+0x1f4>)
 80040f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040f4:	f042 0220 	orr.w	r2, r2, #32
 80040f8:	641a      	str	r2, [r3, #64]	; 0x40
 80040fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fc:	f003 0320 	and.w	r3, r3, #32
 8004100:	9309      	str	r3, [sp, #36]	; 0x24
 8004102:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004104:	e7e4      	b.n	80040d0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004106:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800410a:	2701      	movs	r7, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800410c:	f04f 0802 	mov.w	r8, #2
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004110:	2020      	movs	r0, #32
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004112:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004114:	a90b      	add	r1, sp, #44	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004116:	f44f 6980 	mov.w	r9, #1024	; 0x400
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 800411a:	4e4d      	ldr	r6, [pc, #308]	; (8004250 <HAL_TIM_Base_MspInit+0x1f8>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 800411c:	433a      	orrs	r2, r7
 800411e:	641a      	str	r2, [r3, #64]	; 0x40
 8004120:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004122:	403a      	ands	r2, r7
 8004124:	9202      	str	r2, [sp, #8]
 8004126:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004128:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800412a:	433a      	orrs	r2, r7
 800412c:	631a      	str	r2, [r3, #48]	; 0x30
 800412e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004130:	403a      	ands	r2, r7
 8004132:	9203      	str	r2, [sp, #12]
 8004134:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004136:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004138:	ea42 0208 	orr.w	r2, r2, r8
 800413c:	631a      	str	r2, [r3, #48]	; 0x30
 800413e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004140:	900b      	str	r0, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004142:	ea03 0308 	and.w	r3, r3, r8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004146:	4843      	ldr	r0, [pc, #268]	; (8004254 <HAL_TIM_Base_MspInit+0x1fc>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004148:	970f      	str	r7, [sp, #60]	; 0x3c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800414a:	9304      	str	r3, [sp, #16]
 800414c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800414e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004152:	f004 f8f5 	bl	8008340 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004156:	a90b      	add	r1, sp, #44	; 0x2c
 8004158:	483f      	ldr	r0, [pc, #252]	; (8004258 <HAL_TIM_Base_MspInit+0x200>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800415a:	970f      	str	r7, [sp, #60]	; 0x3c
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 800415c:	f04f 67c0 	mov.w	r7, #100663296	; 0x6000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004160:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004164:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004168:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800416c:	f004 f8e8 	bl	8008340 <HAL_GPIO_Init>
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8004170:	f8df c0e8 	ldr.w	ip, [pc, #232]	; 800425c <HAL_TIM_Base_MspInit+0x204>
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004174:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004178:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 800417c:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 8004180:	4630      	mov	r0, r6
    hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8004182:	f8c6 9010 	str.w	r9, [r6, #16]
    hdma_tim2_up_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004186:	60b4      	str	r4, [r6, #8]
    hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004188:	60f4      	str	r4, [r6, #12]
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 800418a:	61f3      	str	r3, [r6, #28]
    hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800418c:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 8004190:	e9c6 c700 	strd	ip, r7, [r6]
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004194:	e9c6 1205 	strd	r1, r2, [r6, #20]
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 8004198:	f002 f95a 	bl	8006450 <HAL_DMA_Init>
 800419c:	b108      	cbz	r0, 80041a2 <HAL_TIM_Base_MspInit+0x14a>
      Error_Handler();
 800419e:	f7fd fe63 	bl	8001e68 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up_ch3);
 80041a2:	622e      	str	r6, [r5, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 80041a4:	2200      	movs	r2, #0
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 80041a6:	62ee      	str	r6, [r5, #44]	; 0x2c
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 80041a8:	2106      	movs	r1, #6
 80041aa:	201c      	movs	r0, #28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 80041ac:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 80041ae:	f001 fe63 	bl	8005e78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80041b2:	201c      	movs	r0, #28
 80041b4:	f001 fea6 	bl	8005f04 <HAL_NVIC_EnableIRQ>
}
 80041b8:	b011      	add	sp, #68	; 0x44
 80041ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 80041be:	4b23      	ldr	r3, [pc, #140]	; (800424c <HAL_TIM_Base_MspInit+0x1f4>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 80041c0:	4622      	mov	r2, r4
 80041c2:	2106      	movs	r1, #6
 80041c4:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 80041c6:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80041c8:	f044 0402 	orr.w	r4, r4, #2
 80041cc:	641c      	str	r4, [r3, #64]	; 0x40
 80041ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	9305      	str	r3, [sp, #20]
 80041d6:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 80041d8:	f001 fe4e 	bl	8005e78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80041dc:	201d      	movs	r0, #29
 80041de:	f001 fe91 	bl	8005f04 <HAL_NVIC_EnableIRQ>
 80041e2:	e775      	b.n	80040d0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80041e4:	4b19      	ldr	r3, [pc, #100]	; (800424c <HAL_TIM_Base_MspInit+0x1f4>)
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80041e6:	4622      	mov	r2, r4
 80041e8:	2105      	movs	r1, #5
 80041ea:	2032      	movs	r0, #50	; 0x32
    __HAL_RCC_TIM5_CLK_ENABLE();
 80041ec:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80041ee:	f044 0408 	orr.w	r4, r4, #8
 80041f2:	641c      	str	r4, [r3, #64]	; 0x40
 80041f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f6:	f003 0308 	and.w	r3, r3, #8
 80041fa:	9307      	str	r3, [sp, #28]
 80041fc:	9b07      	ldr	r3, [sp, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80041fe:	f001 fe3b 	bl	8005e78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004202:	2032      	movs	r0, #50	; 0x32
 8004204:	f001 fe7e 	bl	8005f04 <HAL_NVIC_EnableIRQ>
 8004208:	e762      	b.n	80040d0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800420a:	4b10      	ldr	r3, [pc, #64]	; (800424c <HAL_TIM_Base_MspInit+0x1f4>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 800420c:	4622      	mov	r2, r4
 800420e:	2106      	movs	r1, #6
 8004210:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004212:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8004214:	f044 0410 	orr.w	r4, r4, #16
 8004218:	641c      	str	r4, [r3, #64]	; 0x40
 800421a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421c:	f003 0310 	and.w	r3, r3, #16
 8004220:	9308      	str	r3, [sp, #32]
 8004222:	9b08      	ldr	r3, [sp, #32]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8004224:	f001 fe28 	bl	8005e78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004228:	2036      	movs	r0, #54	; 0x36
 800422a:	f001 fe6b 	bl	8005f04 <HAL_NVIC_EnableIRQ>
 800422e:	e74f      	b.n	80040d0 <HAL_TIM_Base_MspInit+0x78>
 8004230:	40010000 	.word	0x40010000
 8004234:	40000400 	.word	0x40000400
 8004238:	40000800 	.word	0x40000800
 800423c:	40000c00 	.word	0x40000c00
 8004240:	40001000 	.word	0x40001000
 8004244:	40001400 	.word	0x40001400
 8004248:	40002000 	.word	0x40002000
 800424c:	40023800 	.word	0x40023800
 8004250:	2002abf0 	.word	0x2002abf0
 8004254:	40020000 	.word	0x40020000
 8004258:	40020400 	.word	0x40020400
 800425c:	40026028 	.word	0x40026028

08004260 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM3)
 8004260:	6802      	ldr	r2, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004262:	2300      	movs	r3, #0
  if(htim->Instance==TIM3)
 8004264:	491c      	ldr	r1, [pc, #112]	; (80042d8 <HAL_TIM_MspPostInit+0x78>)
{
 8004266:	b530      	push	{r4, r5, lr}
  if(htim->Instance==TIM3)
 8004268:	428a      	cmp	r2, r1
{
 800426a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800426c:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8004270:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8004274:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM3)
 8004276:	d019      	beq.n	80042ac <HAL_TIM_MspPostInit+0x4c>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM4)
 8004278:	4b18      	ldr	r3, [pc, #96]	; (80042dc <HAL_TIM_MspPostInit+0x7c>)
 800427a:	429a      	cmp	r2, r3
 800427c:	d001      	beq.n	8004282 <HAL_TIM_MspPostInit+0x22>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800427e:	b009      	add	sp, #36	; 0x24
 8004280:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004282:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004286:	2402      	movs	r4, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004288:	f44f 7580 	mov.w	r5, #256	; 0x100
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800428c:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800428e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004290:	4813      	ldr	r0, [pc, #76]	; (80042e0 <HAL_TIM_MspPostInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004292:	4322      	orrs	r2, r4
 8004294:	631a      	str	r2, [r3, #48]	; 0x30
 8004296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004298:	9503      	str	r5, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800429a:	4023      	ands	r3, r4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800429c:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800429e:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042a0:	9302      	str	r3, [sp, #8]
 80042a2:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042a4:	f004 f84c 	bl	8008340 <HAL_GPIO_Init>
}
 80042a8:	b009      	add	sp, #36	; 0x24
 80042aa:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042ac:	4b0d      	ldr	r3, [pc, #52]	; (80042e4 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042ae:	2402      	movs	r4, #2
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80042b0:	2580      	movs	r5, #128	; 0x80
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042b2:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042b6:	480c      	ldr	r0, [pc, #48]	; (80042e8 <HAL_TIM_MspPostInit+0x88>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042b8:	f042 0204 	orr.w	r2, r2, #4
 80042bc:	631a      	str	r2, [r3, #48]	; 0x30
 80042be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80042c0:	9503      	str	r5, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042c2:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c6:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80042c8:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042ca:	9301      	str	r3, [sp, #4]
 80042cc:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042ce:	f004 f837 	bl	8008340 <HAL_GPIO_Init>
}
 80042d2:	b009      	add	sp, #36	; 0x24
 80042d4:	bd30      	pop	{r4, r5, pc}
 80042d6:	bf00      	nop
 80042d8:	40000400 	.word	0x40000400
 80042dc:	40000800 	.word	0x40000800
 80042e0:	40020400 	.word	0x40020400
 80042e4:	40023800 	.word	0x40023800
 80042e8:	40020800 	.word	0x40020800

080042ec <HAL_UART_MspInit>:
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==UART4)
 80042ec:	4aa8      	ldr	r2, [pc, #672]	; (8004590 <HAL_UART_MspInit+0x2a4>)
 80042ee:	6803      	ldr	r3, [r0, #0]
{
 80042f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(huart->Instance==UART4)
 80042f4:	4293      	cmp	r3, r2
{
 80042f6:	b096      	sub	sp, #88	; 0x58
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f8:	f04f 0400 	mov.w	r4, #0
 80042fc:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 8004300:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
 8004304:	9415      	str	r4, [sp, #84]	; 0x54
  if(huart->Instance==UART4)
 8004306:	d036      	beq.n	8004376 <HAL_UART_MspInit+0x8a>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==UART5)
 8004308:	4aa2      	ldr	r2, [pc, #648]	; (8004594 <HAL_UART_MspInit+0x2a8>)
 800430a:	4605      	mov	r5, r0
 800430c:	4293      	cmp	r3, r2
 800430e:	d07b      	beq.n	8004408 <HAL_UART_MspInit+0x11c>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(huart->Instance==UART7)
 8004310:	4aa1      	ldr	r2, [pc, #644]	; (8004598 <HAL_UART_MspInit+0x2ac>)
 8004312:	4293      	cmp	r3, r2
 8004314:	f000 80f8 	beq.w	8004508 <HAL_UART_MspInit+0x21c>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8004318:	4aa0      	ldr	r2, [pc, #640]	; (800459c <HAL_UART_MspInit+0x2b0>)
 800431a:	4293      	cmp	r3, r2
 800431c:	f000 8117 	beq.w	800454e <HAL_UART_MspInit+0x262>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 8004320:	4a9f      	ldr	r2, [pc, #636]	; (80045a0 <HAL_UART_MspInit+0x2b4>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d006      	beq.n	8004334 <HAL_UART_MspInit+0x48>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
  else if(huart->Instance==USART6)
 8004326:	4a9f      	ldr	r2, [pc, #636]	; (80045a4 <HAL_UART_MspInit+0x2b8>)
 8004328:	4293      	cmp	r3, r2
 800432a:	f000 8151 	beq.w	80045d0 <HAL_UART_MspInit+0x2e4>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800432e:	b016      	add	sp, #88	; 0x58
 8004330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_USART3_CLK_ENABLE();
 8004334:	4b9c      	ldr	r3, [pc, #624]	; (80045a8 <HAL_UART_MspInit+0x2bc>)
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8004336:	f44f 7040 	mov.w	r0, #768	; 0x300
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800433a:	2612      	movs	r6, #18
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800433c:	2503      	movs	r5, #3
    __HAL_RCC_USART3_CLK_ENABLE();
 800433e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004340:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004342:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_USART3_CLK_ENABLE();
 8004344:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004348:	641a      	str	r2, [r3, #64]	; 0x40
 800434a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800434c:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8004350:	920c      	str	r2, [sp, #48]	; 0x30
 8004352:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004354:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004356:	f042 0208 	orr.w	r2, r2, #8
 800435a:	631a      	str	r2, [r3, #48]	; 0x30
 800435c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800435e:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004360:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004364:	4891      	ldr	r0, [pc, #580]	; (80045ac <HAL_UART_MspInit+0x2c0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004366:	9612      	str	r6, [sp, #72]	; 0x48
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004368:	930d      	str	r3, [sp, #52]	; 0x34
 800436a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800436c:	e9cd 5414 	strd	r5, r4, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004370:	f003 ffe6 	bl	8008340 <HAL_GPIO_Init>
 8004374:	e7db      	b.n	800432e <HAL_UART_MspInit+0x42>
    __HAL_RCC_UART4_CLK_ENABLE();
 8004376:	4b8c      	ldr	r3, [pc, #560]	; (80045a8 <HAL_UART_MspInit+0x2bc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004378:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 800437a:	f248 0001 	movw	r0, #32769	; 0x8001
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800437e:	2603      	movs	r6, #3
    __HAL_RCC_UART4_CLK_ENABLE();
 8004380:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004382:	2508      	movs	r5, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004384:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_UART4_CLK_ENABLE();
 8004386:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800438a:	641a      	str	r2, [r3, #64]	; 0x40
 800438c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800438e:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8004392:	9201      	str	r2, [sp, #4]
 8004394:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004398:	f042 0201 	orr.w	r2, r2, #1
 800439c:	631a      	str	r2, [r3, #48]	; 0x30
 800439e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043a0:	f002 0201 	and.w	r2, r2, #1
 80043a4:	9202      	str	r2, [sp, #8]
 80043a6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043aa:	433a      	orrs	r2, r7
 80043ac:	631a      	str	r2, [r3, #48]	; 0x30
 80043ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043b0:	403a      	ands	r2, r7
 80043b2:	9203      	str	r2, [sp, #12]
 80043b4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043b8:	f042 0204 	orr.w	r2, r2, #4
 80043bc:	631a      	str	r2, [r3, #48]	; 0x30
 80043be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 80043c0:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043c2:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043c6:	487a      	ldr	r0, [pc, #488]	; (80045b0 <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043c8:	9712      	str	r7, [sp, #72]	; 0x48
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043ca:	9304      	str	r3, [sp, #16]
 80043cc:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80043ce:	e9cd 6514 	strd	r6, r5, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043d2:	f003 ffb5 	bl	8008340 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80043d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043da:	a911      	add	r1, sp, #68	; 0x44
 80043dc:	4875      	ldr	r0, [pc, #468]	; (80045b4 <HAL_UART_MspInit+0x2c8>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80043de:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043e0:	9712      	str	r7, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e2:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80043e4:	e9cd 6514 	strd	r6, r5, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043e8:	f003 ffaa 	bl	8008340 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80043ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043f0:	a911      	add	r1, sp, #68	; 0x44
 80043f2:	4871      	ldr	r0, [pc, #452]	; (80045b8 <HAL_UART_MspInit+0x2cc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043f4:	9712      	str	r7, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043f6:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80043f8:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80043fa:	e9cd 6514 	strd	r6, r5, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043fe:	f003 ff9f 	bl	8008340 <HAL_GPIO_Init>
}
 8004402:	b016      	add	sp, #88	; 0x58
 8004404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_UART5_CLK_ENABLE();
 8004408:	4b67      	ldr	r3, [pc, #412]	; (80045a8 <HAL_UART_MspInit+0x2bc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800440a:	f04f 0902 	mov.w	r9, #2
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800440e:	2708      	movs	r7, #8
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004410:	f44f 5a80 	mov.w	sl, #4096	; 0x1000
    __HAL_RCC_UART5_CLK_ENABLE();
 8004414:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004416:	f04f 0803 	mov.w	r8, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800441a:	a911      	add	r1, sp, #68	; 0x44
 800441c:	4865      	ldr	r0, [pc, #404]	; (80045b4 <HAL_UART_MspInit+0x2c8>)
    __HAL_RCC_UART5_CLK_ENABLE();
 800441e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8004422:	4e66      	ldr	r6, [pc, #408]	; (80045bc <HAL_UART_MspInit+0x2d0>)
    __HAL_RCC_UART5_CLK_ENABLE();
 8004424:	641a      	str	r2, [r3, #64]	; 0x40
 8004426:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004428:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800442c:	9205      	str	r2, [sp, #20]
 800442e:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004430:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004432:	ea42 0209 	orr.w	r2, r2, r9
 8004436:	631a      	str	r2, [r3, #48]	; 0x30
 8004438:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800443a:	ea02 0209 	and.w	r2, r2, r9
 800443e:	9206      	str	r2, [sp, #24]
 8004440:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004442:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004444:	f042 0204 	orr.w	r2, r2, #4
 8004448:	631a      	str	r2, [r3, #48]	; 0x30
 800444a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800444c:	9715      	str	r7, [sp, #84]	; 0x54
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800444e:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004452:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004456:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800445a:	9307      	str	r3, [sp, #28]
 800445c:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800445e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004462:	f003 ff6d 	bl	8008340 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004466:	a911      	add	r1, sp, #68	; 0x44
 8004468:	4853      	ldr	r0, [pc, #332]	; (80045b8 <HAL_UART_MspInit+0x2cc>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800446a:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800446c:	e9cd 8714 	strd	r8, r7, [sp, #80]	; 0x50
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004470:	e9cd a911 	strd	sl, r9, [sp, #68]	; 0x44
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8004474:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004478:	f003 ff62 	bl	8008340 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 800447c:	f8df c14c 	ldr.w	ip, [pc, #332]	; 80045cc <HAL_UART_MspInit+0x2e0>
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004480:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8004484:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004488:	2304      	movs	r3, #4
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 800448a:	4630      	mov	r0, r6
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 800448c:	6234      	str	r4, [r6, #32]
    hdma_uart5_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800448e:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004490:	6131      	str	r1, [r6, #16]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8004492:	61f2      	str	r2, [r6, #28]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004494:	6273      	str	r3, [r6, #36]	; 0x24
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004496:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800449a:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_uart5_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 800449e:	e9c6 440a 	strd	r4, r4, [r6, #40]	; 0x28
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 80044a2:	e9c6 c700 	strd	ip, r7, [r6]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80044a6:	f001 ffd3 	bl	8006450 <HAL_DMA_Init>
 80044aa:	2800      	cmp	r0, #0
 80044ac:	f040 80e3 	bne.w	8004676 <HAL_UART_MspInit+0x38a>
    hdma_uart5_tx.Instance = DMA1_Stream7;
 80044b0:	4c43      	ldr	r4, [pc, #268]	; (80045c0 <HAL_UART_MspInit+0x2d4>)
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 80044b2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    hdma_uart5_tx.Instance = DMA1_Stream7;
 80044b6:	4a43      	ldr	r2, [pc, #268]	; (80045c4 <HAL_UART_MspInit+0x2d8>)
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80044b8:	2040      	movs	r0, #64	; 0x40
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80044ba:	f44f 6780 	mov.w	r7, #1024	; 0x400
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80044be:	2104      	movs	r1, #4
    hdma_uart5_tx.Instance = DMA1_Stream7;
 80044c0:	6022      	str	r2, [r4, #0]
    hdma_uart5_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 80044c2:	2201      	movs	r2, #1
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 80044c4:	6063      	str	r3, [r4, #4]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044c6:	2300      	movs	r3, #0
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80044c8:	60a0      	str	r0, [r4, #8]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 80044ca:	4620      	mov	r0, r4
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 80044cc:	66ee      	str	r6, [r5, #108]	; 0x6c
 80044ce:	63b5      	str	r5, [r6, #56]	; 0x38
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80044d0:	6127      	str	r7, [r4, #16]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044d2:	60e3      	str	r3, [r4, #12]
    hdma_uart5_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 80044d4:	e9c4 1209 	strd	r1, r2, [r4, #36]	; 0x24
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80044d8:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 80044dc:	e9c4 3307 	strd	r3, r3, [r4, #28]
    hdma_uart5_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80044e0:	e9c4 330b 	strd	r3, r3, [r4, #44]	; 0x2c
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 80044e4:	f001 ffb4 	bl	8006450 <HAL_DMA_Init>
 80044e8:	b108      	cbz	r0, 80044ee <HAL_UART_MspInit+0x202>
      Error_Handler();
 80044ea:	f7fd fcbd 	bl	8001e68 <Error_Handler>
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 80044ee:	2200      	movs	r2, #0
 80044f0:	2107      	movs	r1, #7
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 80044f2:	66ac      	str	r4, [r5, #104]	; 0x68
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 80044f4:	2035      	movs	r0, #53	; 0x35
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 80044f6:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 80044f8:	f001 fcbe 	bl	8005e78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80044fc:	2035      	movs	r0, #53	; 0x35
 80044fe:	f001 fd01 	bl	8005f04 <HAL_NVIC_EnableIRQ>
}
 8004502:	b016      	add	sp, #88	; 0x58
 8004504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_UART7_CLK_ENABLE();
 8004508:	4b27      	ldr	r3, [pc, #156]	; (80045a8 <HAL_UART_MspInit+0x2bc>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 800450a:	f44f 70e0 	mov.w	r0, #448	; 0x1c0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800450e:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004510:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_UART7_CLK_ENABLE();
 8004512:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004514:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8004516:	2408      	movs	r4, #8
    __HAL_RCC_UART7_CLK_ENABLE();
 8004518:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800451c:	641a      	str	r2, [r3, #64]	; 0x40
 800451e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004520:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004524:	9208      	str	r2, [sp, #32]
 8004526:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004528:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800452a:	f042 0220 	orr.w	r2, r2, #32
 800452e:	631a      	str	r2, [r3, #48]	; 0x30
 8004530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8004532:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004534:	f003 0320 	and.w	r3, r3, #32
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004538:	4823      	ldr	r0, [pc, #140]	; (80045c8 <HAL_UART_MspInit+0x2dc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800453a:	9612      	str	r6, [sp, #72]	; 0x48
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800453c:	9309      	str	r3, [sp, #36]	; 0x24
 800453e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8004540:	e9cd 5414 	strd	r5, r4, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004544:	f003 fefc 	bl	8008340 <HAL_GPIO_Init>
}
 8004548:	b016      	add	sp, #88	; 0x58
 800454a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 800454e:	4b16      	ldr	r3, [pc, #88]	; (80045a8 <HAL_UART_MspInit+0x2bc>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8004550:	2070      	movs	r0, #112	; 0x70
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004552:	2602      	movs	r6, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004554:	2503      	movs	r5, #3
    __HAL_RCC_USART2_CLK_ENABLE();
 8004556:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004558:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800455a:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_USART2_CLK_ENABLE();
 800455c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004560:	641a      	str	r2, [r3, #64]	; 0x40
 8004562:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004564:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004568:	920a      	str	r2, [sp, #40]	; 0x28
 800456a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800456c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800456e:	f042 0208 	orr.w	r2, r2, #8
 8004572:	631a      	str	r2, [r3, #48]	; 0x30
 8004574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8004576:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004578:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800457c:	480b      	ldr	r0, [pc, #44]	; (80045ac <HAL_UART_MspInit+0x2c0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800457e:	9612      	str	r6, [sp, #72]	; 0x48
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004580:	930b      	str	r3, [sp, #44]	; 0x2c
 8004582:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004584:	e9cd 5414 	strd	r5, r4, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004588:	f003 feda 	bl	8008340 <HAL_GPIO_Init>
 800458c:	e6cf      	b.n	800432e <HAL_UART_MspInit+0x42>
 800458e:	bf00      	nop
 8004590:	40004c00 	.word	0x40004c00
 8004594:	40005000 	.word	0x40005000
 8004598:	40007800 	.word	0x40007800
 800459c:	40004400 	.word	0x40004400
 80045a0:	40004800 	.word	0x40004800
 80045a4:	40011400 	.word	0x40011400
 80045a8:	40023800 	.word	0x40023800
 80045ac:	40020c00 	.word	0x40020c00
 80045b0:	40020000 	.word	0x40020000
 80045b4:	40020400 	.word	0x40020400
 80045b8:	40020800 	.word	0x40020800
 80045bc:	2002b1ac 	.word	0x2002b1ac
 80045c0:	2002b290 	.word	0x2002b290
 80045c4:	400260b8 	.word	0x400260b8
 80045c8:	40021400 	.word	0x40021400
 80045cc:	40026010 	.word	0x40026010
    __HAL_RCC_USART6_CLK_ENABLE();
 80045d0:	4b2c      	ldr	r3, [pc, #176]	; (8004684 <HAL_UART_MspInit+0x398>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80045d2:	f44f 7040 	mov.w	r0, #768	; 0x300
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80045d6:	2708      	movs	r7, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045d8:	f04f 0902 	mov.w	r9, #2
    __HAL_RCC_USART6_CLK_ENABLE();
 80045dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045de:	f04f 0803 	mov.w	r8, #3
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80045e2:	a911      	add	r1, sp, #68	; 0x44
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80045e4:	4e28      	ldr	r6, [pc, #160]	; (8004688 <HAL_UART_MspInit+0x39c>)
    __HAL_RCC_USART6_CLK_ENABLE();
 80045e6:	f042 0220 	orr.w	r2, r2, #32
 80045ea:	645a      	str	r2, [r3, #68]	; 0x44
 80045ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045ee:	f002 0220 	and.w	r2, r2, #32
 80045f2:	920e      	str	r2, [sp, #56]	; 0x38
 80045f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80045f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045fc:	631a      	str	r2, [r3, #48]	; 0x30
 80045fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004600:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8004604:	920f      	str	r2, [sp, #60]	; 0x3c
 8004606:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004608:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800460a:	f042 0204 	orr.w	r2, r2, #4
 800460e:	631a      	str	r2, [r3, #48]	; 0x30
 8004610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004612:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004614:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004618:	481c      	ldr	r0, [pc, #112]	; (800468c <HAL_UART_MspInit+0x3a0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800461a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800461e:	9310      	str	r3, [sp, #64]	; 0x40
 8004620:	9b10      	ldr	r3, [sp, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004622:	e9cd 8714 	strd	r8, r7, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004626:	f003 fe8b 	bl	8008340 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800462a:	2340      	movs	r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800462c:	a911      	add	r1, sp, #68	; 0x44
 800462e:	4818      	ldr	r0, [pc, #96]	; (8004690 <HAL_UART_MspInit+0x3a4>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004630:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004632:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004636:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004638:	e9cd 8714 	strd	r8, r7, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800463c:	f003 fe80 	bl	8008340 <HAL_GPIO_Init>
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8004640:	f04f 6720 	mov.w	r7, #167772160	; 0xa000000
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8004644:	f8df c04c 	ldr.w	ip, [pc, #76]	; 8004694 <HAL_UART_MspInit+0x3a8>
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004648:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 800464c:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004650:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8004654:	4630      	mov	r0, r6
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004656:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004658:	6131      	str	r1, [r6, #16]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800465a:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800465e:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8004662:	e9c6 c700 	strd	ip, r7, [r6]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004666:	e9c6 2307 	strd	r2, r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800466a:	f001 fef1 	bl	8006450 <HAL_DMA_Init>
 800466e:	b928      	cbnz	r0, 800467c <HAL_UART_MspInit+0x390>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8004670:	66ee      	str	r6, [r5, #108]	; 0x6c
 8004672:	63b5      	str	r5, [r6, #56]	; 0x38
}
 8004674:	e65b      	b.n	800432e <HAL_UART_MspInit+0x42>
      Error_Handler();
 8004676:	f7fd fbf7 	bl	8001e68 <Error_Handler>
 800467a:	e719      	b.n	80044b0 <HAL_UART_MspInit+0x1c4>
      Error_Handler();
 800467c:	f7fd fbf4 	bl	8001e68 <Error_Handler>
 8004680:	e7f6      	b.n	8004670 <HAL_UART_MspInit+0x384>
 8004682:	bf00      	nop
 8004684:	40023800 	.word	0x40023800
 8004688:	2002a88c 	.word	0x2002a88c
 800468c:	40021800 	.word	0x40021800
 8004690:	40020800 	.word	0x40020800
 8004694:	40026428 	.word	0x40026428

08004698 <HAL_UART_MspDeInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
  if(huart->Instance==UART4)
 8004698:	4a43      	ldr	r2, [pc, #268]	; (80047a8 <HAL_UART_MspDeInit+0x110>)
 800469a:	6803      	ldr	r3, [r0, #0]
 800469c:	4293      	cmp	r3, r2
{
 800469e:	b510      	push	{r4, lr}
  if(huart->Instance==UART4)
 80046a0:	d01d      	beq.n	80046de <HAL_UART_MspDeInit+0x46>

  /* USER CODE BEGIN UART4_MspDeInit 1 */

  /* USER CODE END UART4_MspDeInit 1 */
  }
  else if(huart->Instance==UART5)
 80046a2:	4a42      	ldr	r2, [pc, #264]	; (80047ac <HAL_UART_MspDeInit+0x114>)
 80046a4:	4604      	mov	r4, r0
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d030      	beq.n	800470c <HAL_UART_MspDeInit+0x74>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspDeInit 1 */

  /* USER CODE END UART5_MspDeInit 1 */
  }
  else if(huart->Instance==UART7)
 80046aa:	4a41      	ldr	r2, [pc, #260]	; (80047b0 <HAL_UART_MspDeInit+0x118>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d048      	beq.n	8004742 <HAL_UART_MspDeInit+0xaa>

  /* USER CODE BEGIN UART7_MspDeInit 1 */

  /* USER CODE END UART7_MspDeInit 1 */
  }
  else if(huart->Instance==USART2)
 80046b0:	4a40      	ldr	r2, [pc, #256]	; (80047b4 <HAL_UART_MspDeInit+0x11c>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d052      	beq.n	800475c <HAL_UART_MspDeInit+0xc4>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
  else if(huart->Instance==USART3)
 80046b6:	4a40      	ldr	r2, [pc, #256]	; (80047b8 <HAL_UART_MspDeInit+0x120>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d003      	beq.n	80046c4 <HAL_UART_MspDeInit+0x2c>

  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
  else if(huart->Instance==USART6)
 80046bc:	4a3f      	ldr	r2, [pc, #252]	; (80047bc <HAL_UART_MspDeInit+0x124>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d05b      	beq.n	800477a <HAL_UART_MspDeInit+0xe2>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }

}
 80046c2:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART3_CLK_DISABLE();
 80046c4:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 80046c8:	f44f 7140 	mov.w	r1, #768	; 0x300
 80046cc:	483c      	ldr	r0, [pc, #240]	; (80047c0 <HAL_UART_MspDeInit+0x128>)
    __HAL_RCC_USART3_CLK_DISABLE();
 80046ce:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80046d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
}
 80046d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_USART3_CLK_DISABLE();
 80046d8:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 80046da:	f003 bfd5 	b.w	8008688 <HAL_GPIO_DeInit>
    __HAL_RCC_UART4_CLK_DISABLE();
 80046de:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 80046e2:	f248 0101 	movw	r1, #32769	; 0x8001
 80046e6:	4837      	ldr	r0, [pc, #220]	; (80047c4 <HAL_UART_MspDeInit+0x12c>)
    __HAL_RCC_UART4_CLK_DISABLE();
 80046e8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80046ea:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80046ee:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 80046f0:	f003 ffca 	bl	8008688 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_15);
 80046f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80046f8:	4833      	ldr	r0, [pc, #204]	; (80047c8 <HAL_UART_MspDeInit+0x130>)
 80046fa:	f003 ffc5 	bl	8008688 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 80046fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004702:	4832      	ldr	r0, [pc, #200]	; (80047cc <HAL_UART_MspDeInit+0x134>)
}
 8004704:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 8004708:	f003 bfbe 	b.w	8008688 <HAL_GPIO_DeInit>
    __HAL_RCC_UART5_CLK_DISABLE();
 800470c:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 8004710:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004714:	482c      	ldr	r0, [pc, #176]	; (80047c8 <HAL_UART_MspDeInit+0x130>)
    __HAL_RCC_UART5_CLK_DISABLE();
 8004716:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004718:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800471c:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 800471e:	f003 ffb3 	bl	8008688 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 8004722:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004726:	4829      	ldr	r0, [pc, #164]	; (80047cc <HAL_UART_MspDeInit+0x134>)
 8004728:	f003 ffae 	bl	8008688 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 800472c:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800472e:	f002 f855 	bl	80067dc <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8004732:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8004734:	f002 f852 	bl	80067dc <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 8004738:	2035      	movs	r0, #53	; 0x35
}
 800473a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 800473e:	f001 bbf5 	b.w	8005f2c <HAL_NVIC_DisableIRQ>
    __HAL_RCC_UART7_CLK_DISABLE();
 8004742:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8);
 8004746:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800474a:	4821      	ldr	r0, [pc, #132]	; (80047d0 <HAL_UART_MspDeInit+0x138>)
    __HAL_RCC_UART7_CLK_DISABLE();
 800474c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800474e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
}
 8004752:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_UART7_CLK_DISABLE();
 8004756:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8);
 8004758:	f003 bf96 	b.w	8008688 <HAL_GPIO_DeInit>
    __HAL_RCC_USART2_CLK_DISABLE();
 800475c:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 8004760:	4817      	ldr	r0, [pc, #92]	; (80047c0 <HAL_UART_MspDeInit+0x128>)
 8004762:	2170      	movs	r1, #112	; 0x70
    __HAL_RCC_USART2_CLK_DISABLE();
 8004764:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004766:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800476a:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 800476c:	f003 ff8c 	bl	8008688 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8004770:	2026      	movs	r0, #38	; 0x26
}
 8004772:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8004776:	f001 bbd9 	b.w	8005f2c <HAL_NVIC_DisableIRQ>
    __HAL_RCC_USART6_CLK_DISABLE();
 800477a:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_8|GPIO_PIN_9);
 800477e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8004782:	4814      	ldr	r0, [pc, #80]	; (80047d4 <HAL_UART_MspDeInit+0x13c>)
    __HAL_RCC_USART6_CLK_DISABLE();
 8004784:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8004786:	f023 0320 	bic.w	r3, r3, #32
 800478a:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_8|GPIO_PIN_9);
 800478c:	f003 ff7c 	bl	8008688 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6);
 8004790:	2140      	movs	r1, #64	; 0x40
 8004792:	480e      	ldr	r0, [pc, #56]	; (80047cc <HAL_UART_MspDeInit+0x134>)
 8004794:	f003 ff78 	bl	8008688 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8004798:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800479a:	f002 f81f 	bl	80067dc <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 800479e:	2047      	movs	r0, #71	; 0x47
}
 80047a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 80047a4:	f001 bbc2 	b.w	8005f2c <HAL_NVIC_DisableIRQ>
 80047a8:	40004c00 	.word	0x40004c00
 80047ac:	40005000 	.word	0x40005000
 80047b0:	40007800 	.word	0x40007800
 80047b4:	40004400 	.word	0x40004400
 80047b8:	40004800 	.word	0x40004800
 80047bc:	40011400 	.word	0x40011400
 80047c0:	40020c00 	.word	0x40020c00
 80047c4:	40020000 	.word	0x40020000
 80047c8:	40020400 	.word	0x40020400
 80047cc:	40020800 	.word	0x40020800
 80047d0:	40021400 	.word	0x40021400
 80047d4:	40021800 	.word	0x40021800

080047d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80047d8:	b570      	push	{r4, r5, r6, lr}
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM12 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, TickPriority ,0);
 80047da:	4601      	mov	r1, r0
{
 80047dc:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, TickPriority ,0);
 80047de:	2200      	movs	r2, #0
 80047e0:	202b      	movs	r0, #43	; 0x2b
 80047e2:	f001 fb49 	bl	8005e78 <HAL_NVIC_SetPriority>

  /* Enable the TIM12 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80047e6:	202b      	movs	r0, #43	; 0x2b
 80047e8:	f001 fb8c 	bl	8005f04 <HAL_NVIC_EnableIRQ>
  /* Enable TIM12 clock */
  __HAL_RCC_TIM12_CLK_ENABLE();
 80047ec:	4b15      	ldr	r3, [pc, #84]	; (8004844 <HAL_InitTick+0x6c>)

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80047ee:	a901      	add	r1, sp, #4
 80047f0:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM12_CLK_ENABLE();
 80047f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40

  /* Compute TIM12 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();

  /* Compute the prescaler value to have TIM12 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80047f4:	4e14      	ldr	r6, [pc, #80]	; (8004848 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 80047f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40

  /* Initialize TIM12 */
  htim12.Instance = TIM12;
 80047fa:	4c14      	ldr	r4, [pc, #80]	; (800484c <HAL_InitTick+0x74>)
 80047fc:	4d14      	ldr	r5, [pc, #80]	; (8004850 <HAL_InitTick+0x78>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 80047fe:	641a      	str	r2, [r3, #64]	; 0x40
 8004800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004806:	9302      	str	r3, [sp, #8]
 8004808:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800480a:	f005 ff87 	bl	800a71c <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800480e:	f005 ff65 	bl	800a6dc <HAL_RCC_GetPCLK1Freq>
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim12.Init.Period = (1000000 / 1000) - 1;
  htim12.Init.Prescaler = uwPrescalerValue;
  htim12.Init.ClockDivision = 0;
 8004812:	2200      	movs	r2, #0
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004814:	0043      	lsls	r3, r0, #1
  htim12.Init.Period = (1000000 / 1000) - 1;
 8004816:	f240 31e7 	movw	r1, #999	; 0x3e7
  htim12.Instance = TIM12;
 800481a:	6025      	str	r5, [r4, #0]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800481c:	fba6 0303 	umull	r0, r3, r6, r3
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 8004820:	4620      	mov	r0, r4
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8004822:	0c9b      	lsrs	r3, r3, #18
 8004824:	3b01      	subs	r3, #1
  htim12.Init.ClockDivision = 0;
 8004826:	e9c4 1203 	strd	r1, r2, [r4, #12]
  htim12.Init.Prescaler = uwPrescalerValue;
 800482a:	e9c4 3201 	strd	r3, r2, [r4, #4]
  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 800482e:	f008 f8b3 	bl	800c998 <HAL_TIM_Base_Init>
 8004832:	b110      	cbz	r0, 800483a <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim12);
  }

  /* Return function status */
  return HAL_ERROR;
 8004834:	2001      	movs	r0, #1
}
 8004836:	b008      	add	sp, #32
 8004838:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_TIM_Base_Start_IT(&htim12);
 800483a:	4620      	mov	r0, r4
 800483c:	f007 fb38 	bl	800beb0 <HAL_TIM_Base_Start_IT>
}
 8004840:	b008      	add	sp, #32
 8004842:	bd70      	pop	{r4, r5, r6, pc}
 8004844:	40023800 	.word	0x40023800
 8004848:	431bde83 	.word	0x431bde83
 800484c:	2002b3e8 	.word	0x2002b3e8
 8004850:	40001800 	.word	0x40001800

08004854 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop

08004858 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004858:	e7fe      	b.n	8004858 <HardFault_Handler>
 800485a:	bf00      	nop

0800485c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800485c:	e7fe      	b.n	800485c <MemManage_Handler>
 800485e:	bf00      	nop

08004860 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004860:	e7fe      	b.n	8004860 <BusFault_Handler>
 8004862:	bf00      	nop

08004864 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004864:	e7fe      	b.n	8004864 <UsageFault_Handler>
 8004866:	bf00      	nop

08004868 <RCC_IRQHandler>:
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop

0800486c <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 800486c:	4801      	ldr	r0, [pc, #4]	; (8004874 <DMA1_Stream0_IRQHandler+0x8>)
 800486e:	f002 b91f 	b.w	8006ab0 <HAL_DMA_IRQHandler>
 8004872:	bf00      	nop
 8004874:	2002b1ac 	.word	0x2002b1ac

08004878 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up_ch3);
 8004878:	4801      	ldr	r0, [pc, #4]	; (8004880 <DMA1_Stream1_IRQHandler+0x8>)
 800487a:	f002 b919 	b.w	8006ab0 <HAL_DMA_IRQHandler>
 800487e:	bf00      	nop
 8004880:	2002abf0 	.word	0x2002abf0

08004884 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8004884:	4801      	ldr	r0, [pc, #4]	; (800488c <DMA1_Stream5_IRQHandler+0x8>)
 8004886:	f002 b913 	b.w	8006ab0 <HAL_DMA_IRQHandler>
 800488a:	bf00      	nop
 800488c:	2002acf4 	.word	0x2002acf4

08004890 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004890:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004892:	4805      	ldr	r0, [pc, #20]	; (80048a8 <ADC_IRQHandler+0x18>)
 8004894:	f001 f8d0 	bl	8005a38 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8004898:	4804      	ldr	r0, [pc, #16]	; (80048ac <ADC_IRQHandler+0x1c>)
 800489a:	f001 f8cd 	bl	8005a38 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 800489e:	4804      	ldr	r0, [pc, #16]	; (80048b0 <ADC_IRQHandler+0x20>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80048a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc3);
 80048a4:	f001 b8c8 	b.w	8005a38 <HAL_ADC_IRQHandler>
 80048a8:	2002add4 	.word	0x2002add4
 80048ac:	2002aa90 	.word	0x2002aa90
 80048b0:	2002ae1c 	.word	0x2002ae1c

080048b4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80048b4:	4801      	ldr	r0, [pc, #4]	; (80048bc <TIM2_IRQHandler+0x8>)
 80048b6:	f007 bf3b 	b.w	800c730 <HAL_TIM_IRQHandler>
 80048ba:	bf00      	nop
 80048bc:	2002b0ec 	.word	0x2002b0ec

080048c0 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80048c0:	4801      	ldr	r0, [pc, #4]	; (80048c8 <TIM3_IRQHandler+0x8>)
 80048c2:	f007 bf35 	b.w	800c730 <HAL_TIM_IRQHandler>
 80048c6:	bf00      	nop
 80048c8:	2002ac50 	.word	0x2002ac50

080048cc <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80048cc:	4801      	ldr	r0, [pc, #4]	; (80048d4 <USART2_IRQHandler+0x8>)
 80048ce:	f009 be49 	b.w	800e564 <HAL_UART_IRQHandler>
 80048d2:	bf00      	nop
 80048d4:	2002b12c 	.word	0x2002b12c

080048d8 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80048d8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80048dc:	f004 b810 	b.w	8008900 <HAL_GPIO_EXTI_IRQHandler>

080048e0 <TIM8_BRK_TIM12_IRQHandler>:
void TIM8_BRK_TIM12_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 80048e0:	4801      	ldr	r0, [pc, #4]	; (80048e8 <TIM8_BRK_TIM12_IRQHandler+0x8>)
 80048e2:	f007 bf25 	b.w	800c730 <HAL_TIM_IRQHandler>
 80048e6:	bf00      	nop
 80048e8:	2002b3e8 	.word	0x2002b3e8

080048ec <TIM8_TRG_COM_TIM14_IRQHandler>:
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80048ec:	4801      	ldr	r0, [pc, #4]	; (80048f4 <TIM8_TRG_COM_TIM14_IRQHandler+0x8>)
 80048ee:	f007 bf1f 	b.w	800c730 <HAL_TIM_IRQHandler>
 80048f2:	bf00      	nop
 80048f4:	2002b20c 	.word	0x2002b20c

080048f8 <DMA1_Stream7_IRQHandler>:
void DMA1_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 80048f8:	4801      	ldr	r0, [pc, #4]	; (8004900 <DMA1_Stream7_IRQHandler+0x8>)
 80048fa:	f002 b8d9 	b.w	8006ab0 <HAL_DMA_IRQHandler>
 80048fe:	bf00      	nop
 8004900:	2002b290 	.word	0x2002b290

08004904 <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004904:	4801      	ldr	r0, [pc, #4]	; (800490c <TIM5_IRQHandler+0x8>)
 8004906:	f007 bf13 	b.w	800c730 <HAL_TIM_IRQHandler>
 800490a:	bf00      	nop
 800490c:	2002abb0 	.word	0x2002abb0

08004910 <UART5_IRQHandler>:
void UART5_IRQHandler(void)
{
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8004910:	4801      	ldr	r0, [pc, #4]	; (8004918 <UART5_IRQHandler+0x8>)
 8004912:	f009 be27 	b.w	800e564 <HAL_UART_IRQHandler>
 8004916:	bf00      	nop
 8004918:	2002ad54 	.word	0x2002ad54

0800491c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800491c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 800491e:	4804      	ldr	r0, [pc, #16]	; (8004930 <TIM6_DAC_IRQHandler+0x14>)
 8004920:	f001 fce6 	bl	80062f0 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8004924:	4803      	ldr	r0, [pc, #12]	; (8004934 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004926:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 800492a:	f007 bf01 	b.w	800c730 <HAL_TIM_IRQHandler>
 800492e:	bf00      	nop
 8004930:	2002ae74 	.word	0x2002ae74
 8004934:	2002af54 	.word	0x2002af54

08004938 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8004938:	4801      	ldr	r0, [pc, #4]	; (8004940 <DMA2_Stream1_IRQHandler+0x8>)
 800493a:	f002 b8b9 	b.w	8006ab0 <HAL_DMA_IRQHandler>
 800493e:	bf00      	nop
 8004940:	2002a88c 	.word	0x2002a88c

08004944 <DMA2_Stream4_IRQHandler>:
void DMA2_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004944:	4801      	ldr	r0, [pc, #4]	; (800494c <DMA2_Stream4_IRQHandler+0x8>)
 8004946:	f002 b8b3 	b.w	8006ab0 <HAL_DMA_IRQHandler>
 800494a:	bf00      	nop
 800494c:	2002aef0 	.word	0x2002aef0

08004950 <ETH_IRQHandler>:
void ETH_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8004950:	4801      	ldr	r0, [pc, #4]	; (8004958 <ETH_IRQHandler+0x8>)
 8004952:	f003 b801 	b.w	8007958 <HAL_ETH_IRQHandler>
 8004956:	bf00      	nop
 8004958:	2002d218 	.word	0x2002d218

0800495c <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800495c:	4801      	ldr	r0, [pc, #4]	; (8004964 <OTG_FS_IRQHandler+0x8>)
 800495e:	f004 bdad 	b.w	80094bc <HAL_PCD_IRQHandler>
 8004962:	bf00      	nop
 8004964:	2003f7a0 	.word	0x2003f7a0

08004968 <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004968:	4801      	ldr	r0, [pc, #4]	; (8004970 <USART6_IRQHandler+0x8>)
 800496a:	f009 bdfb 	b.w	800e564 <HAL_UART_IRQHandler>
 800496e:	bf00      	nop
 8004970:	2002afe8 	.word	0x2002afe8

08004974 <FPU_IRQHandler>:
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop

08004978 <MDIOS_IRQHandler>:
void MDIOS_IRQHandler(void)
{
  /* USER CODE BEGIN MDIOS_IRQn 0 */

  /* USER CODE END MDIOS_IRQn 0 */
  HAL_MDIOS_IRQHandler(&hmdios);
 8004978:	4801      	ldr	r0, [pc, #4]	; (8004980 <MDIOS_IRQHandler+0x8>)
 800497a:	f004 bc89 	b.w	8009290 <HAL_MDIOS_IRQHandler>
 800497e:	bf00      	nop
 8004980:	2002ae64 	.word	0x2002ae64

08004984 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8004984:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004986:	1e16      	subs	r6, r2, #0
 8004988:	dd07      	ble.n	800499a <_read+0x16>
 800498a:	460c      	mov	r4, r1
 800498c:	198d      	adds	r5, r1, r6
		*ptr++ = __io_getchar();
 800498e:	f3af 8000 	nop.w
 8004992:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004996:	42a5      	cmp	r5, r4
 8004998:	d1f9      	bne.n	800498e <_read+0xa>
	}

	return len;
}
 800499a:	4630      	mov	r0, r6
 800499c:	bd70      	pop	{r4, r5, r6, pc}
 800499e:	bf00      	nop

080049a0 <_close>:
	return len;
}

int _close(int file) {
	return -1;
}
 80049a0:	f04f 30ff 	mov.w	r0, #4294967295
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop

080049a8 <_fstat>:

int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 80049a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 80049ac:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80049ae:	604b      	str	r3, [r1, #4]
}
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop

080049b4 <_isatty>:

int _isatty(int file) {
	return 1;
}
 80049b4:	2001      	movs	r0, #1
 80049b6:	4770      	bx	lr

080049b8 <_lseek>:

int _lseek(int file, int ptr, int dir) {
	return 0;
}
 80049b8:	2000      	movs	r0, #0
 80049ba:	4770      	bx	lr

080049bc <_sbrk>:
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initalize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80049bc:	490d      	ldr	r1, [pc, #52]	; (80049f4 <_sbrk+0x38>)
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 80049be:	4a0e      	ldr	r2, [pc, #56]	; (80049f8 <_sbrk+0x3c>)
	if (NULL == __sbrk_heap_end) {
 80049c0:	680b      	ldr	r3, [r1, #0]
void* _sbrk(ptrdiff_t incr) {
 80049c2:	b410      	push	{r4}
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 80049c4:	4c0d      	ldr	r4, [pc, #52]	; (80049fc <_sbrk+0x40>)
 80049c6:	1b12      	subs	r2, r2, r4
	if (NULL == __sbrk_heap_end) {
 80049c8:	b183      	cbz	r3, 80049ec <_sbrk+0x30>
		__sbrk_heap_end = &_end;
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80049ca:	4418      	add	r0, r3
 80049cc:	4290      	cmp	r0, r2
 80049ce:	d804      	bhi.n	80049da <_sbrk+0x1e>
		errno = ENOMEM;
		return (void*) -1;
	}

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;
 80049d0:	6008      	str	r0, [r1, #0]

	return (void*) prev_heap_end;
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80049d8:	4770      	bx	lr
		errno = ENOMEM;
 80049da:	4a09      	ldr	r2, [pc, #36]	; (8004a00 <_sbrk+0x44>)
 80049dc:	210c      	movs	r1, #12
		return (void*) -1;
 80049de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80049e2:	f85d 4b04 	ldr.w	r4, [sp], #4
		errno = ENOMEM;
 80049e6:	6011      	str	r1, [r2, #0]
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	4770      	bx	lr
		__sbrk_heap_end = &_end;
 80049ec:	4c05      	ldr	r4, [pc, #20]	; (8004a04 <_sbrk+0x48>)
 80049ee:	4623      	mov	r3, r4
 80049f0:	600c      	str	r4, [r1, #0]
 80049f2:	e7ea      	b.n	80049ca <_sbrk+0xe>
 80049f4:	2000168c 	.word	0x2000168c
 80049f8:	20080000 	.word	0x20080000
 80049fc:	00010000 	.word	0x00010000
 8004a00:	2003e2c8 	.word	0x2003e2c8
 8004a04:	2003fba8 	.word	0x2003fba8

08004a08 <SystemInit>:
 * @retval None
 */
void SystemInit(void) {
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004a08:	4a0f      	ldr	r2, [pc, #60]	; (8004a48 <SystemInit+0x40>)
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 8004a0a:	4b10      	ldr	r3, [pc, #64]	; (8004a4c <SystemInit+0x44>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004a0c:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 8004a10:	490f      	ldr	r1, [pc, #60]	; (8004a50 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004a12:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
void SystemInit(void) {
 8004a16:	b470      	push	{r4, r5, r6}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004a18:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
	RCC->CFGR = 0x00000000;
 8004a1c:	2400      	movs	r4, #0
	RCC->CR |= (uint32_t) 0x00000001;
 8004a1e:	6818      	ldr	r0, [r3, #0]

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004a20:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
	RCC->PLLCFGR = 0x24003010;
 8004a24:	4e0b      	ldr	r6, [pc, #44]	; (8004a54 <SystemInit+0x4c>)
	RCC->CR |= (uint32_t) 0x00000001;
 8004a26:	f040 0001 	orr.w	r0, r0, #1
 8004a2a:	6018      	str	r0, [r3, #0]
	RCC->CFGR = 0x00000000;
 8004a2c:	609c      	str	r4, [r3, #8]
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 8004a2e:	6818      	ldr	r0, [r3, #0]
 8004a30:	4001      	ands	r1, r0
 8004a32:	6019      	str	r1, [r3, #0]
	RCC->PLLCFGR = 0x24003010;
 8004a34:	605e      	str	r6, [r3, #4]
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 8004a36:	6819      	ldr	r1, [r3, #0]
 8004a38:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8004a3c:	6019      	str	r1, [r3, #0]
	RCC->CIR = 0x00000000;
 8004a3e:	60dc      	str	r4, [r3, #12]
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004a40:	6095      	str	r5, [r2, #8]
#endif
}
 8004a42:	bc70      	pop	{r4, r5, r6}
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	e000ed00 	.word	0xe000ed00
 8004a4c:	40023800 	.word	0x40023800
 8004a50:	fef6ffff 	.word	0xfef6ffff
 8004a54:	24003010 	.word	0x24003010

08004a58 <dnsfound>:
}

// Delayed DNS lookup result callback

void dnsfound(const char *name, const ip_addr_t *ipaddr, void *callback_arg) {
	if (ipaddr->addr == NULL) {
 8004a58:	680b      	ldr	r3, [r1, #0]
 8004a5a:	b113      	cbz	r3, 8004a62 <dnsfound+0xa>
		ip_ready = -1;
	} else
		ip_ready = ipaddr->addr;
 8004a5c:	4a03      	ldr	r2, [pc, #12]	; (8004a6c <dnsfound+0x14>)
 8004a5e:	6013      	str	r3, [r2, #0]
}
 8004a60:	4770      	bx	lr
		ip_ready = -1;
 8004a62:	4b02      	ldr	r3, [pc, #8]	; (8004a6c <dnsfound+0x14>)
 8004a64:	f04f 32ff 	mov.w	r2, #4294967295
 8004a68:	601a      	str	r2, [r3, #0]
 8004a6a:	4770      	bx	lr
 8004a6c:	20001698 	.word	0x20001698

08004a70 <myreboot>:
	printf("%s, ... rebooting\n", msg);
 8004a70:	4601      	mov	r1, r0
 8004a72:	480a      	ldr	r0, [pc, #40]	; (8004a9c <myreboot+0x2c>)
void myreboot(char *msg) {
 8004a74:	b508      	push	{r3, lr}
	printf("%s, ... rebooting\n", msg);
 8004a76:	f01c f82f 	bl	8020ad8 <iprintf>
	osDelay(2000);
 8004a7a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004a7e:	f00c fab7 	bl	8010ff0 <osDelay>
  __ASM volatile ("dsb 0xF":::"memory");
 8004a82:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004a86:	4906      	ldr	r1, [pc, #24]	; (8004aa0 <myreboot+0x30>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004a88:	4b06      	ldr	r3, [pc, #24]	; (8004aa4 <myreboot+0x34>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004a8a:	68ca      	ldr	r2, [r1, #12]
 8004a8c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004a90:	4313      	orrs	r3, r2
 8004a92:	60cb      	str	r3, [r1, #12]
 8004a94:	f3bf 8f4f 	dsb	sy
    __NOP();
 8004a98:	bf00      	nop
 8004a9a:	e7fd      	b.n	8004a98 <myreboot+0x28>
 8004a9c:	0802604c 	.word	0x0802604c
 8004aa0:	e000ed00 	.word	0xe000ed00
 8004aa4:	05fa0004 	.word	0x05fa0004

08004aa8 <sendudp>:
/*inline*/err_t sendudp(struct udp_pcb *pcb, struct pbuf *ps, const ip_addr_t *dst_ip, u16_t dst_port) {
 8004aa8:	b500      	push	{lr}
 8004aaa:	b083      	sub	sp, #12
	err = udp_sendto(pcb, ps, &udpdestip, UDP_PORT_NO);
 8004aac:	f241 3388 	movw	r3, #5000	; 0x1388
 8004ab0:	4a16      	ldr	r2, [pc, #88]	; (8004b0c <sendudp+0x64>)
 8004ab2:	f017 f92d 	bl	801bd10 <udp_sendto>
 8004ab6:	f88d 0007 	strb.w	r0, [sp, #7]
	if (err != ERR_OK) {
 8004aba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004abe:	b25b      	sxtb	r3, r3
 8004ac0:	b93b      	cbnz	r3, 8004ad2 <sendudp+0x2a>
		busycount = 0;
 8004ac2:	4a13      	ldr	r2, [pc, #76]	; (8004b10 <sendudp+0x68>)
 8004ac4:	6013      	str	r3, [r2, #0]
	return (err);
 8004ac6:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8004aca:	b240      	sxtb	r0, r0
 8004acc:	b003      	add	sp, #12
 8004ace:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("sendudp: err %i\n", err);
 8004ad2:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8004ad6:	480f      	ldr	r0, [pc, #60]	; (8004b14 <sendudp+0x6c>)
 8004ad8:	b249      	sxtb	r1, r1
 8004ada:	f01b fffd 	bl	8020ad8 <iprintf>
		vTaskDelay(100); //some delay!
 8004ade:	2064      	movs	r0, #100	; 0x64
 8004ae0:	f00d fd08 	bl	80124f4 <vTaskDelay>
		if (err == ERR_MEM) {
 8004ae4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004ae8:	2bff      	cmp	r3, #255	; 0xff
 8004aea:	d00c      	beq.n	8004b06 <sendudp+0x5e>
		if (err == ERR_USE) {
 8004aec:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004af0:	2bf8      	cmp	r3, #248	; 0xf8
 8004af2:	d1e8      	bne.n	8004ac6 <sendudp+0x1e>
			if (busycount++ > 10)
 8004af4:	4a06      	ldr	r2, [pc, #24]	; (8004b10 <sendudp+0x68>)
 8004af6:	6813      	ldr	r3, [r2, #0]
 8004af8:	1c59      	adds	r1, r3, #1
 8004afa:	2b0a      	cmp	r3, #10
 8004afc:	6011      	str	r1, [r2, #0]
 8004afe:	dde2      	ble.n	8004ac6 <sendudp+0x1e>
				myreboot("sendudp: udp always busy");
 8004b00:	4805      	ldr	r0, [pc, #20]	; (8004b18 <sendudp+0x70>)
 8004b02:	f7ff ffb5 	bl	8004a70 <myreboot>
			myreboot("sendudp: out of mem");
 8004b06:	4805      	ldr	r0, [pc, #20]	; (8004b1c <sendudp+0x74>)
 8004b08:	f7ff ffb2 	bl	8004a70 <myreboot>
 8004b0c:	2002b43c 	.word	0x2002b43c
 8004b10:	20001690 	.word	0x20001690
 8004b14:	08026060 	.word	0x08026060
 8004b18:	08026088 	.word	0x08026088
 8004b1c:	08026074 	.word	0x08026074

08004b20 <sendstatus>:
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8004b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004b24:	4c25      	ldr	r4, [pc, #148]	; (8004bbc <sendstatus+0x9c>)
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8004b26:	4617      	mov	r7, r2
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004b28:	4a25      	ldr	r2, [pc, #148]	; (8004bc0 <sendstatus+0xa0>)
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8004b2a:	b082      	sub	sp, #8
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004b2c:	f9b4 4000 	ldrsh.w	r4, [r4]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 8004b30:	f241 3388 	movw	r3, #5000	; 0x1388
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004b34:	8815      	ldrh	r5, [r2, #0]
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004b36:	ea84 7ee4 	eor.w	lr, r4, r4, asr #31
	statuspkt.adcbase = (globaladcavg & 0xfff);	// agc
 8004b3a:	4e22      	ldr	r6, [pc, #136]	; (8004bc4 <sendstatus+0xa4>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004b3c:	4a22      	ldr	r2, [pc, #136]	; (8004bc8 <sendstatus+0xa8>)
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004b3e:	ebae 7ee4 	sub.w	lr, lr, r4, asr #31
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004b42:	1b64      	subs	r4, r4, r5
	statuspkt.adcbase = (globaladcavg & 0xfff);	// agc
 8004b44:	f8d6 c000 	ldr.w	ip, [r6]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004b48:	2c00      	cmp	r4, #0
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004b4a:	4e20      	ldr	r6, [pc, #128]	; (8004bcc <sendstatus+0xac>)
 8004b4c:	f3ce 0e0b 	ubfx	lr, lr, #0, #12
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004b50:	8812      	ldrh	r2, [r2, #0]
 8004b52:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8004bdc <sendstatus+0xbc>
 8004b56:	bfb8      	it	lt
 8004b58:	4264      	neglt	r4, r4
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004b5a:	4d1d      	ldr	r5, [pc, #116]	; (8004bd0 <sendstatus+0xb0>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004b5c:	0312      	lsls	r2, r2, #12
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004b5e:	f8a6 e072 	strh.w	lr, [r6, #114]	; 0x72
	statuspkt.adcbase = (globaladcavg & 0xfff);	// agc
 8004b62:	f3cc 0c0b 	ubfx	ip, ip, #0, #12
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004b66:	f8b8 e000 	ldrh.w	lr, [r8]
 8004b6a:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004b6e:	682d      	ldr	r5, [r5, #0]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004b70:	4474      	add	r4, lr
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004b72:	f8df e06c 	ldr.w	lr, [pc, #108]	; 8004be0 <sendstatus+0xc0>
 8004b76:	022d      	lsls	r5, r5, #8
	statuspkt.adcbase = (globaladcavg & 0xfff);	// agc
 8004b78:	f8a6 c062 	strh.w	ip, [r6, #98]	; 0x62
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004b7c:	f89e e000 	ldrb.w	lr, [lr]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004b80:	4314      	orrs	r4, r2
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004b82:	f8d6 c074 	ldr.w	ip, [r6, #116]	; 0x74
 8004b86:	b2ad      	uxth	r5, r5
 8004b88:	4a12      	ldr	r2, [pc, #72]	; (8004bd4 <sendstatus+0xb4>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004b8a:	b2a4      	uxth	r4, r4
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004b8c:	ea45 050e 	orr.w	r5, r5, lr
 8004b90:	ea0c 0202 	and.w	r2, ip, r2
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 8004b94:	f8d1 c004 	ldr.w	ip, [r1, #4]
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004b98:	4315      	orrs	r5, r2
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 8004b9a:	4a0f      	ldr	r2, [pc, #60]	; (8004bd8 <sendstatus+0xb8>)
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004b9c:	6775      	str	r5, [r6, #116]	; 0x74
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004b9e:	f8a6 4060 	strh.w	r4, [r6, #96]	; 0x60
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 8004ba2:	f88c 0003 	strb.w	r0, [ip, #3]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 8004ba6:	4638      	mov	r0, r7
 8004ba8:	f7ff ff7e 	bl	8004aa8 <sendudp>
 8004bac:	f88d 0007 	strb.w	r0, [sp, #7]
	statuspkt.udppknum++;
 8004bb0:	6833      	ldr	r3, [r6, #0]
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	6033      	str	r3, [r6, #0]
}
 8004bb6:	b002      	add	sp, #8
 8004bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bbc:	20000700 	.word	0x20000700
 8004bc0:	200006b8 	.word	0x200006b8
 8004bc4:	200006ac 	.word	0x200006ac
 8004bc8:	2000023e 	.word	0x2000023e
 8004bcc:	2002a77c 	.word	0x2002a77c
 8004bd0:	200006b4 	.word	0x200006b4
 8004bd4:	ffff0000 	.word	0xffff0000
 8004bd8:	2002b43c 	.word	0x2002b43c
 8004bdc:	20000002 	.word	0x20000002
 8004be0:	2000069c 	.word	0x2000069c

08004be4 <sendtimedstatus>:
void sendtimedstatus(struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8004be4:	b470      	push	{r4, r5, r6}
	if ((t1sec != talive) && (t1sec % STAT_TIME == 0)) { // this is a temporary mech to send timed status pkts...
 8004be6:	4b0c      	ldr	r3, [pc, #48]	; (8004c18 <sendtimedstatus+0x34>)
 8004be8:	4e0c      	ldr	r6, [pc, #48]	; (8004c1c <sendtimedstatus+0x38>)
 8004bea:	681d      	ldr	r5, [r3, #0]
 8004bec:	6834      	ldr	r4, [r6, #0]
 8004bee:	42a5      	cmp	r5, r4
 8004bf0:	d008      	beq.n	8004c04 <sendtimedstatus+0x20>
 8004bf2:	4c0b      	ldr	r4, [pc, #44]	; (8004c20 <sendtimedstatus+0x3c>)
 8004bf4:	fba4 3405 	umull	r3, r4, r4, r5
 8004bf8:	09a4      	lsrs	r4, r4, #6
 8004bfa:	ebc4 1404 	rsb	r4, r4, r4, lsl #4
 8004bfe:	ebb5 0fc4 	cmp.w	r5, r4, lsl #3
 8004c02:	d001      	beq.n	8004c08 <sendtimedstatus+0x24>
}
 8004c04:	bc70      	pop	{r4, r5, r6}
 8004c06:	4770      	bx	lr
		sendstatus(TIMED, ps, pcb, batchid);
 8004c08:	4613      	mov	r3, r2
		talive = t1sec;
 8004c0a:	6035      	str	r5, [r6, #0]
		sendstatus(TIMED, ps, pcb, batchid);
 8004c0c:	460a      	mov	r2, r1
 8004c0e:	4601      	mov	r1, r0
 8004c10:	2002      	movs	r0, #2
}
 8004c12:	bc70      	pop	{r4, r5, r6}
		sendstatus(TIMED, ps, pcb, batchid);
 8004c14:	f7ff bf84 	b.w	8004b20 <sendstatus>
 8004c18:	20001640 	.word	0x20001640
 8004c1c:	2000169c 	.word	0x2000169c
 8004c20:	88888889 	.word	0x88888889

08004c24 <dnslookup>:

// set destination server IP using DNS lookup
int dnslookup(char *name, struct ip4_addr *ip) {
 8004c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c26:	4605      	mov	r5, r0
 8004c28:	460f      	mov	r7, r1
	int i, err = 0;

	printf("DNS Resolving %s ", name);
//	osDelay(500);
	ip_ready = 0;
 8004c2a:	2400      	movs	r4, #0
	printf("DNS Resolving %s ", name);
 8004c2c:	4819      	ldr	r0, [pc, #100]	; (8004c94 <dnslookup+0x70>)
 8004c2e:	4629      	mov	r1, r5
	ip_ready = 0;
 8004c30:	4e19      	ldr	r6, [pc, #100]	; (8004c98 <dnslookup+0x74>)
	printf("DNS Resolving %s ", name);
 8004c32:	f01b ff51 	bl	8020ad8 <iprintf>
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 8004c36:	4628      	mov	r0, r5
 8004c38:	4639      	mov	r1, r7
 8004c3a:	4623      	mov	r3, r4
 8004c3c:	4a17      	ldr	r2, [pc, #92]	; (8004c9c <dnslookup+0x78>)
	ip_ready = 0;
 8004c3e:	6034      	str	r4, [r6, #0]
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 8004c40:	f010 fcb6 	bl	80155b0 <dns_gethostbyname>
 8004c44:	4605      	mov	r5, r0

	switch (err) {
 8004c46:	3005      	adds	r0, #5
 8004c48:	d007      	beq.n	8004c5a <dnslookup+0x36>
 8004c4a:	b90d      	cbnz	r5, 8004c50 <dnslookup+0x2c>
	default:
		printf("****** gethostbyname failed *****\n ");
		break;
	}
	return (err);
}
 8004c4c:	4628      	mov	r0, r5
 8004c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("****** gethostbyname failed *****\n ");
 8004c50:	4813      	ldr	r0, [pc, #76]	; (8004ca0 <dnslookup+0x7c>)
 8004c52:	f01b ff41 	bl	8020ad8 <iprintf>
}
 8004c56:	4628      	mov	r0, r5
 8004c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("gethostbyname INPROGRESS");
 8004c5a:	4812      	ldr	r0, [pc, #72]	; (8004ca4 <dnslookup+0x80>)
 8004c5c:	2414      	movs	r4, #20
 8004c5e:	f01b ff3b 	bl	8020ad8 <iprintf>
 8004c62:	e001      	b.n	8004c68 <dnslookup+0x44>
		for (i = 0; i < 20; i++) {
 8004c64:	3c01      	subs	r4, #1
 8004c66:	d0f3      	beq.n	8004c50 <dnslookup+0x2c>
			osDelay(1000);		// give it 20 seconds
 8004c68:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004c6c:	f00c f9c0 	bl	8010ff0 <osDelay>
			printf(".");
 8004c70:	202e      	movs	r0, #46	; 0x2e
 8004c72:	f01b ff49 	bl	8020b08 <putchar>
			if (ip_ready) {
 8004c76:	6833      	ldr	r3, [r6, #0]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d0f3      	beq.n	8004c64 <dnslookup+0x40>
				if (ip_ready == -1) {
 8004c7c:	1c5a      	adds	r2, r3, #1
 8004c7e:	d003      	beq.n	8004c88 <dnslookup+0x64>
				return (ERR_OK);
 8004c80:	2500      	movs	r5, #0
				ip->addr = ip_ready;
 8004c82:	603b      	str	r3, [r7, #0]
}
 8004c84:	4628      	mov	r0, r5
 8004c86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					ip->addr = "127.0.0.1";	// safe ?
 8004c88:	4b07      	ldr	r3, [pc, #28]	; (8004ca8 <dnslookup+0x84>)
					return (ERR_TIMEOUT);	// not always timeout, but some error
 8004c8a:	f06f 0502 	mvn.w	r5, #2
					ip->addr = "127.0.0.1";	// safe ?
 8004c8e:	603b      	str	r3, [r7, #0]
					return (ERR_TIMEOUT);	// not always timeout, but some error
 8004c90:	e7dc      	b.n	8004c4c <dnslookup+0x28>
 8004c92:	bf00      	nop
 8004c94:	08025fa8 	.word	0x08025fa8
 8004c98:	20001698 	.word	0x20001698
 8004c9c:	08004a59 	.word	0x08004a59
 8004ca0:	08025fe4 	.word	0x08025fe4
 8004ca4:	08025fbc 	.word	0x08025fbc
 8004ca8:	08025fd8 	.word	0x08025fd8

08004cac <locateudp>:

uint32_t locateudp()		// called from LPtask every n seconds
{
 8004cac:	b530      	push	{r4, r5, lr}
	volatile err_t err;
	uint32_t ip = 0;

	printf("Finding %s for UDP streaming\n", udp_target);
 8004cae:	4913      	ldr	r1, [pc, #76]	; (8004cfc <locateudp+0x50>)
{
 8004cb0:	b085      	sub	sp, #20
	printf("Finding %s for UDP streaming\n", udp_target);
 8004cb2:	4813      	ldr	r0, [pc, #76]	; (8004d00 <locateudp+0x54>)
 8004cb4:	f01b ff10 	bl	8020ad8 <iprintf>
	err = dnslookup(udp_target, &udpdestip);
 8004cb8:	4912      	ldr	r1, [pc, #72]	; (8004d04 <locateudp+0x58>)
 8004cba:	4810      	ldr	r0, [pc, #64]	; (8004cfc <locateudp+0x50>)
 8004cbc:	f7ff ffb2 	bl	8004c24 <dnslookup>
 8004cc0:	b240      	sxtb	r0, r0
 8004cc2:	f88d 000f 	strb.w	r0, [sp, #15]
	if (err)
 8004cc6:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8004cca:	b10b      	cbz	r3, 8004cd0 <locateudp+0x24>
		rebootme();
 8004ccc:	f7fc ffe4 	bl	8001c98 <rebootme>

	ip = udpdestip.addr;
 8004cd0:	4b0c      	ldr	r3, [pc, #48]	; (8004d04 <locateudp+0x58>)
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 8004cd2:	490d      	ldr	r1, [pc, #52]	; (8004d08 <locateudp+0x5c>)
	ip = udpdestip.addr;
 8004cd4:	681c      	ldr	r4, [r3, #0]
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 8004cd6:	480d      	ldr	r0, [pc, #52]	; (8004d0c <locateudp+0x60>)
 8004cd8:	0e22      	lsrs	r2, r4, #24
 8004cda:	f3c4 4507 	ubfx	r5, r4, #16, #8
 8004cde:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8004ce2:	9201      	str	r2, [sp, #4]
 8004ce4:	b2e2      	uxtb	r2, r4
 8004ce6:	9500      	str	r5, [sp, #0]
 8004ce8:	f01c f84e 	bl	8020d88 <siprintf>
	printf("\nUDP Target IP: %s\n", udp_ips);
 8004cec:	4907      	ldr	r1, [pc, #28]	; (8004d0c <locateudp+0x60>)
 8004cee:	4808      	ldr	r0, [pc, #32]	; (8004d10 <locateudp+0x64>)
 8004cf0:	f01b fef2 	bl	8020ad8 <iprintf>
	return (ip);
}
 8004cf4:	4620      	mov	r0, r4
 8004cf6:	b005      	add	sp, #20
 8004cf8:	bd30      	pop	{r4, r5, pc}
 8004cfa:	bf00      	nop
 8004cfc:	2002b440 	.word	0x2002b440
 8004d00:	08026008 	.word	0x08026008
 8004d04:	2002b43c 	.word	0x2002b43c
 8004d08:	08026028 	.word	0x08026028
 8004d0c:	2002b428 	.word	0x2002b428
 8004d10:	08026038 	.word	0x08026038

08004d14 <startudp>:

void startudp(uint32_t ip) {
 8004d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d18:	b085      	sub	sp, #20
	volatile err_t err;
	int i;

//printf("Startudp:\n");
	/* Store the handle of the calling task. */
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 8004d1a:	f00d fd3b 	bl	8012794 <xTaskGetCurrentTaskHandle>
 8004d1e:	4b68      	ldr	r3, [pc, #416]	; (8004ec0 <startudp+0x1ac>)
 8004d20:	6018      	str	r0, [r3, #0]
	osDelay(1000);
 8004d22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d26:	f00c f963 	bl	8010ff0 <osDelay>

	/* get new pcbs */
	pcb = udp_new();
 8004d2a:	f017 f8c3 	bl	801beb4 <udp_new>
	if (pcb == NULL) {
 8004d2e:	2800      	cmp	r0, #0
 8004d30:	f000 80b7 	beq.w	8004ea2 <startudp+0x18e>
			;
		return;
	}

	/* bind to any IP address on port UDP_PORT_NO */
	if (udp_bind(pcb, IP_ADDR_ANY, UDP_PORT_NO) != ERR_OK) {
 8004d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d38:	4962      	ldr	r1, [pc, #392]	; (8004ec4 <startudp+0x1b0>)
 8004d3a:	4607      	mov	r7, r0
 8004d3c:	f016 fe58 	bl	801b9f0 <udp_bind>
 8004d40:	4681      	mov	r9, r0
 8004d42:	b118      	cbz	r0, 8004d4c <startudp+0x38>
		printf("startudp: udp_bind failed!\n");
 8004d44:	4860      	ldr	r0, [pc, #384]	; (8004ec8 <startudp+0x1b4>)
 8004d46:	f01b ff4f 	bl	8020be8 <puts>
 8004d4a:	e7fe      	b.n	8004d4a <startudp+0x36>
			;
	}

//	udp_recv(pcb, myudp_recv, NULL);

	p1 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8004d4c:	2241      	movs	r2, #65	; 0x41
 8004d4e:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
 8004d52:	2036      	movs	r0, #54	; 0x36
 8004d54:	f011 fdd6 	bl	8016904 <pbuf_alloc>

	if (p1 == NULL) {
 8004d58:	9000      	str	r0, [sp, #0]
 8004d5a:	2800      	cmp	r0, #0
 8004d5c:	f000 80a5 	beq.w	8004eaa <startudp+0x196>
		printf("startudp: p1 buf_alloc failed!\n");
		return;
	}
	p1->payload = &(*pktbuf)[0];
 8004d60:	4c5a      	ldr	r4, [pc, #360]	; (8004ecc <startudp+0x1b8>)
//	p1->len = ADCBUFSIZE;

	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8004d62:	2241      	movs	r2, #65	; 0x41
	p1->payload = &(*pktbuf)[0];
 8004d64:	9d00      	ldr	r5, [sp, #0]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8004d66:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
	p1->payload = &(*pktbuf)[0];
 8004d6a:	6823      	ldr	r3, [r4, #0]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8004d6c:	2036      	movs	r0, #54	; 0x36
	p1->payload = &(*pktbuf)[0];
 8004d6e:	606b      	str	r3, [r5, #4]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8004d70:	f011 fdc8 	bl	8016904 <pbuf_alloc>
	if (p2 == NULL) {
 8004d74:	9001      	str	r0, [sp, #4]
 8004d76:	2800      	cmp	r0, #0
 8004d78:	f000 809f 	beq.w	8004eba <startudp+0x1a6>
		printf("startudp: p2 buf_alloc failed!\n");
		return;
	}
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8004d7c:	6823      	ldr	r3, [r4, #0]

//	p2->len = ADCBUFSIZE;

// trailing packet status packet
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8004d7e:	2201      	movs	r2, #1
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8004d80:	9c01      	ldr	r4, [sp, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8004d82:	219c      	movs	r1, #156	; 0x9c
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8004d84:	f503 63b8 	add.w	r3, r3, #1472	; 0x5c0
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8004d88:	2036      	movs	r0, #54	; 0x36
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8004d8a:	6063      	str	r3, [r4, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8004d8c:	f011 fdba 	bl	8016904 <pbuf_alloc>
	if (ps == NULL) {
 8004d90:	4680      	mov	r8, r0
 8004d92:	2800      	cmp	r0, #0
 8004d94:	f000 808f 	beq.w	8004eb6 <startudp+0x1a2>
		printf("startudp: ps buf_alloc failed!\n");
		return;
	}
	ps->payload = &statuspkt;	// point at status / GPS data
 8004d98:	4e4d      	ldr	r6, [pc, #308]	; (8004ed0 <startudp+0x1bc>)

	osDelay(5000);
 8004d9a:	f241 3088 	movw	r0, #5000	; 0x1388
 8004d9e:	4d4d      	ldr	r5, [pc, #308]	; (8004ed4 <startudp+0x1c0>)
	ps->payload = &statuspkt;	// point at status / GPS data
 8004da0:	f8c8 6004 	str.w	r6, [r8, #4]
	osDelay(5000);
 8004da4:	f00c f924 	bl	8010ff0 <osDelay>

	statuspkt.auxstatus1 = 0;
 8004da8:	4648      	mov	r0, r9
	statuspkt.adcudpover = 0;		// debug use count overruns
	statuspkt.trigcount = 0;		// debug use adc trigger count
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 8004daa:	4b4b      	ldr	r3, [pc, #300]	; (8004ed8 <startudp+0x1c4>)

	netup = 1; // this is incomplete - it should be set by the phys layer also
 8004dac:	2101      	movs	r1, #1
 8004dae:	4a4b      	ldr	r2, [pc, #300]	; (8004edc <startudp+0x1c8>)
	statuspkt.auxstatus1 = 0;
 8004db0:	f8c6 9074 	str.w	r9, [r6, #116]	; 0x74
	statuspkt.adcudpover = 0;		// debug use count overruns
 8004db4:	67b0      	str	r0, [r6, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8004db6:	67f0      	str	r0, [r6, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 8004db8:	f8c6 0080 	str.w	r0, [r6, #128]	; 0x80
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 8004dbc:	4848      	ldr	r0, [pc, #288]	; (8004ee0 <startudp+0x1cc>)
 8004dbe:	4c49      	ldr	r4, [pc, #292]	; (8004ee4 <startudp+0x1d0>)
 8004dc0:	f8df a148 	ldr.w	sl, [pc, #328]	; 8004f0c <startudp+0x1f8>
	netup = 1; // this is incomplete - it should be set by the phys layer also
 8004dc4:	7011      	strb	r1, [r2, #0]
 8004dc6:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8004f10 <startudp+0x1fc>
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 8004dca:	f8c6 3098 	str.w	r3, [r6, #152]	; 0x98
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 8004dce:	f01b ff0b 	bl	8020be8 <puts>
		/* Wait to be notified */
#ifdef TESTING
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET /*PB11*/);	// debug pin
#endif

		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8004dd2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004dd6:	2001      	movs	r0, #1
 8004dd8:	f00d fe16 	bl	8012a08 <ulTaskNotifyTake>
#ifdef TESTING
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET /*PB11*/);	// debug pin
#endif

		if (ulNotificationValue > 0) {		// we were notified
 8004ddc:	2800      	cmp	r0, #0
 8004dde:	d059      	beq.n	8004e94 <startudp+0x180>
			sigsend = 0;
 8004de0:	2200      	movs	r2, #0
			/* if we have a trigger, send a sample packet */
			if ((gpslocked) && (jabbertimeout == 0) && (!(globalfreeze))) { // only send if adc threshold was exceeded and GPS is locked
 8004de2:	7823      	ldrb	r3, [r4, #0]
			sigsend = 0;
 8004de4:	602a      	str	r2, [r5, #0]
			if ((gpslocked) && (jabbertimeout == 0) && (!(globalfreeze))) { // only send if adc threshold was exceeded and GPS is locked
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0f3      	beq.n	8004dd2 <startudp+0xbe>
 8004dea:	f8da 3000 	ldr.w	r3, [sl]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1ef      	bne.n	8004dd2 <startudp+0xbe>
 8004df2:	4b3d      	ldr	r3, [pc, #244]	; (8004ee8 <startudp+0x1d4>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1eb      	bne.n	8004dd2 <startudp+0xbe>

				//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET /*PB11*/);	// debug pin
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 8004dfa:	4a3c      	ldr	r2, [pc, #240]	; (8004eec <startudp+0x1d8>)
 8004dfc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e00:	6812      	ldr	r2, [r2, #0]
 8004e02:	2a00      	cmp	r2, #0
 8004e04:	bf08      	it	eq
 8004e06:	4601      	moveq	r1, r0

				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 8004e08:	684a      	ldr	r2, [r1, #4]
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 8004e0a:	468b      	mov	fp, r1
				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 8004e0c:	70d3      	strb	r3, [r2, #3]
				((uint8_t*) (pd->payload))[0] = statuspkt.udppknum & 0xff;
 8004e0e:	6832      	ldr	r2, [r6, #0]
 8004e10:	684b      	ldr	r3, [r1, #4]
 8004e12:	701a      	strb	r2, [r3, #0]
				((uint8_t*) (pd->payload))[1] = (statuspkt.udppknum & 0xff00) >> 8;
 8004e14:	6833      	ldr	r3, [r6, #0]
 8004e16:	684a      	ldr	r2, [r1, #4]
 8004e18:	0a1b      	lsrs	r3, r3, #8
 8004e1a:	7053      	strb	r3, [r2, #1]
				((uint8_t*) (pd->payload))[2] = (statuspkt.udppknum & 0xff0000) >> 16;
 8004e1c:	6833      	ldr	r3, [r6, #0]
 8004e1e:	684a      	ldr	r2, [r1, #4]
 8004e20:	0c1b      	lsrs	r3, r3, #16
 8004e22:	7093      	strb	r3, [r2, #2]

				while (pd->ref != 1) {	// old packet not finished with yet
 8004e24:	7b89      	ldrb	r1, [r1, #14]
 8004e26:	2901      	cmp	r1, #1
 8004e28:	d006      	beq.n	8004e38 <startudp+0x124>
					printf("*******send sample failed p->ref = %d *******\n", pd->ref);
 8004e2a:	4831      	ldr	r0, [pc, #196]	; (8004ef0 <startudp+0x1dc>)
 8004e2c:	f01b fe54 	bl	8020ad8 <iprintf>
				while (pd->ref != 1) {	// old packet not finished with yet
 8004e30:	f89b 100e 	ldrb.w	r1, [fp, #14]
 8004e34:	2901      	cmp	r1, #1
 8004e36:	d1f8      	bne.n	8004e2a <startudp+0x116>
				}

				err = sendudp(pcb, pd, &udpdestip, UDP_PORT_NO);		// send the sample packet
 8004e38:	f241 3388 	movw	r3, #5000	; 0x1388
 8004e3c:	4a2d      	ldr	r2, [pc, #180]	; (8004ef4 <startudp+0x1e0>)
 8004e3e:	4659      	mov	r1, fp
 8004e40:	4638      	mov	r0, r7
 8004e42:	f7ff fe31 	bl	8004aa8 <sendudp>
					printf("******* end sample status: ps->ref = %d *******\n", ps->ref);
					vTaskDelay(0); // but we need wait to update the data packet next, so wait
				}
#endif
				/* send end of sequence status packet if end of batch sequence */
				if (sendendstatus > 0) {
 8004e46:	4b2c      	ldr	r3, [pc, #176]	; (8004ef8 <startudp+0x1e4>)
				err = sendudp(pcb, pd, &udpdestip, UDP_PORT_NO);		// send the sample packet
 8004e48:	f88d 000f 	strb.w	r0, [sp, #15]
				if (sendendstatus > 0) {
 8004e4c:	781a      	ldrb	r2, [r3, #0]
				statuspkt.udpsent++;	// debug no of sample packets set
 8004e4e:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8004e52:	3301      	adds	r3, #1
 8004e54:	f8c6 3080 	str.w	r3, [r6, #128]	; 0x80
				statuspkt.adcpktssent++;	// UDP sample packet counter
 8004e58:	f8b6 305e 	ldrh.w	r3, [r6, #94]	; 0x5e
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	f8a6 305e 	strh.w	r3, [r6, #94]	; 0x5e
				statuspkt.udppknum++;		// UDP packet number
 8004e64:	6833      	ldr	r3, [r6, #0]
 8004e66:	3301      	adds	r3, #1
 8004e68:	6033      	str	r3, [r6, #0]
				if (sendendstatus > 0) {
 8004e6a:	2a00      	cmp	r2, #0
 8004e6c:	d0b1      	beq.n	8004dd2 <startudp+0xbe>
//					if (jabbertimeout == 0)	// terminate curtailed sequence???
						sendstatus(ENDSEQ, ps, pcb, adcbatchid); // send end of seq status
 8004e6e:	f899 3000 	ldrb.w	r3, [r9]
 8004e72:	463a      	mov	r2, r7
 8004e74:	4641      	mov	r1, r8
 8004e76:	2001      	movs	r0, #1
 8004e78:	f7ff fe52 	bl	8004b20 <sendstatus>
					sendendstatus = 0;	// cancel the flag
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	4a1e      	ldr	r2, [pc, #120]	; (8004ef8 <startudp+0x1e4>)
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8004e80:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004e84:	2001      	movs	r0, #1
					statuspkt.adcpktssent = 0;	// end of sequence so start again at 0
 8004e86:	f8a6 305e 	strh.w	r3, [r6, #94]	; 0x5e
					sendendstatus = 0;	// cancel the flag
 8004e8a:	7013      	strb	r3, [r2, #0]
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8004e8c:	f00d fdbc 	bl	8012a08 <ulTaskNotifyTake>
		if (ulNotificationValue > 0) {		// we were notified
 8004e90:	2800      	cmp	r0, #0
 8004e92:	d1a5      	bne.n	8004de0 <startudp+0xcc>
		}
//			printf("ulNotificationValue = %d\n",ulNotificationValue );
		/* The transmission ended as expected. */
		else {
			/* The call to ulTaskNotifyTake() timed out. */
			sendtimedstatus(ps, pcb, adcbatchid);
 8004e94:	f899 2000 	ldrb.w	r2, [r9]
 8004e98:	4639      	mov	r1, r7
 8004e9a:	4640      	mov	r0, r8
 8004e9c:	f7ff fea2 	bl	8004be4 <sendtimedstatus>
 8004ea0:	e797      	b.n	8004dd2 <startudp+0xbe>
		printf("startudp: udp_new failed!\n");
 8004ea2:	4816      	ldr	r0, [pc, #88]	; (8004efc <startudp+0x1e8>)
 8004ea4:	f01b fea0 	bl	8020be8 <puts>
 8004ea8:	e7fe      	b.n	8004ea8 <startudp+0x194>
		printf("startudp: p1 buf_alloc failed!\n");
 8004eaa:	4815      	ldr	r0, [pc, #84]	; (8004f00 <startudp+0x1ec>)
//			printf("ulNotificationValue = %d\n",ulNotificationValue );
		}

	} // forever while
}
 8004eac:	b005      	add	sp, #20
 8004eae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("startudp: ps buf_alloc failed!\n");
 8004eb2:	f01b be99 	b.w	8020be8 <puts>
 8004eb6:	4813      	ldr	r0, [pc, #76]	; (8004f04 <startudp+0x1f0>)
 8004eb8:	e7f8      	b.n	8004eac <startudp+0x198>
		printf("startudp: p2 buf_alloc failed!\n");
 8004eba:	4813      	ldr	r0, [pc, #76]	; (8004f08 <startudp+0x1f4>)
 8004ebc:	e7f6      	b.n	8004eac <startudp+0x198>
 8004ebe:	bf00      	nop
 8004ec0:	200007a8 	.word	0x200007a8
 8004ec4:	0803f774 	.word	0x0803f774
 8004ec8:	080260c0 	.word	0x080260c0
 8004ecc:	2002a82c 	.word	0x2002a82c
 8004ed0:	2002a77c 	.word	0x2002a77c
 8004ed4:	20000718 	.word	0x20000718
 8004ed8:	dec0edfe 	.word	0xdec0edfe
 8004edc:	20000702 	.word	0x20000702
 8004ee0:	0802613c 	.word	0x0802613c
 8004ee4:	20001695 	.word	0x20001695
 8004ee8:	2002b438 	.word	0x2002b438
 8004eec:	200006a8 	.word	0x200006a8
 8004ef0:	08026170 	.word	0x08026170
 8004ef4:	2002b43c 	.word	0x2002b43c
 8004ef8:	20000710 	.word	0x20000710
 8004efc:	080260a4 	.word	0x080260a4
 8004f00:	080260dc 	.word	0x080260dc
 8004f04:	0802611c 	.word	0x0802611c
 8004f08:	080260fc 	.word	0x080260fc
 8004f0c:	200006b4 	.word	0x200006b4
 8004f10:	2000069c 	.word	0x2000069c

08004f14 <tag_callback>:
const char *tagname[] = { "temp", "pressure", "time", "led1", "sw1A", "sw1B", "sw1C", "sw1D", "sw2A", "sw2B", "sw2C",
		"sw2D", "butt1", "PG0", "PG1", "PG2", "RF1", "devid", "detinfo", "GPS", "AGC", (void*) NULL };
int i, j;

// the tag callback handler
tSSIHandler tag_callback(int index, char *newstring, int maxlen) {
 8004f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f16:	4606      	mov	r6, r0
 8004f18:	460f      	mov	r7, r1
//  LOCK_TCPIP_CORE();

	HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8004f1a:	4854      	ldr	r0, [pc, #336]	; (800506c <tag_callback+0x158>)
 8004f1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004f20:	f003 fcd8 	bl	80088d4 <HAL_GPIO_TogglePin>
 8004f24:	4c52      	ldr	r4, [pc, #328]	; (8005070 <tag_callback+0x15c>)
	} else {
		printf("semaphore take2 failed\n");
	}
#endif
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
		printf("sem wait 2\n");
 8004f26:	4d53      	ldr	r5, [pc, #332]	; (8005074 <tag_callback+0x160>)
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 8004f28:	e001      	b.n	8004f2e <tag_callback+0x1a>
		printf("sem wait 2\n");
 8004f2a:	f01b fe5d 	bl	8020be8 <puts>
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 8004f2e:	2101      	movs	r1, #1
 8004f30:	6820      	ldr	r0, [r4, #0]
 8004f32:	f00c fdf9 	bl	8011b28 <xQueueSemaphoreTake>
 8004f36:	4603      	mov	r3, r0
		printf("sem wait 2\n");
 8004f38:	4628      	mov	r0, r5
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d1f5      	bne.n	8004f2a <tag_callback+0x16>
	}
	{
//		printf("sem2 wait done\n");
	}

	if ((index > 3) && (index < 12)) {		// omux array
 8004f3e:	1f32      	subs	r2, r6, #4
 8004f40:	2a07      	cmp	r2, #7
 8004f42:	d819      	bhi.n	8004f78 <tag_callback+0x64>
		i = index - 4;		// 0 to 7
		i = (muxdat[0] & (1 << i));
 8004f44:	494c      	ldr	r1, [pc, #304]	; (8005078 <tag_callback+0x164>)
 8004f46:	4093      	lsls	r3, r2
 8004f48:	4a4c      	ldr	r2, [pc, #304]	; (800507c <tag_callback+0x168>)
 8004f4a:	7809      	ldrb	r1, [r1, #0]
 8004f4c:	400b      	ands	r3, r1
 8004f4e:	6013      	str	r3, [r2, #0]
		if (i == 0)		// around the houses
 8004f50:	bb43      	cbnz	r3, 8004fa4 <tag_callback+0x90>
			strcpy(newstring, "0");
 8004f52:	4b4b      	ldr	r3, [pc, #300]	; (8005080 <tag_callback+0x16c>)
 8004f54:	881b      	ldrh	r3, [r3, #0]
 8004f56:	803b      	strh	r3, [r7, #0]
			break;
		}
//		sprintf(newstring,"index=%d",index);
//  UNLOCK_TCPIP_CORE();

	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8004f58:	2300      	movs	r3, #0
 8004f5a:	6820      	ldr	r0, [r4, #0]
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	4619      	mov	r1, r3
 8004f60:	f00c fb5c 	bl	801161c <xQueueGenericSend>
 8004f64:	2801      	cmp	r0, #1
 8004f66:	d002      	beq.n	8004f6e <tag_callback+0x5a>
		printf("semaphore give2 failed\n");		// expect this to fail as part of the normal setup
 8004f68:	4846      	ldr	r0, [pc, #280]	; (8005084 <tag_callback+0x170>)
 8004f6a:	f01b fe3d 	bl	8020be8 <puts>
	}
	return (strlen(newstring));
 8004f6e:	4638      	mov	r0, r7
}
 8004f70:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return (strlen(newstring));
 8004f74:	f7fb b96e 	b.w	8000254 <strlen>
		switch (index) {
 8004f78:	2e14      	cmp	r6, #20
 8004f7a:	d871      	bhi.n	8005060 <tag_callback+0x14c>
 8004f7c:	e8df f006 	tbb	[pc, r6]
 8004f80:	0b6b5257 	.word	0x0b6b5257
 8004f84:	70707070 	.word	0x70707070
 8004f88:	70707070 	.word	0x70707070
 8004f8c:	323d5c67 	.word	0x323d5c67
 8004f90:	161b2025 	.word	0x161b2025
 8004f94:	48          	.byte	0x48
 8004f95:	00          	.byte	0x00
			if (HAL_GPIO_ReadPin(GPIOD, LED_D4_Pin) == GPIO_PIN_SET)
 8004f96:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004f9a:	4834      	ldr	r0, [pc, #208]	; (800506c <tag_callback+0x158>)
 8004f9c:	f003 fc6e 	bl	800887c <HAL_GPIO_ReadPin>
 8004fa0:	2801      	cmp	r0, #1
 8004fa2:	d1d6      	bne.n	8004f52 <tag_callback+0x3e>
			strcpy(newstring, "1");
 8004fa4:	4b38      	ldr	r3, [pc, #224]	; (8005088 <tag_callback+0x174>)
 8004fa6:	881b      	ldrh	r3, [r3, #0]
 8004fa8:	803b      	strh	r3, [r7, #0]
 8004faa:	e7d5      	b.n	8004f58 <tag_callback+0x44>
			strcpy(newstring, gpsstr);		// GPS Status
 8004fac:	4937      	ldr	r1, [pc, #220]	; (800508c <tag_callback+0x178>)
 8004fae:	4638      	mov	r0, r7
 8004fb0:	f01b ff8f 	bl	8020ed2 <strcpy>
			break;
 8004fb4:	e7d0      	b.n	8004f58 <tag_callback+0x44>
			strcpy(newstring, statstr);		// Detector Status
 8004fb6:	4936      	ldr	r1, [pc, #216]	; (8005090 <tag_callback+0x17c>)
 8004fb8:	4638      	mov	r0, r7
 8004fba:	f01b ff8a 	bl	8020ed2 <strcpy>
			break;
 8004fbe:	e7cb      	b.n	8004f58 <tag_callback+0x44>
			strcpy(newstring, snstr);			// Detector ID
 8004fc0:	4934      	ldr	r1, [pc, #208]	; (8005094 <tag_callback+0x180>)
 8004fc2:	4638      	mov	r0, r7
 8004fc4:	f01b ff85 	bl	8020ed2 <strcpy>
			break;
 8004fc8:	e7c6      	b.n	8004f58 <tag_callback+0x44>
			strcpy(newstring, (HAL_GPIO_ReadPin(GPIOE, LP_FILT_Pin) ? "0" : "1"));
 8004fca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004fce:	4832      	ldr	r0, [pc, #200]	; (8005098 <tag_callback+0x184>)
 8004fd0:	f003 fc54 	bl	800887c <HAL_GPIO_ReadPin>
 8004fd4:	4b2a      	ldr	r3, [pc, #168]	; (8005080 <tag_callback+0x16c>)
 8004fd6:	4a2c      	ldr	r2, [pc, #176]	; (8005088 <tag_callback+0x174>)
 8004fd8:	2800      	cmp	r0, #0
 8004fda:	bf08      	it	eq
 8004fdc:	4613      	moveq	r3, r2
 8004fde:	881b      	ldrh	r3, [r3, #0]
 8004fe0:	803b      	strh	r3, [r7, #0]
			break;
 8004fe2:	e7b9      	b.n	8004f58 <tag_callback+0x44>
			strcpy(newstring, (pgagain & 4) ? "1" : "0");
 8004fe4:	4a2d      	ldr	r2, [pc, #180]	; (800509c <tag_callback+0x188>)
 8004fe6:	4b28      	ldr	r3, [pc, #160]	; (8005088 <tag_callback+0x174>)
 8004fe8:	8811      	ldrh	r1, [r2, #0]
 8004fea:	4a25      	ldr	r2, [pc, #148]	; (8005080 <tag_callback+0x16c>)
 8004fec:	f011 0f04 	tst.w	r1, #4
 8004ff0:	bf08      	it	eq
 8004ff2:	4613      	moveq	r3, r2
 8004ff4:	881b      	ldrh	r3, [r3, #0]
 8004ff6:	803b      	strh	r3, [r7, #0]
			break;
 8004ff8:	e7ae      	b.n	8004f58 <tag_callback+0x44>
			strcpy(newstring, (pgagain & 2) ? "1" : "0");
 8004ffa:	4a28      	ldr	r2, [pc, #160]	; (800509c <tag_callback+0x188>)
 8004ffc:	4b22      	ldr	r3, [pc, #136]	; (8005088 <tag_callback+0x174>)
 8004ffe:	8811      	ldrh	r1, [r2, #0]
 8005000:	4a1f      	ldr	r2, [pc, #124]	; (8005080 <tag_callback+0x16c>)
 8005002:	f011 0f02 	tst.w	r1, #2
 8005006:	bf08      	it	eq
 8005008:	4613      	moveq	r3, r2
 800500a:	881b      	ldrh	r3, [r3, #0]
 800500c:	803b      	strh	r3, [r7, #0]
			break;
 800500e:	e7a3      	b.n	8004f58 <tag_callback+0x44>
			strcpy(newstring, (agc) ? "1" : "0");		// AGC Status
 8005010:	4a23      	ldr	r2, [pc, #140]	; (80050a0 <tag_callback+0x18c>)
 8005012:	4b1d      	ldr	r3, [pc, #116]	; (8005088 <tag_callback+0x174>)
 8005014:	8811      	ldrh	r1, [r2, #0]
 8005016:	4a1a      	ldr	r2, [pc, #104]	; (8005080 <tag_callback+0x16c>)
 8005018:	2900      	cmp	r1, #0
 800501a:	bf08      	it	eq
 800501c:	4613      	moveq	r3, r2
 800501e:	881b      	ldrh	r3, [r3, #0]
 8005020:	803b      	strh	r3, [r7, #0]
			break;
 8005022:	e799      	b.n	8004f58 <tag_callback+0x44>
			strcpy(newstring, pressstr);		// pressure
 8005024:	491f      	ldr	r1, [pc, #124]	; (80050a4 <tag_callback+0x190>)
 8005026:	4638      	mov	r0, r7
 8005028:	f01b ff53 	bl	8020ed2 <strcpy>
			break;
 800502c:	e794      	b.n	8004f58 <tag_callback+0x44>
			strcpy(newstring, tempstr);		// temperature
 800502e:	491e      	ldr	r1, [pc, #120]	; (80050a8 <tag_callback+0x194>)
 8005030:	4638      	mov	r0, r7
 8005032:	f01b ff4e 	bl	8020ed2 <strcpy>
			break;
 8005036:	e78f      	b.n	8004f58 <tag_callback+0x44>
			strcpy(newstring, (pgagain & 1) ? "1" : "0");
 8005038:	4a18      	ldr	r2, [pc, #96]	; (800509c <tag_callback+0x188>)
 800503a:	4b13      	ldr	r3, [pc, #76]	; (8005088 <tag_callback+0x174>)
 800503c:	8811      	ldrh	r1, [r2, #0]
 800503e:	4a10      	ldr	r2, [pc, #64]	; (8005080 <tag_callback+0x16c>)
 8005040:	f011 0f01 	tst.w	r1, #1
 8005044:	bf08      	it	eq
 8005046:	4613      	moveq	r3, r2
 8005048:	881b      	ldrh	r3, [r3, #0]
 800504a:	803b      	strh	r3, [r7, #0]
			break;
 800504c:	e784      	b.n	8004f58 <tag_callback+0x44>
			strcpy(newstring, "5");
 800504e:	4b17      	ldr	r3, [pc, #92]	; (80050ac <tag_callback+0x198>)
 8005050:	881b      	ldrh	r3, [r3, #0]
 8005052:	803b      	strh	r3, [r7, #0]
			break;
 8005054:	e780      	b.n	8004f58 <tag_callback+0x44>
			strcpy(newstring, nowtimestr);
 8005056:	4916      	ldr	r1, [pc, #88]	; (80050b0 <tag_callback+0x19c>)
 8005058:	4638      	mov	r0, r7
 800505a:	f01b ff3a 	bl	8020ed2 <strcpy>
			break;
 800505e:	e77b      	b.n	8004f58 <tag_callback+0x44>
			sprintf(newstring, "\"ssi_handler: bad tag index %d\"", index);
 8005060:	4632      	mov	r2, r6
 8005062:	4914      	ldr	r1, [pc, #80]	; (80050b4 <tag_callback+0x1a0>)
 8005064:	4638      	mov	r0, r7
 8005066:	f01b fe8f 	bl	8020d88 <siprintf>
			break;
 800506a:	e775      	b.n	8004f58 <tag_callback+0x44>
 800506c:	40020c00 	.word	0x40020c00
 8005070:	2002af50 	.word	0x2002af50
 8005074:	080264f4 	.word	0x080264f4
 8005078:	2000023c 	.word	0x2000023c
 800507c:	2002b484 	.word	0x2002b484
 8005080:	0803f330 	.word	0x0803f330
 8005084:	08026520 	.word	0x08026520
 8005088:	08025fe0 	.word	0x08025fe0
 800508c:	2000000c 	.word	0x2000000c
 8005090:	200000fc 	.word	0x200000fc
 8005094:	2000007c 	.word	0x2000007c
 8005098:	40021000 	.word	0x40021000
 800509c:	2000023e 	.word	0x2000023e
 80050a0:	20000008 	.word	0x20000008
 80050a4:	2000006c 	.word	0x2000006c
 80050a8:	20000204 	.word	0x20000204
 80050ac:	0803d660 	.word	0x0803d660
 80050b0:	2000004c 	.word	0x2000004c
 80050b4:	08026500 	.word	0x08026500

080050b8 <returnpage>:
/* ---------------------------------------------- */
// http client
/* ---------------------------------------------- */

// callback with the page
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 80050b8:	b5f0      	push	{r4, r5, r6, r7, lr}
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 80050ba:	4d3b      	ldr	r5, [pc, #236]	; (80051a8 <returnpage+0xf0>)
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 80050bc:	b08d      	sub	sp, #52	; 0x34
 80050be:	4616      	mov	r6, r2
 80050c0:	f88d 000f 	strb.w	r0, [sp, #15]
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 80050c4:	ac07      	add	r4, sp, #28
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 80050c6:	f88d 100e 	strb.w	r1, [sp, #14]
 80050ca:	f8ad 300c 	strh.w	r3, [sp, #12]
	volatile uint32_t sn;
	int nconv;
	volatile int p1, p2;

	if (errorm == 0) {
 80050ce:	f89d 700e 	ldrb.w	r7, [sp, #14]
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 80050d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80050d4:	682d      	ldr	r5, [r5, #0]
 80050d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80050d8:	6025      	str	r5, [r4, #0]
	if (errorm == 0) {
 80050da:	b10f      	cbz	r7, 80050e0 <returnpage+0x28>
			}
		} else {
			printf("returnpage: (error returned) Num=%d, errno=%d, error=%s\n", Num, errorm, errormsg[errorm]);
		}
	}
}
 80050dc:	b00d      	add	sp, #52	; 0x34
 80050de:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nconv = sscanf(content, "%5u%48s%u%u", &sn, udp_target, &p1, &p2);
 80050e0:	aa06      	add	r2, sp, #24
 80050e2:	a905      	add	r1, sp, #20
 80050e4:	4b31      	ldr	r3, [pc, #196]	; (80051ac <returnpage+0xf4>)
 80050e6:	4630      	mov	r0, r6
 80050e8:	9201      	str	r2, [sp, #4]
 80050ea:	aa04      	add	r2, sp, #16
 80050ec:	9100      	str	r1, [sp, #0]
 80050ee:	4930      	ldr	r1, [pc, #192]	; (80051b0 <returnpage+0xf8>)
 80050f0:	f01b fe6a 	bl	8020dc8 <siscanf>
		if (nconv != EOF) {
 80050f4:	1c43      	adds	r3, r0, #1
 80050f6:	d02a      	beq.n	800514e <returnpage+0x96>
			switch (nconv) {
 80050f8:	1e43      	subs	r3, r0, #1
 80050fa:	2b03      	cmp	r3, #3
 80050fc:	d836      	bhi.n	800516c <returnpage+0xb4>
 80050fe:	e8df f003 	tbb	[pc, r3]
 8005102:	0b15      	.short	0x0b15
 8005104:	0202      	.short	0x0202
				if (p1 == 1) {		// reboot
 8005106:	9b05      	ldr	r3, [sp, #20]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d043      	beq.n	8005194 <returnpage+0xdc>
				if (p1 == 2) {		// freeze the UDP streaming
 800510c:	9b05      	ldr	r3, [sp, #20]
 800510e:	2b02      	cmp	r3, #2
					globalfreeze = 1;
 8005110:	4b28      	ldr	r3, [pc, #160]	; (80051b4 <returnpage+0xfc>)
				if (p1 == 2) {		// freeze the UDP streaming
 8005112:	d039      	beq.n	8005188 <returnpage+0xd0>
					globalfreeze = 0;
 8005114:	2200      	movs	r2, #0
 8005116:	601a      	str	r2, [r3, #0]
				if (strlen(udp_target) < 7) {					// bad url or ip address
 8005118:	4c24      	ldr	r4, [pc, #144]	; (80051ac <returnpage+0xf4>)
 800511a:	4620      	mov	r0, r4
 800511c:	f7fb f89a 	bl	8000254 <strlen>
 8005120:	2806      	cmp	r0, #6
 8005122:	d928      	bls.n	8005176 <returnpage+0xbe>
				printf("Server -> Target UDP host: %s\n", udp_target);
 8005124:	4921      	ldr	r1, [pc, #132]	; (80051ac <returnpage+0xf4>)
 8005126:	4824      	ldr	r0, [pc, #144]	; (80051b8 <returnpage+0x100>)
 8005128:	f01b fcd6 	bl	8020ad8 <iprintf>
				if (statuspkt.uid != sn)
 800512c:	4b23      	ldr	r3, [pc, #140]	; (80051bc <returnpage+0x104>)
 800512e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005132:	9904      	ldr	r1, [sp, #16]
 8005134:	4291      	cmp	r1, r2
 8005136:	d0d1      	beq.n	80050dc <returnpage+0x24>
					statuspkt.uid = sn;
 8005138:	9a04      	ldr	r2, [sp, #16]
					printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 800513a:	4821      	ldr	r0, [pc, #132]	; (80051c0 <returnpage+0x108>)
					statuspkt.uid = sn;
 800513c:	b292      	uxth	r2, r2
 800513e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
					printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 8005142:	f8b3 105c 	ldrh.w	r1, [r3, #92]	; 0x5c
 8005146:	f01b fcc7 	bl	8020ad8 <iprintf>
}
 800514a:	b00d      	add	sp, #52	; 0x34
 800514c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printf("returnpage: (error returned) Num=%d, errno=%d, error=%s\n", Num, errorm, errormsg[errorm]);
 800514e:	f89d 100f 	ldrb.w	r1, [sp, #15]
 8005152:	ac0c      	add	r4, sp, #48	; 0x30
 8005154:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8005158:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800515c:	4819      	ldr	r0, [pc, #100]	; (80051c4 <returnpage+0x10c>)
 800515e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005162:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8005166:	f01b fcb7 	bl	8020ad8 <iprintf>
}
 800516a:	e7b7      	b.n	80050dc <returnpage+0x24>
				printf("Wrong number of params from Server -> %d\n", nconv);
 800516c:	4601      	mov	r1, r0
 800516e:	4816      	ldr	r0, [pc, #88]	; (80051c8 <returnpage+0x110>)
 8005170:	f01b fcb2 	bl	8020ad8 <iprintf>
				break;
 8005174:	e7b2      	b.n	80050dc <returnpage+0x24>
					strcpy(udp_target, SERVER_DESTINATION);		// default it
 8005176:	4d15      	ldr	r5, [pc, #84]	; (80051cc <returnpage+0x114>)
 8005178:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800517a:	6020      	str	r0, [r4, #0]
 800517c:	6828      	ldr	r0, [r5, #0]
 800517e:	6061      	str	r1, [r4, #4]
 8005180:	6120      	str	r0, [r4, #16]
 8005182:	60a2      	str	r2, [r4, #8]
 8005184:	60e3      	str	r3, [r4, #12]
 8005186:	e7cd      	b.n	8005124 <returnpage+0x6c>
					globalfreeze = 1;
 8005188:	2201      	movs	r2, #1
					printf("Server -> commands a streaming freeze\n");
 800518a:	4811      	ldr	r0, [pc, #68]	; (80051d0 <returnpage+0x118>)
					globalfreeze = 1;
 800518c:	601a      	str	r2, [r3, #0]
					printf("Server -> commands a streaming freeze\n");
 800518e:	f01b fd2b 	bl	8020be8 <puts>
 8005192:	e7c1      	b.n	8005118 <returnpage+0x60>
					printf("Server -> commands a reboot...\n");
 8005194:	480f      	ldr	r0, [pc, #60]	; (80051d4 <returnpage+0x11c>)
 8005196:	f01b fd27 	bl	8020be8 <puts>
					osDelay(2000);
 800519a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800519e:	f00b ff27 	bl	8010ff0 <osDelay>
					rebootme();
 80051a2:	f7fc fd79 	bl	8001c98 <rebootme>
 80051a6:	e7b1      	b.n	800510c <returnpage+0x54>
 80051a8:	080249b0 	.word	0x080249b0
 80051ac:	2002b440 	.word	0x2002b440
 80051b0:	0802632c 	.word	0x0802632c
 80051b4:	2002b438 	.word	0x2002b438
 80051b8:	08026394 	.word	0x08026394
 80051bc:	2002a77c 	.word	0x2002a77c
 80051c0:	080263b4 	.word	0x080263b4
 80051c4:	08026400 	.word	0x08026400
 80051c8:	080263d4 	.word	0x080263d4
 80051cc:	08026380 	.word	0x08026380
 80051d0:	08026358 	.word	0x08026358
 80051d4:	08026338 	.word	0x08026338

080051d8 <httpd_cgi_handler>:
		char **http_cgi_param_vals) {
 80051d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051dc:	b085      	sub	sp, #20
 80051de:	4616      	mov	r6, r2
 80051e0:	460c      	mov	r4, r1
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 80051e2:	6818      	ldr	r0, [r3, #0]
 80051e4:	a903      	add	r1, sp, #12
 80051e6:	220a      	movs	r2, #10
		char **http_cgi_param_vals) {
 80051e8:	469a      	mov	sl, r3
 80051ea:	9f0e      	ldr	r7, [sp, #56]	; 0x38
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 80051ec:	f01c fca4 	bl	8021b38 <strtol>
	printf("httpd_cgi_handler: uri=%s, count=%d j=%d\n", uri, count, j);
 80051f0:	4632      	mov	r2, r6
 80051f2:	4603      	mov	r3, r0
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 80051f4:	4605      	mov	r5, r0
	printf("httpd_cgi_handler: uri=%s, count=%d j=%d\n", uri, count, j);
 80051f6:	4621      	mov	r1, r4
 80051f8:	4869      	ldr	r0, [pc, #420]	; (80053a0 <httpd_cgi_handler+0x1c8>)
 80051fa:	f01b fc6d 	bl	8020ad8 <iprintf>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80051fe:	2e00      	cmp	r6, #0
 8005200:	dd3c      	ble.n	800527c <httpd_cgi_handler+0xa4>
 8005202:	2400      	movs	r4, #0
			printf("Unknown id in cgi handler %s\n", *http_cgi_params);
 8005204:	f8df b1c8 	ldr.w	fp, [pc, #456]	; 80053d0 <httpd_cgi_handler+0x1f8>
 8005208:	f8df 91c8 	ldr.w	r9, [pc, #456]	; 80053d4 <httpd_cgi_handler+0x1fc>
 800520c:	f1a5 010c 	sub.w	r1, r5, #12
 8005210:	2201      	movs	r2, #1
		switch (j) {
 8005212:	f1a5 030a 	sub.w	r3, r5, #10
			j -= 11;	// now offset 0
 8005216:	f1a5 080b 	sub.w	r8, r5, #11
 800521a:	408a      	lsls	r2, r1
		switch (j) {
 800521c:	2b0e      	cmp	r3, #14
 800521e:	d830      	bhi.n	8005282 <httpd_cgi_handler+0xaa>
 8005220:	e8df f003 	tbb	[pc, r3]
 8005224:	080894a3 	.word	0x080894a3
 8005228:	08080808 	.word	0x08080808
 800522c:	4b5d0808 	.word	0x4b5d0808
 8005230:	7f39      	.short	0x7f39
 8005232:	6f          	.byte	0x6f
 8005233:	00          	.byte	0x00
			if (((*http_cgi_param_vals)[i]) == '0') {
 8005234:	6839      	ldr	r1, [r7, #0]
 8005236:	b252      	sxtb	r2, r2
 8005238:	f999 3000 	ldrsb.w	r3, [r9]
			j -= 11;	// now offset 0
 800523c:	4645      	mov	r5, r8
			if (((*http_cgi_param_vals)[i]) == '0') {
 800523e:	5d08      	ldrb	r0, [r1, r4]
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8005240:	ea42 0103 	orr.w	r1, r2, r3
			if (((*http_cgi_param_vals)[i]) == '0') {
 8005244:	2830      	cmp	r0, #48	; 0x30
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8005246:	4857      	ldr	r0, [pc, #348]	; (80053a4 <httpd_cgi_handler+0x1cc>)
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8005248:	b2c9      	uxtb	r1, r1
				muxdat[0] = muxdat[0] & ~(1 << (j - 1));
 800524a:	bf04      	itt	eq
 800524c:	ea23 0202 	biceq.w	r2, r3, r2
 8005250:	b2d1      	uxtbeq	r1, r2
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8005252:	4a55      	ldr	r2, [pc, #340]	; (80053a8 <httpd_cgi_handler+0x1d0>)
 8005254:	f001 0302 	and.w	r3, r1, #2
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8005258:	f889 1000 	strb.w	r1, [r9]
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 800525c:	6013      	str	r3, [r2, #0]
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 800525e:	f01b fc3b 	bl	8020ad8 <iprintf>
			if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {		// RF dual MUX
 8005262:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005266:	2301      	movs	r3, #1
 8005268:	464a      	mov	r2, r9
 800526a:	2188      	movs	r1, #136	; 0x88
 800526c:	9000      	str	r0, [sp, #0]
 800526e:	484f      	ldr	r0, [pc, #316]	; (80053ac <httpd_cgi_handler+0x1d4>)
 8005270:	f003 fd92 	bl	8008d98 <HAL_I2C_Master_Transmit>
 8005274:	b958      	cbnz	r0, 800528e <httpd_cgi_handler+0xb6>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8005276:	3401      	adds	r4, #1
 8005278:	42a6      	cmp	r6, r4
 800527a:	d1c7      	bne.n	800520c <httpd_cgi_handler+0x34>
}
 800527c:	b005      	add	sp, #20
 800527e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			printf("Unknown id in cgi handler %s\n", *http_cgi_params);
 8005282:	f8da 1000 	ldr.w	r1, [sl]
 8005286:	4658      	mov	r0, fp
 8005288:	f01b fc26 	bl	8020ad8 <iprintf>
			break;
 800528c:	e7f3      	b.n	8005276 <httpd_cgi_handler+0x9e>
				printf("I2C HAL returned error 1\n\r");
 800528e:	4848      	ldr	r0, [pc, #288]	; (80053b0 <httpd_cgi_handler+0x1d8>)
 8005290:	f01b fc22 	bl	8020ad8 <iprintf>
 8005294:	e7ef      	b.n	8005276 <httpd_cgi_handler+0x9e>
 8005296:	4d47      	ldr	r5, [pc, #284]	; (80053b4 <httpd_cgi_handler+0x1dc>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 8005298:	683a      	ldr	r2, [r7, #0]
 800529a:	882b      	ldrh	r3, [r5, #0]
 800529c:	5d12      	ldrb	r2, [r2, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 800529e:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 80052a0:	f043 0001 	orr.w	r0, r3, #1
 80052a4:	2a30      	cmp	r2, #48	; 0x30
 80052a6:	bf08      	it	eq
 80052a8:	f023 0001 	biceq.w	r0, r3, #1
			setpgagain(val);
 80052ac:	f7fd fff4 	bl	8003298 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80052b0:	42a6      	cmp	r6, r4
 80052b2:	dcf1      	bgt.n	8005298 <httpd_cgi_handler+0xc0>
}
 80052b4:	b005      	add	sp, #20
 80052b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ba:	4d3e      	ldr	r5, [pc, #248]	; (80053b4 <httpd_cgi_handler+0x1dc>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 80052bc:	683a      	ldr	r2, [r7, #0]
 80052be:	882b      	ldrh	r3, [r5, #0]
 80052c0:	5d12      	ldrb	r2, [r2, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80052c2:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 80052c4:	f043 0002 	orr.w	r0, r3, #2
 80052c8:	2a30      	cmp	r2, #48	; 0x30
 80052ca:	bf08      	it	eq
 80052cc:	f023 0002 	biceq.w	r0, r3, #2
			setpgagain(val);
 80052d0:	f7fd ffe2 	bl	8003298 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80052d4:	42a6      	cmp	r6, r4
 80052d6:	dcf1      	bgt.n	80052bc <httpd_cgi_handler+0xe4>
}
 80052d8:	b005      	add	sp, #20
 80052da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052de:	4d35      	ldr	r5, [pc, #212]	; (80053b4 <httpd_cgi_handler+0x1dc>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 80052e0:	683a      	ldr	r2, [r7, #0]
 80052e2:	882b      	ldrh	r3, [r5, #0]
 80052e4:	5d12      	ldrb	r2, [r2, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80052e6:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 80052e8:	f043 0004 	orr.w	r0, r3, #4
 80052ec:	2a30      	cmp	r2, #48	; 0x30
 80052ee:	bf08      	it	eq
 80052f0:	f023 0004 	biceq.w	r0, r3, #4
			setpgagain(val);
 80052f4:	f7fd ffd0 	bl	8003298 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80052f8:	42a6      	cmp	r6, r4
 80052fa:	dcf1      	bgt.n	80052e0 <httpd_cgi_handler+0x108>
}
 80052fc:	b005      	add	sp, #20
 80052fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	1e62      	subs	r2, r4, #1
 8005306:	492c      	ldr	r1, [pc, #176]	; (80053b8 <httpd_cgi_handler+0x1e0>)
 8005308:	441a      	add	r2, r3
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 800530a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 800530e:	3401      	adds	r4, #1
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8005310:	3b30      	subs	r3, #48	; 0x30
 8005312:	bf18      	it	ne
 8005314:	2301      	movne	r3, #1
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8005316:	42a6      	cmp	r6, r4
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8005318:	800b      	strh	r3, [r1, #0]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 800531a:	dcf6      	bgt.n	800530a <httpd_cgi_handler+0x132>
}
 800531c:	b005      	add	sp, #20
 800531e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8005322:	4d26      	ldr	r5, [pc, #152]	; (80053bc <httpd_cgi_handler+0x1e4>)
			if (((*http_cgi_param_vals)[i]) == '1')
 8005324:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8005326:	2201      	movs	r2, #1
 8005328:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800532c:	4628      	mov	r0, r5
			if (((*http_cgi_param_vals)[i]) == '1')
 800532e:	5d1b      	ldrb	r3, [r3, r4]
 8005330:	4414      	add	r4, r2
 8005332:	2b31      	cmp	r3, #49	; 0x31
 8005334:	d004      	beq.n	8005340 <httpd_cgi_handler+0x168>
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8005336:	f003 fab3 	bl	80088a0 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 800533a:	42a6      	cmp	r6, r4
 800533c:	dcf2      	bgt.n	8005324 <httpd_cgi_handler+0x14c>
 800533e:	e79d      	b.n	800527c <httpd_cgi_handler+0xa4>
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_RESET);// select RF Switches to LP filter (normal route)
 8005340:	2200      	movs	r2, #0
 8005342:	f003 faad 	bl	80088a0 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8005346:	42a6      	cmp	r6, r4
 8005348:	dcec      	bgt.n	8005324 <httpd_cgi_handler+0x14c>
 800534a:	e797      	b.n	800527c <httpd_cgi_handler+0xa4>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 800534c:	4d1c      	ldr	r5, [pc, #112]	; (80053c0 <httpd_cgi_handler+0x1e8>)
			if (((*http_cgi_param_vals)[i]) == '0')
 800534e:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8005350:	2201      	movs	r2, #1
 8005352:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005356:	4628      	mov	r0, r5
			if (((*http_cgi_param_vals)[i]) == '0')
 8005358:	5d1b      	ldrb	r3, [r3, r4]
 800535a:	4414      	add	r4, r2
 800535c:	2b30      	cmp	r3, #48	; 0x30
 800535e:	d018      	beq.n	8005392 <httpd_cgi_handler+0x1ba>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8005360:	f003 fa9e 	bl	80088a0 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8005364:	42a6      	cmp	r6, r4
 8005366:	dcf2      	bgt.n	800534e <httpd_cgi_handler+0x176>
 8005368:	e788      	b.n	800527c <httpd_cgi_handler+0xa4>
			printf("Reboot command from wwww\n");
 800536a:	4816      	ldr	r0, [pc, #88]	; (80053c4 <httpd_cgi_handler+0x1ec>)
 800536c:	f01b fc3c 	bl	8020be8 <puts>
			osDelay(1000);
 8005370:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005374:	f00b fe3c 	bl	8010ff0 <osDelay>
 8005378:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800537c:	4912      	ldr	r1, [pc, #72]	; (80053c8 <httpd_cgi_handler+0x1f0>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800537e:	4b13      	ldr	r3, [pc, #76]	; (80053cc <httpd_cgi_handler+0x1f4>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005380:	68ca      	ldr	r2, [r1, #12]
 8005382:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005386:	4313      	orrs	r3, r2
 8005388:	60cb      	str	r3, [r1, #12]
 800538a:	f3bf 8f4f 	dsb	sy
    __NOP();
 800538e:	bf00      	nop
 8005390:	e7fd      	b.n	800538e <httpd_cgi_handler+0x1b6>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_RESET);
 8005392:	2200      	movs	r2, #0
 8005394:	f003 fa84 	bl	80088a0 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8005398:	42a6      	cmp	r6, r4
 800539a:	dcd8      	bgt.n	800534e <httpd_cgi_handler+0x176>
 800539c:	e76e      	b.n	800527c <httpd_cgi_handler+0xa4>
 800539e:	bf00      	nop
 80053a0:	080261e0 	.word	0x080261e0
 80053a4:	08026228 	.word	0x08026228
 80053a8:	20001680 	.word	0x20001680
 80053ac:	2002aad8 	.word	0x2002aad8
 80053b0:	08025d7c 	.word	0x08025d7c
 80053b4:	2000023e 	.word	0x2000023e
 80053b8:	20000008 	.word	0x20000008
 80053bc:	40021000 	.word	0x40021000
 80053c0:	40020c00 	.word	0x40020c00
 80053c4:	0802620c 	.word	0x0802620c
 80053c8:	e000ed00 	.word	0xe000ed00
 80053cc:	05fa0004 	.word	0x05fa0004
 80053d0:	08026244 	.word	0x08026244
 80053d4:	2000023c 	.word	0x2000023c

080053d8 <httpd_post_receive_data>:
err_t httpd_post_receive_data(void *connection, struct pbuf *p) {
 80053d8:	b508      	push	{r3, lr}
	printf("httpd_post_receive_data: \n");
 80053da:	4802      	ldr	r0, [pc, #8]	; (80053e4 <httpd_post_receive_data+0xc>)
 80053dc:	f01b fc04 	bl	8020be8 <puts>
}
 80053e0:	2000      	movs	r0, #0
 80053e2:	bd08      	pop	{r3, pc}
 80053e4:	08026290 	.word	0x08026290

080053e8 <httpd_post_begin>:
		int content_len, char *response_uri, u16_t response_uri_len, u8_t *post_auto_wnd) {
 80053e8:	b508      	push	{r3, lr}
	printf("httpd_post_begin: \n");
 80053ea:	4802      	ldr	r0, [pc, #8]	; (80053f4 <httpd_post_begin+0xc>)
 80053ec:	f01b fbfc 	bl	8020be8 <puts>
}
 80053f0:	2000      	movs	r0, #0
 80053f2:	bd08      	pop	{r3, pc}
 80053f4:	08026264 	.word	0x08026264

080053f8 <httpd_post_finished>:
	printf("httpd_post_finished: \n");
 80053f8:	4801      	ldr	r0, [pc, #4]	; (8005400 <httpd_post_finished+0x8>)
 80053fa:	f01b bbf5 	b.w	8020be8 <puts>
 80053fe:	bf00      	nop
 8005400:	08026278 	.word	0x08026278

08005404 <init_httpd_ssi>:
	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8005404:	4803      	ldr	r0, [pc, #12]	; (8005414 <init_httpd_ssi+0x10>)
 8005406:	2215      	movs	r2, #21
 8005408:	4903      	ldr	r1, [pc, #12]	; (8005418 <init_httpd_ssi+0x14>)
init_httpd_ssi() {
 800540a:	b508      	push	{r3, lr}
	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 800540c:	f00f fb66 	bl	8014adc <http_set_ssi_handler>
}
 8005410:	bd08      	pop	{r3, pc}
 8005412:	bf00      	nop
 8005414:	08004f15 	.word	0x08004f15
 8005418:	20000248 	.word	0x20000248

0800541c <httpclient>:

void httpclient(char Page[64]) {
 800541c:	b570      	push	{r4, r5, r6, lr}
	uint32_t ip;
	int err;

	static char *Postvars = NULL;

	err = dnslookup(SERVER_DESTINATION, &remoteip);		// find serial number and udp target IP address
 800541e:	4910      	ldr	r1, [pc, #64]	; (8005460 <httpclient+0x44>)
void httpclient(char Page[64]) {
 8005420:	b084      	sub	sp, #16
 8005422:	4605      	mov	r5, r0
	err = dnslookup(SERVER_DESTINATION, &remoteip);		// find serial number and udp target IP address
 8005424:	480f      	ldr	r0, [pc, #60]	; (8005464 <httpclient+0x48>)
 8005426:	f7ff fbfd 	bl	8004c24 <dnslookup>
	if (err != ERR_OK)
 800542a:	b108      	cbz	r0, 8005430 <httpclient+0x14>
		rebootme();
 800542c:	f7fc fc34 	bl	8001c98 <rebootme>
	ip = remoteip.addr;
 8005430:	4c0b      	ldr	r4, [pc, #44]	; (8005460 <httpclient+0x44>)
	printf("\n%s Control Server IP: %lu.%lu.%lu.%lu\n", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
 8005432:	490c      	ldr	r1, [pc, #48]	; (8005464 <httpclient+0x48>)
	ip = remoteip.addr;
 8005434:	6822      	ldr	r2, [r4, #0]
	printf("\n%s Control Server IP: %lu.%lu.%lu.%lu\n", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
 8005436:	480c      	ldr	r0, [pc, #48]	; (8005468 <httpclient+0x4c>)
 8005438:	0e13      	lsrs	r3, r2, #24
 800543a:	f3c2 4607 	ubfx	r6, r2, #16, #8
 800543e:	9301      	str	r3, [sp, #4]
 8005440:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8005444:	9600      	str	r6, [sp, #0]
 8005446:	b2d2      	uxtb	r2, r2
 8005448:	f01b fb46 	bl	8020ad8 <iprintf>
			(ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);

	result = hc_open(remoteip, Page, Postvars, returnpage);
 800544c:	4629      	mov	r1, r5
 800544e:	4b07      	ldr	r3, [pc, #28]	; (800546c <httpclient+0x50>)
 8005450:	2200      	movs	r2, #0
 8005452:	6820      	ldr	r0, [r4, #0]
 8005454:	f7fb fd36 	bl	8000ec4 <hc_open>
 8005458:	9003      	str	r0, [sp, #12]
//	printf("result=%d\n", result);

}
 800545a:	b004      	add	sp, #16
 800545c:	bd70      	pop	{r4, r5, r6, pc}
 800545e:	bf00      	nop
 8005460:	200016a0 	.word	0x200016a0
 8005464:	08026380 	.word	0x08026380
 8005468:	080261b8 	.word	0x080261b8
 800546c:	080050b9 	.word	0x080050b9

08005470 <apisn>:

void apisn() {
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 8005470:	4909      	ldr	r1, [pc, #36]	; (8005498 <apisn+0x28>)
 8005472:	4b0a      	ldr	r3, [pc, #40]	; (800549c <apisn+0x2c>)
 8005474:	6809      	ldr	r1, [r1, #0]
 8005476:	4a0a      	ldr	r2, [pc, #40]	; (80054a0 <apisn+0x30>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	6812      	ldr	r2, [r2, #0]
void apisn() {
 800547c:	b510      	push	{r4, lr}
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 800547e:	4c09      	ldr	r4, [pc, #36]	; (80054a4 <apisn+0x34>)
void apisn() {
 8005480:	b082      	sub	sp, #8
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 8005482:	4620      	mov	r0, r4
 8005484:	9100      	str	r1, [sp, #0]
 8005486:	4908      	ldr	r1, [pc, #32]	; (80054a8 <apisn+0x38>)
 8005488:	f01b fc7e 	bl	8020d88 <siprintf>
	httpclient(stmuid);		// get sn and targ
 800548c:	4620      	mov	r0, r4
}
 800548e:	b002      	add	sp, #8
 8005490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	httpclient(stmuid);		// get sn and targ
 8005494:	f7ff bfc2 	b.w	800541c <httpclient>
 8005498:	1ff0f428 	.word	0x1ff0f428
 800549c:	1ff0f424 	.word	0x1ff0f424
 80054a0:	1ff0f420 	.word	0x1ff0f420
 80054a4:	200016a4 	.word	0x200016a4
 80054a8:	080261a0 	.word	0x080261a0

080054ac <initialapisn>:

// get the serial number and udp target for this device
// reboot if fails
void initialapisn() {
 80054ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i;

	i = 1;
 80054b0:	2401      	movs	r4, #1
 80054b2:	4f13      	ldr	r7, [pc, #76]	; (8005500 <initialapisn+0x54>)
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 80054b4:	f242 7617 	movw	r6, #10007	; 0x2717
	{
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 80054b8:	4d12      	ldr	r5, [pc, #72]	; (8005504 <initialapisn+0x58>)
		apisn();
		osDelay(5000);

		i++;
		if (i > 10) {
			printf("************* ABORTED **************\n");
 80054ba:	f8df 804c 	ldr.w	r8, [pc, #76]	; 8005508 <initialapisn+0x5c>
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 80054be:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 80054c2:	4621      	mov	r1, r4
 80054c4:	4628      	mov	r0, r5
		i++;
 80054c6:	3401      	adds	r4, #1
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 80054c8:	429e      	cmp	r6, r3
 80054ca:	d116      	bne.n	80054fa <initialapisn+0x4e>
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 80054cc:	f01b fb04 	bl	8020ad8 <iprintf>
		apisn();
 80054d0:	f7ff ffce 	bl	8005470 <apisn>
		osDelay(5000);
 80054d4:	f241 3088 	movw	r0, #5000	; 0x1388
 80054d8:	f00b fd8a 	bl	8010ff0 <osDelay>
		if (i > 10) {
 80054dc:	2c0a      	cmp	r4, #10
 80054de:	ddee      	ble.n	80054be <initialapisn+0x12>
			printf("************* ABORTED **************\n");
 80054e0:	4640      	mov	r0, r8
 80054e2:	f01b fb81 	bl	8020be8 <puts>
			rebootme();
 80054e6:	f7fc fbd7 	bl	8001c98 <rebootme>
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 80054ea:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 80054ee:	4621      	mov	r1, r4
 80054f0:	4628      	mov	r0, r5
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 80054f2:	429e      	cmp	r6, r3
		i++;
 80054f4:	f104 0401 	add.w	r4, r4, #1
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 80054f8:	d0e8      	beq.n	80054cc <initialapisn+0x20>
		}
	}
}
 80054fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054fe:	bf00      	nop
 8005500:	2002a77c 	.word	0x2002a77c
 8005504:	080262ac 	.word	0x080262ac
 8005508:	080262dc 	.word	0x080262dc

0800550c <requestapisn>:

void requestapisn() {
 800550c:	b508      	push	{r3, lr}
	printf("updating S/N and UDP target using http\n");
 800550e:	4804      	ldr	r0, [pc, #16]	; (8005520 <requestapisn+0x14>)
 8005510:	f01b fb6a 	bl	8020be8 <puts>
	httpclient(stmuid);		// get sn and targ
 8005514:	4803      	ldr	r0, [pc, #12]	; (8005524 <requestapisn+0x18>)
}
 8005516:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	httpclient(stmuid);		// get sn and targ
 800551a:	f7ff bf7f 	b.w	800541c <httpclient>
 800551e:	bf00      	nop
 8005520:	08026304 	.word	0x08026304
 8005524:	200016a4 	.word	0x200016a4

08005528 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
 ldr   sp, =_estack      /* set stack pointer */
 8005528:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005560 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800552c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800552e:	e003      	b.n	8005538 <LoopCopyDataInit>

08005530 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005530:	4b0c      	ldr	r3, [pc, #48]	; (8005564 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005532:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005534:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005536:	3104      	adds	r1, #4

08005538 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005538:	480b      	ldr	r0, [pc, #44]	; (8005568 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800553a:	4b0c      	ldr	r3, [pc, #48]	; (800556c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800553c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800553e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005540:	d3f6      	bcc.n	8005530 <CopyDataInit>
  ldr  r2, =_sbss
 8005542:	4a0b      	ldr	r2, [pc, #44]	; (8005570 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005544:	e002      	b.n	800554c <LoopFillZerobss>

08005546 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005546:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005548:	f842 3b04 	str.w	r3, [r2], #4

0800554c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800554c:	4b09      	ldr	r3, [pc, #36]	; (8005574 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800554e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005550:	d3f9      	bcc.n	8005546 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005552:	f7ff fa59 	bl	8004a08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005556:	f01a f9b5 	bl	801f8c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800555a:	f7fc fd05 	bl	8001f68 <main>
  bx  lr    
 800555e:	4770      	bx	lr
 ldr   sp, =_estack      /* set stack pointer */
 8005560:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8005564:	080400b0 	.word	0x080400b0
  ldr  r0, =_sdata
 8005568:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800556c:	20000680 	.word	0x20000680
  ldr  r2, =_sbss
 8005570:	20000680 	.word	0x20000680
  ldr  r3, = _ebss
 8005574:	2003fba4 	.word	0x2003fba4

08005578 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005578:	e7fe      	b.n	8005578 <CAN1_RX0_IRQHandler>
	...

0800557c <HAL_Init>:
   __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800557c:	4a07      	ldr	r2, [pc, #28]	; (800559c <HAL_Init+0x20>)
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800557e:	2003      	movs	r0, #3
{
 8005580:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005582:	6813      	ldr	r3, [r2, #0]
 8005584:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005588:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800558a:	f000 fc59 	bl	8005e40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800558e:	2000      	movs	r0, #0
 8005590:	f7ff f922 	bl	80047d8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8005594:	f7fe fa7e 	bl	8003a94 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8005598:	2000      	movs	r0, #0
 800559a:	bd08      	pop	{r3, pc}
 800559c:	40023c00 	.word	0x40023c00

080055a0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80055a0:	4a03      	ldr	r2, [pc, #12]	; (80055b0 <HAL_IncTick+0x10>)
 80055a2:	4b04      	ldr	r3, [pc, #16]	; (80055b4 <HAL_IncTick+0x14>)
 80055a4:	6811      	ldr	r1, [r2, #0]
 80055a6:	781b      	ldrb	r3, [r3, #0]
 80055a8:	440b      	add	r3, r1
 80055aa:	6013      	str	r3, [r2, #0]
}
 80055ac:	4770      	bx	lr
 80055ae:	bf00      	nop
 80055b0:	2002b488 	.word	0x2002b488
 80055b4:	200002a0 	.word	0x200002a0

080055b8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80055b8:	4b01      	ldr	r3, [pc, #4]	; (80055c0 <HAL_GetTick+0x8>)
 80055ba:	6818      	ldr	r0, [r3, #0]
}
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	2002b488 	.word	0x2002b488

080055c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80055c4:	b538      	push	{r3, r4, r5, lr}
 80055c6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80055c8:	f7ff fff6 	bl	80055b8 <HAL_GetTick>
 80055cc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80055ce:	1c63      	adds	r3, r4, #1
 80055d0:	d002      	beq.n	80055d8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80055d2:	4b04      	ldr	r3, [pc, #16]	; (80055e4 <HAL_Delay+0x20>)
 80055d4:	781b      	ldrb	r3, [r3, #0]
 80055d6:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80055d8:	f7ff ffee 	bl	80055b8 <HAL_GetTick>
 80055dc:	1b40      	subs	r0, r0, r5
 80055de:	42a0      	cmp	r0, r4
 80055e0:	d3fa      	bcc.n	80055d8 <HAL_Delay+0x14>
  {
  }
}
 80055e2:	bd38      	pop	{r3, r4, r5, pc}
 80055e4:	200002a0 	.word	0x200002a0

080055e8 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80055e8:	2800      	cmp	r0, #0
 80055ea:	f000 813f 	beq.w	800586c <HAL_ADC_Init+0x284>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80055ee:	49b2      	ldr	r1, [pc, #712]	; (80058b8 <HAL_ADC_Init+0x2d0>)
 80055f0:	4ab2      	ldr	r2, [pc, #712]	; (80058bc <HAL_ADC_Init+0x2d4>)
{
 80055f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80055f4:	6803      	ldr	r3, [r0, #0]
 80055f6:	4604      	mov	r4, r0
 80055f8:	428b      	cmp	r3, r1
 80055fa:	bf18      	it	ne
 80055fc:	4293      	cmpne	r3, r2
 80055fe:	d004      	beq.n	800560a <HAL_ADC_Init+0x22>
 8005600:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005604:	4293      	cmp	r3, r2
 8005606:	f040 8133 	bne.w	8005870 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 800560a:	6863      	ldr	r3, [r4, #4]
 800560c:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8005610:	f040 8138 	bne.w	8005884 <HAL_ADC_Init+0x29c>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8005614:	68a3      	ldr	r3, [r4, #8]
 8005616:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 800561a:	f040 813d 	bne.w	8005898 <HAL_ADC_Init+0x2b0>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 800561e:	6923      	ldr	r3, [r4, #16]
 8005620:	2b01      	cmp	r3, #1
 8005622:	d861      	bhi.n	80056e8 <HAL_ADC_Init+0x100>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8005624:	69a3      	ldr	r3, [r4, #24]
 8005626:	2b01      	cmp	r3, #1
 8005628:	d858      	bhi.n	80056dc <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 800562a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800562c:	f022 7140 	bic.w	r1, r2, #50331648	; 0x3000000
 8005630:	f022 7080 	bic.w	r0, r2, #16777216	; 0x1000000
 8005634:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8005638:	bf18      	it	ne
 800563a:	2900      	cmpne	r1, #0
 800563c:	bf14      	ite	ne
 800563e:	2301      	movne	r3, #1
 8005640:	2300      	moveq	r3, #0
 8005642:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8005646:	bf0c      	ite	eq
 8005648:	2300      	moveq	r3, #0
 800564a:	f003 0301 	andne.w	r3, r3, #1
 800564e:	f1b0 6f40 	cmp.w	r0, #201326592	; 0xc000000
 8005652:	bf0c      	ite	eq
 8005654:	2300      	moveq	r3, #0
 8005656:	f003 0301 	andne.w	r3, r3, #1
 800565a:	b123      	cbz	r3, 8005666 <HAL_ADC_Init+0x7e>
 800565c:	f102 4271 	add.w	r2, r2, #4043309056	; 0xf1000000
 8005660:	2a01      	cmp	r2, #1
 8005662:	f200 8140 	bhi.w	80058e6 <HAL_ADC_Init+0x2fe>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8005666:	68e3      	ldr	r3, [r4, #12]
 8005668:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800566c:	d159      	bne.n	8005722 <HAL_ADC_Init+0x13a>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 800566e:	69e3      	ldr	r3, [r4, #28]
 8005670:	3b01      	subs	r3, #1
 8005672:	2b0f      	cmp	r3, #15
 8005674:	d84b      	bhi.n	800570e <HAL_ADC_Init+0x126>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8005676:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 800567a:	2b01      	cmp	r3, #1
 800567c:	d825      	bhi.n	80056ca <HAL_ADC_Init+0xe2>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 800567e:	6963      	ldr	r3, [r4, #20]
 8005680:	2b02      	cmp	r3, #2
 8005682:	d83a      	bhi.n	80056fa <HAL_ADC_Init+0x112>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8005684:	f894 3020 	ldrb.w	r3, [r4, #32]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d814      	bhi.n	80056b6 <HAL_ADC_Init+0xce>

  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800568c:	4b8c      	ldr	r3, [pc, #560]	; (80058c0 <HAL_ADC_Init+0x2d8>)
 800568e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005690:	429a      	cmp	r2, r3
 8005692:	d004      	beq.n	800569e <HAL_ADC_Init+0xb6>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8005694:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005696:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 800569a:	f040 8119 	bne.w	80058d0 <HAL_ADC_Init+0x2e8>
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800569e:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80056a0:	2d00      	cmp	r5, #0
 80056a2:	f000 80d8 	beq.w	8005856 <HAL_ADC_Init+0x26e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80056a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80056a8:	06db      	lsls	r3, r3, #27
 80056aa:	d544      	bpl.n	8005736 <HAL_ADC_Init+0x14e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80056ac:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 80056ae:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80056b0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 80056b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 80056b6:	f240 1157 	movw	r1, #343	; 0x157
 80056ba:	4882      	ldr	r0, [pc, #520]	; (80058c4 <HAL_ADC_Init+0x2dc>)
 80056bc:	f7fd fbb6 	bl	8002e2c <assert_failed>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80056c0:	4b7f      	ldr	r3, [pc, #508]	; (80058c0 <HAL_ADC_Init+0x2d8>)
 80056c2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d1e5      	bne.n	8005694 <HAL_ADC_Init+0xac>
 80056c8:	e7e9      	b.n	800569e <HAL_ADC_Init+0xb6>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 80056ca:	f240 1155 	movw	r1, #341	; 0x155
 80056ce:	487d      	ldr	r0, [pc, #500]	; (80058c4 <HAL_ADC_Init+0x2dc>)
 80056d0:	f7fd fbac 	bl	8002e2c <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 80056d4:	6963      	ldr	r3, [r4, #20]
 80056d6:	2b02      	cmp	r3, #2
 80056d8:	d9d4      	bls.n	8005684 <HAL_ADC_Init+0x9c>
 80056da:	e00e      	b.n	80056fa <HAL_ADC_Init+0x112>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80056dc:	f240 1151 	movw	r1, #337	; 0x151
 80056e0:	4878      	ldr	r0, [pc, #480]	; (80058c4 <HAL_ADC_Init+0x2dc>)
 80056e2:	f7fd fba3 	bl	8002e2c <assert_failed>
 80056e6:	e7a0      	b.n	800562a <HAL_ADC_Init+0x42>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 80056e8:	f44f 71a8 	mov.w	r1, #336	; 0x150
 80056ec:	4875      	ldr	r0, [pc, #468]	; (80058c4 <HAL_ADC_Init+0x2dc>)
 80056ee:	f7fd fb9d 	bl	8002e2c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80056f2:	69a3      	ldr	r3, [r4, #24]
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d998      	bls.n	800562a <HAL_ADC_Init+0x42>
 80056f8:	e7f0      	b.n	80056dc <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 80056fa:	f44f 71ab 	mov.w	r1, #342	; 0x156
 80056fe:	4871      	ldr	r0, [pc, #452]	; (80058c4 <HAL_ADC_Init+0x2dc>)
 8005700:	f7fd fb94 	bl	8002e2c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8005704:	f894 3020 	ldrb.w	r3, [r4, #32]
 8005708:	2b01      	cmp	r3, #1
 800570a:	d9bf      	bls.n	800568c <HAL_ADC_Init+0xa4>
 800570c:	e7d3      	b.n	80056b6 <HAL_ADC_Init+0xce>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 800570e:	f44f 71aa 	mov.w	r1, #340	; 0x154
 8005712:	486c      	ldr	r0, [pc, #432]	; (80058c4 <HAL_ADC_Init+0x2dc>)
 8005714:	f7fd fb8a 	bl	8002e2c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8005718:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 800571c:	2b01      	cmp	r3, #1
 800571e:	d9ae      	bls.n	800567e <HAL_ADC_Init+0x96>
 8005720:	e7d3      	b.n	80056ca <HAL_ADC_Init+0xe2>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8005722:	f240 1153 	movw	r1, #339	; 0x153
 8005726:	4867      	ldr	r0, [pc, #412]	; (80058c4 <HAL_ADC_Init+0x2dc>)
 8005728:	f7fd fb80 	bl	8002e2c <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 800572c:	69e3      	ldr	r3, [r4, #28]
 800572e:	3b01      	subs	r3, #1
 8005730:	2b0f      	cmp	r3, #15
 8005732:	d9a0      	bls.n	8005676 <HAL_ADC_Init+0x8e>
 8005734:	e7eb      	b.n	800570e <HAL_ADC_Init+0x126>
    ADC_STATE_CLR_SET(hadc->State,
 8005736:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005738:	4a63      	ldr	r2, [pc, #396]	; (80058c8 <HAL_ADC_Init+0x2e0>)
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800573a:	4964      	ldr	r1, [pc, #400]	; (80058cc <HAL_ADC_Init+0x2e4>)
    ADC_STATE_CLR_SET(hadc->State,
 800573c:	401a      	ands	r2, r3
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800573e:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005740:	4d5f      	ldr	r5, [pc, #380]	; (80058c0 <HAL_ADC_Init+0x2d8>)
    ADC_STATE_CLR_SET(hadc->State,
 8005742:	f042 0202 	orr.w	r2, r2, #2
 8005746:	6422      	str	r2, [r4, #64]	; 0x40
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005748:	684a      	ldr	r2, [r1, #4]
 800574a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800574e:	604a      	str	r2, [r1, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005750:	684a      	ldr	r2, [r1, #4]
 8005752:	6860      	ldr	r0, [r4, #4]
 8005754:	4302      	orrs	r2, r0
 8005756:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005758:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800575a:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800575c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005760:	f8d4 c008 	ldr.w	ip, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005764:	68e7      	ldr	r7, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005766:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005768:	6858      	ldr	r0, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800576a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800576c:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005770:	42ae      	cmp	r6, r5
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005772:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005774:	6858      	ldr	r0, [r3, #4]
 8005776:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 800577a:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800577c:	6859      	ldr	r1, [r3, #4]
 800577e:	ea41 010c 	orr.w	r1, r1, ip
 8005782:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005784:	6899      	ldr	r1, [r3, #8]
 8005786:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800578a:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800578c:	689a      	ldr	r2, [r3, #8]
 800578e:	ea42 0207 	orr.w	r2, r2, r7
 8005792:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005794:	f000 8086 	beq.w	80058a4 <HAL_ADC_Init+0x2bc>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005798:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800579a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800579c:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 80057a0:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80057a2:	689a      	ldr	r2, [r3, #8]
 80057a4:	4316      	orrs	r6, r2
 80057a6:	609e      	str	r6, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80057a8:	6899      	ldr	r1, [r3, #8]
 80057aa:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 80057ae:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80057b0:	689a      	ldr	r2, [r3, #8]
 80057b2:	4302      	orrs	r2, r0
 80057b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80057b6:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80057b8:	69a5      	ldr	r5, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80057ba:	f021 0102 	bic.w	r1, r1, #2
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80057be:	f894 0020 	ldrb.w	r0, [r4, #32]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80057c2:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80057c4:	689a      	ldr	r2, [r3, #8]
 80057c6:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
 80057ca:	609a      	str	r2, [r3, #8]
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80057cc:	2800      	cmp	r0, #0
 80057ce:	f000 8085 	beq.w	80058dc <HAL_ADC_Init+0x2f4>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 80057d2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80057d4:	3a01      	subs	r2, #1
 80057d6:	2a07      	cmp	r2, #7
 80057d8:	d907      	bls.n	80057ea <HAL_ADC_Init+0x202>
 80057da:	f44f 61ef 	mov.w	r1, #1912	; 0x778
 80057de:	4839      	ldr	r0, [pc, #228]	; (80058c4 <HAL_ADC_Init+0x2dc>)
 80057e0:	f7fd fb24 	bl	8002e2c <assert_failed>
 80057e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80057e6:	6823      	ldr	r3, [r4, #0]
 80057e8:	3a01      	subs	r2, #1
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80057ea:	6859      	ldr	r1, [r3, #4]
 80057ec:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80057f0:	6059      	str	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80057f2:	6859      	ldr	r1, [r3, #4]
 80057f4:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 80057f8:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80057fa:	6859      	ldr	r1, [r3, #4]
 80057fc:	ea41 3242 	orr.w	r2, r1, r2, lsl #13
 8005800:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005802:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    ADC_CLEAR_ERRORCODE(hadc);
 8005804:	2600      	movs	r6, #0
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005806:	69e5      	ldr	r5, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005808:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800580c:	f894 c030 	ldrb.w	ip, [r4, #48]	; 0x30
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005810:	1e6a      	subs	r2, r5, #1
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005812:	6967      	ldr	r7, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005814:	62d8      	str	r0, [r3, #44]	; 0x2c
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005816:	4630      	mov	r0, r6
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005818:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800581a:	ea45 5502 	orr.w	r5, r5, r2, lsl #20
 800581e:	62dd      	str	r5, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005820:	689d      	ldr	r5, [r3, #8]
 8005822:	f425 7500 	bic.w	r5, r5, #512	; 0x200
 8005826:	609d      	str	r5, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005828:	6899      	ldr	r1, [r3, #8]
 800582a:	ea41 214c 	orr.w	r1, r1, ip, lsl #9
 800582e:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005830:	6899      	ldr	r1, [r3, #8]
 8005832:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8005836:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005838:	689a      	ldr	r2, [r3, #8]
 800583a:	ea42 2287 	orr.w	r2, r2, r7, lsl #10
 800583e:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8005840:	6466      	str	r6, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8005842:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005844:	f023 0303 	bic.w	r3, r3, #3
 8005848:	f043 0301 	orr.w	r3, r3, #1
 800584c:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800584e:	2300      	movs	r3, #0
 8005850:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8005854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 8005856:	4620      	mov	r0, r4
 8005858:	f7fe f94c 	bl	8003af4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800585c:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800585e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 8005860:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005864:	06db      	lsls	r3, r3, #27
 8005866:	f53f af21 	bmi.w	80056ac <HAL_ADC_Init+0xc4>
 800586a:	e764      	b.n	8005736 <HAL_ADC_Init+0x14e>
    return HAL_ERROR;
 800586c:	2001      	movs	r0, #1
}
 800586e:	4770      	bx	lr
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005870:	f240 114d 	movw	r1, #333	; 0x14d
 8005874:	4813      	ldr	r0, [pc, #76]	; (80058c4 <HAL_ADC_Init+0x2dc>)
 8005876:	f7fd fad9 	bl	8002e2c <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 800587a:	6863      	ldr	r3, [r4, #4]
 800587c:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8005880:	f43f aec8 	beq.w	8005614 <HAL_ADC_Init+0x2c>
 8005884:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 8005888:	480e      	ldr	r0, [pc, #56]	; (80058c4 <HAL_ADC_Init+0x2dc>)
 800588a:	f7fd facf 	bl	8002e2c <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 800588e:	68a3      	ldr	r3, [r4, #8]
 8005890:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 8005894:	f43f aec3 	beq.w	800561e <HAL_ADC_Init+0x36>
 8005898:	f240 114f 	movw	r1, #335	; 0x14f
 800589c:	4809      	ldr	r0, [pc, #36]	; (80058c4 <HAL_ADC_Init+0x2dc>)
 800589e:	f7fd fac5 	bl	8002e2c <assert_failed>
 80058a2:	e6bc      	b.n	800561e <HAL_ADC_Init+0x36>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80058a4:	689a      	ldr	r2, [r3, #8]
 80058a6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80058aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80058ac:	689a      	ldr	r2, [r3, #8]
 80058ae:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80058b2:	609a      	str	r2, [r3, #8]
 80058b4:	e77f      	b.n	80057b6 <HAL_ADC_Init+0x1ce>
 80058b6:	bf00      	nop
 80058b8:	40012000 	.word	0x40012000
 80058bc:	40012100 	.word	0x40012100
 80058c0:	0f000001 	.word	0x0f000001
 80058c4:	08026538 	.word	0x08026538
 80058c8:	ffffeefd 	.word	0xffffeefd
 80058cc:	40012300 	.word	0x40012300
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80058d0:	f240 115b 	movw	r1, #347	; 0x15b
 80058d4:	4807      	ldr	r0, [pc, #28]	; (80058f4 <HAL_ADC_Init+0x30c>)
 80058d6:	f7fd faa9 	bl	8002e2c <assert_failed>
 80058da:	e6e0      	b.n	800569e <HAL_ADC_Init+0xb6>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80058dc:	685a      	ldr	r2, [r3, #4]
 80058de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058e2:	605a      	str	r2, [r3, #4]
 80058e4:	e78d      	b.n	8005802 <HAL_ADC_Init+0x21a>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 80058e6:	f44f 71a9 	mov.w	r1, #338	; 0x152
 80058ea:	4802      	ldr	r0, [pc, #8]	; (80058f4 <HAL_ADC_Init+0x30c>)
 80058ec:	f7fd fa9e 	bl	8002e2c <assert_failed>
 80058f0:	e6b9      	b.n	8005666 <HAL_ADC_Init+0x7e>
 80058f2:	bf00      	nop
 80058f4:	08026538 	.word	0x08026538

080058f8 <HAL_ADC_Start>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80058f8:	6983      	ldr	r3, [r0, #24]
  __IO uint32_t counter = 0;
 80058fa:	2200      	movs	r2, #0
{
 80058fc:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80058fe:	2b01      	cmp	r3, #1
{
 8005900:	b082      	sub	sp, #8
 8005902:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 8005904:	9201      	str	r2, [sp, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8005906:	d904      	bls.n	8005912 <HAL_ADC_Start+0x1a>
 8005908:	f240 21df 	movw	r1, #735	; 0x2df
 800590c:	4840      	ldr	r0, [pc, #256]	; (8005a10 <HAL_ADC_Start+0x118>)
 800590e:	f7fd fa8d 	bl	8002e2c <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8005912:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005914:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8005918:	d173      	bne.n	8005a02 <HAL_ADC_Start+0x10a>
  __HAL_LOCK(hadc);
 800591a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800591e:	2b01      	cmp	r3, #1
 8005920:	d06c      	beq.n	80059fc <HAL_ADC_Start+0x104>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005922:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(hadc);
 8005924:	2101      	movs	r1, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005926:	6893      	ldr	r3, [r2, #8]
  __HAL_LOCK(hadc);
 8005928:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800592c:	07d9      	lsls	r1, r3, #31
 800592e:	d414      	bmi.n	800595a <HAL_ADC_Start+0x62>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005930:	4b38      	ldr	r3, [pc, #224]	; (8005a14 <HAL_ADC_Start+0x11c>)
 8005932:	4839      	ldr	r0, [pc, #228]	; (8005a18 <HAL_ADC_Start+0x120>)
 8005934:	681b      	ldr	r3, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 8005936:	6891      	ldr	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005938:	fba0 0303 	umull	r0, r3, r0, r3
    __HAL_ADC_ENABLE(hadc);
 800593c:	f041 0101 	orr.w	r1, r1, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005940:	0c9b      	lsrs	r3, r3, #18
    __HAL_ADC_ENABLE(hadc);
 8005942:	6091      	str	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005944:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005948:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 800594a:	9b01      	ldr	r3, [sp, #4]
 800594c:	b12b      	cbz	r3, 800595a <HAL_ADC_Start+0x62>
      counter--;
 800594e:	9b01      	ldr	r3, [sp, #4]
 8005950:	3b01      	subs	r3, #1
 8005952:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8005954:	9b01      	ldr	r3, [sp, #4]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d1f9      	bne.n	800594e <HAL_ADC_Start+0x56>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800595a:	6893      	ldr	r3, [r2, #8]
 800595c:	07db      	lsls	r3, r3, #31
 800595e:	d524      	bpl.n	80059aa <HAL_ADC_Start+0xb2>
    ADC_STATE_CLR_SET(hadc->State,
 8005960:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005962:	4b2e      	ldr	r3, [pc, #184]	; (8005a1c <HAL_ADC_Start+0x124>)
 8005964:	400b      	ands	r3, r1
 8005966:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800596a:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800596c:	6853      	ldr	r3, [r2, #4]
 800596e:	0558      	lsls	r0, r3, #21
 8005970:	d505      	bpl.n	800597e <HAL_ADC_Start+0x86>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005972:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005974:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005978:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800597c:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800597e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005980:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 8005984:	d026      	beq.n	80059d4 <HAL_ADC_Start+0xdc>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005986:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005988:	f023 0306 	bic.w	r3, r3, #6
 800598c:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800598e:	f06f 0122 	mvn.w	r1, #34	; 0x22
    __HAL_UNLOCK(hadc);
 8005992:	2000      	movs	r0, #0
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8005994:	4b22      	ldr	r3, [pc, #136]	; (8005a20 <HAL_ADC_Start+0x128>)
    __HAL_UNLOCK(hadc);
 8005996:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800599a:	6011      	str	r1, [r2, #0]
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800599c:	6859      	ldr	r1, [r3, #4]
 800599e:	06c9      	lsls	r1, r1, #27
 80059a0:	d106      	bne.n	80059b0 <HAL_ADC_Start+0xb8>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80059a2:	6890      	ldr	r0, [r2, #8]
 80059a4:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80059a8:	d016      	beq.n	80059d8 <HAL_ADC_Start+0xe0>
  return HAL_OK;
 80059aa:	2000      	movs	r0, #0
}
 80059ac:	b002      	add	sp, #8
 80059ae:	bd10      	pop	{r4, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80059b0:	491c      	ldr	r1, [pc, #112]	; (8005a24 <HAL_ADC_Start+0x12c>)
 80059b2:	428a      	cmp	r2, r1
 80059b4:	d016      	beq.n	80059e4 <HAL_ADC_Start+0xec>
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80059b6:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80059b8:	06db      	lsls	r3, r3, #27
 80059ba:	d4f6      	bmi.n	80059aa <HAL_ADC_Start+0xb2>
 80059bc:	491a      	ldr	r1, [pc, #104]	; (8005a28 <HAL_ADC_Start+0x130>)
 80059be:	428a      	cmp	r2, r1
 80059c0:	d1f3      	bne.n	80059aa <HAL_ADC_Start+0xb2>
 80059c2:	6888      	ldr	r0, [r1, #8]
 80059c4:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80059c8:	d1ef      	bne.n	80059aa <HAL_ADC_Start+0xb2>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80059ca:	688b      	ldr	r3, [r1, #8]
 80059cc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80059d0:	608b      	str	r3, [r1, #8]
 80059d2:	e7eb      	b.n	80059ac <HAL_ADC_Start+0xb4>
      ADC_CLEAR_ERRORCODE(hadc);
 80059d4:	6463      	str	r3, [r4, #68]	; 0x44
 80059d6:	e7da      	b.n	800598e <HAL_ADC_Start+0x96>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80059d8:	6893      	ldr	r3, [r2, #8]
 80059da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80059de:	6093      	str	r3, [r2, #8]
}
 80059e0:	b002      	add	sp, #8
 80059e2:	bd10      	pop	{r4, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80059e4:	6893      	ldr	r3, [r2, #8]
 80059e6:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 80059ea:	d103      	bne.n	80059f4 <HAL_ADC_Start+0xfc>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80059ec:	6893      	ldr	r3, [r2, #8]
 80059ee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80059f2:	6093      	str	r3, [r2, #8]
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80059f4:	4b0a      	ldr	r3, [pc, #40]	; (8005a20 <HAL_ADC_Start+0x128>)
  return HAL_OK;
 80059f6:	2000      	movs	r0, #0
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	e7d7      	b.n	80059ac <HAL_ADC_Start+0xb4>
  __HAL_LOCK(hadc);
 80059fc:	2002      	movs	r0, #2
}
 80059fe:	b002      	add	sp, #8
 8005a00:	bd10      	pop	{r4, pc}
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8005a02:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8005a06:	4802      	ldr	r0, [pc, #8]	; (8005a10 <HAL_ADC_Start+0x118>)
 8005a08:	f7fd fa10 	bl	8002e2c <assert_failed>
 8005a0c:	e785      	b.n	800591a <HAL_ADC_Start+0x22>
 8005a0e:	bf00      	nop
 8005a10:	08026538 	.word	0x08026538
 8005a14:	20000244 	.word	0x20000244
 8005a18:	431bde83 	.word	0x431bde83
 8005a1c:	fffff8fe 	.word	0xfffff8fe
 8005a20:	40012300 	.word	0x40012300
 8005a24:	40012000 	.word	0x40012000
 8005a28:	40012200 	.word	0x40012200

08005a2c <HAL_ADC_ConvCpltCallback>:
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop

08005a30 <HAL_ADC_LevelOutOfWindowCallback>:
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop

08005a34 <HAL_ADC_ErrorCallback>:
 8005a34:	4770      	bx	lr
 8005a36:	bf00      	nop

08005a38 <HAL_ADC_IRQHandler>:
{
 8005a38:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8005a3a:	6983      	ldr	r3, [r0, #24]
{
 8005a3c:	4604      	mov	r4, r0
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d904      	bls.n	8005a4c <HAL_ADC_IRQHandler+0x14>
 8005a42:	f240 41a6 	movw	r1, #1190	; 0x4a6
 8005a46:	4856      	ldr	r0, [pc, #344]	; (8005ba0 <HAL_ADC_IRQHandler+0x168>)
 8005a48:	f7fd f9f0 	bl	8002e2c <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8005a4c:	69e3      	ldr	r3, [r4, #28]
 8005a4e:	3b01      	subs	r3, #1
 8005a50:	2b0f      	cmp	r3, #15
 8005a52:	f200 808f 	bhi.w	8005b74 <HAL_ADC_IRQHandler+0x13c>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8005a56:	6963      	ldr	r3, [r4, #20]
 8005a58:	2b02      	cmp	r3, #2
 8005a5a:	f200 8085 	bhi.w	8005b68 <HAL_ADC_IRQHandler+0x130>
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8005a5e:	6823      	ldr	r3, [r4, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8005a62:	6859      	ldr	r1, [r3, #4]
  if(tmp1 && tmp2)
 8005a64:	0790      	lsls	r0, r2, #30
 8005a66:	d513      	bpl.n	8005a90 <HAL_ADC_IRQHandler+0x58>
 8005a68:	068a      	lsls	r2, r1, #26
 8005a6a:	d511      	bpl.n	8005a90 <HAL_ADC_IRQHandler+0x58>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005a6c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005a6e:	06d5      	lsls	r5, r2, #27
 8005a70:	d403      	bmi.n	8005a7a <HAL_ADC_IRQHandler+0x42>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8005a72:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005a74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a78:	6422      	str	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005a7a:	689a      	ldr	r2, [r3, #8]
 8005a7c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8005a80:	d058      	beq.n	8005b34 <HAL_ADC_IRQHandler+0xfc>
    HAL_ADC_ConvCpltCallback(hadc);
 8005a82:	4620      	mov	r0, r4
 8005a84:	f7ff ffd2 	bl	8005a2c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005a88:	6823      	ldr	r3, [r4, #0]
 8005a8a:	f06f 0212 	mvn.w	r2, #18
 8005a8e:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8005a90:	681a      	ldr	r2, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8005a92:	6859      	ldr	r1, [r3, #4]
  if(tmp1 && tmp2)
 8005a94:	0752      	lsls	r2, r2, #29
 8005a96:	d513      	bpl.n	8005ac0 <HAL_ADC_IRQHandler+0x88>
 8005a98:	060d      	lsls	r5, r1, #24
 8005a9a:	d511      	bpl.n	8005ac0 <HAL_ADC_IRQHandler+0x88>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005a9c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005a9e:	06d0      	lsls	r0, r2, #27
 8005aa0:	d403      	bmi.n	8005aaa <HAL_ADC_IRQHandler+0x72>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005aa2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005aa4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005aa8:	6422      	str	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005aaa:	689a      	ldr	r2, [r3, #8]
 8005aac:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8005ab0:	d022      	beq.n	8005af8 <HAL_ADC_IRQHandler+0xc0>
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005ab2:	4620      	mov	r0, r4
 8005ab4:	f000 f960 	bl	8005d78 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005ab8:	6823      	ldr	r3, [r4, #0]
 8005aba:	f06f 020c 	mvn.w	r2, #12
 8005abe:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8005ac0:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8005ac2:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8005ac4:	0650      	lsls	r0, r2, #25
 8005ac6:	d504      	bpl.n	8005ad2 <HAL_ADC_IRQHandler+0x9a>
 8005ac8:	07ca      	lsls	r2, r1, #31
 8005aca:	d502      	bpl.n	8005ad2 <HAL_ADC_IRQHandler+0x9a>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	07d5      	lsls	r5, r2, #31
 8005ad0:	d456      	bmi.n	8005b80 <HAL_ADC_IRQHandler+0x148>
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8005ad2:	681a      	ldr	r2, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8005ad4:	6859      	ldr	r1, [r3, #4]
  if(tmp1 && tmp2)
 8005ad6:	0690      	lsls	r0, r2, #26
 8005ad8:	d50d      	bpl.n	8005af6 <HAL_ADC_IRQHandler+0xbe>
 8005ada:	014a      	lsls	r2, r1, #5
 8005adc:	d50b      	bpl.n	8005af6 <HAL_ADC_IRQHandler+0xbe>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005ade:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005ae0:	f06f 0520 	mvn.w	r5, #32
      HAL_ADC_ErrorCallback(hadc);
 8005ae4:	4620      	mov	r0, r4
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005ae6:	f042 0202 	orr.w	r2, r2, #2
 8005aea:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005aec:	601d      	str	r5, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8005aee:	f7ff ffa1 	bl	8005a34 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005af2:	6823      	ldr	r3, [r4, #0]
 8005af4:	601d      	str	r5, [r3, #0]
}
 8005af6:	bd38      	pop	{r3, r4, r5, pc}
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8005af8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005afa:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8005afe:	d14b      	bne.n	8005b98 <HAL_ADC_IRQHandler+0x160>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005b00:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005b02:	0552      	lsls	r2, r2, #21
 8005b04:	d4d5      	bmi.n	8005ab2 <HAL_ADC_IRQHandler+0x7a>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8005b06:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005b08:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8005b0c:	d1d1      	bne.n	8005ab2 <HAL_ADC_IRQHandler+0x7a>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8005b0e:	69a2      	ldr	r2, [r4, #24]
 8005b10:	2a00      	cmp	r2, #0
 8005b12:	d1ce      	bne.n	8005ab2 <HAL_ADC_IRQHandler+0x7a>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005b14:	685a      	ldr	r2, [r3, #4]
 8005b16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b1a:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8005b1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b22:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005b24:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b26:	05dd      	lsls	r5, r3, #23
 8005b28:	d4c3      	bmi.n	8005ab2 <HAL_ADC_IRQHandler+0x7a>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005b2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b2c:	f043 0301 	orr.w	r3, r3, #1
 8005b30:	6423      	str	r3, [r4, #64]	; 0x40
 8005b32:	e7be      	b.n	8005ab2 <HAL_ADC_IRQHandler+0x7a>
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005b34:	69a2      	ldr	r2, [r4, #24]
 8005b36:	2a00      	cmp	r2, #0
 8005b38:	d1a3      	bne.n	8005a82 <HAL_ADC_IRQHandler+0x4a>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005b3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005b3c:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8005b40:	d002      	beq.n	8005b48 <HAL_ADC_IRQHandler+0x110>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005b42:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005b44:	0550      	lsls	r0, r2, #21
 8005b46:	d49c      	bmi.n	8005a82 <HAL_ADC_IRQHandler+0x4a>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005b48:	685a      	ldr	r2, [r3, #4]
 8005b4a:	f022 0220 	bic.w	r2, r2, #32
 8005b4e:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005b50:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b52:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b56:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005b58:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b5a:	04d9      	lsls	r1, r3, #19
 8005b5c:	d491      	bmi.n	8005a82 <HAL_ADC_IRQHandler+0x4a>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005b5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b60:	f043 0301 	orr.w	r3, r3, #1
 8005b64:	6423      	str	r3, [r4, #64]	; 0x40
 8005b66:	e78c      	b.n	8005a82 <HAL_ADC_IRQHandler+0x4a>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8005b68:	f44f 6195 	mov.w	r1, #1192	; 0x4a8
 8005b6c:	480c      	ldr	r0, [pc, #48]	; (8005ba0 <HAL_ADC_IRQHandler+0x168>)
 8005b6e:	f7fd f95d 	bl	8002e2c <assert_failed>
 8005b72:	e774      	b.n	8005a5e <HAL_ADC_IRQHandler+0x26>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8005b74:	f240 41a7 	movw	r1, #1191	; 0x4a7
 8005b78:	4809      	ldr	r0, [pc, #36]	; (8005ba0 <HAL_ADC_IRQHandler+0x168>)
 8005b7a:	f7fd f957 	bl	8002e2c <assert_failed>
 8005b7e:	e76a      	b.n	8005a56 <HAL_ADC_IRQHandler+0x1e>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005b80:	6c23      	ldr	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005b82:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005b84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b88:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005b8a:	f7ff ff51 	bl	8005a30 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8005b8e:	6823      	ldr	r3, [r4, #0]
 8005b90:	f06f 0201 	mvn.w	r2, #1
 8005b94:	601a      	str	r2, [r3, #0]
 8005b96:	e79c      	b.n	8005ad2 <HAL_ADC_IRQHandler+0x9a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005b98:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8005b9a:	0551      	lsls	r1, r2, #21
 8005b9c:	d489      	bmi.n	8005ab2 <HAL_ADC_IRQHandler+0x7a>
 8005b9e:	e7af      	b.n	8005b00 <HAL_ADC_IRQHandler+0xc8>
 8005ba0:	08026538 	.word	0x08026538

08005ba4 <HAL_ADC_ConfigChannel>:
{
 8005ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ba6:	460d      	mov	r5, r1
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8005ba8:	4a6e      	ldr	r2, [pc, #440]	; (8005d64 <HAL_ADC_ConfigChannel+0x1c0>)
{
 8005baa:	b083      	sub	sp, #12
  __IO uint32_t counter = 0;
 8005bac:	2100      	movs	r1, #0
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8005bae:	682b      	ldr	r3, [r5, #0]
{
 8005bb0:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 8005bb2:	9101      	str	r1, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	bf18      	it	ne
 8005bb8:	2b12      	cmpne	r3, #18
 8005bba:	d902      	bls.n	8005bc2 <HAL_ADC_ConfigChannel+0x1e>
 8005bbc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005bc0:	d143      	bne.n	8005c4a <HAL_ADC_ConfigChannel+0xa6>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8005bc2:	686b      	ldr	r3, [r5, #4]
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	2b0f      	cmp	r3, #15
 8005bc8:	d848      	bhi.n	8005c5c <HAL_ADC_ConfigChannel+0xb8>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8005bca:	68ab      	ldr	r3, [r5, #8]
 8005bcc:	2b07      	cmp	r3, #7
 8005bce:	d84d      	bhi.n	8005c6c <HAL_ADC_ConfigChannel+0xc8>
  __HAL_LOCK(hadc);
 8005bd0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d052      	beq.n	8005c7e <HAL_ADC_ConfigChannel+0xda>
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005bd8:	682f      	ldr	r7, [r5, #0]
  __HAL_LOCK(hadc);
 8005bda:	2201      	movs	r2, #1
 8005bdc:	6823      	ldr	r3, [r4, #0]
 8005bde:	fa1f fc87 	uxth.w	ip, r7
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005be2:	2f09      	cmp	r7, #9
  __HAL_LOCK(hadc);
 8005be4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
 8005be8:	eb0c 064c 	add.w	r6, ip, ip, lsl #1
 8005bec:	68aa      	ldr	r2, [r5, #8]
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005bee:	d949      	bls.n	8005c84 <HAL_ADC_ConfigChannel+0xe0>
 8005bf0:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 8005bf4:	d046      	beq.n	8005c84 <HAL_ADC_ConfigChannel+0xe0>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005bf6:	3e1e      	subs	r6, #30
 8005bf8:	2007      	movs	r0, #7
 8005bfa:	68d9      	ldr	r1, [r3, #12]
 8005bfc:	40b0      	lsls	r0, r6
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005bfe:	f8df e164 	ldr.w	lr, [pc, #356]	; 8005d64 <HAL_ADC_ConfigChannel+0x1c0>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005c02:	ea21 0100 	bic.w	r1, r1, r0
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005c06:	4577      	cmp	r7, lr
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005c08:	60d9      	str	r1, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005c0a:	f000 809c 	beq.w	8005d46 <HAL_ADC_ConfigChannel+0x1a2>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005c0e:	fa02 f606 	lsl.w	r6, r2, r6
 8005c12:	68da      	ldr	r2, [r3, #12]
 8005c14:	4316      	orrs	r6, r2
 8005c16:	60de      	str	r6, [r3, #12]
  if (sConfig->Rank < 7)
 8005c18:	6869      	ldr	r1, [r5, #4]
 8005c1a:	2906      	cmp	r1, #6
 8005c1c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8005c20:	d841      	bhi.n	8005ca6 <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005c22:	3a05      	subs	r2, #5
 8005c24:	201f      	movs	r0, #31
 8005c26:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005c28:	4090      	lsls	r0, r2
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005c2a:	fa0c f202 	lsl.w	r2, ip, r2
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005c2e:	ea21 0100 	bic.w	r1, r1, r0
 8005c32:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005c34:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005c36:	430a      	orrs	r2, r1
 8005c38:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005c3a:	4a4b      	ldr	r2, [pc, #300]	; (8005d68 <HAL_ADC_ConfigChannel+0x1c4>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d044      	beq.n	8005cca <HAL_ADC_ConfigChannel+0x126>
  __HAL_UNLOCK(hadc);
 8005c40:	2000      	movs	r0, #0
 8005c42:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8005c46:	b003      	add	sp, #12
 8005c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8005c4a:	f240 615d 	movw	r1, #1629	; 0x65d
 8005c4e:	4847      	ldr	r0, [pc, #284]	; (8005d6c <HAL_ADC_ConfigChannel+0x1c8>)
 8005c50:	f7fd f8ec 	bl	8002e2c <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8005c54:	686b      	ldr	r3, [r5, #4]
 8005c56:	3b01      	subs	r3, #1
 8005c58:	2b0f      	cmp	r3, #15
 8005c5a:	d9b6      	bls.n	8005bca <HAL_ADC_ConfigChannel+0x26>
 8005c5c:	f240 615e 	movw	r1, #1630	; 0x65e
 8005c60:	4842      	ldr	r0, [pc, #264]	; (8005d6c <HAL_ADC_ConfigChannel+0x1c8>)
 8005c62:	f7fd f8e3 	bl	8002e2c <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8005c66:	68ab      	ldr	r3, [r5, #8]
 8005c68:	2b07      	cmp	r3, #7
 8005c6a:	d9b1      	bls.n	8005bd0 <HAL_ADC_ConfigChannel+0x2c>
 8005c6c:	f240 615f 	movw	r1, #1631	; 0x65f
 8005c70:	483e      	ldr	r0, [pc, #248]	; (8005d6c <HAL_ADC_ConfigChannel+0x1c8>)
 8005c72:	f7fd f8db 	bl	8002e2c <assert_failed>
  __HAL_LOCK(hadc);
 8005c76:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d1ac      	bne.n	8005bd8 <HAL_ADC_ConfigChannel+0x34>
 8005c7e:	2002      	movs	r0, #2
}
 8005c80:	b003      	add	sp, #12
 8005c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005c84:	2007      	movs	r0, #7
 8005c86:	6919      	ldr	r1, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005c88:	40b2      	lsls	r2, r6
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005c8a:	fa00 f606 	lsl.w	r6, r0, r6
 8005c8e:	ea21 0606 	bic.w	r6, r1, r6
  if (sConfig->Rank < 7)
 8005c92:	6869      	ldr	r1, [r5, #4]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005c94:	611e      	str	r6, [r3, #16]
  if (sConfig->Rank < 7)
 8005c96:	2906      	cmp	r1, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005c98:	691e      	ldr	r6, [r3, #16]
 8005c9a:	ea46 0602 	orr.w	r6, r6, r2
 8005c9e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8005ca2:	611e      	str	r6, [r3, #16]
  if (sConfig->Rank < 7)
 8005ca4:	d9bd      	bls.n	8005c22 <HAL_ADC_ConfigChannel+0x7e>
  else if (sConfig->Rank < 13)
 8005ca6:	290c      	cmp	r1, #12
 8005ca8:	d838      	bhi.n	8005d1c <HAL_ADC_ConfigChannel+0x178>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005caa:	f1a2 0023 	sub.w	r0, r2, #35	; 0x23
 8005cae:	251f      	movs	r5, #31
 8005cb0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005cb2:	4085      	lsls	r5, r0
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005cb4:	fa0c f200 	lsl.w	r2, ip, r0
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005cb8:	ea21 0105 	bic.w	r1, r1, r5
 8005cbc:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005cbe:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005cc0:	4310      	orrs	r0, r2
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005cc2:	4a29      	ldr	r2, [pc, #164]	; (8005d68 <HAL_ADC_ConfigChannel+0x1c4>)
 8005cc4:	4293      	cmp	r3, r2
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005cc6:	6318      	str	r0, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005cc8:	d1ba      	bne.n	8005c40 <HAL_ADC_ConfigChannel+0x9c>
 8005cca:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 8005cce:	d033      	beq.n	8005d38 <HAL_ADC_ConfigChannel+0x194>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005cd0:	2f12      	cmp	r7, #18
 8005cd2:	d03d      	beq.n	8005d50 <HAL_ADC_ConfigChannel+0x1ac>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005cd4:	4b23      	ldr	r3, [pc, #140]	; (8005d64 <HAL_ADC_ConfigChannel+0x1c0>)
 8005cd6:	429f      	cmp	r7, r3
 8005cd8:	d140      	bne.n	8005d5c <HAL_ADC_ConfigChannel+0x1b8>
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005cda:	4a25      	ldr	r2, [pc, #148]	; (8005d70 <HAL_ADC_ConfigChannel+0x1cc>)
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005cdc:	4921      	ldr	r1, [pc, #132]	; (8005d64 <HAL_ADC_ConfigChannel+0x1c0>)
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005cde:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005ce0:	428f      	cmp	r7, r1
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005ce2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005ce6:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005ce8:	d1aa      	bne.n	8005c40 <HAL_ADC_ConfigChannel+0x9c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005cea:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 8005cee:	4b21      	ldr	r3, [pc, #132]	; (8005d74 <HAL_ADC_ConfigChannel+0x1d0>)
 8005cf0:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f202 3283 	addw	r2, r2, #899	; 0x383
 8005cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8005cfe:	0c9b      	lsrs	r3, r3, #18
 8005d00:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005d04:	005b      	lsls	r3, r3, #1
 8005d06:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 8005d08:	9b01      	ldr	r3, [sp, #4]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d098      	beq.n	8005c40 <HAL_ADC_ConfigChannel+0x9c>
        counter--;
 8005d0e:	9b01      	ldr	r3, [sp, #4]
 8005d10:	3b01      	subs	r3, #1
 8005d12:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 8005d14:	9b01      	ldr	r3, [sp, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1f9      	bne.n	8005d0e <HAL_ADC_ConfigChannel+0x16a>
 8005d1a:	e791      	b.n	8005c40 <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005d1c:	f1a2 0141 	sub.w	r1, r2, #65	; 0x41
 8005d20:	251f      	movs	r5, #31
 8005d22:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005d24:	408d      	lsls	r5, r1
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005d26:	fa0c f201 	lsl.w	r2, ip, r1
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005d2a:	ea20 0005 	bic.w	r0, r0, r5
 8005d2e:	62d8      	str	r0, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005d30:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005d32:	430a      	orrs	r2, r1
 8005d34:	62da      	str	r2, [r3, #44]	; 0x2c
 8005d36:	e780      	b.n	8005c3a <HAL_ADC_ConfigChannel+0x96>
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005d38:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 8005d3c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005d40:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
 8005d44:	e77c      	b.n	8005c40 <HAL_ADC_ConfigChannel+0x9c>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005d46:	68de      	ldr	r6, [r3, #12]
 8005d48:	ea46 6602 	orr.w	r6, r6, r2, lsl #24
 8005d4c:	60de      	str	r6, [r3, #12]
 8005d4e:	e763      	b.n	8005c18 <HAL_ADC_ConfigChannel+0x74>
    ADC->CCR |= ADC_CCR_VBATE;
 8005d50:	4a07      	ldr	r2, [pc, #28]	; (8005d70 <HAL_ADC_ConfigChannel+0x1cc>)
 8005d52:	6853      	ldr	r3, [r2, #4]
 8005d54:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005d58:	6053      	str	r3, [r2, #4]
 8005d5a:	e771      	b.n	8005c40 <HAL_ADC_ConfigChannel+0x9c>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005d5c:	2f11      	cmp	r7, #17
 8005d5e:	d0bc      	beq.n	8005cda <HAL_ADC_ConfigChannel+0x136>
 8005d60:	e76e      	b.n	8005c40 <HAL_ADC_ConfigChannel+0x9c>
 8005d62:	bf00      	nop
 8005d64:	10000012 	.word	0x10000012
 8005d68:	40012000 	.word	0x40012000
 8005d6c:	08026538 	.word	0x08026538
 8005d70:	40012300 	.word	0x40012300
 8005d74:	20000244 	.word	0x20000244

08005d78 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005d78:	4770      	bx	lr
 8005d7a:	bf00      	nop

08005d7c <HAL_ADCEx_MultiModeConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
  /* Check the parameters */
  assert_param(IS_ADC_MODE(multimode->Mode));
 8005d7c:	680a      	ldr	r2, [r1, #0]
 8005d7e:	2a19      	cmp	r2, #25
{
 8005d80:	b570      	push	{r4, r5, r6, lr}
 8005d82:	460c      	mov	r4, r1
 8005d84:	4605      	mov	r5, r0
  assert_param(IS_ADC_MODE(multimode->Mode));
 8005d86:	d93e      	bls.n	8005e06 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
 8005d88:	f240 3193 	movw	r1, #915	; 0x393
 8005d8c:	4829      	ldr	r0, [pc, #164]	; (8005e34 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8005d8e:	f7fd f84d 	bl	8002e2c <assert_failed>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8005d92:	6863      	ldr	r3, [r4, #4]
 8005d94:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 8005d98:	d13d      	bne.n	8005e16 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8005d9a:	68a3      	ldr	r3, [r4, #8]
 8005d9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005da0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005da4:	bf18      	it	ne
 8005da6:	2b00      	cmpne	r3, #0
 8005da8:	bf14      	ite	ne
 8005daa:	2201      	movne	r2, #1
 8005dac:	2200      	moveq	r2, #0
 8005dae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005db2:	bf0c      	ite	eq
 8005db4:	2200      	moveq	r2, #0
 8005db6:	f002 0201 	andne.w	r2, r2, #1
 8005dba:	b112      	cbz	r2, 8005dc2 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8005dbc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005dc0:	d131      	bne.n	8005e26 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005dc2:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d02b      	beq.n	8005e22 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
  
  /* Set ADC mode */
  ADC->CCR &= ~(ADC_CCR_MULTI);
 8005dca:	4b1b      	ldr	r3, [pc, #108]	; (8005e38 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
  /* Set delay between two sampling phases */
  ADC->CCR &= ~(ADC_CCR_DELAY);
  ADC->CCR |= multimode->TwoSamplingDelay;
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005dcc:	2100      	movs	r1, #0
  ADC->CCR &= ~(ADC_CCR_MULTI);
 8005dce:	685a      	ldr	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8005dd0:	4608      	mov	r0, r1
  ADC->CCR &= ~(ADC_CCR_MULTI);
 8005dd2:	f022 021f 	bic.w	r2, r2, #31
 8005dd6:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->Mode;
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	6826      	ldr	r6, [r4, #0]
 8005ddc:	4332      	orrs	r2, r6
 8005dde:	605a      	str	r2, [r3, #4]
  ADC->CCR &= ~(ADC_CCR_DMA);
 8005de0:	685a      	ldr	r2, [r3, #4]
 8005de2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005de6:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->DMAAccessMode;
 8005de8:	685a      	ldr	r2, [r3, #4]
 8005dea:	6866      	ldr	r6, [r4, #4]
 8005dec:	4332      	orrs	r2, r6
 8005dee:	605a      	str	r2, [r3, #4]
  ADC->CCR &= ~(ADC_CCR_DELAY);
 8005df0:	685a      	ldr	r2, [r3, #4]
 8005df2:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8005df6:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->TwoSamplingDelay;
 8005df8:	68a4      	ldr	r4, [r4, #8]
 8005dfa:	685a      	ldr	r2, [r3, #4]
 8005dfc:	4322      	orrs	r2, r4
 8005dfe:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8005e00:	f885 103c 	strb.w	r1, [r5, #60]	; 0x3c
}
 8005e04:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_MODE(multimode->Mode));
 8005e06:	4b0d      	ldr	r3, [pc, #52]	; (8005e3c <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8005e08:	40d3      	lsrs	r3, r2
 8005e0a:	07db      	lsls	r3, r3, #31
 8005e0c:	d5bc      	bpl.n	8005d88 <HAL_ADCEx_MultiModeConfigChannel+0xc>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8005e0e:	6863      	ldr	r3, [r4, #4]
 8005e10:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 8005e14:	d0c1      	beq.n	8005d9a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005e16:	f44f 7165 	mov.w	r1, #916	; 0x394
 8005e1a:	4806      	ldr	r0, [pc, #24]	; (8005e34 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8005e1c:	f7fd f806 	bl	8002e2c <assert_failed>
 8005e20:	e7bb      	b.n	8005d9a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
  __HAL_LOCK(hadc);
 8005e22:	2002      	movs	r0, #2
}
 8005e24:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8005e26:	f240 3195 	movw	r1, #917	; 0x395
 8005e2a:	4802      	ldr	r0, [pc, #8]	; (8005e34 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8005e2c:	f7fc fffe 	bl	8002e2c <assert_failed>
 8005e30:	e7c7      	b.n	8005dc2 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8005e32:	bf00      	nop
 8005e34:	08026570 	.word	0x08026570
 8005e38:	40012300 	.word	0x40012300
 8005e3c:	02e602e7 	.word	0x02e602e7

08005e40 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8005e40:	1ec3      	subs	r3, r0, #3
 8005e42:	2b04      	cmp	r3, #4
{
 8005e44:	b510      	push	{r4, lr}
 8005e46:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8005e48:	d903      	bls.n	8005e52 <HAL_NVIC_SetPriorityGrouping+0x12>
 8005e4a:	2192      	movs	r1, #146	; 0x92
 8005e4c:	4807      	ldr	r0, [pc, #28]	; (8005e6c <HAL_NVIC_SetPriorityGrouping+0x2c>)
 8005e4e:	f7fc ffed 	bl	8002e2c <assert_failed>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e52:	4907      	ldr	r1, [pc, #28]	; (8005e70 <HAL_NVIC_SetPriorityGrouping+0x30>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e54:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e58:	0224      	lsls	r4, r4, #8
 8005e5a:	4b06      	ldr	r3, [pc, #24]	; (8005e74 <HAL_NVIC_SetPriorityGrouping+0x34>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e5c:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e5e:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e62:	4002      	ands	r2, r0
 8005e64:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e66:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 8005e68:	60cc      	str	r4, [r1, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005e6a:	bd10      	pop	{r4, pc}
 8005e6c:	080265ac 	.word	0x080265ac
 8005e70:	e000ed00 	.word	0xe000ed00
 8005e74:	05fa0000 	.word	0x05fa0000

08005e78 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8005e78:	2a0f      	cmp	r2, #15
{ 
 8005e7a:	b570      	push	{r4, r5, r6, lr}
 8005e7c:	4616      	mov	r6, r2
 8005e7e:	4605      	mov	r5, r0
 8005e80:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8005e82:	d832      	bhi.n	8005eea <HAL_NVIC_SetPriority+0x72>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8005e84:	2c0f      	cmp	r4, #15
 8005e86:	d82b      	bhi.n	8005ee0 <HAL_NVIC_SetPriority+0x68>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e88:	4b1a      	ldr	r3, [pc, #104]	; (8005ef4 <HAL_NVIC_SetPriority+0x7c>)
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e90:	f1c3 0107 	rsb	r1, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e94:	1d1a      	adds	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e96:	2904      	cmp	r1, #4
 8005e98:	bf28      	it	cs
 8005e9a:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e9c:	2a06      	cmp	r2, #6
 8005e9e:	d917      	bls.n	8005ed0 <HAL_NVIC_SetPriority+0x58>
 8005ea0:	3b03      	subs	r3, #3
 8005ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ea6:	409a      	lsls	r2, r3
 8005ea8:	ea26 0602 	bic.w	r6, r6, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005eac:	f04f 32ff 	mov.w	r2, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8005eb0:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8005eb6:	ea24 0202 	bic.w	r2, r4, r2
 8005eba:	fa02 f203 	lsl.w	r2, r2, r3
 8005ebe:	ea42 0206 	orr.w	r2, r2, r6
 8005ec2:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8005ec6:	b2d2      	uxtb	r2, r2
  if ((int32_t)(IRQn) >= 0)
 8005ec8:	db05      	blt.n	8005ed6 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005eca:	4b0b      	ldr	r3, [pc, #44]	; (8005ef8 <HAL_NVIC_SetPriority+0x80>)
 8005ecc:	555a      	strb	r2, [r3, r5]
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005ece:	bd70      	pop	{r4, r5, r6, pc}
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ed0:	2600      	movs	r6, #0
 8005ed2:	4633      	mov	r3, r6
 8005ed4:	e7ea      	b.n	8005eac <HAL_NVIC_SetPriority+0x34>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ed6:	f005 050f 	and.w	r5, r5, #15
 8005eda:	4b08      	ldr	r3, [pc, #32]	; (8005efc <HAL_NVIC_SetPriority+0x84>)
 8005edc:	555a      	strb	r2, [r3, r5]
 8005ede:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8005ee0:	21ab      	movs	r1, #171	; 0xab
 8005ee2:	4807      	ldr	r0, [pc, #28]	; (8005f00 <HAL_NVIC_SetPriority+0x88>)
 8005ee4:	f7fc ffa2 	bl	8002e2c <assert_failed>
 8005ee8:	e7ce      	b.n	8005e88 <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8005eea:	21aa      	movs	r1, #170	; 0xaa
 8005eec:	4804      	ldr	r0, [pc, #16]	; (8005f00 <HAL_NVIC_SetPriority+0x88>)
 8005eee:	f7fc ff9d 	bl	8002e2c <assert_failed>
 8005ef2:	e7c7      	b.n	8005e84 <HAL_NVIC_SetPriority+0xc>
 8005ef4:	e000ed00 	.word	0xe000ed00
 8005ef8:	e000e400 	.word	0xe000e400
 8005efc:	e000ed14 	.word	0xe000ed14
 8005f00:	080265ac 	.word	0x080265ac

08005f04 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005f04:	2800      	cmp	r0, #0
 8005f06:	db08      	blt.n	8005f1a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f08:	f000 011f 	and.w	r1, r0, #31
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	0940      	lsrs	r0, r0, #5
 8005f10:	4a04      	ldr	r2, [pc, #16]	; (8005f24 <HAL_NVIC_EnableIRQ+0x20>)
 8005f12:	408b      	lsls	r3, r1
 8005f14:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005f18:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005f1a:	21be      	movs	r1, #190	; 0xbe
 8005f1c:	4802      	ldr	r0, [pc, #8]	; (8005f28 <HAL_NVIC_EnableIRQ+0x24>)
 8005f1e:	f7fc bf85 	b.w	8002e2c <assert_failed>
 8005f22:	bf00      	nop
 8005f24:	e000e100 	.word	0xe000e100
 8005f28:	080265ac 	.word	0x080265ac

08005f2c <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005f2c:	2800      	cmp	r0, #0
 8005f2e:	db0e      	blt.n	8005f4e <HAL_NVIC_DisableIRQ+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f30:	0943      	lsrs	r3, r0, #5
 8005f32:	2201      	movs	r2, #1
 8005f34:	f000 001f 	and.w	r0, r0, #31
 8005f38:	4907      	ldr	r1, [pc, #28]	; (8005f58 <HAL_NVIC_DisableIRQ+0x2c>)
 8005f3a:	3320      	adds	r3, #32
 8005f3c:	fa02 f000 	lsl.w	r0, r2, r0
 8005f40:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8005f44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005f48:	f3bf 8f6f 	isb	sy
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8005f4c:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005f4e:	21ce      	movs	r1, #206	; 0xce
 8005f50:	4802      	ldr	r0, [pc, #8]	; (8005f5c <HAL_NVIC_DisableIRQ+0x30>)
 8005f52:	f7fc bf6b 	b.w	8002e2c <assert_failed>
 8005f56:	bf00      	nop
 8005f58:	e000e100 	.word	0xe000e100
 8005f5c:	080265ac 	.word	0x080265ac

08005f60 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005f60:	2800      	cmp	r0, #0
 8005f62:	d077      	beq.n	8006054 <HAL_CRC_Init+0xf4>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8005f64:	4b3c      	ldr	r3, [pc, #240]	; (8006058 <HAL_CRC_Init+0xf8>)
 8005f66:	6802      	ldr	r2, [r0, #0]
 8005f68:	429a      	cmp	r2, r3
{
 8005f6a:	b510      	push	{r4, lr}
 8005f6c:	4604      	mov	r4, r0
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8005f6e:	d003      	beq.n	8005f78 <HAL_CRC_Init+0x18>
 8005f70:	2170      	movs	r1, #112	; 0x70
 8005f72:	483a      	ldr	r0, [pc, #232]	; (800605c <HAL_CRC_Init+0xfc>)
 8005f74:	f7fc ff5a 	bl	8002e2c <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005f78:	7f63      	ldrb	r3, [r4, #29]
 8005f7a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d045      	beq.n	800600e <HAL_CRC_Init+0xae>

  hcrc->State = HAL_CRC_STATE_BUSY;

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8005f82:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005f84:	2202      	movs	r2, #2
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8005f86:	2b01      	cmp	r3, #1
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005f88:	7762      	strb	r2, [r4, #29]
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8005f8a:	d830      	bhi.n	8005fee <HAL_CRC_Init+0x8e>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d135      	bne.n	8005ffc <HAL_CRC_Init+0x9c>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005f90:	6823      	ldr	r3, [r4, #0]
 8005f92:	4a33      	ldr	r2, [pc, #204]	; (8006060 <HAL_CRC_Init+0x100>)
 8005f94:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005f96:	689a      	ldr	r2, [r3, #8]
 8005f98:	f022 0218 	bic.w	r2, r2, #24
 8005f9c:	609a      	str	r2, [r3, #8]
    }
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 8005f9e:	7962      	ldrb	r2, [r4, #5]
 8005fa0:	2a01      	cmp	r2, #1
 8005fa2:	d904      	bls.n	8005fae <HAL_CRC_Init+0x4e>
 8005fa4:	2190      	movs	r1, #144	; 0x90
 8005fa6:	482d      	ldr	r0, [pc, #180]	; (800605c <HAL_CRC_Init+0xfc>)
 8005fa8:	f7fc ff40 	bl	8002e2c <assert_failed>
 8005fac:	7962      	ldrb	r2, [r4, #5]
 8005fae:	6823      	ldr	r3, [r4, #0]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005fb0:	2a00      	cmp	r2, #0
 8005fb2:	d136      	bne.n	8006022 <HAL_CRC_Init+0xc2>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8005fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8005fb8:	611a      	str	r2, [r3, #16]
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8005fba:	6962      	ldr	r2, [r4, #20]
 8005fbc:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 8005fc0:	d135      	bne.n	800602e <HAL_CRC_Init+0xce>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005fc2:	6899      	ldr	r1, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8005fc4:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005fc6:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 8005fca:	4311      	orrs	r1, r2
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8005fcc:	f030 0280 	bics.w	r2, r0, #128	; 0x80
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005fd0:	6099      	str	r1, [r3, #8]
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8005fd2:	d138      	bne.n	8006046 <HAL_CRC_Init+0xe6>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005fd4:	689a      	ldr	r2, [r3, #8]

  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8005fd6:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005fd8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8005fdc:	3901      	subs	r1, #1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005fde:	4302      	orrs	r2, r0
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8005fe0:	2902      	cmp	r1, #2
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005fe2:	609a      	str	r2, [r3, #8]
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8005fe4:	d82a      	bhi.n	800603c <HAL_CRC_Init+0xdc>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005fe6:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8005fe8:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 8005fea:	7763      	strb	r3, [r4, #29]
}
 8005fec:	bd10      	pop	{r4, pc}
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8005fee:	217e      	movs	r1, #126	; 0x7e
 8005ff0:	481a      	ldr	r0, [pc, #104]	; (800605c <HAL_CRC_Init+0xfc>)
 8005ff2:	f7fc ff1b 	bl	8002e2c <assert_failed>
 8005ff6:	7923      	ldrb	r3, [r4, #4]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d0c9      	beq.n	8005f90 <HAL_CRC_Init+0x30>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005ffc:	68e2      	ldr	r2, [r4, #12]
 8005ffe:	4620      	mov	r0, r4
 8006000:	68a1      	ldr	r1, [r4, #8]
 8006002:	f000 f82f 	bl	8006064 <HAL_CRCEx_Polynomial_Set>
 8006006:	2800      	cmp	r0, #0
 8006008:	d0c9      	beq.n	8005f9e <HAL_CRC_Init+0x3e>
    return HAL_ERROR;
 800600a:	2001      	movs	r0, #1
}
 800600c:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 800600e:	7722      	strb	r2, [r4, #28]
    HAL_CRC_MspInit(hcrc);
 8006010:	4620      	mov	r0, r4
 8006012:	f7fd fe0f 	bl	8003c34 <HAL_CRC_MspInit>
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8006016:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 8006018:	2202      	movs	r2, #2
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 800601a:	2b01      	cmp	r3, #1
  hcrc->State = HAL_CRC_STATE_BUSY;
 800601c:	7762      	strb	r2, [r4, #29]
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 800601e:	d9b5      	bls.n	8005f8c <HAL_CRC_Init+0x2c>
 8006020:	e7e5      	b.n	8005fee <HAL_CRC_Init+0x8e>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8006022:	6922      	ldr	r2, [r4, #16]
 8006024:	611a      	str	r2, [r3, #16]
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8006026:	6962      	ldr	r2, [r4, #20]
 8006028:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 800602c:	d0c9      	beq.n	8005fc2 <HAL_CRC_Init+0x62>
 800602e:	219c      	movs	r1, #156	; 0x9c
 8006030:	480a      	ldr	r0, [pc, #40]	; (800605c <HAL_CRC_Init+0xfc>)
 8006032:	f7fc fefb 	bl	8002e2c <assert_failed>
 8006036:	6823      	ldr	r3, [r4, #0]
 8006038:	6962      	ldr	r2, [r4, #20]
 800603a:	e7c2      	b.n	8005fc2 <HAL_CRC_Init+0x62>
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 800603c:	21a5      	movs	r1, #165	; 0xa5
 800603e:	4807      	ldr	r0, [pc, #28]	; (800605c <HAL_CRC_Init+0xfc>)
 8006040:	f7fc fef4 	bl	8002e2c <assert_failed>
 8006044:	e7cf      	b.n	8005fe6 <HAL_CRC_Init+0x86>
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8006046:	4805      	ldr	r0, [pc, #20]	; (800605c <HAL_CRC_Init+0xfc>)
 8006048:	21a0      	movs	r1, #160	; 0xa0
 800604a:	f7fc feef 	bl	8002e2c <assert_failed>
 800604e:	6823      	ldr	r3, [r4, #0]
 8006050:	69a0      	ldr	r0, [r4, #24]
 8006052:	e7bf      	b.n	8005fd4 <HAL_CRC_Init+0x74>
    return HAL_ERROR;
 8006054:	2001      	movs	r0, #1
}
 8006056:	4770      	bx	lr
 8006058:	40023000 	.word	0x40023000
 800605c:	080265e8 	.word	0x080265e8
 8006060:	04c11db7 	.word	0x04c11db7

08006064 <HAL_CRCEx_Polynomial_Set>:
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8006064:	f032 0318 	bics.w	r3, r2, #24
{
 8006068:	b530      	push	{r4, r5, lr}
 800606a:	4605      	mov	r5, r0
 800606c:	b083      	sub	sp, #12
 800606e:	460c      	mov	r4, r1
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8006070:	d005      	beq.n	800607e <HAL_CRCEx_Polynomial_Set+0x1a>
 8006072:	215f      	movs	r1, #95	; 0x5f
 8006074:	481a      	ldr	r0, [pc, #104]	; (80060e0 <HAL_CRCEx_Polynomial_Set+0x7c>)
 8006076:	9201      	str	r2, [sp, #4]
 8006078:	f7fc fed8 	bl	8002e2c <assert_failed>
 800607c:	9a01      	ldr	r2, [sp, #4]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800607e:	231e      	movs	r3, #30
 8006080:	e002      	b.n	8006088 <HAL_CRCEx_Polynomial_Set+0x24>
 8006082:	f113 33ff 	adds.w	r3, r3, #4294967295
 8006086:	d320      	bcc.n	80060ca <HAL_CRCEx_Polynomial_Set+0x66>
 8006088:	fa24 f103 	lsr.w	r1, r4, r3
 800608c:	07c9      	lsls	r1, r1, #31
 800608e:	d5f8      	bpl.n	8006082 <HAL_CRCEx_Polynomial_Set+0x1e>
  {
  }

  switch (PolyLength)
 8006090:	2a18      	cmp	r2, #24
 8006092:	d81c      	bhi.n	80060ce <HAL_CRCEx_Polynomial_Set+0x6a>
 8006094:	e8df f002 	tbb	[pc, r2]
 8006098:	1b1b1b0f 	.word	0x1b1b1b0f
 800609c:	1b1b1b1b 	.word	0x1b1b1b1b
 80060a0:	1b1b1b21 	.word	0x1b1b1b21
 80060a4:	1b1b1b1b 	.word	0x1b1b1b1b
 80060a8:	1b1b1b0d 	.word	0x1b1b1b0d
 80060ac:	1b1b1b1b 	.word	0x1b1b1b1b
 80060b0:	1e          	.byte	0x1e
 80060b1:	00          	.byte	0x00
      {
        status =   HAL_ERROR;
      }
      break;
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 80060b2:	2b07      	cmp	r3, #7
 80060b4:	d80b      	bhi.n	80060ce <HAL_CRCEx_Polynomial_Set+0x6a>
      break;
  }
  if (status == HAL_OK)
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80060b6:	6829      	ldr	r1, [r5, #0]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80060b8:	2000      	movs	r0, #0
    WRITE_REG(hcrc->Instance->POL, Pol);
 80060ba:	614c      	str	r4, [r1, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80060bc:	688b      	ldr	r3, [r1, #8]
 80060be:	f023 0318 	bic.w	r3, r3, #24
 80060c2:	431a      	orrs	r2, r3
 80060c4:	608a      	str	r2, [r1, #8]
  }
  /* Return function status */
  return status;
}
 80060c6:	b003      	add	sp, #12
 80060c8:	bd30      	pop	{r4, r5, pc}
  switch (PolyLength)
 80060ca:	2a00      	cmp	r2, #0
 80060cc:	d0f3      	beq.n	80060b6 <HAL_CRCEx_Polynomial_Set+0x52>
      status =  HAL_ERROR;
 80060ce:	2001      	movs	r0, #1
}
 80060d0:	b003      	add	sp, #12
 80060d2:	bd30      	pop	{r4, r5, pc}
      if (msb >= HAL_CRC_LENGTH_7B)
 80060d4:	2b06      	cmp	r3, #6
 80060d6:	d9ee      	bls.n	80060b6 <HAL_CRCEx_Polynomial_Set+0x52>
 80060d8:	e7f9      	b.n	80060ce <HAL_CRCEx_Polynomial_Set+0x6a>
      if (msb >= HAL_CRC_LENGTH_16B)
 80060da:	2b0f      	cmp	r3, #15
 80060dc:	d9eb      	bls.n	80060b6 <HAL_CRCEx_Polynomial_Set+0x52>
 80060de:	e7f6      	b.n	80060ce <HAL_CRCEx_Polynomial_Set+0x6a>
 80060e0:	08026620 	.word	0x08026620

080060e4 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
  /* Check DAC handle */
  if(hdac == NULL)
 80060e4:	b1d8      	cbz	r0, 800611e <HAL_DAC_Init+0x3a>
  {
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 80060e6:	4b0f      	ldr	r3, [pc, #60]	; (8006124 <HAL_DAC_Init+0x40>)
 80060e8:	6802      	ldr	r2, [r0, #0]
 80060ea:	429a      	cmp	r2, r3
{ 
 80060ec:	b510      	push	{r4, lr}
 80060ee:	4604      	mov	r4, r0
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 80060f0:	d004      	beq.n	80060fc <HAL_DAC_Init+0x18>
 80060f2:	f240 1113 	movw	r1, #275	; 0x113
 80060f6:	480c      	ldr	r0, [pc, #48]	; (8006128 <HAL_DAC_Init+0x44>)
 80060f8:	f7fc fe98 	bl	8002e2c <assert_failed>
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80060fc:	7923      	ldrb	r3, [r4, #4]
 80060fe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006102:	b13b      	cbz	r3, 8006114 <HAL_DAC_Init+0x30>
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006104:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8006106:	2102      	movs	r1, #2
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006108:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 800610a:	7121      	strb	r1, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 800610c:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800610e:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8006110:	7122      	strb	r2, [r4, #4]
}
 8006112:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED; 
 8006114:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 8006116:	4620      	mov	r0, r4
 8006118:	f7fd fda2 	bl	8003c60 <HAL_DAC_MspInit>
 800611c:	e7f2      	b.n	8006104 <HAL_DAC_Init+0x20>
     return HAL_ERROR;
 800611e:	2001      	movs	r0, #1
}
 8006120:	4770      	bx	lr
 8006122:	bf00      	nop
 8006124:	40007400 	.word	0x40007400
 8006128:	0802665c 	.word	0x0802665c

0800612c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 800612c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006130:	4699      	mov	r9, r3
  uint32_t tmpreg = 0;
    
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 8006132:	f031 0310 	bics.w	r3, r1, #16
{
 8006136:	460f      	mov	r7, r1
 8006138:	4604      	mov	r4, r0
 800613a:	4690      	mov	r8, r2
 800613c:	9e08      	ldr	r6, [sp, #32]
  assert_param(IS_DAC_CHANNEL(Channel));
 800613e:	d156      	bne.n	80061ee <HAL_DAC_Start_DMA+0xc2>
  assert_param(IS_DAC_ALIGN(Alignment));
 8006140:	f036 0304 	bics.w	r3, r6, #4
 8006144:	d001      	beq.n	800614a <HAL_DAC_Start_DMA+0x1e>
 8006146:	2e08      	cmp	r6, #8
 8006148:	d146      	bne.n	80061d8 <HAL_DAC_Start_DMA+0xac>
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800614a:	7962      	ldrb	r2, [r4, #5]
 800614c:	2a01      	cmp	r2, #1
 800614e:	d04b      	beq.n	80061e8 <HAL_DAC_Start_DMA+0xbc>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006150:	2302      	movs	r3, #2
  __HAL_LOCK(hdac);
 8006152:	2201      	movs	r2, #1
 8006154:	6825      	ldr	r5, [r4, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8006156:	7123      	strb	r3, [r4, #4]
  __HAL_LOCK(hdac);
 8006158:	7162      	strb	r2, [r4, #5]

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 800615a:	682b      	ldr	r3, [r5, #0]
  if(Channel == DAC_CHANNEL_1)
 800615c:	b9cf      	cbnz	r7, 8006192 <HAL_DAC_Start_DMA+0x66>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800615e:	68a0      	ldr	r0, [r4, #8]
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 8006160:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8006164:	4a2e      	ldr	r2, [pc, #184]	; (8006220 <HAL_DAC_Start_DMA+0xf4>)
    
    /* Case of use of channel 1 */
    switch(Alignment)
 8006166:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8006168:	492e      	ldr	r1, [pc, #184]	; (8006224 <HAL_DAC_Start_DMA+0xf8>)
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800616a:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800616c:	4a2e      	ldr	r2, [pc, #184]	; (8006228 <HAL_DAC_Start_DMA+0xfc>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800616e:	6401      	str	r1, [r0, #64]	; 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8006170:	64c2      	str	r2, [r0, #76]	; 0x4c
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 8006172:	602b      	str	r3, [r5, #0]
    switch(Alignment)
 8006174:	d050      	beq.n	8006218 <HAL_DAC_Start_DMA+0xec>
 8006176:	2e08      	cmp	r6, #8
 8006178:	d04b      	beq.n	8006212 <HAL_DAC_Start_DMA+0xe6>
 800617a:	2e00      	cmp	r6, #0
 800617c:	d03d      	beq.n	80061fa <HAL_DAC_Start_DMA+0xce>
        break;
    }
  }
  
  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
 800617e:	2200      	movs	r2, #0
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8006180:	682e      	ldr	r6, [r5, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8006182:	464b      	mov	r3, r9
 8006184:	4641      	mov	r1, r8
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8006186:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
 800618a:	602e      	str	r6, [r5, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800618c:	f000 fbda 	bl	8006944 <HAL_DMA_Start_IT>
 8006190:	e017      	b.n	80061c2 <HAL_DAC_Start_DMA+0x96>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8006192:	68e0      	ldr	r0, [r4, #12]
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 8006194:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8006198:	4a24      	ldr	r2, [pc, #144]	; (800622c <HAL_DAC_Start_DMA+0x100>)
    switch(Alignment)
 800619a:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800619c:	4924      	ldr	r1, [pc, #144]	; (8006230 <HAL_DAC_Start_DMA+0x104>)
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800619e:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80061a0:	4a24      	ldr	r2, [pc, #144]	; (8006234 <HAL_DAC_Start_DMA+0x108>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80061a2:	6401      	str	r1, [r0, #64]	; 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80061a4:	64c2      	str	r2, [r0, #76]	; 0x4c
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 80061a6:	602b      	str	r3, [r5, #0]
    switch(Alignment)
 80061a8:	d030      	beq.n	800620c <HAL_DAC_Start_DMA+0xe0>
 80061aa:	2e08      	cmp	r6, #8
 80061ac:	d02b      	beq.n	8006206 <HAL_DAC_Start_DMA+0xda>
 80061ae:	b33e      	cbz	r6, 8006200 <HAL_DAC_Start_DMA+0xd4>
  if(Channel == DAC_CHANNEL_1)
 80061b0:	2200      	movs	r2, #0
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80061b2:	682e      	ldr	r6, [r5, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80061b4:	464b      	mov	r3, r9
 80061b6:	4641      	mov	r1, r8
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80061b8:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 80061bc:	602e      	str	r6, [r5, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80061be:	f000 fbc1 	bl	8006944 <HAL_DMA_Start_IT>
  }
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80061c2:	6822      	ldr	r2, [r4, #0]
 80061c4:	2101      	movs	r1, #1
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80061c6:	2300      	movs	r3, #0
  __HAL_DAC_ENABLE(hdac, Channel);
 80061c8:	6815      	ldr	r5, [r2, #0]
 80061ca:	40b9      	lsls	r1, r7
  
  /* Return function status */
  return HAL_OK;
 80061cc:	4618      	mov	r0, r3
  __HAL_DAC_ENABLE(hdac, Channel);
 80061ce:	4329      	orrs	r1, r5
 80061d0:	6011      	str	r1, [r2, #0]
  __HAL_UNLOCK(hdac);
 80061d2:	7163      	strb	r3, [r4, #5]
}
 80061d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DAC_ALIGN(Alignment));
 80061d8:	f240 210e 	movw	r1, #526	; 0x20e
 80061dc:	4816      	ldr	r0, [pc, #88]	; (8006238 <HAL_DAC_Start_DMA+0x10c>)
 80061de:	f7fc fe25 	bl	8002e2c <assert_failed>
  __HAL_LOCK(hdac);
 80061e2:	7962      	ldrb	r2, [r4, #5]
 80061e4:	2a01      	cmp	r2, #1
 80061e6:	d1b3      	bne.n	8006150 <HAL_DAC_Start_DMA+0x24>
 80061e8:	2002      	movs	r0, #2
}
 80061ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 80061ee:	f240 210d 	movw	r1, #525	; 0x20d
 80061f2:	4811      	ldr	r0, [pc, #68]	; (8006238 <HAL_DAC_Start_DMA+0x10c>)
 80061f4:	f7fc fe1a 	bl	8002e2c <assert_failed>
 80061f8:	e7a2      	b.n	8006140 <HAL_DAC_Start_DMA+0x14>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80061fa:	f105 0208 	add.w	r2, r5, #8
        break;
 80061fe:	e7bf      	b.n	8006180 <HAL_DAC_Start_DMA+0x54>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8006200:	f105 0214 	add.w	r2, r5, #20
        break;
 8006204:	e7d5      	b.n	80061b2 <HAL_DAC_Start_DMA+0x86>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8006206:	f105 021c 	add.w	r2, r5, #28
        break;
 800620a:	e7d2      	b.n	80061b2 <HAL_DAC_Start_DMA+0x86>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800620c:	f105 0218 	add.w	r2, r5, #24
        break;
 8006210:	e7cf      	b.n	80061b2 <HAL_DAC_Start_DMA+0x86>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8006212:	f105 0210 	add.w	r2, r5, #16
        break;
 8006216:	e7b3      	b.n	8006180 <HAL_DAC_Start_DMA+0x54>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8006218:	f105 020c 	add.w	r2, r5, #12
        break;
 800621c:	e7b0      	b.n	8006180 <HAL_DAC_Start_DMA+0x54>
 800621e:	bf00      	nop
 8006220:	080062b1 	.word	0x080062b1
 8006224:	080062c5 	.word	0x080062c5
 8006228:	080062d5 	.word	0x080062d5
 800622c:	0800641d 	.word	0x0800641d
 8006230:	0800642d 	.word	0x0800642d
 8006234:	08006439 	.word	0x08006439
 8006238:	0802665c 	.word	0x0802665c

0800623c <HAL_DAC_Stop_DMA>:
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 800623c:	f031 0310 	bics.w	r3, r1, #16
{
 8006240:	b570      	push	{r4, r5, r6, lr}
 8006242:	460c      	mov	r4, r1
 8006244:	4605      	mov	r5, r0
  assert_param(IS_DAC_CHANNEL(Channel));
 8006246:	d116      	bne.n	8006276 <HAL_DAC_Stop_DMA+0x3a>
  
  /* Disable the selected DAC channel DMA request */
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006248:	6803      	ldr	r3, [r0, #0]
 800624a:	f44f 5680 	mov.w	r6, #4096	; 0x1000
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800624e:	2201      	movs	r2, #1
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006250:	6818      	ldr	r0, [r3, #0]
 8006252:	408e      	lsls	r6, r1
  __HAL_DAC_DISABLE(hdac, Channel);
 8006254:	fa02 f101 	lsl.w	r1, r2, r1
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006258:	ea20 0006 	bic.w	r0, r0, r6
 800625c:	6018      	str	r0, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	ea22 0201 	bic.w	r2, r2, r1
 8006264:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA Channel */
  /* Channel1 is used */
  if(Channel == DAC_CHANNEL_1)
 8006266:	b9cc      	cbnz	r4, 800629c <HAL_DAC_Stop_DMA+0x60>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8006268:	68a8      	ldr	r0, [r5, #8]
 800626a:	f000 fbc5 	bl	80069f8 <HAL_DMA_Abort>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
  }

  /* Check if DMA Channel effectively disabled */
  if(status != HAL_OK)
 800626e:	b9d0      	cbnz	r0, 80062a6 <HAL_DAC_Stop_DMA+0x6a>
    hdac->State = HAL_DAC_STATE_ERROR;      
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8006270:	2301      	movs	r3, #1
 8006272:	712b      	strb	r3, [r5, #4]
  }

  /* Return function status */
  return status;
}
 8006274:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8006276:	f44f 7121 	mov.w	r1, #644	; 0x284
 800627a:	480c      	ldr	r0, [pc, #48]	; (80062ac <HAL_DAC_Stop_DMA+0x70>)
 800627c:	f7fc fdd6 	bl	8002e2c <assert_failed>
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006280:	682b      	ldr	r3, [r5, #0]
 8006282:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  __HAL_DAC_DISABLE(hdac, Channel);
 8006286:	2201      	movs	r2, #1
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006288:	6819      	ldr	r1, [r3, #0]
 800628a:	40a0      	lsls	r0, r4
  __HAL_DAC_DISABLE(hdac, Channel);
 800628c:	40a2      	lsls	r2, r4
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 800628e:	ea21 0100 	bic.w	r1, r1, r0
 8006292:	6019      	str	r1, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8006294:	681c      	ldr	r4, [r3, #0]
 8006296:	ea24 0402 	bic.w	r4, r4, r2
 800629a:	601c      	str	r4, [r3, #0]
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
 800629c:	68e8      	ldr	r0, [r5, #12]
 800629e:	f000 fbab 	bl	80069f8 <HAL_DMA_Abort>
  if(status != HAL_OK)
 80062a2:	2800      	cmp	r0, #0
 80062a4:	d0e4      	beq.n	8006270 <HAL_DAC_Stop_DMA+0x34>
    hdac->State = HAL_DAC_STATE_ERROR;      
 80062a6:	2304      	movs	r3, #4
 80062a8:	712b      	strb	r3, [r5, #4]
}
 80062aa:	bd70      	pop	{r4, r5, r6, pc}
 80062ac:	0802665c 	.word	0x0802665c

080062b0 <DAC_DMAConvCpltCh1>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 80062b0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80062b2:	6b84      	ldr	r4, [r0, #56]	; 0x38
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 80062b4:	4620      	mov	r0, r4
 80062b6:	f7fb fd21 	bl	8001cfc <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 80062ba:	2301      	movs	r3, #1
 80062bc:	7123      	strb	r3, [r4, #4]
}
 80062be:	bd10      	pop	{r4, pc}

080062c0 <HAL_DAC_ConvHalfCpltCallbackCh1>:
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop

080062c4 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 80062c4:	b508      	push	{r3, lr}
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 80062c6:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80062c8:	f7ff fffa 	bl	80062c0 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80062cc:	bd08      	pop	{r3, pc}
 80062ce:	bf00      	nop

080062d0 <HAL_DAC_ErrorCallbackCh1>:
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop

080062d4 <DAC_DMAErrorCh1>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 80062d4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80062d6:	6b84      	ldr	r4, [r0, #56]	; 0x38
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80062d8:	6923      	ldr	r3, [r4, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac); 
 80062da:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80062dc:	f043 0304 	orr.w	r3, r3, #4
 80062e0:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac); 
 80062e2:	f7ff fff5 	bl	80062d0 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 80062e6:	2301      	movs	r3, #1
 80062e8:	7123      	strb	r3, [r4, #4]
}
 80062ea:	bd10      	pop	{r4, pc}

080062ec <HAL_DAC_DMAUnderrunCallbackCh1>:
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop

080062f0 <HAL_DAC_IRQHandler>:
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80062f0:	6803      	ldr	r3, [r0, #0]
 80062f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80062f4:	0491      	lsls	r1, r2, #18
{
 80062f6:	b510      	push	{r4, lr}
 80062f8:	4604      	mov	r4, r0
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80062fa:	d415      	bmi.n	8006328 <HAL_DAC_IRQHandler+0x38>
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80062fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80062fe:	0092      	lsls	r2, r2, #2
 8006300:	d400      	bmi.n	8006304 <HAL_DAC_IRQHandler+0x14>
}
 8006302:	bd10      	pop	{r4, pc}
    hdac->State = HAL_DAC_STATE_ERROR;
 8006304:	2204      	movs	r2, #4
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8006306:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800630a:	4620      	mov	r0, r4
    hdac->State = HAL_DAC_STATE_ERROR;
 800630c:	7122      	strb	r2, [r4, #4]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 800630e:	6922      	ldr	r2, [r4, #16]
 8006310:	f042 0202 	orr.w	r2, r2, #2
 8006314:	6122      	str	r2, [r4, #16]
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8006316:	6359      	str	r1, [r3, #52]	; 0x34
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 800631e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8006322:	601a      	str	r2, [r3, #0]
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006324:	f000 b878 	b.w	8006418 <HAL_DACEx_DMAUnderrunCallbackCh2>
    hdac->State = HAL_DAC_STATE_ERROR;
 8006328:	2204      	movs	r2, #4
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 800632a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    hdac->State = HAL_DAC_STATE_ERROR;
 800632e:	7102      	strb	r2, [r0, #4]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8006330:	6902      	ldr	r2, [r0, #16]
 8006332:	f042 0201 	orr.w	r2, r2, #1
 8006336:	6102      	str	r2, [r0, #16]
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8006338:	6359      	str	r1, [r3, #52]	; 0x34
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006340:	601a      	str	r2, [r3, #0]
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006342:	f7ff ffd3 	bl	80062ec <HAL_DAC_DMAUnderrunCallbackCh1>
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	e7d8      	b.n	80062fc <HAL_DAC_IRQHandler+0xc>
 800634a:	bf00      	nop

0800634c <HAL_DAC_ConfigChannel>:
{
 800634c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800634e:	460e      	mov	r6, r1
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8006350:	6809      	ldr	r1, [r1, #0]
{
 8006352:	4604      	mov	r4, r0
 8006354:	4615      	mov	r5, r2
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8006356:	f031 0304 	bics.w	r3, r1, #4
 800635a:	f021 0008 	bic.w	r0, r1, #8
 800635e:	f021 0210 	bic.w	r2, r1, #16
 8006362:	bf14      	ite	ne
 8006364:	2301      	movne	r3, #1
 8006366:	2300      	moveq	r3, #0
 8006368:	2824      	cmp	r0, #36	; 0x24
 800636a:	bf0c      	ite	eq
 800636c:	2300      	moveq	r3, #0
 800636e:	f003 0301 	andne.w	r3, r3, #1
 8006372:	293c      	cmp	r1, #60	; 0x3c
 8006374:	bf0c      	ite	eq
 8006376:	2300      	moveq	r3, #0
 8006378:	f003 0301 	andne.w	r3, r3, #1
 800637c:	2a0c      	cmp	r2, #12
 800637e:	bf0c      	ite	eq
 8006380:	2300      	moveq	r3, #0
 8006382:	f003 0301 	andne.w	r3, r3, #1
 8006386:	b11b      	cbz	r3, 8006390 <HAL_DAC_ConfigChannel+0x44>
 8006388:	f021 0120 	bic.w	r1, r1, #32
 800638c:	2914      	cmp	r1, #20
 800638e:	d135      	bne.n	80063fc <HAL_DAC_ConfigChannel+0xb0>
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 8006390:	6873      	ldr	r3, [r6, #4]
 8006392:	f033 0302 	bics.w	r3, r3, #2
 8006396:	d12b      	bne.n	80063f0 <HAL_DAC_ConfigChannel+0xa4>
  assert_param(IS_DAC_CHANNEL(Channel));
 8006398:	f035 0310 	bics.w	r3, r5, #16
 800639c:	d11e      	bne.n	80063dc <HAL_DAC_ConfigChannel+0x90>
  __HAL_LOCK(hdac);
 800639e:	7963      	ldrb	r3, [r4, #5]
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d023      	beq.n	80063ec <HAL_DAC_ConfigChannel+0xa0>
  tmpreg1 = hdac->Instance->CR;
 80063a4:	6821      	ldr	r1, [r4, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 80063a6:	2702      	movs	r7, #2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80063a8:	f640 70fe 	movw	r0, #4094	; 0xffe
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80063ac:	e9d6 3200 	ldrd	r3, r2, [r6]
  hdac->State = HAL_DAC_STATE_BUSY;
 80063b0:	7127      	strb	r7, [r4, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80063b2:	fa00 f605 	lsl.w	r6, r0, r5
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80063b6:	4313      	orrs	r3, r2
  tmpreg1 = hdac->Instance->CR;
 80063b8:	6808      	ldr	r0, [r1, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80063ba:	22c0      	movs	r2, #192	; 0xc0
  hdac->State = HAL_DAC_STATE_READY;
 80063bc:	2701      	movs	r7, #1
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80063be:	ea20 0006 	bic.w	r0, r0, r6
  tmpreg1 |= tmpreg2 << Channel;
 80063c2:	40ab      	lsls	r3, r5
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80063c4:	40aa      	lsls	r2, r5
  __HAL_UNLOCK(hdac);
 80063c6:	2600      	movs	r6, #0
  tmpreg1 |= tmpreg2 << Channel;
 80063c8:	4303      	orrs	r3, r0
  return HAL_OK;
 80063ca:	4630      	mov	r0, r6
  hdac->Instance->CR = tmpreg1;
 80063cc:	600b      	str	r3, [r1, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80063ce:	680d      	ldr	r5, [r1, #0]
 80063d0:	ea25 0502 	bic.w	r5, r5, r2
 80063d4:	600d      	str	r5, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 80063d6:	7127      	strb	r7, [r4, #4]
  __HAL_UNLOCK(hdac);
 80063d8:	7166      	strb	r6, [r4, #5]
}
 80063da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 80063dc:	f44f 7157 	mov.w	r1, #860	; 0x35c
 80063e0:	4809      	ldr	r0, [pc, #36]	; (8006408 <HAL_DAC_ConfigChannel+0xbc>)
 80063e2:	f7fc fd23 	bl	8002e2c <assert_failed>
  __HAL_LOCK(hdac);
 80063e6:	7963      	ldrb	r3, [r4, #5]
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d1db      	bne.n	80063a4 <HAL_DAC_ConfigChannel+0x58>
 80063ec:	2002      	movs	r0, #2
}
 80063ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 80063f0:	f240 315b 	movw	r1, #859	; 0x35b
 80063f4:	4804      	ldr	r0, [pc, #16]	; (8006408 <HAL_DAC_ConfigChannel+0xbc>)
 80063f6:	f7fc fd19 	bl	8002e2c <assert_failed>
 80063fa:	e7cd      	b.n	8006398 <HAL_DAC_ConfigChannel+0x4c>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 80063fc:	f240 315a 	movw	r1, #858	; 0x35a
 8006400:	4801      	ldr	r0, [pc, #4]	; (8006408 <HAL_DAC_ConfigChannel+0xbc>)
 8006402:	f7fc fd13 	bl	8002e2c <assert_failed>
 8006406:	e7c3      	b.n	8006390 <HAL_DAC_ConfigChannel+0x44>
 8006408:	0802665c 	.word	0x0802665c

0800640c <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop

08006410 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8006410:	4770      	bx	lr
 8006412:	bf00      	nop

08006414 <HAL_DACEx_ErrorCallbackCh2>:
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop

08006418 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop

0800641c <DAC_DMAConvCpltCh2>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 800641c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800641e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 8006420:	4620      	mov	r0, r4
 8006422:	f7ff fff3 	bl	800640c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 8006426:	2301      	movs	r3, #1
 8006428:	7123      	strb	r3, [r4, #4]
}
 800642a:	bd10      	pop	{r4, pc}

0800642c <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 800642c:	b508      	push	{r3, lr}
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 800642e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006430:	f7ff ffee 	bl	8006410 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8006434:	bd08      	pop	{r3, pc}
 8006436:	bf00      	nop

08006438 <DAC_DMAErrorCh2>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8006438:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800643a:	6b84      	ldr	r4, [r0, #56]	; 0x38
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800643c:	6923      	ldr	r3, [r4, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 800643e:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006440:	f043 0304 	orr.w	r3, r3, #4
 8006444:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8006446:	f7ff ffe5 	bl	8006414 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 800644a:	2301      	movs	r3, #1
 800644c:	7123      	strb	r3, [r4, #4]
}
 800644e:	bd10      	pop	{r4, pc}

08006450 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006452:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8006454:	f7ff f8b0 	bl	80055b8 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006458:	2c00      	cmp	r4, #0
 800645a:	f000 812b 	beq.w	80066b4 <HAL_DMA_Init+0x264>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800645e:	6822      	ldr	r2, [r4, #0]
 8006460:	4605      	mov	r5, r0
 8006462:	4bbd      	ldr	r3, [pc, #756]	; (8006758 <HAL_DMA_Init+0x308>)
 8006464:	48bd      	ldr	r0, [pc, #756]	; (800675c <HAL_DMA_Init+0x30c>)
 8006466:	49be      	ldr	r1, [pc, #760]	; (8006760 <HAL_DMA_Init+0x310>)
 8006468:	429a      	cmp	r2, r3
 800646a:	bf18      	it	ne
 800646c:	4282      	cmpne	r2, r0
 800646e:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8006472:	bf14      	ite	ne
 8006474:	2301      	movne	r3, #1
 8006476:	2300      	moveq	r3, #0
 8006478:	428a      	cmp	r2, r1
 800647a:	bf0c      	ite	eq
 800647c:	2300      	moveq	r3, #0
 800647e:	f003 0301 	andne.w	r3, r3, #1
 8006482:	3130      	adds	r1, #48	; 0x30
 8006484:	4282      	cmp	r2, r0
 8006486:	bf0c      	ite	eq
 8006488:	2300      	moveq	r3, #0
 800648a:	f003 0301 	andne.w	r3, r3, #1
 800648e:	3030      	adds	r0, #48	; 0x30
 8006490:	428a      	cmp	r2, r1
 8006492:	bf0c      	ite	eq
 8006494:	2300      	moveq	r3, #0
 8006496:	f003 0301 	andne.w	r3, r3, #1
 800649a:	3130      	adds	r1, #48	; 0x30
 800649c:	4282      	cmp	r2, r0
 800649e:	bf0c      	ite	eq
 80064a0:	2300      	moveq	r3, #0
 80064a2:	f003 0301 	andne.w	r3, r3, #1
 80064a6:	3030      	adds	r0, #48	; 0x30
 80064a8:	428a      	cmp	r2, r1
 80064aa:	bf0c      	ite	eq
 80064ac:	2300      	moveq	r3, #0
 80064ae:	f003 0301 	andne.w	r3, r3, #1
 80064b2:	f501 715c 	add.w	r1, r1, #880	; 0x370
 80064b6:	4282      	cmp	r2, r0
 80064b8:	bf0c      	ite	eq
 80064ba:	2300      	moveq	r3, #0
 80064bc:	f003 0301 	andne.w	r3, r3, #1
 80064c0:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80064c4:	428a      	cmp	r2, r1
 80064c6:	bf0c      	ite	eq
 80064c8:	2300      	moveq	r3, #0
 80064ca:	f003 0301 	andne.w	r3, r3, #1
 80064ce:	3130      	adds	r1, #48	; 0x30
 80064d0:	4282      	cmp	r2, r0
 80064d2:	bf0c      	ite	eq
 80064d4:	2300      	moveq	r3, #0
 80064d6:	f003 0301 	andne.w	r3, r3, #1
 80064da:	3030      	adds	r0, #48	; 0x30
 80064dc:	428a      	cmp	r2, r1
 80064de:	bf0c      	ite	eq
 80064e0:	2300      	moveq	r3, #0
 80064e2:	f003 0301 	andne.w	r3, r3, #1
 80064e6:	3130      	adds	r1, #48	; 0x30
 80064e8:	4282      	cmp	r2, r0
 80064ea:	bf0c      	ite	eq
 80064ec:	2300      	moveq	r3, #0
 80064ee:	f003 0301 	andne.w	r3, r3, #1
 80064f2:	3030      	adds	r0, #48	; 0x30
 80064f4:	428a      	cmp	r2, r1
 80064f6:	bf0c      	ite	eq
 80064f8:	2300      	moveq	r3, #0
 80064fa:	f003 0301 	andne.w	r3, r3, #1
 80064fe:	3130      	adds	r1, #48	; 0x30
 8006500:	4282      	cmp	r2, r0
 8006502:	bf0c      	ite	eq
 8006504:	2300      	moveq	r3, #0
 8006506:	f003 0301 	andne.w	r3, r3, #1
 800650a:	428a      	cmp	r2, r1
 800650c:	bf0c      	ite	eq
 800650e:	2300      	moveq	r3, #0
 8006510:	f003 0301 	andne.w	r3, r3, #1
 8006514:	b11b      	cbz	r3, 800651e <HAL_DMA_Init+0xce>
 8006516:	4b93      	ldr	r3, [pc, #588]	; (8006764 <HAL_DMA_Init+0x314>)
 8006518:	429a      	cmp	r2, r3
 800651a:	f040 8140 	bne.w	800679e <HAL_DMA_Init+0x34e>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 800651e:	6863      	ldr	r3, [r4, #4]
 8006520:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006524:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006528:	bf18      	it	ne
 800652a:	2b00      	cmpne	r3, #0
 800652c:	bf14      	ite	ne
 800652e:	2201      	movne	r2, #1
 8006530:	2200      	moveq	r2, #0
 8006532:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006536:	bf0c      	ite	eq
 8006538:	2200      	moveq	r2, #0
 800653a:	f002 0201 	andne.w	r2, r2, #1
 800653e:	b11a      	cbz	r2, 8006548 <HAL_DMA_Init+0xf8>
 8006540:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8006544:	f040 8130 	bne.w	80067a8 <HAL_DMA_Init+0x358>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8006548:	68a3      	ldr	r3, [r4, #8]
 800654a:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 800654e:	d002      	beq.n	8006556 <HAL_DMA_Init+0x106>
 8006550:	2b80      	cmp	r3, #128	; 0x80
 8006552:	f040 80b1 	bne.w	80066b8 <HAL_DMA_Init+0x268>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8006556:	68e3      	ldr	r3, [r4, #12]
 8006558:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800655c:	f040 8091 	bne.w	8006682 <HAL_DMA_Init+0x232>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8006560:	6923      	ldr	r3, [r4, #16]
 8006562:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8006566:	f040 8082 	bne.w	800666e <HAL_DMA_Init+0x21e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800656a:	6963      	ldr	r3, [r4, #20]
 800656c:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8006570:	d003      	beq.n	800657a <HAL_DMA_Init+0x12a>
 8006572:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006576:	f040 80a9 	bne.w	80066cc <HAL_DMA_Init+0x27c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 800657a:	69a3      	ldr	r3, [r4, #24]
 800657c:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 8006580:	d003      	beq.n	800658a <HAL_DMA_Init+0x13a>
 8006582:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006586:	f040 80ab 	bne.w	80066e0 <HAL_DMA_Init+0x290>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800658a:	69e3      	ldr	r3, [r4, #28]
 800658c:	f033 0220 	bics.w	r2, r3, #32
 8006590:	d003      	beq.n	800659a <HAL_DMA_Init+0x14a>
 8006592:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006596:	f040 80ad 	bne.w	80066f4 <HAL_DMA_Init+0x2a4>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800659a:	6a23      	ldr	r3, [r4, #32]
 800659c:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 80065a0:	f040 80b1 	bne.w	8006706 <HAL_DMA_Init+0x2b6>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 80065a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065a6:	f033 0204 	bics.w	r2, r3, #4
 80065aa:	d174      	bne.n	8006696 <HAL_DMA_Init+0x246>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d14c      	bne.n	800664a <HAL_DMA_Init+0x1fa>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80065b0:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80065b2:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 80065b4:	2100      	movs	r1, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 80065b6:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80065ba:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 80065bc:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80065c0:	f022 0201 	bic.w	r2, r2, #1
 80065c4:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80065c6:	e005      	b.n	80065d4 <HAL_DMA_Init+0x184>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80065c8:	f7fe fff6 	bl	80055b8 <HAL_GetTick>
 80065cc:	1b40      	subs	r0, r0, r5
 80065ce:	2805      	cmp	r0, #5
 80065d0:	d869      	bhi.n	80066a6 <HAL_DMA_Init+0x256>
 80065d2:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	07d1      	lsls	r1, r2, #31
 80065d8:	d4f6      	bmi.n	80065c8 <HAL_DMA_Init+0x178>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80065da:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 80065de:	68e1      	ldr	r1, [r4, #12]
 80065e0:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CR;
 80065e2:	681f      	ldr	r7, [r3, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065e4:	e9d4 0504 	ldrd	r0, r5, [r4, #16]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80065e8:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065ea:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;
 80065ec:	6a20      	ldr	r0, [r4, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065ee:	e9d4 6106 	ldrd	r6, r1, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065f2:	432a      	orrs	r2, r5
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80065f4:	4d5c      	ldr	r5, [pc, #368]	; (8006768 <HAL_DMA_Init+0x318>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065f6:	4332      	orrs	r2, r6
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80065f8:	403d      	ands	r5, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065fa:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80065fc:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hdma->Init.Mode                | hdma->Init.Priority;
 80065fe:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006600:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006602:	ea42 0205 	orr.w	r2, r2, r5
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006606:	f000 8083 	beq.w	8006710 <HAL_DMA_Init+0x2c0>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800660a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800660c:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800660e:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006612:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006614:	b2da      	uxtb	r2, r3
 8006616:	4d55      	ldr	r5, [pc, #340]	; (800676c <HAL_DMA_Init+0x31c>)
  hdma->Instance->FCR = tmp;
 8006618:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800661a:	3a10      	subs	r2, #16
 800661c:	4954      	ldr	r1, [pc, #336]	; (8006770 <HAL_DMA_Init+0x320>)
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800661e:	4855      	ldr	r0, [pc, #340]	; (8006774 <HAL_DMA_Init+0x324>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006620:	fba5 5202 	umull	r5, r2, r5, r2
 8006624:	4019      	ands	r1, r3
  hdma->State = HAL_DMA_STATE_READY;
 8006626:	2501      	movs	r5, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006628:	0913      	lsrs	r3, r2, #4
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800662a:	2200      	movs	r2, #0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800662c:	5cc0      	ldrb	r0, [r0, r3]
  
  if (stream_number > 3U)
 800662e:	2b03      	cmp	r3, #3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006630:	f04f 033f 	mov.w	r3, #63	; 0x3f
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006634:	bf88      	it	hi
 8006636:	3104      	addhi	r1, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006638:	65e0      	str	r0, [r4, #92]	; 0x5c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800663a:	4083      	lsls	r3, r0
  return HAL_OK;
 800663c:	4610      	mov	r0, r2
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800663e:	65a1      	str	r1, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006640:	608b      	str	r3, [r1, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006642:	6562      	str	r2, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8006644:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 8006648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 800664a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800664c:	2b03      	cmp	r3, #3
 800664e:	f200 8095 	bhi.w	800677c <HAL_DMA_Init+0x32c>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8006652:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006654:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 8006658:	f040 8095 	bne.w	8006786 <HAL_DMA_Init+0x336>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 800665c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800665e:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 8006662:	d0a5      	beq.n	80065b0 <HAL_DMA_Init+0x160>
 8006664:	21c9      	movs	r1, #201	; 0xc9
 8006666:	4844      	ldr	r0, [pc, #272]	; (8006778 <HAL_DMA_Init+0x328>)
 8006668:	f7fc fbe0 	bl	8002e2c <assert_failed>
 800666c:	e7a0      	b.n	80065b0 <HAL_DMA_Init+0x160>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800666e:	21bd      	movs	r1, #189	; 0xbd
 8006670:	4841      	ldr	r0, [pc, #260]	; (8006778 <HAL_DMA_Init+0x328>)
 8006672:	f7fc fbdb 	bl	8002e2c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8006676:	6963      	ldr	r3, [r4, #20]
 8006678:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 800667c:	f47f af79 	bne.w	8006572 <HAL_DMA_Init+0x122>
 8006680:	e77b      	b.n	800657a <HAL_DMA_Init+0x12a>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8006682:	21bc      	movs	r1, #188	; 0xbc
 8006684:	483c      	ldr	r0, [pc, #240]	; (8006778 <HAL_DMA_Init+0x328>)
 8006686:	f7fc fbd1 	bl	8002e2c <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800668a:	6923      	ldr	r3, [r4, #16]
 800668c:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8006690:	f43f af6b 	beq.w	800656a <HAL_DMA_Init+0x11a>
 8006694:	e7eb      	b.n	800666e <HAL_DMA_Init+0x21e>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8006696:	21c2      	movs	r1, #194	; 0xc2
 8006698:	4837      	ldr	r0, [pc, #220]	; (8006778 <HAL_DMA_Init+0x328>)
 800669a:	f7fc fbc7 	bl	8002e2c <assert_failed>
 800669e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d085      	beq.n	80065b0 <HAL_DMA_Init+0x160>
 80066a4:	e7d1      	b.n	800664a <HAL_DMA_Init+0x1fa>
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80066a8:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 80066aa:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80066ac:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80066ae:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80066b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80066b4:	2001      	movs	r0, #1
}
 80066b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80066b8:	21bb      	movs	r1, #187	; 0xbb
 80066ba:	482f      	ldr	r0, [pc, #188]	; (8006778 <HAL_DMA_Init+0x328>)
 80066bc:	f7fc fbb6 	bl	8002e2c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80066c0:	68e3      	ldr	r3, [r4, #12]
 80066c2:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 80066c6:	f43f af4b 	beq.w	8006560 <HAL_DMA_Init+0x110>
 80066ca:	e7da      	b.n	8006682 <HAL_DMA_Init+0x232>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80066cc:	21be      	movs	r1, #190	; 0xbe
 80066ce:	482a      	ldr	r0, [pc, #168]	; (8006778 <HAL_DMA_Init+0x328>)
 80066d0:	f7fc fbac 	bl	8002e2c <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80066d4:	69a3      	ldr	r3, [r4, #24]
 80066d6:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 80066da:	f47f af52 	bne.w	8006582 <HAL_DMA_Init+0x132>
 80066de:	e754      	b.n	800658a <HAL_DMA_Init+0x13a>
 80066e0:	21bf      	movs	r1, #191	; 0xbf
 80066e2:	4825      	ldr	r0, [pc, #148]	; (8006778 <HAL_DMA_Init+0x328>)
 80066e4:	f7fc fba2 	bl	8002e2c <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80066e8:	69e3      	ldr	r3, [r4, #28]
 80066ea:	f033 0220 	bics.w	r2, r3, #32
 80066ee:	f47f af50 	bne.w	8006592 <HAL_DMA_Init+0x142>
 80066f2:	e752      	b.n	800659a <HAL_DMA_Init+0x14a>
 80066f4:	21c0      	movs	r1, #192	; 0xc0
 80066f6:	4820      	ldr	r0, [pc, #128]	; (8006778 <HAL_DMA_Init+0x328>)
 80066f8:	f7fc fb98 	bl	8002e2c <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80066fc:	6a23      	ldr	r3, [r4, #32]
 80066fe:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8006702:	f43f af4f 	beq.w	80065a4 <HAL_DMA_Init+0x154>
 8006706:	21c1      	movs	r1, #193	; 0xc1
 8006708:	481b      	ldr	r0, [pc, #108]	; (8006778 <HAL_DMA_Init+0x328>)
 800670a:	f7fc fb8f 	bl	8002e2c <assert_failed>
 800670e:	e749      	b.n	80065a4 <HAL_DMA_Init+0x154>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006710:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8006714:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006716:	ea45 0001 	orr.w	r0, r5, r1
    tmp |= hdma->Init.FIFOThreshold;
 800671a:	f047 0104 	orr.w	r1, r7, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800671e:	4302      	orrs	r2, r0
  hdma->Instance->CR = tmp;  
 8006720:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8006722:	695a      	ldr	r2, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006724:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 8006728:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800672a:	2d00      	cmp	r5, #0
 800672c:	f43f af72 	beq.w	8006614 <HAL_DMA_Init+0x1c4>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006730:	b376      	cbz	r6, 8006790 <HAL_DMA_Init+0x340>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006732:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8006736:	d041      	beq.n	80067bc <HAL_DMA_Init+0x36c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006738:	2f02      	cmp	r7, #2
 800673a:	d905      	bls.n	8006748 <HAL_DMA_Init+0x2f8>
 800673c:	2f03      	cmp	r7, #3
 800673e:	f47f af69 	bne.w	8006614 <HAL_DMA_Init+0x1c4>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006742:	01ea      	lsls	r2, r5, #7
 8006744:	f57f af66 	bpl.w	8006614 <HAL_DMA_Init+0x1c4>
        hdma->State = HAL_DMA_STATE_READY;
 8006748:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800674a:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 800674c:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800674e:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8006750:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8006754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006756:	bf00      	nop
 8006758:	40026010 	.word	0x40026010
 800675c:	40026028 	.word	0x40026028
 8006760:	40026040 	.word	0x40026040
 8006764:	400264b8 	.word	0x400264b8
 8006768:	e010803f 	.word	0xe010803f
 800676c:	aaaaaaab 	.word	0xaaaaaaab
 8006770:	fffffc00 	.word	0xfffffc00
 8006774:	080266cc 	.word	0x080266cc
 8006778:	08026694 	.word	0x08026694
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 800677c:	21c7      	movs	r1, #199	; 0xc7
 800677e:	4816      	ldr	r0, [pc, #88]	; (80067d8 <HAL_DMA_Init+0x388>)
 8006780:	f7fc fb54 	bl	8002e2c <assert_failed>
 8006784:	e765      	b.n	8006652 <HAL_DMA_Init+0x202>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8006786:	21c8      	movs	r1, #200	; 0xc8
 8006788:	4813      	ldr	r0, [pc, #76]	; (80067d8 <HAL_DMA_Init+0x388>)
 800678a:	f7fc fb4f 	bl	8002e2c <assert_failed>
 800678e:	e765      	b.n	800665c <HAL_DMA_Init+0x20c>
    switch (tmp)
 8006790:	2f01      	cmp	r7, #1
 8006792:	d00e      	beq.n	80067b2 <HAL_DMA_Init+0x362>
 8006794:	d3d5      	bcc.n	8006742 <HAL_DMA_Init+0x2f2>
 8006796:	2f02      	cmp	r7, #2
 8006798:	f47f af3c 	bne.w	8006614 <HAL_DMA_Init+0x1c4>
 800679c:	e7d1      	b.n	8006742 <HAL_DMA_Init+0x2f2>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800679e:	21b9      	movs	r1, #185	; 0xb9
 80067a0:	480d      	ldr	r0, [pc, #52]	; (80067d8 <HAL_DMA_Init+0x388>)
 80067a2:	f7fc fb43 	bl	8002e2c <assert_failed>
 80067a6:	e6ba      	b.n	800651e <HAL_DMA_Init+0xce>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 80067a8:	21ba      	movs	r1, #186	; 0xba
 80067aa:	480b      	ldr	r0, [pc, #44]	; (80067d8 <HAL_DMA_Init+0x388>)
 80067ac:	f7fc fb3e 	bl	8002e2c <assert_failed>
 80067b0:	e6ca      	b.n	8006548 <HAL_DMA_Init+0xf8>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80067b2:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80067b6:	f47f af2d 	bne.w	8006614 <HAL_DMA_Init+0x1c4>
 80067ba:	e7c5      	b.n	8006748 <HAL_DMA_Init+0x2f8>
    switch (tmp)
 80067bc:	2f03      	cmp	r7, #3
 80067be:	f63f af29 	bhi.w	8006614 <HAL_DMA_Init+0x1c4>
 80067c2:	a201      	add	r2, pc, #4	; (adr r2, 80067c8 <HAL_DMA_Init+0x378>)
 80067c4:	f852 f027 	ldr.w	pc, [r2, r7, lsl #2]
 80067c8:	08006749 	.word	0x08006749
 80067cc:	08006743 	.word	0x08006743
 80067d0:	08006749 	.word	0x08006749
 80067d4:	080067b3 	.word	0x080067b3
 80067d8:	08026694 	.word	0x08026694

080067dc <HAL_DMA_DeInit>:
  if(hdma == NULL)
 80067dc:	2800      	cmp	r0, #0
 80067de:	f000 8094 	beq.w	800690a <HAL_DMA_DeInit+0x12e>
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80067e2:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	2b02      	cmp	r3, #2
 80067ea:	f000 8090 	beq.w	800690e <HAL_DMA_DeInit+0x132>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 80067ee:	6802      	ldr	r2, [r0, #0]
 80067f0:	4b4b      	ldr	r3, [pc, #300]	; (8006920 <HAL_DMA_DeInit+0x144>)
 80067f2:	494c      	ldr	r1, [pc, #304]	; (8006924 <HAL_DMA_DeInit+0x148>)
{
 80067f4:	b570      	push	{r4, r5, r6, lr}
 80067f6:	4604      	mov	r4, r0
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 80067f8:	484b      	ldr	r0, [pc, #300]	; (8006928 <HAL_DMA_DeInit+0x14c>)
 80067fa:	4d4c      	ldr	r5, [pc, #304]	; (800692c <HAL_DMA_DeInit+0x150>)
 80067fc:	429a      	cmp	r2, r3
 80067fe:	bf18      	it	ne
 8006800:	4282      	cmpne	r2, r0
 8006802:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8006806:	bf14      	ite	ne
 8006808:	2301      	movne	r3, #1
 800680a:	2300      	moveq	r3, #0
 800680c:	428a      	cmp	r2, r1
 800680e:	bf0c      	ite	eq
 8006810:	2300      	moveq	r3, #0
 8006812:	f003 0301 	andne.w	r3, r3, #1
 8006816:	3148      	adds	r1, #72	; 0x48
 8006818:	42aa      	cmp	r2, r5
 800681a:	bf0c      	ite	eq
 800681c:	2300      	moveq	r3, #0
 800681e:	f003 0301 	andne.w	r3, r3, #1
 8006822:	3548      	adds	r5, #72	; 0x48
 8006824:	4282      	cmp	r2, r0
 8006826:	bf0c      	ite	eq
 8006828:	2300      	moveq	r3, #0
 800682a:	f003 0301 	andne.w	r3, r3, #1
 800682e:	3048      	adds	r0, #72	; 0x48
 8006830:	428a      	cmp	r2, r1
 8006832:	bf0c      	ite	eq
 8006834:	2300      	moveq	r3, #0
 8006836:	f003 0301 	andne.w	r3, r3, #1
 800683a:	f501 7162 	add.w	r1, r1, #904	; 0x388
 800683e:	42aa      	cmp	r2, r5
 8006840:	bf0c      	ite	eq
 8006842:	2300      	moveq	r3, #0
 8006844:	f003 0301 	andne.w	r3, r3, #1
 8006848:	f505 7562 	add.w	r5, r5, #904	; 0x388
 800684c:	4282      	cmp	r2, r0
 800684e:	bf0c      	ite	eq
 8006850:	2300      	moveq	r3, #0
 8006852:	f003 0301 	andne.w	r3, r3, #1
 8006856:	f500 7062 	add.w	r0, r0, #904	; 0x388
 800685a:	428a      	cmp	r2, r1
 800685c:	bf0c      	ite	eq
 800685e:	2300      	moveq	r3, #0
 8006860:	f003 0301 	andne.w	r3, r3, #1
 8006864:	3148      	adds	r1, #72	; 0x48
 8006866:	42aa      	cmp	r2, r5
 8006868:	bf0c      	ite	eq
 800686a:	2300      	moveq	r3, #0
 800686c:	f003 0301 	andne.w	r3, r3, #1
 8006870:	3548      	adds	r5, #72	; 0x48
 8006872:	4282      	cmp	r2, r0
 8006874:	bf0c      	ite	eq
 8006876:	2300      	moveq	r3, #0
 8006878:	f003 0301 	andne.w	r3, r3, #1
 800687c:	3048      	adds	r0, #72	; 0x48
 800687e:	428a      	cmp	r2, r1
 8006880:	bf0c      	ite	eq
 8006882:	2300      	moveq	r3, #0
 8006884:	f003 0301 	andne.w	r3, r3, #1
 8006888:	3148      	adds	r1, #72	; 0x48
 800688a:	42aa      	cmp	r2, r5
 800688c:	bf0c      	ite	eq
 800688e:	2300      	moveq	r3, #0
 8006890:	f003 0301 	andne.w	r3, r3, #1
 8006894:	4282      	cmp	r2, r0
 8006896:	bf0c      	ite	eq
 8006898:	2300      	moveq	r3, #0
 800689a:	f003 0301 	andne.w	r3, r3, #1
 800689e:	428a      	cmp	r2, r1
 80068a0:	bf0c      	ite	eq
 80068a2:	2300      	moveq	r3, #0
 80068a4:	f003 0301 	andne.w	r3, r3, #1
 80068a8:	b113      	cbz	r3, 80068b0 <HAL_DMA_DeInit+0xd4>
 80068aa:	4b21      	ldr	r3, [pc, #132]	; (8006930 <HAL_DMA_DeInit+0x154>)
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d130      	bne.n	8006912 <HAL_DMA_DeInit+0x136>
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80068b0:	b2d3      	uxtb	r3, r2
  __HAL_DMA_DISABLE(hdma);
 80068b2:	6811      	ldr	r1, [r2, #0]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80068b4:	4d1f      	ldr	r5, [pc, #124]	; (8006934 <HAL_DMA_DeInit+0x158>)
  hdma->Instance->CR   = 0U;
 80068b6:	2000      	movs	r0, #0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80068b8:	3b10      	subs	r3, #16
  __HAL_DMA_DISABLE(hdma);
 80068ba:	f021 0101 	bic.w	r1, r1, #1
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80068be:	2621      	movs	r6, #33	; 0x21
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80068c0:	fba5 5303 	umull	r5, r3, r5, r3
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80068c4:	4d1c      	ldr	r5, [pc, #112]	; (8006938 <HAL_DMA_DeInit+0x15c>)
  __HAL_DMA_DISABLE(hdma);
 80068c6:	6011      	str	r1, [r2, #0]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80068c8:	091b      	lsrs	r3, r3, #4
 80068ca:	491c      	ldr	r1, [pc, #112]	; (800693c <HAL_DMA_DeInit+0x160>)
  hdma->Instance->CR   = 0U;
 80068cc:	6010      	str	r0, [r2, #0]
 80068ce:	4011      	ands	r1, r2
  hdma->Instance->NDTR = 0U;
 80068d0:	6050      	str	r0, [r2, #4]
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80068d2:	5ced      	ldrb	r5, [r5, r3]
  if (stream_number > 3U)
 80068d4:	2b03      	cmp	r3, #3
  hdma->Instance->PAR  = 0U;
 80068d6:	6090      	str	r0, [r2, #8]
  hdma->XferCpltCallback = NULL;
 80068d8:	f04f 0300 	mov.w	r3, #0
  hdma->Instance->M0AR = 0U;
 80068dc:	60d0      	str	r0, [r2, #12]
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80068de:	bf88      	it	hi
 80068e0:	3104      	addhi	r1, #4
  hdma->Instance->M1AR = 0U;
 80068e2:	6110      	str	r0, [r2, #16]
  return HAL_OK;
 80068e4:	4618      	mov	r0, r3
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80068e6:	6156      	str	r6, [r2, #20]
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068e8:	223f      	movs	r2, #63	; 0x3f
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80068ea:	65e5      	str	r5, [r4, #92]	; 0x5c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068ec:	40aa      	lsls	r2, r5
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80068ee:	65a1      	str	r1, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068f0:	608a      	str	r2, [r1, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80068f2:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 80068f4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 80068f8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  hdma->XferHalfCpltCallback = NULL;
 80068fc:	e9c4 330f 	strd	r3, r3, [r4, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 8006900:	e9c4 3311 	strd	r3, r3, [r4, #68]	; 0x44
  hdma->XferAbortCallback = NULL;  
 8006904:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
}
 8006908:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800690a:	2001      	movs	r0, #1
 800690c:	4770      	bx	lr
    return HAL_BUSY;
 800690e:	4618      	mov	r0, r3
}
 8006910:	4770      	bx	lr
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8006912:	f240 1149 	movw	r1, #329	; 0x149
 8006916:	480a      	ldr	r0, [pc, #40]	; (8006940 <HAL_DMA_DeInit+0x164>)
 8006918:	f7fc fa88 	bl	8002e2c <assert_failed>
 800691c:	6822      	ldr	r2, [r4, #0]
 800691e:	e7c7      	b.n	80068b0 <HAL_DMA_DeInit+0xd4>
 8006920:	40026010 	.word	0x40026010
 8006924:	40026040 	.word	0x40026040
 8006928:	40026028 	.word	0x40026028
 800692c:	40026058 	.word	0x40026058
 8006930:	400264b8 	.word	0x400264b8
 8006934:	aaaaaaab 	.word	0xaaaaaaab
 8006938:	080266cc 	.word	0x080266cc
 800693c:	fffffc00 	.word	0xfffffc00
 8006940:	08026694 	.word	0x08026694

08006944 <HAL_DMA_Start_IT>:
{
 8006944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006948:	461d      	mov	r5, r3
 800694a:	460f      	mov	r7, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800694c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
{
 8006950:	4604      	mov	r4, r0
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8006952:	1e69      	subs	r1, r5, #1
{
 8006954:	4690      	mov	r8, r2
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006956:	6d86      	ldr	r6, [r0, #88]	; 0x58
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8006958:	4299      	cmp	r1, r3
 800695a:	d83a      	bhi.n	80069d2 <HAL_DMA_Start_IT+0x8e>
  __HAL_LOCK(hdma);
 800695c:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8006960:	2b01      	cmp	r3, #1
 8006962:	d03f      	beq.n	80069e4 <HAL_DMA_Start_IT+0xa0>
 8006964:	2201      	movs	r2, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8006966:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800696a:	4293      	cmp	r3, r2
  __HAL_LOCK(hdma);
 800696c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8006970:	d129      	bne.n	80069c6 <HAL_DMA_Start_IT+0x82>
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006972:	6821      	ldr	r1, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8006974:	2202      	movs	r2, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006976:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8006978:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800697c:	6563      	str	r3, [r4, #84]	; 0x54
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800697e:	68a2      	ldr	r2, [r4, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006980:	680b      	ldr	r3, [r1, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006982:	2a40      	cmp	r2, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006984:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006988:	600b      	str	r3, [r1, #0]
  hdma->Instance->NDTR = DataLength;
 800698a:	604d      	str	r5, [r1, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800698c:	d02d      	beq.n	80069ea <HAL_DMA_Start_IT+0xa6>
    hdma->Instance->PAR = SrcAddress;
 800698e:	608f      	str	r7, [r1, #8]
    hdma->Instance->M0AR = DstAddress;
 8006990:	f8c1 800c 	str.w	r8, [r1, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006994:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8006996:	233f      	movs	r3, #63	; 0x3f
    if(hdma->XferHalfCpltCallback != NULL)
 8006998:	6c22      	ldr	r2, [r4, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800699a:	4083      	lsls	r3, r0
 800699c:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800699e:	680b      	ldr	r3, [r1, #0]
 80069a0:	f043 0316 	orr.w	r3, r3, #22
 80069a4:	600b      	str	r3, [r1, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80069a6:	694b      	ldr	r3, [r1, #20]
 80069a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069ac:	614b      	str	r3, [r1, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 80069ae:	b11a      	cbz	r2, 80069b8 <HAL_DMA_Start_IT+0x74>
      hdma->Instance->CR  |= DMA_IT_HT;
 80069b0:	680b      	ldr	r3, [r1, #0]
 80069b2:	f043 0308 	orr.w	r3, r3, #8
 80069b6:	600b      	str	r3, [r1, #0]
    __HAL_DMA_ENABLE(hdma);
 80069b8:	680b      	ldr	r3, [r1, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069ba:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80069bc:	f043 0301 	orr.w	r3, r3, #1
 80069c0:	600b      	str	r3, [r1, #0]
}
 80069c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_UNLOCK(hdma);	  
 80069c6:	2300      	movs	r3, #0
    status = HAL_BUSY;
 80069c8:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 80069ca:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 80069ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80069d2:	f240 11cd 	movw	r1, #461	; 0x1cd
 80069d6:	4807      	ldr	r0, [pc, #28]	; (80069f4 <HAL_DMA_Start_IT+0xb0>)
 80069d8:	f7fc fa28 	bl	8002e2c <assert_failed>
  __HAL_LOCK(hdma);
 80069dc:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d1bf      	bne.n	8006964 <HAL_DMA_Start_IT+0x20>
 80069e4:	2002      	movs	r0, #2
}
 80069e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hdma->Instance->PAR = DstAddress;
 80069ea:	f8c1 8008 	str.w	r8, [r1, #8]
    hdma->Instance->M0AR = SrcAddress;
 80069ee:	60cf      	str	r7, [r1, #12]
 80069f0:	e7d0      	b.n	8006994 <HAL_DMA_Start_IT+0x50>
 80069f2:	bf00      	nop
 80069f4:	08026694 	.word	0x08026694

080069f8 <HAL_DMA_Abort>:
{
 80069f8:	b570      	push	{r4, r5, r6, lr}
 80069fa:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80069fc:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 80069fe:	f7fe fddb 	bl	80055b8 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a02:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8006a06:	2b02      	cmp	r3, #2
 8006a08:	d006      	beq.n	8006a18 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a0a:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8006a0c:	2300      	movs	r3, #0
    return HAL_ERROR;
 8006a0e:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a10:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8006a12:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8006a16:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a18:	6823      	ldr	r3, [r4, #0]
 8006a1a:	4605      	mov	r5, r0
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a1c:	6c21      	ldr	r1, [r4, #64]	; 0x40
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	f022 0216 	bic.w	r2, r2, #22
 8006a24:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006a26:	695a      	ldr	r2, [r3, #20]
 8006a28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a2c:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a2e:	b339      	cbz	r1, 8006a80 <HAL_DMA_Abort+0x88>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006a30:	681a      	ldr	r2, [r3, #0]
 8006a32:	f022 0208 	bic.w	r2, r2, #8
 8006a36:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	f022 0201 	bic.w	r2, r2, #1
 8006a3e:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a40:	e005      	b.n	8006a4e <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006a42:	f7fe fdb9 	bl	80055b8 <HAL_GetTick>
 8006a46:	1b40      	subs	r0, r0, r5
 8006a48:	2805      	cmp	r0, #5
 8006a4a:	d80f      	bhi.n	8006a6c <HAL_DMA_Abort+0x74>
 8006a4c:	6823      	ldr	r3, [r4, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f013 0301 	ands.w	r3, r3, #1
 8006a54:	d1f5      	bne.n	8006a42 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006a56:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006a58:	223f      	movs	r2, #63	; 0x3f
  return HAL_OK;
 8006a5a:	4618      	mov	r0, r3
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006a5c:	408a      	lsls	r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 8006a5e:	2101      	movs	r1, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006a60:	60b2      	str	r2, [r6, #8]
    __HAL_UNLOCK(hdma);
 8006a62:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8006a66:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
}
 8006a6a:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006a6c:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006a6e:	2120      	movs	r1, #32
        __HAL_UNLOCK(hdma);
 8006a70:	2200      	movs	r2, #0
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006a72:	6561      	str	r1, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8006a74:	4618      	mov	r0, r3
        __HAL_UNLOCK(hdma);
 8006a76:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006a7a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8006a7e:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a80:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8006a82:	2a00      	cmp	r2, #0
 8006a84:	d1d4      	bne.n	8006a30 <HAL_DMA_Abort+0x38>
 8006a86:	e7d7      	b.n	8006a38 <HAL_DMA_Abort+0x40>

08006a88 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a88:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
{
 8006a8c:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a8e:	2a02      	cmp	r2, #2
 8006a90:	d003      	beq.n	8006a9a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a92:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8006a94:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a96:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006a98:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8006a9a:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8006a9c:	2105      	movs	r1, #5
  return HAL_OK;
 8006a9e:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_ABORT;
 8006aa0:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8006aa4:	6813      	ldr	r3, [r2, #0]
 8006aa6:	f023 0301 	bic.w	r3, r3, #1
 8006aaa:	6013      	str	r3, [r2, #0]
}
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop

08006ab0 <HAL_DMA_IRQHandler>:
{
 8006ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ab2:	4604      	mov	r4, r0
 8006ab4:	b083      	sub	sp, #12
  __IO uint32_t count = 0;
 8006ab6:	2000      	movs	r0, #0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006ab8:	2208      	movs	r2, #8
  uint32_t timeout = SystemCoreClock / 9600;
 8006aba:	4966      	ldr	r1, [pc, #408]	; (8006c54 <HAL_DMA_IRQHandler+0x1a4>)
  __IO uint32_t count = 0;
 8006abc:	9001      	str	r0, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;
 8006abe:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006ac0:	e9d4 7316 	ldrd	r7, r3, [r4, #88]	; 0x58
 8006ac4:	409a      	lsls	r2, r3
  tmpisr = regs->ISR;
 8006ac6:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006ac8:	422a      	tst	r2, r5
 8006aca:	d003      	beq.n	8006ad4 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006acc:	6821      	ldr	r1, [r4, #0]
 8006ace:	6808      	ldr	r0, [r1, #0]
 8006ad0:	0740      	lsls	r0, r0, #29
 8006ad2:	d459      	bmi.n	8006b88 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	409a      	lsls	r2, r3
 8006ad8:	422a      	tst	r2, r5
 8006ada:	d003      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006adc:	6821      	ldr	r1, [r4, #0]
 8006ade:	6949      	ldr	r1, [r1, #20]
 8006ae0:	0608      	lsls	r0, r1, #24
 8006ae2:	d474      	bmi.n	8006bce <HAL_DMA_IRQHandler+0x11e>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006ae4:	2204      	movs	r2, #4
 8006ae6:	409a      	lsls	r2, r3
 8006ae8:	422a      	tst	r2, r5
 8006aea:	d003      	beq.n	8006af4 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006aec:	6821      	ldr	r1, [r4, #0]
 8006aee:	6809      	ldr	r1, [r1, #0]
 8006af0:	0789      	lsls	r1, r1, #30
 8006af2:	d466      	bmi.n	8006bc2 <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006af4:	2210      	movs	r2, #16
 8006af6:	409a      	lsls	r2, r3
 8006af8:	422a      	tst	r2, r5
 8006afa:	d003      	beq.n	8006b04 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006afc:	6821      	ldr	r1, [r4, #0]
 8006afe:	6808      	ldr	r0, [r1, #0]
 8006b00:	0700      	lsls	r0, r0, #28
 8006b02:	d44b      	bmi.n	8006b9c <HAL_DMA_IRQHandler+0xec>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006b04:	2220      	movs	r2, #32
 8006b06:	409a      	lsls	r2, r3
 8006b08:	422a      	tst	r2, r5
 8006b0a:	d014      	beq.n	8006b36 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006b0c:	6821      	ldr	r1, [r4, #0]
 8006b0e:	6808      	ldr	r0, [r1, #0]
 8006b10:	06c0      	lsls	r0, r0, #27
 8006b12:	d510      	bpl.n	8006b36 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006b14:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006b16:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8006b1a:	2a05      	cmp	r2, #5
 8006b1c:	d063      	beq.n	8006be6 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006b1e:	680b      	ldr	r3, [r1, #0]
 8006b20:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006b24:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006b26:	d07e      	beq.n	8006c26 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006b28:	0319      	lsls	r1, r3, #12
 8006b2a:	f140 8089 	bpl.w	8006c40 <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 8006b2e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006b30:	b10b      	cbz	r3, 8006b36 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 8006b32:	4620      	mov	r0, r4
 8006b34:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006b36:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006b38:	b323      	cbz	r3, 8006b84 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006b3a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006b3c:	07da      	lsls	r2, r3, #31
 8006b3e:	d51a      	bpl.n	8006b76 <HAL_DMA_IRQHandler+0xc6>
      __HAL_DMA_DISABLE(hdma);
 8006b40:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8006b42:	2105      	movs	r1, #5
  uint32_t timeout = SystemCoreClock / 9600;
 8006b44:	4b44      	ldr	r3, [pc, #272]	; (8006c58 <HAL_DMA_IRQHandler+0x1a8>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8006b46:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  uint32_t timeout = SystemCoreClock / 9600;
 8006b4a:	fba3 3606 	umull	r3, r6, r3, r6
      __HAL_DMA_DISABLE(hdma);
 8006b4e:	6813      	ldr	r3, [r2, #0]
 8006b50:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600;
 8006b54:	0ab6      	lsrs	r6, r6, #10
      __HAL_DMA_DISABLE(hdma);
 8006b56:	6013      	str	r3, [r2, #0]
 8006b58:	e002      	b.n	8006b60 <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006b5a:	6813      	ldr	r3, [r2, #0]
 8006b5c:	07db      	lsls	r3, r3, #31
 8006b5e:	d504      	bpl.n	8006b6a <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 8006b60:	9b01      	ldr	r3, [sp, #4]
 8006b62:	3301      	adds	r3, #1
 8006b64:	42b3      	cmp	r3, r6
 8006b66:	9301      	str	r3, [sp, #4]
 8006b68:	d9f7      	bls.n	8006b5a <HAL_DMA_IRQHandler+0xaa>
      __HAL_UNLOCK(hdma);
 8006b6a:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 8006b6c:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8006b6e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8006b72:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8006b76:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006b78:	b123      	cbz	r3, 8006b84 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 8006b7a:	4620      	mov	r0, r4
}
 8006b7c:	b003      	add	sp, #12
 8006b7e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8006b82:	4718      	bx	r3
}
 8006b84:	b003      	add	sp, #12
 8006b86:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006b88:	6808      	ldr	r0, [r1, #0]
 8006b8a:	f020 0004 	bic.w	r0, r0, #4
 8006b8e:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006b90:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006b92:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006b94:	f042 0201 	orr.w	r2, r2, #1
 8006b98:	6562      	str	r2, [r4, #84]	; 0x54
 8006b9a:	e79b      	b.n	8006ad4 <HAL_DMA_IRQHandler+0x24>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006b9c:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006b9e:	680a      	ldr	r2, [r1, #0]
 8006ba0:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006ba4:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006ba6:	d118      	bne.n	8006bda <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006ba8:	05d2      	lsls	r2, r2, #23
 8006baa:	d403      	bmi.n	8006bb4 <HAL_DMA_IRQHandler+0x104>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006bac:	680a      	ldr	r2, [r1, #0]
 8006bae:	f022 0208 	bic.w	r2, r2, #8
 8006bb2:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8006bb4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8006bb6:	2a00      	cmp	r2, #0
 8006bb8:	d0a4      	beq.n	8006b04 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8006bba:	4620      	mov	r0, r4
 8006bbc:	4790      	blx	r2
 8006bbe:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006bc0:	e7a0      	b.n	8006b04 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006bc2:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006bc4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006bc6:	f042 0204 	orr.w	r2, r2, #4
 8006bca:	6562      	str	r2, [r4, #84]	; 0x54
 8006bcc:	e792      	b.n	8006af4 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006bce:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006bd0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006bd2:	f042 0202 	orr.w	r2, r2, #2
 8006bd6:	6562      	str	r2, [r4, #84]	; 0x54
 8006bd8:	e784      	b.n	8006ae4 <HAL_DMA_IRQHandler+0x34>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006bda:	0311      	lsls	r1, r2, #12
 8006bdc:	d5ea      	bpl.n	8006bb4 <HAL_DMA_IRQHandler+0x104>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006bde:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8006be0:	2a00      	cmp	r2, #0
 8006be2:	d1ea      	bne.n	8006bba <HAL_DMA_IRQHandler+0x10a>
 8006be4:	e78e      	b.n	8006b04 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006be6:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006be8:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006bea:	f022 0216 	bic.w	r2, r2, #22
 8006bee:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006bf0:	694a      	ldr	r2, [r1, #20]
 8006bf2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006bf6:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006bf8:	b338      	cbz	r0, 8006c4a <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006bfa:	680a      	ldr	r2, [r1, #0]
 8006bfc:	f022 0208 	bic.w	r2, r2, #8
 8006c00:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c02:	223f      	movs	r2, #63	; 0x3f
        __HAL_UNLOCK(hdma);
 8006c04:	2000      	movs	r0, #0
        hdma->State = HAL_DMA_STATE_READY;
 8006c06:	2101      	movs	r1, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c08:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8006c0c:	6d22      	ldr	r2, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c0e:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8006c10:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8006c14:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8006c18:	2a00      	cmp	r2, #0
 8006c1a:	d0b3      	beq.n	8006b84 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 8006c1c:	4620      	mov	r0, r4
}
 8006c1e:	b003      	add	sp, #12
 8006c20:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 8006c24:	4710      	bx	r2
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006c26:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8006c2a:	d180      	bne.n	8006b2e <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006c2c:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8006c2e:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006c30:	f022 0210 	bic.w	r2, r2, #16
 8006c34:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8006c36:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8006c3a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 8006c3e:	e776      	b.n	8006b2e <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 8006c40:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	f47f af75 	bne.w	8006b32 <HAL_DMA_IRQHandler+0x82>
 8006c48:	e775      	b.n	8006b36 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006c4a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8006c4c:	2a00      	cmp	r2, #0
 8006c4e:	d1d4      	bne.n	8006bfa <HAL_DMA_IRQHandler+0x14a>
 8006c50:	e7d7      	b.n	8006c02 <HAL_DMA_IRQHandler+0x152>
 8006c52:	bf00      	nop
 8006c54:	20000244 	.word	0x20000244
 8006c58:	1b4e81b5 	.word	0x1b4e81b5

08006c5c <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8006c5c:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8006c5e:	4770      	bx	lr

08006c60 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8006c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c64:	9d08      	ldr	r5, [sp, #32]
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8006c66:	f64f 76fe 	movw	r6, #65534	; 0xfffe
{
 8006c6a:	460f      	mov	r7, r1
 8006c6c:	4604      	mov	r4, r0
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8006c6e:	1e69      	subs	r1, r5, #1
{
 8006c70:	4690      	mov	r8, r2
 8006c72:	4699      	mov	r9, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8006c74:	42b1      	cmp	r1, r6
 8006c76:	d861      	bhi.n	8006d3c <HAL_DMAEx_MultiBufferStart_IT+0xdc>
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006c78:	68a0      	ldr	r0, [r4, #8]
 8006c7a:	2880      	cmp	r0, #128	; 0x80
 8006c7c:	d065      	beq.n	8006d4a <HAL_DMAEx_MultiBufferStart_IT+0xea>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
    return HAL_ERROR;
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8006c7e:	f894 1034 	ldrb.w	r1, [r4, #52]	; 0x34
 8006c82:	2901      	cmp	r1, #1
 8006c84:	d07d      	beq.n	8006d82 <HAL_DMAEx_MultiBufferStart_IT+0x122>
 8006c86:	2201      	movs	r2, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006c88:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8006c8c:	4293      	cmp	r3, r2
  __HAL_LOCK(hdma);
 8006c8e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8006c92:	d14d      	bne.n	8006d30 <HAL_DMAEx_MultiBufferStart_IT+0xd0>
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8006c94:	6821      	ldr	r1, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c96:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8006c98:	2202      	movs	r2, #2
{
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006c9a:	2840      	cmp	r0, #64	; 0x40
    hdma->State = HAL_DMA_STATE_BUSY;
 8006c9c:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ca0:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8006ca2:	680b      	ldr	r3, [r1, #0]
 8006ca4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006ca8:	600b      	str	r3, [r1, #0]
    hdma->Instance->M1AR = SecondMemAddress;
 8006caa:	f8c1 9010 	str.w	r9, [r1, #16]
  hdma->Instance->NDTR = DataLength;
 8006cae:	604d      	str	r5, [r1, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006cb0:	d051      	beq.n	8006d56 <HAL_DMAEx_MultiBufferStart_IT+0xf6>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8006cb2:	608f      	str	r7, [r1, #8]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8006cb4:	f8c1 800c 	str.w	r8, [r1, #12]
 8006cb8:	4b91      	ldr	r3, [pc, #580]	; (8006f00 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 8006cba:	4a92      	ldr	r2, [pc, #584]	; (8006f04 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 8006cbc:	4d92      	ldr	r5, [pc, #584]	; (8006f08 <HAL_DMAEx_MultiBufferStart_IT+0x2a8>)
 8006cbe:	4299      	cmp	r1, r3
 8006cc0:	bf18      	it	ne
 8006cc2:	4291      	cmpne	r1, r2
 8006cc4:	4891      	ldr	r0, [pc, #580]	; (8006f0c <HAL_DMAEx_MultiBufferStart_IT+0x2ac>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006cc6:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 8006cca:	bf14      	ite	ne
 8006ccc:	2301      	movne	r3, #1
 8006cce:	2300      	moveq	r3, #0
 8006cd0:	42a9      	cmp	r1, r5
 8006cd2:	bf0c      	ite	eq
 8006cd4:	2300      	moveq	r3, #0
 8006cd6:	f003 0301 	andne.w	r3, r3, #1
 8006cda:	4281      	cmp	r1, r0
 8006cdc:	bf0c      	ite	eq
 8006cde:	2300      	moveq	r3, #0
 8006ce0:	f003 0301 	andne.w	r3, r3, #1
 8006ce4:	4291      	cmp	r1, r2
 8006ce6:	d93a      	bls.n	8006d5e <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d174      	bne.n	8006dd6 <HAL_DMAEx_MultiBufferStart_IT+0x176>
 8006cec:	4b88      	ldr	r3, [pc, #544]	; (8006f10 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006cee:	2020      	movs	r0, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006cf0:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006cf2:	2508      	movs	r5, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006cf4:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006cf6:	2004      	movs	r0, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006cf8:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006cfa:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006cfc:	60dd      	str	r5, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006cfe:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006d00:	4b83      	ldr	r3, [pc, #524]	; (8006f10 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006d02:	60da      	str	r2, [r3, #12]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006d04:	680b      	ldr	r3, [r1, #0]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006d06:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006d08:	f043 0316 	orr.w	r3, r3, #22
 8006d0c:	600b      	str	r3, [r1, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8006d0e:	694b      	ldr	r3, [r1, #20]
 8006d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d14:	614b      	str	r3, [r1, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006d16:	2a00      	cmp	r2, #0
 8006d18:	d036      	beq.n	8006d88 <HAL_DMAEx_MultiBufferStart_IT+0x128>
      hdma->Instance->CR  |= DMA_IT_HT;
 8006d1a:	680b      	ldr	r3, [r1, #0]
 8006d1c:	f043 0308 	orr.w	r3, r3, #8
 8006d20:	600b      	str	r3, [r1, #0]
    __HAL_DMA_ENABLE(hdma); 
 8006d22:	680b      	ldr	r3, [r1, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d24:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma); 
 8006d26:	f043 0301 	orr.w	r3, r3, #1
 8006d2a:	600b      	str	r3, [r1, #0]
}
 8006d2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_UNLOCK(hdma);	  
 8006d30:	2300      	movs	r3, #0
    status = HAL_BUSY;
 8006d32:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 8006d34:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8006d38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8006d3c:	4875      	ldr	r0, [pc, #468]	; (8006f14 <HAL_DMAEx_MultiBufferStart_IT+0x2b4>)
 8006d3e:	21a2      	movs	r1, #162	; 0xa2
 8006d40:	f7fc f874 	bl	8002e2c <assert_failed>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006d44:	68a0      	ldr	r0, [r4, #8]
 8006d46:	2880      	cmp	r0, #128	; 0x80
 8006d48:	d199      	bne.n	8006c7e <HAL_DMAEx_MultiBufferStart_IT+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8006d4a:	f44f 7380 	mov.w	r3, #256	; 0x100
    return HAL_ERROR;
 8006d4e:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8006d50:	6563      	str	r3, [r4, #84]	; 0x54
}
 8006d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->Instance->PAR = DstAddress;
 8006d56:	f8c1 8008 	str.w	r8, [r1, #8]
    hdma->Instance->M0AR = SrcAddress;
 8006d5a:	60cf      	str	r7, [r1, #12]
 8006d5c:	e7ac      	b.n	8006cb8 <HAL_DMAEx_MultiBufferStart_IT+0x58>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006d5e:	4a6e      	ldr	r2, [pc, #440]	; (8006f18 <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 8006d60:	4291      	cmp	r1, r2
 8006d62:	d915      	bls.n	8006d90 <HAL_DMAEx_MultiBufferStart_IT+0x130>
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d15a      	bne.n	8006e1e <HAL_DMAEx_MultiBufferStart_IT+0x1be>
 8006d68:	4b69      	ldr	r3, [pc, #420]	; (8006f10 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006d6a:	2020      	movs	r0, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006d6c:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006d6e:	2508      	movs	r5, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006d70:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006d72:	2004      	movs	r0, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006d74:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006d76:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006d78:	609d      	str	r5, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006d7a:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006d7c:	4b64      	ldr	r3, [pc, #400]	; (8006f10 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006d7e:	609a      	str	r2, [r3, #8]
 8006d80:	e7c0      	b.n	8006d04 <HAL_DMAEx_MultiBufferStart_IT+0xa4>
  __HAL_LOCK(hdma);
 8006d82:	2002      	movs	r0, #2
}
 8006d84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006d88:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d1c5      	bne.n	8006d1a <HAL_DMAEx_MultiBufferStart_IT+0xba>
 8006d8e:	e7c8      	b.n	8006d22 <HAL_DMAEx_MultiBufferStart_IT+0xc2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006d90:	4a62      	ldr	r2, [pc, #392]	; (8006f1c <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 8006d92:	4291      	cmp	r1, r2
 8006d94:	d90f      	bls.n	8006db6 <HAL_DMAEx_MultiBufferStart_IT+0x156>
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	f040 8140 	bne.w	800701c <HAL_DMAEx_MultiBufferStart_IT+0x3bc>
 8006d9c:	4b60      	ldr	r3, [pc, #384]	; (8006f20 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8006d9e:	2020      	movs	r0, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006da0:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006da2:	2508      	movs	r5, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006da4:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006da6:	2004      	movs	r0, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006da8:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006daa:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006dac:	60dd      	str	r5, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006dae:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006db0:	4b5b      	ldr	r3, [pc, #364]	; (8006f20 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8006db2:	60da      	str	r2, [r3, #12]
 8006db4:	e7a6      	b.n	8006d04 <HAL_DMAEx_MultiBufferStart_IT+0xa4>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f040 80bc 	bne.w	8006f34 <HAL_DMAEx_MultiBufferStart_IT+0x2d4>
 8006dbc:	4b58      	ldr	r3, [pc, #352]	; (8006f20 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8006dbe:	2020      	movs	r0, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006dc0:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006dc2:	2508      	movs	r5, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006dc4:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006dc6:	2004      	movs	r0, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006dc8:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006dca:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006dcc:	609d      	str	r5, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006dce:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006dd0:	4b53      	ldr	r3, [pc, #332]	; (8006f20 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8006dd2:	609a      	str	r2, [r3, #8]
 8006dd4:	e796      	b.n	8006d04 <HAL_DMAEx_MultiBufferStart_IT+0xa4>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006dd6:	4b53      	ldr	r3, [pc, #332]	; (8006f24 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006dd8:	f5a0 707a 	sub.w	r0, r0, #1000	; 0x3e8
 8006ddc:	f5a2 7274 	sub.w	r2, r2, #976	; 0x3d0
 8006de0:	4299      	cmp	r1, r3
 8006de2:	bf18      	it	ne
 8006de4:	4281      	cmpne	r1, r0
 8006de6:	bf14      	ite	ne
 8006de8:	2301      	movne	r3, #1
 8006dea:	2300      	moveq	r3, #0
 8006dec:	4291      	cmp	r1, r2
 8006dee:	bf0c      	ite	eq
 8006df0:	2300      	moveq	r3, #0
 8006df2:	f003 0301 	andne.w	r3, r3, #1
 8006df6:	b11b      	cbz	r3, 8006e00 <HAL_DMAEx_MultiBufferStart_IT+0x1a0>
 8006df8:	4b4b      	ldr	r3, [pc, #300]	; (8006f28 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8006dfa:	4299      	cmp	r1, r3
 8006dfc:	f040 818a 	bne.w	8007114 <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 8006e00:	4b43      	ldr	r3, [pc, #268]	; (8006f10 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006e02:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006e06:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006e0a:	f44f 7500 	mov.w	r5, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006e0e:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006e10:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006e14:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006e16:	2240      	movs	r2, #64	; 0x40
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006e18:	60dd      	str	r5, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006e1a:	60d8      	str	r0, [r3, #12]
 8006e1c:	e770      	b.n	8006d00 <HAL_DMAEx_MultiBufferStart_IT+0xa0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006e1e:	4b43      	ldr	r3, [pc, #268]	; (8006f2c <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 8006e20:	3a30      	subs	r2, #48	; 0x30
 8006e22:	4840      	ldr	r0, [pc, #256]	; (8006f24 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006e24:	4299      	cmp	r1, r3
 8006e26:	bf18      	it	ne
 8006e28:	4281      	cmpne	r1, r0
 8006e2a:	bf14      	ite	ne
 8006e2c:	2301      	movne	r3, #1
 8006e2e:	2300      	moveq	r3, #0
 8006e30:	4291      	cmp	r1, r2
 8006e32:	bf0c      	ite	eq
 8006e34:	2300      	moveq	r3, #0
 8006e36:	f003 0301 	andne.w	r3, r3, #1
 8006e3a:	b11b      	cbz	r3, 8006e44 <HAL_DMAEx_MultiBufferStart_IT+0x1e4>
 8006e3c:	4b3a      	ldr	r3, [pc, #232]	; (8006f28 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8006e3e:	4299      	cmp	r1, r3
 8006e40:	f040 81e4 	bne.w	800720c <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8006e44:	f44f 6500 	mov.w	r5, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006e48:	4b36      	ldr	r3, [pc, #216]	; (8006f24 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006e4a:	4a38      	ldr	r2, [pc, #224]	; (8006f2c <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 8006e4c:	4838      	ldr	r0, [pc, #224]	; (8006f30 <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 8006e4e:	4299      	cmp	r1, r3
 8006e50:	bf18      	it	ne
 8006e52:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006e54:	f8c2 53e0 	str.w	r5, [r2, #992]	; 0x3e0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006e58:	bf14      	ite	ne
 8006e5a:	2301      	movne	r3, #1
 8006e5c:	2300      	moveq	r3, #0
 8006e5e:	4281      	cmp	r1, r0
 8006e60:	bf0c      	ite	eq
 8006e62:	2300      	moveq	r3, #0
 8006e64:	f003 0301 	andne.w	r3, r3, #1
 8006e68:	b11b      	cbz	r3, 8006e72 <HAL_DMAEx_MultiBufferStart_IT+0x212>
 8006e6a:	4b2f      	ldr	r3, [pc, #188]	; (8006f28 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8006e6c:	4299      	cmp	r1, r3
 8006e6e:	f040 81e6 	bne.w	800723e <HAL_DMAEx_MultiBufferStart_IT+0x5de>
 8006e72:	f44f 6580 	mov.w	r5, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006e76:	4b2d      	ldr	r3, [pc, #180]	; (8006f2c <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 8006e78:	4a2a      	ldr	r2, [pc, #168]	; (8006f24 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006e7a:	482d      	ldr	r0, [pc, #180]	; (8006f30 <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 8006e7c:	4299      	cmp	r1, r3
 8006e7e:	bf18      	it	ne
 8006e80:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006e82:	f842 5c20 	str.w	r5, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006e86:	bf14      	ite	ne
 8006e88:	2301      	movne	r3, #1
 8006e8a:	2300      	moveq	r3, #0
 8006e8c:	4281      	cmp	r1, r0
 8006e8e:	bf0c      	ite	eq
 8006e90:	2300      	moveq	r3, #0
 8006e92:	f003 0301 	andne.w	r3, r3, #1
 8006e96:	b11b      	cbz	r3, 8006ea0 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8006e98:	4b23      	ldr	r3, [pc, #140]	; (8006f28 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8006e9a:	4299      	cmp	r1, r3
 8006e9c:	f040 81ff 	bne.w	800729e <HAL_DMAEx_MultiBufferStart_IT+0x63e>
 8006ea0:	f44f 7500 	mov.w	r5, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006ea4:	4b21      	ldr	r3, [pc, #132]	; (8006f2c <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 8006ea6:	4a1f      	ldr	r2, [pc, #124]	; (8006f24 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006ea8:	4821      	ldr	r0, [pc, #132]	; (8006f30 <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 8006eaa:	4299      	cmp	r1, r3
 8006eac:	bf18      	it	ne
 8006eae:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006eb0:	f842 5c20 	str.w	r5, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006eb4:	bf14      	ite	ne
 8006eb6:	2301      	movne	r3, #1
 8006eb8:	2300      	moveq	r3, #0
 8006eba:	4281      	cmp	r1, r0
 8006ebc:	bf0c      	ite	eq
 8006ebe:	2300      	moveq	r3, #0
 8006ec0:	f003 0301 	andne.w	r3, r3, #1
 8006ec4:	b11b      	cbz	r3, 8006ece <HAL_DMAEx_MultiBufferStart_IT+0x26e>
 8006ec6:	4b18      	ldr	r3, [pc, #96]	; (8006f28 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8006ec8:	4299      	cmp	r1, r3
 8006eca:	f040 81d0 	bne.w	800726e <HAL_DMAEx_MultiBufferStart_IT+0x60e>
 8006ece:	f44f 7580 	mov.w	r5, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006ed2:	4b16      	ldr	r3, [pc, #88]	; (8006f2c <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 8006ed4:	4a13      	ldr	r2, [pc, #76]	; (8006f24 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006ed6:	4816      	ldr	r0, [pc, #88]	; (8006f30 <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 8006ed8:	4299      	cmp	r1, r3
 8006eda:	bf18      	it	ne
 8006edc:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006ede:	f842 5c20 	str.w	r5, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006ee2:	bf14      	ite	ne
 8006ee4:	2301      	movne	r3, #1
 8006ee6:	2300      	moveq	r3, #0
 8006ee8:	4281      	cmp	r1, r0
 8006eea:	bf0c      	ite	eq
 8006eec:	2300      	moveq	r3, #0
 8006eee:	f003 0301 	andne.w	r3, r3, #1
 8006ef2:	b11b      	cbz	r3, 8006efc <HAL_DMAEx_MultiBufferStart_IT+0x29c>
 8006ef4:	4b0c      	ldr	r3, [pc, #48]	; (8006f28 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8006ef6:	4299      	cmp	r1, r3
 8006ef8:	f040 81e9 	bne.w	80072ce <HAL_DMAEx_MultiBufferStart_IT+0x66e>
 8006efc:	2240      	movs	r2, #64	; 0x40
 8006efe:	e73d      	b.n	8006d7c <HAL_DMAEx_MultiBufferStart_IT+0x11c>
 8006f00:	40026470 	.word	0x40026470
 8006f04:	40026070 	.word	0x40026070
 8006f08:	40026010 	.word	0x40026010
 8006f0c:	40026410 	.word	0x40026410
 8006f10:	40026400 	.word	0x40026400
 8006f14:	080266d4 	.word	0x080266d4
 8006f18:	400260b8 	.word	0x400260b8
 8006f1c:	40026058 	.word	0x40026058
 8006f20:	40026000 	.word	0x40026000
 8006f24:	40026428 	.word	0x40026428
 8006f28:	40026488 	.word	0x40026488
 8006f2c:	40026028 	.word	0x40026028
 8006f30:	40026088 	.word	0x40026088
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006f34:	4b73      	ldr	r3, [pc, #460]	; (8007104 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006f36:	4874      	ldr	r0, [pc, #464]	; (8007108 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006f38:	4a74      	ldr	r2, [pc, #464]	; (800710c <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006f3a:	4299      	cmp	r1, r3
 8006f3c:	bf18      	it	ne
 8006f3e:	4281      	cmpne	r1, r0
 8006f40:	bf14      	ite	ne
 8006f42:	2301      	movne	r3, #1
 8006f44:	2300      	moveq	r3, #0
 8006f46:	4291      	cmp	r1, r2
 8006f48:	bf0c      	ite	eq
 8006f4a:	2300      	moveq	r3, #0
 8006f4c:	f003 0301 	andne.w	r3, r3, #1
 8006f50:	b11b      	cbz	r3, 8006f5a <HAL_DMAEx_MultiBufferStart_IT+0x2fa>
 8006f52:	4b6f      	ldr	r3, [pc, #444]	; (8007110 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006f54:	4299      	cmp	r1, r3
 8006f56:	f040 81d2 	bne.w	80072fe <HAL_DMAEx_MultiBufferStart_IT+0x69e>
 8006f5a:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006f5e:	4b6a      	ldr	r3, [pc, #424]	; (8007108 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006f60:	4a68      	ldr	r2, [pc, #416]	; (8007104 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006f62:	4d6a      	ldr	r5, [pc, #424]	; (800710c <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006f64:	4299      	cmp	r1, r3
 8006f66:	bf18      	it	ne
 8006f68:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006f6a:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006f6e:	bf14      	ite	ne
 8006f70:	2301      	movne	r3, #1
 8006f72:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006f74:	6090      	str	r0, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006f76:	42a9      	cmp	r1, r5
 8006f78:	bf0c      	ite	eq
 8006f7a:	2300      	moveq	r3, #0
 8006f7c:	f003 0301 	andne.w	r3, r3, #1
 8006f80:	b11b      	cbz	r3, 8006f8a <HAL_DMAEx_MultiBufferStart_IT+0x32a>
 8006f82:	4b63      	ldr	r3, [pc, #396]	; (8007110 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006f84:	4299      	cmp	r1, r3
 8006f86:	f040 8205 	bne.w	8007394 <HAL_DMAEx_MultiBufferStart_IT+0x734>
 8006f8a:	f44f 6080 	mov.w	r0, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006f8e:	4b5e      	ldr	r3, [pc, #376]	; (8007108 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006f90:	4a5c      	ldr	r2, [pc, #368]	; (8007104 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006f92:	4d5e      	ldr	r5, [pc, #376]	; (800710c <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006f94:	4299      	cmp	r1, r3
 8006f96:	bf18      	it	ne
 8006f98:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006f9a:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006f9e:	bf14      	ite	ne
 8006fa0:	2301      	movne	r3, #1
 8006fa2:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006fa4:	6090      	str	r0, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006fa6:	42a9      	cmp	r1, r5
 8006fa8:	bf0c      	ite	eq
 8006faa:	2300      	moveq	r3, #0
 8006fac:	f003 0301 	andne.w	r3, r3, #1
 8006fb0:	b11b      	cbz	r3, 8006fba <HAL_DMAEx_MultiBufferStart_IT+0x35a>
 8006fb2:	4b57      	ldr	r3, [pc, #348]	; (8007110 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006fb4:	4299      	cmp	r1, r3
 8006fb6:	f040 8253 	bne.w	8007460 <HAL_DMAEx_MultiBufferStart_IT+0x800>
 8006fba:	f44f 7000 	mov.w	r0, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006fbe:	4b51      	ldr	r3, [pc, #324]	; (8007104 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006fc0:	4a51      	ldr	r2, [pc, #324]	; (8007108 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006fc2:	4d52      	ldr	r5, [pc, #328]	; (800710c <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006fc4:	4299      	cmp	r1, r3
 8006fc6:	bf18      	it	ne
 8006fc8:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006fca:	f842 0c20 	str.w	r0, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006fce:	bf14      	ite	ne
 8006fd0:	2301      	movne	r3, #1
 8006fd2:	2300      	moveq	r3, #0
 8006fd4:	42a9      	cmp	r1, r5
 8006fd6:	bf0c      	ite	eq
 8006fd8:	2300      	moveq	r3, #0
 8006fda:	f003 0301 	andne.w	r3, r3, #1
 8006fde:	b11b      	cbz	r3, 8006fe8 <HAL_DMAEx_MultiBufferStart_IT+0x388>
 8006fe0:	4b4b      	ldr	r3, [pc, #300]	; (8007110 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006fe2:	4299      	cmp	r1, r3
 8006fe4:	f040 820e 	bne.w	8007404 <HAL_DMAEx_MultiBufferStart_IT+0x7a4>
 8006fe8:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006fec:	4b46      	ldr	r3, [pc, #280]	; (8007108 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006fee:	4a45      	ldr	r2, [pc, #276]	; (8007104 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006ff0:	4d46      	ldr	r5, [pc, #280]	; (800710c <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006ff2:	4299      	cmp	r1, r3
 8006ff4:	bf18      	it	ne
 8006ff6:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006ff8:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006ffc:	bf14      	ite	ne
 8006ffe:	2301      	movne	r3, #1
 8007000:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8007002:	6090      	str	r0, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007004:	42a9      	cmp	r1, r5
 8007006:	bf0c      	ite	eq
 8007008:	2300      	moveq	r3, #0
 800700a:	f003 0301 	andne.w	r3, r3, #1
 800700e:	b11b      	cbz	r3, 8007018 <HAL_DMAEx_MultiBufferStart_IT+0x3b8>
 8007010:	4b3f      	ldr	r3, [pc, #252]	; (8007110 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8007012:	4299      	cmp	r1, r3
 8007014:	f040 8250 	bne.w	80074b8 <HAL_DMAEx_MultiBufferStart_IT+0x858>
 8007018:	2240      	movs	r2, #64	; 0x40
 800701a:	e6d9      	b.n	8006dd0 <HAL_DMAEx_MultiBufferStart_IT+0x170>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800701c:	4b3a      	ldr	r3, [pc, #232]	; (8007108 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 800701e:	3230      	adds	r2, #48	; 0x30
 8007020:	4838      	ldr	r0, [pc, #224]	; (8007104 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8007022:	4299      	cmp	r1, r3
 8007024:	bf18      	it	ne
 8007026:	4281      	cmpne	r1, r0
 8007028:	bf14      	ite	ne
 800702a:	2301      	movne	r3, #1
 800702c:	2300      	moveq	r3, #0
 800702e:	4291      	cmp	r1, r2
 8007030:	bf0c      	ite	eq
 8007032:	2300      	moveq	r3, #0
 8007034:	f003 0301 	andne.w	r3, r3, #1
 8007038:	b11b      	cbz	r3, 8007042 <HAL_DMAEx_MultiBufferStart_IT+0x3e2>
 800703a:	4b35      	ldr	r3, [pc, #212]	; (8007110 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 800703c:	4299      	cmp	r1, r3
 800703e:	f040 8178 	bne.w	8007332 <HAL_DMAEx_MultiBufferStart_IT+0x6d2>
 8007042:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007046:	4b2f      	ldr	r3, [pc, #188]	; (8007104 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8007048:	4a2f      	ldr	r2, [pc, #188]	; (8007108 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 800704a:	4d30      	ldr	r5, [pc, #192]	; (800710c <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 800704c:	4299      	cmp	r1, r3
 800704e:	bf18      	it	ne
 8007050:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007052:	f842 0c1c 	str.w	r0, [r2, #-28]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007056:	bf14      	ite	ne
 8007058:	2301      	movne	r3, #1
 800705a:	2300      	moveq	r3, #0
 800705c:	42a9      	cmp	r1, r5
 800705e:	bf0c      	ite	eq
 8007060:	2300      	moveq	r3, #0
 8007062:	f003 0301 	andne.w	r3, r3, #1
 8007066:	b11b      	cbz	r3, 8007070 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8007068:	4b29      	ldr	r3, [pc, #164]	; (8007110 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 800706a:	4299      	cmp	r1, r3
 800706c:	f040 817a 	bne.w	8007364 <HAL_DMAEx_MultiBufferStart_IT+0x704>
 8007070:	f44f 6080 	mov.w	r0, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007074:	4b24      	ldr	r3, [pc, #144]	; (8007108 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8007076:	4a23      	ldr	r2, [pc, #140]	; (8007104 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8007078:	4d24      	ldr	r5, [pc, #144]	; (800710c <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 800707a:	4299      	cmp	r1, r3
 800707c:	bf18      	it	ne
 800707e:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007080:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007084:	bf14      	ite	ne
 8007086:	2301      	movne	r3, #1
 8007088:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800708a:	60d0      	str	r0, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800708c:	42a9      	cmp	r1, r5
 800708e:	bf0c      	ite	eq
 8007090:	2300      	moveq	r3, #0
 8007092:	f003 0301 	andne.w	r3, r3, #1
 8007096:	b11b      	cbz	r3, 80070a0 <HAL_DMAEx_MultiBufferStart_IT+0x440>
 8007098:	4b1d      	ldr	r3, [pc, #116]	; (8007110 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 800709a:	4299      	cmp	r1, r3
 800709c:	f040 81ca 	bne.w	8007434 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>
 80070a0:	f44f 7000 	mov.w	r0, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80070a4:	4b17      	ldr	r3, [pc, #92]	; (8007104 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 80070a6:	4a18      	ldr	r2, [pc, #96]	; (8007108 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 80070a8:	4d18      	ldr	r5, [pc, #96]	; (800710c <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 80070aa:	4299      	cmp	r1, r3
 80070ac:	bf18      	it	ne
 80070ae:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80070b0:	f842 0c1c 	str.w	r0, [r2, #-28]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80070b4:	bf14      	ite	ne
 80070b6:	2301      	movne	r3, #1
 80070b8:	2300      	moveq	r3, #0
 80070ba:	42a9      	cmp	r1, r5
 80070bc:	bf0c      	ite	eq
 80070be:	2300      	moveq	r3, #0
 80070c0:	f003 0301 	andne.w	r3, r3, #1
 80070c4:	b11b      	cbz	r3, 80070ce <HAL_DMAEx_MultiBufferStart_IT+0x46e>
 80070c6:	4b12      	ldr	r3, [pc, #72]	; (8007110 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 80070c8:	4299      	cmp	r1, r3
 80070ca:	f040 817b 	bne.w	80073c4 <HAL_DMAEx_MultiBufferStart_IT+0x764>
 80070ce:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80070d2:	4b0d      	ldr	r3, [pc, #52]	; (8007108 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 80070d4:	4a0b      	ldr	r2, [pc, #44]	; (8007104 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 80070d6:	4d0d      	ldr	r5, [pc, #52]	; (800710c <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 80070d8:	4299      	cmp	r1, r3
 80070da:	bf18      	it	ne
 80070dc:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80070de:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80070e2:	bf14      	ite	ne
 80070e4:	2301      	movne	r3, #1
 80070e6:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80070e8:	60d0      	str	r0, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80070ea:	42a9      	cmp	r1, r5
 80070ec:	bf0c      	ite	eq
 80070ee:	2300      	moveq	r3, #0
 80070f0:	f003 0301 	andne.w	r3, r3, #1
 80070f4:	b11b      	cbz	r3, 80070fe <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 80070f6:	4b06      	ldr	r3, [pc, #24]	; (8007110 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 80070f8:	4299      	cmp	r1, r3
 80070fa:	f040 81c7 	bne.w	800748c <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 80070fe:	2240      	movs	r2, #64	; 0x40
 8007100:	e656      	b.n	8006db0 <HAL_DMAEx_MultiBufferStart_IT+0x150>
 8007102:	bf00      	nop
 8007104:	40026428 	.word	0x40026428
 8007108:	40026028 	.word	0x40026028
 800710c:	40026088 	.word	0x40026088
 8007110:	40026488 	.word	0x40026488
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007114:	3b48      	subs	r3, #72	; 0x48
 8007116:	3018      	adds	r0, #24
 8007118:	3218      	adds	r2, #24
 800711a:	4299      	cmp	r1, r3
 800711c:	bf18      	it	ne
 800711e:	4281      	cmpne	r1, r0
 8007120:	bf14      	ite	ne
 8007122:	2301      	movne	r3, #1
 8007124:	2300      	moveq	r3, #0
 8007126:	4291      	cmp	r1, r2
 8007128:	bf0c      	ite	eq
 800712a:	2300      	moveq	r3, #0
 800712c:	f003 0301 	andne.w	r3, r3, #1
 8007130:	2b00      	cmp	r3, #0
 8007132:	f000 81e2 	beq.w	80074fa <HAL_DMAEx_MultiBufferStart_IT+0x89a>
 8007136:	4baf      	ldr	r3, [pc, #700]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8007138:	4299      	cmp	r1, r3
 800713a:	f000 81de 	beq.w	80074fa <HAL_DMAEx_MultiBufferStart_IT+0x89a>
 800713e:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007142:	4bad      	ldr	r3, [pc, #692]	; (80073f8 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 8007144:	4aad      	ldr	r2, [pc, #692]	; (80073fc <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 8007146:	4dae      	ldr	r5, [pc, #696]	; (8007400 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 8007148:	4299      	cmp	r1, r3
 800714a:	bf18      	it	ne
 800714c:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800714e:	f8c2 03cc 	str.w	r0, [r2, #972]	; 0x3cc
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007152:	bf14      	ite	ne
 8007154:	2301      	movne	r3, #1
 8007156:	2300      	moveq	r3, #0
 8007158:	42a9      	cmp	r1, r5
 800715a:	bf0c      	ite	eq
 800715c:	2300      	moveq	r3, #0
 800715e:	f003 0301 	andne.w	r3, r3, #1
 8007162:	2b00      	cmp	r3, #0
 8007164:	f000 81c6 	beq.w	80074f4 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 8007168:	4ba2      	ldr	r3, [pc, #648]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 800716a:	4299      	cmp	r1, r3
 800716c:	f000 81c2 	beq.w	80074f4 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 8007170:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007174:	4ba0      	ldr	r3, [pc, #640]	; (80073f8 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 8007176:	4aa1      	ldr	r2, [pc, #644]	; (80073fc <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 8007178:	4da1      	ldr	r5, [pc, #644]	; (8007400 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 800717a:	4299      	cmp	r1, r3
 800717c:	bf18      	it	ne
 800717e:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007180:	f8c2 03cc 	str.w	r0, [r2, #972]	; 0x3cc
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007184:	bf14      	ite	ne
 8007186:	2301      	movne	r3, #1
 8007188:	2300      	moveq	r3, #0
 800718a:	42a9      	cmp	r1, r5
 800718c:	bf0c      	ite	eq
 800718e:	2300      	moveq	r3, #0
 8007190:	f003 0301 	andne.w	r3, r3, #1
 8007194:	2b00      	cmp	r3, #0
 8007196:	f000 81aa 	beq.w	80074ee <HAL_DMAEx_MultiBufferStart_IT+0x88e>
 800719a:	4b96      	ldr	r3, [pc, #600]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 800719c:	4299      	cmp	r1, r3
 800719e:	f000 81a6 	beq.w	80074ee <HAL_DMAEx_MultiBufferStart_IT+0x88e>
 80071a2:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80071a6:	4b94      	ldr	r3, [pc, #592]	; (80073f8 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80071a8:	4a94      	ldr	r2, [pc, #592]	; (80073fc <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80071aa:	4d95      	ldr	r5, [pc, #596]	; (8007400 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80071ac:	4299      	cmp	r1, r3
 80071ae:	bf18      	it	ne
 80071b0:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80071b2:	f8c2 03cc 	str.w	r0, [r2, #972]	; 0x3cc
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80071b6:	bf14      	ite	ne
 80071b8:	2301      	movne	r3, #1
 80071ba:	2300      	moveq	r3, #0
 80071bc:	42a9      	cmp	r1, r5
 80071be:	bf0c      	ite	eq
 80071c0:	2300      	moveq	r3, #0
 80071c2:	f003 0301 	andne.w	r3, r3, #1
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	f000 818e 	beq.w	80074e8 <HAL_DMAEx_MultiBufferStart_IT+0x888>
 80071cc:	4b89      	ldr	r3, [pc, #548]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80071ce:	4299      	cmp	r1, r3
 80071d0:	f000 818a 	beq.w	80074e8 <HAL_DMAEx_MultiBufferStart_IT+0x888>
 80071d4:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80071d8:	4b87      	ldr	r3, [pc, #540]	; (80073f8 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80071da:	4a88      	ldr	r2, [pc, #544]	; (80073fc <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80071dc:	4d88      	ldr	r5, [pc, #544]	; (8007400 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80071de:	4299      	cmp	r1, r3
 80071e0:	bf18      	it	ne
 80071e2:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80071e4:	f8c2 03cc 	str.w	r0, [r2, #972]	; 0x3cc
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80071e8:	bf14      	ite	ne
 80071ea:	2301      	movne	r3, #1
 80071ec:	2300      	moveq	r3, #0
 80071ee:	42a9      	cmp	r1, r5
 80071f0:	bf0c      	ite	eq
 80071f2:	2300      	moveq	r3, #0
 80071f4:	f003 0301 	andne.w	r3, r3, #1
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	f000 8172 	beq.w	80074e2 <HAL_DMAEx_MultiBufferStart_IT+0x882>
 80071fe:	4b7d      	ldr	r3, [pc, #500]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8007200:	4299      	cmp	r1, r3
 8007202:	f000 816e 	beq.w	80074e2 <HAL_DMAEx_MultiBufferStart_IT+0x882>
 8007206:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800720a:	e579      	b.n	8006d00 <HAL_DMAEx_MultiBufferStart_IT+0xa0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800720c:	3b48      	subs	r3, #72	; 0x48
 800720e:	f5a0 707a 	sub.w	r0, r0, #1000	; 0x3e8
 8007212:	3218      	adds	r2, #24
 8007214:	4299      	cmp	r1, r3
 8007216:	bf18      	it	ne
 8007218:	4281      	cmpne	r1, r0
 800721a:	bf14      	ite	ne
 800721c:	2301      	movne	r3, #1
 800721e:	2300      	moveq	r3, #0
 8007220:	4291      	cmp	r1, r2
 8007222:	bf0c      	ite	eq
 8007224:	2300      	moveq	r3, #0
 8007226:	f003 0301 	andne.w	r3, r3, #1
 800722a:	2b00      	cmp	r3, #0
 800722c:	f000 816b 	beq.w	8007506 <HAL_DMAEx_MultiBufferStart_IT+0x8a6>
 8007230:	4b70      	ldr	r3, [pc, #448]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8007232:	4299      	cmp	r1, r3
 8007234:	f000 8167 	beq.w	8007506 <HAL_DMAEx_MultiBufferStart_IT+0x8a6>
 8007238:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
 800723c:	e604      	b.n	8006e48 <HAL_DMAEx_MultiBufferStart_IT+0x1e8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800723e:	4b6f      	ldr	r3, [pc, #444]	; (80073fc <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 8007240:	486d      	ldr	r0, [pc, #436]	; (80073f8 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 8007242:	4a6f      	ldr	r2, [pc, #444]	; (8007400 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 8007244:	4299      	cmp	r1, r3
 8007246:	bf18      	it	ne
 8007248:	4281      	cmpne	r1, r0
 800724a:	bf14      	ite	ne
 800724c:	2301      	movne	r3, #1
 800724e:	2300      	moveq	r3, #0
 8007250:	4291      	cmp	r1, r2
 8007252:	bf0c      	ite	eq
 8007254:	2300      	moveq	r3, #0
 8007256:	f003 0301 	andne.w	r3, r3, #1
 800725a:	2b00      	cmp	r3, #0
 800725c:	f000 8159 	beq.w	8007512 <HAL_DMAEx_MultiBufferStart_IT+0x8b2>
 8007260:	4b64      	ldr	r3, [pc, #400]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8007262:	4299      	cmp	r1, r3
 8007264:	f000 8155 	beq.w	8007512 <HAL_DMAEx_MultiBufferStart_IT+0x8b2>
 8007268:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 800726c:	e603      	b.n	8006e76 <HAL_DMAEx_MultiBufferStart_IT+0x216>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800726e:	4b62      	ldr	r3, [pc, #392]	; (80073f8 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 8007270:	4862      	ldr	r0, [pc, #392]	; (80073fc <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 8007272:	4a63      	ldr	r2, [pc, #396]	; (8007400 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 8007274:	4299      	cmp	r1, r3
 8007276:	bf18      	it	ne
 8007278:	4281      	cmpne	r1, r0
 800727a:	bf14      	ite	ne
 800727c:	2301      	movne	r3, #1
 800727e:	2300      	moveq	r3, #0
 8007280:	4291      	cmp	r1, r2
 8007282:	bf0c      	ite	eq
 8007284:	2300      	moveq	r3, #0
 8007286:	f003 0301 	andne.w	r3, r3, #1
 800728a:	2b00      	cmp	r3, #0
 800728c:	f000 813e 	beq.w	800750c <HAL_DMAEx_MultiBufferStart_IT+0x8ac>
 8007290:	4b58      	ldr	r3, [pc, #352]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8007292:	4299      	cmp	r1, r3
 8007294:	f000 813a 	beq.w	800750c <HAL_DMAEx_MultiBufferStart_IT+0x8ac>
 8007298:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
 800729c:	e619      	b.n	8006ed2 <HAL_DMAEx_MultiBufferStart_IT+0x272>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800729e:	4b56      	ldr	r3, [pc, #344]	; (80073f8 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80072a0:	4856      	ldr	r0, [pc, #344]	; (80073fc <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80072a2:	4a57      	ldr	r2, [pc, #348]	; (8007400 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80072a4:	4299      	cmp	r1, r3
 80072a6:	bf18      	it	ne
 80072a8:	4281      	cmpne	r1, r0
 80072aa:	bf14      	ite	ne
 80072ac:	2301      	movne	r3, #1
 80072ae:	2300      	moveq	r3, #0
 80072b0:	4291      	cmp	r1, r2
 80072b2:	bf0c      	ite	eq
 80072b4:	2300      	moveq	r3, #0
 80072b6:	f003 0301 	andne.w	r3, r3, #1
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	f000 812c 	beq.w	8007518 <HAL_DMAEx_MultiBufferStart_IT+0x8b8>
 80072c0:	4b4c      	ldr	r3, [pc, #304]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80072c2:	4299      	cmp	r1, r3
 80072c4:	f000 8128 	beq.w	8007518 <HAL_DMAEx_MultiBufferStart_IT+0x8b8>
 80072c8:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80072cc:	e5ea      	b.n	8006ea4 <HAL_DMAEx_MultiBufferStart_IT+0x244>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80072ce:	4b4a      	ldr	r3, [pc, #296]	; (80073f8 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80072d0:	484a      	ldr	r0, [pc, #296]	; (80073fc <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80072d2:	4a4b      	ldr	r2, [pc, #300]	; (8007400 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80072d4:	4299      	cmp	r1, r3
 80072d6:	bf18      	it	ne
 80072d8:	4281      	cmpne	r1, r0
 80072da:	bf14      	ite	ne
 80072dc:	2301      	movne	r3, #1
 80072de:	2300      	moveq	r3, #0
 80072e0:	4291      	cmp	r1, r2
 80072e2:	bf0c      	ite	eq
 80072e4:	2300      	moveq	r3, #0
 80072e6:	f003 0301 	andne.w	r3, r3, #1
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	f000 8108 	beq.w	8007500 <HAL_DMAEx_MultiBufferStart_IT+0x8a0>
 80072f0:	4b40      	ldr	r3, [pc, #256]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80072f2:	4299      	cmp	r1, r3
 80072f4:	f000 8104 	beq.w	8007500 <HAL_DMAEx_MultiBufferStart_IT+0x8a0>
 80072f8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80072fc:	e53e      	b.n	8006d7c <HAL_DMAEx_MultiBufferStart_IT+0x11c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80072fe:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8007302:	f500 6083 	add.w	r0, r0, #1048	; 0x418
 8007306:	3218      	adds	r2, #24
 8007308:	4299      	cmp	r1, r3
 800730a:	bf18      	it	ne
 800730c:	4281      	cmpne	r1, r0
 800730e:	bf14      	ite	ne
 8007310:	2301      	movne	r3, #1
 8007312:	2300      	moveq	r3, #0
 8007314:	4291      	cmp	r1, r2
 8007316:	bf0c      	ite	eq
 8007318:	2300      	moveq	r3, #0
 800731a:	f003 0301 	andne.w	r3, r3, #1
 800731e:	2b00      	cmp	r3, #0
 8007320:	f000 80fd 	beq.w	800751e <HAL_DMAEx_MultiBufferStart_IT+0x8be>
 8007324:	4b33      	ldr	r3, [pc, #204]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8007326:	4299      	cmp	r1, r3
 8007328:	f000 80f9 	beq.w	800751e <HAL_DMAEx_MultiBufferStart_IT+0x8be>
 800732c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8007330:	e615      	b.n	8006f5e <HAL_DMAEx_MultiBufferStart_IT+0x2fe>
 8007332:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8007336:	3018      	adds	r0, #24
 8007338:	3218      	adds	r2, #24
 800733a:	4299      	cmp	r1, r3
 800733c:	bf18      	it	ne
 800733e:	4281      	cmpne	r1, r0
 8007340:	bf14      	ite	ne
 8007342:	2301      	movne	r3, #1
 8007344:	2300      	moveq	r3, #0
 8007346:	4291      	cmp	r1, r2
 8007348:	bf0c      	ite	eq
 800734a:	2300      	moveq	r3, #0
 800734c:	f003 0301 	andne.w	r3, r3, #1
 8007350:	2b00      	cmp	r3, #0
 8007352:	f000 80ea 	beq.w	800752a <HAL_DMAEx_MultiBufferStart_IT+0x8ca>
 8007356:	4b27      	ldr	r3, [pc, #156]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8007358:	4299      	cmp	r1, r3
 800735a:	f000 80e6 	beq.w	800752a <HAL_DMAEx_MultiBufferStart_IT+0x8ca>
 800735e:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8007362:	e670      	b.n	8007046 <HAL_DMAEx_MultiBufferStart_IT+0x3e6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007364:	4b25      	ldr	r3, [pc, #148]	; (80073fc <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 8007366:	4824      	ldr	r0, [pc, #144]	; (80073f8 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 8007368:	4a25      	ldr	r2, [pc, #148]	; (8007400 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 800736a:	4299      	cmp	r1, r3
 800736c:	bf18      	it	ne
 800736e:	4281      	cmpne	r1, r0
 8007370:	bf14      	ite	ne
 8007372:	2301      	movne	r3, #1
 8007374:	2300      	moveq	r3, #0
 8007376:	4291      	cmp	r1, r2
 8007378:	bf0c      	ite	eq
 800737a:	2300      	moveq	r3, #0
 800737c:	f003 0301 	andne.w	r3, r3, #1
 8007380:	2b00      	cmp	r3, #0
 8007382:	f000 80de 	beq.w	8007542 <HAL_DMAEx_MultiBufferStart_IT+0x8e2>
 8007386:	4b1b      	ldr	r3, [pc, #108]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8007388:	4299      	cmp	r1, r3
 800738a:	f000 80da 	beq.w	8007542 <HAL_DMAEx_MultiBufferStart_IT+0x8e2>
 800738e:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8007392:	e66f      	b.n	8007074 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8007394:	4b18      	ldr	r3, [pc, #96]	; (80073f8 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 8007396:	4819      	ldr	r0, [pc, #100]	; (80073fc <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 8007398:	4a19      	ldr	r2, [pc, #100]	; (8007400 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 800739a:	4299      	cmp	r1, r3
 800739c:	bf18      	it	ne
 800739e:	4281      	cmpne	r1, r0
 80073a0:	bf14      	ite	ne
 80073a2:	2301      	movne	r3, #1
 80073a4:	2300      	moveq	r3, #0
 80073a6:	4291      	cmp	r1, r2
 80073a8:	bf0c      	ite	eq
 80073aa:	2300      	moveq	r3, #0
 80073ac:	f003 0301 	andne.w	r3, r3, #1
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	f000 80c0 	beq.w	8007536 <HAL_DMAEx_MultiBufferStart_IT+0x8d6>
 80073b6:	4b0f      	ldr	r3, [pc, #60]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80073b8:	4299      	cmp	r1, r3
 80073ba:	f000 80bc 	beq.w	8007536 <HAL_DMAEx_MultiBufferStart_IT+0x8d6>
 80073be:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80073c2:	e5e4      	b.n	8006f8e <HAL_DMAEx_MultiBufferStart_IT+0x32e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80073c4:	4b0d      	ldr	r3, [pc, #52]	; (80073fc <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80073c6:	480c      	ldr	r0, [pc, #48]	; (80073f8 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80073c8:	4a0d      	ldr	r2, [pc, #52]	; (8007400 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80073ca:	4299      	cmp	r1, r3
 80073cc:	bf18      	it	ne
 80073ce:	4281      	cmpne	r1, r0
 80073d0:	bf14      	ite	ne
 80073d2:	2301      	movne	r3, #1
 80073d4:	2300      	moveq	r3, #0
 80073d6:	4291      	cmp	r1, r2
 80073d8:	bf0c      	ite	eq
 80073da:	2300      	moveq	r3, #0
 80073dc:	f003 0301 	andne.w	r3, r3, #1
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	f000 80b4 	beq.w	800754e <HAL_DMAEx_MultiBufferStart_IT+0x8ee>
 80073e6:	4b03      	ldr	r3, [pc, #12]	; (80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80073e8:	4299      	cmp	r1, r3
 80073ea:	f000 80b0 	beq.w	800754e <HAL_DMAEx_MultiBufferStart_IT+0x8ee>
 80073ee:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80073f2:	e66e      	b.n	80070d2 <HAL_DMAEx_MultiBufferStart_IT+0x472>
 80073f4:	400264a0 	.word	0x400264a0
 80073f8:	40026440 	.word	0x40026440
 80073fc:	40026040 	.word	0x40026040
 8007400:	400260a0 	.word	0x400260a0
 8007404:	4b55      	ldr	r3, [pc, #340]	; (800755c <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 8007406:	4856      	ldr	r0, [pc, #344]	; (8007560 <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 8007408:	4a56      	ldr	r2, [pc, #344]	; (8007564 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 800740a:	4299      	cmp	r1, r3
 800740c:	bf18      	it	ne
 800740e:	4281      	cmpne	r1, r0
 8007410:	bf14      	ite	ne
 8007412:	2301      	movne	r3, #1
 8007414:	2300      	moveq	r3, #0
 8007416:	4291      	cmp	r1, r2
 8007418:	bf0c      	ite	eq
 800741a:	2300      	moveq	r3, #0
 800741c:	f003 0301 	andne.w	r3, r3, #1
 8007420:	2b00      	cmp	r3, #0
 8007422:	f000 8085 	beq.w	8007530 <HAL_DMAEx_MultiBufferStart_IT+0x8d0>
 8007426:	4b50      	ldr	r3, [pc, #320]	; (8007568 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8007428:	4299      	cmp	r1, r3
 800742a:	f000 8081 	beq.w	8007530 <HAL_DMAEx_MultiBufferStart_IT+0x8d0>
 800742e:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8007432:	e5db      	b.n	8006fec <HAL_DMAEx_MultiBufferStart_IT+0x38c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007434:	4b4a      	ldr	r3, [pc, #296]	; (8007560 <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 8007436:	4849      	ldr	r0, [pc, #292]	; (800755c <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 8007438:	4a4a      	ldr	r2, [pc, #296]	; (8007564 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 800743a:	4299      	cmp	r1, r3
 800743c:	bf18      	it	ne
 800743e:	4281      	cmpne	r1, r0
 8007440:	bf14      	ite	ne
 8007442:	2301      	movne	r3, #1
 8007444:	2300      	moveq	r3, #0
 8007446:	4291      	cmp	r1, r2
 8007448:	bf0c      	ite	eq
 800744a:	2300      	moveq	r3, #0
 800744c:	f003 0301 	andne.w	r3, r3, #1
 8007450:	2b00      	cmp	r3, #0
 8007452:	d079      	beq.n	8007548 <HAL_DMAEx_MultiBufferStart_IT+0x8e8>
 8007454:	4b44      	ldr	r3, [pc, #272]	; (8007568 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8007456:	4299      	cmp	r1, r3
 8007458:	d076      	beq.n	8007548 <HAL_DMAEx_MultiBufferStart_IT+0x8e8>
 800745a:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800745e:	e621      	b.n	80070a4 <HAL_DMAEx_MultiBufferStart_IT+0x444>
 8007460:	4b3e      	ldr	r3, [pc, #248]	; (800755c <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 8007462:	483f      	ldr	r0, [pc, #252]	; (8007560 <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 8007464:	4a3f      	ldr	r2, [pc, #252]	; (8007564 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8007466:	4299      	cmp	r1, r3
 8007468:	bf18      	it	ne
 800746a:	4281      	cmpne	r1, r0
 800746c:	bf14      	ite	ne
 800746e:	2301      	movne	r3, #1
 8007470:	2300      	moveq	r3, #0
 8007472:	4291      	cmp	r1, r2
 8007474:	bf0c      	ite	eq
 8007476:	2300      	moveq	r3, #0
 8007478:	f003 0301 	andne.w	r3, r3, #1
 800747c:	2b00      	cmp	r3, #0
 800747e:	d05d      	beq.n	800753c <HAL_DMAEx_MultiBufferStart_IT+0x8dc>
 8007480:	4b39      	ldr	r3, [pc, #228]	; (8007568 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8007482:	4299      	cmp	r1, r3
 8007484:	d05a      	beq.n	800753c <HAL_DMAEx_MultiBufferStart_IT+0x8dc>
 8007486:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800748a:	e598      	b.n	8006fbe <HAL_DMAEx_MultiBufferStart_IT+0x35e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800748c:	4b34      	ldr	r3, [pc, #208]	; (8007560 <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 800748e:	4833      	ldr	r0, [pc, #204]	; (800755c <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 8007490:	4a34      	ldr	r2, [pc, #208]	; (8007564 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8007492:	4299      	cmp	r1, r3
 8007494:	bf18      	it	ne
 8007496:	4281      	cmpne	r1, r0
 8007498:	bf14      	ite	ne
 800749a:	2301      	movne	r3, #1
 800749c:	2300      	moveq	r3, #0
 800749e:	4291      	cmp	r1, r2
 80074a0:	bf0c      	ite	eq
 80074a2:	2300      	moveq	r3, #0
 80074a4:	f003 0301 	andne.w	r3, r3, #1
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d053      	beq.n	8007554 <HAL_DMAEx_MultiBufferStart_IT+0x8f4>
 80074ac:	4b2e      	ldr	r3, [pc, #184]	; (8007568 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 80074ae:	4299      	cmp	r1, r3
 80074b0:	d050      	beq.n	8007554 <HAL_DMAEx_MultiBufferStart_IT+0x8f4>
 80074b2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80074b6:	e47b      	b.n	8006db0 <HAL_DMAEx_MultiBufferStart_IT+0x150>
 80074b8:	4b29      	ldr	r3, [pc, #164]	; (8007560 <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 80074ba:	4828      	ldr	r0, [pc, #160]	; (800755c <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 80074bc:	4a29      	ldr	r2, [pc, #164]	; (8007564 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 80074be:	4299      	cmp	r1, r3
 80074c0:	bf18      	it	ne
 80074c2:	4281      	cmpne	r1, r0
 80074c4:	bf14      	ite	ne
 80074c6:	2301      	movne	r3, #1
 80074c8:	2300      	moveq	r3, #0
 80074ca:	4291      	cmp	r1, r2
 80074cc:	bf0c      	ite	eq
 80074ce:	2300      	moveq	r3, #0
 80074d0:	f003 0301 	andne.w	r3, r3, #1
 80074d4:	b333      	cbz	r3, 8007524 <HAL_DMAEx_MultiBufferStart_IT+0x8c4>
 80074d6:	4b24      	ldr	r3, [pc, #144]	; (8007568 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 80074d8:	4299      	cmp	r1, r3
 80074da:	d023      	beq.n	8007524 <HAL_DMAEx_MultiBufferStart_IT+0x8c4>
 80074dc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80074e0:	e476      	b.n	8006dd0 <HAL_DMAEx_MultiBufferStart_IT+0x170>
 80074e2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80074e6:	e40b      	b.n	8006d00 <HAL_DMAEx_MultiBufferStart_IT+0xa0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80074e8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80074ec:	e674      	b.n	80071d8 <HAL_DMAEx_MultiBufferStart_IT+0x578>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80074ee:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80074f2:	e658      	b.n	80071a6 <HAL_DMAEx_MultiBufferStart_IT+0x546>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80074f4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80074f8:	e63c      	b.n	8007174 <HAL_DMAEx_MultiBufferStart_IT+0x514>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80074fa:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80074fe:	e620      	b.n	8007142 <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007500:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007504:	e43a      	b.n	8006d7c <HAL_DMAEx_MultiBufferStart_IT+0x11c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007506:	f44f 1500 	mov.w	r5, #2097152	; 0x200000
 800750a:	e49d      	b.n	8006e48 <HAL_DMAEx_MultiBufferStart_IT+0x1e8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800750c:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 8007510:	e4df      	b.n	8006ed2 <HAL_DMAEx_MultiBufferStart_IT+0x272>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007512:	f44f 1580 	mov.w	r5, #1048576	; 0x100000
 8007516:	e4ae      	b.n	8006e76 <HAL_DMAEx_MultiBufferStart_IT+0x216>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007518:	f44f 2500 	mov.w	r5, #524288	; 0x80000
 800751c:	e4c2      	b.n	8006ea4 <HAL_DMAEx_MultiBufferStart_IT+0x244>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800751e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8007522:	e51c      	b.n	8006f5e <HAL_DMAEx_MultiBufferStart_IT+0x2fe>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007524:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007528:	e452      	b.n	8006dd0 <HAL_DMAEx_MultiBufferStart_IT+0x170>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800752a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800752e:	e58a      	b.n	8007046 <HAL_DMAEx_MultiBufferStart_IT+0x3e6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8007530:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8007534:	e55a      	b.n	8006fec <HAL_DMAEx_MultiBufferStart_IT+0x38c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007536:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800753a:	e528      	b.n	8006f8e <HAL_DMAEx_MultiBufferStart_IT+0x32e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800753c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007540:	e53d      	b.n	8006fbe <HAL_DMAEx_MultiBufferStart_IT+0x35e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007542:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007546:	e595      	b.n	8007074 <HAL_DMAEx_MultiBufferStart_IT+0x414>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007548:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800754c:	e5aa      	b.n	80070a4 <HAL_DMAEx_MultiBufferStart_IT+0x444>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800754e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8007552:	e5be      	b.n	80070d2 <HAL_DMAEx_MultiBufferStart_IT+0x472>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007554:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007558:	e42a      	b.n	8006db0 <HAL_DMAEx_MultiBufferStart_IT+0x150>
 800755a:	bf00      	nop
 800755c:	40026040 	.word	0x40026040
 8007560:	40026440 	.word	0x40026440
 8007564:	400260a0 	.word	0x400260a0
 8007568:	400264a0 	.word	0x400264a0

0800756c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 800756c:	b530      	push	{r4, r5, lr}
 800756e:	4605      	mov	r5, r0
 8007570:	b083      	sub	sp, #12
  __IO uint32_t tmpreg = 0;
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8007572:	f241 0418 	movw	r4, #4120	; 0x1018
  __IO uint32_t tmpreg = 0;
 8007576:	2200      	movs	r2, #0
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8007578:	682b      	ldr	r3, [r5, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800757a:	2001      	movs	r0, #1
  __IO uint32_t tmpreg = 0;
 800757c:	9201      	str	r2, [sp, #4]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800757e:	591a      	ldr	r2, [r3, r4]
 8007580:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007584:	511a      	str	r2, [r3, r4]
  tmpreg = (heth->Instance)->DMAOMR;
 8007586:	591b      	ldr	r3, [r3, r4]
 8007588:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800758a:	f7fe f81b 	bl	80055c4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800758e:	682b      	ldr	r3, [r5, #0]
 8007590:	9a01      	ldr	r2, [sp, #4]
 8007592:	511a      	str	r2, [r3, r4]
}
 8007594:	b003      	add	sp, #12
 8007596:	bd30      	pop	{r4, r5, pc}

08007598 <ETH_MACDMAConfig>:
{
 8007598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800759a:	4604      	mov	r4, r0
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800759c:	2900      	cmp	r1, #0
 800759e:	d164      	bne.n	800766a <ETH_MACDMAConfig+0xd2>
 80075a0:	e9d0 3102 	ldrd	r3, r1, [r0, #8]
 80075a4:	430b      	orrs	r3, r1
 80075a6:	f443 7100 	orr.w	r1, r3, #512	; 0x200
  tmpreg = (heth->Instance)->MACCR;
 80075aa:	6822      	ldr	r2, [r4, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80075ac:	2001      	movs	r0, #1
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80075ae:	69e5      	ldr	r5, [r4, #28]
  tmpreg = (heth->Instance)->MACCR;
 80075b0:	6816      	ldr	r6, [r2, #0]
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 80075b2:	4b32      	ldr	r3, [pc, #200]	; (800767c <ETH_MACDMAConfig+0xe4>)
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80075b4:	2d00      	cmp	r5, #0
    tmpreg = (heth->Instance)->DMAOMR;
 80075b6:	f241 0518 	movw	r5, #4120	; 0x1018
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 80075ba:	ea03 0306 	and.w	r3, r3, r6
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80075be:	f04f 0600 	mov.w	r6, #0
 80075c2:	ea43 0301 	orr.w	r3, r3, r1
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80075c6:	bf14      	ite	ne
 80075c8:	4631      	movne	r1, r6
 80075ca:	f44f 6180 	moveq.w	r1, #1024	; 0x400
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80075ce:	430b      	orrs	r3, r1
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 80075d0:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 80075d2:	6817      	ldr	r7, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80075d4:	f7fd fff6 	bl	80055c4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 80075d8:	6823      	ldr	r3, [r4, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80075da:	2240      	movs	r2, #64	; 0x40
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80075dc:	2001      	movs	r0, #1
  (heth->Instance)->MACCR = tmpreg; 
 80075de:	601f      	str	r7, [r3, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80075e0:	605a      	str	r2, [r3, #4]
   tmpreg = (heth->Instance)->MACFFR;
 80075e2:	685f      	ldr	r7, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80075e4:	f7fd ffee 	bl	80055c4 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 80075e8:	6823      	ldr	r3, [r4, #0]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80075ea:	f64f 7141 	movw	r1, #65345	; 0xff41
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80075ee:	2001      	movs	r0, #1
   (heth->Instance)->MACFFR = tmpreg;
 80075f0:	605f      	str	r7, [r3, #4]
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80075f2:	609e      	str	r6, [r3, #8]
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80075f4:	60de      	str	r6, [r3, #12]
   tmpreg = (heth->Instance)->MACFCR;
 80075f6:	699a      	ldr	r2, [r3, #24]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80075f8:	400a      	ands	r2, r1
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 80075fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 80075fe:	619a      	str	r2, [r3, #24]
   tmpreg = (heth->Instance)->MACFCR;
 8007600:	699f      	ldr	r7, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8007602:	f7fd ffdf 	bl	80055c4 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8007606:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007608:	2001      	movs	r0, #1
   (heth->Instance)->MACFCR = tmpreg;
 800760a:	619f      	str	r7, [r3, #24]
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800760c:	61de      	str	r6, [r3, #28]
    tmpreg = (heth->Instance)->MACVLANTR;
 800760e:	69de      	ldr	r6, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007610:	f7fd ffd8 	bl	80055c4 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8007614:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007616:	2001      	movs	r0, #1
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8007618:	4919      	ldr	r1, [pc, #100]	; (8007680 <ETH_MACDMAConfig+0xe8>)
    (heth->Instance)->MACVLANTR = tmpreg;
 800761a:	61de      	str	r6, [r3, #28]
    tmpreg = (heth->Instance)->DMAOMR;
 800761c:	595a      	ldr	r2, [r3, r5]
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 800761e:	4011      	ands	r1, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8007620:	4a18      	ldr	r2, [pc, #96]	; (8007684 <ETH_MACDMAConfig+0xec>)
 8007622:	430a      	orrs	r2, r1
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8007624:	515a      	str	r2, [r3, r5]
    tmpreg = (heth->Instance)->DMAOMR;
 8007626:	595e      	ldr	r6, [r3, r5]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007628:	f7fd ffcc 	bl	80055c4 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 800762c:	6823      	ldr	r3, [r4, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800762e:	2001      	movs	r0, #1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8007630:	4a15      	ldr	r2, [pc, #84]	; (8007688 <ETH_MACDMAConfig+0xf0>)
    (heth->Instance)->DMAOMR = tmpreg;
 8007632:	515e      	str	r6, [r3, r5]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8007634:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007638:	601a      	str	r2, [r3, #0]
     tmpreg = (heth->Instance)->DMABMR;
 800763a:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800763c:	f7fd ffc2 	bl	80055c4 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8007640:	6823      	ldr	r3, [r4, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8007642:	69a2      	ldr	r2, [r4, #24]
     (heth->Instance)->DMABMR = tmpreg;
 8007644:	f503 5180 	add.w	r1, r3, #4096	; 0x1000
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8007648:	2a01      	cmp	r2, #1
     (heth->Instance)->DMABMR = tmpreg;
 800764a:	600d      	str	r5, [r1, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800764c:	d105      	bne.n	800765a <ETH_MACDMAConfig+0xc2>
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800764e:	f241 011c 	movw	r1, #4124	; 0x101c
 8007652:	4a0e      	ldr	r2, [pc, #56]	; (800768c <ETH_MACDMAConfig+0xf4>)
 8007654:	5858      	ldr	r0, [r3, r1]
 8007656:	4302      	orrs	r2, r0
 8007658:	505a      	str	r2, [r3, r1]
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800765a:	6963      	ldr	r3, [r4, #20]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800765c:	490c      	ldr	r1, [pc, #48]	; (8007690 <ETH_MACDMAConfig+0xf8>)
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 800765e:	8898      	ldrh	r0, [r3, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8007660:	4a0c      	ldr	r2, [pc, #48]	; (8007694 <ETH_MACDMAConfig+0xfc>)
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8007662:	6008      	str	r0, [r1, #0]
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8007664:	681b      	ldr	r3, [r3, #0]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8007666:	6013      	str	r3, [r2, #0]
}
 8007668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800766a:	f44f 6200 	mov.w	r2, #2048	; 0x800
    (heth->Init).Speed = ETH_SPEED_100M;
 800766e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007672:	f44f 4194 	mov.w	r1, #18944	; 0x4a00
 8007676:	e9c0 3202 	strd	r3, r2, [r0, #8]
 800767a:	e796      	b.n	80075aa <ETH_MACDMAConfig+0x12>
 800767c:	ff20810f 	.word	0xff20810f
 8007680:	f8de3f23 	.word	0xf8de3f23
 8007684:	02200004 	.word	0x02200004
 8007688:	02c12080 	.word	0x02c12080
 800768c:	00010040 	.word	0x00010040
 8007690:	40028040 	.word	0x40028040
 8007694:	40028044 	.word	0x40028044

08007698 <HAL_ETH_DMATxDescListInit>:
{
 8007698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(heth);
 800769c:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
 80076a0:	2c01      	cmp	r4, #1
 80076a2:	d03f      	beq.n	8007724 <HAL_ETH_DMATxDescListInit+0x8c>
 80076a4:	2501      	movs	r5, #1
  heth->State = HAL_ETH_STATE_BUSY;
 80076a6:	2402      	movs	r4, #2
  heth->TxDesc = DMATxDescTab;
 80076a8:	62c1      	str	r1, [r0, #44]	; 0x2c
  __HAL_LOCK(heth);
 80076aa:	f880 5045 	strb.w	r5, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 80076ae:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  for(i=0; i < TxBuffCount; i++)
 80076b2:	b34b      	cbz	r3, 8007708 <HAL_ETH_DMATxDescListInit+0x70>
 80076b4:	f103 3eff 	add.w	lr, r3, #4294967295
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80076b8:	f8d0 801c 	ldr.w	r8, [r0, #28]
 80076bc:	eb01 1343 	add.w	r3, r1, r3, lsl #5
 80076c0:	460c      	mov	r4, r1
 80076c2:	2500      	movs	r5, #0
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80076c4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80076c8:	e007      	b.n	80076da <HAL_ETH_DMATxDescListInit+0x42>
  for(i=0; i < TxBuffCount; i++)
 80076ca:	42b3      	cmp	r3, r6
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 80076cc:	60e6      	str	r6, [r4, #12]
 80076ce:	f105 0501 	add.w	r5, r5, #1
 80076d2:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
 80076d6:	4634      	mov	r4, r6
  for(i=0; i < TxBuffCount; i++)
 80076d8:	d016      	beq.n	8007708 <HAL_ETH_DMATxDescListInit+0x70>
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 80076da:	f104 0620 	add.w	r6, r4, #32
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80076de:	f8c4 c000 	str.w	ip, [r4]
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80076e2:	60a2      	str	r2, [r4, #8]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80076e4:	f1b8 0f00 	cmp.w	r8, #0
 80076e8:	d103      	bne.n	80076f2 <HAL_ETH_DMATxDescListInit+0x5a>
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80076ea:	6827      	ldr	r7, [r4, #0]
 80076ec:	f447 0740 	orr.w	r7, r7, #12582912	; 0xc00000
 80076f0:	6027      	str	r7, [r4, #0]
    if(i < (TxBuffCount-1))
 80076f2:	4575      	cmp	r5, lr
 80076f4:	d3e9      	bcc.n	80076ca <HAL_ETH_DMATxDescListInit+0x32>
 80076f6:	f104 0620 	add.w	r6, r4, #32
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80076fa:	60e1      	str	r1, [r4, #12]
 80076fc:	3501      	adds	r5, #1
 80076fe:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
  for(i=0; i < TxBuffCount; i++)
 8007702:	42b3      	cmp	r3, r6
 8007704:	4634      	mov	r4, r6
 8007706:	d1e8      	bne.n	80076da <HAL_ETH_DMATxDescListInit+0x42>
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8007708:	6805      	ldr	r5, [r0, #0]
  __HAL_UNLOCK(heth);
 800770a:	2300      	movs	r3, #0
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800770c:	f241 0210 	movw	r2, #4112	; 0x1010
  heth->State= HAL_ETH_STATE_READY;
 8007710:	2401      	movs	r4, #1
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8007712:	50a9      	str	r1, [r5, r2]
  return HAL_OK;
 8007714:	461a      	mov	r2, r3
  heth->State= HAL_ETH_STATE_READY;
 8007716:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800771a:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
}
 800771e:	4610      	mov	r0, r2
 8007720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(heth);
 8007724:	2202      	movs	r2, #2
}
 8007726:	4610      	mov	r0, r2
 8007728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800772c <HAL_ETH_DMARxDescListInit>:
{
 800772c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(heth);
 800772e:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
 8007732:	2c01      	cmp	r4, #1
 8007734:	d038      	beq.n	80077a8 <HAL_ETH_DMARxDescListInit+0x7c>
 8007736:	2501      	movs	r5, #1
  heth->State = HAL_ETH_STATE_BUSY;
 8007738:	2402      	movs	r4, #2
  heth->RxDesc = DMARxDescTab; 
 800773a:	6281      	str	r1, [r0, #40]	; 0x28
  __HAL_LOCK(heth);
 800773c:	f880 5045 	strb.w	r5, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8007740:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  for(i=0; i < RxBuffCount; i++)
 8007744:	b31b      	cbz	r3, 800778e <HAL_ETH_DMARxDescListInit+0x62>
 8007746:	f103 3eff 	add.w	lr, r3, #4294967295
 800774a:	460c      	mov	r4, r1
 800774c:	eb01 1343 	add.w	r3, r1, r3, lsl #5
 8007750:	2500      	movs	r5, #0
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8007752:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8007756:	f244 57f4 	movw	r7, #17908	; 0x45f4
 800775a:	e007      	b.n	800776c <HAL_ETH_DMARxDescListInit+0x40>
  for(i=0; i < RxBuffCount; i++)
 800775c:	42b3      	cmp	r3, r6
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 800775e:	60e6      	str	r6, [r4, #12]
 8007760:	f105 0501 	add.w	r5, r5, #1
 8007764:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
 8007768:	4634      	mov	r4, r6
  for(i=0; i < RxBuffCount; i++)
 800776a:	d010      	beq.n	800778e <HAL_ETH_DMARxDescListInit+0x62>
    if(i < (RxBuffCount-1))
 800776c:	4575      	cmp	r5, lr
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800776e:	f8c4 c000 	str.w	ip, [r4]
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 8007772:	f104 0620 	add.w	r6, r4, #32
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8007776:	e9c4 7201 	strd	r7, r2, [r4, #4]
    if(i < (RxBuffCount-1))
 800777a:	d3ef      	bcc.n	800775c <HAL_ETH_DMARxDescListInit+0x30>
 800777c:	f104 0620 	add.w	r6, r4, #32
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8007780:	60e1      	str	r1, [r4, #12]
 8007782:	3501      	adds	r5, #1
 8007784:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
  for(i=0; i < RxBuffCount; i++)
 8007788:	42b3      	cmp	r3, r6
 800778a:	4634      	mov	r4, r6
 800778c:	d1ee      	bne.n	800776c <HAL_ETH_DMARxDescListInit+0x40>
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800778e:	6805      	ldr	r5, [r0, #0]
  __HAL_UNLOCK(heth);
 8007790:	2300      	movs	r3, #0
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8007792:	f241 020c 	movw	r2, #4108	; 0x100c
  heth->State= HAL_ETH_STATE_READY;
 8007796:	2401      	movs	r4, #1
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8007798:	50a9      	str	r1, [r5, r2]
  return HAL_OK;
 800779a:	461a      	mov	r2, r3
  heth->State= HAL_ETH_STATE_READY;
 800779c:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80077a0:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
}
 80077a4:	4610      	mov	r0, r2
 80077a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(heth);
 80077a8:	2202      	movs	r2, #2
}
 80077aa:	4610      	mov	r0, r2
 80077ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077ae:	bf00      	nop

080077b0 <HAL_ETH_TransmitFrame>:
  __HAL_LOCK(heth);
 80077b0:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d065      	beq.n	8007884 <HAL_ETH_TransmitFrame+0xd4>
 80077b8:	4602      	mov	r2, r0
  heth->State = HAL_ETH_STATE_BUSY;
 80077ba:	2302      	movs	r3, #2
  __HAL_LOCK(heth);
 80077bc:	2001      	movs	r0, #1
  heth->State = HAL_ETH_STATE_BUSY;
 80077be:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
  __HAL_LOCK(heth);
 80077c2:	f882 0045 	strb.w	r0, [r2, #69]	; 0x45
  if (FrameLength == 0) 
 80077c6:	2900      	cmp	r1, #0
 80077c8:	d033      	beq.n	8007832 <HAL_ETH_TransmitFrame+0x82>
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80077ca:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
{
 80077cc:	b4f0      	push	{r4, r5, r6, r7}
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80077ce:	681c      	ldr	r4, [r3, #0]
 80077d0:	2c00      	cmp	r4, #0
 80077d2:	db59      	blt.n	8007888 <HAL_ETH_TransmitFrame+0xd8>
  if (FrameLength > ETH_TX_BUF_SIZE)
 80077d4:	f240 50f4 	movw	r0, #1524	; 0x5f4
 80077d8:	4281      	cmp	r1, r0
 80077da:	d931      	bls.n	8007840 <HAL_ETH_TransmitFrame+0x90>
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 80077dc:	4d31      	ldr	r5, [pc, #196]	; (80078a4 <HAL_ETH_TransmitFrame+0xf4>)
 80077de:	fba5 4501 	umull	r4, r5, r5, r1
 80077e2:	0aad      	lsrs	r5, r5, #10
    if (FrameLength % ETH_TX_BUF_SIZE) 
 80077e4:	fb00 1015 	mls	r0, r0, r5, r1
 80077e8:	b340      	cbz	r0, 800783c <HAL_ETH_TransmitFrame+0x8c>
      bufcount++;
 80077ea:	3501      	adds	r5, #1
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 80077ec:	f201 51f4 	addw	r1, r1, #1524	; 0x5f4
 80077f0:	4c2d      	ldr	r4, [pc, #180]	; (80078a8 <HAL_ETH_TransmitFrame+0xf8>)
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80077f2:	2000      	movs	r0, #0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80077f4:	f240 56f4 	movw	r6, #1524	; 0x5f4
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 80077f8:	fb04 1105 	mla	r1, r4, r5, r1
      if (i == (bufcount-1))
 80077fc:	1e6f      	subs	r7, r5, #1
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80077fe:	f3c1 010c 	ubfx	r1, r1, #0, #13
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8007802:	681c      	ldr	r4, [r3, #0]
 8007804:	f024 5440 	bic.w	r4, r4, #805306368	; 0x30000000
 8007808:	601c      	str	r4, [r3, #0]
      if (i == 0) 
 800780a:	2800      	cmp	r0, #0
 800780c:	d044      	beq.n	8007898 <HAL_ETH_TransmitFrame+0xe8>
      if (i == (bufcount-1))
 800780e:	4287      	cmp	r7, r0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8007810:	605e      	str	r6, [r3, #4]
      if (i == (bufcount-1))
 8007812:	d104      	bne.n	800781e <HAL_ETH_TransmitFrame+0x6e>
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8007814:	681c      	ldr	r4, [r3, #0]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8007816:	6059      	str	r1, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8007818:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
 800781c:	601c      	str	r4, [r3, #0]
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800781e:	681c      	ldr	r4, [r3, #0]
    for (i=0; i< bufcount; i++)
 8007820:	3001      	adds	r0, #1
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8007822:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
    for (i=0; i< bufcount; i++)
 8007826:	42a8      	cmp	r0, r5
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8007828:	601c      	str	r4, [r3, #0]
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800782a:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< bufcount; i++)
 800782c:	d1e9      	bne.n	8007802 <HAL_ETH_TransmitFrame+0x52>
 800782e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007830:	e013      	b.n	800785a <HAL_ETH_TransmitFrame+0xaa>
    heth->State = HAL_ETH_STATE_READY;
 8007832:	f882 0044 	strb.w	r0, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8007836:	f882 1045 	strb.w	r1, [r2, #69]	; 0x45
    return  HAL_ERROR;                                    
 800783a:	4770      	bx	lr
  if (bufcount == 1)
 800783c:	2d01      	cmp	r5, #1
 800783e:	d1d5      	bne.n	80077ec <HAL_ETH_TransmitFrame+0x3c>
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8007840:	6818      	ldr	r0, [r3, #0]
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8007842:	f3c1 010c 	ubfx	r1, r1, #0, #13
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8007846:	68dc      	ldr	r4, [r3, #12]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8007848:	f040 5040 	orr.w	r0, r0, #805306368	; 0x30000000
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800784c:	6059      	str	r1, [r3, #4]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800784e:	6018      	str	r0, [r3, #0]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8007850:	6819      	ldr	r1, [r3, #0]
 8007852:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8007856:	6019      	str	r1, [r3, #0]
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8007858:	62d4      	str	r4, [r2, #44]	; 0x2c
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800785a:	6813      	ldr	r3, [r2, #0]
 800785c:	f241 0114 	movw	r1, #4116	; 0x1014
 8007860:	5858      	ldr	r0, [r3, r1]
 8007862:	0740      	lsls	r0, r0, #29
 8007864:	d505      	bpl.n	8007872 <HAL_ETH_TransmitFrame+0xc2>
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8007866:	2504      	movs	r5, #4
    (heth->Instance)->DMATPDR = 0;
 8007868:	f241 0004 	movw	r0, #4100	; 0x1004
 800786c:	2400      	movs	r4, #0
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800786e:	505d      	str	r5, [r3, r1]
    (heth->Instance)->DMATPDR = 0;
 8007870:	501c      	str	r4, [r3, r0]
  __HAL_UNLOCK(heth);
 8007872:	2300      	movs	r3, #0
  heth->State = HAL_ETH_STATE_READY;
 8007874:	2101      	movs	r1, #1
  return HAL_OK;
 8007876:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 8007878:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800787c:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 8007880:	bcf0      	pop	{r4, r5, r6, r7}
 8007882:	4770      	bx	lr
  __HAL_LOCK(heth);
 8007884:	2002      	movs	r0, #2
}
 8007886:	4770      	bx	lr
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8007888:	2112      	movs	r1, #18
    __HAL_UNLOCK(heth);
 800788a:	2300      	movs	r3, #0
    heth->State = HAL_ETH_STATE_BUSY_TX;
 800788c:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8007890:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 8007894:	bcf0      	pop	{r4, r5, r6, r7}
 8007896:	4770      	bx	lr
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8007898:	681c      	ldr	r4, [r3, #0]
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800789a:	605e      	str	r6, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 800789c:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 80078a0:	601c      	str	r4, [r3, #0]
 80078a2:	e7bc      	b.n	800781e <HAL_ETH_TransmitFrame+0x6e>
 80078a4:	ac02b00b 	.word	0xac02b00b
 80078a8:	fffffa0c 	.word	0xfffffa0c

080078ac <HAL_ETH_GetReceivedFrame_IT>:
  __HAL_LOCK(heth);
 80078ac:	f890 2045 	ldrb.w	r2, [r0, #69]	; 0x45
 80078b0:	2a01      	cmp	r2, #1
 80078b2:	d032      	beq.n	800791a <HAL_ETH_GetReceivedFrame_IT+0x6e>
 80078b4:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80078b6:	4603      	mov	r3, r0
 80078b8:	2101      	movs	r1, #1
  uint32_t descriptorscancounter = 0;
 80078ba:	2000      	movs	r0, #0
{
 80078bc:	b470      	push	{r4, r5, r6}
  heth->State = HAL_ETH_STATE_BUSY;
 80078be:	2402      	movs	r4, #2
  __HAL_LOCK(heth);
 80078c0:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
      heth->RxFrameInfos.SegCount = 1;   
 80078c4:	460d      	mov	r5, r1
  heth->State = HAL_ETH_STATE_BUSY;
 80078c6:	f883 4044 	strb.w	r4, [r3, #68]	; 0x44
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80078ca:	6811      	ldr	r1, [r2, #0]
 80078cc:	2900      	cmp	r1, #0
 80078ce:	db17      	blt.n	8007900 <HAL_ETH_GetReceivedFrame_IT+0x54>
 80078d0:	2804      	cmp	r0, #4
    descriptorscancounter++;
 80078d2:	f100 0001 	add.w	r0, r0, #1
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80078d6:	d013      	beq.n	8007900 <HAL_ETH_GetReceivedFrame_IT+0x54>
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 80078d8:	6811      	ldr	r1, [r2, #0]
 80078da:	68d4      	ldr	r4, [r2, #12]
 80078dc:	f401 7140 	and.w	r1, r1, #768	; 0x300
 80078e0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80078e4:	d014      	beq.n	8007910 <HAL_ETH_GetReceivedFrame_IT+0x64>
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 80078e6:	6816      	ldr	r6, [r2, #0]
 80078e8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80078ea:	f416 7f40 	tst.w	r6, #768	; 0x300
 80078ee:	f101 0101 	add.w	r1, r1, #1
 80078f2:	d114      	bne.n	800791e <HAL_ETH_GetReceivedFrame_IT+0x72>
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 80078f4:	4622      	mov	r2, r4
      (heth->RxFrameInfos.SegCount)++;
 80078f6:	6399      	str	r1, [r3, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 80078f8:	629c      	str	r4, [r3, #40]	; 0x28
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80078fa:	6811      	ldr	r1, [r2, #0]
 80078fc:	2900      	cmp	r1, #0
 80078fe:	dae7      	bge.n	80078d0 <HAL_ETH_GetReceivedFrame_IT+0x24>
  heth->State = HAL_ETH_STATE_READY;
 8007900:	2001      	movs	r0, #1
  __HAL_UNLOCK(heth);
 8007902:	2200      	movs	r2, #0
  heth->State = HAL_ETH_STATE_READY;
 8007904:	f883 0044 	strb.w	r0, [r3, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8007908:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
}
 800790c:	bc70      	pop	{r4, r5, r6}
 800790e:	4770      	bx	lr
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8007910:	631a      	str	r2, [r3, #48]	; 0x30
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8007912:	4622      	mov	r2, r4
      heth->RxFrameInfos.SegCount = 1;   
 8007914:	639d      	str	r5, [r3, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8007916:	629c      	str	r4, [r3, #40]	; 0x28
 8007918:	e7ef      	b.n	80078fa <HAL_ETH_GetReceivedFrame_IT+0x4e>
  __HAL_LOCK(heth);
 800791a:	2002      	movs	r0, #2
}
 800791c:	4770      	bx	lr
      if ((heth->RxFrameInfos.SegCount) == 1)
 800791e:	2901      	cmp	r1, #1
      (heth->RxFrameInfos.SegCount)++;
 8007920:	e9c3 210d 	strd	r2, r1, [r3, #52]	; 0x34
      if ((heth->RxFrameInfos.SegCount) == 1)
 8007924:	d010      	beq.n	8007948 <HAL_ETH_GetReceivedFrame_IT+0x9c>
 8007926:	6b19      	ldr	r1, [r3, #48]	; 0x30
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8007928:	6812      	ldr	r2, [r2, #0]
      heth->State = HAL_ETH_STATE_READY;
 800792a:	2501      	movs	r5, #1
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800792c:	6888      	ldr	r0, [r1, #8]
      __HAL_UNLOCK(heth);
 800792e:	2100      	movs	r1, #0
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8007930:	f3c2 420d 	ubfx	r2, r2, #16, #14
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8007934:	629c      	str	r4, [r3, #40]	; 0x28
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8007936:	6418      	str	r0, [r3, #64]	; 0x40
      return HAL_OK;
 8007938:	4608      	mov	r0, r1
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800793a:	3a04      	subs	r2, #4
      heth->State = HAL_ETH_STATE_READY;
 800793c:	f883 5044 	strb.w	r5, [r3, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8007940:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8007944:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_OK;
 8007946:	e7e1      	b.n	800790c <HAL_ETH_GetReceivedFrame_IT+0x60>
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8007948:	4611      	mov	r1, r2
 800794a:	631a      	str	r2, [r3, #48]	; 0x30
 800794c:	e7ec      	b.n	8007928 <HAL_ETH_GetReceivedFrame_IT+0x7c>
 800794e:	bf00      	nop

08007950 <HAL_ETH_TxCpltCallback>:
 8007950:	4770      	bx	lr
 8007952:	bf00      	nop

08007954 <HAL_ETH_ErrorCallback>:
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop

08007958 <HAL_ETH_IRQHandler>:
{
 8007958:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 800795a:	6803      	ldr	r3, [r0, #0]
 800795c:	f241 0614 	movw	r6, #4116	; 0x1014
{
 8007960:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8007962:	599d      	ldr	r5, [r3, r6]
 8007964:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8007968:	d123      	bne.n	80079b2 <HAL_ETH_IRQHandler+0x5a>
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 800796a:	599a      	ldr	r2, [r3, r6]
 800796c:	07d2      	lsls	r2, r2, #31
 800796e:	d416      	bmi.n	800799e <HAL_ETH_IRQHandler+0x46>
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8007970:	f241 0514 	movw	r5, #4116	; 0x1014
 8007974:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007978:	515a      	str	r2, [r3, r5]
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800797a:	595b      	ldr	r3, [r3, r5]
 800797c:	041b      	lsls	r3, r3, #16
 800797e:	d400      	bmi.n	8007982 <HAL_ETH_IRQHandler+0x2a>
}
 8007980:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ETH_ErrorCallback(heth);
 8007982:	4620      	mov	r0, r4
 8007984:	f7ff ffe6 	bl	8007954 <HAL_ETH_ErrorCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8007988:	6821      	ldr	r1, [r4, #0]
 800798a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    heth->State = HAL_ETH_STATE_READY;
 800798e:	2201      	movs	r2, #1
    __HAL_UNLOCK(heth);
 8007990:	2300      	movs	r3, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8007992:	5148      	str	r0, [r1, r5]
    heth->State = HAL_ETH_STATE_READY;
 8007994:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8007998:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 800799c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ETH_TxCpltCallback(heth);
 800799e:	f7ff ffd7 	bl	8007950 <HAL_ETH_TxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 80079a2:	2201      	movs	r2, #1
 80079a4:	6823      	ldr	r3, [r4, #0]
 80079a6:	519a      	str	r2, [r3, r6]
    heth->State = HAL_ETH_STATE_READY;
 80079a8:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 80079ac:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 80079b0:	e7de      	b.n	8007970 <HAL_ETH_IRQHandler+0x18>
    HAL_ETH_RxCpltCallback(heth);
 80079b2:	f008 fb33 	bl	801001c <HAL_ETH_RxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80079b6:	6823      	ldr	r3, [r4, #0]
 80079b8:	2040      	movs	r0, #64	; 0x40
    heth->State = HAL_ETH_STATE_READY;
 80079ba:	2101      	movs	r1, #1
    __HAL_UNLOCK(heth);
 80079bc:	2200      	movs	r2, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80079be:	5198      	str	r0, [r3, r6]
    heth->State = HAL_ETH_STATE_READY;
 80079c0:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 80079c4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80079c8:	e7d2      	b.n	8007970 <HAL_ETH_IRQHandler+0x18>
 80079ca:	bf00      	nop

080079cc <HAL_ETH_ReadPHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 80079cc:	8a03      	ldrh	r3, [r0, #16]
 80079ce:	2b20      	cmp	r3, #32
{
 80079d0:	b570      	push	{r4, r5, r6, lr}
 80079d2:	4604      	mov	r4, r0
 80079d4:	460d      	mov	r5, r1
 80079d6:	4616      	mov	r6, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 80079d8:	d833      	bhi.n	8007a42 <HAL_ETH_ReadPHYRegister+0x76>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80079da:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80079de:	2b82      	cmp	r3, #130	; 0x82
 80079e0:	d038      	beq.n	8007a54 <HAL_ETH_ReadPHYRegister+0x88>
  tmpreg = heth->Instance->MACMIIAR;
 80079e2:	6820      	ldr	r0, [r4, #0]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80079e4:	01ab      	lsls	r3, r5, #6
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80079e6:	2282      	movs	r2, #130	; 0x82
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80079e8:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80079ec:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80079f0:	8a22      	ldrh	r2, [r4, #16]
 80079f2:	f043 0301 	orr.w	r3, r3, #1
  tmpreg = heth->Instance->MACMIIAR;
 80079f6:	6901      	ldr	r1, [r0, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80079f8:	02d2      	lsls	r2, r2, #11
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 80079fa:	f001 011c 	and.w	r1, r1, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80079fe:	b292      	uxth	r2, r2
 8007a00:	430b      	orrs	r3, r1
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8007a02:	4313      	orrs	r3, r2
  heth->Instance->MACMIIAR = tmpreg;
 8007a04:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 8007a06:	f7fd fdd7 	bl	80055b8 <HAL_GetTick>
 8007a0a:	4605      	mov	r5, r0
 8007a0c:	e004      	b.n	8007a18 <HAL_ETH_ReadPHYRegister+0x4c>
    tmpreg = heth->Instance->MACMIIAR;
 8007a0e:	6823      	ldr	r3, [r4, #0]
 8007a10:	6918      	ldr	r0, [r3, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8007a12:	f010 0001 	ands.w	r0, r0, #1
 8007a16:	d00d      	beq.n	8007a34 <HAL_ETH_ReadPHYRegister+0x68>
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8007a18:	f7fd fdce 	bl	80055b8 <HAL_GetTick>
 8007a1c:	1b40      	subs	r0, r0, r5
 8007a1e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8007a22:	d3f4      	bcc.n	8007a0e <HAL_ETH_ReadPHYRegister+0x42>
      heth->State= HAL_ETH_STATE_READY;
 8007a24:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 8007a26:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 8007a28:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 8007a2a:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8007a2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8007a32:	bd70      	pop	{r4, r5, r6, pc}
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8007a34:	695b      	ldr	r3, [r3, #20]
  heth->State = HAL_ETH_STATE_READY;
 8007a36:	2201      	movs	r2, #1
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	6033      	str	r3, [r6, #0]
  heth->State = HAL_ETH_STATE_READY;
 8007a3c:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
}
 8007a40:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8007a42:	f240 5116 	movw	r1, #1302	; 0x516
 8007a46:	4804      	ldr	r0, [pc, #16]	; (8007a58 <HAL_ETH_ReadPHYRegister+0x8c>)
 8007a48:	f7fb f9f0 	bl	8002e2c <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8007a4c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007a50:	2b82      	cmp	r3, #130	; 0x82
 8007a52:	d1c6      	bne.n	80079e2 <HAL_ETH_ReadPHYRegister+0x16>
    return HAL_BUSY;
 8007a54:	2002      	movs	r0, #2
}
 8007a56:	bd70      	pop	{r4, r5, r6, pc}
 8007a58:	08026710 	.word	0x08026710

08007a5c <HAL_ETH_WritePHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8007a5c:	8a03      	ldrh	r3, [r0, #16]
 8007a5e:	2b20      	cmp	r3, #32
{
 8007a60:	b570      	push	{r4, r5, r6, lr}
 8007a62:	4604      	mov	r4, r0
 8007a64:	460d      	mov	r5, r1
 8007a66:	4616      	mov	r6, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8007a68:	d832      	bhi.n	8007ad0 <HAL_ETH_WritePHYRegister+0x74>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8007a6a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007a6e:	2b42      	cmp	r3, #66	; 0x42
 8007a70:	d037      	beq.n	8007ae2 <HAL_ETH_WritePHYRegister+0x86>
  tmpreg = heth->Instance->MACMIIAR;
 8007a72:	6821      	ldr	r1, [r4, #0]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8007a74:	01ab      	lsls	r3, r5, #6
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8007a76:	2242      	movs	r2, #66	; 0x42
 8007a78:	b2b6      	uxth	r6, r6
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8007a7a:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8007a7e:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8007a82:	8a22      	ldrh	r2, [r4, #16]
 8007a84:	f043 0303 	orr.w	r3, r3, #3
  tmpreg = heth->Instance->MACMIIAR;
 8007a88:	6908      	ldr	r0, [r1, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8007a8a:	02d2      	lsls	r2, r2, #11
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8007a8c:	614e      	str	r6, [r1, #20]
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8007a8e:	f000 001c 	and.w	r0, r0, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8007a92:	b292      	uxth	r2, r2
 8007a94:	4303      	orrs	r3, r0
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8007a96:	4313      	orrs	r3, r2
  heth->Instance->MACMIIAR = tmpreg;
 8007a98:	610b      	str	r3, [r1, #16]
  tickstart = HAL_GetTick();
 8007a9a:	f7fd fd8d 	bl	80055b8 <HAL_GetTick>
 8007a9e:	4605      	mov	r5, r0
 8007aa0:	e004      	b.n	8007aac <HAL_ETH_WritePHYRegister+0x50>
    tmpreg = heth->Instance->MACMIIAR;
 8007aa2:	6823      	ldr	r3, [r4, #0]
 8007aa4:	6918      	ldr	r0, [r3, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8007aa6:	f010 0001 	ands.w	r0, r0, #1
 8007aaa:	d00d      	beq.n	8007ac8 <HAL_ETH_WritePHYRegister+0x6c>
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8007aac:	f7fd fd84 	bl	80055b8 <HAL_GetTick>
 8007ab0:	1b40      	subs	r0, r0, r5
 8007ab2:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8007ab6:	d3f4      	bcc.n	8007aa2 <HAL_ETH_WritePHYRegister+0x46>
      heth->State= HAL_ETH_STATE_READY;
 8007ab8:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 8007aba:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 8007abc:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 8007abe:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8007ac2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8007ac6:	bd70      	pop	{r4, r5, r6, pc}
  heth->State = HAL_ETH_STATE_READY;
 8007ac8:	2301      	movs	r3, #1
 8007aca:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 8007ace:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8007ad0:	f240 515e 	movw	r1, #1374	; 0x55e
 8007ad4:	4804      	ldr	r0, [pc, #16]	; (8007ae8 <HAL_ETH_WritePHYRegister+0x8c>)
 8007ad6:	f7fb f9a9 	bl	8002e2c <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8007ada:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007ade:	2b42      	cmp	r3, #66	; 0x42
 8007ae0:	d1c7      	bne.n	8007a72 <HAL_ETH_WritePHYRegister+0x16>
    return HAL_BUSY;
 8007ae2:	2002      	movs	r0, #2
}
 8007ae4:	bd70      	pop	{r4, r5, r6, pc}
 8007ae6:	bf00      	nop
 8007ae8:	08026710 	.word	0x08026710

08007aec <HAL_ETH_Init>:
{
 8007aec:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tempreg = 0, phyreg = 0;
 8007aee:	2300      	movs	r3, #0
{
 8007af0:	b083      	sub	sp, #12
  uint32_t tempreg = 0, phyreg = 0;
 8007af2:	9300      	str	r3, [sp, #0]
  if(heth == NULL)
 8007af4:	2800      	cmp	r0, #0
 8007af6:	f000 80bb 	beq.w	8007c70 <HAL_ETH_Init+0x184>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 8007afa:	6843      	ldr	r3, [r0, #4]
 8007afc:	4604      	mov	r4, r0
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	f200 8092 	bhi.w	8007c28 <HAL_ETH_Init+0x13c>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 8007b04:	69a3      	ldr	r3, [r4, #24]
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	f200 8085 	bhi.w	8007c16 <HAL_ETH_Init+0x12a>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8007b0c:	69e3      	ldr	r3, [r4, #28]
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d878      	bhi.n	8007c04 <HAL_ETH_Init+0x118>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 8007b12:	6a23      	ldr	r3, [r4, #32]
 8007b14:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 8007b18:	f040 8095 	bne.w	8007c46 <HAL_ETH_Init+0x15a>
  if(heth->State == HAL_ETH_STATE_RESET)
 8007b1c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007b20:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	f000 8088 	beq.w	8007c3a <HAL_ETH_Init+0x14e>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007b2a:	4b90      	ldr	r3, [pc, #576]	; (8007d6c <HAL_ETH_Init+0x280>)
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8007b2c:	6821      	ldr	r1, [r4, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007b2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8007b30:	488f      	ldr	r0, [pc, #572]	; (8007d70 <HAL_ETH_Init+0x284>)
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8007b32:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007b36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b3a:	645a      	str	r2, [r3, #68]	; 0x44
 8007b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b42:	9301      	str	r3, [sp, #4]
 8007b44:	9b01      	ldr	r3, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8007b46:	6843      	ldr	r3, [r0, #4]
 8007b48:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007b4c:	6043      	str	r3, [r0, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8007b4e:	6843      	ldr	r3, [r0, #4]
 8007b50:	6a22      	ldr	r2, [r4, #32]
 8007b52:	4313      	orrs	r3, r2
 8007b54:	6043      	str	r3, [r0, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8007b56:	680b      	ldr	r3, [r1, #0]
 8007b58:	f043 0301 	orr.w	r3, r3, #1
 8007b5c:	600b      	str	r3, [r1, #0]
  tickstart = HAL_GetTick();
 8007b5e:	f7fd fd2b 	bl	80055b8 <HAL_GetTick>
 8007b62:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8007b64:	e005      	b.n	8007b72 <HAL_ETH_Init+0x86>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8007b66:	f7fd fd27 	bl	80055b8 <HAL_GetTick>
 8007b6a:	1b40      	subs	r0, r0, r5
 8007b6c:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8007b70:	d875      	bhi.n	8007c5e <HAL_ETH_Init+0x172>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8007b72:	6823      	ldr	r3, [r4, #0]
 8007b74:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 8007b78:	6812      	ldr	r2, [r2, #0]
 8007b7a:	07d0      	lsls	r0, r2, #31
 8007b7c:	d4f3      	bmi.n	8007b66 <HAL_ETH_Init+0x7a>
  tempreg = (heth->Instance)->MACMIIAR;
 8007b7e:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 8007b80:	f002 fda6 	bl	800a6d0 <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000)&&(hclk < 35000000))
 8007b84:	4b7b      	ldr	r3, [pc, #492]	; (8007d74 <HAL_ETH_Init+0x288>)
 8007b86:	4a7c      	ldr	r2, [pc, #496]	; (8007d78 <HAL_ETH_Init+0x28c>)
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8007b88:	f025 051c 	bic.w	r5, r5, #28
  if((hclk >= 20000000)&&(hclk < 35000000))
 8007b8c:	4403      	add	r3, r0
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d972      	bls.n	8007c78 <HAL_ETH_Init+0x18c>
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8007b92:	4b7a      	ldr	r3, [pc, #488]	; (8007d7c <HAL_ETH_Init+0x290>)
 8007b94:	4a7a      	ldr	r2, [pc, #488]	; (8007d80 <HAL_ETH_Init+0x294>)
 8007b96:	4403      	add	r3, r0
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d87a      	bhi.n	8007c92 <HAL_ETH_Init+0x1a6>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8007b9c:	f045 050c 	orr.w	r5, r5, #12
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8007ba0:	6823      	ldr	r3, [r4, #0]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8007ba2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007ba6:	2100      	movs	r1, #0
 8007ba8:	4620      	mov	r0, r4
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8007baa:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8007bac:	f7ff ff56 	bl	8007a5c <HAL_ETH_WritePHYRegister>
 8007bb0:	4605      	mov	r5, r0
 8007bb2:	2800      	cmp	r0, #0
 8007bb4:	d163      	bne.n	8007c7e <HAL_ETH_Init+0x192>
  HAL_Delay(PHY_RESET_DELAY);
 8007bb6:	20ff      	movs	r0, #255	; 0xff
 8007bb8:	f7fd fd04 	bl	80055c4 <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8007bbc:	6863      	ldr	r3, [r4, #4]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d176      	bne.n	8007cb0 <HAL_ETH_Init+0x1c4>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007bc2:	68a3      	ldr	r3, [r4, #8]
 8007bc4:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8007bc8:	f040 8098 	bne.w	8007cfc <HAL_ETH_Init+0x210>
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 8007bcc:	68e3      	ldr	r3, [r4, #12]
 8007bce:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8007bd2:	f040 808c 	bne.w	8007cee <HAL_ETH_Init+0x202>
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8007bd6:	08db      	lsrs	r3, r3, #3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8007bd8:	68a2      	ldr	r2, [r4, #8]
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8007bda:	2100      	movs	r1, #0
 8007bdc:	4620      	mov	r0, r4
 8007bde:	ea43 0252 	orr.w	r2, r3, r2, lsr #1
 8007be2:	b292      	uxth	r2, r2
 8007be4:	f7ff ff3a 	bl	8007a5c <HAL_ETH_WritePHYRegister>
 8007be8:	2800      	cmp	r0, #0
 8007bea:	d148      	bne.n	8007c7e <HAL_ETH_Init+0x192>
    HAL_Delay(PHY_CONFIG_DELAY);
 8007bec:	f640 70ff 	movw	r0, #4095	; 0xfff
 8007bf0:	f7fd fce8 	bl	80055c4 <HAL_Delay>
  ETH_MACDMAConfig(heth, err);
 8007bf4:	2100      	movs	r1, #0
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	f7ff fcce 	bl	8007598 <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  return HAL_OK;
 8007c02:	e032      	b.n	8007c6a <HAL_ETH_Init+0x17e>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8007c04:	21e0      	movs	r1, #224	; 0xe0
 8007c06:	485f      	ldr	r0, [pc, #380]	; (8007d84 <HAL_ETH_Init+0x298>)
 8007c08:	f7fb f910 	bl	8002e2c <assert_failed>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 8007c0c:	6a23      	ldr	r3, [r4, #32]
 8007c0e:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 8007c12:	d083      	beq.n	8007b1c <HAL_ETH_Init+0x30>
 8007c14:	e017      	b.n	8007c46 <HAL_ETH_Init+0x15a>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 8007c16:	21df      	movs	r1, #223	; 0xdf
 8007c18:	485a      	ldr	r0, [pc, #360]	; (8007d84 <HAL_ETH_Init+0x298>)
 8007c1a:	f7fb f907 	bl	8002e2c <assert_failed>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8007c1e:	69e3      	ldr	r3, [r4, #28]
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	f67f af76 	bls.w	8007b12 <HAL_ETH_Init+0x26>
 8007c26:	e7ed      	b.n	8007c04 <HAL_ETH_Init+0x118>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 8007c28:	21de      	movs	r1, #222	; 0xde
 8007c2a:	4856      	ldr	r0, [pc, #344]	; (8007d84 <HAL_ETH_Init+0x298>)
 8007c2c:	f7fb f8fe 	bl	8002e2c <assert_failed>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 8007c30:	69a3      	ldr	r3, [r4, #24]
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	f67f af6a 	bls.w	8007b0c <HAL_ETH_Init+0x20>
 8007c38:	e7ed      	b.n	8007c16 <HAL_ETH_Init+0x12a>
    heth->Lock = HAL_UNLOCKED;
 8007c3a:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 8007c3e:	4620      	mov	r0, r4
 8007c40:	f008 f95e 	bl	800ff00 <HAL_ETH_MspInit>
 8007c44:	e771      	b.n	8007b2a <HAL_ETH_Init+0x3e>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 8007c46:	21e1      	movs	r1, #225	; 0xe1
 8007c48:	484e      	ldr	r0, [pc, #312]	; (8007d84 <HAL_ETH_Init+0x298>)
 8007c4a:	f7fb f8ef 	bl	8002e2c <assert_failed>
  if(heth->State == HAL_ETH_STATE_RESET)
 8007c4e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007c52:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	f47f af67 	bne.w	8007b2a <HAL_ETH_Init+0x3e>
 8007c5c:	e7ed      	b.n	8007c3a <HAL_ETH_Init+0x14e>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8007c5e:	2503      	movs	r5, #3
      __HAL_UNLOCK(heth);
 8007c60:	2300      	movs	r3, #0
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8007c62:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8007c66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	b003      	add	sp, #12
 8007c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8007c70:	2501      	movs	r5, #1
}
 8007c72:	4628      	mov	r0, r5
 8007c74:	b003      	add	sp, #12
 8007c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8007c78:	f045 0508 	orr.w	r5, r5, #8
 8007c7c:	e790      	b.n	8007ba0 <HAL_ETH_Init+0xb4>
      heth->State = HAL_ETH_STATE_READY;
 8007c7e:	2501      	movs	r5, #1
      ETH_MACDMAConfig(heth, err);
 8007c80:	4620      	mov	r0, r4
 8007c82:	2101      	movs	r1, #1
 8007c84:	f7ff fc88 	bl	8007598 <ETH_MACDMAConfig>
}
 8007c88:	4628      	mov	r0, r5
      heth->State = HAL_ETH_STATE_READY;
 8007c8a:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
}
 8007c8e:	b003      	add	sp, #12
 8007c90:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8007c92:	4b3d      	ldr	r3, [pc, #244]	; (8007d88 <HAL_ETH_Init+0x29c>)
 8007c94:	4a3d      	ldr	r2, [pc, #244]	; (8007d8c <HAL_ETH_Init+0x2a0>)
 8007c96:	4403      	add	r3, r0
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d981      	bls.n	8007ba0 <HAL_ETH_Init+0xb4>
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8007c9c:	4b3c      	ldr	r3, [pc, #240]	; (8007d90 <HAL_ETH_Init+0x2a4>)
 8007c9e:	4a3d      	ldr	r2, [pc, #244]	; (8007d94 <HAL_ETH_Init+0x2a8>)
 8007ca0:	4403      	add	r3, r0
 8007ca2:	4293      	cmp	r3, r2
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8007ca4:	bf94      	ite	ls
 8007ca6:	f045 0504 	orrls.w	r5, r5, #4
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8007caa:	f045 0510 	orrhi.w	r5, r5, #16
 8007cae:	e777      	b.n	8007ba0 <HAL_ETH_Init+0xb4>
    tickstart = HAL_GetTick();
 8007cb0:	f7fd fc82 	bl	80055b8 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8007cb4:	f241 3688 	movw	r6, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8007cb8:	4607      	mov	r7, r0
 8007cba:	e002      	b.n	8007cc2 <HAL_ETH_Init+0x1d6>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8007cbc:	9b00      	ldr	r3, [sp, #0]
 8007cbe:	0759      	lsls	r1, r3, #29
 8007cc0:	d422      	bmi.n	8007d08 <HAL_ETH_Init+0x21c>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8007cc2:	466a      	mov	r2, sp
 8007cc4:	2101      	movs	r1, #1
 8007cc6:	4620      	mov	r0, r4
 8007cc8:	f7ff fe80 	bl	80079cc <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8007ccc:	f7fd fc74 	bl	80055b8 <HAL_GetTick>
 8007cd0:	1bc0      	subs	r0, r0, r7
 8007cd2:	42b0      	cmp	r0, r6
 8007cd4:	d9f2      	bls.n	8007cbc <HAL_ETH_Init+0x1d0>
        ETH_MACDMAConfig(heth, err);
 8007cd6:	2101      	movs	r1, #1
 8007cd8:	4620      	mov	r0, r4
 8007cda:	f7ff fc5d 	bl	8007598 <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 8007cde:	2201      	movs	r2, #1
        __HAL_UNLOCK(heth);
 8007ce0:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8007ce2:	2503      	movs	r5, #3
        heth->State= HAL_ETH_STATE_READY;
 8007ce4:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 8007ce8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 8007cec:	e7bd      	b.n	8007c6a <HAL_ETH_Init+0x17e>
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 8007cee:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8007cf2:	4824      	ldr	r0, [pc, #144]	; (8007d84 <HAL_ETH_Init+0x298>)
 8007cf4:	f7fb f89a 	bl	8002e2c <assert_failed>
 8007cf8:	68e3      	ldr	r3, [r4, #12]
 8007cfa:	e76c      	b.n	8007bd6 <HAL_ETH_Init+0xea>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007cfc:	f240 11c5 	movw	r1, #453	; 0x1c5
 8007d00:	4820      	ldr	r0, [pc, #128]	; (8007d84 <HAL_ETH_Init+0x298>)
 8007d02:	f7fb f893 	bl	8002e2c <assert_failed>
 8007d06:	e761      	b.n	8007bcc <HAL_ETH_Init+0xe0>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8007d08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007d0c:	2100      	movs	r1, #0
 8007d0e:	4620      	mov	r0, r4
 8007d10:	f7ff fea4 	bl	8007a5c <HAL_ETH_WritePHYRegister>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	d1b2      	bne.n	8007c7e <HAL_ETH_Init+0x192>
    tickstart = HAL_GetTick();
 8007d18:	f7fd fc4e 	bl	80055b8 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8007d1c:	f241 3688 	movw	r6, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8007d20:	4607      	mov	r7, r0
 8007d22:	e002      	b.n	8007d2a <HAL_ETH_Init+0x23e>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8007d24:	9b00      	ldr	r3, [sp, #0]
 8007d26:	069a      	lsls	r2, r3, #26
 8007d28:	d40a      	bmi.n	8007d40 <HAL_ETH_Init+0x254>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8007d2a:	466a      	mov	r2, sp
 8007d2c:	2101      	movs	r1, #1
 8007d2e:	4620      	mov	r0, r4
 8007d30:	f7ff fe4c 	bl	80079cc <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8007d34:	f7fd fc40 	bl	80055b8 <HAL_GetTick>
 8007d38:	1bc0      	subs	r0, r0, r7
 8007d3a:	42b0      	cmp	r0, r6
 8007d3c:	d9f2      	bls.n	8007d24 <HAL_ETH_Init+0x238>
 8007d3e:	e7ca      	b.n	8007cd6 <HAL_ETH_Init+0x1ea>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8007d40:	466a      	mov	r2, sp
 8007d42:	211f      	movs	r1, #31
 8007d44:	4620      	mov	r0, r4
 8007d46:	f7ff fe41 	bl	80079cc <HAL_ETH_ReadPHYRegister>
 8007d4a:	2800      	cmp	r0, #0
 8007d4c:	d197      	bne.n	8007c7e <HAL_ETH_Init+0x192>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8007d4e:	9b00      	ldr	r3, [sp, #0]
 8007d50:	f013 0210 	ands.w	r2, r3, #16
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8007d54:	bf18      	it	ne
 8007d56:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8007d5a:	075b      	lsls	r3, r3, #29
      (heth->Init).Speed = ETH_SPEED_10M; 
 8007d5c:	bf4c      	ite	mi
 8007d5e:	2300      	movmi	r3, #0
      (heth->Init).Speed = ETH_SPEED_100M;
 8007d60:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8007d64:	60e2      	str	r2, [r4, #12]
      (heth->Init).Speed = ETH_SPEED_100M;
 8007d66:	60a3      	str	r3, [r4, #8]
 8007d68:	e744      	b.n	8007bf4 <HAL_ETH_Init+0x108>
 8007d6a:	bf00      	nop
 8007d6c:	40023800 	.word	0x40023800
 8007d70:	40013800 	.word	0x40013800
 8007d74:	feced300 	.word	0xfeced300
 8007d78:	00e4e1bf 	.word	0x00e4e1bf
 8007d7c:	fde9f140 	.word	0xfde9f140
 8007d80:	017d783f 	.word	0x017d783f
 8007d84:	08026710 	.word	0x08026710
 8007d88:	fc6c7900 	.word	0xfc6c7900
 8007d8c:	026259ff 	.word	0x026259ff
 8007d90:	fa0a1f00 	.word	0xfa0a1f00
 8007d94:	02faf07f 	.word	0x02faf07f

08007d98 <HAL_ETH_Start>:
  __HAL_LOCK(heth);
 8007d98:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d039      	beq.n	8007e14 <HAL_ETH_Start+0x7c>
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8007da0:	6803      	ldr	r3, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 8007da2:	2202      	movs	r2, #2
{  
 8007da4:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t tmpreg = 0;
 8007da6:	2500      	movs	r5, #0
{  
 8007da8:	b082      	sub	sp, #8
  heth->State = HAL_ETH_STATE_BUSY;
 8007daa:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
 8007dae:	4604      	mov	r4, r0
  __IO uint32_t tmpreg = 0;
 8007db0:	9501      	str	r5, [sp, #4]
  __HAL_LOCK(heth);
 8007db2:	2601      	movs	r6, #1
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8007db4:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(heth);
 8007db6:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007dba:	4630      	mov	r0, r6
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8007dbc:	f042 0208 	orr.w	r2, r2, #8
 8007dc0:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007dc6:	f7fd fbfd 	bl	80055c4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8007dca:	9a01      	ldr	r2, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007dcc:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 8007dce:	6823      	ldr	r3, [r4, #0]
 8007dd0:	601a      	str	r2, [r3, #0]
  __IO uint32_t tmpreg = 0;
 8007dd2:	9500      	str	r5, [sp, #0]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8007dd4:	681a      	ldr	r2, [r3, #0]
 8007dd6:	f042 0204 	orr.w	r2, r2, #4
 8007dda:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	9300      	str	r3, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007de0:	f7fd fbf0 	bl	80055c4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8007de4:	6823      	ldr	r3, [r4, #0]
  ETH_FlushTransmitFIFO(heth);
 8007de6:	4620      	mov	r0, r4
  (heth->Instance)->MACCR = tmpreg;
 8007de8:	9a00      	ldr	r2, [sp, #0]
 8007dea:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 8007dec:	f7ff fbbe 	bl	800756c <ETH_FlushTransmitFIFO>
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8007df0:	6822      	ldr	r2, [r4, #0]
 8007df2:	f241 0318 	movw	r3, #4120	; 0x1018
  return HAL_OK;
 8007df6:	4628      	mov	r0, r5
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8007df8:	58d1      	ldr	r1, [r2, r3]
 8007dfa:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 8007dfe:	50d1      	str	r1, [r2, r3]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8007e00:	58d1      	ldr	r1, [r2, r3]
 8007e02:	f041 0102 	orr.w	r1, r1, #2
 8007e06:	50d1      	str	r1, [r2, r3]
  heth->State= HAL_ETH_STATE_READY;
 8007e08:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8007e0c:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 8007e10:	b002      	add	sp, #8
 8007e12:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 8007e14:	2002      	movs	r0, #2
}
 8007e16:	4770      	bx	lr

08007e18 <HAL_ETH_Stop>:
  __HAL_LOCK(heth);
 8007e18:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d039      	beq.n	8007e94 <HAL_ETH_Stop+0x7c>
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8007e20:	6803      	ldr	r3, [r0, #0]
 8007e22:	f241 0218 	movw	r2, #4120	; 0x1018
  heth->State = HAL_ETH_STATE_BUSY;
 8007e26:	2102      	movs	r1, #2
{  
 8007e28:	b570      	push	{r4, r5, r6, lr}
  heth->State = HAL_ETH_STATE_BUSY;
 8007e2a:	f880 1044 	strb.w	r1, [r0, #68]	; 0x44
  __HAL_LOCK(heth);
 8007e2e:	2601      	movs	r6, #1
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8007e30:	5899      	ldr	r1, [r3, r2]
{  
 8007e32:	b082      	sub	sp, #8
  __HAL_LOCK(heth);
 8007e34:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
  __IO uint32_t tmpreg = 0;
 8007e38:	2500      	movs	r5, #0
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8007e3a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8007e3e:	4604      	mov	r4, r0
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007e40:	4630      	mov	r0, r6
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8007e42:	5099      	str	r1, [r3, r2]
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8007e44:	5899      	ldr	r1, [r3, r2]
 8007e46:	f021 0102 	bic.w	r1, r1, #2
 8007e4a:	5099      	str	r1, [r3, r2]
  __IO uint32_t tmpreg = 0;
 8007e4c:	9501      	str	r5, [sp, #4]
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	f022 0204 	bic.w	r2, r2, #4
 8007e54:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007e5a:	f7fd fbb3 	bl	80055c4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8007e5e:	6823      	ldr	r3, [r4, #0]
  ETH_FlushTransmitFIFO(heth);
 8007e60:	4620      	mov	r0, r4
  (heth->Instance)->MACCR = tmpreg;
 8007e62:	9a01      	ldr	r2, [sp, #4]
 8007e64:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 8007e66:	f7ff fb81 	bl	800756c <ETH_FlushTransmitFIFO>
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8007e6a:	6823      	ldr	r3, [r4, #0]
  __IO uint32_t tmpreg = 0;
 8007e6c:	9500      	str	r5, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007e6e:	4630      	mov	r0, r6
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8007e70:	681a      	ldr	r2, [r3, #0]
 8007e72:	f022 0208 	bic.w	r2, r2, #8
 8007e76:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	9300      	str	r3, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007e7c:	f7fd fba2 	bl	80055c4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8007e80:	9a00      	ldr	r2, [sp, #0]
  return HAL_OK;
 8007e82:	4628      	mov	r0, r5
  (heth->Instance)->MACCR = tmpreg;
 8007e84:	6823      	ldr	r3, [r4, #0]
 8007e86:	601a      	str	r2, [r3, #0]
  heth->State = HAL_ETH_STATE_READY;
 8007e88:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8007e8c:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 8007e90:	b002      	add	sp, #8
 8007e92:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 8007e94:	2002      	movs	r0, #2
}
 8007e96:	4770      	bx	lr

08007e98 <HAL_ETH_ConfigMAC>:
{
 8007e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(heth);
 8007e9a:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	f000 8242 	beq.w	8008328 <HAL_ETH_ConfigMAC+0x490>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007ea4:	6883      	ldr	r3, [r0, #8]
 8007ea6:	460c      	mov	r4, r1
  heth->State= HAL_ETH_STATE_BUSY;
 8007ea8:	2202      	movs	r2, #2
  __HAL_LOCK(heth);
 8007eaa:	2101      	movs	r1, #1
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007eac:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8007eb0:	4605      	mov	r5, r0
  __HAL_LOCK(heth);
 8007eb2:	f880 1045 	strb.w	r1, [r0, #69]	; 0x45
  heth->State= HAL_ETH_STATE_BUSY;
 8007eb6:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007eba:	f040 8207 	bne.w	80082cc <HAL_ETH_ConfigMAC+0x434>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 8007ebe:	68eb      	ldr	r3, [r5, #12]
 8007ec0:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8007ec4:	f040 8114 	bne.w	80080f0 <HAL_ETH_ConfigMAC+0x258>
  if (macconf != NULL)
 8007ec8:	2c00      	cmp	r4, #0
 8007eca:	f000 8119 	beq.w	8008100 <HAL_ETH_ConfigMAC+0x268>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 8007ece:	6823      	ldr	r3, [r4, #0]
 8007ed0:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 8007ed4:	f040 8139 	bne.w	800814a <HAL_ETH_ConfigMAC+0x2b2>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 8007ed8:	6863      	ldr	r3, [r4, #4]
 8007eda:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8007ede:	f040 816b 	bne.w	80081b8 <HAL_ETH_ConfigMAC+0x320>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 8007ee2:	68a3      	ldr	r3, [r4, #8]
 8007ee4:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 8007ee8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007eec:	d002      	beq.n	8007ef4 <HAL_ETH_ConfigMAC+0x5c>
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	f040 821c 	bne.w	800832c <HAL_ETH_ConfigMAC+0x494>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 8007ef4:	68e3      	ldr	r3, [r4, #12]
 8007ef6:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8007efa:	f040 8152 	bne.w	80081a2 <HAL_ETH_ConfigMAC+0x30a>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 8007efe:	6923      	ldr	r3, [r4, #16]
 8007f00:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8007f04:	f040 8142 	bne.w	800818c <HAL_ETH_ConfigMAC+0x2f4>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 8007f08:	6963      	ldr	r3, [r4, #20]
 8007f0a:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8007f0e:	f040 8132 	bne.w	8008176 <HAL_ETH_ConfigMAC+0x2de>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 8007f12:	69a3      	ldr	r3, [r4, #24]
 8007f14:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8007f18:	f040 8122 	bne.w	8008160 <HAL_ETH_ConfigMAC+0x2c8>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 8007f1c:	69e3      	ldr	r3, [r4, #28]
 8007f1e:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8007f22:	f040 81a3 	bne.w	800826c <HAL_ETH_ConfigMAC+0x3d4>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 8007f26:	6a23      	ldr	r3, [r4, #32]
 8007f28:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8007f2c:	f040 818e 	bne.w	800824c <HAL_ETH_ConfigMAC+0x3b4>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 8007f30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f32:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 8007f36:	f040 8193 	bne.w	8008260 <HAL_ETH_ConfigMAC+0x3c8>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 8007f3a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007f3c:	f033 0310 	bics.w	r3, r3, #16
 8007f40:	f040 8179 	bne.w	8008236 <HAL_ETH_ConfigMAC+0x39e>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 8007f44:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007f46:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 8007f4a:	f040 819a 	bne.w	8008282 <HAL_ETH_ConfigMAC+0x3ea>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 8007f4e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007f50:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 8007f54:	d003      	beq.n	8007f5e <HAL_ETH_ConfigMAC+0xc6>
 8007f56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f5a:	f040 81d3 	bne.w	8008304 <HAL_ETH_ConfigMAC+0x46c>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 8007f5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007f60:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007f64:	2a40      	cmp	r2, #64	; 0x40
 8007f66:	d002      	beq.n	8007f6e <HAL_ETH_ConfigMAC+0xd6>
 8007f68:	2b80      	cmp	r3, #128	; 0x80
 8007f6a:	f040 81b5 	bne.w	80082d8 <HAL_ETH_ConfigMAC+0x440>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 8007f6e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007f70:	f033 0320 	bics.w	r3, r3, #32
 8007f74:	f040 80de 	bne.w	8008134 <HAL_ETH_ConfigMAC+0x29c>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 8007f78:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007f7a:	f033 0308 	bics.w	r3, r3, #8
 8007f7e:	f040 80cf 	bne.w	8008120 <HAL_ETH_ConfigMAC+0x288>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 8007f82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	f200 80a5 	bhi.w	80080d4 <HAL_ETH_ConfigMAC+0x23c>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 8007f8a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007f8c:	f240 4204 	movw	r2, #1028	; 0x404
 8007f90:	4293      	cmp	r3, r2
 8007f92:	bf18      	it	ne
 8007f94:	2b10      	cmpne	r3, #16
 8007f96:	d003      	beq.n	8007fa0 <HAL_ETH_ConfigMAC+0x108>
 8007f98:	f033 0304 	bics.w	r3, r3, #4
 8007f9c:	f040 81be 	bne.w	800831c <HAL_ETH_ConfigMAC+0x484>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 8007fa0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007fa2:	f033 0202 	bics.w	r2, r3, #2
 8007fa6:	d004      	beq.n	8007fb2 <HAL_ETH_ConfigMAC+0x11a>
 8007fa8:	f240 4202 	movw	r2, #1026	; 0x402
 8007fac:	4293      	cmp	r3, r2
 8007fae:	f040 819e 	bne.w	80082ee <HAL_ETH_ConfigMAC+0x456>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 8007fb2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007fb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fb8:	f080 816e 	bcs.w	8008298 <HAL_ETH_ConfigMAC+0x400>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 8007fbc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007fbe:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8007fc2:	f040 8173 	bne.w	80082ac <HAL_ETH_ConfigMAC+0x414>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 8007fc6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007fc8:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8007fcc:	f040 8178 	bne.w	80082c0 <HAL_ETH_ConfigMAC+0x428>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 8007fd0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007fd2:	f033 0308 	bics.w	r3, r3, #8
 8007fd6:	f040 8123 	bne.w	8008220 <HAL_ETH_ConfigMAC+0x388>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 8007fda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007fdc:	f033 0304 	bics.w	r3, r3, #4
 8007fe0:	f040 8113 	bne.w	800820a <HAL_ETH_ConfigMAC+0x372>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 8007fe4:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8007fe6:	f033 0302 	bics.w	r3, r3, #2
 8007fea:	f040 8103 	bne.w	80081f4 <HAL_ETH_ConfigMAC+0x35c>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 8007fee:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8007ff0:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8007ff4:	f040 80f3 	bne.w	80081de <HAL_ETH_ConfigMAC+0x346>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 8007ff8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8007ffa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ffe:	f080 80e8 	bcs.w	80081d2 <HAL_ETH_ConfigMAC+0x33a>
                         macconf->BackOffLimit | 
 8008002:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8008004:	2001      	movs	r0, #1
                         macconf->BackOffLimit | 
 8008006:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 800800a:	430b      	orrs	r3, r1
 800800c:	e9d4 6103 	ldrd	r6, r1, [r4, #12]
 8008010:	4313      	orrs	r3, r2
 8008012:	6962      	ldr	r2, [r4, #20]
 8008014:	4333      	orrs	r3, r6
 8008016:	69a6      	ldr	r6, [r4, #24]
 8008018:	430b      	orrs	r3, r1
 800801a:	69e1      	ldr	r1, [r4, #28]
 800801c:	4313      	orrs	r3, r2
 800801e:	6a22      	ldr	r2, [r4, #32]
 8008020:	4333      	orrs	r3, r6
 8008022:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008024:	430b      	orrs	r3, r1
 8008026:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8008028:	4313      	orrs	r3, r2
 800802a:	68aa      	ldr	r2, [r5, #8]
 800802c:	4333      	orrs	r3, r6
    tmpreg = (heth->Instance)->MACCR;
 800802e:	682e      	ldr	r6, [r5, #0]
                         macconf->BackOffLimit | 
 8008030:	430b      	orrs	r3, r1
    tmpreg = (heth->Instance)->MACCR;
 8008032:	6837      	ldr	r7, [r6, #0]
                         macconf->BackOffLimit | 
 8008034:	68e9      	ldr	r1, [r5, #12]
 8008036:	4313      	orrs	r3, r2
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 8008038:	4abf      	ldr	r2, [pc, #764]	; (8008338 <HAL_ETH_ConfigMAC+0x4a0>)
                         macconf->BackOffLimit | 
 800803a:	430b      	orrs	r3, r1
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 800803c:	403a      	ands	r2, r7
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800803e:	f64f 7741 	movw	r7, #65345	; 0xff41
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8008042:	4313      	orrs	r3, r2
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8008044:	6033      	str	r3, [r6, #0]
    tmpreg = (heth->Instance)->MACCR;
 8008046:	6836      	ldr	r6, [r6, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8008048:	f7fd fabc 	bl	80055c4 <HAL_Delay>
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800804c:	6b21      	ldr	r1, [r4, #48]	; 0x30
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800804e:	2001      	movs	r0, #1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8008050:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    (heth->Instance)->MACCR = tmpreg; 
 8008052:	682a      	ldr	r2, [r5, #0]
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8008054:	430b      	orrs	r3, r1
                                          macconf->SourceAddrFilter |
 8008056:	6b61      	ldr	r1, [r4, #52]	; 0x34
    (heth->Instance)->MACCR = tmpreg; 
 8008058:	6016      	str	r6, [r2, #0]
                                          macconf->SourceAddrFilter |
 800805a:	430b      	orrs	r3, r1
                                          macconf->BroadcastFramesReception | 
 800805c:	e9d4 160e 	ldrd	r1, r6, [r4, #56]	; 0x38
                                          macconf->PassControlFrames |
 8008060:	430b      	orrs	r3, r1
                                          macconf->DestinationAddrFilter |
 8008062:	6c21      	ldr	r1, [r4, #64]	; 0x40
                                          macconf->BroadcastFramesReception | 
 8008064:	4333      	orrs	r3, r6
                                          macconf->PromiscuousMode |
 8008066:	6c66      	ldr	r6, [r4, #68]	; 0x44
                                          macconf->DestinationAddrFilter |
 8008068:	430b      	orrs	r3, r1
                                          macconf->MulticastFramesFilter |
 800806a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
                                          macconf->PromiscuousMode |
 800806c:	4333      	orrs	r3, r6
                                          macconf->MulticastFramesFilter |
 800806e:	430b      	orrs	r3, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8008070:	6053      	str	r3, [r2, #4]
     tmpreg = (heth->Instance)->MACFFR;
 8008072:	6856      	ldr	r6, [r2, #4]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8008074:	f7fd faa6 	bl	80055c4 <HAL_Delay>
                          macconf->ReceiveFlowControl |
 8008078:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800807a:	6da3      	ldr	r3, [r4, #88]	; 0x58
     (heth->Instance)->MACFFR = tmpreg;
 800807c:	682a      	ldr	r2, [r5, #0]
                          macconf->ReceiveFlowControl |
 800807e:	430b      	orrs	r3, r1
 8008080:	6e21      	ldr	r1, [r4, #96]	; 0x60
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8008082:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
                          macconf->ReceiveFlowControl |
 8008084:	430b      	orrs	r3, r1
 8008086:	6e61      	ldr	r1, [r4, #100]	; 0x64
     (heth->Instance)->MACFFR = tmpreg;
 8008088:	6056      	str	r6, [r2, #4]
                          macconf->ReceiveFlowControl |
 800808a:	430b      	orrs	r3, r1
 800808c:	6ea6      	ldr	r6, [r4, #104]	; 0x68
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800808e:	6d21      	ldr	r1, [r4, #80]	; 0x50
                          macconf->ReceiveFlowControl |
 8008090:	4333      	orrs	r3, r6
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8008092:	6090      	str	r0, [r2, #8]
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8008094:	6d66      	ldr	r6, [r4, #84]	; 0x54
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8008096:	2001      	movs	r0, #1
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8008098:	60d1      	str	r1, [r2, #12]
     tmpreg = (heth->Instance)->MACFCR;
 800809a:	6991      	ldr	r1, [r2, #24]
                          macconf->ReceiveFlowControl |
 800809c:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80080a0:	4039      	ands	r1, r7
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 80080a2:	430b      	orrs	r3, r1
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 80080a4:	6193      	str	r3, [r2, #24]
     tmpreg = (heth->Instance)->MACFCR;
 80080a6:	6996      	ldr	r6, [r2, #24]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80080a8:	f7fd fa8c 	bl	80055c4 <HAL_Delay>
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80080ac:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
      HAL_Delay(ETH_REG_WRITE_DELAY);
 80080ae:	2001      	movs	r0, #1
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80080b0:	6f21      	ldr	r1, [r4, #112]	; 0x70
     (heth->Instance)->MACFCR = tmpreg;
 80080b2:	682b      	ldr	r3, [r5, #0]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80080b4:	430a      	orrs	r2, r1
     (heth->Instance)->MACFCR = tmpreg;
 80080b6:	619e      	str	r6, [r3, #24]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80080b8:	61da      	str	r2, [r3, #28]
      tmpreg = (heth->Instance)->MACVLANTR;
 80080ba:	69dc      	ldr	r4, [r3, #28]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 80080bc:	f7fd fa82 	bl	80055c4 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 80080c0:	682b      	ldr	r3, [r5, #0]
 80080c2:	61dc      	str	r4, [r3, #28]
  __HAL_UNLOCK(heth);
 80080c4:	2300      	movs	r3, #0
  heth->State= HAL_ETH_STATE_READY;
 80080c6:	2201      	movs	r2, #1
  return HAL_OK;  
 80080c8:	4618      	mov	r0, r3
  heth->State= HAL_ETH_STATE_READY;
 80080ca:	f885 2044 	strb.w	r2, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80080ce:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
}
 80080d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 80080d4:	f240 6123 	movw	r1, #1571	; 0x623
 80080d8:	4898      	ldr	r0, [pc, #608]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 80080da:	f7fa fea7 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 80080de:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80080e0:	f240 4204 	movw	r2, #1028	; 0x404
 80080e4:	4293      	cmp	r3, r2
 80080e6:	bf18      	it	ne
 80080e8:	2b10      	cmpne	r3, #16
 80080ea:	f47f af55 	bne.w	8007f98 <HAL_ETH_ConfigMAC+0x100>
 80080ee:	e757      	b.n	8007fa0 <HAL_ETH_ConfigMAC+0x108>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 80080f0:	f240 610e 	movw	r1, #1550	; 0x60e
 80080f4:	4891      	ldr	r0, [pc, #580]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 80080f6:	f7fa fe99 	bl	8002e2c <assert_failed>
  if (macconf != NULL)
 80080fa:	2c00      	cmp	r4, #0
 80080fc:	f47f aee7 	bne.w	8007ece <HAL_ETH_ConfigMAC+0x36>
    tmpreg = (heth->Instance)->MACCR;
 8008100:	682a      	ldr	r2, [r5, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8008102:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8008104:	68ec      	ldr	r4, [r5, #12]
    tmpreg = (heth->Instance)->MACCR;
 8008106:	6811      	ldr	r1, [r2, #0]
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8008108:	68ab      	ldr	r3, [r5, #8]
    tmpreg &= ~((uint32_t)0x00004800);
 800810a:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800810e:	4323      	orrs	r3, r4
 8008110:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8008112:	6013      	str	r3, [r2, #0]
    tmpreg = (heth->Instance)->MACCR;
 8008114:	6814      	ldr	r4, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8008116:	f7fd fa55 	bl	80055c4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 800811a:	682b      	ldr	r3, [r5, #0]
 800811c:	601c      	str	r4, [r3, #0]
 800811e:	e7d1      	b.n	80080c4 <HAL_ETH_ConfigMAC+0x22c>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 8008120:	f240 6122 	movw	r1, #1570	; 0x622
 8008124:	4885      	ldr	r0, [pc, #532]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 8008126:	f7fa fe81 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 800812a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800812c:	2b01      	cmp	r3, #1
 800812e:	f67f af2c 	bls.w	8007f8a <HAL_ETH_ConfigMAC+0xf2>
 8008132:	e7cf      	b.n	80080d4 <HAL_ETH_ConfigMAC+0x23c>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 8008134:	f240 6121 	movw	r1, #1569	; 0x621
 8008138:	4880      	ldr	r0, [pc, #512]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 800813a:	f7fa fe77 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 800813e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008140:	f033 0308 	bics.w	r3, r3, #8
 8008144:	f43f af1d 	beq.w	8007f82 <HAL_ETH_ConfigMAC+0xea>
 8008148:	e7ea      	b.n	8008120 <HAL_ETH_ConfigMAC+0x288>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 800814a:	f240 6113 	movw	r1, #1555	; 0x613
 800814e:	487b      	ldr	r0, [pc, #492]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 8008150:	f7fa fe6c 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 8008154:	6863      	ldr	r3, [r4, #4]
 8008156:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800815a:	f43f aec2 	beq.w	8007ee2 <HAL_ETH_ConfigMAC+0x4a>
 800815e:	e02b      	b.n	80081b8 <HAL_ETH_ConfigMAC+0x320>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 8008160:	f240 6119 	movw	r1, #1561	; 0x619
 8008164:	4875      	ldr	r0, [pc, #468]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 8008166:	f7fa fe61 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 800816a:	69e3      	ldr	r3, [r4, #28]
 800816c:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8008170:	f43f aed9 	beq.w	8007f26 <HAL_ETH_ConfigMAC+0x8e>
 8008174:	e07a      	b.n	800826c <HAL_ETH_ConfigMAC+0x3d4>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 8008176:	f44f 61c3 	mov.w	r1, #1560	; 0x618
 800817a:	4870      	ldr	r0, [pc, #448]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 800817c:	f7fa fe56 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 8008180:	69a3      	ldr	r3, [r4, #24]
 8008182:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8008186:	f43f aec9 	beq.w	8007f1c <HAL_ETH_ConfigMAC+0x84>
 800818a:	e7e9      	b.n	8008160 <HAL_ETH_ConfigMAC+0x2c8>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 800818c:	f240 6117 	movw	r1, #1559	; 0x617
 8008190:	486a      	ldr	r0, [pc, #424]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 8008192:	f7fa fe4b 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 8008196:	6963      	ldr	r3, [r4, #20]
 8008198:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800819c:	f43f aeb9 	beq.w	8007f12 <HAL_ETH_ConfigMAC+0x7a>
 80081a0:	e7e9      	b.n	8008176 <HAL_ETH_ConfigMAC+0x2de>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 80081a2:	f240 6116 	movw	r1, #1558	; 0x616
 80081a6:	4865      	ldr	r0, [pc, #404]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 80081a8:	f7fa fe40 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 80081ac:	6923      	ldr	r3, [r4, #16]
 80081ae:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 80081b2:	f43f aea9 	beq.w	8007f08 <HAL_ETH_ConfigMAC+0x70>
 80081b6:	e7e9      	b.n	800818c <HAL_ETH_ConfigMAC+0x2f4>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 80081b8:	f240 6114 	movw	r1, #1556	; 0x614
 80081bc:	485f      	ldr	r0, [pc, #380]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 80081be:	f7fa fe35 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 80081c2:	68a3      	ldr	r3, [r4, #8]
 80081c4:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 80081c8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80081cc:	f47f ae8f 	bne.w	8007eee <HAL_ETH_ConfigMAC+0x56>
 80081d0:	e690      	b.n	8007ef4 <HAL_ETH_ConfigMAC+0x5c>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 80081d2:	f240 612d 	movw	r1, #1581	; 0x62d
 80081d6:	4859      	ldr	r0, [pc, #356]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 80081d8:	f7fa fe28 	bl	8002e2c <assert_failed>
 80081dc:	e711      	b.n	8008002 <HAL_ETH_ConfigMAC+0x16a>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 80081de:	f240 612c 	movw	r1, #1580	; 0x62c
 80081e2:	4856      	ldr	r0, [pc, #344]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 80081e4:	f7fa fe22 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 80081e8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80081ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081ee:	f4ff af08 	bcc.w	8008002 <HAL_ETH_ConfigMAC+0x16a>
 80081f2:	e7ee      	b.n	80081d2 <HAL_ETH_ConfigMAC+0x33a>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 80081f4:	f240 612b 	movw	r1, #1579	; 0x62b
 80081f8:	4850      	ldr	r0, [pc, #320]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 80081fa:	f7fa fe17 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 80081fe:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8008200:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8008204:	f43f aef8 	beq.w	8007ff8 <HAL_ETH_ConfigMAC+0x160>
 8008208:	e7e9      	b.n	80081de <HAL_ETH_ConfigMAC+0x346>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800820a:	f240 612a 	movw	r1, #1578	; 0x62a
 800820e:	484b      	ldr	r0, [pc, #300]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 8008210:	f7fa fe0c 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 8008214:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8008216:	f033 0302 	bics.w	r3, r3, #2
 800821a:	f43f aee8 	beq.w	8007fee <HAL_ETH_ConfigMAC+0x156>
 800821e:	e7e9      	b.n	80081f4 <HAL_ETH_ConfigMAC+0x35c>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 8008220:	f240 6129 	movw	r1, #1577	; 0x629
 8008224:	4845      	ldr	r0, [pc, #276]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 8008226:	f7fa fe01 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800822a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800822c:	f033 0304 	bics.w	r3, r3, #4
 8008230:	f43f aed8 	beq.w	8007fe4 <HAL_ETH_ConfigMAC+0x14c>
 8008234:	e7e9      	b.n	800820a <HAL_ETH_ConfigMAC+0x372>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 8008236:	f240 611d 	movw	r1, #1565	; 0x61d
 800823a:	4840      	ldr	r0, [pc, #256]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 800823c:	f7fa fdf6 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 8008240:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008242:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 8008246:	f43f ae82 	beq.w	8007f4e <HAL_ETH_ConfigMAC+0xb6>
 800824a:	e01a      	b.n	8008282 <HAL_ETH_ConfigMAC+0x3ea>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 800824c:	f240 611b 	movw	r1, #1563	; 0x61b
 8008250:	483a      	ldr	r0, [pc, #232]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 8008252:	f7fa fdeb 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 8008256:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008258:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 800825c:	f43f ae6d 	beq.w	8007f3a <HAL_ETH_ConfigMAC+0xa2>
 8008260:	f240 611c 	movw	r1, #1564	; 0x61c
 8008264:	4835      	ldr	r0, [pc, #212]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 8008266:	f7fa fde1 	bl	8002e2c <assert_failed>
 800826a:	e666      	b.n	8007f3a <HAL_ETH_ConfigMAC+0xa2>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 800826c:	f240 611a 	movw	r1, #1562	; 0x61a
 8008270:	4832      	ldr	r0, [pc, #200]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 8008272:	f7fa fddb 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 8008276:	6a23      	ldr	r3, [r4, #32]
 8008278:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800827c:	f43f ae58 	beq.w	8007f30 <HAL_ETH_ConfigMAC+0x98>
 8008280:	e7e4      	b.n	800824c <HAL_ETH_ConfigMAC+0x3b4>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 8008282:	f240 611e 	movw	r1, #1566	; 0x61e
 8008286:	482d      	ldr	r0, [pc, #180]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 8008288:	f7fa fdd0 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 800828c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800828e:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 8008292:	f47f ae60 	bne.w	8007f56 <HAL_ETH_ConfigMAC+0xbe>
 8008296:	e662      	b.n	8007f5e <HAL_ETH_ConfigMAC+0xc6>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 8008298:	f240 6126 	movw	r1, #1574	; 0x626
 800829c:	4827      	ldr	r0, [pc, #156]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 800829e:	f7fa fdc5 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 80082a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80082a4:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80082a8:	f43f ae8d 	beq.w	8007fc6 <HAL_ETH_ConfigMAC+0x12e>
 80082ac:	f240 6127 	movw	r1, #1575	; 0x627
 80082b0:	4822      	ldr	r0, [pc, #136]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 80082b2:	f7fa fdbb 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 80082b6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80082b8:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 80082bc:	f43f ae88 	beq.w	8007fd0 <HAL_ETH_ConfigMAC+0x138>
 80082c0:	f44f 61c5 	mov.w	r1, #1576	; 0x628
 80082c4:	481d      	ldr	r0, [pc, #116]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 80082c6:	f7fa fdb1 	bl	8002e2c <assert_failed>
 80082ca:	e681      	b.n	8007fd0 <HAL_ETH_ConfigMAC+0x138>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 80082cc:	f240 610d 	movw	r1, #1549	; 0x60d
 80082d0:	481a      	ldr	r0, [pc, #104]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 80082d2:	f7fa fdab 	bl	8002e2c <assert_failed>
 80082d6:	e5f2      	b.n	8007ebe <HAL_ETH_ConfigMAC+0x26>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 80082d8:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 80082dc:	4817      	ldr	r0, [pc, #92]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 80082de:	f7fa fda5 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 80082e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80082e4:	f033 0320 	bics.w	r3, r3, #32
 80082e8:	f43f ae46 	beq.w	8007f78 <HAL_ETH_ConfigMAC+0xe0>
 80082ec:	e722      	b.n	8008134 <HAL_ETH_ConfigMAC+0x29c>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 80082ee:	f240 6125 	movw	r1, #1573	; 0x625
 80082f2:	4812      	ldr	r0, [pc, #72]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 80082f4:	f7fa fd9a 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 80082f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80082fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082fe:	f4ff ae5d 	bcc.w	8007fbc <HAL_ETH_ConfigMAC+0x124>
 8008302:	e7c9      	b.n	8008298 <HAL_ETH_ConfigMAC+0x400>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 8008304:	f240 611f 	movw	r1, #1567	; 0x61f
 8008308:	480c      	ldr	r0, [pc, #48]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 800830a:	f7fa fd8f 	bl	8002e2c <assert_failed>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 800830e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008310:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008314:	2a40      	cmp	r2, #64	; 0x40
 8008316:	f47f ae27 	bne.w	8007f68 <HAL_ETH_ConfigMAC+0xd0>
 800831a:	e628      	b.n	8007f6e <HAL_ETH_ConfigMAC+0xd6>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 800831c:	f240 6124 	movw	r1, #1572	; 0x624
 8008320:	4806      	ldr	r0, [pc, #24]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 8008322:	f7fa fd83 	bl	8002e2c <assert_failed>
 8008326:	e63b      	b.n	8007fa0 <HAL_ETH_ConfigMAC+0x108>
  __HAL_LOCK(heth);
 8008328:	2002      	movs	r0, #2
}
 800832a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 800832c:	f240 6115 	movw	r1, #1557	; 0x615
 8008330:	4802      	ldr	r0, [pc, #8]	; (800833c <HAL_ETH_ConfigMAC+0x4a4>)
 8008332:	f7fa fd7b 	bl	8002e2c <assert_failed>
 8008336:	e5dd      	b.n	8007ef4 <HAL_ETH_ConfigMAC+0x5c>
 8008338:	ff20810f 	.word	0xff20810f
 800833c:	08026710 	.word	0x08026710

08008340 <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8008340:	4bbf      	ldr	r3, [pc, #764]	; (8008640 <HAL_GPIO_Init+0x300>)
 8008342:	4ac0      	ldr	r2, [pc, #768]	; (8008644 <HAL_GPIO_Init+0x304>)
 8008344:	4290      	cmp	r0, r2
 8008346:	bf18      	it	ne
 8008348:	4298      	cmpne	r0, r3
{
 800834a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800834e:	bf18      	it	ne
 8008350:	2301      	movne	r3, #1
{
 8008352:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8008354:	bf08      	it	eq
 8008356:	2300      	moveq	r3, #0
{
 8008358:	4681      	mov	r9, r0
 800835a:	468b      	mov	fp, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800835c:	9301      	str	r3, [sp, #4]
 800835e:	d026      	beq.n	80083ae <HAL_GPIO_Init+0x6e>
 8008360:	4bb9      	ldr	r3, [pc, #740]	; (8008648 <HAL_GPIO_Init+0x308>)
 8008362:	4298      	cmp	r0, r3
 8008364:	d023      	beq.n	80083ae <HAL_GPIO_Init+0x6e>
 8008366:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800836a:	4298      	cmp	r0, r3
 800836c:	d01f      	beq.n	80083ae <HAL_GPIO_Init+0x6e>
 800836e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008372:	4298      	cmp	r0, r3
 8008374:	d01b      	beq.n	80083ae <HAL_GPIO_Init+0x6e>
 8008376:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800837a:	4298      	cmp	r0, r3
 800837c:	d017      	beq.n	80083ae <HAL_GPIO_Init+0x6e>
 800837e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008382:	4298      	cmp	r0, r3
 8008384:	d013      	beq.n	80083ae <HAL_GPIO_Init+0x6e>
 8008386:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800838a:	4298      	cmp	r0, r3
 800838c:	d00f      	beq.n	80083ae <HAL_GPIO_Init+0x6e>
 800838e:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8008392:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008396:	4290      	cmp	r0, r2
 8008398:	bf18      	it	ne
 800839a:	4298      	cmpne	r0, r3
 800839c:	d007      	beq.n	80083ae <HAL_GPIO_Init+0x6e>
 800839e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80083a2:	4298      	cmp	r0, r3
 80083a4:	d003      	beq.n	80083ae <HAL_GPIO_Init+0x6e>
 80083a6:	21b1      	movs	r1, #177	; 0xb1
 80083a8:	48a8      	ldr	r0, [pc, #672]	; (800864c <HAL_GPIO_Init+0x30c>)
 80083aa:	f7fa fd3f 	bl	8002e2c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80083ae:	f8bb 3000 	ldrh.w	r3, [fp]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	f000 8116 	beq.w	80085e4 <HAL_GPIO_Init+0x2a4>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80083b8:	f8db 2004 	ldr.w	r2, [fp, #4]
 80083bc:	4ba4      	ldr	r3, [pc, #656]	; (8008650 <HAL_GPIO_Init+0x310>)
 80083be:	4ca5      	ldr	r4, [pc, #660]	; (8008654 <HAL_GPIO_Init+0x314>)
 80083c0:	f1a2 0011 	sub.w	r0, r2, #17
 80083c4:	429a      	cmp	r2, r3
 80083c6:	bf18      	it	ne
 80083c8:	2a03      	cmpne	r2, #3
 80083ca:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 80083ce:	bf8c      	ite	hi
 80083d0:	2301      	movhi	r3, #1
 80083d2:	2300      	movls	r3, #0
 80083d4:	42a2      	cmp	r2, r4
 80083d6:	bf0c      	ite	eq
 80083d8:	2300      	moveq	r3, #0
 80083da:	f003 0301 	andne.w	r3, r3, #1
 80083de:	4a9e      	ldr	r2, [pc, #632]	; (8008658 <HAL_GPIO_Init+0x318>)
 80083e0:	2801      	cmp	r0, #1
 80083e2:	bf94      	ite	ls
 80083e4:	2300      	movls	r3, #0
 80083e6:	f003 0301 	andhi.w	r3, r3, #1
 80083ea:	4291      	cmp	r1, r2
 80083ec:	bf0c      	ite	eq
 80083ee:	2300      	moveq	r3, #0
 80083f0:	f003 0301 	andne.w	r3, r3, #1
 80083f4:	b11b      	cbz	r3, 80083fe <HAL_GPIO_Init+0xbe>
 80083f6:	4b99      	ldr	r3, [pc, #612]	; (800865c <HAL_GPIO_Init+0x31c>)
 80083f8:	4299      	cmp	r1, r3
 80083fa:	f040 8116 	bne.w	800862a <HAL_GPIO_Init+0x2ea>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80083fe:	f8db 3008 	ldr.w	r3, [fp, #8]
 8008402:	2b02      	cmp	r3, #2
 8008404:	f200 80f3 	bhi.w	80085ee <HAL_GPIO_Init+0x2ae>
{
 8008408:	f04f 0800 	mov.w	r8, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800840c:	f8df a274 	ldr.w	sl, [pc, #628]	; 8008684 <HAL_GPIO_Init+0x344>
 8008410:	e005      	b.n	800841e <HAL_GPIO_Init+0xde>
  for(position = 0; position < GPIO_NUMBER; position++)
 8008412:	f108 0801 	add.w	r8, r8, #1
 8008416:	f1b8 0f10 	cmp.w	r8, #16
 800841a:	f000 80c2 	beq.w	80085a2 <HAL_GPIO_Init+0x262>
    ioposition = ((uint32_t)0x01) << position;
 800841e:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008420:	f8db 5000 	ldr.w	r5, [fp]
    ioposition = ((uint32_t)0x01) << position;
 8008424:	fa04 f408 	lsl.w	r4, r4, r8
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008428:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 800842a:	42ac      	cmp	r4, r5
 800842c:	d1f1      	bne.n	8008412 <HAL_GPIO_Init+0xd2>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800842e:	f8db 1004 	ldr.w	r1, [fp, #4]
 8008432:	ea4f 0748 	mov.w	r7, r8, lsl #1
 8008436:	2203      	movs	r2, #3
 8008438:	f021 0010 	bic.w	r0, r1, #16
 800843c:	40ba      	lsls	r2, r7
 800843e:	1e43      	subs	r3, r0, #1
 8008440:	43d6      	mvns	r6, r2
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008442:	2b01      	cmp	r3, #1
 8008444:	d819      	bhi.n	800847a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8008446:	f8db 300c 	ldr.w	r3, [fp, #12]
 800844a:	2b03      	cmp	r3, #3
 800844c:	f200 80ac 	bhi.w	80085a8 <HAL_GPIO_Init+0x268>
        temp = GPIOx->OSPEEDR; 
 8008450:	f8d9 2008 	ldr.w	r2, [r9, #8]
        temp |= (GPIO_Init->Speed << (position * 2));
 8008454:	fa03 fc07 	lsl.w	ip, r3, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8008458:	f3c1 1300 	ubfx	r3, r1, #4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800845c:	ea02 0e06 	and.w	lr, r2, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8008460:	fa03 f308 	lsl.w	r3, r3, r8
        temp |= (GPIO_Init->Speed << (position * 2));
 8008464:	ea4c 020e 	orr.w	r2, ip, lr
        GPIOx->OSPEEDR = temp;
 8008468:	f8c9 2008 	str.w	r2, [r9, #8]
        temp = GPIOx->OTYPER;
 800846c:	f8d9 2004 	ldr.w	r2, [r9, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008470:	ea22 0404 	bic.w	r4, r2, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8008474:	431c      	orrs	r4, r3
        GPIOx->OTYPER = temp;
 8008476:	f8c9 4004 	str.w	r4, [r9, #4]
      temp = GPIOx->PUPDR;
 800847a:	f8d9 400c 	ldr.w	r4, [r9, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800847e:	2802      	cmp	r0, #2
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8008480:	f8db 3008 	ldr.w	r3, [fp, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8008484:	ea04 0406 	and.w	r4, r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8008488:	fa03 f307 	lsl.w	r3, r3, r7
 800848c:	ea43 0304 	orr.w	r3, r3, r4
      GPIOx->PUPDR = temp;
 8008490:	f8c9 300c 	str.w	r3, [r9, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008494:	d117      	bne.n	80084c6 <HAL_GPIO_Init+0x186>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8008496:	f8db 3010 	ldr.w	r3, [fp, #16]
 800849a:	2b0f      	cmp	r3, #15
 800849c:	f200 8094 	bhi.w	80085c8 <HAL_GPIO_Init+0x288>
        temp = GPIOx->AFR[position >> 3];
 80084a0:	ea4f 00d8 	mov.w	r0, r8, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80084a4:	f008 0e07 	and.w	lr, r8, #7
 80084a8:	f04f 0c0f 	mov.w	ip, #15
 80084ac:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 80084b0:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = GPIOx->AFR[position >> 3];
 80084b4:	6a04      	ldr	r4, [r0, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80084b6:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80084ba:	fa03 f30e 	lsl.w	r3, r3, lr
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80084be:	ea24 040c 	bic.w	r4, r4, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80084c2:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3] = temp;
 80084c4:	6203      	str	r3, [r0, #32]
      temp = GPIOx->MODER;
 80084c6:	f8d9 2000 	ldr.w	r2, [r9]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80084ca:	f001 0303 	and.w	r3, r1, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80084ce:	4032      	ands	r2, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80084d0:	40bb      	lsls	r3, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80084d2:	00cf      	lsls	r7, r1, #3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80084d4:	ea43 0302 	orr.w	r3, r3, r2
      GPIOx->MODER = temp;
 80084d8:	f8c9 3000 	str.w	r3, [r9]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80084dc:	d599      	bpl.n	8008412 <HAL_GPIO_Init+0xd2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80084de:	f8da 0044 	ldr.w	r0, [sl, #68]	; 0x44
 80084e2:	f028 0703 	bic.w	r7, r8, #3
 80084e6:	4c5e      	ldr	r4, [pc, #376]	; (8008660 <HAL_GPIO_Init+0x320>)

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80084e8:	f008 0303 	and.w	r3, r8, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80084ec:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80084f0:	220f      	movs	r2, #15
 80084f2:	443c      	add	r4, r7
 80084f4:	009b      	lsls	r3, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80084f6:	f8ca 0044 	str.w	r0, [sl, #68]	; 0x44
 80084fa:	f8da 0044 	ldr.w	r0, [sl, #68]	; 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80084fe:	409a      	lsls	r2, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8008500:	4f50      	ldr	r7, [pc, #320]	; (8008644 <HAL_GPIO_Init+0x304>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008502:	f400 4080 	and.w	r0, r0, #16384	; 0x4000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8008506:	45b9      	cmp	r9, r7
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008508:	9003      	str	r0, [sp, #12]
 800850a:	9803      	ldr	r0, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 800850c:	68a0      	ldr	r0, [r4, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800850e:	ea20 0202 	bic.w	r2, r0, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8008512:	d01f      	beq.n	8008554 <HAL_GPIO_Init+0x214>
 8008514:	9801      	ldr	r0, [sp, #4]
 8008516:	2800      	cmp	r0, #0
 8008518:	d051      	beq.n	80085be <HAL_GPIO_Init+0x27e>
 800851a:	484b      	ldr	r0, [pc, #300]	; (8008648 <HAL_GPIO_Init+0x308>)
 800851c:	4581      	cmp	r9, r0
 800851e:	d05c      	beq.n	80085da <HAL_GPIO_Init+0x29a>
 8008520:	4850      	ldr	r0, [pc, #320]	; (8008664 <HAL_GPIO_Init+0x324>)
 8008522:	4581      	cmp	r9, r0
 8008524:	d068      	beq.n	80085f8 <HAL_GPIO_Init+0x2b8>
 8008526:	4850      	ldr	r0, [pc, #320]	; (8008668 <HAL_GPIO_Init+0x328>)
 8008528:	4581      	cmp	r9, r0
 800852a:	d06a      	beq.n	8008602 <HAL_GPIO_Init+0x2c2>
 800852c:	484f      	ldr	r0, [pc, #316]	; (800866c <HAL_GPIO_Init+0x32c>)
 800852e:	4581      	cmp	r9, r0
 8008530:	d071      	beq.n	8008616 <HAL_GPIO_Init+0x2d6>
 8008532:	484f      	ldr	r0, [pc, #316]	; (8008670 <HAL_GPIO_Init+0x330>)
 8008534:	4581      	cmp	r9, r0
 8008536:	d073      	beq.n	8008620 <HAL_GPIO_Init+0x2e0>
 8008538:	484e      	ldr	r0, [pc, #312]	; (8008674 <HAL_GPIO_Init+0x334>)
 800853a:	4581      	cmp	r9, r0
 800853c:	d066      	beq.n	800860c <HAL_GPIO_Init+0x2cc>
 800853e:	484e      	ldr	r0, [pc, #312]	; (8008678 <HAL_GPIO_Init+0x338>)
 8008540:	4581      	cmp	r9, r0
 8008542:	d077      	beq.n	8008634 <HAL_GPIO_Init+0x2f4>
 8008544:	484d      	ldr	r0, [pc, #308]	; (800867c <HAL_GPIO_Init+0x33c>)
 8008546:	4581      	cmp	r9, r0
 8008548:	bf0c      	ite	eq
 800854a:	2009      	moveq	r0, #9
 800854c:	200a      	movne	r0, #10
 800854e:	fa00 f303 	lsl.w	r3, r0, r3
 8008552:	431a      	orrs	r2, r3
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008554:	4b4a      	ldr	r3, [pc, #296]	; (8008680 <HAL_GPIO_Init+0x340>)
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008556:	03ce      	lsls	r6, r1, #15
        SYSCFG->EXTICR[position >> 2] = temp;
 8008558:	60a2      	str	r2, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 800855a:	ea6f 0205 	mvn.w	r2, r5
        temp = EXTI->IMR;
 800855e:	681b      	ldr	r3, [r3, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8008560:	f108 0801 	add.w	r8, r8, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8008564:	4846      	ldr	r0, [pc, #280]	; (8008680 <HAL_GPIO_Init+0x340>)
          temp |= iocurrent;
 8008566:	bf4c      	ite	mi
 8008568:	432b      	orrmi	r3, r5
        temp &= ~((uint32_t)iocurrent);
 800856a:	4013      	andpl	r3, r2

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800856c:	038c      	lsls	r4, r1, #14
        EXTI->IMR = temp;
 800856e:	6003      	str	r3, [r0, #0]
        temp = EXTI->EMR;
 8008570:	6843      	ldr	r3, [r0, #4]
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8008572:	4843      	ldr	r0, [pc, #268]	; (8008680 <HAL_GPIO_Init+0x340>)
          temp |= iocurrent;
 8008574:	bf4c      	ite	mi
 8008576:	432b      	orrmi	r3, r5
        temp &= ~((uint32_t)iocurrent);
 8008578:	4013      	andpl	r3, r2
        EXTI->EMR = temp;
 800857a:	6043      	str	r3, [r0, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800857c:	6883      	ldr	r3, [r0, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800857e:	02c8      	lsls	r0, r1, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8008580:	483f      	ldr	r0, [pc, #252]	; (8008680 <HAL_GPIO_Init+0x340>)
          temp |= iocurrent;
 8008582:	bf4c      	ite	mi
 8008584:	432b      	orrmi	r3, r5
        temp &= ~((uint32_t)iocurrent);
 8008586:	4013      	andpl	r3, r2

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008588:	0289      	lsls	r1, r1, #10
        EXTI->RTSR = temp;
 800858a:	6083      	str	r3, [r0, #8]
        temp = EXTI->FTSR;
 800858c:	68c3      	ldr	r3, [r0, #12]
        temp &= ~((uint32_t)iocurrent);
 800858e:	bf54      	ite	pl
 8008590:	ea02 0503 	andpl.w	r5, r2, r3
        {
          temp |= iocurrent;
 8008594:	431d      	orrmi	r5, r3
        }
        EXTI->FTSR = temp;
 8008596:	4b3a      	ldr	r3, [pc, #232]	; (8008680 <HAL_GPIO_Init+0x340>)
  for(position = 0; position < GPIO_NUMBER; position++)
 8008598:	f1b8 0f10 	cmp.w	r8, #16
        EXTI->FTSR = temp;
 800859c:	60dd      	str	r5, [r3, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800859e:	f47f af3e 	bne.w	800841e <HAL_GPIO_Init+0xde>
      }
    }
  }
}
 80085a2:	b005      	add	sp, #20
 80085a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80085a8:	21c6      	movs	r1, #198	; 0xc6
 80085aa:	4828      	ldr	r0, [pc, #160]	; (800864c <HAL_GPIO_Init+0x30c>)
 80085ac:	f7fa fc3e 	bl	8002e2c <assert_failed>
 80085b0:	f8db 1004 	ldr.w	r1, [fp, #4]
 80085b4:	f8db 300c 	ldr.w	r3, [fp, #12]
 80085b8:	f021 0010 	bic.w	r0, r1, #16
 80085bc:	e748      	b.n	8008450 <HAL_GPIO_Init+0x110>
 80085be:	2001      	movs	r0, #1
 80085c0:	fa00 f303 	lsl.w	r3, r0, r3
 80085c4:	431a      	orrs	r2, r3
 80085c6:	e7c5      	b.n	8008554 <HAL_GPIO_Init+0x214>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80085c8:	21de      	movs	r1, #222	; 0xde
 80085ca:	4820      	ldr	r0, [pc, #128]	; (800864c <HAL_GPIO_Init+0x30c>)
 80085cc:	f7fa fc2e 	bl	8002e2c <assert_failed>
 80085d0:	f8db 3010 	ldr.w	r3, [fp, #16]
 80085d4:	f8db 1004 	ldr.w	r1, [fp, #4]
 80085d8:	e762      	b.n	80084a0 <HAL_GPIO_Init+0x160>
 80085da:	2002      	movs	r0, #2
 80085dc:	fa00 f303 	lsl.w	r3, r0, r3
 80085e0:	431a      	orrs	r2, r3
 80085e2:	e7b7      	b.n	8008554 <HAL_GPIO_Init+0x214>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80085e4:	21b2      	movs	r1, #178	; 0xb2
 80085e6:	4819      	ldr	r0, [pc, #100]	; (800864c <HAL_GPIO_Init+0x30c>)
 80085e8:	f7fa fc20 	bl	8002e2c <assert_failed>
 80085ec:	e6e4      	b.n	80083b8 <HAL_GPIO_Init+0x78>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80085ee:	21b4      	movs	r1, #180	; 0xb4
 80085f0:	4816      	ldr	r0, [pc, #88]	; (800864c <HAL_GPIO_Init+0x30c>)
 80085f2:	f7fa fc1b 	bl	8002e2c <assert_failed>
 80085f6:	e707      	b.n	8008408 <HAL_GPIO_Init+0xc8>
 80085f8:	2003      	movs	r0, #3
 80085fa:	fa00 f303 	lsl.w	r3, r0, r3
 80085fe:	431a      	orrs	r2, r3
 8008600:	e7a8      	b.n	8008554 <HAL_GPIO_Init+0x214>
 8008602:	2004      	movs	r0, #4
 8008604:	fa00 f303 	lsl.w	r3, r0, r3
 8008608:	431a      	orrs	r2, r3
 800860a:	e7a3      	b.n	8008554 <HAL_GPIO_Init+0x214>
 800860c:	2007      	movs	r0, #7
 800860e:	fa00 f303 	lsl.w	r3, r0, r3
 8008612:	431a      	orrs	r2, r3
 8008614:	e79e      	b.n	8008554 <HAL_GPIO_Init+0x214>
 8008616:	2005      	movs	r0, #5
 8008618:	fa00 f303 	lsl.w	r3, r0, r3
 800861c:	431a      	orrs	r2, r3
 800861e:	e799      	b.n	8008554 <HAL_GPIO_Init+0x214>
 8008620:	2006      	movs	r0, #6
 8008622:	fa00 f303 	lsl.w	r3, r0, r3
 8008626:	431a      	orrs	r2, r3
 8008628:	e794      	b.n	8008554 <HAL_GPIO_Init+0x214>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800862a:	21b3      	movs	r1, #179	; 0xb3
 800862c:	4807      	ldr	r0, [pc, #28]	; (800864c <HAL_GPIO_Init+0x30c>)
 800862e:	f7fa fbfd 	bl	8002e2c <assert_failed>
 8008632:	e6e4      	b.n	80083fe <HAL_GPIO_Init+0xbe>
 8008634:	2008      	movs	r0, #8
 8008636:	fa00 f303 	lsl.w	r3, r0, r3
 800863a:	431a      	orrs	r2, r3
 800863c:	e78a      	b.n	8008554 <HAL_GPIO_Init+0x214>
 800863e:	bf00      	nop
 8008640:	40020400 	.word	0x40020400
 8008644:	40020000 	.word	0x40020000
 8008648:	40020800 	.word	0x40020800
 800864c:	08026748 	.word	0x08026748
 8008650:	10210000 	.word	0x10210000
 8008654:	10220000 	.word	0x10220000
 8008658:	10110000 	.word	0x10110000
 800865c:	10120000 	.word	0x10120000
 8008660:	40013800 	.word	0x40013800
 8008664:	40020c00 	.word	0x40020c00
 8008668:	40021000 	.word	0x40021000
 800866c:	40021400 	.word	0x40021400
 8008670:	40021800 	.word	0x40021800
 8008674:	40021c00 	.word	0x40021c00
 8008678:	40022000 	.word	0x40022000
 800867c:	40022400 	.word	0x40022400
 8008680:	40013c00 	.word	0x40013c00
 8008684:	40023800 	.word	0x40023800

08008688 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008688:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800868c:	4a6e      	ldr	r2, [pc, #440]	; (8008848 <HAL_GPIO_DeInit+0x1c0>)
{
 800868e:	4604      	mov	r4, r0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8008690:	4b6e      	ldr	r3, [pc, #440]	; (800884c <HAL_GPIO_DeInit+0x1c4>)
{
 8008692:	4688      	mov	r8, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8008694:	4290      	cmp	r0, r2
 8008696:	bf18      	it	ne
 8008698:	4298      	cmpne	r0, r3
 800869a:	bf14      	ite	ne
 800869c:	f04f 0901 	movne.w	r9, #1
 80086a0:	f04f 0900 	moveq.w	r9, #0
 80086a4:	d028      	beq.n	80086f8 <HAL_GPIO_DeInit+0x70>
 80086a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086aa:	4298      	cmp	r0, r3
 80086ac:	d024      	beq.n	80086f8 <HAL_GPIO_DeInit+0x70>
 80086ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086b2:	4298      	cmp	r0, r3
 80086b4:	d020      	beq.n	80086f8 <HAL_GPIO_DeInit+0x70>
 80086b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086ba:	4298      	cmp	r0, r3
 80086bc:	d01c      	beq.n	80086f8 <HAL_GPIO_DeInit+0x70>
 80086be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086c2:	4298      	cmp	r0, r3
 80086c4:	d018      	beq.n	80086f8 <HAL_GPIO_DeInit+0x70>
 80086c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086ca:	4298      	cmp	r0, r3
 80086cc:	d014      	beq.n	80086f8 <HAL_GPIO_DeInit+0x70>
 80086ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086d2:	4298      	cmp	r0, r3
 80086d4:	d010      	beq.n	80086f8 <HAL_GPIO_DeInit+0x70>
 80086d6:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 80086da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086de:	4290      	cmp	r0, r2
 80086e0:	bf18      	it	ne
 80086e2:	4298      	cmpne	r0, r3
 80086e4:	d008      	beq.n	80086f8 <HAL_GPIO_DeInit+0x70>
 80086e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086ea:	4298      	cmp	r0, r3
 80086ec:	d004      	beq.n	80086f8 <HAL_GPIO_DeInit+0x70>
 80086ee:	f44f 7197 	mov.w	r1, #302	; 0x12e
 80086f2:	4857      	ldr	r0, [pc, #348]	; (8008850 <HAL_GPIO_DeInit+0x1c8>)
 80086f4:	f7fa fb9a 	bl	8002e2c <assert_failed>
{
 80086f8:	2300      	movs	r3, #0
 80086fa:	f8df b178 	ldr.w	fp, [pc, #376]	; 8008874 <HAL_GPIO_DeInit+0x1ec>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80086fe:	f8df a148 	ldr.w	sl, [pc, #328]	; 8008848 <HAL_GPIO_DeInit+0x1c0>
 8008702:	464e      	mov	r6, r9
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8008704:	f8df e170 	ldr.w	lr, [pc, #368]	; 8008878 <HAL_GPIO_DeInit+0x1f0>
 8008708:	e002      	b.n	8008710 <HAL_GPIO_DeInit+0x88>
  for(position = 0; position < GPIO_NUMBER; position++)
 800870a:	3301      	adds	r3, #1
 800870c:	2b10      	cmp	r3, #16
 800870e:	d078      	beq.n	8008802 <HAL_GPIO_DeInit+0x17a>
    ioposition = ((uint32_t)0x01) << position;
 8008710:	2101      	movs	r1, #1
 8008712:	fa01 f003 	lsl.w	r0, r1, r3
    iocurrent = (GPIO_Pin) & ioposition;
 8008716:	ea00 0508 	and.w	r5, r0, r8
    if(iocurrent == ioposition)
 800871a:	42a8      	cmp	r0, r5
 800871c:	d1f5      	bne.n	800870a <HAL_GPIO_DeInit+0x82>
 800871e:	f023 0703 	bic.w	r7, r3, #3
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8008722:	f003 0203 	and.w	r2, r3, #3
 8008726:	f04f 0c0f 	mov.w	ip, #15
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800872a:	4554      	cmp	r4, sl
 800872c:	445f      	add	r7, fp
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800872e:	ea4f 0282 	mov.w	r2, r2, lsl #2
      tmp = SYSCFG->EXTICR[position >> 2];
 8008732:	f8d7 9008 	ldr.w	r9, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8008736:	fa0c fc02 	lsl.w	ip, ip, r2
 800873a:	ea0c 0909 	and.w	r9, ip, r9
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800873e:	d01c      	beq.n	800877a <HAL_GPIO_DeInit+0xf2>
 8008740:	b1c6      	cbz	r6, 8008774 <HAL_GPIO_DeInit+0xec>
 8008742:	4944      	ldr	r1, [pc, #272]	; (8008854 <HAL_GPIO_DeInit+0x1cc>)
 8008744:	428c      	cmp	r4, r1
 8008746:	d05e      	beq.n	8008806 <HAL_GPIO_DeInit+0x17e>
 8008748:	4943      	ldr	r1, [pc, #268]	; (8008858 <HAL_GPIO_DeInit+0x1d0>)
 800874a:	428c      	cmp	r4, r1
 800874c:	d05f      	beq.n	800880e <HAL_GPIO_DeInit+0x186>
 800874e:	4943      	ldr	r1, [pc, #268]	; (800885c <HAL_GPIO_DeInit+0x1d4>)
 8008750:	428c      	cmp	r4, r1
 8008752:	d060      	beq.n	8008816 <HAL_GPIO_DeInit+0x18e>
 8008754:	4942      	ldr	r1, [pc, #264]	; (8008860 <HAL_GPIO_DeInit+0x1d8>)
 8008756:	428c      	cmp	r4, r1
 8008758:	d061      	beq.n	800881e <HAL_GPIO_DeInit+0x196>
 800875a:	4942      	ldr	r1, [pc, #264]	; (8008864 <HAL_GPIO_DeInit+0x1dc>)
 800875c:	428c      	cmp	r4, r1
 800875e:	d062      	beq.n	8008826 <HAL_GPIO_DeInit+0x19e>
 8008760:	4941      	ldr	r1, [pc, #260]	; (8008868 <HAL_GPIO_DeInit+0x1e0>)
 8008762:	428c      	cmp	r4, r1
 8008764:	d067      	beq.n	8008836 <HAL_GPIO_DeInit+0x1ae>
 8008766:	4941      	ldr	r1, [pc, #260]	; (800886c <HAL_GPIO_DeInit+0x1e4>)
 8008768:	428c      	cmp	r4, r1
 800876a:	d068      	beq.n	800883e <HAL_GPIO_DeInit+0x1b6>
 800876c:	4940      	ldr	r1, [pc, #256]	; (8008870 <HAL_GPIO_DeInit+0x1e8>)
 800876e:	428c      	cmp	r4, r1
 8008770:	d05d      	beq.n	800882e <HAL_GPIO_DeInit+0x1a6>
 8008772:	210a      	movs	r1, #10
 8008774:	fa01 f202 	lsl.w	r2, r1, r2
 8008778:	e000      	b.n	800877c <HAL_GPIO_DeInit+0xf4>
 800877a:	2200      	movs	r2, #0
 800877c:	4591      	cmp	r9, r2
 800877e:	d118      	bne.n	80087b2 <HAL_GPIO_DeInit+0x12a>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8008780:	f8de 2000 	ldr.w	r2, [lr]
 8008784:	43ed      	mvns	r5, r5
 8008786:	402a      	ands	r2, r5
 8008788:	f8ce 2000 	str.w	r2, [lr]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800878c:	f8de 2004 	ldr.w	r2, [lr, #4]
 8008790:	402a      	ands	r2, r5
 8008792:	f8ce 2004 	str.w	r2, [lr, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8008796:	f8de 2008 	ldr.w	r2, [lr, #8]
 800879a:	402a      	ands	r2, r5
 800879c:	f8ce 2008 	str.w	r2, [lr, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80087a0:	f8de 200c 	ldr.w	r2, [lr, #12]
 80087a4:	4015      	ands	r5, r2
 80087a6:	f8ce 500c 	str.w	r5, [lr, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80087aa:	68ba      	ldr	r2, [r7, #8]
 80087ac:	ea22 020c 	bic.w	r2, r2, ip
 80087b0:	60ba      	str	r2, [r7, #8]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80087b2:	2103      	movs	r1, #3
 80087b4:	005a      	lsls	r2, r3, #1
 80087b6:	f8d4 c000 	ldr.w	ip, [r4]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80087ba:	270f      	movs	r7, #15
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80087bc:	fa01 f202 	lsl.w	r2, r1, r2
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80087c0:	fa23 f501 	lsr.w	r5, r3, r1
 80087c4:	f003 0107 	and.w	r1, r3, #7
  for(position = 0; position < GPIO_NUMBER; position++)
 80087c8:	3301      	adds	r3, #1
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80087ca:	43d2      	mvns	r2, r2
 80087cc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80087d0:	0089      	lsls	r1, r1, #2
  for(position = 0; position < GPIO_NUMBER; position++)
 80087d2:	2b10      	cmp	r3, #16
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80087d4:	ea0c 0c02 	and.w	ip, ip, r2
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80087d8:	fa07 f701 	lsl.w	r7, r7, r1
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80087dc:	f8c4 c000 	str.w	ip, [r4]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80087e0:	6a29      	ldr	r1, [r5, #32]
 80087e2:	ea21 0107 	bic.w	r1, r1, r7
 80087e6:	6229      	str	r1, [r5, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80087e8:	68e1      	ldr	r1, [r4, #12]
 80087ea:	ea01 0102 	and.w	r1, r1, r2
 80087ee:	60e1      	str	r1, [r4, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80087f0:	6861      	ldr	r1, [r4, #4]
 80087f2:	ea21 0000 	bic.w	r0, r1, r0
 80087f6:	6060      	str	r0, [r4, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80087f8:	68a1      	ldr	r1, [r4, #8]
 80087fa:	ea02 0201 	and.w	r2, r2, r1
 80087fe:	60a2      	str	r2, [r4, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8008800:	d186      	bne.n	8008710 <HAL_GPIO_DeInit+0x88>
    }
  }
}
 8008802:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008806:	2102      	movs	r1, #2
 8008808:	fa01 f202 	lsl.w	r2, r1, r2
 800880c:	e7b6      	b.n	800877c <HAL_GPIO_DeInit+0xf4>
 800880e:	2103      	movs	r1, #3
 8008810:	fa01 f202 	lsl.w	r2, r1, r2
 8008814:	e7b2      	b.n	800877c <HAL_GPIO_DeInit+0xf4>
 8008816:	2104      	movs	r1, #4
 8008818:	fa01 f202 	lsl.w	r2, r1, r2
 800881c:	e7ae      	b.n	800877c <HAL_GPIO_DeInit+0xf4>
 800881e:	2105      	movs	r1, #5
 8008820:	fa01 f202 	lsl.w	r2, r1, r2
 8008824:	e7aa      	b.n	800877c <HAL_GPIO_DeInit+0xf4>
 8008826:	2106      	movs	r1, #6
 8008828:	fa01 f202 	lsl.w	r2, r1, r2
 800882c:	e7a6      	b.n	800877c <HAL_GPIO_DeInit+0xf4>
 800882e:	2109      	movs	r1, #9
 8008830:	fa01 f202 	lsl.w	r2, r1, r2
 8008834:	e7a2      	b.n	800877c <HAL_GPIO_DeInit+0xf4>
 8008836:	2107      	movs	r1, #7
 8008838:	fa01 f202 	lsl.w	r2, r1, r2
 800883c:	e79e      	b.n	800877c <HAL_GPIO_DeInit+0xf4>
 800883e:	2108      	movs	r1, #8
 8008840:	fa01 f202 	lsl.w	r2, r1, r2
 8008844:	e79a      	b.n	800877c <HAL_GPIO_DeInit+0xf4>
 8008846:	bf00      	nop
 8008848:	40020000 	.word	0x40020000
 800884c:	40020400 	.word	0x40020400
 8008850:	08026748 	.word	0x08026748
 8008854:	40020800 	.word	0x40020800
 8008858:	40020c00 	.word	0x40020c00
 800885c:	40021000 	.word	0x40021000
 8008860:	40021400 	.word	0x40021400
 8008864:	40021800 	.word	0x40021800
 8008868:	40021c00 	.word	0x40021c00
 800886c:	40022000 	.word	0x40022000
 8008870:	40022400 	.word	0x40022400
 8008874:	40013800 	.word	0x40013800
 8008878:	40013c00 	.word	0x40013c00

0800887c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800887c:	b538      	push	{r3, r4, r5, lr}
 800887e:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8008880:	460c      	mov	r4, r1
 8008882:	b129      	cbz	r1, 8008890 <HAL_GPIO_ReadPin+0x14>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008884:	692b      	ldr	r3, [r5, #16]
 8008886:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8008888:	bf14      	ite	ne
 800888a:	2001      	movne	r0, #1
 800888c:	2000      	moveq	r0, #0
 800888e:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8008890:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8008894:	4801      	ldr	r0, [pc, #4]	; (800889c <HAL_GPIO_ReadPin+0x20>)
 8008896:	f7fa fac9 	bl	8002e2c <assert_failed>
 800889a:	e7f3      	b.n	8008884 <HAL_GPIO_ReadPin+0x8>
 800889c:	08026748 	.word	0x08026748

080088a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80088a0:	b570      	push	{r4, r5, r6, lr}
 80088a2:	4606      	mov	r6, r0
 80088a4:	4615      	mov	r5, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80088a6:	460c      	mov	r4, r1
 80088a8:	b161      	cbz	r1, 80088c4 <HAL_GPIO_WritePin+0x24>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80088aa:	2d01      	cmp	r5, #1
 80088ac:	d803      	bhi.n	80088b6 <HAL_GPIO_WritePin+0x16>

  if(PinState != GPIO_PIN_RESET)
 80088ae:	b905      	cbnz	r5, 80088b2 <HAL_GPIO_WritePin+0x12>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80088b0:	0424      	lsls	r4, r4, #16
 80088b2:	61b4      	str	r4, [r6, #24]
  }
}
 80088b4:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80088b6:	f240 119b 	movw	r1, #411	; 0x19b
 80088ba:	4805      	ldr	r0, [pc, #20]	; (80088d0 <HAL_GPIO_WritePin+0x30>)
 80088bc:	f7fa fab6 	bl	8002e2c <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80088c0:	61b4      	str	r4, [r6, #24]
}
 80088c2:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80088c4:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 80088c8:	4801      	ldr	r0, [pc, #4]	; (80088d0 <HAL_GPIO_WritePin+0x30>)
 80088ca:	f7fa faaf 	bl	8002e2c <assert_failed>
 80088ce:	e7ec      	b.n	80088aa <HAL_GPIO_WritePin+0xa>
 80088d0:	08026748 	.word	0x08026748

080088d4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80088d4:	b538      	push	{r3, r4, r5, lr}
 80088d6:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80088d8:	460c      	mov	r4, r1
 80088da:	b129      	cbz	r1, 80088e8 <HAL_GPIO_TogglePin+0x14>

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80088dc:	6943      	ldr	r3, [r0, #20]
 80088de:	420b      	tst	r3, r1
 80088e0:	d008      	beq.n	80088f4 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80088e2:	040c      	lsls	r4, r1, #16
 80088e4:	6184      	str	r4, [r0, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80088e6:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80088e8:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 80088ec:	4802      	ldr	r0, [pc, #8]	; (80088f8 <HAL_GPIO_TogglePin+0x24>)
 80088ee:	f7fa fa9d 	bl	8002e2c <assert_failed>
  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80088f2:	696b      	ldr	r3, [r5, #20]
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80088f4:	61ac      	str	r4, [r5, #24]
}
 80088f6:	bd38      	pop	{r3, r4, r5, pc}
 80088f8:	08026748 	.word	0x08026748

080088fc <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80088fc:	4770      	bx	lr
 80088fe:	bf00      	nop

08008900 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008900:	4a04      	ldr	r2, [pc, #16]	; (8008914 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8008902:	6951      	ldr	r1, [r2, #20]
 8008904:	4201      	tst	r1, r0
 8008906:	d100      	bne.n	800890a <HAL_GPIO_EXTI_IRQHandler+0xa>
 8008908:	4770      	bx	lr
{
 800890a:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800890c:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800890e:	f7ff fff5 	bl	80088fc <HAL_GPIO_EXTI_Callback>
}
 8008912:	bd08      	pop	{r3, pc}
 8008914:	40013c00 	.word	0x40013c00

08008918 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8008918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800891c:	4680      	mov	r8, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800891e:	4d25      	ldr	r5, [pc, #148]	; (80089b4 <I2C_TransferConfig+0x9c>)
 8008920:	4825      	ldr	r0, [pc, #148]	; (80089b8 <I2C_TransferConfig+0xa0>)
{
 8008922:	460e      	mov	r6, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008924:	f8d8 1000 	ldr.w	r1, [r8]
{
 8008928:	4614      	mov	r4, r2
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800892a:	4a24      	ldr	r2, [pc, #144]	; (80089bc <I2C_TransferConfig+0xa4>)
{
 800892c:	461f      	mov	r7, r3
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800892e:	4281      	cmp	r1, r0
 8008930:	bf18      	it	ne
 8008932:	42a9      	cmpne	r1, r5
{
 8008934:	9d06      	ldr	r5, [sp, #24]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008936:	bf14      	ite	ne
 8008938:	2001      	movne	r0, #1
 800893a:	2000      	moveq	r0, #0
 800893c:	4291      	cmp	r1, r2
 800893e:	bf0c      	ite	eq
 8008940:	2000      	moveq	r0, #0
 8008942:	f000 0001 	andne.w	r0, r0, #1
 8008946:	b110      	cbz	r0, 800894e <I2C_TransferConfig+0x36>
 8008948:	4b1d      	ldr	r3, [pc, #116]	; (80089c0 <I2C_TransferConfig+0xa8>)
 800894a:	4299      	cmp	r1, r3
 800894c:	d126      	bne.n	800899c <I2C_TransferConfig+0x84>
  assert_param(IS_TRANSFER_MODE(Mode));
 800894e:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 8008952:	d002      	beq.n	800895a <I2C_TransferConfig+0x42>
 8008954:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8008958:	d126      	bne.n	80089a8 <I2C_TransferConfig+0x90>
  assert_param(IS_TRANSFER_REQUEST(Request));
 800895a:	4b1a      	ldr	r3, [pc, #104]	; (80089c4 <I2C_TransferConfig+0xac>)
 800895c:	429d      	cmp	r5, r3
 800895e:	d00a      	beq.n	8008976 <I2C_TransferConfig+0x5e>
 8008960:	f425 6380 	bic.w	r3, r5, #1024	; 0x400
 8008964:	4a18      	ldr	r2, [pc, #96]	; (80089c8 <I2C_TransferConfig+0xb0>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d005      	beq.n	8008976 <I2C_TransferConfig+0x5e>
 800896a:	b125      	cbz	r5, 8008976 <I2C_TransferConfig+0x5e>
 800896c:	f641 01c2 	movw	r1, #6338	; 0x18c2
 8008970:	4816      	ldr	r0, [pc, #88]	; (80089cc <I2C_TransferConfig+0xb4>)
 8008972:	f7fa fa5b 	bl	8002e2c <assert_failed>

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8008976:	f8d8 1000 	ldr.w	r1, [r8]
 800897a:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800897e:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8008982:	4a13      	ldr	r2, [pc, #76]	; (80089d0 <I2C_TransferConfig+0xb8>)
 8008984:	431c      	orrs	r4, r3
 8008986:	ea42 5255 	orr.w	r2, r2, r5, lsr #21
 800898a:	684d      	ldr	r5, [r1, #4]
 800898c:	ea44 0307 	orr.w	r3, r4, r7
 8008990:	ea25 0502 	bic.w	r5, r5, r2
 8008994:	432b      	orrs	r3, r5
 8008996:	604b      	str	r3, [r1, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8008998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800899c:	f44f 51c6 	mov.w	r1, #6336	; 0x18c0
 80089a0:	480a      	ldr	r0, [pc, #40]	; (80089cc <I2C_TransferConfig+0xb4>)
 80089a2:	f7fa fa43 	bl	8002e2c <assert_failed>
 80089a6:	e7d2      	b.n	800894e <I2C_TransferConfig+0x36>
  assert_param(IS_TRANSFER_MODE(Mode));
 80089a8:	f641 01c1 	movw	r1, #6337	; 0x18c1
 80089ac:	4807      	ldr	r0, [pc, #28]	; (80089cc <I2C_TransferConfig+0xb4>)
 80089ae:	f7fa fa3d 	bl	8002e2c <assert_failed>
 80089b2:	e7d2      	b.n	800895a <I2C_TransferConfig+0x42>
 80089b4:	40005800 	.word	0x40005800
 80089b8:	40005400 	.word	0x40005400
 80089bc:	40005c00 	.word	0x40005c00
 80089c0:	40006000 	.word	0x40006000
 80089c4:	80004000 	.word	0x80004000
 80089c8:	80002000 	.word	0x80002000
 80089cc:	08026784 	.word	0x08026784
 80089d0:	03ff63ff 	.word	0x03ff63ff

080089d4 <I2C_IsAcknowledgeFailed.part.1>:
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
 80089d4:	b570      	push	{r4, r5, r6, lr}
 80089d6:	4605      	mov	r5, r0
 80089d8:	460c      	mov	r4, r1
 80089da:	4616      	mov	r6, r2
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80089dc:	6828      	ldr	r0, [r5, #0]
 80089de:	e001      	b.n	80089e4 <I2C_IsAcknowledgeFailed.part.1+0x10>
      if (Timeout != HAL_MAX_DELAY)
 80089e0:	1c63      	adds	r3, r4, #1
 80089e2:	d120      	bne.n	8008a26 <I2C_IsAcknowledgeFailed.part.1+0x52>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80089e4:	6983      	ldr	r3, [r0, #24]
 80089e6:	0699      	lsls	r1, r3, #26
 80089e8:	d5fa      	bpl.n	80089e0 <I2C_IsAcknowledgeFailed.part.1+0xc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089ea:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80089ec:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089ee:	61c2      	str	r2, [r0, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80089f0:	61c3      	str	r3, [r0, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80089f2:	6983      	ldr	r3, [r0, #24]
 80089f4:	079a      	lsls	r2, r3, #30
 80089f6:	d501      	bpl.n	80089fc <I2C_IsAcknowledgeFailed.part.1+0x28>
    hi2c->Instance->TXDR = 0x00U;
 80089f8:	2300      	movs	r3, #0
 80089fa:	6283      	str	r3, [r0, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80089fc:	6983      	ldr	r3, [r0, #24]
 80089fe:	07db      	lsls	r3, r3, #31
 8008a00:	d524      	bpl.n	8008a4c <I2C_IsAcknowledgeFailed.part.1+0x78>
    I2C_RESET_CR2(hi2c);
 8008a02:	6843      	ldr	r3, [r0, #4]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a04:	2200      	movs	r2, #0
    I2C_RESET_CR2(hi2c);
 8008a06:	4c14      	ldr	r4, [pc, #80]	; (8008a58 <I2C_IsAcknowledgeFailed.part.1+0x84>)
    hi2c->State = HAL_I2C_STATE_READY;
 8008a08:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8008a0a:	4023      	ands	r3, r4
 8008a0c:	6043      	str	r3, [r0, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a0e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8008a10:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a14:	f043 0304 	orr.w	r3, r3, #4
 8008a18:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008a1a:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a1e:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 8008a22:	2001      	movs	r0, #1
 8008a24:	bd70      	pop	{r4, r5, r6, pc}
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a26:	f7fc fdc7 	bl	80055b8 <HAL_GetTick>
 8008a2a:	1b80      	subs	r0, r0, r6
 8008a2c:	4284      	cmp	r4, r0
 8008a2e:	d301      	bcc.n	8008a34 <I2C_IsAcknowledgeFailed.part.1+0x60>
 8008a30:	2c00      	cmp	r4, #0
 8008a32:	d1d3      	bne.n	80089dc <I2C_IsAcknowledgeFailed.part.1+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a34:	6c6b      	ldr	r3, [r5, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008a36:	2120      	movs	r1, #32
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a38:	2200      	movs	r2, #0
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a3a:	430b      	orrs	r3, r1
          __HAL_UNLOCK(hi2c);
 8008a3c:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a40:	646b      	str	r3, [r5, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008a42:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a46:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
 8008a4a:	e7ea      	b.n	8008a22 <I2C_IsAcknowledgeFailed.part.1+0x4e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008a4c:	6983      	ldr	r3, [r0, #24]
 8008a4e:	f043 0301 	orr.w	r3, r3, #1
 8008a52:	6183      	str	r3, [r0, #24]
 8008a54:	e7d5      	b.n	8008a02 <I2C_IsAcknowledgeFailed.part.1+0x2e>
 8008a56:	bf00      	nop
 8008a58:	fe00e800 	.word	0xfe00e800

08008a5c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8008a5c:	b570      	push	{r4, r5, r6, lr}
 8008a5e:	4605      	mov	r5, r0
 8008a60:	460c      	mov	r4, r1
 8008a62:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008a64:	e001      	b.n	8008a6a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 8008a66:	1c61      	adds	r1, r4, #1
 8008a68:	d111      	bne.n	8008a8e <I2C_WaitOnTXISFlagUntilTimeout+0x32>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008a6a:	682b      	ldr	r3, [r5, #0]
 8008a6c:	699a      	ldr	r2, [r3, #24]
 8008a6e:	0792      	lsls	r2, r2, #30
 8008a70:	d40b      	bmi.n	8008a8a <I2C_WaitOnTXISFlagUntilTimeout+0x2e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008a72:	699b      	ldr	r3, [r3, #24]
 8008a74:	06d8      	lsls	r0, r3, #27
 8008a76:	d5f6      	bpl.n	8008a66 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
 8008a78:	4632      	mov	r2, r6
 8008a7a:	4621      	mov	r1, r4
 8008a7c:	4628      	mov	r0, r5
 8008a7e:	f7ff ffa9 	bl	80089d4 <I2C_IsAcknowledgeFailed.part.1>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a82:	2800      	cmp	r0, #0
 8008a84:	d0ef      	beq.n	8008a66 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      return HAL_ERROR;
 8008a86:	2001      	movs	r0, #1
}
 8008a88:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8008a8a:	2000      	movs	r0, #0
}
 8008a8c:	bd70      	pop	{r4, r5, r6, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a8e:	f7fc fd93 	bl	80055b8 <HAL_GetTick>
 8008a92:	1b80      	subs	r0, r0, r6
 8008a94:	42a0      	cmp	r0, r4
 8008a96:	d801      	bhi.n	8008a9c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008a98:	2c00      	cmp	r4, #0
 8008a9a:	d1e6      	bne.n	8008a6a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a9c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008a9e:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008aa0:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8008aa2:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008aa4:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8008aa6:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008aaa:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008aac:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ab0:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 8008ab4:	bd70      	pop	{r4, r5, r6, pc}
 8008ab6:	bf00      	nop

08008ab8 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8008ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aba:	4605      	mov	r5, r0
 8008abc:	460c      	mov	r4, r1
 8008abe:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008ac0:	e00b      	b.n	8008ada <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008ac2:	699b      	ldr	r3, [r3, #24]
 8008ac4:	06db      	lsls	r3, r3, #27
 8008ac6:	d502      	bpl.n	8008ace <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
 8008ac8:	f7ff ff84 	bl	80089d4 <I2C_IsAcknowledgeFailed.part.1>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8008acc:	b9d8      	cbnz	r0, 8008b06 <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ace:	f7fc fd73 	bl	80055b8 <HAL_GetTick>
 8008ad2:	1b80      	subs	r0, r0, r6
 8008ad4:	42a0      	cmp	r0, r4
 8008ad6:	d809      	bhi.n	8008aec <I2C_WaitOnSTOPFlagUntilTimeout+0x34>
 8008ad8:	b144      	cbz	r4, 8008aec <I2C_WaitOnSTOPFlagUntilTimeout+0x34>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008ada:	682b      	ldr	r3, [r5, #0]
 8008adc:	4632      	mov	r2, r6
 8008ade:	4621      	mov	r1, r4
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	699f      	ldr	r7, [r3, #24]
 8008ae4:	06bf      	lsls	r7, r7, #26
 8008ae6:	d5ec      	bpl.n	8008ac2 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
  return HAL_OK;
 8008ae8:	2000      	movs	r0, #0
}
 8008aea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008aec:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008aee:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008af0:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8008af2:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008af4:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8008af6:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008afa:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008afc:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b00:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 8008b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8008b06:	2001      	movs	r0, #1
}
 8008b08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b0a:	bf00      	nop

08008b0c <I2C_WaitOnFlagUntilTimeout>:
{
 8008b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b10:	4680      	mov	r8, r0
 8008b12:	460f      	mov	r7, r1
 8008b14:	4616      	mov	r6, r2
 8008b16:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008b18:	f8d8 4000 	ldr.w	r4, [r8]
 8008b1c:	e001      	b.n	8008b22 <I2C_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 8008b1e:	1c6b      	adds	r3, r5, #1
 8008b20:	d10a      	bne.n	8008b38 <I2C_WaitOnFlagUntilTimeout+0x2c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008b22:	69a0      	ldr	r0, [r4, #24]
 8008b24:	ea37 0300 	bics.w	r3, r7, r0
 8008b28:	bf0c      	ite	eq
 8008b2a:	2001      	moveq	r0, #1
 8008b2c:	2000      	movne	r0, #0
 8008b2e:	42b0      	cmp	r0, r6
 8008b30:	d0f5      	beq.n	8008b1e <I2C_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 8008b32:	2000      	movs	r0, #0
}
 8008b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b38:	f7fc fd3e 	bl	80055b8 <HAL_GetTick>
 8008b3c:	9b06      	ldr	r3, [sp, #24]
 8008b3e:	1ac0      	subs	r0, r0, r3
 8008b40:	42a8      	cmp	r0, r5
 8008b42:	d801      	bhi.n	8008b48 <I2C_WaitOnFlagUntilTimeout+0x3c>
 8008b44:	2d00      	cmp	r5, #0
 8008b46:	d1e7      	bne.n	8008b18 <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008b48:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008b4c:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b4e:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8008b50:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008b52:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8008b54:	f888 2040 	strb.w	r2, [r8, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008b58:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008b5c:	f888 1041 	strb.w	r1, [r8, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b60:	f888 2042 	strb.w	r2, [r8, #66]	; 0x42
 8008b64:	e7e6      	b.n	8008b34 <I2C_WaitOnFlagUntilTimeout+0x28>
 8008b66:	bf00      	nop

08008b68 <I2C_RequestMemoryRead>:
{
 8008b68:	b570      	push	{r4, r5, r6, lr}
 8008b6a:	461d      	mov	r5, r3
 8008b6c:	b082      	sub	sp, #8
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008b6e:	4b17      	ldr	r3, [pc, #92]	; (8008bcc <I2C_RequestMemoryRead+0x64>)
{
 8008b70:	4604      	mov	r4, r0
 8008b72:	4616      	mov	r6, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008b74:	b2ea      	uxtb	r2, r5
 8008b76:	9300      	str	r3, [sp, #0]
 8008b78:	2300      	movs	r3, #0
 8008b7a:	f7ff fecd 	bl	8008918 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b7e:	4620      	mov	r0, r4
 8008b80:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8008b84:	f7ff ff6a 	bl	8008a5c <I2C_WaitOnTXISFlagUntilTimeout>
 8008b88:	b9c8      	cbnz	r0, 8008bbe <I2C_RequestMemoryRead+0x56>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008b8a:	2d01      	cmp	r5, #1
 8008b8c:	6823      	ldr	r3, [r4, #0]
 8008b8e:	d10e      	bne.n	8008bae <I2C_RequestMemoryRead+0x46>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008b90:	b2f6      	uxtb	r6, r6
 8008b92:	629e      	str	r6, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008b94:	9b07      	ldr	r3, [sp, #28]
 8008b96:	4620      	mov	r0, r4
 8008b98:	2200      	movs	r2, #0
 8008b9a:	2140      	movs	r1, #64	; 0x40
 8008b9c:	9300      	str	r3, [sp, #0]
 8008b9e:	9b06      	ldr	r3, [sp, #24]
 8008ba0:	f7ff ffb4 	bl	8008b0c <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8008ba4:	3000      	adds	r0, #0
 8008ba6:	bf18      	it	ne
 8008ba8:	2001      	movne	r0, #1
}
 8008baa:	b002      	add	sp, #8
 8008bac:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008bae:	0a30      	lsrs	r0, r6, #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008bb0:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008bb4:	6298      	str	r0, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	f7ff ff50 	bl	8008a5c <I2C_WaitOnTXISFlagUntilTimeout>
 8008bbc:	b110      	cbz	r0, 8008bc4 <I2C_RequestMemoryRead+0x5c>
    return HAL_ERROR;
 8008bbe:	2001      	movs	r0, #1
}
 8008bc0:	b002      	add	sp, #8
 8008bc2:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008bc4:	b2f6      	uxtb	r6, r6
 8008bc6:	6823      	ldr	r3, [r4, #0]
 8008bc8:	629e      	str	r6, [r3, #40]	; 0x28
 8008bca:	e7e3      	b.n	8008b94 <I2C_RequestMemoryRead+0x2c>
 8008bcc:	80002000 	.word	0x80002000

08008bd0 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	f000 80c8 	beq.w	8008d66 <HAL_I2C_Init+0x196>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008bd6:	6802      	ldr	r2, [r0, #0]
 8008bd8:	4969      	ldr	r1, [pc, #420]	; (8008d80 <HAL_I2C_Init+0x1b0>)
{
 8008bda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008bdc:	4b69      	ldr	r3, [pc, #420]	; (8008d84 <HAL_I2C_Init+0x1b4>)
 8008bde:	4604      	mov	r4, r0
 8008be0:	4869      	ldr	r0, [pc, #420]	; (8008d88 <HAL_I2C_Init+0x1b8>)
 8008be2:	429a      	cmp	r2, r3
 8008be4:	bf18      	it	ne
 8008be6:	4282      	cmpne	r2, r0
 8008be8:	bf14      	ite	ne
 8008bea:	2301      	movne	r3, #1
 8008bec:	2300      	moveq	r3, #0
 8008bee:	428a      	cmp	r2, r1
 8008bf0:	bf0c      	ite	eq
 8008bf2:	2300      	moveq	r3, #0
 8008bf4:	f003 0301 	andne.w	r3, r3, #1
 8008bf8:	b11b      	cbz	r3, 8008c02 <HAL_I2C_Init+0x32>
 8008bfa:	4b64      	ldr	r3, [pc, #400]	; (8008d8c <HAL_I2C_Init+0x1bc>)
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	f040 80b4 	bne.w	8008d6a <HAL_I2C_Init+0x19a>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8008c02:	68a3      	ldr	r3, [r4, #8]
 8008c04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c08:	d268      	bcs.n	8008cdc <HAL_I2C_Init+0x10c>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8008c0a:	68e3      	ldr	r3, [r4, #12]
 8008c0c:	3b01      	subs	r3, #1
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	d856      	bhi.n	8008cc0 <HAL_I2C_Init+0xf0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8008c12:	6923      	ldr	r3, [r4, #16]
 8008c14:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8008c18:	f040 809b 	bne.w	8008d52 <HAL_I2C_Init+0x182>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8008c1c:	6963      	ldr	r3, [r4, #20]
 8008c1e:	2bff      	cmp	r3, #255	; 0xff
 8008c20:	f200 808d 	bhi.w	8008d3e <HAL_I2C_Init+0x16e>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8008c24:	69a3      	ldr	r3, [r4, #24]
 8008c26:	2b07      	cmp	r3, #7
 8008c28:	d87e      	bhi.n	8008d28 <HAL_I2C_Init+0x158>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8008c2a:	69e3      	ldr	r3, [r4, #28]
 8008c2c:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 8008c30:	d170      	bne.n	8008d14 <HAL_I2C_Init+0x144>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8008c32:	6a23      	ldr	r3, [r4, #32]
 8008c34:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 8008c38:	d160      	bne.n	8008cfc <HAL_I2C_Init+0x12c>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008c3a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008c3e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d054      	beq.n	8008cf0 <HAL_I2C_Init+0x120>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8008c46:	2124      	movs	r1, #36	; 0x24
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008c48:	68e5      	ldr	r5, [r4, #12]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008c4a:	e9d4 3200 	ldrd	r3, r2, [r4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8008c4e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008c52:	2d01      	cmp	r5, #1
  __HAL_I2C_DISABLE(hi2c);
 8008c54:	6818      	ldr	r0, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008c56:	f022 6170 	bic.w	r1, r2, #251658240	; 0xf000000
 8008c5a:	68a2      	ldr	r2, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8008c5c:	f020 0001 	bic.w	r0, r0, #1
 8008c60:	6018      	str	r0, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008c62:	6119      	str	r1, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008c64:	6899      	ldr	r1, [r3, #8]
 8008c66:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8008c6a:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008c6c:	d032      	beq.n	8008cd4 <HAL_I2C_Init+0x104>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008c6e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008c72:	2d02      	cmp	r5, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008c74:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008c76:	d102      	bne.n	8008c7e <HAL_I2C_Init+0xae>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008c78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008c7c:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008c7e:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008c80:	2100      	movs	r1, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008c82:	4843      	ldr	r0, [pc, #268]	; (8008d90 <HAL_I2C_Init+0x1c0>)
  hi2c->State = HAL_I2C_STATE_READY;
 8008c84:	2720      	movs	r7, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008c86:	69a6      	ldr	r6, [r4, #24]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008c88:	4310      	orrs	r0, r2
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008c8a:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008c8e:	6058      	str	r0, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008c90:	432a      	orrs	r2, r5
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008c92:	68d8      	ldr	r0, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008c94:	69e5      	ldr	r5, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008c96:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008c9a:	6a26      	ldr	r6, [r4, #32]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008c9c:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008ca0:	4335      	orrs	r5, r6
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008ca2:	60d8      	str	r0, [r3, #12]
  return HAL_OK;
 8008ca4:	4608      	mov	r0, r1
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008ca6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008ca8:	601d      	str	r5, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8008caa:	681a      	ldr	r2, [r3, #0]
 8008cac:	f042 0201 	orr.w	r2, r2, #1
 8008cb0:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008cb2:	6461      	str	r1, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008cb4:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008cb8:	6321      	str	r1, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008cba:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 8008cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8008cc0:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8008cc4:	4833      	ldr	r0, [pc, #204]	; (8008d94 <HAL_I2C_Init+0x1c4>)
 8008cc6:	f7fa f8b1 	bl	8002e2c <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8008cca:	6923      	ldr	r3, [r4, #16]
 8008ccc:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8008cd0:	d0a4      	beq.n	8008c1c <HAL_I2C_Init+0x4c>
 8008cd2:	e03e      	b.n	8008d52 <HAL_I2C_Init+0x182>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008cd4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008cd8:	609a      	str	r2, [r3, #8]
 8008cda:	e7d0      	b.n	8008c7e <HAL_I2C_Init+0xae>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8008cdc:	f240 11df 	movw	r1, #479	; 0x1df
 8008ce0:	482c      	ldr	r0, [pc, #176]	; (8008d94 <HAL_I2C_Init+0x1c4>)
 8008ce2:	f7fa f8a3 	bl	8002e2c <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8008ce6:	68e3      	ldr	r3, [r4, #12]
 8008ce8:	3b01      	subs	r3, #1
 8008cea:	2b01      	cmp	r3, #1
 8008cec:	d991      	bls.n	8008c12 <HAL_I2C_Init+0x42>
 8008cee:	e7e7      	b.n	8008cc0 <HAL_I2C_Init+0xf0>
    hi2c->Lock = HAL_UNLOCKED;
 8008cf0:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	f7fb f813 	bl	8003d20 <HAL_I2C_MspInit>
 8008cfa:	e7a4      	b.n	8008c46 <HAL_I2C_Init+0x76>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8008cfc:	f240 11e5 	movw	r1, #485	; 0x1e5
 8008d00:	4824      	ldr	r0, [pc, #144]	; (8008d94 <HAL_I2C_Init+0x1c4>)
 8008d02:	f7fa f893 	bl	8002e2c <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008d06:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008d0a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d199      	bne.n	8008c46 <HAL_I2C_Init+0x76>
 8008d12:	e7ed      	b.n	8008cf0 <HAL_I2C_Init+0x120>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8008d14:	f44f 71f2 	mov.w	r1, #484	; 0x1e4
 8008d18:	481e      	ldr	r0, [pc, #120]	; (8008d94 <HAL_I2C_Init+0x1c4>)
 8008d1a:	f7fa f887 	bl	8002e2c <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8008d1e:	6a23      	ldr	r3, [r4, #32]
 8008d20:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 8008d24:	d089      	beq.n	8008c3a <HAL_I2C_Init+0x6a>
 8008d26:	e7e9      	b.n	8008cfc <HAL_I2C_Init+0x12c>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8008d28:	f240 11e3 	movw	r1, #483	; 0x1e3
 8008d2c:	4819      	ldr	r0, [pc, #100]	; (8008d94 <HAL_I2C_Init+0x1c4>)
 8008d2e:	f7fa f87d 	bl	8002e2c <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8008d32:	69e3      	ldr	r3, [r4, #28]
 8008d34:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 8008d38:	f43f af7b 	beq.w	8008c32 <HAL_I2C_Init+0x62>
 8008d3c:	e7ea      	b.n	8008d14 <HAL_I2C_Init+0x144>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8008d3e:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 8008d42:	4814      	ldr	r0, [pc, #80]	; (8008d94 <HAL_I2C_Init+0x1c4>)
 8008d44:	f7fa f872 	bl	8002e2c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8008d48:	69a3      	ldr	r3, [r4, #24]
 8008d4a:	2b07      	cmp	r3, #7
 8008d4c:	f67f af6d 	bls.w	8008c2a <HAL_I2C_Init+0x5a>
 8008d50:	e7ea      	b.n	8008d28 <HAL_I2C_Init+0x158>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8008d52:	f240 11e1 	movw	r1, #481	; 0x1e1
 8008d56:	480f      	ldr	r0, [pc, #60]	; (8008d94 <HAL_I2C_Init+0x1c4>)
 8008d58:	f7fa f868 	bl	8002e2c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8008d5c:	6963      	ldr	r3, [r4, #20]
 8008d5e:	2bff      	cmp	r3, #255	; 0xff
 8008d60:	f67f af60 	bls.w	8008c24 <HAL_I2C_Init+0x54>
 8008d64:	e7eb      	b.n	8008d3e <HAL_I2C_Init+0x16e>
    return HAL_ERROR;
 8008d66:	2001      	movs	r0, #1
}
 8008d68:	4770      	bx	lr
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008d6a:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008d6e:	4809      	ldr	r0, [pc, #36]	; (8008d94 <HAL_I2C_Init+0x1c4>)
 8008d70:	f7fa f85c 	bl	8002e2c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8008d74:	68a3      	ldr	r3, [r4, #8]
 8008d76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d7a:	f4ff af46 	bcc.w	8008c0a <HAL_I2C_Init+0x3a>
 8008d7e:	e7ad      	b.n	8008cdc <HAL_I2C_Init+0x10c>
 8008d80:	40005c00 	.word	0x40005c00
 8008d84:	40005400 	.word	0x40005400
 8008d88:	40005800 	.word	0x40005800
 8008d8c:	40006000 	.word	0x40006000
 8008d90:	02008000 	.word	0x02008000
 8008d94:	08026784 	.word	0x08026784

08008d98 <HAL_I2C_Master_Transmit>:
{
 8008d98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008d9c:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
{
 8008da0:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008da2:	2c20      	cmp	r4, #32
 8008da4:	d169      	bne.n	8008e7a <HAL_I2C_Master_Transmit+0xe2>
    __HAL_LOCK(hi2c);
 8008da6:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8008daa:	2c01      	cmp	r4, #1
 8008dac:	d065      	beq.n	8008e7a <HAL_I2C_Master_Transmit+0xe2>
 8008dae:	f04f 0901 	mov.w	r9, #1
 8008db2:	4604      	mov	r4, r0
 8008db4:	4698      	mov	r8, r3
 8008db6:	4615      	mov	r5, r2
 8008db8:	f880 9040 	strb.w	r9, [r0, #64]	; 0x40
 8008dbc:	460f      	mov	r7, r1
    tickstart = HAL_GetTick();
 8008dbe:	f7fc fbfb 	bl	80055b8 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008dc2:	464a      	mov	r2, r9
    tickstart = HAL_GetTick();
 8008dc4:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008dc6:	9000      	str	r0, [sp, #0]
 8008dc8:	2319      	movs	r3, #25
 8008dca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008dce:	4620      	mov	r0, r4
 8008dd0:	f7ff fe9c 	bl	8008b0c <I2C_WaitOnFlagUntilTimeout>
 8008dd4:	2800      	cmp	r0, #0
 8008dd6:	d154      	bne.n	8008e82 <HAL_I2C_Master_Transmit+0xea>
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008dd8:	2310      	movs	r3, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008dda:	2221      	movs	r2, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 8008ddc:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008dde:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008de2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008de6:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8008de8:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008dec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008dee:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008df0:	2bff      	cmp	r3, #255	; 0xff
 8008df2:	d954      	bls.n	8008e9e <HAL_I2C_Master_Transmit+0x106>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008df4:	4839      	ldr	r0, [pc, #228]	; (8008edc <HAL_I2C_Master_Transmit+0x144>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008df6:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008df8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008dfc:	4639      	mov	r1, r7
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008dfe:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008e00:	9000      	str	r0, [sp, #0]
 8008e02:	4620      	mov	r0, r4
 8008e04:	f7ff fd88 	bl	8008918 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008e08:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e0a:	4632      	mov	r2, r6
 8008e0c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008e0e:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d050      	beq.n	8008eb8 <HAL_I2C_Master_Transmit+0x120>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e16:	f7ff fe21 	bl	8008a5c <I2C_WaitOnTXISFlagUntilTimeout>
 8008e1a:	2800      	cmp	r0, #0
 8008e1c:	d131      	bne.n	8008e82 <HAL_I2C_Master_Transmit+0xea>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008e1e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008e20:	6822      	ldr	r2, [r4, #0]
 8008e22:	f811 5b01 	ldrb.w	r5, [r1], #1
      hi2c->XferSize--;
 8008e26:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008e28:	6295      	str	r5, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8008e2a:	8d65      	ldrh	r5, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8008e2c:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 8008e2e:	6261      	str	r1, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8008e30:	3d01      	subs	r5, #1
      hi2c->XferSize--;
 8008e32:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 8008e34:	b2ad      	uxth	r5, r5
      hi2c->XferSize--;
 8008e36:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8008e38:	8565      	strh	r5, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008e3a:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8008e3c:	b289      	uxth	r1, r1
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d1e2      	bne.n	8008e08 <HAL_I2C_Master_Transmit+0x70>
 8008e42:	2900      	cmp	r1, #0
 8008e44:	d0e0      	beq.n	8008e08 <HAL_I2C_Master_Transmit+0x70>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008e46:	4602      	mov	r2, r0
 8008e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e4a:	2180      	movs	r1, #128	; 0x80
 8008e4c:	9600      	str	r6, [sp, #0]
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f7ff fe5c 	bl	8008b0c <I2C_WaitOnFlagUntilTimeout>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e54:	f04f 0cff 	mov.w	ip, #255	; 0xff
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008e58:	4605      	mov	r5, r0
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008e5a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008e5e:	4639      	mov	r1, r7
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008e60:	b978      	cbnz	r0, 8008e82 <HAL_I2C_Master_Transmit+0xea>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e62:	f8b4 e02a 	ldrh.w	lr, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008e66:	4662      	mov	r2, ip
 8008e68:	4620      	mov	r0, r4
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e6a:	45e6      	cmp	lr, ip
 8008e6c:	d90d      	bls.n	8008e8a <HAL_I2C_Master_Transmit+0xf2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e6e:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008e72:	9500      	str	r5, [sp, #0]
 8008e74:	f7ff fd50 	bl	8008918 <I2C_TransferConfig>
 8008e78:	e7c6      	b.n	8008e08 <HAL_I2C_Master_Transmit+0x70>
    return HAL_BUSY;
 8008e7a:	2002      	movs	r0, #2
}
 8008e7c:	b003      	add	sp, #12
 8008e7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_ERROR;
 8008e82:	2001      	movs	r0, #1
}
 8008e84:	b003      	add	sp, #12
 8008e86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          hi2c->XferSize = hi2c->XferCount;
 8008e8a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008e8c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008e90:	9500      	str	r5, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8008e92:	b292      	uxth	r2, r2
 8008e94:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008e96:	b2d2      	uxtb	r2, r2
 8008e98:	f7ff fd3e 	bl	8008918 <I2C_TransferConfig>
 8008e9c:	e7b4      	b.n	8008e08 <HAL_I2C_Master_Transmit+0x70>
      hi2c->XferSize = hi2c->XferCount;
 8008e9e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008ea0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008ea4:	4d0d      	ldr	r5, [pc, #52]	; (8008edc <HAL_I2C_Master_Transmit+0x144>)
 8008ea6:	4639      	mov	r1, r7
      hi2c->XferSize = hi2c->XferCount;
 8008ea8:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008eaa:	4620      	mov	r0, r4
 8008eac:	9500      	str	r5, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8008eae:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008eb0:	b2d2      	uxtb	r2, r2
 8008eb2:	f7ff fd31 	bl	8008918 <I2C_TransferConfig>
 8008eb6:	e7a7      	b.n	8008e08 <HAL_I2C_Master_Transmit+0x70>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008eb8:	f7ff fdfe 	bl	8008ab8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008ebc:	2800      	cmp	r0, #0
 8008ebe:	d1e0      	bne.n	8008e82 <HAL_I2C_Master_Transmit+0xea>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008ec0:	6823      	ldr	r3, [r4, #0]
 8008ec2:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8008ec4:	4d06      	ldr	r5, [pc, #24]	; (8008ee0 <HAL_I2C_Master_Transmit+0x148>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008ec6:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8008ec8:	685a      	ldr	r2, [r3, #4]
 8008eca:	402a      	ands	r2, r5
 8008ecc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008ece:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8008ed2:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008ed6:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8008eda:	e7cf      	b.n	8008e7c <HAL_I2C_Master_Transmit+0xe4>
 8008edc:	80002000 	.word	0x80002000
 8008ee0:	fe00e800 	.word	0xfe00e800

08008ee4 <HAL_I2C_Mem_Read>:
{
 8008ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ee8:	4698      	mov	r8, r3
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8008eea:	3b01      	subs	r3, #1
{
 8008eec:	b083      	sub	sp, #12
 8008eee:	4604      	mov	r4, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8008ef0:	2b01      	cmp	r3, #1
{
 8008ef2:	460e      	mov	r6, r1
 8008ef4:	4692      	mov	sl, r2
 8008ef6:	f8bd 9034 	ldrh.w	r9, [sp, #52]	; 0x34
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8008efa:	d904      	bls.n	8008f06 <HAL_I2C_Mem_Read+0x22>
 8008efc:	f640 1174 	movw	r1, #2420	; 0x974
 8008f00:	4862      	ldr	r0, [pc, #392]	; (800908c <HAL_I2C_Mem_Read+0x1a8>)
 8008f02:	f7f9 ff93 	bl	8002e2c <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008f06:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008f0a:	2b20      	cmp	r3, #32
 8008f0c:	d11c      	bne.n	8008f48 <HAL_I2C_Mem_Read+0x64>
    if ((pData == NULL) || (Size == 0U))
 8008f0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f10:	b1f3      	cbz	r3, 8008f50 <HAL_I2C_Mem_Read+0x6c>
 8008f12:	f1b9 0f00 	cmp.w	r9, #0
 8008f16:	d01b      	beq.n	8008f50 <HAL_I2C_Mem_Read+0x6c>
    __HAL_LOCK(hi2c);
 8008f18:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8008f1c:	2b01      	cmp	r3, #1
 8008f1e:	d013      	beq.n	8008f48 <HAL_I2C_Mem_Read+0x64>
 8008f20:	2501      	movs	r5, #1
 8008f22:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    tickstart = HAL_GetTick();
 8008f26:	f7fc fb47 	bl	80055b8 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008f2a:	462a      	mov	r2, r5
 8008f2c:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8008f2e:	4607      	mov	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008f30:	2319      	movs	r3, #25
 8008f32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008f36:	4620      	mov	r0, r4
 8008f38:	f7ff fde8 	bl	8008b0c <I2C_WaitOnFlagUntilTimeout>
 8008f3c:	4683      	mov	fp, r0
 8008f3e:	b170      	cbz	r0, 8008f5e <HAL_I2C_Mem_Read+0x7a>
      return HAL_ERROR;
 8008f40:	2001      	movs	r0, #1
}
 8008f42:	b003      	add	sp, #12
 8008f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_BUSY;
 8008f48:	2002      	movs	r0, #2
}
 8008f4a:	b003      	add	sp, #12
 8008f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008f50:	f44f 7300 	mov.w	r3, #512	; 0x200
      return  HAL_ERROR;
 8008f54:	2001      	movs	r0, #1
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008f56:	6463      	str	r3, [r4, #68]	; 0x44
}
 8008f58:	b003      	add	sp, #12
 8008f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008f5e:	2040      	movs	r0, #64	; 0x40
    hi2c->pBuffPtr  = pData;
 8008f60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008f62:	990e      	ldr	r1, [sp, #56]	; 0x38
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008f64:	f04f 0c22 	mov.w	ip, #34	; 0x22
    hi2c->pBuffPtr  = pData;
 8008f68:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008f6a:	4652      	mov	r2, sl
    hi2c->XferISR   = NULL;
 8008f6c:	f8c4 b034 	str.w	fp, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008f70:	4643      	mov	r3, r8
 8008f72:	9100      	str	r1, [sp, #0]
 8008f74:	4631      	mov	r1, r6
 8008f76:	9701      	str	r7, [sp, #4]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008f78:	f884 c041 	strb.w	ip, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008f7c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008f80:	4620      	mov	r0, r4
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008f82:	f8c4 b044 	str.w	fp, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8008f86:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008f8a:	f7ff fded 	bl	8008b68 <I2C_RequestMemoryRead>
 8008f8e:	2800      	cmp	r0, #0
 8008f90:	d14a      	bne.n	8009028 <HAL_I2C_Mem_Read+0x144>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f92:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008f94:	2bff      	cmp	r3, #255	; 0xff
 8008f96:	d955      	bls.n	8009044 <HAL_I2C_Mem_Read+0x160>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f98:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8008f9a:	483d      	ldr	r0, [pc, #244]	; (8009090 <HAL_I2C_Mem_Read+0x1ac>)
 8008f9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008fa0:	4631      	mov	r1, r6
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008fa2:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8008fa4:	9000      	str	r0, [sp, #0]
 8008fa6:	4620      	mov	r0, r4
 8008fa8:	f7ff fcb6 	bl	8008918 <I2C_TransferConfig>
 8008fac:	e003      	b.n	8008fb6 <HAL_I2C_Mem_Read+0xd2>
    while (hi2c->XferCount > 0U);
 8008fae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008fb0:	b29b      	uxth	r3, r3
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d053      	beq.n	800905e <HAL_I2C_Mem_Read+0x17a>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008fb6:	9700      	str	r7, [sp, #0]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fbc:	2104      	movs	r1, #4
 8008fbe:	4620      	mov	r0, r4
 8008fc0:	f7ff fda4 	bl	8008b0c <I2C_WaitOnFlagUntilTimeout>
 8008fc4:	2800      	cmp	r0, #0
 8008fc6:	d1bb      	bne.n	8008f40 <HAL_I2C_Mem_Read+0x5c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008fc8:	6822      	ldr	r2, [r4, #0]
 8008fca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fcc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008fce:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8008fd0:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8008fd2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8008fd4:	3901      	subs	r1, #1
      hi2c->pBuffPtr++;
 8008fd6:	6a65      	ldr	r5, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8008fd8:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 8008fda:	b289      	uxth	r1, r1
      hi2c->pBuffPtr++;
 8008fdc:	3501      	adds	r5, #1
      hi2c->XferSize--;
 8008fde:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 8008fe0:	8561      	strh	r1, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008fe2:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8008fe4:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008fe6:	b289      	uxth	r1, r1
      hi2c->pBuffPtr++;
 8008fe8:	6265      	str	r5, [r4, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d1df      	bne.n	8008fae <HAL_I2C_Mem_Read+0xca>
 8008fee:	2900      	cmp	r1, #0
 8008ff0:	d0dd      	beq.n	8008fae <HAL_I2C_Mem_Read+0xca>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ff6:	2180      	movs	r1, #128	; 0x80
 8008ff8:	9700      	str	r7, [sp, #0]
 8008ffa:	4620      	mov	r0, r4
 8008ffc:	f7ff fd86 	bl	8008b0c <I2C_WaitOnFlagUntilTimeout>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009000:	f04f 0cff 	mov.w	ip, #255	; 0xff
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009004:	4605      	mov	r5, r0
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009006:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800900a:	4631      	mov	r1, r6
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800900c:	2800      	cmp	r0, #0
 800900e:	d197      	bne.n	8008f40 <HAL_I2C_Mem_Read+0x5c>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009010:	f8b4 e02a 	ldrh.w	lr, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009014:	4662      	mov	r2, ip
 8009016:	4620      	mov	r0, r4
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009018:	45e6      	cmp	lr, ip
 800901a:	d909      	bls.n	8009030 <HAL_I2C_Mem_Read+0x14c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800901c:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009020:	9500      	str	r5, [sp, #0]
 8009022:	f7ff fc79 	bl	8008918 <I2C_TransferConfig>
 8009026:	e7c2      	b.n	8008fae <HAL_I2C_Mem_Read+0xca>
      __HAL_UNLOCK(hi2c);
 8009028:	f884 b040 	strb.w	fp, [r4, #64]	; 0x40
      return HAL_ERROR;
 800902c:	4628      	mov	r0, r5
 800902e:	e78c      	b.n	8008f4a <HAL_I2C_Mem_Read+0x66>
          hi2c->XferSize = hi2c->XferCount;
 8009030:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009032:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009036:	9500      	str	r5, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8009038:	b292      	uxth	r2, r2
 800903a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800903c:	b2d2      	uxtb	r2, r2
 800903e:	f7ff fc6b 	bl	8008918 <I2C_TransferConfig>
 8009042:	e7b4      	b.n	8008fae <HAL_I2C_Mem_Read+0xca>
      hi2c->XferSize = hi2c->XferCount;
 8009044:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8009046:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800904a:	4d11      	ldr	r5, [pc, #68]	; (8009090 <HAL_I2C_Mem_Read+0x1ac>)
 800904c:	4631      	mov	r1, r6
      hi2c->XferSize = hi2c->XferCount;
 800904e:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8009050:	4620      	mov	r0, r4
 8009052:	9500      	str	r5, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8009054:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8009056:	b2d2      	uxtb	r2, r2
 8009058:	f7ff fc5e 	bl	8008918 <I2C_TransferConfig>
 800905c:	e7ab      	b.n	8008fb6 <HAL_I2C_Mem_Read+0xd2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800905e:	463a      	mov	r2, r7
 8009060:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009062:	4620      	mov	r0, r4
 8009064:	f7ff fd28 	bl	8008ab8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009068:	2800      	cmp	r0, #0
 800906a:	f47f af69 	bne.w	8008f40 <HAL_I2C_Mem_Read+0x5c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800906e:	6823      	ldr	r3, [r4, #0]
 8009070:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8009072:	4d08      	ldr	r5, [pc, #32]	; (8009094 <HAL_I2C_Mem_Read+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009074:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8009076:	685a      	ldr	r2, [r3, #4]
 8009078:	402a      	ands	r2, r5
 800907a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800907c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8009080:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009084:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8009088:	e75f      	b.n	8008f4a <HAL_I2C_Mem_Read+0x66>
 800908a:	bf00      	nop
 800908c:	08026784 	.word	0x08026784
 8009090:	80002400 	.word	0x80002400
 8009094:	fe00e800 	.word	0xfe00e800

08009098 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009098:	b570      	push	{r4, r5, r6, lr}
 800909a:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800909c:	4b22      	ldr	r3, [pc, #136]	; (8009128 <HAL_I2CEx_ConfigAnalogFilter+0x90>)
 800909e:	4823      	ldr	r0, [pc, #140]	; (800912c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
{
 80090a0:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80090a2:	6822      	ldr	r2, [r4, #0]
 80090a4:	4922      	ldr	r1, [pc, #136]	; (8009130 <HAL_I2CEx_ConfigAnalogFilter+0x98>)
 80090a6:	429a      	cmp	r2, r3
 80090a8:	bf18      	it	ne
 80090aa:	4282      	cmpne	r2, r0
 80090ac:	bf14      	ite	ne
 80090ae:	2301      	movne	r3, #1
 80090b0:	2300      	moveq	r3, #0
 80090b2:	428a      	cmp	r2, r1
 80090b4:	bf0c      	ite	eq
 80090b6:	2300      	moveq	r3, #0
 80090b8:	f003 0301 	andne.w	r3, r3, #1
 80090bc:	b113      	cbz	r3, 80090c4 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 80090be:	4b1d      	ldr	r3, [pc, #116]	; (8009134 <HAL_I2CEx_ConfigAnalogFilter+0x9c>)
 80090c0:	429a      	cmp	r2, r3
 80090c2:	d12c      	bne.n	800911e <HAL_I2CEx_ConfigAnalogFilter+0x86>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 80090c4:	f435 5380 	bics.w	r3, r5, #4096	; 0x1000
 80090c8:	d124      	bne.n	8009114 <HAL_I2CEx_ConfigAnalogFilter+0x7c>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80090ca:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80090ce:	b2db      	uxtb	r3, r3
 80090d0:	2b20      	cmp	r3, #32
 80090d2:	d11d      	bne.n	8009110 <HAL_I2CEx_ConfigAnalogFilter+0x78>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80090d4:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 80090d8:	2a01      	cmp	r2, #1
 80090da:	d019      	beq.n	8009110 <HAL_I2CEx_ConfigAnalogFilter+0x78>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80090dc:	6822      	ldr	r2, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80090de:	2124      	movs	r1, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80090e0:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 80090e2:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 80090e6:	6811      	ldr	r1, [r2, #0]

    return HAL_OK;
 80090e8:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 80090ea:	f021 0101 	bic.w	r1, r1, #1
 80090ee:	6011      	str	r1, [r2, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80090f0:	6811      	ldr	r1, [r2, #0]
 80090f2:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 80090f6:	6011      	str	r1, [r2, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80090f8:	6811      	ldr	r1, [r2, #0]
 80090fa:	430d      	orrs	r5, r1
 80090fc:	6015      	str	r5, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 80090fe:	6811      	ldr	r1, [r2, #0]
 8009100:	f041 0101 	orr.w	r1, r1, #1
 8009104:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8009106:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800910a:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800910e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8009110:	2002      	movs	r0, #2
}
 8009112:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8009114:	2160      	movs	r1, #96	; 0x60
 8009116:	4808      	ldr	r0, [pc, #32]	; (8009138 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 8009118:	f7f9 fe88 	bl	8002e2c <assert_failed>
 800911c:	e7d5      	b.n	80090ca <HAL_I2CEx_ConfigAnalogFilter+0x32>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800911e:	215f      	movs	r1, #95	; 0x5f
 8009120:	4805      	ldr	r0, [pc, #20]	; (8009138 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 8009122:	f7f9 fe83 	bl	8002e2c <assert_failed>
 8009126:	e7cd      	b.n	80090c4 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 8009128:	40005400 	.word	0x40005400
 800912c:	40005800 	.word	0x40005800
 8009130:	40005c00 	.word	0x40005c00
 8009134:	40006000 	.word	0x40006000
 8009138:	080267bc 	.word	0x080267bc

0800913c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800913c:	b570      	push	{r4, r5, r6, lr}
 800913e:	4604      	mov	r4, r0
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8009140:	4b21      	ldr	r3, [pc, #132]	; (80091c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>)
 8009142:	4822      	ldr	r0, [pc, #136]	; (80091cc <HAL_I2CEx_ConfigDigitalFilter+0x90>)
{
 8009144:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8009146:	6822      	ldr	r2, [r4, #0]
 8009148:	4921      	ldr	r1, [pc, #132]	; (80091d0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800914a:	429a      	cmp	r2, r3
 800914c:	bf18      	it	ne
 800914e:	4282      	cmpne	r2, r0
 8009150:	bf14      	ite	ne
 8009152:	2301      	movne	r3, #1
 8009154:	2300      	moveq	r3, #0
 8009156:	428a      	cmp	r2, r1
 8009158:	bf0c      	ite	eq
 800915a:	2300      	moveq	r3, #0
 800915c:	f003 0301 	andne.w	r3, r3, #1
 8009160:	b113      	cbz	r3, 8009168 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 8009162:	4b1c      	ldr	r3, [pc, #112]	; (80091d4 <HAL_I2CEx_ConfigDigitalFilter+0x98>)
 8009164:	429a      	cmp	r2, r3
 8009166:	d12a      	bne.n	80091be <HAL_I2CEx_ConfigDigitalFilter+0x82>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8009168:	2d0f      	cmp	r5, #15
 800916a:	d823      	bhi.n	80091b4 <HAL_I2CEx_ConfigDigitalFilter+0x78>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800916c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8009170:	b2db      	uxtb	r3, r3
 8009172:	2b20      	cmp	r3, #32
 8009174:	d11c      	bne.n	80091b0 <HAL_I2CEx_ConfigDigitalFilter+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009176:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 800917a:	2a01      	cmp	r2, #1
 800917c:	d018      	beq.n	80091b0 <HAL_I2CEx_ConfigDigitalFilter+0x74>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800917e:	6822      	ldr	r2, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8009180:	2124      	movs	r1, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009182:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8009184:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8009188:	6811      	ldr	r1, [r2, #0]

    return HAL_OK;
 800918a:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 800918c:	f021 0101 	bic.w	r1, r1, #1
 8009190:	6011      	str	r1, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 8009192:	6811      	ldr	r1, [r2, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8009194:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 8009198:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 800919c:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 800919e:	6811      	ldr	r1, [r2, #0]
 80091a0:	f041 0101 	orr.w	r1, r1, #1
 80091a4:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80091a6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80091aa:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 80091ae:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 80091b0:	2002      	movs	r0, #2
}
 80091b2:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 80091b4:	218e      	movs	r1, #142	; 0x8e
 80091b6:	4808      	ldr	r0, [pc, #32]	; (80091d8 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 80091b8:	f7f9 fe38 	bl	8002e2c <assert_failed>
 80091bc:	e7d6      	b.n	800916c <HAL_I2CEx_ConfigDigitalFilter+0x30>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80091be:	218d      	movs	r1, #141	; 0x8d
 80091c0:	4805      	ldr	r0, [pc, #20]	; (80091d8 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 80091c2:	f7f9 fe33 	bl	8002e2c <assert_failed>
 80091c6:	e7cf      	b.n	8009168 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 80091c8:	40005400 	.word	0x40005400
 80091cc:	40005800 	.word	0x40005800
 80091d0:	40005c00 	.word	0x40005c00
 80091d4:	40006000 	.word	0x40006000
 80091d8:	080267bc 	.word	0x080267bc

080091dc <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80091dc:	6803      	ldr	r3, [r0, #0]
 80091de:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 80091e2:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80091e4:	601a      	str	r2, [r3, #0]
}
 80091e6:	4770      	bx	lr

080091e8 <HAL_MDIOS_Init>:
HAL_StatusTypeDef HAL_MDIOS_Init(MDIOS_HandleTypeDef *hmdios)
{
  uint32_t tmpcr = 0;

  /* Check the MDIOS handle allocation */
  if(hmdios == NULL)
 80091e8:	2800      	cmp	r0, #0
 80091ea:	d03c      	beq.n	8009266 <HAL_MDIOS_Init+0x7e>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_MDIOS_ALL_INSTANCE(hmdios->Instance));
 80091ec:	4b21      	ldr	r3, [pc, #132]	; (8009274 <HAL_MDIOS_Init+0x8c>)
 80091ee:	6802      	ldr	r2, [r0, #0]
 80091f0:	429a      	cmp	r2, r3
{
 80091f2:	b570      	push	{r4, r5, r6, lr}
 80091f4:	4604      	mov	r4, r0
  assert_param(IS_MDIOS_ALL_INSTANCE(hmdios->Instance));
 80091f6:	d003      	beq.n	8009200 <HAL_MDIOS_Init+0x18>
 80091f8:	21c7      	movs	r1, #199	; 0xc7
 80091fa:	481f      	ldr	r0, [pc, #124]	; (8009278 <HAL_MDIOS_Init+0x90>)
 80091fc:	f7f9 fe16 	bl	8002e2c <assert_failed>
  assert_param(IS_MDIOS_PORTADDRESS(hmdios->Init.PortAddress));
 8009200:	6863      	ldr	r3, [r4, #4]
 8009202:	2b1f      	cmp	r3, #31
 8009204:	d826      	bhi.n	8009254 <HAL_MDIOS_Init+0x6c>
  assert_param(IS_MDIOS_PREAMBLECHECK(hmdios->Init.PreambleCheck));
 8009206:	68a3      	ldr	r3, [r4, #8]
 8009208:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800920c:	d119      	bne.n	8009242 <HAL_MDIOS_Init+0x5a>
  
  /* Process Locked */
  __HAL_LOCK(hmdios);
 800920e:	7b63      	ldrb	r3, [r4, #13]
 8009210:	2b01      	cmp	r3, #1
 8009212:	d01d      	beq.n	8009250 <HAL_MDIOS_Init+0x68>
 8009214:	2201      	movs	r2, #1
  
  if(hmdios->State == HAL_MDIOS_STATE_RESET)
 8009216:	7b23      	ldrb	r3, [r4, #12]
  __HAL_LOCK(hmdios);
 8009218:	7362      	strb	r2, [r4, #13]
  if(hmdios->State == HAL_MDIOS_STATE_RESET)
 800921a:	b333      	cbz	r3, 800926a <HAL_MDIOS_Init+0x82>
  
  /* Change the MDIOS state */
  hmdios->State = HAL_MDIOS_STATE_BUSY;
  
  /* Get the MDIOS CR value */
  tmpcr = hmdios->Instance->CR;
 800921c:	6825      	ldr	r5, [r4, #0]
  
  /* Write the MDIOS CR */
  hmdios->Instance->CR = tmpcr;
  
  /* Change the MDIOS state */
  hmdios->State = HAL_MDIOS_STATE_READY;
 800921e:	2601      	movs	r6, #1
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 8009220:	68a3      	ldr	r3, [r4, #8]
  hmdios->State = HAL_MDIOS_STATE_BUSY;
 8009222:	2202      	movs	r2, #2
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 8009224:	6861      	ldr	r1, [r4, #4]
  hmdios->State = HAL_MDIOS_STATE_BUSY;
 8009226:	7322      	strb	r2, [r4, #12]
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 8009228:	4333      	orrs	r3, r6
  tmpcr = hmdios->Instance->CR;
 800922a:	6828      	ldr	r0, [r5, #0]
  tmpcr &= ((uint32_t)~(MDIOS_CR_EN | MDIOS_CR_DPC | MDIOS_CR_PORT_ADDRESS));
 800922c:	4a13      	ldr	r2, [pc, #76]	; (800927c <HAL_MDIOS_Init+0x94>)
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 800922e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  
  /* Release Lock */
  __HAL_UNLOCK(hmdios);
 8009232:	2100      	movs	r1, #0
  tmpcr &= ((uint32_t)~(MDIOS_CR_EN | MDIOS_CR_DPC | MDIOS_CR_PORT_ADDRESS));
 8009234:	4002      	ands	r2, r0
  
  /* Return function status */
  return HAL_OK;
 8009236:	4608      	mov	r0, r1
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 8009238:	4313      	orrs	r3, r2
  hmdios->Instance->CR = tmpcr;
 800923a:	602b      	str	r3, [r5, #0]
  hmdios->State = HAL_MDIOS_STATE_READY;
 800923c:	7326      	strb	r6, [r4, #12]
  __HAL_UNLOCK(hmdios);
 800923e:	7361      	strb	r1, [r4, #13]

}
 8009240:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_MDIOS_PREAMBLECHECK(hmdios->Init.PreambleCheck));
 8009242:	21c9      	movs	r1, #201	; 0xc9
 8009244:	480c      	ldr	r0, [pc, #48]	; (8009278 <HAL_MDIOS_Init+0x90>)
 8009246:	f7f9 fdf1 	bl	8002e2c <assert_failed>
  __HAL_LOCK(hmdios);
 800924a:	7b63      	ldrb	r3, [r4, #13]
 800924c:	2b01      	cmp	r3, #1
 800924e:	d1e1      	bne.n	8009214 <HAL_MDIOS_Init+0x2c>
 8009250:	2002      	movs	r0, #2
}
 8009252:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_MDIOS_PORTADDRESS(hmdios->Init.PortAddress));
 8009254:	21c8      	movs	r1, #200	; 0xc8
 8009256:	4808      	ldr	r0, [pc, #32]	; (8009278 <HAL_MDIOS_Init+0x90>)
 8009258:	f7f9 fde8 	bl	8002e2c <assert_failed>
  assert_param(IS_MDIOS_PREAMBLECHECK(hmdios->Init.PreambleCheck));
 800925c:	68a3      	ldr	r3, [r4, #8]
 800925e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009262:	d0d4      	beq.n	800920e <HAL_MDIOS_Init+0x26>
 8009264:	e7ed      	b.n	8009242 <HAL_MDIOS_Init+0x5a>
    return HAL_ERROR;
 8009266:	2001      	movs	r0, #1
}
 8009268:	4770      	bx	lr
    HAL_MDIOS_MspInit(hmdios);
 800926a:	4620      	mov	r0, r4
 800926c:	f7fa fde2 	bl	8003e34 <HAL_MDIOS_MspInit>
 8009270:	e7d4      	b.n	800921c <HAL_MDIOS_Init+0x34>
 8009272:	bf00      	nop
 8009274:	40017800 	.word	0x40017800
 8009278:	080267f8 	.word	0x080267f8
 800927c:	ffffe07e 	.word	0xffffe07e

08009280 <HAL_MDIOS_WriteCpltCallback>:
 8009280:	4770      	bx	lr
 8009282:	bf00      	nop

08009284 <HAL_MDIOS_ReadCpltCallback>:
 8009284:	4770      	bx	lr
 8009286:	bf00      	nop

08009288 <HAL_MDIOS_ErrorCallback>:
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop

0800928c <HAL_MDIOS_WakeUpCallback>:
 800928c:	4770      	bx	lr
 800928e:	bf00      	nop

08009290 <HAL_MDIOS_IRQHandler>:
  * @brief This function handles MDIOS interrupt request.
  * @param hmdios MDIOS handle
  * @retval None
  */
void HAL_MDIOS_IRQHandler(MDIOS_HandleTypeDef *hmdios)
{
 8009290:	b538      	push	{r3, r4, r5, lr}
  /* Write Register Interrupt enabled ? */
  if(__HAL_MDIOS_GET_IT_SOURCE(hmdios, MDIOS_IT_WRITE) != RESET)
 8009292:	6803      	ldr	r3, [r0, #0]
{
 8009294:	4604      	mov	r4, r0
  if(__HAL_MDIOS_GET_IT_SOURCE(hmdios, MDIOS_IT_WRITE) != RESET)
 8009296:	681a      	ldr	r2, [r3, #0]
 8009298:	0795      	lsls	r5, r2, #30
 800929a:	d501      	bpl.n	80092a0 <HAL_MDIOS_IRQHandler+0x10>
  return hmdios->Instance->WRFR;   
 800929c:	685a      	ldr	r2, [r3, #4]
  {
    /* Write register flag */
    if(HAL_MDIOS_GetWrittenRegAddress(hmdios) != RESET)
 800929e:	bb22      	cbnz	r2, 80092ea <HAL_MDIOS_IRQHandler+0x5a>
      HAL_MDIOS_ClearWriteRegAddress(hmdios, MDIOS_ALL_REG_FLAG);
    }
  }
  
  /* Read Register Interrupt enabled ? */
  if(__HAL_MDIOS_GET_IT_SOURCE(hmdios, MDIOS_IT_READ) != RESET)
 80092a0:	681a      	ldr	r2, [r3, #0]
 80092a2:	0750      	lsls	r0, r2, #29
 80092a4:	d502      	bpl.n	80092ac <HAL_MDIOS_IRQHandler+0x1c>
  return hmdios->Instance->RDFR;   
 80092a6:	68da      	ldr	r2, [r3, #12]
  {
    /* Read register flag */
    if(HAL_MDIOS_GetReadRegAddress(hmdios) != RESET)
 80092a8:	2a00      	cmp	r2, #0
 80092aa:	d130      	bne.n	800930e <HAL_MDIOS_IRQHandler+0x7e>
      HAL_MDIOS_ClearReadRegAddress(hmdios, MDIOS_ALL_REG_FLAG);
    }
  }
  
  /* Error Interrupt enabled ? */
  if(__HAL_MDIOS_GET_IT_SOURCE(hmdios, MDIOS_IT_ERROR) != RESET)
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	0711      	lsls	r1, r2, #28
 80092b0:	d502      	bpl.n	80092b8 <HAL_MDIOS_IRQHandler+0x28>
  {
    /* All Errors Flag */
    if(__HAL_MDIOS_GET_ERROR_FLAG(hmdios, MDIOS_ALL_ERRORS_FLAG) !=RESET)
 80092b2:	695b      	ldr	r3, [r3, #20]
 80092b4:	075a      	lsls	r2, r3, #29
 80092b6:	d10b      	bne.n	80092d0 <HAL_MDIOS_IRQHandler+0x40>
      __HAL_MDIOS_CLEAR_ERROR_FLAG(hmdios, MDIOS_ALL_ERRORS_FLAG);
    }
  }
   
  /* check MDIOS WAKEUP exti flag */
  if(__HAL_MDIOS_WAKEUP_EXTI_GET_FLAG() != RESET)
 80092b8:	4d1e      	ldr	r5, [pc, #120]	; (8009334 <HAL_MDIOS_IRQHandler+0xa4>)
 80092ba:	696b      	ldr	r3, [r5, #20]
 80092bc:	01db      	lsls	r3, r3, #7
 80092be:	d400      	bmi.n	80092c2 <HAL_MDIOS_IRQHandler+0x32>
#endif /* USE_HAL_MDIOS_REGISTER_CALLBACKS */

    /* Clear MDIOS WAKEUP Exti pending bit */
    __HAL_MDIOS_WAKEUP_EXTI_CLEAR_FLAG();
  }
}
 80092c0:	bd38      	pop	{r3, r4, r5, pc}
    HAL_MDIOS_WakeUpCallback(hmdios);
 80092c2:	4620      	mov	r0, r4
 80092c4:	f7ff ffe2 	bl	800928c <HAL_MDIOS_WakeUpCallback>
    __HAL_MDIOS_WAKEUP_EXTI_CLEAR_FLAG();
 80092c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80092cc:	616b      	str	r3, [r5, #20]
}
 80092ce:	bd38      	pop	{r3, r4, r5, pc}
      HAL_MDIOS_ErrorCallback(hmdios);
 80092d0:	4620      	mov	r0, r4
  if(__HAL_MDIOS_WAKEUP_EXTI_GET_FLAG() != RESET)
 80092d2:	4d18      	ldr	r5, [pc, #96]	; (8009334 <HAL_MDIOS_IRQHandler+0xa4>)
      HAL_MDIOS_ErrorCallback(hmdios);
 80092d4:	f7ff ffd8 	bl	8009288 <HAL_MDIOS_ErrorCallback>
      __HAL_MDIOS_CLEAR_ERROR_FLAG(hmdios, MDIOS_ALL_ERRORS_FLAG);
 80092d8:	6822      	ldr	r2, [r4, #0]
 80092da:	6993      	ldr	r3, [r2, #24]
 80092dc:	f043 0307 	orr.w	r3, r3, #7
 80092e0:	6193      	str	r3, [r2, #24]
  if(__HAL_MDIOS_WAKEUP_EXTI_GET_FLAG() != RESET)
 80092e2:	696b      	ldr	r3, [r5, #20]
 80092e4:	01db      	lsls	r3, r3, #7
 80092e6:	d5eb      	bpl.n	80092c0 <HAL_MDIOS_IRQHandler+0x30>
 80092e8:	e7eb      	b.n	80092c2 <HAL_MDIOS_IRQHandler+0x32>
      HAL_MDIOS_WriteCpltCallback(hmdios);
 80092ea:	f7ff ffc9 	bl	8009280 <HAL_MDIOS_WriteCpltCallback>
  assert_param(IS_MDIOS_REGISTER(RegNum));
 80092ee:	f44f 7121 	mov.w	r1, #644	; 0x284
 80092f2:	4811      	ldr	r0, [pc, #68]	; (8009338 <HAL_MDIOS_IRQHandler+0xa8>)
 80092f4:	f7f9 fd9a 	bl	8002e2c <assert_failed>
  __HAL_LOCK(hmdios);
 80092f8:	7b63      	ldrb	r3, [r4, #13]
 80092fa:	2b01      	cmp	r3, #1
 80092fc:	6823      	ldr	r3, [r4, #0]
 80092fe:	d0cf      	beq.n	80092a0 <HAL_MDIOS_IRQHandler+0x10>
  hmdios->Instance->CWRFR |= (RegNum);
 8009300:	f04f 31ff 	mov.w	r1, #4294967295
  __HAL_UNLOCK(hmdios);
 8009304:	2200      	movs	r2, #0
  hmdios->Instance->CWRFR |= (RegNum);
 8009306:	6898      	ldr	r0, [r3, #8]
 8009308:	6099      	str	r1, [r3, #8]
  __HAL_UNLOCK(hmdios);
 800930a:	7362      	strb	r2, [r4, #13]
 800930c:	e7c8      	b.n	80092a0 <HAL_MDIOS_IRQHandler+0x10>
      HAL_MDIOS_ReadCpltCallback(hmdios);
 800930e:	4620      	mov	r0, r4
 8009310:	f7ff ffb8 	bl	8009284 <HAL_MDIOS_ReadCpltCallback>
  assert_param(IS_MDIOS_REGISTER(RegNum));
 8009314:	f240 219b 	movw	r1, #667	; 0x29b
 8009318:	4807      	ldr	r0, [pc, #28]	; (8009338 <HAL_MDIOS_IRQHandler+0xa8>)
 800931a:	f7f9 fd87 	bl	8002e2c <assert_failed>
  __HAL_LOCK(hmdios);
 800931e:	7b63      	ldrb	r3, [r4, #13]
 8009320:	2b01      	cmp	r3, #1
 8009322:	6823      	ldr	r3, [r4, #0]
 8009324:	d0c2      	beq.n	80092ac <HAL_MDIOS_IRQHandler+0x1c>
  hmdios->Instance->CRDFR |= (RegNum); 
 8009326:	f04f 31ff 	mov.w	r1, #4294967295
  __HAL_UNLOCK(hmdios);
 800932a:	2200      	movs	r2, #0
  hmdios->Instance->CRDFR |= (RegNum); 
 800932c:	6918      	ldr	r0, [r3, #16]
 800932e:	6119      	str	r1, [r3, #16]
  __HAL_UNLOCK(hmdios);
 8009330:	7362      	strb	r2, [r4, #13]
 8009332:	e7bb      	b.n	80092ac <HAL_MDIOS_IRQHandler+0x1c>
 8009334:	40013c00 	.word	0x40013c00
 8009338:	080267f8 	.word	0x080267f8

0800933c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800933c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800933e:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009340:	2800      	cmp	r0, #0
 8009342:	f000 8098 	beq.w	8009476 <HAL_PCD_Init+0x13a>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 8009346:	6805      	ldr	r5, [r0, #0]
 8009348:	4604      	mov	r4, r0
 800934a:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
 800934e:	d007      	beq.n	8009360 <HAL_PCD_Init+0x24>
 8009350:	4b4d      	ldr	r3, [pc, #308]	; (8009488 <HAL_PCD_Init+0x14c>)
 8009352:	429d      	cmp	r5, r3
 8009354:	d004      	beq.n	8009360 <HAL_PCD_Init+0x24>
 8009356:	2187      	movs	r1, #135	; 0x87
 8009358:	484c      	ldr	r0, [pc, #304]	; (800948c <HAL_PCD_Init+0x150>)
 800935a:	f7f9 fd67 	bl	8002e2c <assert_failed>
 800935e:	6825      	ldr	r5, [r4, #0]

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009360:	f894 33bd 	ldrb.w	r3, [r4, #957]	; 0x3bd
 8009364:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009368:	b343      	cbz	r3, 80093bc <HAL_PCD_Init+0x80>
 800936a:	4628      	mov	r0, r5
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800936c:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800936e:	466f      	mov	r7, sp
 8009370:	1d26      	adds	r6, r4, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8009372:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8009376:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009378:	4625      	mov	r5, r4
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800937a:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 800937e:	bf08      	it	eq
 8009380:	6123      	streq	r3, [r4, #16]
  __HAL_PCD_DISABLE(hpcd);
 8009382:	f005 ffe7 	bl	800f354 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009386:	f855 eb10 	ldr.w	lr, [r5], #16
 800938a:	46ac      	mov	ip, r5
 800938c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009390:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8009392:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009396:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8009398:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800939c:	e887 0003 	stmia.w	r7, {r0, r1}
 80093a0:	4670      	mov	r0, lr
 80093a2:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80093a6:	f005 ff0f 	bl	800f1c8 <USB_CoreInit>
 80093aa:	4607      	mov	r7, r0
 80093ac:	b168      	cbz	r0, 80093ca <HAL_PCD_Init+0x8e>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 80093ae:	2501      	movs	r5, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 80093b0:	2302      	movs	r3, #2
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 80093b2:	4628      	mov	r0, r5
    hpcd->State = HAL_PCD_STATE_ERROR;
 80093b4:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
}
 80093b8:	b00b      	add	sp, #44	; 0x2c
 80093ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HAL_PCD_MspInit(hpcd);
 80093bc:	4620      	mov	r0, r4
    hpcd->Lock = HAL_UNLOCKED;
 80093be:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 80093c2:	f016 f8d5 	bl	801f570 <HAL_PCD_MspInit>
 80093c6:	6820      	ldr	r0, [r4, #0]
 80093c8:	e7d0      	b.n	800936c <HAL_PCD_Init+0x30>
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80093ca:	4601      	mov	r1, r0
 80093cc:	6820      	ldr	r0, [r4, #0]
 80093ce:	f005 ffc9 	bl	800f364 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80093d2:	f8d4 c004 	ldr.w	ip, [r4, #4]
 80093d6:	f1bc 0f00 	cmp.w	ip, #0
 80093da:	d02b      	beq.n	8009434 <HAL_PCD_Init+0xf8>
 80093dc:	4638      	mov	r0, r7
    hpcd->IN_ep[i].is_in = 1U;
 80093de:	2701      	movs	r7, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80093e0:	4602      	mov	r2, r0
    hpcd->IN_ep[i].is_in = 1U;
 80093e2:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80093e6:	1c41      	adds	r1, r0, #1
    hpcd->IN_ep[i].is_in = 1U;
 80093e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 80093ec:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 80093f0:	f8a3 0042 	strh.w	r0, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80093f4:	b2c8      	uxtb	r0, r1
    hpcd->IN_ep[i].is_in = 1U;
 80093f6:	f883 703d 	strb.w	r7, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80093fa:	4560      	cmp	r0, ip
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80093fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 8009400:	651a      	str	r2, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009402:	e9c3 2211 	strd	r2, r2, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009406:	d3ec      	bcc.n	80093e2 <HAL_PCD_Init+0xa6>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009408:	2200      	movs	r2, #0
    hpcd->OUT_ep[i].is_in = 0U;
 800940a:	4611      	mov	r1, r2
 800940c:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009410:	1c50      	adds	r0, r2, #1
    hpcd->OUT_ep[i].is_in = 0U;
 8009412:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 8009416:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800941a:	b2c2      	uxtb	r2, r0
    hpcd->OUT_ep[i].is_in = 0U;
 800941c:	f883 11fd 	strb.w	r1, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009420:	4562      	cmp	r2, ip
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009422:	f883 11ff 	strb.w	r1, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009426:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800942a:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 800942e:	f8c3 1210 	str.w	r1, [r3, #528]	; 0x210
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009432:	d3eb      	bcc.n	800940c <HAL_PCD_Init+0xd0>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009434:	466f      	mov	r7, sp
 8009436:	f8d4 c000 	ldr.w	ip, [r4]
 800943a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800943c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800943e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009440:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8009442:	e895 0003 	ldmia.w	r5, {r0, r1}
 8009446:	e887 0003 	stmia.w	r7, {r0, r1}
 800944a:	4660      	mov	r0, ip
 800944c:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8009450:	f005 ffa0 	bl	800f394 <USB_DevInit>
 8009454:	4605      	mov	r5, r0
 8009456:	2800      	cmp	r0, #0
 8009458:	d1a9      	bne.n	80093ae <HAL_PCD_Init+0x72>
  hpcd->State = HAL_PCD_STATE_READY;
 800945a:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 800945c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800945e:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 8009462:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 8009464:	f884 23bd 	strb.w	r2, [r4, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 8009468:	d009      	beq.n	800947e <HAL_PCD_Init+0x142>
  (void)USB_DevDisconnect(hpcd->Instance);
 800946a:	6820      	ldr	r0, [r4, #0]
 800946c:	f006 fb5e 	bl	800fb2c <USB_DevDisconnect>
}
 8009470:	4628      	mov	r0, r5
 8009472:	b00b      	add	sp, #44	; 0x2c
 8009474:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8009476:	2501      	movs	r5, #1
}
 8009478:	4628      	mov	r0, r5
 800947a:	b00b      	add	sp, #44	; 0x2c
 800947c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800947e:	4620      	mov	r0, r4
 8009480:	f000 fcd4 	bl	8009e2c <HAL_PCDEx_ActivateLPM>
 8009484:	e7f1      	b.n	800946a <HAL_PCD_Init+0x12e>
 8009486:	bf00      	nop
 8009488:	40040000 	.word	0x40040000
 800948c:	08026834 	.word	0x08026834

08009490 <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 8009490:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8009494:	2b01      	cmp	r3, #1
 8009496:	d00e      	beq.n	80094b6 <HAL_PCD_Start+0x26>
 8009498:	2301      	movs	r3, #1
{
 800949a:	b510      	push	{r4, lr}
 800949c:	4604      	mov	r4, r0
  (void)USB_DevConnect(hpcd->Instance);
 800949e:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 80094a0:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 80094a4:	f006 fb36 	bl	800fb14 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80094a8:	6820      	ldr	r0, [r4, #0]
 80094aa:	f005 ff4b 	bl	800f344 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80094ae:	2000      	movs	r0, #0
 80094b0:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
}
 80094b4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80094b6:	2002      	movs	r0, #2
}
 80094b8:	4770      	bx	lr
 80094ba:	bf00      	nop

080094bc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80094bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80094c0:	6806      	ldr	r6, [r0, #0]
{
 80094c2:	b089      	sub	sp, #36	; 0x24
 80094c4:	4604      	mov	r4, r0
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80094c6:	4630      	mov	r0, r6
 80094c8:	f006 fb6e 	bl	800fba8 <USB_GetMode>
 80094cc:	b110      	cbz	r0, 80094d4 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 80094ce:	b009      	add	sp, #36	; 0x24
 80094d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094d4:	4605      	mov	r5, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80094d6:	6820      	ldr	r0, [r4, #0]
 80094d8:	f006 fb34 	bl	800fb44 <USB_ReadInterrupts>
 80094dc:	2800      	cmp	r0, #0
 80094de:	d0f6      	beq.n	80094ce <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80094e0:	6820      	ldr	r0, [r4, #0]
 80094e2:	f006 fb2f 	bl	800fb44 <USB_ReadInterrupts>
 80094e6:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80094ea:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80094ec:	d003      	beq.n	80094f6 <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80094ee:	6943      	ldr	r3, [r0, #20]
 80094f0:	f003 0302 	and.w	r3, r3, #2
 80094f4:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80094f6:	f006 fb25 	bl	800fb44 <USB_ReadInterrupts>
 80094fa:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80094fe:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009500:	d011      	beq.n	8009526 <HAL_PCD_IRQHandler+0x6a>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009502:	6983      	ldr	r3, [r0, #24]
 8009504:	f023 0310 	bic.w	r3, r3, #16
 8009508:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 800950a:	6a37      	ldr	r7, [r6, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800950c:	f3c7 4343 	ubfx	r3, r7, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8009510:	f007 080f 	and.w	r8, r7, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8009514:	2b02      	cmp	r3, #2
 8009516:	d07d      	beq.n	8009614 <HAL_PCD_IRQHandler+0x158>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8009518:	2b06      	cmp	r3, #6
 800951a:	f000 82ae 	beq.w	8009a7a <HAL_PCD_IRQHandler+0x5be>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800951e:	6983      	ldr	r3, [r0, #24]
 8009520:	f043 0310 	orr.w	r3, r3, #16
 8009524:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8009526:	f006 fb0d 	bl	800fb44 <USB_ReadInterrupts>
 800952a:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800952e:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8009530:	f040 8169 	bne.w	8009806 <HAL_PCD_IRQHandler+0x34a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009534:	f006 fb06 	bl	800fb44 <USB_ReadInterrupts>
 8009538:	0347      	lsls	r7, r0, #13
 800953a:	f100 80a8 	bmi.w	800968e <HAL_PCD_IRQHandler+0x1d2>
 800953e:	f8d4 b000 	ldr.w	fp, [r4]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009542:	4658      	mov	r0, fp
 8009544:	f006 fafe 	bl	800fb44 <USB_ReadInterrupts>
 8009548:	2800      	cmp	r0, #0
 800954a:	f2c0 8083 	blt.w	8009654 <HAL_PCD_IRQHandler+0x198>
 800954e:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009550:	f006 faf8 	bl	800fb44 <USB_ReadInterrupts>
 8009554:	0500      	lsls	r0, r0, #20
 8009556:	d44a      	bmi.n	80095ee <HAL_PCD_IRQHandler+0x132>
 8009558:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800955a:	f006 faf3 	bl	800fb44 <USB_ReadInterrupts>
 800955e:	0102      	lsls	r2, r0, #4
 8009560:	d513      	bpl.n	800958a <HAL_PCD_IRQHandler+0xce>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8009562:	6822      	ldr	r2, [r4, #0]
      if (hpcd->LPM_State == LPM_L0)
 8009564:	f894 13f4 	ldrb.w	r1, [r4, #1012]	; 0x3f4
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8009568:	6953      	ldr	r3, [r2, #20]
 800956a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800956e:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8009570:	2900      	cmp	r1, #0
 8009572:	d146      	bne.n	8009602 <HAL_PCD_IRQHandler+0x146>
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8009574:	6d53      	ldr	r3, [r2, #84]	; 0x54
        hpcd->LPM_State = LPM_L1;
 8009576:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009578:	4620      	mov	r0, r4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800957a:	f3c3 0383 	ubfx	r3, r3, #2, #4
        hpcd->LPM_State = LPM_L1;
 800957e:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8009582:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009586:	f016 f961 	bl	801f84c <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800958a:	6820      	ldr	r0, [r4, #0]
 800958c:	f006 fada 	bl	800fb44 <USB_ReadInterrupts>
 8009590:	04c3      	lsls	r3, r0, #19
 8009592:	f100 8191 	bmi.w	80098b8 <HAL_PCD_IRQHandler+0x3fc>
 8009596:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009598:	f006 fad4 	bl	800fb44 <USB_ReadInterrupts>
 800959c:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 80095a0:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80095a2:	f040 8172 	bne.w	800988a <HAL_PCD_IRQHandler+0x3ce>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80095a6:	f006 facd 	bl	800fb44 <USB_ReadInterrupts>
 80095aa:	0707      	lsls	r7, r0, #28
 80095ac:	f100 8164 	bmi.w	8009878 <HAL_PCD_IRQHandler+0x3bc>
 80095b0:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80095b2:	f006 fac7 	bl	800fb44 <USB_ReadInterrupts>
 80095b6:	02c6      	lsls	r6, r0, #11
 80095b8:	f100 81d9 	bmi.w	800996e <HAL_PCD_IRQHandler+0x4b2>
 80095bc:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80095be:	f006 fac1 	bl	800fb44 <USB_ReadInterrupts>
 80095c2:	0285      	lsls	r5, r0, #10
 80095c4:	f100 81c9 	bmi.w	800995a <HAL_PCD_IRQHandler+0x49e>
 80095c8:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80095ca:	f006 fabb 	bl	800fb44 <USB_ReadInterrupts>
 80095ce:	0040      	lsls	r0, r0, #1
 80095d0:	d454      	bmi.n	800967c <HAL_PCD_IRQHandler+0x1c0>
 80095d2:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80095d4:	f006 fab6 	bl	800fb44 <USB_ReadInterrupts>
 80095d8:	0741      	lsls	r1, r0, #29
 80095da:	f57f af78 	bpl.w	80094ce <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 80095de:	6823      	ldr	r3, [r4, #0]
 80095e0:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80095e2:	076a      	lsls	r2, r5, #29
 80095e4:	d411      	bmi.n	800960a <HAL_PCD_IRQHandler+0x14e>
      hpcd->Instance->GOTGINT |= temp;
 80095e6:	685a      	ldr	r2, [r3, #4]
 80095e8:	432a      	orrs	r2, r5
 80095ea:	605a      	str	r2, [r3, #4]
 80095ec:	e76f      	b.n	80094ce <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80095ee:	f8d6 3808 	ldr.w	r3, [r6, #2056]	; 0x808
 80095f2:	07d9      	lsls	r1, r3, #31
 80095f4:	d42a      	bmi.n	800964c <HAL_PCD_IRQHandler+0x190>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80095f6:	6820      	ldr	r0, [r4, #0]
 80095f8:	6943      	ldr	r3, [r0, #20]
 80095fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80095fe:	6143      	str	r3, [r0, #20]
 8009600:	e7ab      	b.n	800955a <HAL_PCD_IRQHandler+0x9e>
        HAL_PCD_SuspendCallback(hpcd);
 8009602:	4620      	mov	r0, r4
 8009604:	f016 f838 	bl	801f678 <HAL_PCD_SuspendCallback>
 8009608:	e7bf      	b.n	800958a <HAL_PCD_IRQHandler+0xce>
        HAL_PCD_DisconnectCallback(hpcd);
 800960a:	4620      	mov	r0, r4
 800960c:	f016 f85c 	bl	801f6c8 <HAL_PCD_DisconnectCallback>
 8009610:	6823      	ldr	r3, [r4, #0]
 8009612:	e7e8      	b.n	80095e6 <HAL_PCD_IRQHandler+0x12a>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009614:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8009618:	421f      	tst	r7, r3
 800961a:	d080      	beq.n	800951e <HAL_PCD_IRQHandler+0x62>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800961c:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 8009620:	f3c7 170a 	ubfx	r7, r7, #4, #11
 8009624:	4630      	mov	r0, r6
 8009626:	eb04 0888 	add.w	r8, r4, r8, lsl #2
 800962a:	463a      	mov	r2, r7
 800962c:	f8d8 1208 	ldr.w	r1, [r8, #520]	; 0x208
 8009630:	f006 f9f0 	bl	800fa14 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009634:	f8d8 2208 	ldr.w	r2, [r8, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009638:	f8d8 3214 	ldr.w	r3, [r8, #532]	; 0x214
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800963c:	443a      	add	r2, r7
 800963e:	6820      	ldr	r0, [r4, #0]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009640:	441f      	add	r7, r3
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009642:	f8c8 2208 	str.w	r2, [r8, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009646:	f8c8 7214 	str.w	r7, [r8, #532]	; 0x214
 800964a:	e768      	b.n	800951e <HAL_PCD_IRQHandler+0x62>
        HAL_PCD_SuspendCallback(hpcd);
 800964c:	4620      	mov	r0, r4
 800964e:	f016 f813 	bl	801f678 <HAL_PCD_SuspendCallback>
 8009652:	e7d0      	b.n	80095f6 <HAL_PCD_IRQHandler+0x13a>
      if (hpcd->LPM_State == LPM_L1)
 8009654:	f894 13f4 	ldrb.w	r1, [r4, #1012]	; 0x3f4
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009658:	f8d6 2804 	ldr.w	r2, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 800965c:	2901      	cmp	r1, #1
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800965e:	f022 0201 	bic.w	r2, r2, #1
 8009662:	f8c6 2804 	str.w	r2, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8009666:	f000 81dc 	beq.w	8009a22 <HAL_PCD_IRQHandler+0x566>
        HAL_PCD_ResumeCallback(hpcd);
 800966a:	4620      	mov	r0, r4
 800966c:	f016 f81c 	bl	801f6a8 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009670:	6820      	ldr	r0, [r4, #0]
 8009672:	6943      	ldr	r3, [r0, #20]
 8009674:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009678:	6143      	str	r3, [r0, #20]
 800967a:	e769      	b.n	8009550 <HAL_PCD_IRQHandler+0x94>
      HAL_PCD_ConnectCallback(hpcd);
 800967c:	4620      	mov	r0, r4
 800967e:	f016 f81f 	bl	801f6c0 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009682:	6820      	ldr	r0, [r4, #0]
 8009684:	6943      	ldr	r3, [r0, #20]
 8009686:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800968a:	6143      	str	r3, [r0, #20]
 800968c:	e7a2      	b.n	80095d4 <HAL_PCD_IRQHandler+0x118>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800968e:	6820      	ldr	r0, [r4, #0]
 8009690:	f006 fa64 	bl	800fb5c <USB_ReadDevAllInEpInterrupt>
 8009694:	f8d4 b000 	ldr.w	fp, [r4]
      while (ep_intr != 0U)
 8009698:	4681      	mov	r9, r0
 800969a:	2800      	cmp	r0, #0
 800969c:	f43f af51 	beq.w	8009542 <HAL_PCD_IRQHandler+0x86>
 80096a0:	f506 6310 	add.w	r3, r6, #2304	; 0x900
 80096a4:	46a0      	mov	r8, r4
      epnum = 0U;
 80096a6:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80096aa:	9505      	str	r5, [sp, #20]
 80096ac:	e9cd 3603 	strd	r3, r6, [sp, #12]
 80096b0:	e007      	b.n	80096c2 <HAL_PCD_IRQHandler+0x206>
      while (ep_intr != 0U)
 80096b2:	ea5f 0959 	movs.w	r9, r9, lsr #1
        epnum++;
 80096b6:	f10a 0a01 	add.w	sl, sl, #1
 80096ba:	f108 081c 	add.w	r8, r8, #28
      while (ep_intr != 0U)
 80096be:	f000 8160 	beq.w	8009982 <HAL_PCD_IRQHandler+0x4c6>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80096c2:	f019 0f01 	tst.w	r9, #1
 80096c6:	d0f4      	beq.n	80096b2 <HAL_PCD_IRQHandler+0x1f6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80096c8:	fa5f f68a 	uxtb.w	r6, sl
 80096cc:	4658      	mov	r0, fp
 80096ce:	4631      	mov	r1, r6
 80096d0:	f006 fa56 	bl	800fb80 <USB_ReadDevInEPInterrupt>
 80096d4:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80096d6:	07e8      	lsls	r0, r5, #31
 80096d8:	d518      	bpl.n	800970c <HAL_PCD_IRQHandler+0x250>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80096da:	9b04      	ldr	r3, [sp, #16]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80096dc:	2701      	movs	r7, #1
 80096de:	f00a 010f 	and.w	r1, sl, #15
 80096e2:	9a03      	ldr	r2, [sp, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80096e4:	f8d3 0834 	ldr.w	r0, [r3, #2100]	; 0x834
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80096e8:	fa07 f101 	lsl.w	r1, r7, r1
 80096ec:	eb02 124a 	add.w	r2, r2, sl, lsl #5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80096f0:	ea20 0001 	bic.w	r0, r0, r1
            if (hpcd->Init.dma_enable == 1U)
 80096f4:	6921      	ldr	r1, [r4, #16]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80096f6:	f8c3 0834 	str.w	r0, [r3, #2100]	; 0x834
            if (hpcd->Init.dma_enable == 1U)
 80096fa:	42b9      	cmp	r1, r7
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80096fc:	4613      	mov	r3, r2
 80096fe:	609f      	str	r7, [r3, #8]
            if (hpcd->Init.dma_enable == 1U)
 8009700:	f000 8196 	beq.w	8009a30 <HAL_PCD_IRQHandler+0x574>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009704:	4631      	mov	r1, r6
 8009706:	4620      	mov	r0, r4
 8009708:	f015 ff92 	bl	801f630 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800970c:	0729      	lsls	r1, r5, #28
 800970e:	d504      	bpl.n	800971a <HAL_PCD_IRQHandler+0x25e>
 8009710:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009712:	2208      	movs	r2, #8
 8009714:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8009718:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800971a:	06ea      	lsls	r2, r5, #27
 800971c:	d504      	bpl.n	8009728 <HAL_PCD_IRQHandler+0x26c>
 800971e:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009720:	2210      	movs	r2, #16
 8009722:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8009726:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009728:	066b      	lsls	r3, r5, #25
 800972a:	d504      	bpl.n	8009736 <HAL_PCD_IRQHandler+0x27a>
 800972c:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800972e:	2240      	movs	r2, #64	; 0x40
 8009730:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8009734:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009736:	07af      	lsls	r7, r5, #30
 8009738:	d504      	bpl.n	8009744 <HAL_PCD_IRQHandler+0x288>
 800973a:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800973c:	2202      	movs	r2, #2
 800973e:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8009742:	609a      	str	r2, [r3, #8]
 8009744:	6827      	ldr	r7, [r4, #0]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009746:	062d      	lsls	r5, r5, #24
 8009748:	46bb      	mov	fp, r7
 800974a:	d5b2      	bpl.n	80096b2 <HAL_PCD_IRQHandler+0x1f6>
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 800974c:	e9d8 2314 	ldrd	r2, r3, [r8, #80]	; 0x50
 8009750:	4293      	cmp	r3, r2
 8009752:	d8ae      	bhi.n	80096b2 <HAL_PCD_IRQHandler+0x1f6>
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8009754:	1ad5      	subs	r5, r2, r3

  if (len > ep->maxpacket)
 8009756:	f8d8 0044 	ldr.w	r0, [r8, #68]	; 0x44
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800975a:	f507 6110 	add.w	r1, r7, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 800975e:	4285      	cmp	r5, r0
 8009760:	46ac      	mov	ip, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009762:	eb01 114a 	add.w	r1, r1, sl, lsl #5
  len32b = (len + 3U) / 4U;
 8009766:	bf28      	it	cs
 8009768:	4684      	movcs	ip, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800976a:	9106      	str	r1, [sp, #24]
 800976c:	6989      	ldr	r1, [r1, #24]
  len32b = (len + 3U) / 4U;
 800976e:	f10c 0c03 	add.w	ip, ip, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009772:	b289      	uxth	r1, r1
 8009774:	ebb1 0f9c 	cmp.w	r1, ip, lsr #2
 8009778:	d335      	bcc.n	80097e6 <HAL_PCD_IRQHandler+0x32a>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800977a:	b3a2      	cbz	r2, 80097e6 <HAL_PCD_IRQHandler+0x32a>
 800977c:	4293      	cmp	r3, r2
 800977e:	d232      	bcs.n	80097e6 <HAL_PCD_IRQHandler+0x32a>
 8009780:	f8cd a01c 	str.w	sl, [sp, #28]
 8009784:	f8d8 1048 	ldr.w	r1, [r8, #72]	; 0x48
 8009788:	f8dd a018 	ldr.w	sl, [sp, #24]
 800978c:	e00b      	b.n	80097a6 <HAL_PCD_IRQHandler+0x2ea>
 800978e:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8009792:	429a      	cmp	r2, r3
 8009794:	eba2 0503 	sub.w	r5, r2, r3
 8009798:	f240 8182 	bls.w	8009aa0 <HAL_PCD_IRQHandler+0x5e4>
 800979c:	2a00      	cmp	r2, #0
 800979e:	f000 817f 	beq.w	8009aa0 <HAL_PCD_IRQHandler+0x5e4>
 80097a2:	f8d8 0044 	ldr.w	r0, [r8, #68]	; 0x44
 80097a6:	4285      	cmp	r5, r0
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80097a8:	4632      	mov	r2, r6
 80097aa:	bf28      	it	cs
 80097ac:	4605      	movcs	r5, r0
 80097ae:	7c20      	ldrb	r0, [r4, #16]
 80097b0:	b2ab      	uxth	r3, r5
 80097b2:	9000      	str	r0, [sp, #0]
 80097b4:	4638      	mov	r0, r7
 80097b6:	f006 f917 	bl	800f9e8 <USB_WritePacket>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80097ba:	f8da 2018 	ldr.w	r2, [sl, #24]
                          (uint8_t)hpcd->Init.dma_enable);

    ep->xfer_buff  += len;
 80097be:	f8d8 1048 	ldr.w	r1, [r8, #72]	; 0x48
    len32b = (len + 3U) / 4U;
 80097c2:	1ce8      	adds	r0, r5, #3
    ep->xfer_count += len;
 80097c4:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80097c8:	b292      	uxth	r2, r2
    ep->xfer_buff  += len;
 80097ca:	4429      	add	r1, r5
    ep->xfer_count += len;
 80097cc:	442b      	add	r3, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80097ce:	ebb2 0f90 	cmp.w	r2, r0, lsr #2
    ep->xfer_buff  += len;
 80097d2:	f8c8 1048 	str.w	r1, [r8, #72]	; 0x48
    ep->xfer_count += len;
 80097d6:	f8c8 3054 	str.w	r3, [r8, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80097da:	d2d8      	bcs.n	800978e <HAL_PCD_IRQHandler+0x2d2>
 80097dc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80097e0:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 80097e4:	6827      	ldr	r7, [r4, #0]
  }

  if (ep->xfer_len <= ep->xfer_count)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	f0c0 815e 	bcc.w	8009aa8 <HAL_PCD_IRQHandler+0x5ec>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80097ec:	f50b 6100 	add.w	r1, fp, #2048	; 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80097f0:	f00a 020f 	and.w	r2, sl, #15
 80097f4:	2001      	movs	r0, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80097f6:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80097f8:	46bb      	mov	fp, r7
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80097fa:	fa00 f202 	lsl.w	r2, r0, r2
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80097fe:	ea23 0302 	bic.w	r3, r3, r2
 8009802:	634b      	str	r3, [r1, #52]	; 0x34
 8009804:	e755      	b.n	80096b2 <HAL_PCD_IRQHandler+0x1f6>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009806:	f006 f9a1 	bl	800fb4c <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 800980a:	4607      	mov	r7, r0
 800980c:	6820      	ldr	r0, [r4, #0]
 800980e:	2f00      	cmp	r7, #0
 8009810:	f43f ae90 	beq.w	8009534 <HAL_PCD_IRQHandler+0x78>
      epnum = 0U;
 8009814:	f04f 0800 	mov.w	r8, #0
 8009818:	f506 6a30 	add.w	sl, r6, #2816	; 0xb00
 800981c:	e004      	b.n	8009828 <HAL_PCD_IRQHandler+0x36c>
      while (ep_intr != 0U)
 800981e:	087f      	lsrs	r7, r7, #1
        epnum++;
 8009820:	f108 0801 	add.w	r8, r8, #1
      while (ep_intr != 0U)
 8009824:	f43f ae86 	beq.w	8009534 <HAL_PCD_IRQHandler+0x78>
        if ((ep_intr & 0x1U) != 0U)
 8009828:	07f9      	lsls	r1, r7, #31
 800982a:	d5f8      	bpl.n	800981e <HAL_PCD_IRQHandler+0x362>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800982c:	fa5f fb88 	uxtb.w	fp, r8
 8009830:	4659      	mov	r1, fp
 8009832:	f006 f99b 	bl	800fb6c <USB_ReadDevOutEPInterrupt>
 8009836:	4681      	mov	r9, r0
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009838:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800983a:	f019 0f01 	tst.w	r9, #1
 800983e:	f040 80a3 	bne.w	8009988 <HAL_PCD_IRQHandler+0x4cc>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8009842:	f019 0f08 	tst.w	r9, #8
 8009846:	f040 80c4 	bne.w	80099d2 <HAL_PCD_IRQHandler+0x516>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800984a:	f019 0f10 	tst.w	r9, #16
 800984e:	d003      	beq.n	8009858 <HAL_PCD_IRQHandler+0x39c>
 8009850:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8009854:	2210      	movs	r2, #16
 8009856:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009858:	f019 0f20 	tst.w	r9, #32
 800985c:	d003      	beq.n	8009866 <HAL_PCD_IRQHandler+0x3aa>
 800985e:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009862:	2220      	movs	r2, #32
 8009864:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009866:	f419 5f00 	tst.w	r9, #8192	; 0x2000
 800986a:	d0d8      	beq.n	800981e <HAL_PCD_IRQHandler+0x362>
 800986c:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8009870:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009874:	609a      	str	r2, [r3, #8]
 8009876:	e7d2      	b.n	800981e <HAL_PCD_IRQHandler+0x362>
      HAL_PCD_SOFCallback(hpcd);
 8009878:	4620      	mov	r0, r4
 800987a:	f015 fee3 	bl	801f644 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800987e:	6820      	ldr	r0, [r4, #0]
 8009880:	6943      	ldr	r3, [r0, #20]
 8009882:	f003 0308 	and.w	r3, r3, #8
 8009886:	6143      	str	r3, [r0, #20]
 8009888:	e693      	b.n	80095b2 <HAL_PCD_IRQHandler+0xf6>
      (void)USB_ActivateSetup(hpcd->Instance);
 800988a:	f006 f991 	bl	800fbb0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800988e:	6820      	ldr	r0, [r4, #0]
 8009890:	f005 fe60 	bl	800f554 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009894:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009896:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009898:	f000 ff1a 	bl	800a6d0 <HAL_RCC_GetHCLKFreq>
 800989c:	7b22      	ldrb	r2, [r4, #12]
 800989e:	4601      	mov	r1, r0
 80098a0:	4628      	mov	r0, r5
 80098a2:	f005 fccf 	bl	800f244 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 80098a6:	4620      	mov	r0, r4
 80098a8:	f015 fed0 	bl	801f64c <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80098ac:	6820      	ldr	r0, [r4, #0]
 80098ae:	6943      	ldr	r3, [r0, #20]
 80098b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80098b4:	6143      	str	r3, [r0, #20]
 80098b6:	e676      	b.n	80095a6 <HAL_PCD_IRQHandler+0xea>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80098b8:	f506 6700 	add.w	r7, r6, #2048	; 0x800
 80098bc:	687b      	ldr	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80098be:	6820      	ldr	r0, [r4, #0]
 80098c0:	2110      	movs	r1, #16
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80098c2:	f023 0301 	bic.w	r3, r3, #1
 80098c6:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80098c8:	f005 fe32 	bl	800f530 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80098cc:	6860      	ldr	r0, [r4, #4]
 80098ce:	b308      	cbz	r0, 8009914 <HAL_PCD_IRQHandler+0x458>
 80098d0:	f506 6310 	add.w	r3, r6, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80098d4:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 80098d8:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80098da:	3501      	adds	r5, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80098dc:	681a      	ldr	r2, [r3, #0]
 80098de:	3320      	adds	r3, #32
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80098e0:	4285      	cmp	r5, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80098e2:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80098e6:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80098ea:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80098ee:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80098f2:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80098f6:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80098fa:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80098fe:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8009902:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009906:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800990a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800990e:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009912:	d1e1      	bne.n	80098d8 <HAL_PCD_IRQHandler+0x41c>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009914:	69fb      	ldr	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009916:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009918:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800991c:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800991e:	2a00      	cmp	r2, #0
 8009920:	d075      	beq.n	8009a0e <HAL_PCD_IRQHandler+0x552>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009922:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009926:	f043 030b 	orr.w	r3, r3, #11
 800992a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800992e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009930:	f043 030b 	orr.w	r3, r3, #11
 8009934:	647b      	str	r3, [r7, #68]	; 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009936:	f8d6 3800 	ldr.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800993a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800993e:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009940:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009944:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009946:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800994a:	f006 f947 	bl	800fbdc <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800994e:	6820      	ldr	r0, [r4, #0]
 8009950:	6943      	ldr	r3, [r0, #20]
 8009952:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009956:	6143      	str	r3, [r0, #20]
 8009958:	e61e      	b.n	8009598 <HAL_PCD_IRQHandler+0xdc>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800995a:	4620      	mov	r0, r4
 800995c:	2100      	movs	r1, #0
 800995e:	f015 fea7 	bl	801f6b0 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009962:	6820      	ldr	r0, [r4, #0]
 8009964:	6943      	ldr	r3, [r0, #20]
 8009966:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800996a:	6143      	str	r3, [r0, #20]
 800996c:	e62d      	b.n	80095ca <HAL_PCD_IRQHandler+0x10e>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800996e:	4620      	mov	r0, r4
 8009970:	2100      	movs	r1, #0
 8009972:	f015 fea1 	bl	801f6b8 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009976:	6820      	ldr	r0, [r4, #0]
 8009978:	6943      	ldr	r3, [r0, #20]
 800997a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800997e:	6143      	str	r3, [r0, #20]
 8009980:	e61d      	b.n	80095be <HAL_PCD_IRQHandler+0x102>
 8009982:	e9dd 6504 	ldrd	r6, r5, [sp, #16]
 8009986:	e5dc      	b.n	8009542 <HAL_PCD_IRQHandler+0x86>
 8009988:	ea4f 1348 	mov.w	r3, r8, lsl #5
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if (hpcd->Init.dma_enable == 1U)
 800998c:	6922      	ldr	r2, [r4, #16]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800998e:	f500 6e30 	add.w	lr, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8009992:	f04f 0c01 	mov.w	ip, #1
 8009996:	eb0a 0103 	add.w	r1, sl, r3
  if (hpcd->Init.dma_enable == 1U)
 800999a:	2a01      	cmp	r2, #1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800999c:	4473      	add	r3, lr
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800999e:	f8c1 c008 	str.w	ip, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80099a2:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80099a6:	6899      	ldr	r1, [r3, #8]
  if (hpcd->Init.dma_enable == 1U)
 80099a8:	d05a      	beq.n	8009a60 <HAL_PCD_IRQHandler+0x5a4>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80099aa:	4a5e      	ldr	r2, [pc, #376]	; (8009b24 <HAL_PCD_IRQHandler+0x668>)
 80099ac:	4594      	cmp	ip, r2
 80099ae:	d07d      	beq.n	8009aac <HAL_PCD_IRQHandler+0x5f0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80099b0:	f1b8 0f00 	cmp.w	r8, #0
 80099b4:	d107      	bne.n	80099c6 <HAL_PCD_IRQHandler+0x50a>
 80099b6:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 80099ba:	b923      	cbnz	r3, 80099c6 <HAL_PCD_IRQHandler+0x50a>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80099bc:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80099c0:	4641      	mov	r1, r8
 80099c2:	f006 f90b 	bl	800fbdc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80099c6:	4620      	mov	r0, r4
 80099c8:	4659      	mov	r1, fp
 80099ca:	f015 fe27 	bl	801f61c <HAL_PCD_DataOutStageCallback>
 80099ce:	6820      	ldr	r0, [r4, #0]
 80099d0:	e737      	b.n	8009842 <HAL_PCD_IRQHandler+0x386>
 80099d2:	ea4f 1348 	mov.w	r3, r8, lsl #5
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80099d6:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80099da:	f04f 0c08 	mov.w	ip, #8
 80099de:	eb0a 0103 	add.w	r1, sl, r3
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80099e2:	4413      	add	r3, r2
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80099e4:	f8c1 c008 	str.w	ip, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80099e8:	6c02      	ldr	r2, [r0, #64]	; 0x40

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80099ea:	484f      	ldr	r0, [pc, #316]	; (8009b28 <HAL_PCD_IRQHandler+0x66c>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80099ec:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80099ee:	4282      	cmp	r2, r0
 80099f0:	d931      	bls.n	8009a56 <HAL_PCD_IRQHandler+0x59a>
 80099f2:	040a      	lsls	r2, r1, #16
 80099f4:	d502      	bpl.n	80099fc <HAL_PCD_IRQHandler+0x540>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80099f6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80099fa:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80099fc:	4620      	mov	r0, r4
 80099fe:	f015 fe07 	bl	801f610 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009a02:	6921      	ldr	r1, [r4, #16]
 8009a04:	2901      	cmp	r1, #1
 8009a06:	f000 8084 	beq.w	8009b12 <HAL_PCD_IRQHandler+0x656>
 8009a0a:	6820      	ldr	r0, [r4, #0]
 8009a0c:	e71d      	b.n	800984a <HAL_PCD_IRQHandler+0x38e>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009a0e:	697a      	ldr	r2, [r7, #20]
 8009a10:	f242 032b 	movw	r3, #8235	; 0x202b
 8009a14:	4313      	orrs	r3, r2
 8009a16:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	f043 030b 	orr.w	r3, r3, #11
 8009a1e:	613b      	str	r3, [r7, #16]
 8009a20:	e789      	b.n	8009936 <HAL_PCD_IRQHandler+0x47a>
        hpcd->LPM_State = LPM_L0;
 8009a22:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009a24:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 8009a26:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009a2a:	f015 ff0f 	bl	801f84c <HAL_PCDEx_LPM_Callback>
 8009a2e:	e61f      	b.n	8009670 <HAL_PCD_IRQHandler+0x1b4>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8009a30:	e9d8 2311 	ldrd	r2, r3, [r8, #68]	; 0x44
 8009a34:	4413      	add	r3, r2
 8009a36:	f8c8 3048 	str.w	r3, [r8, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8009a3a:	f1ba 0f00 	cmp.w	sl, #0
 8009a3e:	f47f ae61 	bne.w	8009704 <HAL_PCD_IRQHandler+0x248>
 8009a42:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	f47f ae5d 	bne.w	8009704 <HAL_PCD_IRQHandler+0x248>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009a4a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8009a4e:	6820      	ldr	r0, [r4, #0]
 8009a50:	f006 f8c4 	bl	800fbdc <USB_EP0_OutStart>
 8009a54:	e656      	b.n	8009704 <HAL_PCD_IRQHandler+0x248>
  HAL_PCD_SetupStageCallback(hpcd);
 8009a56:	4620      	mov	r0, r4
 8009a58:	f015 fdda 	bl	801f610 <HAL_PCD_SetupStageCallback>
 8009a5c:	6820      	ldr	r0, [r4, #0]
 8009a5e:	e6f4      	b.n	800984a <HAL_PCD_IRQHandler+0x38e>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009a60:	070a      	lsls	r2, r1, #28
 8009a62:	d52a      	bpl.n	8009aba <HAL_PCD_IRQHandler+0x5fe>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009a64:	4a30      	ldr	r2, [pc, #192]	; (8009b28 <HAL_PCD_IRQHandler+0x66c>)
 8009a66:	4594      	cmp	ip, r2
 8009a68:	f67f aeeb 	bls.w	8009842 <HAL_PCD_IRQHandler+0x386>
 8009a6c:	0409      	lsls	r1, r1, #16
 8009a6e:	f57f aee8 	bpl.w	8009842 <HAL_PCD_IRQHandler+0x386>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009a72:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009a76:	609a      	str	r2, [r3, #8]
 8009a78:	e6e3      	b.n	8009842 <HAL_PCD_IRQHandler+0x386>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009a7a:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8009a7e:	2208      	movs	r2, #8
 8009a80:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8009a84:	4630      	mov	r0, r6
 8009a86:	f005 ffc5 	bl	800fa14 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009a8a:	f3c7 130a 	ubfx	r3, r7, #4, #11
 8009a8e:	eb04 0288 	add.w	r2, r4, r8, lsl #2
 8009a92:	6820      	ldr	r0, [r4, #0]
 8009a94:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 8009a98:	440b      	add	r3, r1
 8009a9a:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 8009a9e:	e53e      	b.n	800951e <HAL_PCD_IRQHandler+0x62>
 8009aa0:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009aa4:	6827      	ldr	r7, [r4, #0]
 8009aa6:	e69e      	b.n	80097e6 <HAL_PCD_IRQHandler+0x32a>
 8009aa8:	46bb      	mov	fp, r7
 8009aaa:	e602      	b.n	80096b2 <HAL_PCD_IRQHandler+0x1f6>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009aac:	040a      	lsls	r2, r1, #16
 8009aae:	d4e0      	bmi.n	8009a72 <HAL_PCD_IRQHandler+0x5b6>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009ab0:	0689      	lsls	r1, r1, #26
 8009ab2:	d588      	bpl.n	80099c6 <HAL_PCD_IRQHandler+0x50a>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009ab4:	2220      	movs	r2, #32
 8009ab6:	609a      	str	r2, [r3, #8]
 8009ab8:	e785      	b.n	80099c6 <HAL_PCD_IRQHandler+0x50a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009aba:	068a      	lsls	r2, r1, #26
 8009abc:	d42f      	bmi.n	8009b1e <HAL_PCD_IRQHandler+0x662>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009abe:	f011 0f28 	tst.w	r1, #40	; 0x28
 8009ac2:	f47f aebe 	bne.w	8009842 <HAL_PCD_IRQHandler+0x386>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009ac6:	4a18      	ldr	r2, [pc, #96]	; (8009b28 <HAL_PCD_IRQHandler+0x66c>)
 8009ac8:	4594      	cmp	ip, r2
 8009aca:	d901      	bls.n	8009ad0 <HAL_PCD_IRQHandler+0x614>
 8009acc:	0409      	lsls	r1, r1, #16
 8009ace:	d4d0      	bmi.n	8009a72 <HAL_PCD_IRQHandler+0x5b6>
 8009ad0:	ebc8 02c8 	rsb	r2, r8, r8, lsl #3
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009ad4:	6919      	ldr	r1, [r3, #16]
 8009ad6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009ada:	f3c1 0112 	ubfx	r1, r1, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8009ade:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009ae2:	eba2 0c01 	sub.w	ip, r2, r1
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8009ae6:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 8009aea:	440a      	add	r2, r1
        hpcd->OUT_ep[epnum].xfer_count =
 8009aec:	f8c3 c214 	str.w	ip, [r3, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8009af0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009af4:	f1b8 0f00 	cmp.w	r8, #0
 8009af8:	f47f af65 	bne.w	80099c6 <HAL_PCD_IRQHandler+0x50a>
 8009afc:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	f47f af60 	bne.w	80099c6 <HAL_PCD_IRQHandler+0x50a>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009b06:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8009b0a:	2101      	movs	r1, #1
 8009b0c:	f006 f866 	bl	800fbdc <USB_EP0_OutStart>
 8009b10:	e759      	b.n	80099c6 <HAL_PCD_IRQHandler+0x50a>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009b12:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8009b16:	6820      	ldr	r0, [r4, #0]
 8009b18:	f006 f860 	bl	800fbdc <USB_EP0_OutStart>
 8009b1c:	e775      	b.n	8009a0a <HAL_PCD_IRQHandler+0x54e>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009b1e:	2220      	movs	r2, #32
 8009b20:	609a      	str	r2, [r3, #8]
 8009b22:	e68e      	b.n	8009842 <HAL_PCD_IRQHandler+0x386>
 8009b24:	4f54310a 	.word	0x4f54310a
 8009b28:	4f54300a 	.word	0x4f54300a

08009b2c <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8009b2c:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8009b30:	2a01      	cmp	r2, #1
 8009b32:	d00d      	beq.n	8009b50 <HAL_PCD_SetAddress+0x24>
 8009b34:	2201      	movs	r2, #1
{
 8009b36:	b510      	push	{r4, lr}
 8009b38:	4604      	mov	r4, r0
  hpcd->USB_Address = address;
 8009b3a:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009b3e:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8009b40:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009b44:	f005 ffd4 	bl	800faf0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009b48:	2000      	movs	r0, #0
 8009b4a:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8009b4e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8009b50:	2002      	movs	r0, #2
}
 8009b52:	4770      	bx	lr

08009b54 <HAL_PCD_EP_Open>:
{
 8009b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b56:	f001 040f 	and.w	r4, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 8009b5a:	0609      	lsls	r1, r1, #24
 8009b5c:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8009b60:	ea4f 0585 	mov.w	r5, r5, lsl #2
 8009b64:	d422      	bmi.n	8009bac <HAL_PCD_EP_Open+0x58>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009b66:	f505 71fe 	add.w	r1, r5, #508	; 0x1fc
    ep->is_in = 0U;
 8009b6a:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8009b6e:	2600      	movs	r6, #0
 8009b70:	eb00 0585 	add.w	r5, r0, r5, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009b74:	4401      	add	r1, r0
    ep->is_in = 0U;
 8009b76:	f885 61fd 	strb.w	r6, [r5, #509]	; 0x1fd
  if (ep->is_in != 0U)
 8009b7a:	784d      	ldrb	r5, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009b7c:	700c      	strb	r4, [r1, #0]
  ep->maxpacket = ep_mps;
 8009b7e:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8009b80:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8009b82:	b105      	cbz	r5, 8009b86 <HAL_PCD_EP_Open+0x32>
    ep->tx_fifo_num = ep->num;
 8009b84:	80cc      	strh	r4, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 8009b86:	2b02      	cmp	r3, #2
 8009b88:	d101      	bne.n	8009b8e <HAL_PCD_EP_Open+0x3a>
    ep->data_pid_start = 0U;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 8009b8e:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8009b92:	2b01      	cmp	r3, #1
 8009b94:	d015      	beq.n	8009bc2 <HAL_PCD_EP_Open+0x6e>
 8009b96:	4604      	mov	r4, r0
 8009b98:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009b9a:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8009b9c:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009ba0:	f005 fce4 	bl	800f56c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009ba4:	2000      	movs	r0, #0
 8009ba6:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8009baa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep->is_in = 1U;
 8009bac:	ebc4 06c4 	rsb	r6, r4, r4, lsl #3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009bb0:	f105 013c 	add.w	r1, r5, #60	; 0x3c
    ep->is_in = 1U;
 8009bb4:	2701      	movs	r7, #1
 8009bb6:	eb00 0586 	add.w	r5, r0, r6, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009bba:	4401      	add	r1, r0
    ep->is_in = 1U;
 8009bbc:	f885 703d 	strb.w	r7, [r5, #61]	; 0x3d
 8009bc0:	e7db      	b.n	8009b7a <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 8009bc2:	2002      	movs	r0, #2
}
 8009bc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bc6:	bf00      	nop

08009bc8 <HAL_PCD_EP_Close>:
{
 8009bc8:	f001 020f 	and.w	r2, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 8009bcc:	0609      	lsls	r1, r1, #24
{
 8009bce:	b538      	push	{r3, r4, r5, lr}
 8009bd0:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
 8009bd4:	ea4f 0383 	mov.w	r3, r3, lsl #2
  if ((ep_addr & 0x80U) == 0x80U)
 8009bd8:	d419      	bmi.n	8009c0e <HAL_PCD_EP_Close+0x46>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009bda:	f503 71fe 	add.w	r1, r3, #508	; 0x1fc
    ep->is_in = 0U;
 8009bde:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
 8009be2:	2400      	movs	r4, #0
 8009be4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009be8:	4401      	add	r1, r0
    ep->is_in = 0U;
 8009bea:	f883 41fd 	strb.w	r4, [r3, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 8009bee:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8009bf0:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8009bf4:	2b01      	cmp	r3, #1
 8009bf6:	d019      	beq.n	8009c2c <HAL_PCD_EP_Close+0x64>
 8009bf8:	4604      	mov	r4, r0
 8009bfa:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009bfc:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8009bfe:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009c02:	f005 fcf5 	bl	800f5f0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009c06:	2000      	movs	r0, #0
 8009c08:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8009c0c:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c0e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
    ep->is_in = 1U;
 8009c12:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
 8009c16:	2501      	movs	r5, #1
 8009c18:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c1c:	4401      	add	r1, r0
    ep->is_in = 1U;
 8009c1e:	f883 503d 	strb.w	r5, [r3, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 8009c22:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8009c24:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8009c28:	2b01      	cmp	r3, #1
 8009c2a:	d1e5      	bne.n	8009bf8 <HAL_PCD_EP_Close+0x30>
 8009c2c:	2002      	movs	r0, #2
}
 8009c2e:	bd38      	pop	{r3, r4, r5, pc}

08009c30 <HAL_PCD_EP_Receive>:
{
 8009c30:	b570      	push	{r4, r5, r6, lr}
 8009c32:	f001 050f 	and.w	r5, r1, #15
  ep->xfer_count = 0U;
 8009c36:	2600      	movs	r6, #0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009c38:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8009c3a:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009c3e:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 8009c42:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009c46:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_buff = pBuf;
 8009c4a:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 8009c4e:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->num = ep_addr & EP_ADDR_MSK;
 8009c52:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  ep->xfer_count = 0U;
 8009c56:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
  ep->is_in = 0U;
 8009c5a:	f884 61fd 	strb.w	r6, [r4, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 8009c5e:	6903      	ldr	r3, [r0, #16]
 8009c60:	6800      	ldr	r0, [r0, #0]
 8009c62:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8009c64:	bf08      	it	eq
 8009c66:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
 8009c6a:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009c6c:	b11d      	cbz	r5, 8009c76 <HAL_PCD_EP_Receive+0x46>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009c6e:	f005 fd1f 	bl	800f6b0 <USB_EPStartXfer>
}
 8009c72:	2000      	movs	r0, #0
 8009c74:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009c76:	f005 fe2f 	bl	800f8d8 <USB_EP0StartXfer>
}
 8009c7a:	2000      	movs	r0, #0
 8009c7c:	bd70      	pop	{r4, r5, r6, pc}
 8009c7e:	bf00      	nop

08009c80 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009c80:	f001 010f 	and.w	r1, r1, #15
 8009c84:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8009c88:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8009c8c:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 8009c90:	4770      	bx	lr
 8009c92:	bf00      	nop

08009c94 <HAL_PCD_EP_Transmit>:
{
 8009c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c96:	f001 050f 	and.w	r5, r1, #15
  ep->is_in = 1U;
 8009c9a:	2601      	movs	r6, #1
  ep->xfer_count = 0U;
 8009c9c:	2700      	movs	r7, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c9e:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8009ca0:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009ca4:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 8009ca8:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009cac:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_buff = pBuf;
 8009cae:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 8009cb0:	6523      	str	r3, [r4, #80]	; 0x50
  ep->num = ep_addr & EP_ADDR_MSK;
 8009cb2:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 8009cb6:	6567      	str	r7, [r4, #84]	; 0x54
  ep->is_in = 1U;
 8009cb8:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 8009cbc:	6903      	ldr	r3, [r0, #16]
 8009cbe:	6800      	ldr	r0, [r0, #0]
 8009cc0:	42b3      	cmp	r3, r6
    ep->dma_addr = (uint32_t)pBuf;
 8009cc2:	bf08      	it	eq
 8009cc4:	64e2      	streq	r2, [r4, #76]	; 0x4c
 8009cc6:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009cc8:	b11d      	cbz	r5, 8009cd2 <HAL_PCD_EP_Transmit+0x3e>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009cca:	f005 fcf1 	bl	800f6b0 <USB_EPStartXfer>
}
 8009cce:	2000      	movs	r0, #0
 8009cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009cd2:	f005 fe01 	bl	800f8d8 <USB_EP0StartXfer>
}
 8009cd6:	2000      	movs	r0, #0
 8009cd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cda:	bf00      	nop

08009cdc <HAL_PCD_EP_SetStall>:
{
 8009cdc:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009cde:	6843      	ldr	r3, [r0, #4]
 8009ce0:	f001 050f 	and.w	r5, r1, #15
 8009ce4:	429d      	cmp	r5, r3
 8009ce6:	d81f      	bhi.n	8009d28 <HAL_PCD_EP_SetStall+0x4c>
  if ((0x80U & ep_addr) == 0x80U)
 8009ce8:	060b      	lsls	r3, r1, #24
 8009cea:	d41f      	bmi.n	8009d2c <HAL_PCD_EP_SetStall+0x50>
    ep->is_in = 0U;
 8009cec:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 8009cf0:	241c      	movs	r4, #28
    ep->is_in = 0U;
 8009cf2:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 8009cf4:	fb04 0101 	mla	r1, r4, r1, r0
    ep->is_in = 0U;
 8009cf8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr];
 8009cfc:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8009d00:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 8009d04:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8009d06:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8009d08:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8009d0a:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8009d0e:	429a      	cmp	r2, r3
 8009d10:	d01e      	beq.n	8009d50 <HAL_PCD_EP_SetStall+0x74>
 8009d12:	4604      	mov	r4, r0
 8009d14:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009d18:	6800      	ldr	r0, [r0, #0]
 8009d1a:	f005 fe8d 	bl	800fa38 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009d1e:	b1cd      	cbz	r5, 8009d54 <HAL_PCD_EP_SetStall+0x78>
  __HAL_UNLOCK(hpcd);
 8009d20:	2000      	movs	r0, #0
 8009d22:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8009d26:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8009d28:	2001      	movs	r0, #1
}
 8009d2a:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009d2c:	211c      	movs	r1, #28
    ep->is_in = 1U;
 8009d2e:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 8009d32:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009d34:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 8009d38:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009d3c:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8009d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 8009d42:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8009d44:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8009d46:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8009d48:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d1e0      	bne.n	8009d12 <HAL_PCD_EP_SetStall+0x36>
 8009d50:	2002      	movs	r0, #2
}
 8009d52:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009d54:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8009d58:	7c21      	ldrb	r1, [r4, #16]
 8009d5a:	6820      	ldr	r0, [r4, #0]
 8009d5c:	f005 ff3e 	bl	800fbdc <USB_EP0_OutStart>
 8009d60:	e7de      	b.n	8009d20 <HAL_PCD_EP_SetStall+0x44>
 8009d62:	bf00      	nop

08009d64 <HAL_PCD_EP_ClrStall>:
{
 8009d64:	b538      	push	{r3, r4, r5, lr}
 8009d66:	f001 020f 	and.w	r2, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009d6a:	6843      	ldr	r3, [r0, #4]
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	d821      	bhi.n	8009db4 <HAL_PCD_EP_ClrStall+0x50>
 8009d70:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 8009d74:	0609      	lsls	r1, r1, #24
 8009d76:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009d7a:	d41d      	bmi.n	8009db8 <HAL_PCD_EP_ClrStall+0x54>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009d7c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
    ep->is_in = 0U;
 8009d80:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
 8009d84:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009d86:	18c1      	adds	r1, r0, r3
    ep->is_in = 0U;
 8009d88:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 8009d8c:	f883 51fd 	strb.w	r5, [r3, #509]	; 0x1fd
  ep->is_stall = 0U;
 8009d90:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 8009d92:	700a      	strb	r2, [r1, #0]
  ep->is_stall = 0U;
 8009d94:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8009d96:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8009d9a:	2b01      	cmp	r3, #1
 8009d9c:	d01c      	beq.n	8009dd8 <HAL_PCD_EP_ClrStall+0x74>
 8009d9e:	4604      	mov	r4, r0
 8009da0:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009da2:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8009da4:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009da8:	f005 fe76 	bl	800fa98 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009dac:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
  return HAL_OK;
 8009db0:	4628      	mov	r0, r5
}
 8009db2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8009db4:	2001      	movs	r0, #1
}
 8009db6:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 1U;
 8009db8:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009dbc:	333c      	adds	r3, #60	; 0x3c
    ep->is_in = 1U;
 8009dbe:	2501      	movs	r5, #1
 8009dc0:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009dc4:	18c1      	adds	r1, r0, r3
    ep->is_in = 1U;
 8009dc6:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  ep->is_stall = 0U;
 8009dca:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 8009dcc:	700a      	strb	r2, [r1, #0]
  ep->is_stall = 0U;
 8009dce:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8009dd0:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8009dd4:	2b01      	cmp	r3, #1
 8009dd6:	d1e2      	bne.n	8009d9e <HAL_PCD_EP_ClrStall+0x3a>
 8009dd8:	2002      	movs	r0, #2
}
 8009dda:	bd38      	pop	{r3, r4, r5, pc}

08009ddc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009ddc:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009dde:	6805      	ldr	r5, [r0, #0]
 8009de0:	0412      	lsls	r2, r2, #16
 8009de2:	6a6c      	ldr	r4, [r5, #36]	; 0x24

  if (fifo == 0U)
 8009de4:	b1c1      	cbz	r1, 8009e18 <HAL_PCDEx_SetTxFiFo+0x3c>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009de6:	6aab      	ldr	r3, [r5, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8009de8:	3901      	subs	r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009dea:	eb04 4413 	add.w	r4, r4, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8009dee:	d00b      	beq.n	8009e08 <HAL_PCDEx_SetTxFiFo+0x2c>
 8009df0:	2300      	movs	r3, #0
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009df2:	f103 0040 	add.w	r0, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 8009df6:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009df8:	eb05 0080 	add.w	r0, r5, r0, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 8009dfc:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009dfe:	6840      	ldr	r0, [r0, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 8009e00:	428b      	cmp	r3, r1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009e02:	eb04 4410 	add.w	r4, r4, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8009e06:	d3f4      	bcc.n	8009df2 <HAL_PCDEx_SetTxFiFo+0x16>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009e08:	3140      	adds	r1, #64	; 0x40
 8009e0a:	4314      	orrs	r4, r2
  }

  return HAL_OK;
}
 8009e0c:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009e0e:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 8009e12:	604c      	str	r4, [r1, #4]
}
 8009e14:	bc30      	pop	{r4, r5}
 8009e16:	4770      	bx	lr
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009e18:	4314      	orrs	r4, r2
}
 8009e1a:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009e1c:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8009e1e:	bc30      	pop	{r4, r5}
 8009e20:	4770      	bx	lr
 8009e22:	bf00      	nop

08009e24 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8009e24:	6803      	ldr	r3, [r0, #0]

  return HAL_OK;
}
 8009e26:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8009e28:	6259      	str	r1, [r3, #36]	; 0x24
}
 8009e2a:	4770      	bx	lr

08009e2c <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009e2c:	6803      	ldr	r3, [r0, #0]

  hpcd->lpm_active = 1U;
 8009e2e:	2101      	movs	r1, #1
  hpcd->LPM_State = LPM_L0;
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009e30:	4a08      	ldr	r2, [pc, #32]	; (8009e54 <HAL_PCDEx_ActivateLPM+0x28>)
{
 8009e32:	b430      	push	{r4, r5}
  hpcd->lpm_active = 1U;
 8009e34:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
{
 8009e38:	4604      	mov	r4, r0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009e3a:	6999      	ldr	r1, [r3, #24]
  hpcd->LPM_State = LPM_L0;
 8009e3c:	2500      	movs	r5, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009e3e:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
  hpcd->LPM_State = LPM_L0;
 8009e42:	f884 53f4 	strb.w	r5, [r4, #1012]	; 0x3f4

  return HAL_OK;
}
 8009e46:	4628      	mov	r0, r5
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009e48:	6199      	str	r1, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009e4a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009e4c:	430a      	orrs	r2, r1
}
 8009e4e:	bc30      	pop	{r4, r5}
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009e50:	655a      	str	r2, [r3, #84]	; 0x54
}
 8009e52:	4770      	bx	lr
 8009e54:	10000003 	.word	0x10000003

08009e58 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009e58:	4a02      	ldr	r2, [pc, #8]	; (8009e64 <HAL_PWR_EnableBkUpAccess+0xc>)
 8009e5a:	6813      	ldr	r3, [r2, #0]
 8009e5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e60:	6013      	str	r3, [r2, #0]
}
 8009e62:	4770      	bx	lr
 8009e64:	40007000 	.word	0x40007000

08009e68 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8009e68:	4a1b      	ldr	r2, [pc, #108]	; (8009ed8 <HAL_PWREx_EnableOverDrive+0x70>)
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009e6a:	4b1c      	ldr	r3, [pc, #112]	; (8009edc <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8009e6c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8009e6e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
{
 8009e72:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8009e74:	6411      	str	r1, [r2, #64]	; 0x40
{
 8009e76:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 8009e78:	6c12      	ldr	r2, [r2, #64]	; 0x40

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009e7a:	461c      	mov	r4, r3
  __HAL_RCC_PWR_CLK_ENABLE();
 8009e7c:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8009e80:	9201      	str	r2, [sp, #4]
 8009e82:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009e84:	681a      	ldr	r2, [r3, #0]
 8009e86:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8009e8a:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8009e8c:	f7fb fb94 	bl	80055b8 <HAL_GetTick>
 8009e90:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009e92:	e005      	b.n	8009ea0 <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009e94:	f7fb fb90 	bl	80055b8 <HAL_GetTick>
 8009e98:	1b40      	subs	r0, r0, r5
 8009e9a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8009e9e:	d817      	bhi.n	8009ed0 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009ea0:	6863      	ldr	r3, [r4, #4]
 8009ea2:	03da      	lsls	r2, r3, #15
 8009ea4:	d5f6      	bpl.n	8009e94 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009ea6:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009ea8:	4d0c      	ldr	r5, [pc, #48]	; (8009edc <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009eaa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009eae:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8009eb0:	f7fb fb82 	bl	80055b8 <HAL_GetTick>
 8009eb4:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009eb6:	e005      	b.n	8009ec4 <HAL_PWREx_EnableOverDrive+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009eb8:	f7fb fb7e 	bl	80055b8 <HAL_GetTick>
 8009ebc:	1b00      	subs	r0, r0, r4
 8009ebe:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8009ec2:	d805      	bhi.n	8009ed0 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009ec4:	686b      	ldr	r3, [r5, #4]
 8009ec6:	039b      	lsls	r3, r3, #14
 8009ec8:	d5f6      	bpl.n	8009eb8 <HAL_PWREx_EnableOverDrive+0x50>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8009eca:	2000      	movs	r0, #0
}
 8009ecc:	b003      	add	sp, #12
 8009ece:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 8009ed0:	2003      	movs	r0, #3
}
 8009ed2:	b003      	add	sp, #12
 8009ed4:	bd30      	pop	{r4, r5, pc}
 8009ed6:	bf00      	nop
 8009ed8:	40023800 	.word	0x40023800
 8009edc:	40007000 	.word	0x40007000

08009ee0 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009ee0:	2800      	cmp	r0, #0
 8009ee2:	f000 81f0 	beq.w	800a2c6 <HAL_RCC_OscConfig+0x3e6>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8009ee6:	6803      	ldr	r3, [r0, #0]
 8009ee8:	2b0f      	cmp	r3, #15
{
 8009eea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eee:	4604      	mov	r4, r0
 8009ef0:	b082      	sub	sp, #8
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8009ef2:	f200 80be 	bhi.w	800a072 <HAL_RCC_OscConfig+0x192>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009ef6:	07dd      	lsls	r5, r3, #31
 8009ef8:	d534      	bpl.n	8009f64 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8009efa:	6863      	ldr	r3, [r4, #4]
 8009efc:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8009f00:	d003      	beq.n	8009f0a <HAL_RCC_OscConfig+0x2a>
 8009f02:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009f06:	f040 817f 	bne.w	800a208 <HAL_RCC_OscConfig+0x328>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009f0a:	4ab3      	ldr	r2, [pc, #716]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 8009f0c:	6893      	ldr	r3, [r2, #8]
 8009f0e:	f003 030c 	and.w	r3, r3, #12
 8009f12:	2b04      	cmp	r3, #4
 8009f14:	d01d      	beq.n	8009f52 <HAL_RCC_OscConfig+0x72>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009f16:	6893      	ldr	r3, [r2, #8]
 8009f18:	f003 030c 	and.w	r3, r3, #12
 8009f1c:	2b08      	cmp	r3, #8
 8009f1e:	d015      	beq.n	8009f4c <HAL_RCC_OscConfig+0x6c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009f20:	6863      	ldr	r3, [r4, #4]
 8009f22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f26:	f000 817f 	beq.w	800a228 <HAL_RCC_OscConfig+0x348>
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	f000 81ae 	beq.w	800a28c <HAL_RCC_OscConfig+0x3ac>
 8009f30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009f34:	4ba8      	ldr	r3, [pc, #672]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 8009f36:	681a      	ldr	r2, [r3, #0]
 8009f38:	f000 820b 	beq.w	800a352 <HAL_RCC_OscConfig+0x472>
 8009f3c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009f40:	601a      	str	r2, [r3, #0]
 8009f42:	681a      	ldr	r2, [r3, #0]
 8009f44:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009f48:	601a      	str	r2, [r3, #0]
 8009f4a:	e172      	b.n	800a232 <HAL_RCC_OscConfig+0x352>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009f4c:	6853      	ldr	r3, [r2, #4]
 8009f4e:	0258      	lsls	r0, r3, #9
 8009f50:	d5e6      	bpl.n	8009f20 <HAL_RCC_OscConfig+0x40>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f52:	4ba1      	ldr	r3, [pc, #644]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	0399      	lsls	r1, r3, #14
 8009f58:	d503      	bpl.n	8009f62 <HAL_RCC_OscConfig+0x82>
 8009f5a:	6863      	ldr	r3, [r4, #4]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	f000 8126 	beq.w	800a1ae <HAL_RCC_OscConfig+0x2ce>
 8009f62:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009f64:	079f      	lsls	r7, r3, #30
 8009f66:	d450      	bmi.n	800a00a <HAL_RCC_OscConfig+0x12a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009f68:	071a      	lsls	r2, r3, #28
 8009f6a:	d51a      	bpl.n	8009fa2 <HAL_RCC_OscConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8009f6c:	6963      	ldr	r3, [r4, #20]
 8009f6e:	2b01      	cmp	r3, #1
 8009f70:	f200 8141 	bhi.w	800a1f6 <HAL_RCC_OscConfig+0x316>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	f000 8124 	beq.w	800a1c2 <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009f7a:	4b97      	ldr	r3, [pc, #604]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 8009f7c:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009f7e:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 8009f80:	f042 0201 	orr.w	r2, r2, #1
 8009f84:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8009f86:	f7fb fb17 	bl	80055b8 <HAL_GetTick>
 8009f8a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009f8c:	e005      	b.n	8009f9a <HAL_RCC_OscConfig+0xba>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009f8e:	f7fb fb13 	bl	80055b8 <HAL_GetTick>
 8009f92:	1b80      	subs	r0, r0, r6
 8009f94:	2802      	cmp	r0, #2
 8009f96:	f200 816b 	bhi.w	800a270 <HAL_RCC_OscConfig+0x390>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009f9a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8009f9c:	079b      	lsls	r3, r3, #30
 8009f9e:	d5f6      	bpl.n	8009f8e <HAL_RCC_OscConfig+0xae>
 8009fa0:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009fa2:	075e      	lsls	r6, r3, #29
 8009fa4:	f140 808b 	bpl.w	800a0be <HAL_RCC_OscConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8009fa8:	68a3      	ldr	r3, [r4, #8]
 8009faa:	2b01      	cmp	r3, #1
 8009fac:	d906      	bls.n	8009fbc <HAL_RCC_OscConfig+0xdc>
 8009fae:	2b05      	cmp	r3, #5
 8009fb0:	d004      	beq.n	8009fbc <HAL_RCC_OscConfig+0xdc>
 8009fb2:	f44f 7102 	mov.w	r1, #520	; 0x208
 8009fb6:	4889      	ldr	r0, [pc, #548]	; (800a1dc <HAL_RCC_OscConfig+0x2fc>)
 8009fb8:	f7f8 ff38 	bl	8002e2c <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009fbc:	4b86      	ldr	r3, [pc, #536]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 8009fbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009fc0:	00d5      	lsls	r5, r2, #3
 8009fc2:	f100 8182 	bmi.w	800a2ca <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8009fc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 8009fc8:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8009fca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8009fce:	641a      	str	r2, [r3, #64]	; 0x40
 8009fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fd6:	9301      	str	r3, [sp, #4]
 8009fd8:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009fda:	4b81      	ldr	r3, [pc, #516]	; (800a1e0 <HAL_RCC_OscConfig+0x300>)
 8009fdc:	681a      	ldr	r2, [r3, #0]
 8009fde:	05d0      	lsls	r0, r2, #23
 8009fe0:	f140 8135 	bpl.w	800a24e <HAL_RCC_OscConfig+0x36e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009fe4:	68a3      	ldr	r3, [r4, #8]
 8009fe6:	2b01      	cmp	r3, #1
 8009fe8:	d04d      	beq.n	800a086 <HAL_RCC_OscConfig+0x1a6>
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	f000 816f 	beq.w	800a2ce <HAL_RCC_OscConfig+0x3ee>
 8009ff0:	2b05      	cmp	r3, #5
 8009ff2:	4b79      	ldr	r3, [pc, #484]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 8009ff4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009ff6:	f000 81b4 	beq.w	800a362 <HAL_RCC_OscConfig+0x482>
 8009ffa:	f022 0201 	bic.w	r2, r2, #1
 8009ffe:	671a      	str	r2, [r3, #112]	; 0x70
 800a000:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a002:	f022 0204 	bic.w	r2, r2, #4
 800a006:	671a      	str	r2, [r3, #112]	; 0x70
 800a008:	e042      	b.n	800a090 <HAL_RCC_OscConfig+0x1b0>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800a00a:	68e3      	ldr	r3, [r4, #12]
 800a00c:	2b01      	cmp	r3, #1
 800a00e:	f200 80d2 	bhi.w	800a1b6 <HAL_RCC_OscConfig+0x2d6>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800a012:	6923      	ldr	r3, [r4, #16]
 800a014:	2b1f      	cmp	r3, #31
 800a016:	f200 8150 	bhi.w	800a2ba <HAL_RCC_OscConfig+0x3da>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a01a:	4b6f      	ldr	r3, [pc, #444]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 800a01c:	689a      	ldr	r2, [r3, #8]
 800a01e:	f012 0f0c 	tst.w	r2, #12
 800a022:	f000 80bd 	beq.w	800a1a0 <HAL_RCC_OscConfig+0x2c0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a026:	689a      	ldr	r2, [r3, #8]
 800a028:	f002 020c 	and.w	r2, r2, #12
 800a02c:	2a08      	cmp	r2, #8
 800a02e:	f000 80b3 	beq.w	800a198 <HAL_RCC_OscConfig+0x2b8>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a032:	68e3      	ldr	r3, [r4, #12]
 800a034:	2b00      	cmp	r3, #0
 800a036:	f000 8166 	beq.w	800a306 <HAL_RCC_OscConfig+0x426>
        __HAL_RCC_HSI_ENABLE();
 800a03a:	4b67      	ldr	r3, [pc, #412]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 800a03c:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a03e:	461d      	mov	r5, r3
        __HAL_RCC_HSI_ENABLE();
 800a040:	f042 0201 	orr.w	r2, r2, #1
 800a044:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a046:	f7fb fab7 	bl	80055b8 <HAL_GetTick>
 800a04a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a04c:	e005      	b.n	800a05a <HAL_RCC_OscConfig+0x17a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a04e:	f7fb fab3 	bl	80055b8 <HAL_GetTick>
 800a052:	1b80      	subs	r0, r0, r6
 800a054:	2802      	cmp	r0, #2
 800a056:	f200 810b 	bhi.w	800a270 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a05a:	682b      	ldr	r3, [r5, #0]
 800a05c:	0798      	lsls	r0, r3, #30
 800a05e:	d5f6      	bpl.n	800a04e <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a060:	682b      	ldr	r3, [r5, #0]
 800a062:	6922      	ldr	r2, [r4, #16]
 800a064:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800a068:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800a06c:	602b      	str	r3, [r5, #0]
 800a06e:	6823      	ldr	r3, [r4, #0]
 800a070:	e77a      	b.n	8009f68 <HAL_RCC_OscConfig+0x88>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800a072:	f240 1165 	movw	r1, #357	; 0x165
 800a076:	4859      	ldr	r0, [pc, #356]	; (800a1dc <HAL_RCC_OscConfig+0x2fc>)
 800a078:	f7f8 fed8 	bl	8002e2c <assert_failed>
 800a07c:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a07e:	07dd      	lsls	r5, r3, #31
 800a080:	f57f af70 	bpl.w	8009f64 <HAL_RCC_OscConfig+0x84>
 800a084:	e739      	b.n	8009efa <HAL_RCC_OscConfig+0x1a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a086:	4a54      	ldr	r2, [pc, #336]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 800a088:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800a08a:	f043 0301 	orr.w	r3, r3, #1
 800a08e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a090:	f7fb fa92 	bl	80055b8 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a094:	4e50      	ldr	r6, [pc, #320]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
      tickstart = HAL_GetTick();
 800a096:	4680      	mov	r8, r0
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a098:	f241 3788 	movw	r7, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a09c:	e006      	b.n	800a0ac <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a09e:	f7fb fa8b 	bl	80055b8 <HAL_GetTick>
 800a0a2:	eba0 0008 	sub.w	r0, r0, r8
 800a0a6:	42b8      	cmp	r0, r7
 800a0a8:	f200 80e2 	bhi.w	800a270 <HAL_RCC_OscConfig+0x390>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a0ac:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800a0ae:	079a      	lsls	r2, r3, #30
 800a0b0:	d5f5      	bpl.n	800a09e <HAL_RCC_OscConfig+0x1be>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a0b2:	b125      	cbz	r5, 800a0be <HAL_RCC_OscConfig+0x1de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a0b4:	4a48      	ldr	r2, [pc, #288]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 800a0b6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800a0b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a0bc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800a0be:	69a0      	ldr	r0, [r4, #24]
 800a0c0:	2802      	cmp	r0, #2
 800a0c2:	f200 80a7 	bhi.w	800a214 <HAL_RCC_OscConfig+0x334>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a0c6:	2800      	cmp	r0, #0
 800a0c8:	d062      	beq.n	800a190 <HAL_RCC_OscConfig+0x2b0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a0ca:	4a43      	ldr	r2, [pc, #268]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 800a0cc:	6893      	ldr	r3, [r2, #8]
 800a0ce:	f003 030c 	and.w	r3, r3, #12
 800a0d2:	2b08      	cmp	r3, #8
 800a0d4:	f000 814d 	beq.w	800a372 <HAL_RCC_OscConfig+0x492>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a0d8:	2802      	cmp	r0, #2
 800a0da:	f040 8128 	bne.w	800a32e <HAL_RCC_OscConfig+0x44e>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800a0de:	69e3      	ldr	r3, [r4, #28]
 800a0e0:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800a0e4:	f040 8195 	bne.w	800a412 <HAL_RCC_OscConfig+0x532>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800a0e8:	6a23      	ldr	r3, [r4, #32]
 800a0ea:	3b02      	subs	r3, #2
 800a0ec:	2b3d      	cmp	r3, #61	; 0x3d
 800a0ee:	f200 818a 	bhi.w	800a406 <HAL_RCC_OscConfig+0x526>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800a0f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0f4:	3b32      	subs	r3, #50	; 0x32
 800a0f6:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800a0fa:	f200 8172 	bhi.w	800a3e2 <HAL_RCC_OscConfig+0x502>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800a0fe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800a100:	2a08      	cmp	r2, #8
 800a102:	f240 8167 	bls.w	800a3d4 <HAL_RCC_OscConfig+0x4f4>
 800a106:	f44f 7116 	mov.w	r1, #600	; 0x258
 800a10a:	4834      	ldr	r0, [pc, #208]	; (800a1dc <HAL_RCC_OscConfig+0x2fc>)
 800a10c:	f7f8 fe8e 	bl	8002e2c <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800a110:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a112:	3b02      	subs	r3, #2
 800a114:	2b0d      	cmp	r3, #13
 800a116:	f200 8170 	bhi.w	800a3fa <HAL_RCC_OscConfig+0x51a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800a11a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a11c:	3b02      	subs	r3, #2
 800a11e:	2b05      	cmp	r3, #5
 800a120:	f200 8165 	bhi.w	800a3ee <HAL_RCC_OscConfig+0x50e>
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a124:	4b2c      	ldr	r3, [pc, #176]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 800a126:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a128:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 800a12a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800a12e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a130:	f7fb fa42 	bl	80055b8 <HAL_GetTick>
 800a134:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a136:	e005      	b.n	800a144 <HAL_RCC_OscConfig+0x264>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a138:	f7fb fa3e 	bl	80055b8 <HAL_GetTick>
 800a13c:	1b80      	subs	r0, r0, r6
 800a13e:	2802      	cmp	r0, #2
 800a140:	f200 8096 	bhi.w	800a270 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a144:	682b      	ldr	r3, [r5, #0]
 800a146:	0199      	lsls	r1, r3, #6
 800a148:	d4f6      	bmi.n	800a138 <HAL_RCC_OscConfig+0x258>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a14a:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 800a14e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a150:	4313      	orrs	r3, r2
 800a152:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	; 0x28
 800a156:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800a15a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a15c:	0852      	lsrs	r2, r2, #1

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a15e:	4c1e      	ldr	r4, [pc, #120]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a160:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800a164:	3a01      	subs	r2, #1
 800a166:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800a16a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a16e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800a170:	682b      	ldr	r3, [r5, #0]
 800a172:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a176:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a178:	f7fb fa1e 	bl	80055b8 <HAL_GetTick>
 800a17c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a17e:	e004      	b.n	800a18a <HAL_RCC_OscConfig+0x2aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a180:	f7fb fa1a 	bl	80055b8 <HAL_GetTick>
 800a184:	1b40      	subs	r0, r0, r5
 800a186:	2802      	cmp	r0, #2
 800a188:	d872      	bhi.n	800a270 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a18a:	6823      	ldr	r3, [r4, #0]
 800a18c:	019a      	lsls	r2, r3, #6
 800a18e:	d5f7      	bpl.n	800a180 <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800a190:	2000      	movs	r0, #0
}
 800a192:	b002      	add	sp, #8
 800a194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a198:	685b      	ldr	r3, [r3, #4]
 800a19a:	025e      	lsls	r6, r3, #9
 800a19c:	f53f af49 	bmi.w	800a032 <HAL_RCC_OscConfig+0x152>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a1a0:	4b0d      	ldr	r3, [pc, #52]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	079d      	lsls	r5, r3, #30
 800a1a6:	d567      	bpl.n	800a278 <HAL_RCC_OscConfig+0x398>
 800a1a8:	68e3      	ldr	r3, [r4, #12]
 800a1aa:	2b01      	cmp	r3, #1
 800a1ac:	d064      	beq.n	800a278 <HAL_RCC_OscConfig+0x398>
        return HAL_ERROR;
 800a1ae:	2001      	movs	r0, #1
}
 800a1b0:	b002      	add	sp, #8
 800a1b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800a1b6:	f240 119d 	movw	r1, #413	; 0x19d
 800a1ba:	4808      	ldr	r0, [pc, #32]	; (800a1dc <HAL_RCC_OscConfig+0x2fc>)
 800a1bc:	f7f8 fe36 	bl	8002e2c <assert_failed>
 800a1c0:	e727      	b.n	800a012 <HAL_RCC_OscConfig+0x132>
      __HAL_RCC_LSI_DISABLE();
 800a1c2:	4b05      	ldr	r3, [pc, #20]	; (800a1d8 <HAL_RCC_OscConfig+0x2f8>)
 800a1c4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a1c6:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 800a1c8:	f022 0201 	bic.w	r2, r2, #1
 800a1cc:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 800a1ce:	f7fb f9f3 	bl	80055b8 <HAL_GetTick>
 800a1d2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a1d4:	e00b      	b.n	800a1ee <HAL_RCC_OscConfig+0x30e>
 800a1d6:	bf00      	nop
 800a1d8:	40023800 	.word	0x40023800
 800a1dc:	0802686c 	.word	0x0802686c
 800a1e0:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a1e4:	f7fb f9e8 	bl	80055b8 <HAL_GetTick>
 800a1e8:	1b80      	subs	r0, r0, r6
 800a1ea:	2802      	cmp	r0, #2
 800a1ec:	d840      	bhi.n	800a270 <HAL_RCC_OscConfig+0x390>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a1ee:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a1f0:	079f      	lsls	r7, r3, #30
 800a1f2:	d4f7      	bmi.n	800a1e4 <HAL_RCC_OscConfig+0x304>
 800a1f4:	e6d4      	b.n	8009fa0 <HAL_RCC_OscConfig+0xc0>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800a1f6:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a1fa:	4889      	ldr	r0, [pc, #548]	; (800a420 <HAL_RCC_OscConfig+0x540>)
 800a1fc:	f7f8 fe16 	bl	8002e2c <assert_failed>
 800a200:	6963      	ldr	r3, [r4, #20]
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a202:	2b00      	cmp	r3, #0
 800a204:	d0dd      	beq.n	800a1c2 <HAL_RCC_OscConfig+0x2e2>
 800a206:	e6b8      	b.n	8009f7a <HAL_RCC_OscConfig+0x9a>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800a208:	f240 116b 	movw	r1, #363	; 0x16b
 800a20c:	4884      	ldr	r0, [pc, #528]	; (800a420 <HAL_RCC_OscConfig+0x540>)
 800a20e:	f7f8 fe0d 	bl	8002e2c <assert_failed>
 800a212:	e67a      	b.n	8009f0a <HAL_RCC_OscConfig+0x2a>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800a214:	4882      	ldr	r0, [pc, #520]	; (800a420 <HAL_RCC_OscConfig+0x540>)
 800a216:	f44f 7113 	mov.w	r1, #588	; 0x24c
 800a21a:	f7f8 fe07 	bl	8002e2c <assert_failed>
 800a21e:	69a0      	ldr	r0, [r4, #24]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a220:	2800      	cmp	r0, #0
 800a222:	f47f af52 	bne.w	800a0ca <HAL_RCC_OscConfig+0x1ea>
 800a226:	e7b3      	b.n	800a190 <HAL_RCC_OscConfig+0x2b0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a228:	4a7e      	ldr	r2, [pc, #504]	; (800a424 <HAL_RCC_OscConfig+0x544>)
 800a22a:	6813      	ldr	r3, [r2, #0]
 800a22c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a230:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800a232:	f7fb f9c1 	bl	80055b8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a236:	4d7b      	ldr	r5, [pc, #492]	; (800a424 <HAL_RCC_OscConfig+0x544>)
        tickstart = HAL_GetTick();
 800a238:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a23a:	e004      	b.n	800a246 <HAL_RCC_OscConfig+0x366>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a23c:	f7fb f9bc 	bl	80055b8 <HAL_GetTick>
 800a240:	1b80      	subs	r0, r0, r6
 800a242:	2864      	cmp	r0, #100	; 0x64
 800a244:	d814      	bhi.n	800a270 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a246:	682b      	ldr	r3, [r5, #0]
 800a248:	039a      	lsls	r2, r3, #14
 800a24a:	d5f7      	bpl.n	800a23c <HAL_RCC_OscConfig+0x35c>
 800a24c:	e689      	b.n	8009f62 <HAL_RCC_OscConfig+0x82>
      PWR->CR1 |= PWR_CR1_DBP;
 800a24e:	681a      	ldr	r2, [r3, #0]
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a250:	461e      	mov	r6, r3
      PWR->CR1 |= PWR_CR1_DBP;
 800a252:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a256:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800a258:	f7fb f9ae 	bl	80055b8 <HAL_GetTick>
 800a25c:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a25e:	6833      	ldr	r3, [r6, #0]
 800a260:	05d9      	lsls	r1, r3, #23
 800a262:	f53f aebf 	bmi.w	8009fe4 <HAL_RCC_OscConfig+0x104>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a266:	f7fb f9a7 	bl	80055b8 <HAL_GetTick>
 800a26a:	1bc0      	subs	r0, r0, r7
 800a26c:	2864      	cmp	r0, #100	; 0x64
 800a26e:	d9f6      	bls.n	800a25e <HAL_RCC_OscConfig+0x37e>
            return HAL_TIMEOUT;
 800a270:	2003      	movs	r0, #3
}
 800a272:	b002      	add	sp, #8
 800a274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a278:	4a6a      	ldr	r2, [pc, #424]	; (800a424 <HAL_RCC_OscConfig+0x544>)
 800a27a:	6921      	ldr	r1, [r4, #16]
 800a27c:	6813      	ldr	r3, [r2, #0]
 800a27e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800a282:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800a286:	6013      	str	r3, [r2, #0]
 800a288:	6823      	ldr	r3, [r4, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a28a:	e66d      	b.n	8009f68 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a28c:	4b65      	ldr	r3, [pc, #404]	; (800a424 <HAL_RCC_OscConfig+0x544>)
 800a28e:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a290:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a292:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a296:	601a      	str	r2, [r3, #0]
 800a298:	681a      	ldr	r2, [r3, #0]
 800a29a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a29e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a2a0:	f7fb f98a 	bl	80055b8 <HAL_GetTick>
 800a2a4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a2a6:	e004      	b.n	800a2b2 <HAL_RCC_OscConfig+0x3d2>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a2a8:	f7fb f986 	bl	80055b8 <HAL_GetTick>
 800a2ac:	1b80      	subs	r0, r0, r6
 800a2ae:	2864      	cmp	r0, #100	; 0x64
 800a2b0:	d8de      	bhi.n	800a270 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a2b2:	682b      	ldr	r3, [r5, #0]
 800a2b4:	039b      	lsls	r3, r3, #14
 800a2b6:	d4f7      	bmi.n	800a2a8 <HAL_RCC_OscConfig+0x3c8>
 800a2b8:	e653      	b.n	8009f62 <HAL_RCC_OscConfig+0x82>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800a2ba:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 800a2be:	4858      	ldr	r0, [pc, #352]	; (800a420 <HAL_RCC_OscConfig+0x540>)
 800a2c0:	f7f8 fdb4 	bl	8002e2c <assert_failed>
 800a2c4:	e6a9      	b.n	800a01a <HAL_RCC_OscConfig+0x13a>
    return HAL_ERROR;
 800a2c6:	2001      	movs	r0, #1
}
 800a2c8:	4770      	bx	lr
  FlagStatus pwrclkchanged = RESET;
 800a2ca:	2500      	movs	r5, #0
 800a2cc:	e685      	b.n	8009fda <HAL_RCC_OscConfig+0xfa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a2ce:	4b55      	ldr	r3, [pc, #340]	; (800a424 <HAL_RCC_OscConfig+0x544>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2d0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a2d4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a2d6:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a2d8:	f022 0201 	bic.w	r2, r2, #1
 800a2dc:	671a      	str	r2, [r3, #112]	; 0x70
 800a2de:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a2e0:	f022 0204 	bic.w	r2, r2, #4
 800a2e4:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800a2e6:	f7fb f967 	bl	80055b8 <HAL_GetTick>
 800a2ea:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a2ec:	e004      	b.n	800a2f8 <HAL_RCC_OscConfig+0x418>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2ee:	f7fb f963 	bl	80055b8 <HAL_GetTick>
 800a2f2:	1bc0      	subs	r0, r0, r7
 800a2f4:	4540      	cmp	r0, r8
 800a2f6:	d8bb      	bhi.n	800a270 <HAL_RCC_OscConfig+0x390>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a2f8:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800a2fa:	079b      	lsls	r3, r3, #30
 800a2fc:	d4f7      	bmi.n	800a2ee <HAL_RCC_OscConfig+0x40e>
    if (pwrclkchanged == SET)
 800a2fe:	2d00      	cmp	r5, #0
 800a300:	f43f aedd 	beq.w	800a0be <HAL_RCC_OscConfig+0x1de>
 800a304:	e6d6      	b.n	800a0b4 <HAL_RCC_OscConfig+0x1d4>
        __HAL_RCC_HSI_DISABLE();
 800a306:	4b47      	ldr	r3, [pc, #284]	; (800a424 <HAL_RCC_OscConfig+0x544>)
 800a308:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a30a:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 800a30c:	f022 0201 	bic.w	r2, r2, #1
 800a310:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a312:	f7fb f951 	bl	80055b8 <HAL_GetTick>
 800a316:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a318:	e004      	b.n	800a324 <HAL_RCC_OscConfig+0x444>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a31a:	f7fb f94d 	bl	80055b8 <HAL_GetTick>
 800a31e:	1b80      	subs	r0, r0, r6
 800a320:	2802      	cmp	r0, #2
 800a322:	d8a5      	bhi.n	800a270 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a324:	682b      	ldr	r3, [r5, #0]
 800a326:	0799      	lsls	r1, r3, #30
 800a328:	d4f7      	bmi.n	800a31a <HAL_RCC_OscConfig+0x43a>
 800a32a:	6823      	ldr	r3, [r4, #0]
 800a32c:	e61c      	b.n	8009f68 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_PLL_DISABLE();
 800a32e:	6813      	ldr	r3, [r2, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a330:	4614      	mov	r4, r2
        __HAL_RCC_PLL_DISABLE();
 800a332:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a336:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800a338:	f7fb f93e 	bl	80055b8 <HAL_GetTick>
 800a33c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a33e:	e004      	b.n	800a34a <HAL_RCC_OscConfig+0x46a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a340:	f7fb f93a 	bl	80055b8 <HAL_GetTick>
 800a344:	1b40      	subs	r0, r0, r5
 800a346:	2802      	cmp	r0, #2
 800a348:	d892      	bhi.n	800a270 <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a34a:	6823      	ldr	r3, [r4, #0]
 800a34c:	019b      	lsls	r3, r3, #6
 800a34e:	d4f7      	bmi.n	800a340 <HAL_RCC_OscConfig+0x460>
 800a350:	e71e      	b.n	800a190 <HAL_RCC_OscConfig+0x2b0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a352:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800a356:	601a      	str	r2, [r3, #0]
 800a358:	681a      	ldr	r2, [r3, #0]
 800a35a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a35e:	601a      	str	r2, [r3, #0]
 800a360:	e767      	b.n	800a232 <HAL_RCC_OscConfig+0x352>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a362:	f042 0204 	orr.w	r2, r2, #4
 800a366:	671a      	str	r2, [r3, #112]	; 0x70
 800a368:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a36a:	f042 0201 	orr.w	r2, r2, #1
 800a36e:	671a      	str	r2, [r3, #112]	; 0x70
 800a370:	e68e      	b.n	800a090 <HAL_RCC_OscConfig+0x1b0>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a372:	2801      	cmp	r0, #1
      pll_config = RCC->PLLCFGR;
 800a374:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a376:	f43f af1b 	beq.w	800a1b0 <HAL_RCC_OscConfig+0x2d0>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a37a:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a37e:	69e1      	ldr	r1, [r4, #28]
 800a380:	428b      	cmp	r3, r1
 800a382:	f47f af14 	bne.w	800a1ae <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a386:	f002 033f 	and.w	r3, r2, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a38a:	6a21      	ldr	r1, [r4, #32]
 800a38c:	428b      	cmp	r3, r1
 800a38e:	f47f af0e 	bne.w	800a1ae <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a392:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a396:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a398:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a39a:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 800a39e:	f47f af06 	bne.w	800a1ae <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800a3a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a3a4:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 800a3a8:	085b      	lsrs	r3, r3, #1
 800a3aa:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a3ac:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 800a3b0:	f47f aefd 	bne.w	800a1ae <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a3b4:	f002 6370 	and.w	r3, r2, #251658240	; 0xf000000
 800a3b8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800a3ba:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 800a3be:	f47f aef6 	bne.w	800a1ae <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800a3c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a3c4:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a3c8:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
    return HAL_ERROR;
 800a3cc:	bf14      	ite	ne
 800a3ce:	2001      	movne	r0, #1
 800a3d0:	2000      	moveq	r0, #0
 800a3d2:	e6ed      	b.n	800a1b0 <HAL_RCC_OscConfig+0x2d0>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800a3d4:	f44f 73aa 	mov.w	r3, #340	; 0x154
 800a3d8:	40d3      	lsrs	r3, r2
 800a3da:	07d8      	lsls	r0, r3, #31
 800a3dc:	f53f ae98 	bmi.w	800a110 <HAL_RCC_OscConfig+0x230>
 800a3e0:	e691      	b.n	800a106 <HAL_RCC_OscConfig+0x226>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800a3e2:	f240 2157 	movw	r1, #599	; 0x257
 800a3e6:	480e      	ldr	r0, [pc, #56]	; (800a420 <HAL_RCC_OscConfig+0x540>)
 800a3e8:	f7f8 fd20 	bl	8002e2c <assert_failed>
 800a3ec:	e687      	b.n	800a0fe <HAL_RCC_OscConfig+0x21e>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800a3ee:	f240 215b 	movw	r1, #603	; 0x25b
 800a3f2:	480b      	ldr	r0, [pc, #44]	; (800a420 <HAL_RCC_OscConfig+0x540>)
 800a3f4:	f7f8 fd1a 	bl	8002e2c <assert_failed>
 800a3f8:	e694      	b.n	800a124 <HAL_RCC_OscConfig+0x244>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800a3fa:	f240 2159 	movw	r1, #601	; 0x259
 800a3fe:	4808      	ldr	r0, [pc, #32]	; (800a420 <HAL_RCC_OscConfig+0x540>)
 800a400:	f7f8 fd14 	bl	8002e2c <assert_failed>
 800a404:	e689      	b.n	800a11a <HAL_RCC_OscConfig+0x23a>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800a406:	f240 2156 	movw	r1, #598	; 0x256
 800a40a:	4805      	ldr	r0, [pc, #20]	; (800a420 <HAL_RCC_OscConfig+0x540>)
 800a40c:	f7f8 fd0e 	bl	8002e2c <assert_failed>
 800a410:	e66f      	b.n	800a0f2 <HAL_RCC_OscConfig+0x212>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800a412:	f240 2155 	movw	r1, #597	; 0x255
 800a416:	4802      	ldr	r0, [pc, #8]	; (800a420 <HAL_RCC_OscConfig+0x540>)
 800a418:	f7f8 fd08 	bl	8002e2c <assert_failed>
 800a41c:	e664      	b.n	800a0e8 <HAL_RCC_OscConfig+0x208>
 800a41e:	bf00      	nop
 800a420:	0802686c 	.word	0x0802686c
 800a424:	40023800 	.word	0x40023800

0800a428 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a428:	4916      	ldr	r1, [pc, #88]	; (800a484 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 800a42a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a42c:	688b      	ldr	r3, [r1, #8]
 800a42e:	f003 030c 	and.w	r3, r3, #12
 800a432:	2b04      	cmp	r3, #4
 800a434:	d01b      	beq.n	800a46e <HAL_RCC_GetSysClockFreq+0x46>
 800a436:	2b08      	cmp	r3, #8
 800a438:	d117      	bne.n	800a46a <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a43a:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800a43c:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a43e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a442:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800a444:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 800a448:	d113      	bne.n	800a472 <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a44a:	480f      	ldr	r0, [pc, #60]	; (800a488 <HAL_RCC_GetSysClockFreq+0x60>)
 800a44c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800a450:	fba1 0100 	umull	r0, r1, r1, r0
 800a454:	f7f5 ffac 	bl	80003b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800a458:	4b0a      	ldr	r3, [pc, #40]	; (800a484 <HAL_RCC_GetSysClockFreq+0x5c>)
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800a460:	3301      	adds	r3, #1
 800a462:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 800a464:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800a468:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800a46a:	4807      	ldr	r0, [pc, #28]	; (800a488 <HAL_RCC_GetSysClockFreq+0x60>)
}
 800a46c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800a46e:	4807      	ldr	r0, [pc, #28]	; (800a48c <HAL_RCC_GetSysClockFreq+0x64>)
}
 800a470:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a472:	4806      	ldr	r0, [pc, #24]	; (800a48c <HAL_RCC_GetSysClockFreq+0x64>)
 800a474:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800a478:	2300      	movs	r3, #0
 800a47a:	fba1 0100 	umull	r0, r1, r1, r0
 800a47e:	f7f5 ff97 	bl	80003b0 <__aeabi_uldivmod>
 800a482:	e7e9      	b.n	800a458 <HAL_RCC_GetSysClockFreq+0x30>
 800a484:	40023800 	.word	0x40023800
 800a488:	00f42400 	.word	0x00f42400
 800a48c:	007a1200 	.word	0x007a1200

0800a490 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800a490:	2800      	cmp	r0, #0
 800a492:	f000 80e6 	beq.w	800a662 <HAL_RCC_ClockConfig+0x1d2>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800a496:	6803      	ldr	r3, [r0, #0]
 800a498:	3b01      	subs	r3, #1
 800a49a:	2b0e      	cmp	r3, #14
{
 800a49c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4a0:	4604      	mov	r4, r0
 800a4a2:	460d      	mov	r5, r1
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800a4a4:	f200 80c9 	bhi.w	800a63a <HAL_RCC_ClockConfig+0x1aa>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800a4a8:	2d0f      	cmp	r5, #15
 800a4aa:	f200 80b6 	bhi.w	800a61a <HAL_RCC_ClockConfig+0x18a>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a4ae:	4a82      	ldr	r2, [pc, #520]	; (800a6b8 <HAL_RCC_ClockConfig+0x228>)
 800a4b0:	6813      	ldr	r3, [r2, #0]
 800a4b2:	f003 030f 	and.w	r3, r3, #15
 800a4b6:	42ab      	cmp	r3, r5
 800a4b8:	f0c0 80d5 	bcc.w	800a666 <HAL_RCC_ClockConfig+0x1d6>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a4bc:	6823      	ldr	r3, [r4, #0]
 800a4be:	0798      	lsls	r0, r3, #30
 800a4c0:	d532      	bpl.n	800a528 <HAL_RCC_ClockConfig+0x98>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a4c2:	0759      	lsls	r1, r3, #29
 800a4c4:	d504      	bpl.n	800a4d0 <HAL_RCC_ClockConfig+0x40>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a4c6:	497d      	ldr	r1, [pc, #500]	; (800a6bc <HAL_RCC_ClockConfig+0x22c>)
 800a4c8:	688a      	ldr	r2, [r1, #8]
 800a4ca:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800a4ce:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a4d0:	071a      	lsls	r2, r3, #28
 800a4d2:	d504      	bpl.n	800a4de <HAL_RCC_ClockConfig+0x4e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a4d4:	4979      	ldr	r1, [pc, #484]	; (800a6bc <HAL_RCC_ClockConfig+0x22c>)
 800a4d6:	688a      	ldr	r2, [r1, #8]
 800a4d8:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800a4dc:	608a      	str	r2, [r1, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800a4de:	68a1      	ldr	r1, [r4, #8]
 800a4e0:	f031 0280 	bics.w	r2, r1, #128	; 0x80
 800a4e4:	f021 0620 	bic.w	r6, r1, #32
 800a4e8:	f021 0040 	bic.w	r0, r1, #64	; 0x40
 800a4ec:	bf14      	ite	ne
 800a4ee:	2201      	movne	r2, #1
 800a4f0:	2200      	moveq	r2, #0
 800a4f2:	2e90      	cmp	r6, #144	; 0x90
 800a4f4:	bf0c      	ite	eq
 800a4f6:	2200      	moveq	r2, #0
 800a4f8:	f002 0201 	andne.w	r2, r2, #1
 800a4fc:	29f0      	cmp	r1, #240	; 0xf0
 800a4fe:	bf0c      	ite	eq
 800a500:	2200      	moveq	r2, #0
 800a502:	f002 0201 	andne.w	r2, r2, #1
 800a506:	28a0      	cmp	r0, #160	; 0xa0
 800a508:	bf0c      	ite	eq
 800a50a:	2200      	moveq	r2, #0
 800a50c:	f002 0201 	andne.w	r2, r2, #1
 800a510:	b122      	cbz	r2, 800a51c <HAL_RCC_ClockConfig+0x8c>
 800a512:	f021 0210 	bic.w	r2, r1, #16
 800a516:	2ac0      	cmp	r2, #192	; 0xc0
 800a518:	f040 80c6 	bne.w	800a6a8 <HAL_RCC_ClockConfig+0x218>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a51c:	4867      	ldr	r0, [pc, #412]	; (800a6bc <HAL_RCC_ClockConfig+0x22c>)
 800a51e:	6882      	ldr	r2, [r0, #8]
 800a520:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800a524:	4311      	orrs	r1, r2
 800a526:	6081      	str	r1, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a528:	07df      	lsls	r7, r3, #31
 800a52a:	d527      	bpl.n	800a57c <HAL_RCC_ClockConfig+0xec>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800a52c:	6863      	ldr	r3, [r4, #4]
 800a52e:	2b02      	cmp	r3, #2
 800a530:	f200 8090 	bhi.w	800a654 <HAL_RCC_ClockConfig+0x1c4>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a534:	4a61      	ldr	r2, [pc, #388]	; (800a6bc <HAL_RCC_ClockConfig+0x22c>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a536:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a538:	6812      	ldr	r2, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a53a:	f000 8087 	beq.w	800a64c <HAL_RCC_ClockConfig+0x1bc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a53e:	2b02      	cmp	r3, #2
 800a540:	f000 809f 	beq.w	800a682 <HAL_RCC_ClockConfig+0x1f2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a544:	0791      	lsls	r1, r2, #30
 800a546:	d575      	bpl.n	800a634 <HAL_RCC_ClockConfig+0x1a4>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a548:	495c      	ldr	r1, [pc, #368]	; (800a6bc <HAL_RCC_ClockConfig+0x22c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a54a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a54e:	688a      	ldr	r2, [r1, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a550:	460e      	mov	r6, r1
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a552:	f022 0203 	bic.w	r2, r2, #3
 800a556:	4313      	orrs	r3, r2
 800a558:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800a55a:	f7fb f82d 	bl	80055b8 <HAL_GetTick>
 800a55e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a560:	e005      	b.n	800a56e <HAL_RCC_ClockConfig+0xde>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a562:	f7fb f829 	bl	80055b8 <HAL_GetTick>
 800a566:	1bc0      	subs	r0, r0, r7
 800a568:	4540      	cmp	r0, r8
 800a56a:	f200 8088 	bhi.w	800a67e <HAL_RCC_ClockConfig+0x1ee>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a56e:	68b3      	ldr	r3, [r6, #8]
 800a570:	6862      	ldr	r2, [r4, #4]
 800a572:	f003 030c 	and.w	r3, r3, #12
 800a576:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800a57a:	d1f2      	bne.n	800a562 <HAL_RCC_ClockConfig+0xd2>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a57c:	4a4e      	ldr	r2, [pc, #312]	; (800a6b8 <HAL_RCC_ClockConfig+0x228>)
 800a57e:	6813      	ldr	r3, [r2, #0]
 800a580:	f003 030f 	and.w	r3, r3, #15
 800a584:	42ab      	cmp	r3, r5
 800a586:	d909      	bls.n	800a59c <HAL_RCC_ClockConfig+0x10c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a588:	6813      	ldr	r3, [r2, #0]
 800a58a:	f023 030f 	bic.w	r3, r3, #15
 800a58e:	432b      	orrs	r3, r5
 800a590:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a592:	6813      	ldr	r3, [r2, #0]
 800a594:	f003 030f 	and.w	r3, r3, #15
 800a598:	42ab      	cmp	r3, r5
 800a59a:	d14b      	bne.n	800a634 <HAL_RCC_ClockConfig+0x1a4>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a59c:	6823      	ldr	r3, [r4, #0]
 800a59e:	075a      	lsls	r2, r3, #29
 800a5a0:	d512      	bpl.n	800a5c8 <HAL_RCC_ClockConfig+0x138>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800a5a2:	68e1      	ldr	r1, [r4, #12]
 800a5a4:	f421 6000 	bic.w	r0, r1, #2048	; 0x800
 800a5a8:	f421 5280 	bic.w	r2, r1, #4096	; 0x1000
 800a5ac:	f5b0 5fa0 	cmp.w	r0, #5120	; 0x1400
 800a5b0:	bf18      	it	ne
 800a5b2:	2a00      	cmpne	r2, #0
 800a5b4:	d002      	beq.n	800a5bc <HAL_RCC_ClockConfig+0x12c>
 800a5b6:	f5b1 5fc0 	cmp.w	r1, #6144	; 0x1800
 800a5ba:	d16d      	bne.n	800a698 <HAL_RCC_ClockConfig+0x208>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a5bc:	483f      	ldr	r0, [pc, #252]	; (800a6bc <HAL_RCC_ClockConfig+0x22c>)
 800a5be:	6882      	ldr	r2, [r0, #8]
 800a5c0:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800a5c4:	430a      	orrs	r2, r1
 800a5c6:	6082      	str	r2, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a5c8:	071b      	lsls	r3, r3, #28
 800a5ca:	d513      	bpl.n	800a5f4 <HAL_RCC_ClockConfig+0x164>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800a5cc:	6922      	ldr	r2, [r4, #16]
 800a5ce:	f422 6100 	bic.w	r1, r2, #2048	; 0x800
 800a5d2:	f422 5380 	bic.w	r3, r2, #4096	; 0x1000
 800a5d6:	f5b1 5fa0 	cmp.w	r1, #5120	; 0x1400
 800a5da:	bf18      	it	ne
 800a5dc:	2b00      	cmpne	r3, #0
 800a5de:	d002      	beq.n	800a5e6 <HAL_RCC_ClockConfig+0x156>
 800a5e0:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 800a5e4:	d151      	bne.n	800a68a <HAL_RCC_ClockConfig+0x1fa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800a5e6:	4935      	ldr	r1, [pc, #212]	; (800a6bc <HAL_RCC_ClockConfig+0x22c>)
 800a5e8:	688b      	ldr	r3, [r1, #8]
 800a5ea:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800a5ee:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800a5f2:	608b      	str	r3, [r1, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a5f4:	f7ff ff18 	bl	800a428 <HAL_RCC_GetSysClockFreq>
 800a5f8:	4b30      	ldr	r3, [pc, #192]	; (800a6bc <HAL_RCC_ClockConfig+0x22c>)
 800a5fa:	4c31      	ldr	r4, [pc, #196]	; (800a6c0 <HAL_RCC_ClockConfig+0x230>)
 800a5fc:	689b      	ldr	r3, [r3, #8]
  HAL_InitTick(uwTickPrio);
 800a5fe:	4931      	ldr	r1, [pc, #196]	; (800a6c4 <HAL_RCC_ClockConfig+0x234>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a600:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800a604:	4a30      	ldr	r2, [pc, #192]	; (800a6c8 <HAL_RCC_ClockConfig+0x238>)
 800a606:	5ce3      	ldrb	r3, [r4, r3]
 800a608:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick(uwTickPrio);
 800a60c:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a60e:	6013      	str	r3, [r2, #0]
  HAL_InitTick(uwTickPrio);
 800a610:	f7fa f8e2 	bl	80047d8 <HAL_InitTick>
  return HAL_OK;
 800a614:	2000      	movs	r0, #0
}
 800a616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 800a61a:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 800a61e:	482b      	ldr	r0, [pc, #172]	; (800a6cc <HAL_RCC_ClockConfig+0x23c>)
 800a620:	f7f8 fc04 	bl	8002e2c <assert_failed>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a624:	4b24      	ldr	r3, [pc, #144]	; (800a6b8 <HAL_RCC_ClockConfig+0x228>)
 800a626:	681a      	ldr	r2, [r3, #0]
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a628:	6819      	ldr	r1, [r3, #0]
 800a62a:	f021 010f 	bic.w	r1, r1, #15
 800a62e:	430d      	orrs	r5, r1
 800a630:	601d      	str	r5, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a632:	681b      	ldr	r3, [r3, #0]
    return HAL_ERROR;
 800a634:	2001      	movs	r0, #1
}
 800a636:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800a63a:	f240 21df 	movw	r1, #735	; 0x2df
 800a63e:	4823      	ldr	r0, [pc, #140]	; (800a6cc <HAL_RCC_ClockConfig+0x23c>)
 800a640:	f7f8 fbf4 	bl	8002e2c <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800a644:	2d0f      	cmp	r5, #15
 800a646:	f67f af32 	bls.w	800a4ae <HAL_RCC_ClockConfig+0x1e>
 800a64a:	e7e6      	b.n	800a61a <HAL_RCC_ClockConfig+0x18a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a64c:	0396      	lsls	r6, r2, #14
 800a64e:	f53f af7b 	bmi.w	800a548 <HAL_RCC_ClockConfig+0xb8>
 800a652:	e7ef      	b.n	800a634 <HAL_RCC_ClockConfig+0x1a4>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800a654:	f240 310b 	movw	r1, #779	; 0x30b
 800a658:	481c      	ldr	r0, [pc, #112]	; (800a6cc <HAL_RCC_ClockConfig+0x23c>)
 800a65a:	f7f8 fbe7 	bl	8002e2c <assert_failed>
 800a65e:	6863      	ldr	r3, [r4, #4]
 800a660:	e768      	b.n	800a534 <HAL_RCC_ClockConfig+0xa4>
    return HAL_ERROR;
 800a662:	2001      	movs	r0, #1
}
 800a664:	4770      	bx	lr
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a666:	6813      	ldr	r3, [r2, #0]
 800a668:	f023 030f 	bic.w	r3, r3, #15
 800a66c:	432b      	orrs	r3, r5
 800a66e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a670:	6813      	ldr	r3, [r2, #0]
 800a672:	f003 030f 	and.w	r3, r3, #15
 800a676:	42ab      	cmp	r3, r5
 800a678:	f43f af20 	beq.w	800a4bc <HAL_RCC_ClockConfig+0x2c>
 800a67c:	e7da      	b.n	800a634 <HAL_RCC_ClockConfig+0x1a4>
        return HAL_TIMEOUT;
 800a67e:	2003      	movs	r0, #3
 800a680:	e7d9      	b.n	800a636 <HAL_RCC_ClockConfig+0x1a6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a682:	0190      	lsls	r0, r2, #6
 800a684:	f53f af60 	bmi.w	800a548 <HAL_RCC_ClockConfig+0xb8>
 800a688:	e7d4      	b.n	800a634 <HAL_RCC_ClockConfig+0x1a4>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800a68a:	f240 314f 	movw	r1, #847	; 0x34f
 800a68e:	480f      	ldr	r0, [pc, #60]	; (800a6cc <HAL_RCC_ClockConfig+0x23c>)
 800a690:	f7f8 fbcc 	bl	8002e2c <assert_failed>
 800a694:	6922      	ldr	r2, [r4, #16]
 800a696:	e7a6      	b.n	800a5e6 <HAL_RCC_ClockConfig+0x156>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800a698:	f44f 7152 	mov.w	r1, #840	; 0x348
 800a69c:	480b      	ldr	r0, [pc, #44]	; (800a6cc <HAL_RCC_ClockConfig+0x23c>)
 800a69e:	f7f8 fbc5 	bl	8002e2c <assert_failed>
 800a6a2:	68e1      	ldr	r1, [r4, #12]
 800a6a4:	6823      	ldr	r3, [r4, #0]
 800a6a6:	e789      	b.n	800a5bc <HAL_RCC_ClockConfig+0x12c>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800a6a8:	f44f 7141 	mov.w	r1, #772	; 0x304
 800a6ac:	4807      	ldr	r0, [pc, #28]	; (800a6cc <HAL_RCC_ClockConfig+0x23c>)
 800a6ae:	f7f8 fbbd 	bl	8002e2c <assert_failed>
 800a6b2:	68a1      	ldr	r1, [r4, #8]
 800a6b4:	6823      	ldr	r3, [r4, #0]
 800a6b6:	e731      	b.n	800a51c <HAL_RCC_ClockConfig+0x8c>
 800a6b8:	40023c00 	.word	0x40023c00
 800a6bc:	40023800 	.word	0x40023800
 800a6c0:	08025f90 	.word	0x08025f90
 800a6c4:	200002a4 	.word	0x200002a4
 800a6c8:	20000244 	.word	0x20000244
 800a6cc:	0802686c 	.word	0x0802686c

0800a6d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 800a6d0:	4b01      	ldr	r3, [pc, #4]	; (800a6d8 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800a6d2:	6818      	ldr	r0, [r3, #0]
 800a6d4:	4770      	bx	lr
 800a6d6:	bf00      	nop
 800a6d8:	20000244 	.word	0x20000244

0800a6dc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a6dc:	4b04      	ldr	r3, [pc, #16]	; (800a6f0 <HAL_RCC_GetPCLK1Freq+0x14>)
 800a6de:	4a05      	ldr	r2, [pc, #20]	; (800a6f4 <HAL_RCC_GetPCLK1Freq+0x18>)
 800a6e0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800a6e2:	4905      	ldr	r1, [pc, #20]	; (800a6f8 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a6e4:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800a6e8:	6808      	ldr	r0, [r1, #0]
 800a6ea:	5cd3      	ldrb	r3, [r2, r3]
}
 800a6ec:	40d8      	lsrs	r0, r3
 800a6ee:	4770      	bx	lr
 800a6f0:	40023800 	.word	0x40023800
 800a6f4:	08025fa0 	.word	0x08025fa0
 800a6f8:	20000244 	.word	0x20000244

0800a6fc <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a6fc:	4b04      	ldr	r3, [pc, #16]	; (800a710 <HAL_RCC_GetPCLK2Freq+0x14>)
 800a6fe:	4a05      	ldr	r2, [pc, #20]	; (800a714 <HAL_RCC_GetPCLK2Freq+0x18>)
 800a700:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800a702:	4905      	ldr	r1, [pc, #20]	; (800a718 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a704:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800a708:	6808      	ldr	r0, [r1, #0]
 800a70a:	5cd3      	ldrb	r3, [r2, r3]
}
 800a70c:	40d8      	lsrs	r0, r3
 800a70e:	4770      	bx	lr
 800a710:	40023800 	.word	0x40023800
 800a714:	08025fa0 	.word	0x08025fa0
 800a718:	20000244 	.word	0x20000244

0800a71c <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a71c:	4b0e      	ldr	r3, [pc, #56]	; (800a758 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a71e:	220f      	movs	r2, #15
 800a720:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a722:	689a      	ldr	r2, [r3, #8]
 800a724:	f002 0203 	and.w	r2, r2, #3
 800a728:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a72a:	689a      	ldr	r2, [r3, #8]
 800a72c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800a730:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a732:	689a      	ldr	r2, [r3, #8]
 800a734:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 800a738:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800a73a:	689b      	ldr	r3, [r3, #8]
 800a73c:	08db      	lsrs	r3, r3, #3
{
 800a73e:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800a740:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a744:	4c05      	ldr	r4, [pc, #20]	; (800a75c <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800a746:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a748:	6823      	ldr	r3, [r4, #0]
}
 800a74a:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a74e:	f003 030f 	and.w	r3, r3, #15
 800a752:	600b      	str	r3, [r1, #0]
}
 800a754:	4770      	bx	lr
 800a756:	bf00      	nop
 800a758:	40023800 	.word	0x40023800
 800a75c:	40023c00 	.word	0x40023c00

0800a760 <HAL_RCCEx_PeriphCLKConfig>:
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
  uint32_t pllsaiused = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800a760:	4a54      	ldr	r2, [pc, #336]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800a762:	6803      	ldr	r3, [r0, #0]
 800a764:	401a      	ands	r2, r3
{
 800a766:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a76a:	4604      	mov	r4, r0
 800a76c:	b083      	sub	sp, #12
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800a76e:	2a00      	cmp	r2, #0
 800a770:	f000 8349 	beq.w	800ae06 <HAL_RCCEx_PeriphCLKConfig+0x6a6>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a774:	f013 0601 	ands.w	r6, r3, #1
 800a778:	d00f      	beq.n	800a79a <HAL_RCCEx_PeriphCLKConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800a77a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a77c:	f431 0200 	bics.w	r2, r1, #8388608	; 0x800000
 800a780:	f040 834c 	bne.w	800ae1c <HAL_RCCEx_PeriphCLKConfig+0x6bc>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a784:	4a4c      	ldr	r2, [pc, #304]	; (800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x158>)

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800a786:	fab1 f681 	clz	r6, r1
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a78a:	6890      	ldr	r0, [r2, #8]
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800a78c:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a78e:	f420 0000 	bic.w	r0, r0, #8388608	; 0x800000
 800a792:	6090      	str	r0, [r2, #8]
 800a794:	6890      	ldr	r0, [r2, #8]
 800a796:	4301      	orrs	r1, r0
 800a798:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800a79a:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 800a79e:	d014      	beq.n	800a7ca <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800a7a0:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800a7a2:	f435 1240 	bics.w	r2, r5, #3145728	; 0x300000
 800a7a6:	f040 836f 	bne.w	800ae88 <HAL_RCCEx_PeriphCLKConfig+0x728>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a7aa:	4943      	ldr	r1, [pc, #268]	; (800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x158>)
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800a7ac:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a7b0:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 800a7b4:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800a7b8:	ea42 0205 	orr.w	r2, r2, r5
 800a7bc:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800a7c0:	f000 8327 	beq.w	800ae12 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800a7c4:	fab5 f585 	clz	r5, r5
 800a7c8:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800a7ca:	02da      	lsls	r2, r3, #11
 800a7cc:	d514      	bpl.n	800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800a7ce:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a7d0:	f431 0240 	bics.w	r2, r1, #12582912	; 0xc00000
 800a7d4:	f040 8351 	bne.w	800ae7a <HAL_RCCEx_PeriphCLKConfig+0x71a>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a7d8:	4837      	ldr	r0, [pc, #220]	; (800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x158>)

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800a7da:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a7de:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800a7e2:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800a7e6:	ea42 0201 	orr.w	r2, r2, r1
 800a7ea:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800a7ee:	f000 8313 	beq.w	800ae18 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 800a7f2:	2900      	cmp	r1, #0
 800a7f4:	bf08      	it	eq
 800a7f6:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 800a7f8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800a7fc:	bf18      	it	ne
 800a7fe:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a800:	069f      	lsls	r7, r3, #26
 800a802:	f140 8099 	bpl.w	800a938 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800a806:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800a808:	492c      	ldr	r1, [pc, #176]	; (800a8bc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800a80a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800a80e:	bf18      	it	ne
 800a810:	f5b2 7f00 	cmpne.w	r2, #512	; 0x200
 800a814:	f422 2ca0 	bic.w	ip, r2, #327680	; 0x50000
 800a818:	f422 2710 	bic.w	r7, r2, #589824	; 0x90000
 800a81c:	4828      	ldr	r0, [pc, #160]	; (800a8c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a81e:	bf14      	ite	ne
 800a820:	2301      	movne	r3, #1
 800a822:	2300      	moveq	r3, #0
 800a824:	458c      	cmp	ip, r1
 800a826:	bf0c      	ite	eq
 800a828:	2300      	moveq	r3, #0
 800a82a:	f003 0301 	andne.w	r3, r3, #1
 800a82e:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 800a832:	f8df c098 	ldr.w	ip, [pc, #152]	; 800a8cc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800a836:	4287      	cmp	r7, r0
 800a838:	bf0c      	ite	eq
 800a83a:	2300      	moveq	r3, #0
 800a83c:	f003 0301 	andne.w	r3, r3, #1
 800a840:	f422 1788 	bic.w	r7, r2, #1114112	; 0x110000
 800a844:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
 800a848:	4561      	cmp	r1, ip
 800a84a:	bf0c      	ite	eq
 800a84c:	2300      	moveq	r3, #0
 800a84e:	f003 0301 	andne.w	r3, r3, #1
 800a852:	f50c 2c00 	add.w	ip, ip, #524288	; 0x80000
 800a856:	4287      	cmp	r7, r0
 800a858:	bf0c      	ite	eq
 800a85a:	2300      	moveq	r3, #0
 800a85c:	f003 0301 	andne.w	r3, r3, #1
 800a860:	4f18      	ldr	r7, [pc, #96]	; (800a8c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a862:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
 800a866:	4561      	cmp	r1, ip
 800a868:	bf0c      	ite	eq
 800a86a:	2300      	moveq	r3, #0
 800a86c:	f003 0301 	andne.w	r3, r3, #1
 800a870:	42b9      	cmp	r1, r7
 800a872:	bf0c      	ite	eq
 800a874:	2300      	moveq	r3, #0
 800a876:	f003 0301 	andne.w	r3, r3, #1
 800a87a:	4281      	cmp	r1, r0
 800a87c:	bf0c      	ite	eq
 800a87e:	2300      	moveq	r3, #0
 800a880:	f003 0301 	andne.w	r3, r3, #1
 800a884:	2b00      	cmp	r3, #0
 800a886:	f040 823f 	bne.w	800ad08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a88a:	4a0b      	ldr	r2, [pc, #44]	; (800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x158>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a88c:	4b0e      	ldr	r3, [pc, #56]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800a88e:	6c11      	ldr	r1, [r2, #64]	; 0x40

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a890:	461f      	mov	r7, r3
    __HAL_RCC_PWR_CLK_ENABLE();
 800a892:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800a896:	6411      	str	r1, [r2, #64]	; 0x40
 800a898:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a89a:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800a89e:	9201      	str	r2, [sp, #4]
 800a8a0:	9a01      	ldr	r2, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800a8a2:	681a      	ldr	r2, [r3, #0]
 800a8a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a8a8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800a8aa:	f7fa fe85 	bl	80055b8 <HAL_GetTick>
 800a8ae:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a8b0:	e015      	b.n	800a8de <HAL_RCCEx_PeriphCLKConfig+0x17e>
 800a8b2:	bf00      	nop
 800a8b4:	1dfffff9 	.word	0x1dfffff9
 800a8b8:	40023800 	.word	0x40023800
 800a8bc:	00020300 	.word	0x00020300
 800a8c0:	00040300 	.word	0x00040300
 800a8c4:	00140300 	.word	0x00140300
 800a8c8:	40007000 	.word	0x40007000
 800a8cc:	00080300 	.word	0x00080300
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a8d0:	f7fa fe72 	bl	80055b8 <HAL_GetTick>
 800a8d4:	eba0 0008 	sub.w	r0, r0, r8
 800a8d8:	2864      	cmp	r0, #100	; 0x64
 800a8da:	f200 8211 	bhi.w	800ad00 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	05d8      	lsls	r0, r3, #23
 800a8e2:	d5f5      	bpl.n	800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x170>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a8e4:	4ac4      	ldr	r2, [pc, #784]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a8e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a8e8:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800a8ea:	f403 7040 	and.w	r0, r3, #768	; 0x300

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a8ee:	f411 7140 	ands.w	r1, r1, #768	; 0x300
 800a8f2:	d011      	beq.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800a8f4:	4281      	cmp	r1, r0
 800a8f6:	d00f      	beq.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a8f8:	6f11      	ldr	r1, [r2, #112]	; 0x70

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a8fa:	6f17      	ldr	r7, [r2, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a8fc:	f421 7140 	bic.w	r1, r1, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800a900:	f447 3780 	orr.w	r7, r7, #65536	; 0x10000
 800a904:	6717      	str	r7, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a906:	6f17      	ldr	r7, [r2, #112]	; 0x70
 800a908:	f427 3780 	bic.w	r7, r7, #65536	; 0x10000
 800a90c:	6717      	str	r7, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800a90e:	6711      	str	r1, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a910:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800a912:	07c9      	lsls	r1, r1, #31
 800a914:	f100 8388 	bmi.w	800b028 <HAL_RCCEx_PeriphCLKConfig+0x8c8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a918:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
 800a91c:	f000 82a4 	beq.w	800ae68 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800a920:	49b5      	ldr	r1, [pc, #724]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a922:	688a      	ldr	r2, [r1, #8]
 800a924:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800a928:	608a      	str	r2, [r1, #8]
 800a92a:	4ab3      	ldr	r2, [pc, #716]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a92c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a930:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800a932:	430b      	orrs	r3, r1
 800a934:	6713      	str	r3, [r2, #112]	; 0x70
 800a936:	6823      	ldr	r3, [r4, #0]
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a938:	06df      	lsls	r7, r3, #27
 800a93a:	d510      	bpl.n	800a95e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800a93c:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 800a93e:	f037 7280 	bics.w	r2, r7, #16777216	; 0x1000000
 800a942:	f040 82a8 	bne.w	800ae96 <HAL_RCCEx_PeriphCLKConfig+0x736>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a946:	4aac      	ldr	r2, [pc, #688]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a948:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 800a94c:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 800a950:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 800a954:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800a958:	4339      	orrs	r1, r7
 800a95a:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a95e:	0458      	lsls	r0, r3, #17
 800a960:	d50f      	bpl.n	800a982 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800a962:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800a964:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 800a968:	d003      	beq.n	800a972 <HAL_RCCEx_PeriphCLKConfig+0x212>
 800a96a:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800a96e:	f040 8264 	bne.w	800ae3a <HAL_RCCEx_PeriphCLKConfig+0x6da>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a972:	48a1      	ldr	r0, [pc, #644]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a974:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a978:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800a97c:	430a      	orrs	r2, r1
 800a97e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a982:	0419      	lsls	r1, r3, #16
 800a984:	d50f      	bpl.n	800a9a6 <HAL_RCCEx_PeriphCLKConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800a986:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800a988:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 800a98c:	d003      	beq.n	800a996 <HAL_RCCEx_PeriphCLKConfig+0x236>
 800a98e:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 800a992:	f040 8259 	bne.w	800ae48 <HAL_RCCEx_PeriphCLKConfig+0x6e8>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a996:	4898      	ldr	r0, [pc, #608]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a998:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a99c:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800a9a0:	430a      	orrs	r2, r1
 800a9a2:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a9a6:	03da      	lsls	r2, r3, #15
 800a9a8:	d50f      	bpl.n	800a9ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800a9aa:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800a9ac:	f431 1280 	bics.w	r2, r1, #1048576	; 0x100000
 800a9b0:	d003      	beq.n	800a9ba <HAL_RCCEx_PeriphCLKConfig+0x25a>
 800a9b2:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800a9b6:	f040 824f 	bne.w	800ae58 <HAL_RCCEx_PeriphCLKConfig+0x6f8>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a9ba:	488f      	ldr	r0, [pc, #572]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a9bc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a9c0:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800a9c4:	430a      	orrs	r2, r1
 800a9c6:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a9ca:	039f      	lsls	r7, r3, #14
 800a9cc:	d50f      	bpl.n	800a9ee <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800a9ce:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800a9d0:	f431 0280 	bics.w	r2, r1, #4194304	; 0x400000
 800a9d4:	d003      	beq.n	800a9de <HAL_RCCEx_PeriphCLKConfig+0x27e>
 800a9d6:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800a9da:	f040 8226 	bne.w	800ae2a <HAL_RCCEx_PeriphCLKConfig+0x6ca>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a9de:	4886      	ldr	r0, [pc, #536]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a9e0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a9e4:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800a9e8:	430a      	orrs	r2, r1
 800a9ea:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a9ee:	0658      	lsls	r0, r3, #25
 800a9f0:	d50b      	bpl.n	800aa0a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800a9f2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a9f4:	2903      	cmp	r1, #3
 800a9f6:	f200 8290 	bhi.w	800af1a <HAL_RCCEx_PeriphCLKConfig+0x7ba>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a9fa:	487f      	ldr	r0, [pc, #508]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a9fc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800aa00:	f022 0203 	bic.w	r2, r2, #3
 800aa04:	430a      	orrs	r2, r1
 800aa06:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800aa0a:	0619      	lsls	r1, r3, #24
 800aa0c:	d50c      	bpl.n	800aa28 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800aa0e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800aa10:	f031 020c 	bics.w	r2, r1, #12
 800aa14:	f040 828f 	bne.w	800af36 <HAL_RCCEx_PeriphCLKConfig+0x7d6>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800aa18:	4877      	ldr	r0, [pc, #476]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aa1a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800aa1e:	f022 020c 	bic.w	r2, r2, #12
 800aa22:	430a      	orrs	r2, r1
 800aa24:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800aa28:	05da      	lsls	r2, r3, #23
 800aa2a:	d50c      	bpl.n	800aa46 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800aa2c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800aa2e:	f031 0230 	bics.w	r2, r1, #48	; 0x30
 800aa32:	f040 8288 	bne.w	800af46 <HAL_RCCEx_PeriphCLKConfig+0x7e6>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800aa36:	4870      	ldr	r0, [pc, #448]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aa38:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800aa3c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800aa40:	430a      	orrs	r2, r1
 800aa42:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800aa46:	059f      	lsls	r7, r3, #22
 800aa48:	d50c      	bpl.n	800aa64 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800aa4a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800aa4c:	f031 02c0 	bics.w	r2, r1, #192	; 0xc0
 800aa50:	f040 8291 	bne.w	800af76 <HAL_RCCEx_PeriphCLKConfig+0x816>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800aa54:	4868      	ldr	r0, [pc, #416]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aa56:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800aa5a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800aa5e:	430a      	orrs	r2, r1
 800aa60:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800aa64:	0558      	lsls	r0, r3, #21
 800aa66:	d50c      	bpl.n	800aa82 <HAL_RCCEx_PeriphCLKConfig+0x322>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800aa68:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800aa6a:	f431 7240 	bics.w	r2, r1, #768	; 0x300
 800aa6e:	f040 828a 	bne.w	800af86 <HAL_RCCEx_PeriphCLKConfig+0x826>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800aa72:	4861      	ldr	r0, [pc, #388]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aa74:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800aa78:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800aa7c:	430a      	orrs	r2, r1
 800aa7e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800aa82:	0519      	lsls	r1, r3, #20
 800aa84:	d50c      	bpl.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800aa86:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800aa88:	f431 6240 	bics.w	r2, r1, #3072	; 0xc00
 800aa8c:	f040 8283 	bne.w	800af96 <HAL_RCCEx_PeriphCLKConfig+0x836>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800aa90:	4859      	ldr	r0, [pc, #356]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aa92:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800aa96:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800aa9a:	430a      	orrs	r2, r1
 800aa9c:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800aaa0:	04da      	lsls	r2, r3, #19
 800aaa2:	d50c      	bpl.n	800aabe <HAL_RCCEx_PeriphCLKConfig+0x35e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800aaa4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800aaa6:	f431 5240 	bics.w	r2, r1, #12288	; 0x3000
 800aaaa:	f040 827c 	bne.w	800afa6 <HAL_RCCEx_PeriphCLKConfig+0x846>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800aaae:	4852      	ldr	r0, [pc, #328]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aab0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800aab4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800aab8:	430a      	orrs	r2, r1
 800aaba:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800aabe:	049f      	lsls	r7, r3, #18
 800aac0:	d50c      	bpl.n	800aadc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800aac2:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800aac4:	f431 4240 	bics.w	r2, r1, #49152	; 0xc000
 800aac8:	f040 824d 	bne.w	800af66 <HAL_RCCEx_PeriphCLKConfig+0x806>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800aacc:	484a      	ldr	r0, [pc, #296]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aace:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800aad2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800aad6:	430a      	orrs	r2, r1
 800aad8:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800aadc:	0258      	lsls	r0, r3, #9
 800aade:	d50c      	bpl.n	800aafa <HAL_RCCEx_PeriphCLKConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800aae0:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800aae2:	f031 6280 	bics.w	r2, r1, #67108864	; 0x4000000
 800aae6:	f040 81dd 	bne.w	800aea4 <HAL_RCCEx_PeriphCLKConfig+0x744>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800aaea:	4843      	ldr	r0, [pc, #268]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aaec:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800aaf0:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800aaf4:	430a      	orrs	r2, r1
 800aaf6:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800aafa:	0299      	lsls	r1, r3, #10
 800aafc:	d510      	bpl.n	800ab20 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800aafe:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800ab00:	f031 6200 	bics.w	r2, r1, #134217728	; 0x8000000
 800ab04:	f040 81d6 	bne.w	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0x754>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800ab08:	483b      	ldr	r0, [pc, #236]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 800ab0a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800ab0e:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
      pllsaiused = 1;
 800ab12:	bf08      	it	eq
 800ab14:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800ab16:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 800ab1a:	430a      	orrs	r2, r1
 800ab1c:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 800ab20:	f013 0f08 	tst.w	r3, #8
 800ab24:	bf18      	it	ne
 800ab26:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ab28:	035a      	lsls	r2, r3, #13
 800ab2a:	d50c      	bpl.n	800ab46 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800ab2c:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800ab2e:	f031 7240 	bics.w	r2, r1, #50331648	; 0x3000000
 800ab32:	f040 8210 	bne.w	800af56 <HAL_RCCEx_PeriphCLKConfig+0x7f6>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ab36:	4830      	ldr	r0, [pc, #192]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab38:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800ab3c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800ab40:	430a      	orrs	r2, r1
 800ab42:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800ab46:	021f      	lsls	r7, r3, #8
 800ab48:	d50d      	bpl.n	800ab66 <HAL_RCCEx_PeriphCLKConfig+0x406>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800ab4a:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800ab4e:	f031 5280 	bics.w	r2, r1, #268435456	; 0x10000000
 800ab52:	f040 81b7 	bne.w	800aec4 <HAL_RCCEx_PeriphCLKConfig+0x764>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800ab56:	4828      	ldr	r0, [pc, #160]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab58:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800ab5c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800ab60:	430a      	orrs	r2, r1
 800ab62:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800ab66:	0158      	lsls	r0, r3, #5
 800ab68:	d50d      	bpl.n	800ab86 <HAL_RCCEx_PeriphCLKConfig+0x426>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 800ab6a:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800ab6e:	f031 5200 	bics.w	r2, r1, #536870912	; 0x20000000
 800ab72:	f040 81b0 	bne.w	800aed6 <HAL_RCCEx_PeriphCLKConfig+0x776>

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800ab76:	4820      	ldr	r0, [pc, #128]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab78:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800ab7c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800ab80:	430a      	orrs	r2, r1
 800ab82:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800ab86:	0119      	lsls	r1, r3, #4
 800ab88:	d50d      	bpl.n	800aba6 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800ab8a:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800ab8e:	f031 7200 	bics.w	r2, r1, #33554432	; 0x2000000
 800ab92:	f040 81b1 	bne.w	800aef8 <HAL_RCCEx_PeriphCLKConfig+0x798>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800ab96:	4818      	ldr	r0, [pc, #96]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ab98:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800ab9c:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800aba0:	430a      	orrs	r2, r1
 800aba2:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800aba6:	00da      	lsls	r2, r3, #3
 800aba8:	d50d      	bpl.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x466>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 800abaa:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800abae:	f032 6380 	bics.w	r3, r2, #67108864	; 0x4000000
 800abb2:	f040 81aa 	bne.w	800af0a <HAL_RCCEx_PeriphCLKConfig+0x7aa>

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800abb6:	4910      	ldr	r1, [pc, #64]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800abb8:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 800abbc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800abc0:	4313      	orrs	r3, r2
 800abc2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800abc6:	2e01      	cmp	r6, #1
 800abc8:	f000 80a9 	beq.w	800ad1e <HAL_RCCEx_PeriphCLKConfig+0x5be>
 800abcc:	6823      	ldr	r3, [r4, #0]
 800abce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800abd2:	f000 80a4 	beq.w	800ad1e <HAL_RCCEx_PeriphCLKConfig+0x5be>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800abd6:	2d01      	cmp	r5, #1
 800abd8:	d003      	beq.n	800abe2 <HAL_RCCEx_PeriphCLKConfig+0x482>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800abda:	2000      	movs	r0, #0
}
 800abdc:	b003      	add	sp, #12
 800abde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 800abe2:	4b05      	ldr	r3, [pc, #20]	; (800abf8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800abe4:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800abe6:	461d      	mov	r5, r3
    __HAL_RCC_PLLSAI_DISABLE();
 800abe8:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800abec:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800abee:	f7fa fce3 	bl	80055b8 <HAL_GetTick>
 800abf2:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800abf4:	e007      	b.n	800ac06 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800abf6:	bf00      	nop
 800abf8:	40023800 	.word	0x40023800
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800abfc:	f7fa fcdc 	bl	80055b8 <HAL_GetTick>
 800ac00:	1b80      	subs	r0, r0, r6
 800ac02:	2864      	cmp	r0, #100	; 0x64
 800ac04:	d87c      	bhi.n	800ad00 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800ac06:	682b      	ldr	r3, [r5, #0]
 800ac08:	009f      	lsls	r7, r3, #2
 800ac0a:	d4f7      	bmi.n	800abfc <HAL_RCCEx_PeriphCLKConfig+0x49c>
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 800ac0c:	6963      	ldr	r3, [r4, #20]
 800ac0e:	3b32      	subs	r3, #50	; 0x32
 800ac10:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800ac14:	d904      	bls.n	800ac20 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
 800ac16:	f240 2146 	movw	r1, #582	; 0x246
 800ac1a:	48b3      	ldr	r0, [pc, #716]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ac1c:	f7f8 f906 	bl	8002e2c <assert_failed>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800ac20:	6823      	ldr	r3, [r4, #0]
 800ac22:	031d      	lsls	r5, r3, #12
 800ac24:	d501      	bpl.n	800ac2a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800ac26:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800ac28:	b11a      	cbz	r2, 800ac32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ac2a:	02d8      	lsls	r0, r3, #11
 800ac2c:	d526      	bpl.n	800ac7c <HAL_RCCEx_PeriphCLKConfig+0x51c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800ac2e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800ac30:	bb22      	cbnz	r2, 800ac7c <HAL_RCCEx_PeriphCLKConfig+0x51c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800ac32:	69a3      	ldr	r3, [r4, #24]
 800ac34:	3b02      	subs	r3, #2
 800ac36:	2b0d      	cmp	r3, #13
 800ac38:	f200 8259 	bhi.w	800b0ee <HAL_RCCEx_PeriphCLKConfig+0x98e>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800ac3c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ac3e:	1e59      	subs	r1, r3, #1
 800ac40:	291f      	cmp	r1, #31
 800ac42:	f200 824c 	bhi.w	800b0de <HAL_RCCEx_PeriphCLKConfig+0x97e>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800ac46:	4aa9      	ldr	r2, [pc, #676]	; (800aeec <HAL_RCCEx_PeriphCLKConfig+0x78c>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800ac48:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800ac4a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800ac4e:	f8d2 6088 	ldr.w	r6, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800ac52:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800ac56:	69a0      	ldr	r0, [r4, #24]
 800ac58:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800ac5c:	4333      	orrs	r3, r6
 800ac5e:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800ac62:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800ac66:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800ac6a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800ac6e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800ac72:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800ac76:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800ac7a:	6823      	ldr	r3, [r4, #0]
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800ac7c:	0299      	lsls	r1, r3, #10
 800ac7e:	d504      	bpl.n	800ac8a <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800ac80:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800ac82:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 800ac86:	f000 8215 	beq.w	800b0b4 <HAL_RCCEx_PeriphCLKConfig+0x954>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800ac8a:	071a      	lsls	r2, r3, #28
 800ac8c:	d526      	bpl.n	800acdc <HAL_RCCEx_PeriphCLKConfig+0x57c>
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 800ac8e:	69e3      	ldr	r3, [r4, #28]
 800ac90:	3b02      	subs	r3, #2
 800ac92:	2b05      	cmp	r3, #5
 800ac94:	d904      	bls.n	800aca0 <HAL_RCCEx_PeriphCLKConfig+0x540>
 800ac96:	f240 2171 	movw	r1, #625	; 0x271
 800ac9a:	4893      	ldr	r0, [pc, #588]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ac9c:	f7f8 f8c6 	bl	8002e2c <assert_failed>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800aca0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800aca2:	f430 3340 	bics.w	r3, r0, #196608	; 0x30000
 800aca6:	f040 8228 	bne.w	800b0fa <HAL_RCCEx_PeriphCLKConfig+0x99a>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800acaa:	4a90      	ldr	r2, [pc, #576]	; (800aeec <HAL_RCCEx_PeriphCLKConfig+0x78c>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800acac:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800acae:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800acb2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800acb6:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 800acba:	69e4      	ldr	r4, [r4, #28]
 800acbc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800acc0:	430b      	orrs	r3, r1
 800acc2:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800acc6:	ea43 7304 	orr.w	r3, r3, r4, lsl #28
 800acca:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800acce:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800acd2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800acd6:	4303      	orrs	r3, r0
 800acd8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 800acdc:	4b83      	ldr	r3, [pc, #524]	; (800aeec <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800acde:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800ace0:	461c      	mov	r4, r3
    __HAL_RCC_PLLSAI_ENABLE();
 800ace2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800ace6:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800ace8:	f7fa fc66 	bl	80055b8 <HAL_GetTick>
 800acec:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800acee:	6823      	ldr	r3, [r4, #0]
 800acf0:	009b      	lsls	r3, r3, #2
 800acf2:	f53f af72 	bmi.w	800abda <HAL_RCCEx_PeriphCLKConfig+0x47a>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800acf6:	f7fa fc5f 	bl	80055b8 <HAL_GetTick>
 800acfa:	1b40      	subs	r0, r0, r5
 800acfc:	2864      	cmp	r0, #100	; 0x64
 800acfe:	d9f6      	bls.n	800acee <HAL_RCCEx_PeriphCLKConfig+0x58e>
        return HAL_TIMEOUT;
 800ad00:	2003      	movs	r0, #3
}
 800ad02:	b003      	add	sp, #12
 800ad04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800ad08:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ad0c:	4b78      	ldr	r3, [pc, #480]	; (800aef0 <HAL_RCCEx_PeriphCLKConfig+0x790>)
 800ad0e:	429a      	cmp	r2, r3
 800ad10:	f43f adbb 	beq.w	800a88a <HAL_RCCEx_PeriphCLKConfig+0x12a>
 800ad14:	21b9      	movs	r1, #185	; 0xb9
 800ad16:	4874      	ldr	r0, [pc, #464]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ad18:	f7f8 f888 	bl	8002e2c <assert_failed>
 800ad1c:	e5b5      	b.n	800a88a <HAL_RCCEx_PeriphCLKConfig+0x12a>
    __HAL_RCC_PLLI2S_DISABLE();
 800ad1e:	4b73      	ldr	r3, [pc, #460]	; (800aeec <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800ad20:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ad22:	461e      	mov	r6, r3
    __HAL_RCC_PLLI2S_DISABLE();
 800ad24:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800ad28:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800ad2a:	f7fa fc45 	bl	80055b8 <HAL_GetTick>
 800ad2e:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ad30:	e004      	b.n	800ad3c <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800ad32:	f7fa fc41 	bl	80055b8 <HAL_GetTick>
 800ad36:	1bc0      	subs	r0, r0, r7
 800ad38:	2864      	cmp	r0, #100	; 0x64
 800ad3a:	d8e1      	bhi.n	800ad00 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ad3c:	6833      	ldr	r3, [r6, #0]
 800ad3e:	011b      	lsls	r3, r3, #4
 800ad40:	d4f7      	bmi.n	800ad32 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800ad42:	6863      	ldr	r3, [r4, #4]
 800ad44:	3b32      	subs	r3, #50	; 0x32
 800ad46:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800ad4a:	f200 80ee 	bhi.w	800af2a <HAL_RCCEx_PeriphCLKConfig+0x7ca>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800ad4e:	6823      	ldr	r3, [r4, #0]
 800ad50:	07df      	lsls	r7, r3, #31
 800ad52:	d503      	bpl.n	800ad5c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 800ad54:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800ad56:	2a00      	cmp	r2, #0
 800ad58:	f000 8150 	beq.w	800affc <HAL_RCCEx_PeriphCLKConfig+0x89c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800ad5c:	031e      	lsls	r6, r3, #12
 800ad5e:	d504      	bpl.n	800ad6a <HAL_RCCEx_PeriphCLKConfig+0x60a>
 800ad60:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800ad62:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800ad66:	f000 8126 	beq.w	800afb6 <HAL_RCCEx_PeriphCLKConfig+0x856>
 800ad6a:	02d8      	lsls	r0, r3, #11
 800ad6c:	d504      	bpl.n	800ad78 <HAL_RCCEx_PeriphCLKConfig+0x618>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800ad6e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800ad70:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800ad74:	f000 811f 	beq.w	800afb6 <HAL_RCCEx_PeriphCLKConfig+0x856>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ad78:	01d9      	lsls	r1, r3, #7
 800ad7a:	d514      	bpl.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0x646>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800ad7c:	6927      	ldr	r7, [r4, #16]
 800ad7e:	2f03      	cmp	r7, #3
 800ad80:	f200 8175 	bhi.w	800b06e <HAL_RCCEx_PeriphCLKConfig+0x90e>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800ad84:	4959      	ldr	r1, [pc, #356]	; (800aeec <HAL_RCCEx_PeriphCLKConfig+0x78c>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800ad86:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800ad88:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800ad8c:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800ad90:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800ad94:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800ad98:	4332      	orrs	r2, r6
 800ad9a:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800ad9e:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800ada2:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800ada6:	019a      	lsls	r2, r3, #6
 800ada8:	d51a      	bpl.n	800ade0 <HAL_RCCEx_PeriphCLKConfig+0x680>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800adaa:	6923      	ldr	r3, [r4, #16]
 800adac:	2b03      	cmp	r3, #3
 800adae:	f200 8173 	bhi.w	800b098 <HAL_RCCEx_PeriphCLKConfig+0x938>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800adb2:	68a3      	ldr	r3, [r4, #8]
 800adb4:	3b02      	subs	r3, #2
 800adb6:	2b05      	cmp	r3, #5
 800adb8:	f200 8168 	bhi.w	800b08c <HAL_RCCEx_PeriphCLKConfig+0x92c>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800adbc:	68e2      	ldr	r2, [r4, #12]
 800adbe:	1e93      	subs	r3, r2, #2
 800adc0:	2b0d      	cmp	r3, #13
 800adc2:	f200 815c 	bhi.w	800b07e <HAL_RCCEx_PeriphCLKConfig+0x91e>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800adc6:	6923      	ldr	r3, [r4, #16]
 800adc8:	6861      	ldr	r1, [r4, #4]
 800adca:	041b      	lsls	r3, r3, #16
 800adcc:	68a0      	ldr	r0, [r4, #8]
 800adce:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800add2:	4946      	ldr	r1, [pc, #280]	; (800aeec <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800add4:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 800add8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800addc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800ade0:	4b42      	ldr	r3, [pc, #264]	; (800aeec <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800ade2:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800ade4:	461e      	mov	r6, r3
    __HAL_RCC_PLLI2S_ENABLE();
 800ade6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800adea:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800adec:	f7fa fbe4 	bl	80055b8 <HAL_GetTick>
 800adf0:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800adf2:	e004      	b.n	800adfe <HAL_RCCEx_PeriphCLKConfig+0x69e>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800adf4:	f7fa fbe0 	bl	80055b8 <HAL_GetTick>
 800adf8:	1bc0      	subs	r0, r0, r7
 800adfa:	2864      	cmp	r0, #100	; 0x64
 800adfc:	d880      	bhi.n	800ad00 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800adfe:	6833      	ldr	r3, [r6, #0]
 800ae00:	011b      	lsls	r3, r3, #4
 800ae02:	d5f7      	bpl.n	800adf4 <HAL_RCCEx_PeriphCLKConfig+0x694>
 800ae04:	e6e7      	b.n	800abd6 <HAL_RCCEx_PeriphCLKConfig+0x476>
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800ae06:	2174      	movs	r1, #116	; 0x74
 800ae08:	4837      	ldr	r0, [pc, #220]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ae0a:	f7f8 f80f 	bl	8002e2c <assert_failed>
 800ae0e:	6823      	ldr	r3, [r4, #0]
 800ae10:	e4b0      	b.n	800a774 <HAL_RCCEx_PeriphCLKConfig+0x14>
  uint32_t pllsaiused = 0;
 800ae12:	2500      	movs	r5, #0
      plli2sused = 1;
 800ae14:	2601      	movs	r6, #1
 800ae16:	e4d8      	b.n	800a7ca <HAL_RCCEx_PeriphCLKConfig+0x6a>
      plli2sused = 1;
 800ae18:	2601      	movs	r6, #1
 800ae1a:	e4ed      	b.n	800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800ae1c:	217a      	movs	r1, #122	; 0x7a
 800ae1e:	4832      	ldr	r0, [pc, #200]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ae20:	f7f8 f804 	bl	8002e2c <assert_failed>
 800ae24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae26:	6823      	ldr	r3, [r4, #0]
 800ae28:	e4ac      	b.n	800a784 <HAL_RCCEx_PeriphCLKConfig+0x24>
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800ae2a:	f240 111b 	movw	r1, #283	; 0x11b
 800ae2e:	482e      	ldr	r0, [pc, #184]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ae30:	f7f7 fffc 	bl	8002e2c <assert_failed>
 800ae34:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800ae36:	6823      	ldr	r3, [r4, #0]
 800ae38:	e5d1      	b.n	800a9de <HAL_RCCEx_PeriphCLKConfig+0x27e>
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800ae3a:	21fd      	movs	r1, #253	; 0xfd
 800ae3c:	482a      	ldr	r0, [pc, #168]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ae3e:	f7f7 fff5 	bl	8002e2c <assert_failed>
 800ae42:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800ae44:	6823      	ldr	r3, [r4, #0]
 800ae46:	e594      	b.n	800a972 <HAL_RCCEx_PeriphCLKConfig+0x212>
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800ae48:	f240 1107 	movw	r1, #263	; 0x107
 800ae4c:	4826      	ldr	r0, [pc, #152]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ae4e:	f7f7 ffed 	bl	8002e2c <assert_failed>
 800ae52:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800ae54:	6823      	ldr	r3, [r4, #0]
 800ae56:	e59e      	b.n	800a996 <HAL_RCCEx_PeriphCLKConfig+0x236>
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800ae58:	f240 1111 	movw	r1, #273	; 0x111
 800ae5c:	4822      	ldr	r0, [pc, #136]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ae5e:	f7f7 ffe5 	bl	8002e2c <assert_failed>
 800ae62:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800ae64:	6823      	ldr	r3, [r4, #0]
 800ae66:	e5a8      	b.n	800a9ba <HAL_RCCEx_PeriphCLKConfig+0x25a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ae68:	4820      	ldr	r0, [pc, #128]	; (800aeec <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800ae6a:	4922      	ldr	r1, [pc, #136]	; (800aef4 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 800ae6c:	6882      	ldr	r2, [r0, #8]
 800ae6e:	4019      	ands	r1, r3
 800ae70:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800ae74:	430a      	orrs	r2, r1
 800ae76:	6082      	str	r2, [r0, #8]
 800ae78:	e557      	b.n	800a92a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800ae7a:	219e      	movs	r1, #158	; 0x9e
 800ae7c:	481a      	ldr	r0, [pc, #104]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ae7e:	f7f7 ffd5 	bl	8002e2c <assert_failed>
 800ae82:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ae84:	6823      	ldr	r3, [r4, #0]
 800ae86:	e4a7      	b.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x78>
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800ae88:	218a      	movs	r1, #138	; 0x8a
 800ae8a:	4817      	ldr	r0, [pc, #92]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ae8c:	f7f7 ffce 	bl	8002e2c <assert_failed>
 800ae90:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800ae92:	6823      	ldr	r3, [r4, #0]
 800ae94:	e489      	b.n	800a7aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800ae96:	21f3      	movs	r1, #243	; 0xf3
 800ae98:	4813      	ldr	r0, [pc, #76]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ae9a:	f7f7 ffc7 	bl	8002e2c <assert_failed>
 800ae9e:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 800aea0:	6823      	ldr	r3, [r4, #0]
 800aea2:	e550      	b.n	800a946 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800aea4:	f240 1175 	movw	r1, #373	; 0x175
 800aea8:	480f      	ldr	r0, [pc, #60]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800aeaa:	f7f7 ffbf 	bl	8002e2c <assert_failed>
 800aeae:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800aeb0:	6823      	ldr	r3, [r4, #0]
 800aeb2:	e61a      	b.n	800aaea <HAL_RCCEx_PeriphCLKConfig+0x38a>
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800aeb4:	f240 117f 	movw	r1, #383	; 0x17f
 800aeb8:	480b      	ldr	r0, [pc, #44]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800aeba:	f7f7 ffb7 	bl	8002e2c <assert_failed>
 800aebe:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800aec0:	6823      	ldr	r3, [r4, #0]
 800aec2:	e621      	b.n	800ab08 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800aec4:	f240 11a1 	movw	r1, #417	; 0x1a1
 800aec8:	4807      	ldr	r0, [pc, #28]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800aeca:	f7f7 ffaf 	bl	8002e2c <assert_failed>
 800aece:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800aed2:	6823      	ldr	r3, [r4, #0]
 800aed4:	e63f      	b.n	800ab56 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 800aed6:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 800aeda:	4803      	ldr	r0, [pc, #12]	; (800aee8 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800aedc:	f7f7 ffa6 	bl	8002e2c <assert_failed>
 800aee0:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800aee4:	6823      	ldr	r3, [r4, #0]
 800aee6:	e646      	b.n	800ab76 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800aee8:	080268a4 	.word	0x080268a4
 800aeec:	40023800 	.word	0x40023800
 800aef0:	001c0300 	.word	0x001c0300
 800aef4:	0ffffcff 	.word	0x0ffffcff
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800aef8:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 800aefc:	4886      	ldr	r0, [pc, #536]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800aefe:	f7f7 ff95 	bl	8002e2c <assert_failed>
 800af02:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800af06:	6823      	ldr	r3, [r4, #0]
 800af08:	e645      	b.n	800ab96 <HAL_RCCEx_PeriphCLKConfig+0x436>
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 800af0a:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800af0e:	4882      	ldr	r0, [pc, #520]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af10:	f7f7 ff8c 	bl	8002e2c <assert_failed>
 800af14:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800af18:	e64d      	b.n	800abb6 <HAL_RCCEx_PeriphCLKConfig+0x456>
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800af1a:	f240 1125 	movw	r1, #293	; 0x125
 800af1e:	487e      	ldr	r0, [pc, #504]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af20:	f7f7 ff84 	bl	8002e2c <assert_failed>
 800af24:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800af26:	6823      	ldr	r3, [r4, #0]
 800af28:	e567      	b.n	800a9fa <HAL_RCCEx_PeriphCLKConfig+0x29a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800af2a:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 800af2e:	487a      	ldr	r0, [pc, #488]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af30:	f7f7 ff7c 	bl	8002e2c <assert_failed>
 800af34:	e70b      	b.n	800ad4e <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800af36:	f240 112f 	movw	r1, #303	; 0x12f
 800af3a:	4877      	ldr	r0, [pc, #476]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af3c:	f7f7 ff76 	bl	8002e2c <assert_failed>
 800af40:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800af42:	6823      	ldr	r3, [r4, #0]
 800af44:	e568      	b.n	800aa18 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800af46:	f240 1139 	movw	r1, #313	; 0x139
 800af4a:	4873      	ldr	r0, [pc, #460]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af4c:	f7f7 ff6e 	bl	8002e2c <assert_failed>
 800af50:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800af52:	6823      	ldr	r3, [r4, #0]
 800af54:	e56f      	b.n	800aa36 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800af56:	f240 1197 	movw	r1, #407	; 0x197
 800af5a:	486f      	ldr	r0, [pc, #444]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af5c:	f7f7 ff66 	bl	8002e2c <assert_failed>
 800af60:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800af62:	6823      	ldr	r3, [r4, #0]
 800af64:	e5e7      	b.n	800ab36 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800af66:	f240 116b 	movw	r1, #363	; 0x16b
 800af6a:	486b      	ldr	r0, [pc, #428]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af6c:	f7f7 ff5e 	bl	8002e2c <assert_failed>
 800af70:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800af72:	6823      	ldr	r3, [r4, #0]
 800af74:	e5aa      	b.n	800aacc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800af76:	f240 1143 	movw	r1, #323	; 0x143
 800af7a:	4867      	ldr	r0, [pc, #412]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af7c:	f7f7 ff56 	bl	8002e2c <assert_failed>
 800af80:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800af82:	6823      	ldr	r3, [r4, #0]
 800af84:	e566      	b.n	800aa54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800af86:	f240 114d 	movw	r1, #333	; 0x14d
 800af8a:	4863      	ldr	r0, [pc, #396]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af8c:	f7f7 ff4e 	bl	8002e2c <assert_failed>
 800af90:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800af92:	6823      	ldr	r3, [r4, #0]
 800af94:	e56d      	b.n	800aa72 <HAL_RCCEx_PeriphCLKConfig+0x312>
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800af96:	f240 1157 	movw	r1, #343	; 0x157
 800af9a:	485f      	ldr	r0, [pc, #380]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af9c:	f7f7 ff46 	bl	8002e2c <assert_failed>
 800afa0:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800afa2:	6823      	ldr	r3, [r4, #0]
 800afa4:	e574      	b.n	800aa90 <HAL_RCCEx_PeriphCLKConfig+0x330>
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800afa6:	f240 1161 	movw	r1, #353	; 0x161
 800afaa:	485b      	ldr	r0, [pc, #364]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800afac:	f7f7 ff3e 	bl	8002e2c <assert_failed>
 800afb0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800afb2:	6823      	ldr	r3, [r4, #0]
 800afb4:	e57b      	b.n	800aaae <HAL_RCCEx_PeriphCLKConfig+0x34e>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800afb6:	68e3      	ldr	r3, [r4, #12]
 800afb8:	3b02      	subs	r3, #2
 800afba:	2b0d      	cmp	r3, #13
 800afbc:	d851      	bhi.n	800b062 <HAL_RCCEx_PeriphCLKConfig+0x902>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800afbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800afc0:	1e5e      	subs	r6, r3, #1
 800afc2:	2e1f      	cmp	r6, #31
 800afc4:	d845      	bhi.n	800b052 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800afc6:	4a55      	ldr	r2, [pc, #340]	; (800b11c <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800afc8:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800afca:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800afce:	f8d2 7084 	ldr.w	r7, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800afd2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800afd6:	68e1      	ldr	r1, [r4, #12]
 800afd8:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 800afdc:	433b      	orrs	r3, r7
 800afde:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800afe2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800afe6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800afea:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800afee:	f023 031f 	bic.w	r3, r3, #31
 800aff2:	4333      	orrs	r3, r6
 800aff4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800aff8:	6823      	ldr	r3, [r4, #0]
 800affa:	e6bd      	b.n	800ad78 <HAL_RCCEx_PeriphCLKConfig+0x618>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800affc:	68a7      	ldr	r7, [r4, #8]
 800affe:	1eba      	subs	r2, r7, #2
 800b000:	2a05      	cmp	r2, #5
 800b002:	d84f      	bhi.n	800b0a4 <HAL_RCCEx_PeriphCLKConfig+0x944>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800b004:	4945      	ldr	r1, [pc, #276]	; (800b11c <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800b006:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800b008:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800b00c:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800b010:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800b014:	f006 6670 	and.w	r6, r6, #251658240	; 0xf000000
 800b018:	4332      	orrs	r2, r6
 800b01a:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800b01e:	ea42 7207 	orr.w	r2, r2, r7, lsl #28
 800b022:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
 800b026:	e699      	b.n	800ad5c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b028:	4617      	mov	r7, r2
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b02a:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800b02e:	f7fa fac3 	bl	80055b8 <HAL_GetTick>
 800b032:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b034:	e006      	b.n	800b044 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b036:	f7fa fabf 	bl	80055b8 <HAL_GetTick>
 800b03a:	eba0 0009 	sub.w	r0, r0, r9
 800b03e:	4540      	cmp	r0, r8
 800b040:	f63f ae5e 	bhi.w	800ad00 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b044:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b046:	079b      	lsls	r3, r3, #30
 800b048:	d5f5      	bpl.n	800b036 <HAL_RCCEx_PeriphCLKConfig+0x8d6>
 800b04a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b04c:	f403 7040 	and.w	r0, r3, #768	; 0x300
 800b050:	e462      	b.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800b052:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800b056:	4830      	ldr	r0, [pc, #192]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b058:	f7f7 fee8 	bl	8002e2c <assert_failed>
 800b05c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b05e:	1e5e      	subs	r6, r3, #1
 800b060:	e7b1      	b.n	800afc6 <HAL_RCCEx_PeriphCLKConfig+0x866>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800b062:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 800b066:	482c      	ldr	r0, [pc, #176]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b068:	f7f7 fee0 	bl	8002e2c <assert_failed>
 800b06c:	e7a7      	b.n	800afbe <HAL_RCCEx_PeriphCLKConfig+0x85e>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800b06e:	f240 2107 	movw	r1, #519	; 0x207
 800b072:	4829      	ldr	r0, [pc, #164]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b074:	f7f7 feda 	bl	8002e2c <assert_failed>
 800b078:	6927      	ldr	r7, [r4, #16]
 800b07a:	6823      	ldr	r3, [r4, #0]
 800b07c:	e682      	b.n	800ad84 <HAL_RCCEx_PeriphCLKConfig+0x624>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800b07e:	f44f 7106 	mov.w	r1, #536	; 0x218
 800b082:	4825      	ldr	r0, [pc, #148]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b084:	f7f7 fed2 	bl	8002e2c <assert_failed>
 800b088:	68e2      	ldr	r2, [r4, #12]
 800b08a:	e69c      	b.n	800adc6 <HAL_RCCEx_PeriphCLKConfig+0x666>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800b08c:	f240 2117 	movw	r1, #535	; 0x217
 800b090:	4821      	ldr	r0, [pc, #132]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b092:	f7f7 fecb 	bl	8002e2c <assert_failed>
 800b096:	e691      	b.n	800adbc <HAL_RCCEx_PeriphCLKConfig+0x65c>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800b098:	f240 2116 	movw	r1, #534	; 0x216
 800b09c:	481e      	ldr	r0, [pc, #120]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b09e:	f7f7 fec5 	bl	8002e2c <assert_failed>
 800b0a2:	e686      	b.n	800adb2 <HAL_RCCEx_PeriphCLKConfig+0x652>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800b0a4:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 800b0a8:	481b      	ldr	r0, [pc, #108]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b0aa:	f7f7 febf 	bl	8002e2c <assert_failed>
 800b0ae:	68a7      	ldr	r7, [r4, #8]
 800b0b0:	6823      	ldr	r3, [r4, #0]
 800b0b2:	e7a7      	b.n	800b004 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800b0b4:	6a26      	ldr	r6, [r4, #32]
 800b0b6:	2e03      	cmp	r6, #3
 800b0b8:	d826      	bhi.n	800b108 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800b0ba:	4918      	ldr	r1, [pc, #96]	; (800b11c <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800b0bc:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800b0be:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800b0c2:	f8d1 0088 	ldr.w	r0, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800b0c6:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800b0ca:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 800b0ce:	4302      	orrs	r2, r0
 800b0d0:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 800b0d4:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800b0d8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
 800b0dc:	e5d5      	b.n	800ac8a <HAL_RCCEx_PeriphCLKConfig+0x52a>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800b0de:	f240 214f 	movw	r1, #591	; 0x24f
 800b0e2:	480d      	ldr	r0, [pc, #52]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b0e4:	f7f7 fea2 	bl	8002e2c <assert_failed>
 800b0e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b0ea:	1e59      	subs	r1, r3, #1
 800b0ec:	e5ab      	b.n	800ac46 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800b0ee:	f240 214d 	movw	r1, #589	; 0x24d
 800b0f2:	4809      	ldr	r0, [pc, #36]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b0f4:	f7f7 fe9a 	bl	8002e2c <assert_failed>
 800b0f8:	e5a0      	b.n	800ac3c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800b0fa:	4807      	ldr	r0, [pc, #28]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b0fc:	f240 2172 	movw	r1, #626	; 0x272
 800b100:	f7f7 fe94 	bl	8002e2c <assert_failed>
 800b104:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800b106:	e5d0      	b.n	800acaa <HAL_RCCEx_PeriphCLKConfig+0x54a>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800b108:	f240 2162 	movw	r1, #610	; 0x262
 800b10c:	4802      	ldr	r0, [pc, #8]	; (800b118 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b10e:	f7f7 fe8d 	bl	8002e2c <assert_failed>
 800b112:	6a26      	ldr	r6, [r4, #32]
 800b114:	6823      	ldr	r3, [r4, #0]
 800b116:	e7d0      	b.n	800b0ba <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800b118:	080268a4 	.word	0x080268a4
 800b11c:	40023800 	.word	0x40023800

0800b120 <HAL_RNG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800b120:	b1f8      	cbz	r0, 800b162 <HAL_RNG_Init+0x42>
  {
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800b122:	6802      	ldr	r2, [r0, #0]
{
 800b124:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800b126:	4b10      	ldr	r3, [pc, #64]	; (800b168 <HAL_RNG_Init+0x48>)
 800b128:	4604      	mov	r4, r0
 800b12a:	429a      	cmp	r2, r3
 800b12c:	d003      	beq.n	800b136 <HAL_RNG_Init+0x16>
 800b12e:	21a3      	movs	r1, #163	; 0xa3
 800b130:	480e      	ldr	r0, [pc, #56]	; (800b16c <HAL_RNG_Init+0x4c>)
 800b132:	f7f7 fe7b 	bl	8002e2c <assert_failed>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800b136:	7963      	ldrb	r3, [r4, #5]
 800b138:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800b13c:	b163      	cbz	r3, 800b158 <HAL_RNG_Init+0x38>
  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800b13e:	6821      	ldr	r1, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 800b140:	2302      	movs	r3, #2

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800b142:	2200      	movs	r2, #0
  hrng->State = HAL_RNG_STATE_READY;
 800b144:	2501      	movs	r5, #1
  hrng->State = HAL_RNG_STATE_BUSY;
 800b146:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 800b148:	680b      	ldr	r3, [r1, #0]

  /* Return function status */
  return HAL_OK;
 800b14a:	4610      	mov	r0, r2
  __HAL_RNG_ENABLE(hrng);
 800b14c:	f043 0304 	orr.w	r3, r3, #4
 800b150:	600b      	str	r3, [r1, #0]
  hrng->State = HAL_RNG_STATE_READY;
 800b152:	7165      	strb	r5, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800b154:	60a2      	str	r2, [r4, #8]
}
 800b156:	bd38      	pop	{r3, r4, r5, pc}
    hrng->Lock = HAL_UNLOCKED;
 800b158:	7122      	strb	r2, [r4, #4]
    HAL_RNG_MspInit(hrng);
 800b15a:	4620      	mov	r0, r4
 800b15c:	f7f8 fea8 	bl	8003eb0 <HAL_RNG_MspInit>
 800b160:	e7ed      	b.n	800b13e <HAL_RNG_Init+0x1e>
    return HAL_ERROR;
 800b162:	2001      	movs	r0, #1
}
 800b164:	4770      	bx	lr
 800b166:	bf00      	nop
 800b168:	50060800 	.word	0x50060800
 800b16c:	080268e0 	.word	0x080268e0

0800b170 <SPI_WaitFifoStateUntilTimeout.part.1>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800b170:	4603      	mov	r3, r0
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b172:	e9d0 2000 	ldrd	r2, r0, [r0]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b176:	6851      	ldr	r1, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b178:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b17c:	f021 01e0 	bic.w	r1, r1, #224	; 0xe0
 800b180:	6051      	str	r1, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b182:	d013      	beq.n	800b1ac <SPI_WaitFifoStateUntilTimeout.part.1+0x3c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b184:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800b186:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800b18a:	d107      	bne.n	800b19c <SPI_WaitFifoStateUntilTimeout.part.1+0x2c>
        {
          SPI_RESET_CRC(hspi);
 800b18c:	6811      	ldr	r1, [r2, #0]
 800b18e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800b192:	6011      	str	r1, [r2, #0]
 800b194:	6811      	ldr	r1, [r2, #0]
 800b196:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800b19a:	6011      	str	r1, [r2, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b19c:	2101      	movs	r1, #1

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b19e:	2200      	movs	r2, #0
      }
    }
  }

  return HAL_OK;
}
 800b1a0:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800b1a2:	f883 105d 	strb.w	r1, [r3, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800b1a6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
}
 800b1aa:	4770      	bx	lr
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b1ac:	6899      	ldr	r1, [r3, #8]
 800b1ae:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800b1b2:	d002      	beq.n	800b1ba <SPI_WaitFifoStateUntilTimeout.part.1+0x4a>
 800b1b4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b1b8:	d1e4      	bne.n	800b184 <SPI_WaitFifoStateUntilTimeout.part.1+0x14>
          __HAL_SPI_DISABLE(hspi);
 800b1ba:	6811      	ldr	r1, [r2, #0]
 800b1bc:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 800b1c0:	6011      	str	r1, [r2, #0]
 800b1c2:	e7df      	b.n	800b184 <SPI_WaitFifoStateUntilTimeout.part.1+0x14>

0800b1c4 <SPI_WaitFlagStateUntilTimeout.constprop.9>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800b1c4:	b570      	push	{r4, r5, r6, lr}
 800b1c6:	4605      	mov	r5, r0
 800b1c8:	460c      	mov	r4, r1
 800b1ca:	4616      	mov	r6, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b1cc:	682b      	ldr	r3, [r5, #0]
 800b1ce:	e001      	b.n	800b1d4 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x10>
    if (Timeout != HAL_MAX_DELAY)
 800b1d0:	1c62      	adds	r2, r4, #1
 800b1d2:	d104      	bne.n	800b1de <SPI_WaitFlagStateUntilTimeout.constprop.9+0x1a>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b1d4:	6898      	ldr	r0, [r3, #8]
 800b1d6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b1da:	d1f9      	bne.n	800b1d0 <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
}
 800b1dc:	bd70      	pop	{r4, r5, r6, pc}
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800b1de:	f7fa f9eb 	bl	80055b8 <HAL_GetTick>
 800b1e2:	1b80      	subs	r0, r0, r6
 800b1e4:	4284      	cmp	r4, r0
 800b1e6:	d8f1      	bhi.n	800b1cc <SPI_WaitFlagStateUntilTimeout.constprop.9+0x8>
 800b1e8:	4628      	mov	r0, r5
}
 800b1ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b1ee:	f7ff bfbf 	b.w	800b170 <SPI_WaitFifoStateUntilTimeout.part.1>
 800b1f2:	bf00      	nop

0800b1f4 <SPI_WaitFifoStateUntilTimeout.constprop.10>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800b1f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1f6:	4606      	mov	r6, r0
 800b1f8:	460c      	mov	r4, r1
 800b1fa:	4615      	mov	r5, r2
 800b1fc:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((hspi->Instance->SR & Fifo) != State)
 800b1fe:	6831      	ldr	r1, [r6, #0]
 800b200:	e005      	b.n	800b20e <SPI_WaitFifoStateUntilTimeout.constprop.10+0x1a>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b202:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 800b206:	d100      	bne.n	800b20a <SPI_WaitFifoStateUntilTimeout.constprop.10+0x16>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800b208:	7b0a      	ldrb	r2, [r1, #12]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b20a:	1c6b      	adds	r3, r5, #1
 800b20c:	d103      	bne.n	800b216 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x22>
  while ((hspi->Instance->SR & Fifo) != State)
 800b20e:	6888      	ldr	r0, [r1, #8]
 800b210:	4020      	ands	r0, r4
 800b212:	d1f6      	bne.n	800b202 <SPI_WaitFifoStateUntilTimeout.constprop.10+0xe>
      }
    }
  }

  return HAL_OK;
}
 800b214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800b216:	f7fa f9cf 	bl	80055b8 <HAL_GetTick>
 800b21a:	1bc0      	subs	r0, r0, r7
 800b21c:	4285      	cmp	r5, r0
 800b21e:	d8ee      	bhi.n	800b1fe <SPI_WaitFifoStateUntilTimeout.constprop.10+0xa>
 800b220:	4630      	mov	r0, r6
}
 800b222:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b226:	f7ff bfa3 	b.w	800b170 <SPI_WaitFifoStateUntilTimeout.part.1>
 800b22a:	bf00      	nop

0800b22c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b22c:	b570      	push	{r4, r5, r6, lr}
 800b22e:	460d      	mov	r5, r1
 800b230:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b232:	4613      	mov	r3, r2
 800b234:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800b238:	462a      	mov	r2, r5
{
 800b23a:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b23c:	f7ff ffda 	bl	800b1f4 <SPI_WaitFifoStateUntilTimeout.constprop.10>
 800b240:	b970      	cbnz	r0, 800b260 <SPI_EndRxTxTransaction+0x34>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b242:	4632      	mov	r2, r6
 800b244:	4629      	mov	r1, r5
 800b246:	4620      	mov	r0, r4
 800b248:	f7ff ffbc 	bl	800b1c4 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 800b24c:	b940      	cbnz	r0, 800b260 <SPI_EndRxTxTransaction+0x34>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b24e:	4633      	mov	r3, r6
 800b250:	462a      	mov	r2, r5
 800b252:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800b256:	4620      	mov	r0, r4
 800b258:	f7ff ffcc 	bl	800b1f4 <SPI_WaitFifoStateUntilTimeout.constprop.10>
 800b25c:	b900      	cbnz	r0, 800b260 <SPI_EndRxTxTransaction+0x34>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 800b25e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b260:	6e23      	ldr	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800b262:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b264:	f043 0320 	orr.w	r3, r3, #32
 800b268:	6623      	str	r3, [r4, #96]	; 0x60
}
 800b26a:	bd70      	pop	{r4, r5, r6, pc}

0800b26c <HAL_SPI_Init>:
  if (hspi == NULL)
 800b26c:	2800      	cmp	r0, #0
 800b26e:	f000 80f9 	beq.w	800b464 <HAL_SPI_Init+0x1f8>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800b272:	6802      	ldr	r2, [r0, #0]
 800b274:	4b94      	ldr	r3, [pc, #592]	; (800b4c8 <HAL_SPI_Init+0x25c>)
 800b276:	4995      	ldr	r1, [pc, #596]	; (800b4cc <HAL_SPI_Init+0x260>)
 800b278:	429a      	cmp	r2, r3
 800b27a:	bf18      	it	ne
 800b27c:	428a      	cmpne	r2, r1
 800b27e:	f501 318c 	add.w	r1, r1, #71680	; 0x11800
 800b282:	bf14      	ite	ne
 800b284:	2301      	movne	r3, #1
 800b286:	2300      	moveq	r3, #0
{
 800b288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800b28c:	4d90      	ldr	r5, [pc, #576]	; (800b4d0 <HAL_SPI_Init+0x264>)
 800b28e:	4604      	mov	r4, r0
 800b290:	4890      	ldr	r0, [pc, #576]	; (800b4d4 <HAL_SPI_Init+0x268>)
 800b292:	42aa      	cmp	r2, r5
 800b294:	bf0c      	ite	eq
 800b296:	2300      	moveq	r3, #0
 800b298:	f003 0301 	andne.w	r3, r3, #1
 800b29c:	4282      	cmp	r2, r0
 800b29e:	bf0c      	ite	eq
 800b2a0:	2300      	moveq	r3, #0
 800b2a2:	f003 0301 	andne.w	r3, r3, #1
 800b2a6:	428a      	cmp	r2, r1
 800b2a8:	bf0c      	ite	eq
 800b2aa:	2300      	moveq	r3, #0
 800b2ac:	f003 0301 	andne.w	r3, r3, #1
 800b2b0:	b11b      	cbz	r3, 800b2ba <HAL_SPI_Init+0x4e>
 800b2b2:	4b89      	ldr	r3, [pc, #548]	; (800b4d8 <HAL_SPI_Init+0x26c>)
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	f040 80ee 	bne.w	800b496 <HAL_SPI_Init+0x22a>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800b2ba:	6863      	ldr	r3, [r4, #4]
 800b2bc:	b13b      	cbz	r3, 800b2ce <HAL_SPI_Init+0x62>
 800b2be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b2c2:	d004      	beq.n	800b2ce <HAL_SPI_Init+0x62>
 800b2c4:	f240 1145 	movw	r1, #325	; 0x145
 800b2c8:	4884      	ldr	r0, [pc, #528]	; (800b4dc <HAL_SPI_Init+0x270>)
 800b2ca:	f7f7 fdaf 	bl	8002e2c <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800b2ce:	68a3      	ldr	r3, [r4, #8]
 800b2d0:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800b2d4:	d003      	beq.n	800b2de <HAL_SPI_Init+0x72>
 800b2d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b2da:	f040 80c5 	bne.w	800b468 <HAL_SPI_Init+0x1fc>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800b2de:	68e2      	ldr	r2, [r4, #12]
 800b2e0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 800b2e4:	f422 7040 	bic.w	r0, r2, #768	; 0x300
 800b2e8:	f422 6110 	bic.w	r1, r2, #2304	; 0x900
 800b2ec:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800b2f0:	bf18      	it	ne
 800b2f2:	f5b0 6f00 	cmpne.w	r0, #2048	; 0x800
 800b2f6:	bf14      	ite	ne
 800b2f8:	2301      	movne	r3, #1
 800b2fa:	2300      	moveq	r3, #0
 800b2fc:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 800b300:	bf0c      	ite	eq
 800b302:	2300      	moveq	r3, #0
 800b304:	f003 0301 	andne.w	r3, r3, #1
 800b308:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b30c:	bf0c      	ite	eq
 800b30e:	2300      	moveq	r3, #0
 800b310:	f003 0301 	andne.w	r3, r3, #1
 800b314:	b12b      	cbz	r3, 800b322 <HAL_SPI_Init+0xb6>
 800b316:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b31a:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800b31e:	f040 80cc 	bne.w	800b4ba <HAL_SPI_Init+0x24e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800b322:	69a3      	ldr	r3, [r4, #24]
 800b324:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 800b328:	d003      	beq.n	800b332 <HAL_SPI_Init+0xc6>
 800b32a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b32e:	f040 80a1 	bne.w	800b474 <HAL_SPI_Init+0x208>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800b332:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b334:	f033 0308 	bics.w	r3, r3, #8
 800b338:	d17f      	bne.n	800b43a <HAL_SPI_Init+0x1ce>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b33a:	69e3      	ldr	r3, [r4, #28]
 800b33c:	f023 0318 	bic.w	r3, r3, #24
 800b340:	2b20      	cmp	r3, #32
 800b342:	d002      	beq.n	800b34a <HAL_SPI_Init+0xde>
 800b344:	2b00      	cmp	r3, #0
 800b346:	f040 80b2 	bne.w	800b4ae <HAL_SPI_Init+0x242>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800b34a:	6a23      	ldr	r3, [r4, #32]
 800b34c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800b350:	d169      	bne.n	800b426 <HAL_SPI_Init+0x1ba>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800b352:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b354:	f033 0210 	bics.w	r2, r3, #16
 800b358:	d17b      	bne.n	800b452 <HAL_SPI_Init+0x1e6>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b35a:	b943      	cbnz	r3, 800b36e <HAL_SPI_Init+0x102>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800b35c:	6923      	ldr	r3, [r4, #16]
 800b35e:	f033 0302 	bics.w	r3, r3, #2
 800b362:	f040 809e 	bne.w	800b4a2 <HAL_SPI_Init+0x236>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800b366:	6963      	ldr	r3, [r4, #20]
 800b368:	2b01      	cmp	r3, #1
 800b36a:	f200 808e 	bhi.w	800b48a <HAL_SPI_Init+0x21e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b36e:	2200      	movs	r2, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800b370:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b374:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800b376:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d04d      	beq.n	800b41a <HAL_SPI_Init+0x1ae>
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b37e:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800b380:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800b382:	6822      	ldr	r2, [r4, #0]
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b384:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  hspi->State = HAL_SPI_STATE_BUSY;
 800b388:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b38c:	f427 6100 	bic.w	r1, r7, #2048	; 0x800
  __HAL_SPI_DISABLE(hspi);
 800b390:	6813      	ldr	r3, [r2, #0]
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b392:	bf94      	ite	ls
 800b394:	f44f 5580 	movls.w	r5, #4096	; 0x1000
 800b398:	2500      	movhi	r5, #0
  __HAL_SPI_DISABLE(hspi);
 800b39a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b39e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800b3a2:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b3a4:	d135      	bne.n	800b412 <HAL_SPI_Init+0x1a6>
 800b3a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800b3a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b3aa:	b92b      	cbnz	r3, 800b3b8 <HAL_SPI_Init+0x14c>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b3ac:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800b3b0:	bf8c      	ite	hi
 800b3b2:	2302      	movhi	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800b3b4:	2301      	movls	r3, #1
 800b3b6:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b3b8:	68a1      	ldr	r1, [r4, #8]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b3ba:	f04f 0800 	mov.w	r8, #0
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b3be:	6863      	ldr	r3, [r4, #4]
 800b3c0:	6920      	ldr	r0, [r4, #16]
 800b3c2:	430b      	orrs	r3, r1
 800b3c4:	6961      	ldr	r1, [r4, #20]
 800b3c6:	4303      	orrs	r3, r0
 800b3c8:	430b      	orrs	r3, r1
 800b3ca:	e9d4 0106 	ldrd	r0, r1, [r4, #24]
 800b3ce:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b3d0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b3d2:	ea4f 4c10 	mov.w	ip, r0, lsr #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b3d6:	f400 7e00 	and.w	lr, r0, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b3da:	430f      	orrs	r7, r1
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b3dc:	6a21      	ldr	r1, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b3de:	f00c 0c04 	and.w	ip, ip, #4
  return HAL_OK;
 800b3e2:	4640      	mov	r0, r8
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b3e4:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b3e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3e8:	430f      	orrs	r7, r1
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b3ea:	ea43 030e 	orr.w	r3, r3, lr
  hspi->State     = HAL_SPI_STATE_READY;
 800b3ee:	f04f 0e01 	mov.w	lr, #1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b3f2:	ea47 070c 	orr.w	r7, r7, ip
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b3f6:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b3f8:	433d      	orrs	r5, r7
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b3fa:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b3fc:	6055      	str	r5, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b3fe:	69d3      	ldr	r3, [r2, #28]
 800b400:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b404:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b406:	f8c4 8060 	str.w	r8, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b40a:	f884 e05d 	strb.w	lr, [r4, #93]	; 0x5d
}
 800b40e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b412:	2300      	movs	r3, #0
 800b414:	461e      	mov	r6, r3
 800b416:	62a3      	str	r3, [r4, #40]	; 0x28
 800b418:	e7c6      	b.n	800b3a8 <HAL_SPI_Init+0x13c>
    hspi->Lock = HAL_UNLOCKED;
 800b41a:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800b41e:	4620      	mov	r0, r4
 800b420:	f7f8 fd5c 	bl	8003edc <HAL_SPI_MspInit>
 800b424:	e7ab      	b.n	800b37e <HAL_SPI_Init+0x112>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800b426:	f240 114b 	movw	r1, #331	; 0x14b
 800b42a:	482c      	ldr	r0, [pc, #176]	; (800b4dc <HAL_SPI_Init+0x270>)
 800b42c:	f7f7 fcfe 	bl	8002e2c <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800b430:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b432:	f033 0210 	bics.w	r2, r3, #16
 800b436:	d090      	beq.n	800b35a <HAL_SPI_Init+0xee>
 800b438:	e00b      	b.n	800b452 <HAL_SPI_Init+0x1e6>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800b43a:	f240 1149 	movw	r1, #329	; 0x149
 800b43e:	4827      	ldr	r0, [pc, #156]	; (800b4dc <HAL_SPI_Init+0x270>)
 800b440:	f7f7 fcf4 	bl	8002e2c <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b444:	69e3      	ldr	r3, [r4, #28]
 800b446:	f023 0318 	bic.w	r3, r3, #24
 800b44a:	2b20      	cmp	r3, #32
 800b44c:	f47f af7a 	bne.w	800b344 <HAL_SPI_Init+0xd8>
 800b450:	e77b      	b.n	800b34a <HAL_SPI_Init+0xde>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800b452:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800b456:	4821      	ldr	r0, [pc, #132]	; (800b4dc <HAL_SPI_Init+0x270>)
 800b458:	f7f7 fce8 	bl	8002e2c <assert_failed>
 800b45c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d185      	bne.n	800b36e <HAL_SPI_Init+0x102>
 800b462:	e77b      	b.n	800b35c <HAL_SPI_Init+0xf0>
    return HAL_ERROR;
 800b464:	2001      	movs	r0, #1
}
 800b466:	4770      	bx	lr
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800b468:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800b46c:	481b      	ldr	r0, [pc, #108]	; (800b4dc <HAL_SPI_Init+0x270>)
 800b46e:	f7f7 fcdd 	bl	8002e2c <assert_failed>
 800b472:	e734      	b.n	800b2de <HAL_SPI_Init+0x72>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800b474:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800b478:	4818      	ldr	r0, [pc, #96]	; (800b4dc <HAL_SPI_Init+0x270>)
 800b47a:	f7f7 fcd7 	bl	8002e2c <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800b47e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b480:	f033 0308 	bics.w	r3, r3, #8
 800b484:	f43f af59 	beq.w	800b33a <HAL_SPI_Init+0xce>
 800b488:	e7d7      	b.n	800b43a <HAL_SPI_Init+0x1ce>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800b48a:	f44f 71a8 	mov.w	r1, #336	; 0x150
 800b48e:	4813      	ldr	r0, [pc, #76]	; (800b4dc <HAL_SPI_Init+0x270>)
 800b490:	f7f7 fccc 	bl	8002e2c <assert_failed>
 800b494:	e76b      	b.n	800b36e <HAL_SPI_Init+0x102>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800b496:	f44f 71a2 	mov.w	r1, #324	; 0x144
 800b49a:	4810      	ldr	r0, [pc, #64]	; (800b4dc <HAL_SPI_Init+0x270>)
 800b49c:	f7f7 fcc6 	bl	8002e2c <assert_failed>
 800b4a0:	e70b      	b.n	800b2ba <HAL_SPI_Init+0x4e>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800b4a2:	f240 114f 	movw	r1, #335	; 0x14f
 800b4a6:	480d      	ldr	r0, [pc, #52]	; (800b4dc <HAL_SPI_Init+0x270>)
 800b4a8:	f7f7 fcc0 	bl	8002e2c <assert_failed>
 800b4ac:	e75b      	b.n	800b366 <HAL_SPI_Init+0xfa>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b4ae:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800b4b2:	480a      	ldr	r0, [pc, #40]	; (800b4dc <HAL_SPI_Init+0x270>)
 800b4b4:	f7f7 fcba 	bl	8002e2c <assert_failed>
 800b4b8:	e747      	b.n	800b34a <HAL_SPI_Init+0xde>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800b4ba:	f240 1147 	movw	r1, #327	; 0x147
 800b4be:	4807      	ldr	r0, [pc, #28]	; (800b4dc <HAL_SPI_Init+0x270>)
 800b4c0:	f7f7 fcb4 	bl	8002e2c <assert_failed>
 800b4c4:	e72d      	b.n	800b322 <HAL_SPI_Init+0xb6>
 800b4c6:	bf00      	nop
 800b4c8:	40013000 	.word	0x40013000
 800b4cc:	40003800 	.word	0x40003800
 800b4d0:	40003c00 	.word	0x40003c00
 800b4d4:	40013400 	.word	0x40013400
 800b4d8:	40015400 	.word	0x40015400
 800b4dc:	08026918 	.word	0x08026918

0800b4e0 <HAL_SPI_Transmit>:
{
 800b4e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4e4:	461d      	mov	r5, r3
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800b4e6:	6883      	ldr	r3, [r0, #8]
{
 800b4e8:	b082      	sub	sp, #8
 800b4ea:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800b4ec:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
{
 800b4f0:	4688      	mov	r8, r1
 800b4f2:	4617      	mov	r7, r2
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800b4f4:	f040 8081 	bne.w	800b5fa <HAL_SPI_Transmit+0x11a>
  __HAL_LOCK(hspi);
 800b4f8:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800b4fc:	2b01      	cmp	r3, #1
 800b4fe:	f000 8086 	beq.w	800b60e <HAL_SPI_Transmit+0x12e>
 800b502:	2301      	movs	r3, #1
 800b504:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800b508:	f7fa f856 	bl	80055b8 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800b50c:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tickstart = HAL_GetTick();
 800b510:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800b512:	2b01      	cmp	r3, #1
 800b514:	d009      	beq.n	800b52a <HAL_SPI_Transmit+0x4a>
    errorcode = HAL_BUSY;
 800b516:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800b518:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800b51a:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800b51c:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800b520:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800b524:	b002      	add	sp, #8
 800b526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800b52a:	f1b8 0f00 	cmp.w	r8, #0
 800b52e:	d072      	beq.n	800b616 <HAL_SPI_Transmit+0x136>
 800b530:	fab7 f387 	clz	r3, r7
 800b534:	095b      	lsrs	r3, r3, #5
 800b536:	2b00      	cmp	r3, #0
 800b538:	d16d      	bne.n	800b616 <HAL_SPI_Transmit+0x136>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b53a:	68a2      	ldr	r2, [r4, #8]
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b53c:	2103      	movs	r1, #3
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b53e:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b540:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b544:	f884 105d 	strb.w	r1, [r4, #93]	; 0x5d
  hspi->RxXferSize  = 0U;
 800b548:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b54c:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b54e:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 800b552:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800b554:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b556:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->RxISR       = NULL;
 800b55a:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
 800b55e:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b560:	d103      	bne.n	800b56a <HAL_SPI_Transmit+0x8a>
    SPI_1LINE_TX(hspi);
 800b562:	681a      	ldr	r2, [r3, #0]
 800b564:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b568:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b56a:	681a      	ldr	r2, [r3, #0]
 800b56c:	0652      	lsls	r2, r2, #25
 800b56e:	d403      	bmi.n	800b578 <HAL_SPI_Transmit+0x98>
    __HAL_SPI_ENABLE(hspi);
 800b570:	681a      	ldr	r2, [r3, #0]
 800b572:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b576:	601a      	str	r2, [r3, #0]
 800b578:	f1a7 0701 	sub.w	r7, r7, #1
 800b57c:	6861      	ldr	r1, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b57e:	68e2      	ldr	r2, [r4, #12]
 800b580:	fab7 f787 	clz	r7, r7
 800b584:	097f      	lsrs	r7, r7, #5
 800b586:	2900      	cmp	r1, #0
 800b588:	bf08      	it	eq
 800b58a:	2701      	moveq	r7, #1
 800b58c:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 800b590:	d94c      	bls.n	800b62c <HAL_SPI_Transmit+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b592:	b147      	cbz	r7, 800b5a6 <HAL_SPI_Transmit+0xc6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b594:	4642      	mov	r2, r8
 800b596:	f832 1b02 	ldrh.w	r1, [r2], #2
 800b59a:	60d9      	str	r1, [r3, #12]
      hspi->TxXferCount--;
 800b59c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b59e:	63a2      	str	r2, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800b5a0:	3b01      	subs	r3, #1
 800b5a2:	b29b      	uxth	r3, r3
 800b5a4:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800b5a6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800b5a8:	b29b      	uxth	r3, r3
 800b5aa:	b183      	cbz	r3, 800b5ce <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b5ac:	6823      	ldr	r3, [r4, #0]
 800b5ae:	689a      	ldr	r2, [r3, #8]
 800b5b0:	0790      	lsls	r0, r2, #30
 800b5b2:	d532      	bpl.n	800b61a <HAL_SPI_Transmit+0x13a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b5b4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b5b6:	f831 2b02 	ldrh.w	r2, [r1], #2
 800b5ba:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800b5bc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b5be:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800b5c0:	3b01      	subs	r3, #1
 800b5c2:	b29b      	uxth	r3, r3
 800b5c4:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800b5c6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800b5c8:	b29b      	uxth	r3, r3
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d1ee      	bne.n	800b5ac <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b5ce:	4632      	mov	r2, r6
 800b5d0:	4629      	mov	r1, r5
 800b5d2:	4620      	mov	r0, r4
 800b5d4:	f7ff fe2a 	bl	800b22c <SPI_EndRxTxTransaction>
 800b5d8:	b108      	cbz	r0, 800b5de <HAL_SPI_Transmit+0xfe>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b5da:	2320      	movs	r3, #32
 800b5dc:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b5de:	68a3      	ldr	r3, [r4, #8]
 800b5e0:	b933      	cbnz	r3, 800b5f0 <HAL_SPI_Transmit+0x110>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b5e2:	6822      	ldr	r2, [r4, #0]
 800b5e4:	9301      	str	r3, [sp, #4]
 800b5e6:	68d3      	ldr	r3, [r2, #12]
 800b5e8:	9301      	str	r3, [sp, #4]
 800b5ea:	6893      	ldr	r3, [r2, #8]
 800b5ec:	9301      	str	r3, [sp, #4]
 800b5ee:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b5f0:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 800b5f2:	3000      	adds	r0, #0
 800b5f4:	bf18      	it	ne
 800b5f6:	2001      	movne	r0, #1
error:
 800b5f8:	e78e      	b.n	800b518 <HAL_SPI_Transmit+0x38>
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800b5fa:	f44f 7147 	mov.w	r1, #796	; 0x31c
 800b5fe:	4827      	ldr	r0, [pc, #156]	; (800b69c <HAL_SPI_Transmit+0x1bc>)
 800b600:	f7f7 fc14 	bl	8002e2c <assert_failed>
  __HAL_LOCK(hspi);
 800b604:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800b608:	2b01      	cmp	r3, #1
 800b60a:	f47f af7a 	bne.w	800b502 <HAL_SPI_Transmit+0x22>
 800b60e:	2002      	movs	r0, #2
}
 800b610:	b002      	add	sp, #8
 800b612:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    errorcode = HAL_ERROR;
 800b616:	2001      	movs	r0, #1
 800b618:	e77e      	b.n	800b518 <HAL_SPI_Transmit+0x38>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b61a:	f7f9 ffcd 	bl	80055b8 <HAL_GetTick>
 800b61e:	1b80      	subs	r0, r0, r6
 800b620:	42a8      	cmp	r0, r5
 800b622:	d3c0      	bcc.n	800b5a6 <HAL_SPI_Transmit+0xc6>
 800b624:	1c69      	adds	r1, r5, #1
 800b626:	d0be      	beq.n	800b5a6 <HAL_SPI_Transmit+0xc6>
          errorcode = HAL_TIMEOUT;
 800b628:	2003      	movs	r0, #3
 800b62a:	e775      	b.n	800b518 <HAL_SPI_Transmit+0x38>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b62c:	b16f      	cbz	r7, 800b64a <HAL_SPI_Transmit+0x16a>
      if (hspi->TxXferCount > 1U)
 800b62e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800b630:	2a01      	cmp	r2, #1
 800b632:	d92f      	bls.n	800b694 <HAL_SPI_Transmit+0x1b4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b634:	4642      	mov	r2, r8
 800b636:	e015      	b.n	800b664 <HAL_SPI_Transmit+0x184>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b638:	780a      	ldrb	r2, [r1, #0]
 800b63a:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 800b63c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 800b63e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800b640:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 800b642:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 800b644:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 800b646:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800b648:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800b64a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800b64c:	b29b      	uxth	r3, r3
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d0bd      	beq.n	800b5ce <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b652:	6823      	ldr	r3, [r4, #0]
 800b654:	689a      	ldr	r2, [r3, #8]
 800b656:	0792      	lsls	r2, r2, #30
 800b658:	d514      	bpl.n	800b684 <HAL_SPI_Transmit+0x1a4>
        if (hspi->TxXferCount > 1U)
 800b65a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800b65c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b65e:	2a01      	cmp	r2, #1
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b660:	460a      	mov	r2, r1
        if (hspi->TxXferCount > 1U)
 800b662:	d9e9      	bls.n	800b638 <HAL_SPI_Transmit+0x158>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b664:	f832 1b02 	ldrh.w	r1, [r2], #2
 800b668:	60d9      	str	r1, [r3, #12]
          hspi->TxXferCount -= 2U;
 800b66a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b66c:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800b66e:	3b02      	subs	r3, #2
 800b670:	b29b      	uxth	r3, r3
 800b672:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800b674:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800b676:	b29b      	uxth	r3, r3
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d0a8      	beq.n	800b5ce <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b67c:	6823      	ldr	r3, [r4, #0]
 800b67e:	689a      	ldr	r2, [r3, #8]
 800b680:	0792      	lsls	r2, r2, #30
 800b682:	d4ea      	bmi.n	800b65a <HAL_SPI_Transmit+0x17a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b684:	f7f9 ff98 	bl	80055b8 <HAL_GetTick>
 800b688:	1b80      	subs	r0, r0, r6
 800b68a:	42a8      	cmp	r0, r5
 800b68c:	d3dd      	bcc.n	800b64a <HAL_SPI_Transmit+0x16a>
 800b68e:	1c6b      	adds	r3, r5, #1
 800b690:	d0db      	beq.n	800b64a <HAL_SPI_Transmit+0x16a>
 800b692:	e7c9      	b.n	800b628 <HAL_SPI_Transmit+0x148>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b694:	f898 2000 	ldrb.w	r2, [r8]
 800b698:	e7cf      	b.n	800b63a <HAL_SPI_Transmit+0x15a>
 800b69a:	bf00      	nop
 800b69c:	08026918 	.word	0x08026918

0800b6a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b6a0:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b6a2:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b6a4:	688d      	ldr	r5, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b6a6:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
  tmpccmrx |= OC_Config->OCMode;
 800b6aa:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b6ac:	4a0f      	ldr	r2, [pc, #60]	; (800b6ec <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b6ae:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800b6b0:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800b6b2:	6844      	ldr	r4, [r0, #4]
  tmpccer &= ~TIM_CCER_CC5P;
 800b6b4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccmrx = TIMx->CCMR3;
 800b6b8:	6d47      	ldr	r7, [r0, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b6ba:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6be:	4d0c      	ldr	r5, [pc, #48]	; (800b6f0 <TIM_OC5_SetConfig+0x50>)
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b6c0:	403a      	ands	r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6c2:	42a8      	cmp	r0, r5
  tmpccmrx |= OC_Config->OCMode;
 800b6c4:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6c8:	d00a      	beq.n	800b6e0 <TIM_OC5_SetConfig+0x40>
 800b6ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800b6ce:	42a8      	cmp	r0, r5
 800b6d0:	d006      	beq.n	800b6e0 <TIM_OC5_SetConfig+0x40>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b6d2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800b6d4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b6d6:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800b6d8:	6581      	str	r1, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6da:	6203      	str	r3, [r0, #32]
}
 800b6dc:	bcf0      	pop	{r4, r5, r6, r7}
 800b6de:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b6e0:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b6e4:	694d      	ldr	r5, [r1, #20]
 800b6e6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800b6ea:	e7f2      	b.n	800b6d2 <TIM_OC5_SetConfig+0x32>
 800b6ec:	fffeff8f 	.word	0xfffeff8f
 800b6f0:	40010000 	.word	0x40010000

0800b6f4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b6f4:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b6f6:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b6f8:	688d      	ldr	r5, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b6fa:	f424 1480 	bic.w	r4, r4, #1048576	; 0x100000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b6fe:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b700:	4a0f      	ldr	r2, [pc, #60]	; (800b740 <TIM_OC6_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b702:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800b704:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800b706:	6844      	ldr	r4, [r0, #4]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b708:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccmrx = TIMx->CCMR3;
 800b70c:	6d47      	ldr	r7, [r0, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b70e:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b712:	4d0c      	ldr	r5, [pc, #48]	; (800b744 <TIM_OC6_SetConfig+0x50>)
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b714:	403a      	ands	r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b716:	42a8      	cmp	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b718:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b71c:	d00a      	beq.n	800b734 <TIM_OC6_SetConfig+0x40>
 800b71e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800b722:	42a8      	cmp	r0, r5
 800b724:	d006      	beq.n	800b734 <TIM_OC6_SetConfig+0x40>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b726:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800b728:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b72a:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800b72c:	65c1      	str	r1, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b72e:	6203      	str	r3, [r0, #32]
}
 800b730:	bcf0      	pop	{r4, r5, r6, r7}
 800b732:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b734:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b738:	694d      	ldr	r5, [r1, #20]
 800b73a:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 800b73e:	e7f2      	b.n	800b726 <TIM_OC6_SetConfig+0x32>
 800b740:	feff8fff 	.word	0xfeff8fff
 800b744:	40010000 	.word	0x40010000

0800b748 <TIM_OC1_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b748:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b74a:	4b2c      	ldr	r3, [pc, #176]	; (800b7fc <TIM_OC1_SetConfig+0xb4>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b74c:	f022 0201 	bic.w	r2, r2, #1
{
 800b750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b754:	460e      	mov	r6, r1
  tmpccer |= OC_Config->OCPolarity;
 800b756:	6889      	ldr	r1, [r1, #8]
{
 800b758:	4604      	mov	r4, r0
  tmpccmrx |= OC_Config->OCMode;
 800b75a:	6837      	ldr	r7, [r6, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b75c:	6202      	str	r2, [r0, #32]
  tmpccer = TIMx->CCER;
 800b75e:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800b760:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800b764:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 800b766:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b76a:	4013      	ands	r3, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b76c:	4a24      	ldr	r2, [pc, #144]	; (800b800 <TIM_OC1_SetConfig+0xb8>)
  tmpccer |= OC_Config->OCPolarity;
 800b76e:	430d      	orrs	r5, r1
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b770:	4290      	cmp	r0, r2
  tmpccmrx |= OC_Config->OCMode;
 800b772:	ea47 0703 	orr.w	r7, r7, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b776:	d00a      	beq.n	800b78e <TIM_OC1_SetConfig+0x46>
 800b778:	4b22      	ldr	r3, [pc, #136]	; (800b804 <TIM_OC1_SetConfig+0xbc>)
 800b77a:	4298      	cmp	r0, r3
 800b77c:	d007      	beq.n	800b78e <TIM_OC1_SetConfig+0x46>
  TIMx->CCR1 = OC_Config->Pulse;
 800b77e:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800b780:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800b784:	61a7      	str	r7, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800b786:	6363      	str	r3, [r4, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800b788:	6225      	str	r5, [r4, #32]
}
 800b78a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800b78e:	68f2      	ldr	r2, [r6, #12]
 800b790:	f032 0308 	bics.w	r3, r2, #8
 800b794:	d12a      	bne.n	800b7ec <TIM_OC1_SetConfig+0xa4>
    tmpccer &= ~TIM_CCER_CC1NP;
 800b796:	f025 0508 	bic.w	r5, r5, #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b79a:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= OC_Config->OCNPolarity;
 800b79c:	4315      	orrs	r5, r2
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b79e:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC1NE;
 800b7a2:	f025 0504 	bic.w	r5, r5, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b7a6:	d117      	bne.n	800b7d8 <TIM_OC1_SetConfig+0x90>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b7a8:	6973      	ldr	r3, [r6, #20]
 800b7aa:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800b7ae:	d106      	bne.n	800b7be <TIM_OC1_SetConfig+0x76>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b7b0:	f428 7240 	bic.w	r2, r8, #768	; 0x300
 800b7b4:	69b1      	ldr	r1, [r6, #24]
 800b7b6:	430a      	orrs	r2, r1
    tmpcr2 |= OC_Config->OCNIdleState;
 800b7b8:	ea42 0803 	orr.w	r8, r2, r3
 800b7bc:	e7df      	b.n	800b77e <TIM_OC1_SetConfig+0x36>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b7be:	f241 7199 	movw	r1, #6041	; 0x1799
 800b7c2:	4811      	ldr	r0, [pc, #68]	; (800b808 <TIM_OC1_SetConfig+0xc0>)
 800b7c4:	f7f7 fb32 	bl	8002e2c <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b7c8:	f428 7240 	bic.w	r2, r8, #768	; 0x300
 800b7cc:	69b1      	ldr	r1, [r6, #24]
 800b7ce:	6973      	ldr	r3, [r6, #20]
 800b7d0:	430a      	orrs	r2, r1
    tmpcr2 |= OC_Config->OCNIdleState;
 800b7d2:	ea42 0803 	orr.w	r8, r2, r3
 800b7d6:	e7d2      	b.n	800b77e <TIM_OC1_SetConfig+0x36>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b7d8:	f241 7198 	movw	r1, #6040	; 0x1798
 800b7dc:	480a      	ldr	r0, [pc, #40]	; (800b808 <TIM_OC1_SetConfig+0xc0>)
 800b7de:	f7f7 fb25 	bl	8002e2c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b7e2:	6973      	ldr	r3, [r6, #20]
 800b7e4:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800b7e8:	d0e2      	beq.n	800b7b0 <TIM_OC1_SetConfig+0x68>
 800b7ea:	e7e8      	b.n	800b7be <TIM_OC1_SetConfig+0x76>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800b7ec:	f241 718b 	movw	r1, #6027	; 0x178b
 800b7f0:	4805      	ldr	r0, [pc, #20]	; (800b808 <TIM_OC1_SetConfig+0xc0>)
 800b7f2:	f7f7 fb1b 	bl	8002e2c <assert_failed>
 800b7f6:	68f2      	ldr	r2, [r6, #12]
 800b7f8:	e7cd      	b.n	800b796 <TIM_OC1_SetConfig+0x4e>
 800b7fa:	bf00      	nop
 800b7fc:	fffeff8c 	.word	0xfffeff8c
 800b800:	40010000 	.word	0x40010000
 800b804:	40010400 	.word	0x40010400
 800b808:	08026950 	.word	0x08026950

0800b80c <TIM_OC3_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b80c:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b80e:	4b2e      	ldr	r3, [pc, #184]	; (800b8c8 <TIM_OC3_SetConfig+0xbc>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b810:	f422 7280 	bic.w	r2, r2, #256	; 0x100
{
 800b814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b818:	460e      	mov	r6, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b81a:	6889      	ldr	r1, [r1, #8]
{
 800b81c:	4604      	mov	r4, r0
  tmpccmrx |= OC_Config->OCMode;
 800b81e:	6837      	ldr	r7, [r6, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b820:	6202      	str	r2, [r0, #32]
  tmpccer = TIMx->CCER;
 800b822:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800b824:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800b828:	69c2      	ldr	r2, [r0, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 800b82a:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b82e:	4013      	ands	r3, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b830:	4a26      	ldr	r2, [pc, #152]	; (800b8cc <TIM_OC3_SetConfig+0xc0>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b832:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b836:	4290      	cmp	r0, r2
  tmpccmrx |= OC_Config->OCMode;
 800b838:	ea47 0703 	orr.w	r7, r7, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b83c:	d00a      	beq.n	800b854 <TIM_OC3_SetConfig+0x48>
 800b83e:	4b24      	ldr	r3, [pc, #144]	; (800b8d0 <TIM_OC3_SetConfig+0xc4>)
 800b840:	4298      	cmp	r0, r3
 800b842:	d007      	beq.n	800b854 <TIM_OC3_SetConfig+0x48>
  TIMx->CCR3 = OC_Config->Pulse;
 800b844:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800b846:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800b84a:	61e7      	str	r7, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800b84c:	63e3      	str	r3, [r4, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800b84e:	6225      	str	r5, [r4, #32]
}
 800b850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800b854:	68f2      	ldr	r2, [r6, #12]
 800b856:	f032 0308 	bics.w	r3, r2, #8
 800b85a:	d12d      	bne.n	800b8b8 <TIM_OC3_SetConfig+0xac>
    tmpccer &= ~TIM_CCER_CC3NP;
 800b85c:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b860:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b862:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b866:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 800b86a:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b86e:	d119      	bne.n	800b8a4 <TIM_OC3_SetConfig+0x98>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b870:	6973      	ldr	r3, [r6, #20]
 800b872:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800b876:	d107      	bne.n	800b888 <TIM_OC3_SetConfig+0x7c>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b878:	f428 5240 	bic.w	r2, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b87c:	69b1      	ldr	r1, [r6, #24]
 800b87e:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800b882:	ea42 1803 	orr.w	r8, r2, r3, lsl #4
 800b886:	e7dd      	b.n	800b844 <TIM_OC3_SetConfig+0x38>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b888:	f641 012f 	movw	r1, #6191	; 0x182f
 800b88c:	4811      	ldr	r0, [pc, #68]	; (800b8d4 <TIM_OC3_SetConfig+0xc8>)
 800b88e:	f7f7 facd 	bl	8002e2c <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b892:	f428 5240 	bic.w	r2, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b896:	69b1      	ldr	r1, [r6, #24]
 800b898:	6973      	ldr	r3, [r6, #20]
 800b89a:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800b89e:	ea42 1803 	orr.w	r8, r2, r3, lsl #4
 800b8a2:	e7cf      	b.n	800b844 <TIM_OC3_SetConfig+0x38>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b8a4:	f641 012e 	movw	r1, #6190	; 0x182e
 800b8a8:	480a      	ldr	r0, [pc, #40]	; (800b8d4 <TIM_OC3_SetConfig+0xc8>)
 800b8aa:	f7f7 fabf 	bl	8002e2c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b8ae:	6973      	ldr	r3, [r6, #20]
 800b8b0:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800b8b4:	d0e0      	beq.n	800b878 <TIM_OC3_SetConfig+0x6c>
 800b8b6:	e7e7      	b.n	800b888 <TIM_OC3_SetConfig+0x7c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800b8b8:	f641 0121 	movw	r1, #6177	; 0x1821
 800b8bc:	4805      	ldr	r0, [pc, #20]	; (800b8d4 <TIM_OC3_SetConfig+0xc8>)
 800b8be:	f7f7 fab5 	bl	8002e2c <assert_failed>
 800b8c2:	68f2      	ldr	r2, [r6, #12]
 800b8c4:	e7ca      	b.n	800b85c <TIM_OC3_SetConfig+0x50>
 800b8c6:	bf00      	nop
 800b8c8:	fffeff8c 	.word	0xfffeff8c
 800b8cc:	40010000 	.word	0x40010000
 800b8d0:	40010400 	.word	0x40010400
 800b8d4:	08026950 	.word	0x08026950

0800b8d8 <TIM_OC4_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b8d8:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b8da:	4b1b      	ldr	r3, [pc, #108]	; (800b948 <TIM_OC4_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b8dc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
{
 800b8e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8e2:	460f      	mov	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b8e4:	6889      	ldr	r1, [r1, #8]
{
 800b8e6:	4604      	mov	r4, r0
 800b8e8:	b083      	sub	sp, #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b8ea:	683e      	ldr	r6, [r7, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b8ec:	6202      	str	r2, [r0, #32]
  tmpccer = TIMx->CCER;
 800b8ee:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800b8f0:	6842      	ldr	r2, [r0, #4]
  tmpccer &= ~TIM_CCER_CC4P;
 800b8f2:	f425 5500 	bic.w	r5, r5, #8192	; 0x2000
  tmpccmrx = TIMx->CCMR2;
 800b8f6:	69c0      	ldr	r0, [r0, #28]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b8f8:	ea45 3501 	orr.w	r5, r5, r1, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b8fc:	4913      	ldr	r1, [pc, #76]	; (800b94c <TIM_OC4_SetConfig+0x74>)
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b8fe:	4003      	ands	r3, r0
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b900:	428c      	cmp	r4, r1
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b902:	ea43 2606 	orr.w	r6, r3, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b906:	d009      	beq.n	800b91c <TIM_OC4_SetConfig+0x44>
 800b908:	4b11      	ldr	r3, [pc, #68]	; (800b950 <TIM_OC4_SetConfig+0x78>)
 800b90a:	429c      	cmp	r4, r3
 800b90c:	d006      	beq.n	800b91c <TIM_OC4_SetConfig+0x44>
  TIMx->CCR4 = OC_Config->Pulse;
 800b90e:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 800b910:	6062      	str	r2, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800b912:	61e6      	str	r6, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800b914:	6423      	str	r3, [r4, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800b916:	6225      	str	r5, [r4, #32]
}
 800b918:	b003      	add	sp, #12
 800b91a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b91c:	697b      	ldr	r3, [r7, #20]
 800b91e:	f433 7180 	bics.w	r1, r3, #256	; 0x100
 800b922:	d104      	bne.n	800b92e <TIM_OC4_SetConfig+0x56>
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b924:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b928:	ea42 1283 	orr.w	r2, r2, r3, lsl #6
 800b92c:	e7ef      	b.n	800b90e <TIM_OC4_SetConfig+0x36>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b92e:	f641 016d 	movw	r1, #6253	; 0x186d
 800b932:	4808      	ldr	r0, [pc, #32]	; (800b954 <TIM_OC4_SetConfig+0x7c>)
 800b934:	9201      	str	r2, [sp, #4]
 800b936:	f7f7 fa79 	bl	8002e2c <assert_failed>
 800b93a:	9a01      	ldr	r2, [sp, #4]
 800b93c:	697b      	ldr	r3, [r7, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b93e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b942:	ea42 1283 	orr.w	r2, r2, r3, lsl #6
 800b946:	e7e2      	b.n	800b90e <TIM_OC4_SetConfig+0x36>
 800b948:	feff8cff 	.word	0xfeff8cff
 800b94c:	40010000 	.word	0x40010000
 800b950:	40010400 	.word	0x40010400
 800b954:	08026950 	.word	0x08026950

0800b958 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800b958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b95a:	6803      	ldr	r3, [r0, #0]
{
 800b95c:	460c      	mov	r4, r1
 800b95e:	4606      	mov	r6, r0

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800b960:	6848      	ldr	r0, [r1, #4]
  tmpsmcr = htim->Instance->SMCR;
 800b962:	6899      	ldr	r1, [r3, #8]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800b964:	4aac      	ldr	r2, [pc, #688]	; (800bc18 <TIM_SlaveTimer_SetConfig+0x2c0>)

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800b966:	2830      	cmp	r0, #48	; 0x30
  tmpsmcr &= ~TIM_SMCR_TS;
 800b968:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800b96c:	6825      	ldr	r5, [r4, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800b96e:	ea41 0100 	orr.w	r1, r1, r0
  tmpsmcr &= ~TIM_SMCR_SMS;
 800b972:	ea02 0201 	and.w	r2, r2, r1
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800b976:	ea42 0205 	orr.w	r2, r2, r5
  htim->Instance->SMCR = tmpsmcr;
 800b97a:	609a      	str	r2, [r3, #8]
  switch (sSlaveConfig->InputTrigger)
 800b97c:	f000 80c9 	beq.w	800bb12 <TIM_SlaveTimer_SetConfig+0x1ba>
 800b980:	f240 80c2 	bls.w	800bb08 <TIM_SlaveTimer_SetConfig+0x1b0>
 800b984:	2850      	cmp	r0, #80	; 0x50
 800b986:	f000 8159 	beq.w	800bc3c <TIM_SlaveTimer_SetConfig+0x2e4>
 800b98a:	d958      	bls.n	800ba3e <TIM_SlaveTimer_SetConfig+0xe6>
 800b98c:	2860      	cmp	r0, #96	; 0x60
 800b98e:	f000 80ee 	beq.w	800bb6e <TIM_SlaveTimer_SetConfig+0x216>
 800b992:	2870      	cmp	r0, #112	; 0x70
 800b994:	f040 80e9 	bne.w	800bb6a <TIM_SlaveTimer_SetConfig+0x212>
  {
    case TIM_TS_ETRF:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800b998:	4aa0      	ldr	r2, [pc, #640]	; (800bc1c <TIM_SlaveTimer_SetConfig+0x2c4>)
 800b99a:	49a1      	ldr	r1, [pc, #644]	; (800bc20 <TIM_SlaveTimer_SetConfig+0x2c8>)
 800b99c:	4293      	cmp	r3, r2
 800b99e:	bf18      	it	ne
 800b9a0:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800b9a4:	489f      	ldr	r0, [pc, #636]	; (800bc24 <TIM_SlaveTimer_SetConfig+0x2cc>)
 800b9a6:	bf14      	ite	ne
 800b9a8:	2201      	movne	r2, #1
 800b9aa:	2200      	moveq	r2, #0
 800b9ac:	428b      	cmp	r3, r1
 800b9ae:	bf0c      	ite	eq
 800b9b0:	2200      	moveq	r2, #0
 800b9b2:	f002 0201 	andne.w	r2, r2, #1
 800b9b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b9ba:	4283      	cmp	r3, r0
 800b9bc:	bf0c      	ite	eq
 800b9be:	2200      	moveq	r2, #0
 800b9c0:	f002 0201 	andne.w	r2, r2, #1
 800b9c4:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800b9c8:	428b      	cmp	r3, r1
 800b9ca:	bf0c      	ite	eq
 800b9cc:	2200      	moveq	r2, #0
 800b9ce:	f002 0201 	andne.w	r2, r2, #1
 800b9d2:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800b9d6:	4283      	cmp	r3, r0
 800b9d8:	bf0c      	ite	eq
 800b9da:	2200      	moveq	r2, #0
 800b9dc:	f002 0201 	andne.w	r2, r2, #1
 800b9e0:	428b      	cmp	r3, r1
 800b9e2:	bf0c      	ite	eq
 800b9e4:	2200      	moveq	r2, #0
 800b9e6:	f002 0201 	andne.w	r2, r2, #1
 800b9ea:	b11a      	cbz	r2, 800b9f4 <TIM_SlaveTimer_SetConfig+0x9c>
 800b9ec:	4a8e      	ldr	r2, [pc, #568]	; (800bc28 <TIM_SlaveTimer_SetConfig+0x2d0>)
 800b9ee:	4293      	cmp	r3, r2
 800b9f0:	f040 81bf 	bne.w	800bd72 <TIM_SlaveTimer_SetConfig+0x41a>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800b9f4:	68e3      	ldr	r3, [r4, #12]
 800b9f6:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800b9fa:	f040 819c 	bne.w	800bd36 <TIM_SlaveTimer_SetConfig+0x3de>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800b9fe:	68a3      	ldr	r3, [r4, #8]
 800ba00:	2b0a      	cmp	r3, #10
 800ba02:	bf18      	it	ne
 800ba04:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800ba08:	d003      	beq.n	800ba12 <TIM_SlaveTimer_SetConfig+0xba>
 800ba0a:	f033 0302 	bics.w	r3, r3, #2
 800ba0e:	f040 8198 	bne.w	800bd42 <TIM_SlaveTimer_SetConfig+0x3ea>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800ba12:	6921      	ldr	r1, [r4, #16]
 800ba14:	290f      	cmp	r1, #15
 800ba16:	d905      	bls.n	800ba24 <TIM_SlaveTimer_SetConfig+0xcc>
 800ba18:	f641 1114 	movw	r1, #6420	; 0x1914
 800ba1c:	4883      	ldr	r0, [pc, #524]	; (800bc2c <TIM_SlaveTimer_SetConfig+0x2d4>)
 800ba1e:	f7f7 fa05 	bl	8002e2c <assert_failed>
 800ba22:	6921      	ldr	r1, [r4, #16]
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800ba24:	6835      	ldr	r5, [r6, #0]
    }

    default:
      break;
  }
  return HAL_OK;
 800ba26:	2000      	movs	r0, #0
 800ba28:	68e3      	ldr	r3, [r4, #12]
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ba2a:	68aa      	ldr	r2, [r5, #8]
 800ba2c:	68a4      	ldr	r4, [r4, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ba2e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800ba32:	4323      	orrs	r3, r4
 800ba34:	4313      	orrs	r3, r2

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ba36:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ba3a:	60ab      	str	r3, [r5, #8]
}
 800ba3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sSlaveConfig->InputTrigger)
 800ba3e:	2840      	cmp	r0, #64	; 0x40
 800ba40:	f040 8093 	bne.w	800bb6a <TIM_SlaveTimer_SetConfig+0x212>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800ba44:	4a75      	ldr	r2, [pc, #468]	; (800bc1c <TIM_SlaveTimer_SetConfig+0x2c4>)
 800ba46:	4976      	ldr	r1, [pc, #472]	; (800bc20 <TIM_SlaveTimer_SetConfig+0x2c8>)
 800ba48:	4293      	cmp	r3, r2
 800ba4a:	bf18      	it	ne
 800ba4c:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800ba50:	4874      	ldr	r0, [pc, #464]	; (800bc24 <TIM_SlaveTimer_SetConfig+0x2cc>)
 800ba52:	bf14      	ite	ne
 800ba54:	2201      	movne	r2, #1
 800ba56:	2200      	moveq	r2, #0
 800ba58:	428b      	cmp	r3, r1
 800ba5a:	bf0c      	ite	eq
 800ba5c:	2200      	moveq	r2, #0
 800ba5e:	f002 0201 	andne.w	r2, r2, #1
 800ba62:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ba66:	4283      	cmp	r3, r0
 800ba68:	bf0c      	ite	eq
 800ba6a:	2200      	moveq	r2, #0
 800ba6c:	f002 0201 	andne.w	r2, r2, #1
 800ba70:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800ba74:	428b      	cmp	r3, r1
 800ba76:	bf0c      	ite	eq
 800ba78:	2200      	moveq	r2, #0
 800ba7a:	f002 0201 	andne.w	r2, r2, #1
 800ba7e:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800ba82:	4283      	cmp	r3, r0
 800ba84:	bf0c      	ite	eq
 800ba86:	2200      	moveq	r2, #0
 800ba88:	f002 0201 	andne.w	r2, r2, #1
 800ba8c:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 800ba90:	428b      	cmp	r3, r1
 800ba92:	bf0c      	ite	eq
 800ba94:	2200      	moveq	r2, #0
 800ba96:	f002 0201 	andne.w	r2, r2, #1
 800ba9a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ba9e:	4283      	cmp	r3, r0
 800baa0:	bf0c      	ite	eq
 800baa2:	2200      	moveq	r2, #0
 800baa4:	f002 0201 	andne.w	r2, r2, #1
 800baa8:	f5a0 3096 	sub.w	r0, r0, #76800	; 0x12c00
 800baac:	428b      	cmp	r3, r1
 800baae:	bf0c      	ite	eq
 800bab0:	2200      	moveq	r2, #0
 800bab2:	f002 0201 	andne.w	r2, r2, #1
 800bab6:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800baba:	4283      	cmp	r3, r0
 800babc:	bf0c      	ite	eq
 800babe:	2200      	moveq	r2, #0
 800bac0:	f002 0201 	andne.w	r2, r2, #1
 800bac4:	428b      	cmp	r3, r1
 800bac6:	bf0c      	ite	eq
 800bac8:	2200      	moveq	r2, #0
 800baca:	f002 0201 	andne.w	r2, r2, #1
 800bace:	b11a      	cbz	r2, 800bad8 <TIM_SlaveTimer_SetConfig+0x180>
 800bad0:	4a57      	ldr	r2, [pc, #348]	; (800bc30 <TIM_SlaveTimer_SetConfig+0x2d8>)
 800bad2:	4293      	cmp	r3, r2
 800bad4:	f040 8159 	bne.w	800bd8a <TIM_SlaveTimer_SetConfig+0x432>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800bad8:	6923      	ldr	r3, [r4, #16]
 800bada:	2b0f      	cmp	r3, #15
 800badc:	f200 811e 	bhi.w	800bd1c <TIM_SlaveTimer_SetConfig+0x3c4>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800bae0:	6823      	ldr	r3, [r4, #0]
 800bae2:	2b05      	cmp	r3, #5
 800bae4:	f000 8118 	beq.w	800bd18 <TIM_SlaveTimer_SetConfig+0x3c0>
      tmpccer = htim->Instance->CCER;
 800bae8:	6833      	ldr	r3, [r6, #0]
  return HAL_OK;
 800baea:	2000      	movs	r0, #0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800baec:	6925      	ldr	r5, [r4, #16]
      tmpccer = htim->Instance->CCER;
 800baee:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800baf0:	6a19      	ldr	r1, [r3, #32]
 800baf2:	f021 0101 	bic.w	r1, r1, #1
 800baf6:	6219      	str	r1, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800baf8:	699a      	ldr	r2, [r3, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bafa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800bafe:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800bb02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800bb04:	621c      	str	r4, [r3, #32]
}
 800bb06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sSlaveConfig->InputTrigger)
 800bb08:	2810      	cmp	r0, #16
 800bb0a:	d002      	beq.n	800bb12 <TIM_SlaveTimer_SetConfig+0x1ba>
 800bb0c:	2820      	cmp	r0, #32
 800bb0e:	d000      	beq.n	800bb12 <TIM_SlaveTimer_SetConfig+0x1ba>
 800bb10:	bb58      	cbnz	r0, 800bb6a <TIM_SlaveTimer_SetConfig+0x212>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800bb12:	4a42      	ldr	r2, [pc, #264]	; (800bc1c <TIM_SlaveTimer_SetConfig+0x2c4>)
 800bb14:	4942      	ldr	r1, [pc, #264]	; (800bc20 <TIM_SlaveTimer_SetConfig+0x2c8>)
 800bb16:	4293      	cmp	r3, r2
 800bb18:	bf18      	it	ne
 800bb1a:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800bb1e:	4d41      	ldr	r5, [pc, #260]	; (800bc24 <TIM_SlaveTimer_SetConfig+0x2cc>)
 800bb20:	4c44      	ldr	r4, [pc, #272]	; (800bc34 <TIM_SlaveTimer_SetConfig+0x2dc>)
 800bb22:	bf14      	ite	ne
 800bb24:	2201      	movne	r2, #1
 800bb26:	2200      	moveq	r2, #0
 800bb28:	4843      	ldr	r0, [pc, #268]	; (800bc38 <TIM_SlaveTimer_SetConfig+0x2e0>)
 800bb2a:	428b      	cmp	r3, r1
 800bb2c:	bf0c      	ite	eq
 800bb2e:	2200      	moveq	r2, #0
 800bb30:	f002 0201 	andne.w	r2, r2, #1
 800bb34:	f501 319e 	add.w	r1, r1, #80896	; 0x13c00
 800bb38:	42ab      	cmp	r3, r5
 800bb3a:	bf0c      	ite	eq
 800bb3c:	2200      	moveq	r2, #0
 800bb3e:	f002 0201 	andne.w	r2, r2, #1
 800bb42:	42a3      	cmp	r3, r4
 800bb44:	bf0c      	ite	eq
 800bb46:	2200      	moveq	r2, #0
 800bb48:	f002 0201 	andne.w	r2, r2, #1
 800bb4c:	4283      	cmp	r3, r0
 800bb4e:	bf0c      	ite	eq
 800bb50:	2200      	moveq	r2, #0
 800bb52:	f002 0201 	andne.w	r2, r2, #1
 800bb56:	428b      	cmp	r3, r1
 800bb58:	bf0c      	ite	eq
 800bb5a:	2200      	moveq	r2, #0
 800bb5c:	f002 0201 	andne.w	r2, r2, #1
 800bb60:	b11a      	cbz	r2, 800bb6a <TIM_SlaveTimer_SetConfig+0x212>
 800bb62:	4a31      	ldr	r2, [pc, #196]	; (800bc28 <TIM_SlaveTimer_SetConfig+0x2d0>)
 800bb64:	4293      	cmp	r3, r2
 800bb66:	f040 80df 	bne.w	800bd28 <TIM_SlaveTimer_SetConfig+0x3d0>
  return HAL_OK;
 800bb6a:	2000      	movs	r0, #0
}
 800bb6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800bb6e:	4a2b      	ldr	r2, [pc, #172]	; (800bc1c <TIM_SlaveTimer_SetConfig+0x2c4>)
 800bb70:	492b      	ldr	r1, [pc, #172]	; (800bc20 <TIM_SlaveTimer_SetConfig+0x2c8>)
 800bb72:	4293      	cmp	r3, r2
 800bb74:	bf18      	it	ne
 800bb76:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800bb7a:	482a      	ldr	r0, [pc, #168]	; (800bc24 <TIM_SlaveTimer_SetConfig+0x2cc>)
 800bb7c:	bf14      	ite	ne
 800bb7e:	2201      	movne	r2, #1
 800bb80:	2200      	moveq	r2, #0
 800bb82:	428b      	cmp	r3, r1
 800bb84:	bf0c      	ite	eq
 800bb86:	2200      	moveq	r2, #0
 800bb88:	f002 0201 	andne.w	r2, r2, #1
 800bb8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bb90:	4283      	cmp	r3, r0
 800bb92:	bf0c      	ite	eq
 800bb94:	2200      	moveq	r2, #0
 800bb96:	f002 0201 	andne.w	r2, r2, #1
 800bb9a:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800bb9e:	428b      	cmp	r3, r1
 800bba0:	bf0c      	ite	eq
 800bba2:	2200      	moveq	r2, #0
 800bba4:	f002 0201 	andne.w	r2, r2, #1
 800bba8:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800bbac:	4283      	cmp	r3, r0
 800bbae:	bf0c      	ite	eq
 800bbb0:	2200      	moveq	r2, #0
 800bbb2:	f002 0201 	andne.w	r2, r2, #1
 800bbb6:	428b      	cmp	r3, r1
 800bbb8:	bf0c      	ite	eq
 800bbba:	2200      	moveq	r2, #0
 800bbbc:	f002 0201 	andne.w	r2, r2, #1
 800bbc0:	b11a      	cbz	r2, 800bbca <TIM_SlaveTimer_SetConfig+0x272>
 800bbc2:	4a19      	ldr	r2, [pc, #100]	; (800bc28 <TIM_SlaveTimer_SetConfig+0x2d0>)
 800bbc4:	4293      	cmp	r3, r2
 800bbc6:	f040 80ce 	bne.w	800bd66 <TIM_SlaveTimer_SetConfig+0x40e>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800bbca:	68a3      	ldr	r3, [r4, #8]
 800bbcc:	2b0a      	cmp	r3, #10
 800bbce:	bf18      	it	ne
 800bbd0:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800bbd4:	d003      	beq.n	800bbde <TIM_SlaveTimer_SetConfig+0x286>
 800bbd6:	f033 0302 	bics.w	r3, r3, #2
 800bbda:	f040 80be 	bne.w	800bd5a <TIM_SlaveTimer_SetConfig+0x402>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800bbde:	6925      	ldr	r5, [r4, #16]
 800bbe0:	2d0f      	cmp	r5, #15
 800bbe2:	d905      	bls.n	800bbf0 <TIM_SlaveTimer_SetConfig+0x298>
 800bbe4:	f641 114a 	movw	r1, #6474	; 0x194a
 800bbe8:	4810      	ldr	r0, [pc, #64]	; (800bc2c <TIM_SlaveTimer_SetConfig+0x2d4>)
 800bbea:	f7f7 f91f 	bl	8002e2c <assert_failed>
 800bbee:	6925      	ldr	r5, [r4, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bbf0:	6833      	ldr	r3, [r6, #0]
  return HAL_OK;
 800bbf2:	2000      	movs	r0, #0
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bbf4:	68a6      	ldr	r6, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bbf6:	6a1c      	ldr	r4, [r3, #32]
 800bbf8:	f024 0410 	bic.w	r4, r4, #16
 800bbfc:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bbfe:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800bc00:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bc02:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bc06:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bc0a:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800bc0e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800bc12:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800bc14:	621a      	str	r2, [r3, #32]
}
 800bc16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc18:	fffefff8 	.word	0xfffefff8
 800bc1c:	40010000 	.word	0x40010000
 800bc20:	40000400 	.word	0x40000400
 800bc24:	40000800 	.word	0x40000800
 800bc28:	40001800 	.word	0x40001800
 800bc2c:	08026950 	.word	0x08026950
 800bc30:	40002000 	.word	0x40002000
 800bc34:	40000c00 	.word	0x40000c00
 800bc38:	40010400 	.word	0x40010400
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800bc3c:	4a56      	ldr	r2, [pc, #344]	; (800bd98 <TIM_SlaveTimer_SetConfig+0x440>)
 800bc3e:	4957      	ldr	r1, [pc, #348]	; (800bd9c <TIM_SlaveTimer_SetConfig+0x444>)
 800bc40:	4293      	cmp	r3, r2
 800bc42:	bf18      	it	ne
 800bc44:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800bc48:	4855      	ldr	r0, [pc, #340]	; (800bda0 <TIM_SlaveTimer_SetConfig+0x448>)
 800bc4a:	bf14      	ite	ne
 800bc4c:	2201      	movne	r2, #1
 800bc4e:	2200      	moveq	r2, #0
 800bc50:	428b      	cmp	r3, r1
 800bc52:	bf0c      	ite	eq
 800bc54:	2200      	moveq	r2, #0
 800bc56:	f002 0201 	andne.w	r2, r2, #1
 800bc5a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bc5e:	4283      	cmp	r3, r0
 800bc60:	bf0c      	ite	eq
 800bc62:	2200      	moveq	r2, #0
 800bc64:	f002 0201 	andne.w	r2, r2, #1
 800bc68:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800bc6c:	428b      	cmp	r3, r1
 800bc6e:	bf0c      	ite	eq
 800bc70:	2200      	moveq	r2, #0
 800bc72:	f002 0201 	andne.w	r2, r2, #1
 800bc76:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800bc7a:	4283      	cmp	r3, r0
 800bc7c:	bf0c      	ite	eq
 800bc7e:	2200      	moveq	r2, #0
 800bc80:	f002 0201 	andne.w	r2, r2, #1
 800bc84:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 800bc88:	428b      	cmp	r3, r1
 800bc8a:	bf0c      	ite	eq
 800bc8c:	2200      	moveq	r2, #0
 800bc8e:	f002 0201 	andne.w	r2, r2, #1
 800bc92:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bc96:	4283      	cmp	r3, r0
 800bc98:	bf0c      	ite	eq
 800bc9a:	2200      	moveq	r2, #0
 800bc9c:	f002 0201 	andne.w	r2, r2, #1
 800bca0:	f5a0 3096 	sub.w	r0, r0, #76800	; 0x12c00
 800bca4:	428b      	cmp	r3, r1
 800bca6:	bf0c      	ite	eq
 800bca8:	2200      	moveq	r2, #0
 800bcaa:	f002 0201 	andne.w	r2, r2, #1
 800bcae:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800bcb2:	4283      	cmp	r3, r0
 800bcb4:	bf0c      	ite	eq
 800bcb6:	2200      	moveq	r2, #0
 800bcb8:	f002 0201 	andne.w	r2, r2, #1
 800bcbc:	428b      	cmp	r3, r1
 800bcbe:	bf0c      	ite	eq
 800bcc0:	2200      	moveq	r2, #0
 800bcc2:	f002 0201 	andne.w	r2, r2, #1
 800bcc6:	b112      	cbz	r2, 800bcce <TIM_SlaveTimer_SetConfig+0x376>
 800bcc8:	4a36      	ldr	r2, [pc, #216]	; (800bda4 <TIM_SlaveTimer_SetConfig+0x44c>)
 800bcca:	4293      	cmp	r3, r2
 800bccc:	d157      	bne.n	800bd7e <TIM_SlaveTimer_SetConfig+0x426>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800bcce:	68a3      	ldr	r3, [r4, #8]
 800bcd0:	2b0a      	cmp	r3, #10
 800bcd2:	bf18      	it	ne
 800bcd4:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800bcd8:	d002      	beq.n	800bce0 <TIM_SlaveTimer_SetConfig+0x388>
 800bcda:	f033 0302 	bics.w	r3, r3, #2
 800bcde:	d136      	bne.n	800bd4e <TIM_SlaveTimer_SetConfig+0x3f6>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800bce0:	6927      	ldr	r7, [r4, #16]
 800bce2:	2f0f      	cmp	r7, #15
 800bce4:	d905      	bls.n	800bcf2 <TIM_SlaveTimer_SetConfig+0x39a>
 800bce6:	f641 113c 	movw	r1, #6460	; 0x193c
 800bcea:	482f      	ldr	r0, [pc, #188]	; (800bda8 <TIM_SlaveTimer_SetConfig+0x450>)
 800bcec:	f7f7 f89e 	bl	8002e2c <assert_failed>
 800bcf0:	6927      	ldr	r7, [r4, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bcf2:	6833      	ldr	r3, [r6, #0]
  return HAL_OK;
 800bcf4:	2000      	movs	r0, #0
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bcf6:	68a1      	ldr	r1, [r4, #8]
  tmpccer = TIMx->CCER;
 800bcf8:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bcfa:	6a1c      	ldr	r4, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bcfc:	f025 050a 	bic.w	r5, r5, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bd00:	f024 0401 	bic.w	r4, r4, #1
  tmpccer |= TIM_ICPolarity;
 800bd04:	4329      	orrs	r1, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bd06:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bd08:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bd0a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bd0e:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800bd12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bd14:	6219      	str	r1, [r3, #32]
}
 800bd16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_ERROR;
 800bd18:	2001      	movs	r0, #1
}
 800bd1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800bd1c:	f641 1121 	movw	r1, #6433	; 0x1921
 800bd20:	4821      	ldr	r0, [pc, #132]	; (800bda8 <TIM_SlaveTimer_SetConfig+0x450>)
 800bd22:	f7f7 f883 	bl	8002e2c <assert_failed>
 800bd26:	e6db      	b.n	800bae0 <TIM_SlaveTimer_SetConfig+0x188>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800bd28:	f641 1159 	movw	r1, #6489	; 0x1959
 800bd2c:	481e      	ldr	r0, [pc, #120]	; (800bda8 <TIM_SlaveTimer_SetConfig+0x450>)
 800bd2e:	f7f7 f87d 	bl	8002e2c <assert_failed>
  return HAL_OK;
 800bd32:	2000      	movs	r0, #0
}
 800bd34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800bd36:	f641 1112 	movw	r1, #6418	; 0x1912
 800bd3a:	481b      	ldr	r0, [pc, #108]	; (800bda8 <TIM_SlaveTimer_SetConfig+0x450>)
 800bd3c:	f7f7 f876 	bl	8002e2c <assert_failed>
 800bd40:	e65d      	b.n	800b9fe <TIM_SlaveTimer_SetConfig+0xa6>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800bd42:	f641 1113 	movw	r1, #6419	; 0x1913
 800bd46:	4818      	ldr	r0, [pc, #96]	; (800bda8 <TIM_SlaveTimer_SetConfig+0x450>)
 800bd48:	f7f7 f870 	bl	8002e2c <assert_failed>
 800bd4c:	e661      	b.n	800ba12 <TIM_SlaveTimer_SetConfig+0xba>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800bd4e:	f641 113b 	movw	r1, #6459	; 0x193b
 800bd52:	4815      	ldr	r0, [pc, #84]	; (800bda8 <TIM_SlaveTimer_SetConfig+0x450>)
 800bd54:	f7f7 f86a 	bl	8002e2c <assert_failed>
 800bd58:	e7c2      	b.n	800bce0 <TIM_SlaveTimer_SetConfig+0x388>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800bd5a:	f641 1149 	movw	r1, #6473	; 0x1949
 800bd5e:	4812      	ldr	r0, [pc, #72]	; (800bda8 <TIM_SlaveTimer_SetConfig+0x450>)
 800bd60:	f7f7 f864 	bl	8002e2c <assert_failed>
 800bd64:	e73b      	b.n	800bbde <TIM_SlaveTimer_SetConfig+0x286>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800bd66:	f641 1148 	movw	r1, #6472	; 0x1948
 800bd6a:	480f      	ldr	r0, [pc, #60]	; (800bda8 <TIM_SlaveTimer_SetConfig+0x450>)
 800bd6c:	f7f7 f85e 	bl	8002e2c <assert_failed>
 800bd70:	e72b      	b.n	800bbca <TIM_SlaveTimer_SetConfig+0x272>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800bd72:	f641 1111 	movw	r1, #6417	; 0x1911
 800bd76:	480c      	ldr	r0, [pc, #48]	; (800bda8 <TIM_SlaveTimer_SetConfig+0x450>)
 800bd78:	f7f7 f858 	bl	8002e2c <assert_failed>
 800bd7c:	e63a      	b.n	800b9f4 <TIM_SlaveTimer_SetConfig+0x9c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800bd7e:	f641 113a 	movw	r1, #6458	; 0x193a
 800bd82:	4809      	ldr	r0, [pc, #36]	; (800bda8 <TIM_SlaveTimer_SetConfig+0x450>)
 800bd84:	f7f7 f852 	bl	8002e2c <assert_failed>
 800bd88:	e7a1      	b.n	800bcce <TIM_SlaveTimer_SetConfig+0x376>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800bd8a:	f44f 51c9 	mov.w	r1, #6432	; 0x1920
 800bd8e:	4806      	ldr	r0, [pc, #24]	; (800bda8 <TIM_SlaveTimer_SetConfig+0x450>)
 800bd90:	f7f7 f84c 	bl	8002e2c <assert_failed>
 800bd94:	e6a0      	b.n	800bad8 <TIM_SlaveTimer_SetConfig+0x180>
 800bd96:	bf00      	nop
 800bd98:	40010000 	.word	0x40010000
 800bd9c:	40000400 	.word	0x40000400
 800bda0:	40000800 	.word	0x40000800
 800bda4:	40002000 	.word	0x40002000
 800bda8:	08026950 	.word	0x08026950

0800bdac <HAL_TIM_Base_Start>:
{
 800bdac:	b538      	push	{r3, r4, r5, lr}
 800bdae:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bdb0:	4b38      	ldr	r3, [pc, #224]	; (800be94 <HAL_TIM_Base_Start+0xe8>)
 800bdb2:	4839      	ldr	r0, [pc, #228]	; (800be98 <HAL_TIM_Base_Start+0xec>)
 800bdb4:	6822      	ldr	r2, [r4, #0]
 800bdb6:	4939      	ldr	r1, [pc, #228]	; (800be9c <HAL_TIM_Base_Start+0xf0>)
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	bf18      	it	ne
 800bdbc:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800bdc0:	4d37      	ldr	r5, [pc, #220]	; (800bea0 <HAL_TIM_Base_Start+0xf4>)
 800bdc2:	bf14      	ite	ne
 800bdc4:	2301      	movne	r3, #1
 800bdc6:	2300      	moveq	r3, #0
 800bdc8:	4282      	cmp	r2, r0
 800bdca:	bf0c      	ite	eq
 800bdcc:	2300      	moveq	r3, #0
 800bdce:	f003 0301 	andne.w	r3, r3, #1
 800bdd2:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800bdd6:	428a      	cmp	r2, r1
 800bdd8:	bf0c      	ite	eq
 800bdda:	2300      	moveq	r3, #0
 800bddc:	f003 0301 	andne.w	r3, r3, #1
 800bde0:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800bde4:	42aa      	cmp	r2, r5
 800bde6:	bf0c      	ite	eq
 800bde8:	2300      	moveq	r3, #0
 800bdea:	f003 0301 	andne.w	r3, r3, #1
 800bdee:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800bdf2:	4282      	cmp	r2, r0
 800bdf4:	bf0c      	ite	eq
 800bdf6:	2300      	moveq	r3, #0
 800bdf8:	f003 0301 	andne.w	r3, r3, #1
 800bdfc:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800be00:	428a      	cmp	r2, r1
 800be02:	bf0c      	ite	eq
 800be04:	2300      	moveq	r3, #0
 800be06:	f003 0301 	andne.w	r3, r3, #1
 800be0a:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800be0e:	42aa      	cmp	r2, r5
 800be10:	bf0c      	ite	eq
 800be12:	2300      	moveq	r3, #0
 800be14:	f003 0301 	andne.w	r3, r3, #1
 800be18:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800be1c:	4282      	cmp	r2, r0
 800be1e:	bf0c      	ite	eq
 800be20:	2300      	moveq	r3, #0
 800be22:	f003 0301 	andne.w	r3, r3, #1
 800be26:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800be2a:	428a      	cmp	r2, r1
 800be2c:	bf0c      	ite	eq
 800be2e:	2300      	moveq	r3, #0
 800be30:	f003 0301 	andne.w	r3, r3, #1
 800be34:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800be38:	42aa      	cmp	r2, r5
 800be3a:	bf0c      	ite	eq
 800be3c:	2300      	moveq	r3, #0
 800be3e:	f003 0301 	andne.w	r3, r3, #1
 800be42:	4282      	cmp	r2, r0
 800be44:	bf0c      	ite	eq
 800be46:	2300      	moveq	r3, #0
 800be48:	f003 0301 	andne.w	r3, r3, #1
 800be4c:	428a      	cmp	r2, r1
 800be4e:	bf0c      	ite	eq
 800be50:	2300      	moveq	r3, #0
 800be52:	f003 0301 	andne.w	r3, r3, #1
 800be56:	b113      	cbz	r3, 800be5e <HAL_TIM_Base_Start+0xb2>
 800be58:	4b12      	ldr	r3, [pc, #72]	; (800bea4 <HAL_TIM_Base_Start+0xf8>)
 800be5a:	429a      	cmp	r2, r3
 800be5c:	d113      	bne.n	800be86 <HAL_TIM_Base_Start+0xda>
  htim->State = HAL_TIM_STATE_BUSY;
 800be5e:	2102      	movs	r1, #2
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be60:	4b11      	ldr	r3, [pc, #68]	; (800bea8 <HAL_TIM_Base_Start+0xfc>)
  htim->State = HAL_TIM_STATE_BUSY;
 800be62:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be66:	6891      	ldr	r1, [r2, #8]
 800be68:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be6a:	2b06      	cmp	r3, #6
 800be6c:	d006      	beq.n	800be7c <HAL_TIM_Base_Start+0xd0>
 800be6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800be72:	d003      	beq.n	800be7c <HAL_TIM_Base_Start+0xd0>
    __HAL_TIM_ENABLE(htim);
 800be74:	6813      	ldr	r3, [r2, #0]
 800be76:	f043 0301 	orr.w	r3, r3, #1
 800be7a:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 800be7c:	2301      	movs	r3, #1
}
 800be7e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800be80:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800be84:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800be86:	f44f 71c4 	mov.w	r1, #392	; 0x188
 800be8a:	4808      	ldr	r0, [pc, #32]	; (800beac <HAL_TIM_Base_Start+0x100>)
 800be8c:	f7f6 ffce 	bl	8002e2c <assert_failed>
 800be90:	6822      	ldr	r2, [r4, #0]
 800be92:	e7e4      	b.n	800be5e <HAL_TIM_Base_Start+0xb2>
 800be94:	40010000 	.word	0x40010000
 800be98:	40000400 	.word	0x40000400
 800be9c:	40000800 	.word	0x40000800
 800bea0:	40000c00 	.word	0x40000c00
 800bea4:	40002000 	.word	0x40002000
 800bea8:	00010007 	.word	0x00010007
 800beac:	08026950 	.word	0x08026950

0800beb0 <HAL_TIM_Base_Start_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800beb0:	6802      	ldr	r2, [r0, #0]
 800beb2:	4938      	ldr	r1, [pc, #224]	; (800bf94 <HAL_TIM_Base_Start_IT+0xe4>)
{
 800beb4:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800beb6:	4b38      	ldr	r3, [pc, #224]	; (800bf98 <HAL_TIM_Base_Start_IT+0xe8>)
 800beb8:	4c38      	ldr	r4, [pc, #224]	; (800bf9c <HAL_TIM_Base_Start_IT+0xec>)
 800beba:	429a      	cmp	r2, r3
 800bebc:	bf18      	it	ne
 800bebe:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800bec2:	4d37      	ldr	r5, [pc, #220]	; (800bfa0 <HAL_TIM_Base_Start_IT+0xf0>)
 800bec4:	bf14      	ite	ne
 800bec6:	2301      	movne	r3, #1
 800bec8:	2300      	moveq	r3, #0
 800beca:	42a2      	cmp	r2, r4
 800becc:	bf0c      	ite	eq
 800bece:	2300      	moveq	r3, #0
 800bed0:	f003 0301 	andne.w	r3, r3, #1
 800bed4:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 800bed8:	428a      	cmp	r2, r1
 800beda:	bf0c      	ite	eq
 800bedc:	2300      	moveq	r3, #0
 800bede:	f003 0301 	andne.w	r3, r3, #1
 800bee2:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800bee6:	42aa      	cmp	r2, r5
 800bee8:	bf0c      	ite	eq
 800beea:	2300      	moveq	r3, #0
 800beec:	f003 0301 	andne.w	r3, r3, #1
 800bef0:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800bef4:	42a2      	cmp	r2, r4
 800bef6:	bf0c      	ite	eq
 800bef8:	2300      	moveq	r3, #0
 800befa:	f003 0301 	andne.w	r3, r3, #1
 800befe:	f504 3498 	add.w	r4, r4, #77824	; 0x13000
 800bf02:	428a      	cmp	r2, r1
 800bf04:	bf0c      	ite	eq
 800bf06:	2300      	moveq	r3, #0
 800bf08:	f003 0301 	andne.w	r3, r3, #1
 800bf0c:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800bf10:	42aa      	cmp	r2, r5
 800bf12:	bf0c      	ite	eq
 800bf14:	2300      	moveq	r3, #0
 800bf16:	f003 0301 	andne.w	r3, r3, #1
 800bf1a:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800bf1e:	42a2      	cmp	r2, r4
 800bf20:	bf0c      	ite	eq
 800bf22:	2300      	moveq	r3, #0
 800bf24:	f003 0301 	andne.w	r3, r3, #1
 800bf28:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 800bf2c:	428a      	cmp	r2, r1
 800bf2e:	bf0c      	ite	eq
 800bf30:	2300      	moveq	r3, #0
 800bf32:	f003 0301 	andne.w	r3, r3, #1
 800bf36:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800bf3a:	42aa      	cmp	r2, r5
 800bf3c:	bf0c      	ite	eq
 800bf3e:	2300      	moveq	r3, #0
 800bf40:	f003 0301 	andne.w	r3, r3, #1
 800bf44:	42a2      	cmp	r2, r4
 800bf46:	bf0c      	ite	eq
 800bf48:	2300      	moveq	r3, #0
 800bf4a:	f003 0301 	andne.w	r3, r3, #1
 800bf4e:	428a      	cmp	r2, r1
 800bf50:	bf0c      	ite	eq
 800bf52:	2300      	moveq	r3, #0
 800bf54:	f003 0301 	andne.w	r3, r3, #1
 800bf58:	b113      	cbz	r3, 800bf60 <HAL_TIM_Base_Start_IT+0xb0>
 800bf5a:	4b12      	ldr	r3, [pc, #72]	; (800bfa4 <HAL_TIM_Base_Start_IT+0xf4>)
 800bf5c:	429a      	cmp	r2, r3
 800bf5e:	d111      	bne.n	800bf84 <HAL_TIM_Base_Start_IT+0xd4>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bf60:	68d1      	ldr	r1, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bf62:	4b11      	ldr	r3, [pc, #68]	; (800bfa8 <HAL_TIM_Base_Start_IT+0xf8>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bf64:	f041 0101 	orr.w	r1, r1, #1
 800bf68:	60d1      	str	r1, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bf6a:	6891      	ldr	r1, [r2, #8]
 800bf6c:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf6e:	2b06      	cmp	r3, #6
 800bf70:	d006      	beq.n	800bf80 <HAL_TIM_Base_Start_IT+0xd0>
 800bf72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bf76:	d003      	beq.n	800bf80 <HAL_TIM_Base_Start_IT+0xd0>
    __HAL_TIM_ENABLE(htim);
 800bf78:	6813      	ldr	r3, [r2, #0]
 800bf7a:	f043 0301 	orr.w	r3, r3, #1
 800bf7e:	6013      	str	r3, [r2, #0]
}
 800bf80:	2000      	movs	r0, #0
 800bf82:	bd38      	pop	{r3, r4, r5, pc}
 800bf84:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bf86:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 800bf8a:	4808      	ldr	r0, [pc, #32]	; (800bfac <HAL_TIM_Base_Start_IT+0xfc>)
 800bf8c:	f7f6 ff4e 	bl	8002e2c <assert_failed>
 800bf90:	6822      	ldr	r2, [r4, #0]
 800bf92:	e7e5      	b.n	800bf60 <HAL_TIM_Base_Start_IT+0xb0>
 800bf94:	40000800 	.word	0x40000800
 800bf98:	40010000 	.word	0x40010000
 800bf9c:	40000400 	.word	0x40000400
 800bfa0:	40000c00 	.word	0x40000c00
 800bfa4:	40002000 	.word	0x40002000
 800bfa8:	00010007 	.word	0x00010007
 800bfac:	08026950 	.word	0x08026950

0800bfb0 <HAL_TIM_OC_MspInit>:
 800bfb0:	4770      	bx	lr
 800bfb2:	bf00      	nop

0800bfb4 <HAL_TIM_PWM_MspInit>:
 800bfb4:	4770      	bx	lr
 800bfb6:	bf00      	nop

0800bfb8 <HAL_TIM_IC_MspInit>:
 800bfb8:	4770      	bx	lr
 800bfba:	bf00      	nop

0800bfbc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800bfbc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800bfc0:	2b01      	cmp	r3, #1
 800bfc2:	f000 81c8 	beq.w	800c356 <HAL_TIM_ConfigClockSource+0x39a>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800bfc6:	680a      	ldr	r2, [r1, #0]
 800bfc8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800bfcc:	bf18      	it	ne
 800bfce:	f5b2 5f00 	cmpne.w	r2, #8192	; 0x2000
{
 800bfd2:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800bfd4:	bf14      	ite	ne
 800bfd6:	2301      	movne	r3, #1
 800bfd8:	2300      	moveq	r3, #0
 800bfda:	f032 0630 	bics.w	r6, r2, #48	; 0x30
 800bfde:	4604      	mov	r4, r0
 800bfe0:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 800bfe2:	f04f 0001 	mov.w	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800bfe6:	f04f 0102 	mov.w	r1, #2
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800bfea:	bf08      	it	eq
 800bfec:	2300      	moveq	r3, #0
  __HAL_LOCK(htim);
 800bfee:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800bff2:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800bff6:	b113      	cbz	r3, 800bffe <HAL_TIM_ConfigClockSource+0x42>
 800bff8:	2e40      	cmp	r6, #64	; 0x40
 800bffa:	f040 8242 	bne.w	800c482 <HAL_TIM_ConfigClockSource+0x4c6>
  tmpsmcr = htim->Instance->SMCR;
 800bffe:	6823      	ldr	r3, [r4, #0]
  switch (sClockSourceConfig->ClockSource)
 800c000:	2a40      	cmp	r2, #64	; 0x40
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c002:	49a5      	ldr	r1, [pc, #660]	; (800c298 <HAL_TIM_ConfigClockSource+0x2dc>)
  tmpsmcr = htim->Instance->SMCR;
 800c004:	6898      	ldr	r0, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c006:	ea01 0100 	and.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 800c00a:	6099      	str	r1, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800c00c:	f000 81d3 	beq.w	800c3b6 <HAL_TIM_ConfigClockSource+0x3fa>
 800c010:	f240 81a3 	bls.w	800c35a <HAL_TIM_ConfigClockSource+0x39e>
 800c014:	2a70      	cmp	r2, #112	; 0x70
 800c016:	f000 814d 	beq.w	800c2b4 <HAL_TIM_ConfigClockSource+0x2f8>
 800c01a:	d84c      	bhi.n	800c0b6 <HAL_TIM_ConfigClockSource+0xfa>
 800c01c:	2a50      	cmp	r2, #80	; 0x50
 800c01e:	f000 8095 	beq.w	800c14c <HAL_TIM_ConfigClockSource+0x190>
 800c022:	2a60      	cmp	r2, #96	; 0x60
 800c024:	f040 812f 	bne.w	800c286 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800c028:	4a9c      	ldr	r2, [pc, #624]	; (800c29c <HAL_TIM_ConfigClockSource+0x2e0>)
 800c02a:	499d      	ldr	r1, [pc, #628]	; (800c2a0 <HAL_TIM_ConfigClockSource+0x2e4>)
 800c02c:	4293      	cmp	r3, r2
 800c02e:	bf18      	it	ne
 800c030:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800c034:	489b      	ldr	r0, [pc, #620]	; (800c2a4 <HAL_TIM_ConfigClockSource+0x2e8>)
 800c036:	bf14      	ite	ne
 800c038:	2201      	movne	r2, #1
 800c03a:	2200      	moveq	r2, #0
 800c03c:	428b      	cmp	r3, r1
 800c03e:	bf0c      	ite	eq
 800c040:	2200      	moveq	r2, #0
 800c042:	f002 0201 	andne.w	r2, r2, #1
 800c046:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c04a:	4283      	cmp	r3, r0
 800c04c:	bf0c      	ite	eq
 800c04e:	2200      	moveq	r2, #0
 800c050:	f002 0201 	andne.w	r2, r2, #1
 800c054:	428b      	cmp	r3, r1
 800c056:	bf0c      	ite	eq
 800c058:	2200      	moveq	r2, #0
 800c05a:	f002 0201 	andne.w	r2, r2, #1
 800c05e:	b11a      	cbz	r2, 800c068 <HAL_TIM_ConfigClockSource+0xac>
 800c060:	4a91      	ldr	r2, [pc, #580]	; (800c2a8 <HAL_TIM_ConfigClockSource+0x2ec>)
 800c062:	4293      	cmp	r3, r2
 800c064:	f040 8201 	bne.w	800c46a <HAL_TIM_ConfigClockSource+0x4ae>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c068:	686b      	ldr	r3, [r5, #4]
 800c06a:	2b0a      	cmp	r3, #10
 800c06c:	bf18      	it	ne
 800c06e:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800c072:	d003      	beq.n	800c07c <HAL_TIM_ConfigClockSource+0xc0>
 800c074:	f033 0302 	bics.w	r3, r3, #2
 800c078:	f040 8216 	bne.w	800c4a8 <HAL_TIM_ConfigClockSource+0x4ec>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c07c:	68ee      	ldr	r6, [r5, #12]
 800c07e:	2e0f      	cmp	r6, #15
 800c080:	f200 823f 	bhi.w	800c502 <HAL_TIM_ConfigClockSource+0x546>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c084:	6823      	ldr	r3, [r4, #0]
 800c086:	686d      	ldr	r5, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c088:	6a18      	ldr	r0, [r3, #32]
 800c08a:	f020 0010 	bic.w	r0, r0, #16
 800c08e:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c090:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800c092:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c094:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c098:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c09c:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800c0a0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800c0a4:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800c0a6:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800c0a8:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800c0aa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c0ae:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800c0b2:	609a      	str	r2, [r3, #8]
 800c0b4:	e0e7      	b.n	800c286 <HAL_TIM_ConfigClockSource+0x2ca>
  switch (sClockSourceConfig->ClockSource)
 800c0b6:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800c0ba:	f000 808d 	beq.w	800c1d8 <HAL_TIM_ConfigClockSource+0x21c>
 800c0be:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800c0c2:	f040 80e0 	bne.w	800c286 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800c0c6:	4a75      	ldr	r2, [pc, #468]	; (800c29c <HAL_TIM_ConfigClockSource+0x2e0>)
 800c0c8:	4975      	ldr	r1, [pc, #468]	; (800c2a0 <HAL_TIM_ConfigClockSource+0x2e4>)
 800c0ca:	4293      	cmp	r3, r2
 800c0cc:	bf18      	it	ne
 800c0ce:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800c0d2:	4874      	ldr	r0, [pc, #464]	; (800c2a4 <HAL_TIM_ConfigClockSource+0x2e8>)
 800c0d4:	bf14      	ite	ne
 800c0d6:	2201      	movne	r2, #1
 800c0d8:	2200      	moveq	r2, #0
 800c0da:	428b      	cmp	r3, r1
 800c0dc:	bf0c      	ite	eq
 800c0de:	2200      	moveq	r2, #0
 800c0e0:	f002 0201 	andne.w	r2, r2, #1
 800c0e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c0e8:	4283      	cmp	r3, r0
 800c0ea:	bf0c      	ite	eq
 800c0ec:	2200      	moveq	r2, #0
 800c0ee:	f002 0201 	andne.w	r2, r2, #1
 800c0f2:	428b      	cmp	r3, r1
 800c0f4:	bf0c      	ite	eq
 800c0f6:	2200      	moveq	r2, #0
 800c0f8:	f002 0201 	andne.w	r2, r2, #1
 800c0fc:	b11a      	cbz	r2, 800c106 <HAL_TIM_ConfigClockSource+0x14a>
 800c0fe:	4a6a      	ldr	r2, [pc, #424]	; (800c2a8 <HAL_TIM_ConfigClockSource+0x2ec>)
 800c100:	4293      	cmp	r3, r2
 800c102:	f040 81b8 	bne.w	800c476 <HAL_TIM_ConfigClockSource+0x4ba>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800c106:	68ab      	ldr	r3, [r5, #8]
 800c108:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800c10c:	f040 8207 	bne.w	800c51e <HAL_TIM_ConfigClockSource+0x562>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c110:	686b      	ldr	r3, [r5, #4]
 800c112:	2b0a      	cmp	r3, #10
 800c114:	bf18      	it	ne
 800c116:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800c11a:	d003      	beq.n	800c124 <HAL_TIM_ConfigClockSource+0x168>
 800c11c:	f033 0302 	bics.w	r3, r3, #2
 800c120:	f040 81bc 	bne.w	800c49c <HAL_TIM_ConfigClockSource+0x4e0>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c124:	68e8      	ldr	r0, [r5, #12]
 800c126:	280f      	cmp	r0, #15
 800c128:	f200 81dd 	bhi.w	800c4e6 <HAL_TIM_ConfigClockSource+0x52a>
      TIM_ETR_SetConfig(htim->Instance,
 800c12c:	6822      	ldr	r2, [r4, #0]
 800c12e:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800c130:	6891      	ldr	r1, [r2, #8]
 800c132:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c134:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800c138:	432b      	orrs	r3, r5
 800c13a:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c13c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 800c140:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c142:	6893      	ldr	r3, [r2, #8]
 800c144:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c148:	6093      	str	r3, [r2, #8]
      break;
 800c14a:	e09c      	b.n	800c286 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800c14c:	4a53      	ldr	r2, [pc, #332]	; (800c29c <HAL_TIM_ConfigClockSource+0x2e0>)
 800c14e:	4954      	ldr	r1, [pc, #336]	; (800c2a0 <HAL_TIM_ConfigClockSource+0x2e4>)
 800c150:	4293      	cmp	r3, r2
 800c152:	bf18      	it	ne
 800c154:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800c158:	4852      	ldr	r0, [pc, #328]	; (800c2a4 <HAL_TIM_ConfigClockSource+0x2e8>)
 800c15a:	bf14      	ite	ne
 800c15c:	2201      	movne	r2, #1
 800c15e:	2200      	moveq	r2, #0
 800c160:	428b      	cmp	r3, r1
 800c162:	bf0c      	ite	eq
 800c164:	2200      	moveq	r2, #0
 800c166:	f002 0201 	andne.w	r2, r2, #1
 800c16a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c16e:	4283      	cmp	r3, r0
 800c170:	bf0c      	ite	eq
 800c172:	2200      	moveq	r2, #0
 800c174:	f002 0201 	andne.w	r2, r2, #1
 800c178:	428b      	cmp	r3, r1
 800c17a:	bf0c      	ite	eq
 800c17c:	2200      	moveq	r2, #0
 800c17e:	f002 0201 	andne.w	r2, r2, #1
 800c182:	b11a      	cbz	r2, 800c18c <HAL_TIM_ConfigClockSource+0x1d0>
 800c184:	4a48      	ldr	r2, [pc, #288]	; (800c2a8 <HAL_TIM_ConfigClockSource+0x2ec>)
 800c186:	4293      	cmp	r3, r2
 800c188:	f040 8169 	bne.w	800c45e <HAL_TIM_ConfigClockSource+0x4a2>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c18c:	686b      	ldr	r3, [r5, #4]
 800c18e:	2b0a      	cmp	r3, #10
 800c190:	bf18      	it	ne
 800c192:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800c196:	d003      	beq.n	800c1a0 <HAL_TIM_ConfigClockSource+0x1e4>
 800c198:	f033 0302 	bics.w	r3, r3, #2
 800c19c:	f040 818a 	bne.w	800c4b4 <HAL_TIM_ConfigClockSource+0x4f8>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c1a0:	68ee      	ldr	r6, [r5, #12]
 800c1a2:	2e0f      	cmp	r6, #15
 800c1a4:	f200 81b4 	bhi.w	800c510 <HAL_TIM_ConfigClockSource+0x554>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c1a8:	6823      	ldr	r3, [r4, #0]
 800c1aa:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800c1ac:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c1ae:	6a18      	ldr	r0, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c1b0:	f025 050a 	bic.w	r5, r5, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c1b4:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 800c1b8:	4329      	orrs	r1, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c1ba:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c1bc:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c1be:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c1c2:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800c1c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c1c8:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800c1ca:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800c1cc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c1d0:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800c1d4:	609a      	str	r2, [r3, #8]
 800c1d6:	e056      	b.n	800c286 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c1d8:	4a30      	ldr	r2, [pc, #192]	; (800c29c <HAL_TIM_ConfigClockSource+0x2e0>)
 800c1da:	4831      	ldr	r0, [pc, #196]	; (800c2a0 <HAL_TIM_ConfigClockSource+0x2e4>)
 800c1dc:	4293      	cmp	r3, r2
 800c1de:	bf18      	it	ne
 800c1e0:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800c1e4:	492f      	ldr	r1, [pc, #188]	; (800c2a4 <HAL_TIM_ConfigClockSource+0x2e8>)
 800c1e6:	4d31      	ldr	r5, [pc, #196]	; (800c2ac <HAL_TIM_ConfigClockSource+0x2f0>)
 800c1e8:	bf14      	ite	ne
 800c1ea:	2201      	movne	r2, #1
 800c1ec:	2200      	moveq	r2, #0
 800c1ee:	4283      	cmp	r3, r0
 800c1f0:	bf0c      	ite	eq
 800c1f2:	2200      	moveq	r2, #0
 800c1f4:	f002 0201 	andne.w	r2, r2, #1
 800c1f8:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800c1fc:	428b      	cmp	r3, r1
 800c1fe:	bf0c      	ite	eq
 800c200:	2200      	moveq	r2, #0
 800c202:	f002 0201 	andne.w	r2, r2, #1
 800c206:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800c20a:	42ab      	cmp	r3, r5
 800c20c:	bf0c      	ite	eq
 800c20e:	2200      	moveq	r2, #0
 800c210:	f002 0201 	andne.w	r2, r2, #1
 800c214:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800c218:	4283      	cmp	r3, r0
 800c21a:	bf0c      	ite	eq
 800c21c:	2200      	moveq	r2, #0
 800c21e:	f002 0201 	andne.w	r2, r2, #1
 800c222:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800c226:	428b      	cmp	r3, r1
 800c228:	bf0c      	ite	eq
 800c22a:	2200      	moveq	r2, #0
 800c22c:	f002 0201 	andne.w	r2, r2, #1
 800c230:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800c234:	42ab      	cmp	r3, r5
 800c236:	bf0c      	ite	eq
 800c238:	2200      	moveq	r2, #0
 800c23a:	f002 0201 	andne.w	r2, r2, #1
 800c23e:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800c242:	4283      	cmp	r3, r0
 800c244:	bf0c      	ite	eq
 800c246:	2200      	moveq	r2, #0
 800c248:	f002 0201 	andne.w	r2, r2, #1
 800c24c:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800c250:	428b      	cmp	r3, r1
 800c252:	bf0c      	ite	eq
 800c254:	2200      	moveq	r2, #0
 800c256:	f002 0201 	andne.w	r2, r2, #1
 800c25a:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800c25e:	42ab      	cmp	r3, r5
 800c260:	bf0c      	ite	eq
 800c262:	2200      	moveq	r2, #0
 800c264:	f002 0201 	andne.w	r2, r2, #1
 800c268:	4283      	cmp	r3, r0
 800c26a:	bf0c      	ite	eq
 800c26c:	2200      	moveq	r2, #0
 800c26e:	f002 0201 	andne.w	r2, r2, #1
 800c272:	428b      	cmp	r3, r1
 800c274:	bf0c      	ite	eq
 800c276:	2200      	moveq	r2, #0
 800c278:	f002 0201 	andne.w	r2, r2, #1
 800c27c:	b11a      	cbz	r2, 800c286 <HAL_TIM_ConfigClockSource+0x2ca>
 800c27e:	4a0c      	ldr	r2, [pc, #48]	; (800c2b0 <HAL_TIM_ConfigClockSource+0x2f4>)
 800c280:	4293      	cmp	r3, r2
 800c282:	f040 8158 	bne.w	800c536 <HAL_TIM_ConfigClockSource+0x57a>
  __HAL_UNLOCK(htim);
 800c286:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800c288:	2201      	movs	r2, #1
  return HAL_OK;
 800c28a:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800c28c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800c290:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800c294:	bd70      	pop	{r4, r5, r6, pc}
 800c296:	bf00      	nop
 800c298:	fffe0088 	.word	0xfffe0088
 800c29c:	40010000 	.word	0x40010000
 800c2a0:	40000400 	.word	0x40000400
 800c2a4:	40000800 	.word	0x40000800
 800c2a8:	40010400 	.word	0x40010400
 800c2ac:	40000c00 	.word	0x40000c00
 800c2b0:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800c2b4:	4aa3      	ldr	r2, [pc, #652]	; (800c544 <HAL_TIM_ConfigClockSource+0x588>)
 800c2b6:	49a4      	ldr	r1, [pc, #656]	; (800c548 <HAL_TIM_ConfigClockSource+0x58c>)
 800c2b8:	4293      	cmp	r3, r2
 800c2ba:	bf18      	it	ne
 800c2bc:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800c2c0:	48a2      	ldr	r0, [pc, #648]	; (800c54c <HAL_TIM_ConfigClockSource+0x590>)
 800c2c2:	bf14      	ite	ne
 800c2c4:	2201      	movne	r2, #1
 800c2c6:	2200      	moveq	r2, #0
 800c2c8:	428b      	cmp	r3, r1
 800c2ca:	bf0c      	ite	eq
 800c2cc:	2200      	moveq	r2, #0
 800c2ce:	f002 0201 	andne.w	r2, r2, #1
 800c2d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c2d6:	4283      	cmp	r3, r0
 800c2d8:	bf0c      	ite	eq
 800c2da:	2200      	moveq	r2, #0
 800c2dc:	f002 0201 	andne.w	r2, r2, #1
 800c2e0:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800c2e4:	428b      	cmp	r3, r1
 800c2e6:	bf0c      	ite	eq
 800c2e8:	2200      	moveq	r2, #0
 800c2ea:	f002 0201 	andne.w	r2, r2, #1
 800c2ee:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800c2f2:	4283      	cmp	r3, r0
 800c2f4:	bf0c      	ite	eq
 800c2f6:	2200      	moveq	r2, #0
 800c2f8:	f002 0201 	andne.w	r2, r2, #1
 800c2fc:	428b      	cmp	r3, r1
 800c2fe:	bf0c      	ite	eq
 800c300:	2200      	moveq	r2, #0
 800c302:	f002 0201 	andne.w	r2, r2, #1
 800c306:	b11a      	cbz	r2, 800c310 <HAL_TIM_ConfigClockSource+0x354>
 800c308:	4a91      	ldr	r2, [pc, #580]	; (800c550 <HAL_TIM_ConfigClockSource+0x594>)
 800c30a:	4293      	cmp	r3, r2
 800c30c:	f040 80de 	bne.w	800c4cc <HAL_TIM_ConfigClockSource+0x510>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800c310:	68ab      	ldr	r3, [r5, #8]
 800c312:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800c316:	f040 8108 	bne.w	800c52a <HAL_TIM_ConfigClockSource+0x56e>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c31a:	686b      	ldr	r3, [r5, #4]
 800c31c:	2b0a      	cmp	r3, #10
 800c31e:	bf18      	it	ne
 800c320:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800c324:	d003      	beq.n	800c32e <HAL_TIM_ConfigClockSource+0x372>
 800c326:	f033 0302 	bics.w	r3, r3, #2
 800c32a:	f040 80c9 	bne.w	800c4c0 <HAL_TIM_ConfigClockSource+0x504>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c32e:	68e8      	ldr	r0, [r5, #12]
 800c330:	280f      	cmp	r0, #15
 800c332:	f200 80d1 	bhi.w	800c4d8 <HAL_TIM_ConfigClockSource+0x51c>
      TIM_ETR_SetConfig(htim->Instance,
 800c336:	6822      	ldr	r2, [r4, #0]
 800c338:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800c33a:	6891      	ldr	r1, [r2, #8]
 800c33c:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c33e:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800c342:	432b      	orrs	r3, r5
 800c344:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c346:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 800c34a:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 800c34c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c34e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800c352:	6093      	str	r3, [r2, #8]
      break;
 800c354:	e797      	b.n	800c286 <HAL_TIM_ConfigClockSource+0x2ca>
  __HAL_LOCK(htim);
 800c356:	2002      	movs	r0, #2
}
 800c358:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800c35a:	2a10      	cmp	r2, #16
 800c35c:	d004      	beq.n	800c368 <HAL_TIM_ConfigClockSource+0x3ac>
 800c35e:	d96d      	bls.n	800c43c <HAL_TIM_ConfigClockSource+0x480>
 800c360:	2a20      	cmp	r2, #32
 800c362:	d001      	beq.n	800c368 <HAL_TIM_ConfigClockSource+0x3ac>
 800c364:	2a30      	cmp	r2, #48	; 0x30
 800c366:	d18e      	bne.n	800c286 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800c368:	4976      	ldr	r1, [pc, #472]	; (800c544 <HAL_TIM_ConfigClockSource+0x588>)
 800c36a:	4877      	ldr	r0, [pc, #476]	; (800c548 <HAL_TIM_ConfigClockSource+0x58c>)
 800c36c:	428b      	cmp	r3, r1
 800c36e:	bf18      	it	ne
 800c370:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800c374:	4e75      	ldr	r6, [pc, #468]	; (800c54c <HAL_TIM_ConfigClockSource+0x590>)
 800c376:	bf14      	ite	ne
 800c378:	2101      	movne	r1, #1
 800c37a:	2100      	moveq	r1, #0
 800c37c:	4283      	cmp	r3, r0
 800c37e:	bf0c      	ite	eq
 800c380:	2100      	moveq	r1, #0
 800c382:	f001 0101 	andne.w	r1, r1, #1
 800c386:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800c38a:	42b3      	cmp	r3, r6
 800c38c:	bf0c      	ite	eq
 800c38e:	2100      	moveq	r1, #0
 800c390:	f001 0101 	andne.w	r1, r1, #1
 800c394:	4283      	cmp	r3, r0
 800c396:	bf0c      	ite	eq
 800c398:	2100      	moveq	r1, #0
 800c39a:	f001 0101 	andne.w	r1, r1, #1
 800c39e:	b111      	cbz	r1, 800c3a6 <HAL_TIM_ConfigClockSource+0x3ea>
 800c3a0:	496c      	ldr	r1, [pc, #432]	; (800c554 <HAL_TIM_ConfigClockSource+0x598>)
 800c3a2:	428b      	cmp	r3, r1
 800c3a4:	d153      	bne.n	800c44e <HAL_TIM_ConfigClockSource+0x492>
  tmpsmcr = TIMx->SMCR;
 800c3a6:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c3a8:	f042 0207 	orr.w	r2, r2, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 800c3ac:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c3b0:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 800c3b2:	609a      	str	r2, [r3, #8]
 800c3b4:	e767      	b.n	800c286 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800c3b6:	4a63      	ldr	r2, [pc, #396]	; (800c544 <HAL_TIM_ConfigClockSource+0x588>)
 800c3b8:	4963      	ldr	r1, [pc, #396]	; (800c548 <HAL_TIM_ConfigClockSource+0x58c>)
 800c3ba:	4293      	cmp	r3, r2
 800c3bc:	bf18      	it	ne
 800c3be:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800c3c2:	4862      	ldr	r0, [pc, #392]	; (800c54c <HAL_TIM_ConfigClockSource+0x590>)
 800c3c4:	bf14      	ite	ne
 800c3c6:	2201      	movne	r2, #1
 800c3c8:	2200      	moveq	r2, #0
 800c3ca:	428b      	cmp	r3, r1
 800c3cc:	bf0c      	ite	eq
 800c3ce:	2200      	moveq	r2, #0
 800c3d0:	f002 0201 	andne.w	r2, r2, #1
 800c3d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c3d8:	4283      	cmp	r3, r0
 800c3da:	bf0c      	ite	eq
 800c3dc:	2200      	moveq	r2, #0
 800c3de:	f002 0201 	andne.w	r2, r2, #1
 800c3e2:	428b      	cmp	r3, r1
 800c3e4:	bf0c      	ite	eq
 800c3e6:	2200      	moveq	r2, #0
 800c3e8:	f002 0201 	andne.w	r2, r2, #1
 800c3ec:	b112      	cbz	r2, 800c3f4 <HAL_TIM_ConfigClockSource+0x438>
 800c3ee:	4a59      	ldr	r2, [pc, #356]	; (800c554 <HAL_TIM_ConfigClockSource+0x598>)
 800c3f0:	4293      	cmp	r3, r2
 800c3f2:	d126      	bne.n	800c442 <HAL_TIM_ConfigClockSource+0x486>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c3f4:	686b      	ldr	r3, [r5, #4]
 800c3f6:	2b0a      	cmp	r3, #10
 800c3f8:	bf18      	it	ne
 800c3fa:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800c3fe:	d002      	beq.n	800c406 <HAL_TIM_ConfigClockSource+0x44a>
 800c400:	f033 0302 	bics.w	r3, r3, #2
 800c404:	d144      	bne.n	800c490 <HAL_TIM_ConfigClockSource+0x4d4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c406:	68ee      	ldr	r6, [r5, #12]
 800c408:	2e0f      	cmp	r6, #15
 800c40a:	d873      	bhi.n	800c4f4 <HAL_TIM_ConfigClockSource+0x538>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c40c:	6823      	ldr	r3, [r4, #0]
 800c40e:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800c410:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c412:	6a18      	ldr	r0, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c414:	f025 050a 	bic.w	r5, r5, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c418:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 800c41c:	4329      	orrs	r1, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c41e:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c420:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c422:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c426:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800c42a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c42c:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800c42e:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800c430:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c434:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800c438:	609a      	str	r2, [r3, #8]
 800c43a:	e724      	b.n	800c286 <HAL_TIM_ConfigClockSource+0x2ca>
  switch (sClockSourceConfig->ClockSource)
 800c43c:	2a00      	cmp	r2, #0
 800c43e:	d093      	beq.n	800c368 <HAL_TIM_ConfigClockSource+0x3ac>
 800c440:	e721      	b.n	800c286 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800c442:	f241 2169 	movw	r1, #4713	; 0x1269
 800c446:	4844      	ldr	r0, [pc, #272]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c448:	f7f6 fcf0 	bl	8002e2c <assert_failed>
 800c44c:	e7d2      	b.n	800c3f4 <HAL_TIM_ConfigClockSource+0x438>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800c44e:	f241 217c 	movw	r1, #4732	; 0x127c
 800c452:	4841      	ldr	r0, [pc, #260]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c454:	f7f6 fcea 	bl	8002e2c <assert_failed>
 800c458:	682a      	ldr	r2, [r5, #0]
 800c45a:	6823      	ldr	r3, [r4, #0]
 800c45c:	e7a3      	b.n	800c3a6 <HAL_TIM_ConfigClockSource+0x3ea>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800c45e:	f241 2149 	movw	r1, #4681	; 0x1249
 800c462:	483d      	ldr	r0, [pc, #244]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c464:	f7f6 fce2 	bl	8002e2c <assert_failed>
 800c468:	e690      	b.n	800c18c <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800c46a:	f241 2159 	movw	r1, #4697	; 0x1259
 800c46e:	483a      	ldr	r0, [pc, #232]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c470:	f7f6 fcdc 	bl	8002e2c <assert_failed>
 800c474:	e5f8      	b.n	800c068 <HAL_TIM_ConfigClockSource+0xac>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800c476:	f241 2135 	movw	r1, #4661	; 0x1235
 800c47a:	4837      	ldr	r0, [pc, #220]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c47c:	f7f6 fcd6 	bl	8002e2c <assert_failed>
 800c480:	e641      	b.n	800c106 <HAL_TIM_ConfigClockSource+0x14a>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800c482:	f241 210a 	movw	r1, #4618	; 0x120a
 800c486:	4834      	ldr	r0, [pc, #208]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c488:	f7f6 fcd0 	bl	8002e2c <assert_failed>
 800c48c:	682a      	ldr	r2, [r5, #0]
 800c48e:	e5b6      	b.n	800bffe <HAL_TIM_ConfigClockSource+0x42>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c490:	f241 216c 	movw	r1, #4716	; 0x126c
 800c494:	4830      	ldr	r0, [pc, #192]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c496:	f7f6 fcc9 	bl	8002e2c <assert_failed>
 800c49a:	e7b4      	b.n	800c406 <HAL_TIM_ConfigClockSource+0x44a>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c49c:	f241 2139 	movw	r1, #4665	; 0x1239
 800c4a0:	482d      	ldr	r0, [pc, #180]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c4a2:	f7f6 fcc3 	bl	8002e2c <assert_failed>
 800c4a6:	e63d      	b.n	800c124 <HAL_TIM_ConfigClockSource+0x168>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c4a8:	f241 215c 	movw	r1, #4700	; 0x125c
 800c4ac:	482a      	ldr	r0, [pc, #168]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c4ae:	f7f6 fcbd 	bl	8002e2c <assert_failed>
 800c4b2:	e5e3      	b.n	800c07c <HAL_TIM_ConfigClockSource+0xc0>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c4b4:	f241 214c 	movw	r1, #4684	; 0x124c
 800c4b8:	4827      	ldr	r0, [pc, #156]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c4ba:	f7f6 fcb7 	bl	8002e2c <assert_failed>
 800c4be:	e66f      	b.n	800c1a0 <HAL_TIM_ConfigClockSource+0x1e4>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c4c0:	f241 2121 	movw	r1, #4641	; 0x1221
 800c4c4:	4824      	ldr	r0, [pc, #144]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c4c6:	f7f6 fcb1 	bl	8002e2c <assert_failed>
 800c4ca:	e730      	b.n	800c32e <HAL_TIM_ConfigClockSource+0x372>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800c4cc:	f241 211d 	movw	r1, #4637	; 0x121d
 800c4d0:	4821      	ldr	r0, [pc, #132]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c4d2:	f7f6 fcab 	bl	8002e2c <assert_failed>
 800c4d6:	e71b      	b.n	800c310 <HAL_TIM_ConfigClockSource+0x354>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c4d8:	481f      	ldr	r0, [pc, #124]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c4da:	f241 2122 	movw	r1, #4642	; 0x1222
 800c4de:	f7f6 fca5 	bl	8002e2c <assert_failed>
 800c4e2:	68e8      	ldr	r0, [r5, #12]
 800c4e4:	e727      	b.n	800c336 <HAL_TIM_ConfigClockSource+0x37a>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c4e6:	481c      	ldr	r0, [pc, #112]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c4e8:	f241 213a 	movw	r1, #4666	; 0x123a
 800c4ec:	f7f6 fc9e 	bl	8002e2c <assert_failed>
 800c4f0:	68e8      	ldr	r0, [r5, #12]
 800c4f2:	e61b      	b.n	800c12c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c4f4:	f241 216d 	movw	r1, #4717	; 0x126d
 800c4f8:	4817      	ldr	r0, [pc, #92]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c4fa:	f7f6 fc97 	bl	8002e2c <assert_failed>
 800c4fe:	68ee      	ldr	r6, [r5, #12]
 800c500:	e784      	b.n	800c40c <HAL_TIM_ConfigClockSource+0x450>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c502:	f241 215d 	movw	r1, #4701	; 0x125d
 800c506:	4814      	ldr	r0, [pc, #80]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c508:	f7f6 fc90 	bl	8002e2c <assert_failed>
 800c50c:	68ee      	ldr	r6, [r5, #12]
 800c50e:	e5b9      	b.n	800c084 <HAL_TIM_ConfigClockSource+0xc8>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c510:	f241 214d 	movw	r1, #4685	; 0x124d
 800c514:	4810      	ldr	r0, [pc, #64]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c516:	f7f6 fc89 	bl	8002e2c <assert_failed>
 800c51a:	68ee      	ldr	r6, [r5, #12]
 800c51c:	e644      	b.n	800c1a8 <HAL_TIM_ConfigClockSource+0x1ec>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800c51e:	f241 2138 	movw	r1, #4664	; 0x1238
 800c522:	480d      	ldr	r0, [pc, #52]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c524:	f7f6 fc82 	bl	8002e2c <assert_failed>
 800c528:	e5f2      	b.n	800c110 <HAL_TIM_ConfigClockSource+0x154>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800c52a:	f44f 5191 	mov.w	r1, #4640	; 0x1220
 800c52e:	480a      	ldr	r0, [pc, #40]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c530:	f7f6 fc7c 	bl	8002e2c <assert_failed>
 800c534:	e6f1      	b.n	800c31a <HAL_TIM_ConfigClockSource+0x35e>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c536:	f241 2116 	movw	r1, #4630	; 0x1216
 800c53a:	4807      	ldr	r0, [pc, #28]	; (800c558 <HAL_TIM_ConfigClockSource+0x59c>)
 800c53c:	f7f6 fc76 	bl	8002e2c <assert_failed>
 800c540:	e6a1      	b.n	800c286 <HAL_TIM_ConfigClockSource+0x2ca>
 800c542:	bf00      	nop
 800c544:	40010000 	.word	0x40010000
 800c548:	40000400 	.word	0x40000400
 800c54c:	40000800 	.word	0x40000800
 800c550:	40001800 	.word	0x40001800
 800c554:	40010400 	.word	0x40010400
 800c558:	08026950 	.word	0x08026950

0800c55c <HAL_TIM_SlaveConfigSynchro>:
{
 800c55c:	b570      	push	{r4, r5, r6, lr}
 800c55e:	4604      	mov	r4, r0
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800c560:	4b39      	ldr	r3, [pc, #228]	; (800c648 <HAL_TIM_SlaveConfigSynchro+0xec>)
 800c562:	483a      	ldr	r0, [pc, #232]	; (800c64c <HAL_TIM_SlaveConfigSynchro+0xf0>)
{
 800c564:	460d      	mov	r5, r1
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800c566:	6822      	ldr	r2, [r4, #0]
 800c568:	4939      	ldr	r1, [pc, #228]	; (800c650 <HAL_TIM_SlaveConfigSynchro+0xf4>)
 800c56a:	429a      	cmp	r2, r3
 800c56c:	bf18      	it	ne
 800c56e:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800c572:	4e38      	ldr	r6, [pc, #224]	; (800c654 <HAL_TIM_SlaveConfigSynchro+0xf8>)
 800c574:	bf14      	ite	ne
 800c576:	2301      	movne	r3, #1
 800c578:	2300      	moveq	r3, #0
 800c57a:	4282      	cmp	r2, r0
 800c57c:	bf0c      	ite	eq
 800c57e:	2300      	moveq	r3, #0
 800c580:	f003 0301 	andne.w	r3, r3, #1
 800c584:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 800c588:	428a      	cmp	r2, r1
 800c58a:	bf0c      	ite	eq
 800c58c:	2300      	moveq	r3, #0
 800c58e:	f003 0301 	andne.w	r3, r3, #1
 800c592:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 800c596:	42b2      	cmp	r2, r6
 800c598:	bf0c      	ite	eq
 800c59a:	2300      	moveq	r3, #0
 800c59c:	f003 0301 	andne.w	r3, r3, #1
 800c5a0:	4282      	cmp	r2, r0
 800c5a2:	bf0c      	ite	eq
 800c5a4:	2300      	moveq	r3, #0
 800c5a6:	f003 0301 	andne.w	r3, r3, #1
 800c5aa:	428a      	cmp	r2, r1
 800c5ac:	bf0c      	ite	eq
 800c5ae:	2300      	moveq	r3, #0
 800c5b0:	f003 0301 	andne.w	r3, r3, #1
 800c5b4:	b113      	cbz	r3, 800c5bc <HAL_TIM_SlaveConfigSynchro+0x60>
 800c5b6:	4b28      	ldr	r3, [pc, #160]	; (800c658 <HAL_TIM_SlaveConfigSynchro+0xfc>)
 800c5b8:	429a      	cmp	r2, r3
 800c5ba:	d138      	bne.n	800c62e <HAL_TIM_SlaveConfigSynchro+0xd2>
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800c5bc:	682b      	ldr	r3, [r5, #0]
 800c5be:	1f1a      	subs	r2, r3, #4
 800c5c0:	2a03      	cmp	r2, #3
 800c5c2:	d902      	bls.n	800c5ca <HAL_TIM_SlaveConfigSynchro+0x6e>
 800c5c4:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800c5c8:	d12b      	bne.n	800c622 <HAL_TIM_SlaveConfigSynchro+0xc6>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800c5ca:	686b      	ldr	r3, [r5, #4]
 800c5cc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800c5d0:	2b40      	cmp	r3, #64	; 0x40
 800c5d2:	d000      	beq.n	800c5d6 <HAL_TIM_SlaveConfigSynchro+0x7a>
 800c5d4:	bb8b      	cbnz	r3, 800c63a <HAL_TIM_SlaveConfigSynchro+0xde>
  __HAL_LOCK(htim);
 800c5d6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800c5da:	2b01      	cmp	r3, #1
 800c5dc:	d01f      	beq.n	800c61e <HAL_TIM_SlaveConfigSynchro+0xc2>
 800c5de:	2601      	movs	r6, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800c5e0:	2302      	movs	r3, #2
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800c5e2:	4629      	mov	r1, r5
 800c5e4:	4620      	mov	r0, r4
  __HAL_LOCK(htim);
 800c5e6:	f884 603c 	strb.w	r6, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800c5ea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800c5ee:	f7ff f9b3 	bl	800b958 <TIM_SlaveTimer_SetConfig>
 800c5f2:	b968      	cbnz	r0, 800c610 <HAL_TIM_SlaveConfigSynchro+0xb4>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800c5f4:	6823      	ldr	r3, [r4, #0]
 800c5f6:	68da      	ldr	r2, [r3, #12]
 800c5f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c5fc:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800c5fe:	68da      	ldr	r2, [r3, #12]
 800c600:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c604:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 800c606:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800c60a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800c60e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(htim);
 800c610:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 800c612:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    return HAL_ERROR;
 800c616:	4630      	mov	r0, r6
    __HAL_UNLOCK(htim);
 800c618:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800c61c:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 800c61e:	2002      	movs	r0, #2
}
 800c620:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800c622:	f241 21bc 	movw	r1, #4796	; 0x12bc
 800c626:	480d      	ldr	r0, [pc, #52]	; (800c65c <HAL_TIM_SlaveConfigSynchro+0x100>)
 800c628:	f7f6 fc00 	bl	8002e2c <assert_failed>
 800c62c:	e7cd      	b.n	800c5ca <HAL_TIM_SlaveConfigSynchro+0x6e>
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800c62e:	f241 21bb 	movw	r1, #4795	; 0x12bb
 800c632:	480a      	ldr	r0, [pc, #40]	; (800c65c <HAL_TIM_SlaveConfigSynchro+0x100>)
 800c634:	f7f6 fbfa 	bl	8002e2c <assert_failed>
 800c638:	e7c0      	b.n	800c5bc <HAL_TIM_SlaveConfigSynchro+0x60>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800c63a:	f241 21bd 	movw	r1, #4797	; 0x12bd
 800c63e:	4807      	ldr	r0, [pc, #28]	; (800c65c <HAL_TIM_SlaveConfigSynchro+0x100>)
 800c640:	f7f6 fbf4 	bl	8002e2c <assert_failed>
 800c644:	e7c7      	b.n	800c5d6 <HAL_TIM_SlaveConfigSynchro+0x7a>
 800c646:	bf00      	nop
 800c648:	40010000 	.word	0x40010000
 800c64c:	40000400 	.word	0x40000400
 800c650:	40000800 	.word	0x40000800
 800c654:	40000c00 	.word	0x40000c00
 800c658:	40001800 	.word	0x40001800
 800c65c:	08026950 	.word	0x08026950

0800c660 <HAL_TIM_OC_DelayElapsedCallback>:
 800c660:	4770      	bx	lr
 800c662:	bf00      	nop

0800c664 <TIM_DMACaptureCplt>:
{
 800c664:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c666:	6b84      	ldr	r4, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_READY;
 800c668:	2301      	movs	r3, #1
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800c66a:	6a62      	ldr	r2, [r4, #36]	; 0x24
  htim->State = HAL_TIM_STATE_READY;
 800c66c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800c670:	4282      	cmp	r2, r0
 800c672:	d00f      	beq.n	800c694 <TIM_DMACaptureCplt+0x30>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800c674:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c676:	4283      	cmp	r3, r0
 800c678:	d01b      	beq.n	800c6b2 <TIM_DMACaptureCplt+0x4e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800c67a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c67c:	4283      	cmp	r3, r0
 800c67e:	d010      	beq.n	800c6a2 <TIM_DMACaptureCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800c680:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c682:	4283      	cmp	r3, r0
 800c684:	d005      	beq.n	800c692 <TIM_DMACaptureCplt+0x2e>
  HAL_TIM_IC_CaptureCallback(htim);
 800c686:	4620      	mov	r0, r4
 800c688:	f7f5 fb3c 	bl	8001d04 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c68c:	2300      	movs	r3, #0
 800c68e:	7723      	strb	r3, [r4, #28]
}
 800c690:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c692:	2308      	movs	r3, #8
 800c694:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureCallback(htim);
 800c696:	4620      	mov	r0, r4
 800c698:	f7f5 fb34 	bl	8001d04 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c69c:	2300      	movs	r3, #0
 800c69e:	7723      	strb	r3, [r4, #28]
}
 800c6a0:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c6a2:	2304      	movs	r3, #4
  HAL_TIM_IC_CaptureCallback(htim);
 800c6a4:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c6a6:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureCallback(htim);
 800c6a8:	f7f5 fb2c 	bl	8001d04 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	7723      	strb	r3, [r4, #28]
}
 800c6b0:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c6b2:	2302      	movs	r3, #2
  HAL_TIM_IC_CaptureCallback(htim);
 800c6b4:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c6b6:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureCallback(htim);
 800c6b8:	f7f5 fb24 	bl	8001d04 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6bc:	2300      	movs	r3, #0
 800c6be:	7723      	strb	r3, [r4, #28]
}
 800c6c0:	bd10      	pop	{r4, pc}
 800c6c2:	bf00      	nop

0800c6c4 <HAL_TIM_IC_CaptureHalfCpltCallback>:
 800c6c4:	4770      	bx	lr
 800c6c6:	bf00      	nop

0800c6c8 <TIM_DMACaptureHalfCplt>:
{
 800c6c8:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c6ca:	6b84      	ldr	r4, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_READY;
 800c6cc:	2301      	movs	r3, #1
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800c6ce:	6a62      	ldr	r2, [r4, #36]	; 0x24
  htim->State = HAL_TIM_STATE_READY;
 800c6d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800c6d4:	4282      	cmp	r2, r0
 800c6d6:	d00f      	beq.n	800c6f8 <TIM_DMACaptureHalfCplt+0x30>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800c6d8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c6da:	4283      	cmp	r3, r0
 800c6dc:	d01b      	beq.n	800c716 <TIM_DMACaptureHalfCplt+0x4e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800c6de:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c6e0:	4283      	cmp	r3, r0
 800c6e2:	d010      	beq.n	800c706 <TIM_DMACaptureHalfCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800c6e4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c6e6:	4283      	cmp	r3, r0
 800c6e8:	d005      	beq.n	800c6f6 <TIM_DMACaptureHalfCplt+0x2e>
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c6ea:	4620      	mov	r0, r4
 800c6ec:	f7ff ffea 	bl	800c6c4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	7723      	strb	r3, [r4, #28]
}
 800c6f4:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c6f6:	2308      	movs	r3, #8
 800c6f8:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c6fa:	4620      	mov	r0, r4
 800c6fc:	f7ff ffe2 	bl	800c6c4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c700:	2300      	movs	r3, #0
 800c702:	7723      	strb	r3, [r4, #28]
}
 800c704:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c706:	2304      	movs	r3, #4
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c708:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c70a:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c70c:	f7ff ffda 	bl	800c6c4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c710:	2300      	movs	r3, #0
 800c712:	7723      	strb	r3, [r4, #28]
}
 800c714:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c716:	2302      	movs	r3, #2
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c718:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c71a:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c71c:	f7ff ffd2 	bl	800c6c4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c720:	2300      	movs	r3, #0
 800c722:	7723      	strb	r3, [r4, #28]
}
 800c724:	bd10      	pop	{r4, pc}
 800c726:	bf00      	nop

0800c728 <HAL_TIM_PWM_PulseFinishedCallback>:
 800c728:	4770      	bx	lr
 800c72a:	bf00      	nop

0800c72c <HAL_TIM_TriggerCallback>:
 800c72c:	4770      	bx	lr
 800c72e:	bf00      	nop

0800c730 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c730:	6803      	ldr	r3, [r0, #0]
 800c732:	691a      	ldr	r2, [r3, #16]
 800c734:	0791      	lsls	r1, r2, #30
{
 800c736:	b510      	push	{r4, lr}
 800c738:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c73a:	d502      	bpl.n	800c742 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c73c:	68da      	ldr	r2, [r3, #12]
 800c73e:	0792      	lsls	r2, r2, #30
 800c740:	d468      	bmi.n	800c814 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c742:	691a      	ldr	r2, [r3, #16]
 800c744:	0752      	lsls	r2, r2, #29
 800c746:	d502      	bpl.n	800c74e <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c748:	68da      	ldr	r2, [r3, #12]
 800c74a:	0750      	lsls	r0, r2, #29
 800c74c:	d44f      	bmi.n	800c7ee <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c74e:	691a      	ldr	r2, [r3, #16]
 800c750:	0711      	lsls	r1, r2, #28
 800c752:	d502      	bpl.n	800c75a <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c754:	68da      	ldr	r2, [r3, #12]
 800c756:	0712      	lsls	r2, r2, #28
 800c758:	d437      	bmi.n	800c7ca <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c75a:	691a      	ldr	r2, [r3, #16]
 800c75c:	06d0      	lsls	r0, r2, #27
 800c75e:	d502      	bpl.n	800c766 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c760:	68da      	ldr	r2, [r3, #12]
 800c762:	06d1      	lsls	r1, r2, #27
 800c764:	d41e      	bmi.n	800c7a4 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c766:	691a      	ldr	r2, [r3, #16]
 800c768:	07d2      	lsls	r2, r2, #31
 800c76a:	d502      	bpl.n	800c772 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c76c:	68da      	ldr	r2, [r3, #12]
 800c76e:	07d0      	lsls	r0, r2, #31
 800c770:	d469      	bmi.n	800c846 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c772:	691a      	ldr	r2, [r3, #16]
 800c774:	0611      	lsls	r1, r2, #24
 800c776:	d502      	bpl.n	800c77e <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c778:	68da      	ldr	r2, [r3, #12]
 800c77a:	0612      	lsls	r2, r2, #24
 800c77c:	d46b      	bmi.n	800c856 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c77e:	691a      	ldr	r2, [r3, #16]
 800c780:	05d0      	lsls	r0, r2, #23
 800c782:	d502      	bpl.n	800c78a <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c784:	68da      	ldr	r2, [r3, #12]
 800c786:	0611      	lsls	r1, r2, #24
 800c788:	d46d      	bmi.n	800c866 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c78a:	691a      	ldr	r2, [r3, #16]
 800c78c:	0652      	lsls	r2, r2, #25
 800c78e:	d502      	bpl.n	800c796 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c790:	68da      	ldr	r2, [r3, #12]
 800c792:	0650      	lsls	r0, r2, #25
 800c794:	d46f      	bmi.n	800c876 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c796:	691a      	ldr	r2, [r3, #16]
 800c798:	0691      	lsls	r1, r2, #26
 800c79a:	d502      	bpl.n	800c7a2 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c79c:	68da      	ldr	r2, [r3, #12]
 800c79e:	0692      	lsls	r2, r2, #26
 800c7a0:	d449      	bmi.n	800c836 <HAL_TIM_IRQHandler+0x106>
}
 800c7a2:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c7a4:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c7a8:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800c7aa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c7ac:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c7ae:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c7b0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c7b2:	f413 7f40 	tst.w	r3, #768	; 0x300
 800c7b6:	d16f      	bne.n	800c898 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c7b8:	f7ff ff52 	bl	800c660 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c7bc:	4620      	mov	r0, r4
 800c7be:	f7ff ffb3 	bl	800c728 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	6823      	ldr	r3, [r4, #0]
 800c7c6:	7722      	strb	r2, [r4, #28]
 800c7c8:	e7cd      	b.n	800c766 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c7ca:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c7ce:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800c7d0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c7d2:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c7d4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c7d6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c7d8:	079b      	lsls	r3, r3, #30
 800c7da:	d15a      	bne.n	800c892 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c7dc:	f7ff ff40 	bl	800c660 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c7e0:	4620      	mov	r0, r4
 800c7e2:	f7ff ffa1 	bl	800c728 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	6823      	ldr	r3, [r4, #0]
 800c7ea:	7722      	strb	r2, [r4, #28]
 800c7ec:	e7b5      	b.n	800c75a <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c7ee:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c7f2:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800c7f4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c7f6:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c7f8:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c7fa:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c7fc:	f413 7f40 	tst.w	r3, #768	; 0x300
 800c800:	d144      	bne.n	800c88c <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c802:	f7ff ff2d 	bl	800c660 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c806:	4620      	mov	r0, r4
 800c808:	f7ff ff8e 	bl	800c728 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c80c:	2200      	movs	r2, #0
 800c80e:	6823      	ldr	r3, [r4, #0]
 800c810:	7722      	strb	r2, [r4, #28]
 800c812:	e79c      	b.n	800c74e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c814:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c818:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c81a:	6119      	str	r1, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c81c:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c81e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c820:	0799      	lsls	r1, r3, #30
 800c822:	d130      	bne.n	800c886 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c824:	f7ff ff1c 	bl	800c660 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c828:	4620      	mov	r0, r4
 800c82a:	f7ff ff7d 	bl	800c728 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c82e:	2200      	movs	r2, #0
 800c830:	6823      	ldr	r3, [r4, #0]
 800c832:	7722      	strb	r2, [r4, #28]
 800c834:	e785      	b.n	800c742 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c836:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800c83a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c83c:	611a      	str	r2, [r3, #16]
}
 800c83e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800c842:	f001 bc63 	b.w	800e10c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c846:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800c84a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c84c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800c84e:	f7f5 faa1 	bl	8001d94 <HAL_TIM_PeriodElapsedCallback>
 800c852:	6823      	ldr	r3, [r4, #0]
 800c854:	e78d      	b.n	800c772 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c856:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800c85a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c85c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800c85e:	f001 fc57 	bl	800e110 <HAL_TIMEx_BreakCallback>
 800c862:	6823      	ldr	r3, [r4, #0]
 800c864:	e78b      	b.n	800c77e <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c866:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800c86a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c86c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800c86e:	f001 fc51 	bl	800e114 <HAL_TIMEx_Break2Callback>
 800c872:	6823      	ldr	r3, [r4, #0]
 800c874:	e789      	b.n	800c78a <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c876:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800c87a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c87c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800c87e:	f7ff ff55 	bl	800c72c <HAL_TIM_TriggerCallback>
 800c882:	6823      	ldr	r3, [r4, #0]
 800c884:	e787      	b.n	800c796 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800c886:	f7f5 fa3d 	bl	8001d04 <HAL_TIM_IC_CaptureCallback>
 800c88a:	e7d0      	b.n	800c82e <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800c88c:	f7f5 fa3a 	bl	8001d04 <HAL_TIM_IC_CaptureCallback>
 800c890:	e7bc      	b.n	800c80c <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800c892:	f7f5 fa37 	bl	8001d04 <HAL_TIM_IC_CaptureCallback>
 800c896:	e7a6      	b.n	800c7e6 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800c898:	f7f5 fa34 	bl	8001d04 <HAL_TIM_IC_CaptureCallback>
 800c89c:	e791      	b.n	800c7c2 <HAL_TIM_IRQHandler+0x92>
 800c89e:	bf00      	nop

0800c8a0 <HAL_TIM_ErrorCallback>:
 800c8a0:	4770      	bx	lr
 800c8a2:	bf00      	nop

0800c8a4 <TIM_DMAError>:
{
 800c8a4:	b508      	push	{r3, lr}
  htim->State = HAL_TIM_STATE_READY;
 800c8a6:	2201      	movs	r2, #1
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c8a8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  HAL_TIM_ErrorCallback(htim);
 800c8aa:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800c8ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 800c8b0:	f7ff fff6 	bl	800c8a0 <HAL_TIM_ErrorCallback>
}
 800c8b4:	bd08      	pop	{r3, pc}
 800c8b6:	bf00      	nop

0800c8b8 <TIM_Base_SetConfig>:
{
 800c8b8:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c8ba:	4e32      	ldr	r6, [pc, #200]	; (800c984 <TIM_Base_SetConfig+0xcc>)
 800c8bc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800c8c0:	4f31      	ldr	r7, [pc, #196]	; (800c988 <TIM_Base_SetConfig+0xd0>)
 800c8c2:	eba0 0606 	sub.w	r6, r0, r6
  tmpcr1 = TIMx->CR1;
 800c8c6:	6803      	ldr	r3, [r0, #0]
 800c8c8:	eba0 0707 	sub.w	r7, r0, r7
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c8cc:	fab6 f686 	clz	r6, r6
 800c8d0:	fab7 f787 	clz	r7, r7
 800c8d4:	ea4f 1656 	mov.w	r6, r6, lsr #5
 800c8d8:	ea4f 1757 	mov.w	r7, r7, lsr #5
 800c8dc:	d025      	beq.n	800c92a <TIM_Base_SetConfig+0x72>
 800c8de:	bb26      	cbnz	r6, 800c92a <TIM_Base_SetConfig+0x72>
 800c8e0:	4a2a      	ldr	r2, [pc, #168]	; (800c98c <TIM_Base_SetConfig+0xd4>)
 800c8e2:	4290      	cmp	r0, r2
 800c8e4:	d03e      	beq.n	800c964 <TIM_Base_SetConfig+0xac>
 800c8e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c8ea:	4290      	cmp	r0, r2
 800c8ec:	d03a      	beq.n	800c964 <TIM_Base_SetConfig+0xac>
 800c8ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c8f2:	4290      	cmp	r0, r2
 800c8f4:	d03b      	beq.n	800c96e <TIM_Base_SetConfig+0xb6>
 800c8f6:	2f00      	cmp	r7, #0
 800c8f8:	d139      	bne.n	800c96e <TIM_Base_SetConfig+0xb6>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c8fa:	4a25      	ldr	r2, [pc, #148]	; (800c990 <TIM_Base_SetConfig+0xd8>)
 800c8fc:	4290      	cmp	r0, r2
 800c8fe:	d018      	beq.n	800c932 <TIM_Base_SetConfig+0x7a>
 800c900:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c904:	4290      	cmp	r0, r2
 800c906:	d014      	beq.n	800c932 <TIM_Base_SetConfig+0x7a>
 800c908:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c90c:	4290      	cmp	r0, r2
 800c90e:	d010      	beq.n	800c932 <TIM_Base_SetConfig+0x7a>
 800c910:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800c914:	4290      	cmp	r0, r2
 800c916:	d00c      	beq.n	800c932 <TIM_Base_SetConfig+0x7a>
 800c918:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c91c:	4290      	cmp	r0, r2
 800c91e:	d008      	beq.n	800c932 <TIM_Base_SetConfig+0x7a>
 800c920:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c924:	4290      	cmp	r0, r2
 800c926:	d108      	bne.n	800c93a <TIM_Base_SetConfig+0x82>
 800c928:	e003      	b.n	800c932 <TIM_Base_SetConfig+0x7a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c92a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c92e:	684d      	ldr	r5, [r1, #4]
 800c930:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 800c932:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c936:	68cd      	ldr	r5, [r1, #12]
 800c938:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c93a:	694a      	ldr	r2, [r1, #20]
 800c93c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c940:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c942:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 800c944:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 800c946:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c948:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c94a:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c94c:	b926      	cbnz	r6, 800c958 <TIM_Base_SetConfig+0xa0>
 800c94e:	b91f      	cbnz	r7, 800c958 <TIM_Base_SetConfig+0xa0>
  TIMx->EGR = TIM_EGR_UG;
 800c950:	2301      	movs	r3, #1
}
 800c952:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 800c954:	6143      	str	r3, [r0, #20]
}
 800c956:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800c958:	690b      	ldr	r3, [r1, #16]
 800c95a:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800c95c:	2301      	movs	r3, #1
}
 800c95e:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 800c960:	6143      	str	r3, [r0, #20]
}
 800c962:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c964:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c968:	684a      	ldr	r2, [r1, #4]
 800c96a:	4313      	orrs	r3, r2
 800c96c:	e7e1      	b.n	800c932 <TIM_Base_SetConfig+0x7a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c96e:	4a09      	ldr	r2, [pc, #36]	; (800c994 <TIM_Base_SetConfig+0xdc>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c970:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c974:	684c      	ldr	r4, [r1, #4]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c976:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 800c978:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c97c:	d0d9      	beq.n	800c932 <TIM_Base_SetConfig+0x7a>
 800c97e:	2f00      	cmp	r7, #0
 800c980:	d1d7      	bne.n	800c932 <TIM_Base_SetConfig+0x7a>
 800c982:	e7ba      	b.n	800c8fa <TIM_Base_SetConfig+0x42>
 800c984:	40010000 	.word	0x40010000
 800c988:	40010400 	.word	0x40010400
 800c98c:	40000400 	.word	0x40000400
 800c990:	40014000 	.word	0x40014000
 800c994:	40000c00 	.word	0x40000c00

0800c998 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800c998:	2800      	cmp	r0, #0
 800c99a:	f000 8097 	beq.w	800cacc <HAL_TIM_Base_Init+0x134>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c99e:	6802      	ldr	r2, [r0, #0]
 800c9a0:	4956      	ldr	r1, [pc, #344]	; (800cafc <HAL_TIM_Base_Init+0x164>)
{
 800c9a2:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c9a4:	4b56      	ldr	r3, [pc, #344]	; (800cb00 <HAL_TIM_Base_Init+0x168>)
 800c9a6:	4604      	mov	r4, r0
 800c9a8:	4856      	ldr	r0, [pc, #344]	; (800cb04 <HAL_TIM_Base_Init+0x16c>)
 800c9aa:	429a      	cmp	r2, r3
 800c9ac:	bf18      	it	ne
 800c9ae:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800c9b2:	4d55      	ldr	r5, [pc, #340]	; (800cb08 <HAL_TIM_Base_Init+0x170>)
 800c9b4:	bf14      	ite	ne
 800c9b6:	2301      	movne	r3, #1
 800c9b8:	2300      	moveq	r3, #0
 800c9ba:	4282      	cmp	r2, r0
 800c9bc:	bf0c      	ite	eq
 800c9be:	2300      	moveq	r3, #0
 800c9c0:	f003 0301 	andne.w	r3, r3, #1
 800c9c4:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800c9c8:	428a      	cmp	r2, r1
 800c9ca:	bf0c      	ite	eq
 800c9cc:	2300      	moveq	r3, #0
 800c9ce:	f003 0301 	andne.w	r3, r3, #1
 800c9d2:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800c9d6:	42aa      	cmp	r2, r5
 800c9d8:	bf0c      	ite	eq
 800c9da:	2300      	moveq	r3, #0
 800c9dc:	f003 0301 	andne.w	r3, r3, #1
 800c9e0:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800c9e4:	4282      	cmp	r2, r0
 800c9e6:	bf0c      	ite	eq
 800c9e8:	2300      	moveq	r3, #0
 800c9ea:	f003 0301 	andne.w	r3, r3, #1
 800c9ee:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800c9f2:	428a      	cmp	r2, r1
 800c9f4:	bf0c      	ite	eq
 800c9f6:	2300      	moveq	r3, #0
 800c9f8:	f003 0301 	andne.w	r3, r3, #1
 800c9fc:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800ca00:	42aa      	cmp	r2, r5
 800ca02:	bf0c      	ite	eq
 800ca04:	2300      	moveq	r3, #0
 800ca06:	f003 0301 	andne.w	r3, r3, #1
 800ca0a:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800ca0e:	4282      	cmp	r2, r0
 800ca10:	bf0c      	ite	eq
 800ca12:	2300      	moveq	r3, #0
 800ca14:	f003 0301 	andne.w	r3, r3, #1
 800ca18:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800ca1c:	428a      	cmp	r2, r1
 800ca1e:	bf0c      	ite	eq
 800ca20:	2300      	moveq	r3, #0
 800ca22:	f003 0301 	andne.w	r3, r3, #1
 800ca26:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800ca2a:	42aa      	cmp	r2, r5
 800ca2c:	bf0c      	ite	eq
 800ca2e:	2300      	moveq	r3, #0
 800ca30:	f003 0301 	andne.w	r3, r3, #1
 800ca34:	4282      	cmp	r2, r0
 800ca36:	bf0c      	ite	eq
 800ca38:	2300      	moveq	r3, #0
 800ca3a:	f003 0301 	andne.w	r3, r3, #1
 800ca3e:	428a      	cmp	r2, r1
 800ca40:	bf0c      	ite	eq
 800ca42:	2300      	moveq	r3, #0
 800ca44:	f003 0301 	andne.w	r3, r3, #1
 800ca48:	b113      	cbz	r3, 800ca50 <HAL_TIM_Base_Init+0xb8>
 800ca4a:	4b30      	ldr	r3, [pc, #192]	; (800cb0c <HAL_TIM_Base_Init+0x174>)
 800ca4c:	429a      	cmp	r2, r3
 800ca4e:	d14f      	bne.n	800caf0 <HAL_TIM_Base_Init+0x158>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800ca50:	68a2      	ldr	r2, [r4, #8]
 800ca52:	f032 0310 	bics.w	r3, r2, #16
 800ca56:	f022 0140 	bic.w	r1, r2, #64	; 0x40
 800ca5a:	bf14      	ite	ne
 800ca5c:	2301      	movne	r3, #1
 800ca5e:	2300      	moveq	r3, #0
 800ca60:	2920      	cmp	r1, #32
 800ca62:	bf0c      	ite	eq
 800ca64:	2300      	moveq	r3, #0
 800ca66:	f003 0301 	andne.w	r3, r3, #1
 800ca6a:	b10b      	cbz	r3, 800ca70 <HAL_TIM_Base_Init+0xd8>
 800ca6c:	2a40      	cmp	r2, #64	; 0x40
 800ca6e:	d139      	bne.n	800cae4 <HAL_TIM_Base_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800ca70:	6923      	ldr	r3, [r4, #16]
 800ca72:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ca76:	d002      	beq.n	800ca7e <HAL_TIM_Base_Init+0xe6>
 800ca78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ca7c:	d128      	bne.n	800cad0 <HAL_TIM_Base_Init+0x138>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800ca7e:	69a3      	ldr	r3, [r4, #24]
 800ca80:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800ca84:	d116      	bne.n	800cab4 <HAL_TIM_Base_Init+0x11c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800ca86:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800ca8a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ca8e:	b15b      	cbz	r3, 800caa8 <HAL_TIM_Base_Init+0x110>
  htim->State = HAL_TIM_STATE_BUSY;
 800ca90:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca92:	6820      	ldr	r0, [r4, #0]
 800ca94:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 800ca96:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca9a:	f7ff ff0d 	bl	800c8b8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800ca9e:	2301      	movs	r3, #1
  return HAL_OK;
 800caa0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800caa2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800caa6:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800caa8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800caac:	4620      	mov	r0, r4
 800caae:	f7f7 fad3 	bl	8004058 <HAL_TIM_Base_MspInit>
 800cab2:	e7ed      	b.n	800ca90 <HAL_TIM_Base_Init+0xf8>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cab4:	f44f 718c 	mov.w	r1, #280	; 0x118
 800cab8:	4815      	ldr	r0, [pc, #84]	; (800cb10 <HAL_TIM_Base_Init+0x178>)
 800caba:	f7f6 f9b7 	bl	8002e2c <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800cabe:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800cac2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d1e2      	bne.n	800ca90 <HAL_TIM_Base_Init+0xf8>
 800caca:	e7ed      	b.n	800caa8 <HAL_TIM_Base_Init+0x110>
    return HAL_ERROR;
 800cacc:	2001      	movs	r0, #1
}
 800cace:	4770      	bx	lr
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cad0:	f240 1117 	movw	r1, #279	; 0x117
 800cad4:	480e      	ldr	r0, [pc, #56]	; (800cb10 <HAL_TIM_Base_Init+0x178>)
 800cad6:	f7f6 f9a9 	bl	8002e2c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cada:	69a3      	ldr	r3, [r4, #24]
 800cadc:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800cae0:	d0d1      	beq.n	800ca86 <HAL_TIM_Base_Init+0xee>
 800cae2:	e7e7      	b.n	800cab4 <HAL_TIM_Base_Init+0x11c>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cae4:	f44f 718b 	mov.w	r1, #278	; 0x116
 800cae8:	4809      	ldr	r0, [pc, #36]	; (800cb10 <HAL_TIM_Base_Init+0x178>)
 800caea:	f7f6 f99f 	bl	8002e2c <assert_failed>
 800caee:	e7bf      	b.n	800ca70 <HAL_TIM_Base_Init+0xd8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800caf0:	f240 1115 	movw	r1, #277	; 0x115
 800caf4:	4806      	ldr	r0, [pc, #24]	; (800cb10 <HAL_TIM_Base_Init+0x178>)
 800caf6:	f7f6 f999 	bl	8002e2c <assert_failed>
 800cafa:	e7a9      	b.n	800ca50 <HAL_TIM_Base_Init+0xb8>
 800cafc:	40000800 	.word	0x40000800
 800cb00:	40010000 	.word	0x40010000
 800cb04:	40000400 	.word	0x40000400
 800cb08:	40000c00 	.word	0x40000c00
 800cb0c:	40002000 	.word	0x40002000
 800cb10:	08026950 	.word	0x08026950

0800cb14 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 800cb14:	2800      	cmp	r0, #0
 800cb16:	f000 8097 	beq.w	800cc48 <HAL_TIM_OC_Init+0x134>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cb1a:	6802      	ldr	r2, [r0, #0]
 800cb1c:	4956      	ldr	r1, [pc, #344]	; (800cc78 <HAL_TIM_OC_Init+0x164>)
{
 800cb1e:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cb20:	4b56      	ldr	r3, [pc, #344]	; (800cc7c <HAL_TIM_OC_Init+0x168>)
 800cb22:	4604      	mov	r4, r0
 800cb24:	4856      	ldr	r0, [pc, #344]	; (800cc80 <HAL_TIM_OC_Init+0x16c>)
 800cb26:	429a      	cmp	r2, r3
 800cb28:	bf18      	it	ne
 800cb2a:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800cb2e:	4d55      	ldr	r5, [pc, #340]	; (800cc84 <HAL_TIM_OC_Init+0x170>)
 800cb30:	bf14      	ite	ne
 800cb32:	2301      	movne	r3, #1
 800cb34:	2300      	moveq	r3, #0
 800cb36:	4282      	cmp	r2, r0
 800cb38:	bf0c      	ite	eq
 800cb3a:	2300      	moveq	r3, #0
 800cb3c:	f003 0301 	andne.w	r3, r3, #1
 800cb40:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800cb44:	428a      	cmp	r2, r1
 800cb46:	bf0c      	ite	eq
 800cb48:	2300      	moveq	r3, #0
 800cb4a:	f003 0301 	andne.w	r3, r3, #1
 800cb4e:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800cb52:	42aa      	cmp	r2, r5
 800cb54:	bf0c      	ite	eq
 800cb56:	2300      	moveq	r3, #0
 800cb58:	f003 0301 	andne.w	r3, r3, #1
 800cb5c:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800cb60:	4282      	cmp	r2, r0
 800cb62:	bf0c      	ite	eq
 800cb64:	2300      	moveq	r3, #0
 800cb66:	f003 0301 	andne.w	r3, r3, #1
 800cb6a:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800cb6e:	428a      	cmp	r2, r1
 800cb70:	bf0c      	ite	eq
 800cb72:	2300      	moveq	r3, #0
 800cb74:	f003 0301 	andne.w	r3, r3, #1
 800cb78:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800cb7c:	42aa      	cmp	r2, r5
 800cb7e:	bf0c      	ite	eq
 800cb80:	2300      	moveq	r3, #0
 800cb82:	f003 0301 	andne.w	r3, r3, #1
 800cb86:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800cb8a:	4282      	cmp	r2, r0
 800cb8c:	bf0c      	ite	eq
 800cb8e:	2300      	moveq	r3, #0
 800cb90:	f003 0301 	andne.w	r3, r3, #1
 800cb94:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800cb98:	428a      	cmp	r2, r1
 800cb9a:	bf0c      	ite	eq
 800cb9c:	2300      	moveq	r3, #0
 800cb9e:	f003 0301 	andne.w	r3, r3, #1
 800cba2:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800cba6:	42aa      	cmp	r2, r5
 800cba8:	bf0c      	ite	eq
 800cbaa:	2300      	moveq	r3, #0
 800cbac:	f003 0301 	andne.w	r3, r3, #1
 800cbb0:	4282      	cmp	r2, r0
 800cbb2:	bf0c      	ite	eq
 800cbb4:	2300      	moveq	r3, #0
 800cbb6:	f003 0301 	andne.w	r3, r3, #1
 800cbba:	428a      	cmp	r2, r1
 800cbbc:	bf0c      	ite	eq
 800cbbe:	2300      	moveq	r3, #0
 800cbc0:	f003 0301 	andne.w	r3, r3, #1
 800cbc4:	b113      	cbz	r3, 800cbcc <HAL_TIM_OC_Init+0xb8>
 800cbc6:	4b30      	ldr	r3, [pc, #192]	; (800cc88 <HAL_TIM_OC_Init+0x174>)
 800cbc8:	429a      	cmp	r2, r3
 800cbca:	d14f      	bne.n	800cc6c <HAL_TIM_OC_Init+0x158>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cbcc:	68a2      	ldr	r2, [r4, #8]
 800cbce:	f032 0310 	bics.w	r3, r2, #16
 800cbd2:	f022 0140 	bic.w	r1, r2, #64	; 0x40
 800cbd6:	bf14      	ite	ne
 800cbd8:	2301      	movne	r3, #1
 800cbda:	2300      	moveq	r3, #0
 800cbdc:	2920      	cmp	r1, #32
 800cbde:	bf0c      	ite	eq
 800cbe0:	2300      	moveq	r3, #0
 800cbe2:	f003 0301 	andne.w	r3, r3, #1
 800cbe6:	b10b      	cbz	r3, 800cbec <HAL_TIM_OC_Init+0xd8>
 800cbe8:	2a40      	cmp	r2, #64	; 0x40
 800cbea:	d139      	bne.n	800cc60 <HAL_TIM_OC_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cbec:	6923      	ldr	r3, [r4, #16]
 800cbee:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800cbf2:	d002      	beq.n	800cbfa <HAL_TIM_OC_Init+0xe6>
 800cbf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cbf8:	d128      	bne.n	800cc4c <HAL_TIM_OC_Init+0x138>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cbfa:	69a3      	ldr	r3, [r4, #24]
 800cbfc:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800cc00:	d116      	bne.n	800cc30 <HAL_TIM_OC_Init+0x11c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800cc02:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800cc06:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cc0a:	b15b      	cbz	r3, 800cc24 <HAL_TIM_OC_Init+0x110>
  htim->State = HAL_TIM_STATE_BUSY;
 800cc0c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800cc0e:	6820      	ldr	r0, [r4, #0]
 800cc10:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 800cc12:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800cc16:	f7ff fe4f 	bl	800c8b8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800cc1a:	2301      	movs	r3, #1
  return HAL_OK;
 800cc1c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800cc1e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800cc22:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800cc24:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 800cc28:	4620      	mov	r0, r4
 800cc2a:	f7ff f9c1 	bl	800bfb0 <HAL_TIM_OC_MspInit>
 800cc2e:	e7ed      	b.n	800cc0c <HAL_TIM_OC_Init+0xf8>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cc30:	f44f 7119 	mov.w	r1, #612	; 0x264
 800cc34:	4815      	ldr	r0, [pc, #84]	; (800cc8c <HAL_TIM_OC_Init+0x178>)
 800cc36:	f7f6 f8f9 	bl	8002e2c <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800cc3a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800cc3e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d1e2      	bne.n	800cc0c <HAL_TIM_OC_Init+0xf8>
 800cc46:	e7ed      	b.n	800cc24 <HAL_TIM_OC_Init+0x110>
    return HAL_ERROR;
 800cc48:	2001      	movs	r0, #1
}
 800cc4a:	4770      	bx	lr
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cc4c:	f240 2163 	movw	r1, #611	; 0x263
 800cc50:	480e      	ldr	r0, [pc, #56]	; (800cc8c <HAL_TIM_OC_Init+0x178>)
 800cc52:	f7f6 f8eb 	bl	8002e2c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cc56:	69a3      	ldr	r3, [r4, #24]
 800cc58:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800cc5c:	d0d1      	beq.n	800cc02 <HAL_TIM_OC_Init+0xee>
 800cc5e:	e7e7      	b.n	800cc30 <HAL_TIM_OC_Init+0x11c>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cc60:	f240 2162 	movw	r1, #610	; 0x262
 800cc64:	4809      	ldr	r0, [pc, #36]	; (800cc8c <HAL_TIM_OC_Init+0x178>)
 800cc66:	f7f6 f8e1 	bl	8002e2c <assert_failed>
 800cc6a:	e7bf      	b.n	800cbec <HAL_TIM_OC_Init+0xd8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cc6c:	f240 2161 	movw	r1, #609	; 0x261
 800cc70:	4806      	ldr	r0, [pc, #24]	; (800cc8c <HAL_TIM_OC_Init+0x178>)
 800cc72:	f7f6 f8db 	bl	8002e2c <assert_failed>
 800cc76:	e7a9      	b.n	800cbcc <HAL_TIM_OC_Init+0xb8>
 800cc78:	40000800 	.word	0x40000800
 800cc7c:	40010000 	.word	0x40010000
 800cc80:	40000400 	.word	0x40000400
 800cc84:	40000c00 	.word	0x40000c00
 800cc88:	40002000 	.word	0x40002000
 800cc8c:	08026950 	.word	0x08026950

0800cc90 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800cc90:	2800      	cmp	r0, #0
 800cc92:	f000 8097 	beq.w	800cdc4 <HAL_TIM_PWM_Init+0x134>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cc96:	6802      	ldr	r2, [r0, #0]
 800cc98:	4956      	ldr	r1, [pc, #344]	; (800cdf4 <HAL_TIM_PWM_Init+0x164>)
{
 800cc9a:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cc9c:	4b56      	ldr	r3, [pc, #344]	; (800cdf8 <HAL_TIM_PWM_Init+0x168>)
 800cc9e:	4604      	mov	r4, r0
 800cca0:	4856      	ldr	r0, [pc, #344]	; (800cdfc <HAL_TIM_PWM_Init+0x16c>)
 800cca2:	429a      	cmp	r2, r3
 800cca4:	bf18      	it	ne
 800cca6:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800ccaa:	4d55      	ldr	r5, [pc, #340]	; (800ce00 <HAL_TIM_PWM_Init+0x170>)
 800ccac:	bf14      	ite	ne
 800ccae:	2301      	movne	r3, #1
 800ccb0:	2300      	moveq	r3, #0
 800ccb2:	4282      	cmp	r2, r0
 800ccb4:	bf0c      	ite	eq
 800ccb6:	2300      	moveq	r3, #0
 800ccb8:	f003 0301 	andne.w	r3, r3, #1
 800ccbc:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800ccc0:	428a      	cmp	r2, r1
 800ccc2:	bf0c      	ite	eq
 800ccc4:	2300      	moveq	r3, #0
 800ccc6:	f003 0301 	andne.w	r3, r3, #1
 800ccca:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800ccce:	42aa      	cmp	r2, r5
 800ccd0:	bf0c      	ite	eq
 800ccd2:	2300      	moveq	r3, #0
 800ccd4:	f003 0301 	andne.w	r3, r3, #1
 800ccd8:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800ccdc:	4282      	cmp	r2, r0
 800ccde:	bf0c      	ite	eq
 800cce0:	2300      	moveq	r3, #0
 800cce2:	f003 0301 	andne.w	r3, r3, #1
 800cce6:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800ccea:	428a      	cmp	r2, r1
 800ccec:	bf0c      	ite	eq
 800ccee:	2300      	moveq	r3, #0
 800ccf0:	f003 0301 	andne.w	r3, r3, #1
 800ccf4:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800ccf8:	42aa      	cmp	r2, r5
 800ccfa:	bf0c      	ite	eq
 800ccfc:	2300      	moveq	r3, #0
 800ccfe:	f003 0301 	andne.w	r3, r3, #1
 800cd02:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800cd06:	4282      	cmp	r2, r0
 800cd08:	bf0c      	ite	eq
 800cd0a:	2300      	moveq	r3, #0
 800cd0c:	f003 0301 	andne.w	r3, r3, #1
 800cd10:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800cd14:	428a      	cmp	r2, r1
 800cd16:	bf0c      	ite	eq
 800cd18:	2300      	moveq	r3, #0
 800cd1a:	f003 0301 	andne.w	r3, r3, #1
 800cd1e:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800cd22:	42aa      	cmp	r2, r5
 800cd24:	bf0c      	ite	eq
 800cd26:	2300      	moveq	r3, #0
 800cd28:	f003 0301 	andne.w	r3, r3, #1
 800cd2c:	4282      	cmp	r2, r0
 800cd2e:	bf0c      	ite	eq
 800cd30:	2300      	moveq	r3, #0
 800cd32:	f003 0301 	andne.w	r3, r3, #1
 800cd36:	428a      	cmp	r2, r1
 800cd38:	bf0c      	ite	eq
 800cd3a:	2300      	moveq	r3, #0
 800cd3c:	f003 0301 	andne.w	r3, r3, #1
 800cd40:	b113      	cbz	r3, 800cd48 <HAL_TIM_PWM_Init+0xb8>
 800cd42:	4b30      	ldr	r3, [pc, #192]	; (800ce04 <HAL_TIM_PWM_Init+0x174>)
 800cd44:	429a      	cmp	r2, r3
 800cd46:	d14f      	bne.n	800cde8 <HAL_TIM_PWM_Init+0x158>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cd48:	68a2      	ldr	r2, [r4, #8]
 800cd4a:	f032 0310 	bics.w	r3, r2, #16
 800cd4e:	f022 0140 	bic.w	r1, r2, #64	; 0x40
 800cd52:	bf14      	ite	ne
 800cd54:	2301      	movne	r3, #1
 800cd56:	2300      	moveq	r3, #0
 800cd58:	2920      	cmp	r1, #32
 800cd5a:	bf0c      	ite	eq
 800cd5c:	2300      	moveq	r3, #0
 800cd5e:	f003 0301 	andne.w	r3, r3, #1
 800cd62:	b10b      	cbz	r3, 800cd68 <HAL_TIM_PWM_Init+0xd8>
 800cd64:	2a40      	cmp	r2, #64	; 0x40
 800cd66:	d139      	bne.n	800cddc <HAL_TIM_PWM_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cd68:	6923      	ldr	r3, [r4, #16]
 800cd6a:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800cd6e:	d002      	beq.n	800cd76 <HAL_TIM_PWM_Init+0xe6>
 800cd70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cd74:	d128      	bne.n	800cdc8 <HAL_TIM_PWM_Init+0x138>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cd76:	69a3      	ldr	r3, [r4, #24]
 800cd78:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800cd7c:	d116      	bne.n	800cdac <HAL_TIM_PWM_Init+0x11c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800cd7e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800cd82:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cd86:	b15b      	cbz	r3, 800cda0 <HAL_TIM_PWM_Init+0x110>
  htim->State = HAL_TIM_STATE_BUSY;
 800cd88:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cd8a:	6820      	ldr	r0, [r4, #0]
 800cd8c:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 800cd8e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cd92:	f7ff fd91 	bl	800c8b8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800cd96:	2301      	movs	r3, #1
  return HAL_OK;
 800cd98:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800cd9a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800cd9e:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800cda0:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800cda4:	4620      	mov	r0, r4
 800cda6:	f7ff f905 	bl	800bfb4 <HAL_TIM_PWM_MspInit>
 800cdaa:	e7ed      	b.n	800cd88 <HAL_TIM_PWM_Init+0xf8>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cdac:	f240 41a5 	movw	r1, #1189	; 0x4a5
 800cdb0:	4815      	ldr	r0, [pc, #84]	; (800ce08 <HAL_TIM_PWM_Init+0x178>)
 800cdb2:	f7f6 f83b 	bl	8002e2c <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800cdb6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800cdba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d1e2      	bne.n	800cd88 <HAL_TIM_PWM_Init+0xf8>
 800cdc2:	e7ed      	b.n	800cda0 <HAL_TIM_PWM_Init+0x110>
    return HAL_ERROR;
 800cdc4:	2001      	movs	r0, #1
}
 800cdc6:	4770      	bx	lr
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cdc8:	f240 41a4 	movw	r1, #1188	; 0x4a4
 800cdcc:	480e      	ldr	r0, [pc, #56]	; (800ce08 <HAL_TIM_PWM_Init+0x178>)
 800cdce:	f7f6 f82d 	bl	8002e2c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cdd2:	69a3      	ldr	r3, [r4, #24]
 800cdd4:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800cdd8:	d0d1      	beq.n	800cd7e <HAL_TIM_PWM_Init+0xee>
 800cdda:	e7e7      	b.n	800cdac <HAL_TIM_PWM_Init+0x11c>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cddc:	f240 41a3 	movw	r1, #1187	; 0x4a3
 800cde0:	4809      	ldr	r0, [pc, #36]	; (800ce08 <HAL_TIM_PWM_Init+0x178>)
 800cde2:	f7f6 f823 	bl	8002e2c <assert_failed>
 800cde6:	e7bf      	b.n	800cd68 <HAL_TIM_PWM_Init+0xd8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cde8:	f240 41a2 	movw	r1, #1186	; 0x4a2
 800cdec:	4806      	ldr	r0, [pc, #24]	; (800ce08 <HAL_TIM_PWM_Init+0x178>)
 800cdee:	f7f6 f81d 	bl	8002e2c <assert_failed>
 800cdf2:	e7a9      	b.n	800cd48 <HAL_TIM_PWM_Init+0xb8>
 800cdf4:	40000800 	.word	0x40000800
 800cdf8:	40010000 	.word	0x40010000
 800cdfc:	40000400 	.word	0x40000400
 800ce00:	40000c00 	.word	0x40000c00
 800ce04:	40002000 	.word	0x40002000
 800ce08:	08026950 	.word	0x08026950

0800ce0c <HAL_TIM_IC_Init>:
  if (htim == NULL)
 800ce0c:	2800      	cmp	r0, #0
 800ce0e:	f000 8097 	beq.w	800cf40 <HAL_TIM_IC_Init+0x134>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ce12:	6802      	ldr	r2, [r0, #0]
 800ce14:	4956      	ldr	r1, [pc, #344]	; (800cf70 <HAL_TIM_IC_Init+0x164>)
{
 800ce16:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ce18:	4b56      	ldr	r3, [pc, #344]	; (800cf74 <HAL_TIM_IC_Init+0x168>)
 800ce1a:	4604      	mov	r4, r0
 800ce1c:	4856      	ldr	r0, [pc, #344]	; (800cf78 <HAL_TIM_IC_Init+0x16c>)
 800ce1e:	429a      	cmp	r2, r3
 800ce20:	bf18      	it	ne
 800ce22:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800ce26:	4d55      	ldr	r5, [pc, #340]	; (800cf7c <HAL_TIM_IC_Init+0x170>)
 800ce28:	bf14      	ite	ne
 800ce2a:	2301      	movne	r3, #1
 800ce2c:	2300      	moveq	r3, #0
 800ce2e:	4282      	cmp	r2, r0
 800ce30:	bf0c      	ite	eq
 800ce32:	2300      	moveq	r3, #0
 800ce34:	f003 0301 	andne.w	r3, r3, #1
 800ce38:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800ce3c:	428a      	cmp	r2, r1
 800ce3e:	bf0c      	ite	eq
 800ce40:	2300      	moveq	r3, #0
 800ce42:	f003 0301 	andne.w	r3, r3, #1
 800ce46:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800ce4a:	42aa      	cmp	r2, r5
 800ce4c:	bf0c      	ite	eq
 800ce4e:	2300      	moveq	r3, #0
 800ce50:	f003 0301 	andne.w	r3, r3, #1
 800ce54:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800ce58:	4282      	cmp	r2, r0
 800ce5a:	bf0c      	ite	eq
 800ce5c:	2300      	moveq	r3, #0
 800ce5e:	f003 0301 	andne.w	r3, r3, #1
 800ce62:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800ce66:	428a      	cmp	r2, r1
 800ce68:	bf0c      	ite	eq
 800ce6a:	2300      	moveq	r3, #0
 800ce6c:	f003 0301 	andne.w	r3, r3, #1
 800ce70:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800ce74:	42aa      	cmp	r2, r5
 800ce76:	bf0c      	ite	eq
 800ce78:	2300      	moveq	r3, #0
 800ce7a:	f003 0301 	andne.w	r3, r3, #1
 800ce7e:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800ce82:	4282      	cmp	r2, r0
 800ce84:	bf0c      	ite	eq
 800ce86:	2300      	moveq	r3, #0
 800ce88:	f003 0301 	andne.w	r3, r3, #1
 800ce8c:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800ce90:	428a      	cmp	r2, r1
 800ce92:	bf0c      	ite	eq
 800ce94:	2300      	moveq	r3, #0
 800ce96:	f003 0301 	andne.w	r3, r3, #1
 800ce9a:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800ce9e:	42aa      	cmp	r2, r5
 800cea0:	bf0c      	ite	eq
 800cea2:	2300      	moveq	r3, #0
 800cea4:	f003 0301 	andne.w	r3, r3, #1
 800cea8:	4282      	cmp	r2, r0
 800ceaa:	bf0c      	ite	eq
 800ceac:	2300      	moveq	r3, #0
 800ceae:	f003 0301 	andne.w	r3, r3, #1
 800ceb2:	428a      	cmp	r2, r1
 800ceb4:	bf0c      	ite	eq
 800ceb6:	2300      	moveq	r3, #0
 800ceb8:	f003 0301 	andne.w	r3, r3, #1
 800cebc:	b113      	cbz	r3, 800cec4 <HAL_TIM_IC_Init+0xb8>
 800cebe:	4b30      	ldr	r3, [pc, #192]	; (800cf80 <HAL_TIM_IC_Init+0x174>)
 800cec0:	429a      	cmp	r2, r3
 800cec2:	d14f      	bne.n	800cf64 <HAL_TIM_IC_Init+0x158>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cec4:	68a2      	ldr	r2, [r4, #8]
 800cec6:	f032 0310 	bics.w	r3, r2, #16
 800ceca:	f022 0140 	bic.w	r1, r2, #64	; 0x40
 800cece:	bf14      	ite	ne
 800ced0:	2301      	movne	r3, #1
 800ced2:	2300      	moveq	r3, #0
 800ced4:	2920      	cmp	r1, #32
 800ced6:	bf0c      	ite	eq
 800ced8:	2300      	moveq	r3, #0
 800ceda:	f003 0301 	andne.w	r3, r3, #1
 800cede:	b10b      	cbz	r3, 800cee4 <HAL_TIM_IC_Init+0xd8>
 800cee0:	2a40      	cmp	r2, #64	; 0x40
 800cee2:	d139      	bne.n	800cf58 <HAL_TIM_IC_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cee4:	6923      	ldr	r3, [r4, #16]
 800cee6:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ceea:	d002      	beq.n	800cef2 <HAL_TIM_IC_Init+0xe6>
 800ceec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cef0:	d128      	bne.n	800cf44 <HAL_TIM_IC_Init+0x138>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cef2:	69a3      	ldr	r3, [r4, #24]
 800cef4:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800cef8:	d116      	bne.n	800cf28 <HAL_TIM_IC_Init+0x11c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800cefa:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800cefe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cf02:	b15b      	cbz	r3, 800cf1c <HAL_TIM_IC_Init+0x110>
  htim->State = HAL_TIM_STATE_BUSY;
 800cf04:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cf06:	6820      	ldr	r0, [r4, #0]
 800cf08:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 800cf0a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cf0e:	f7ff fcd3 	bl	800c8b8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800cf12:	2301      	movs	r3, #1
  return HAL_OK;
 800cf14:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800cf16:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800cf1a:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800cf1c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 800cf20:	4620      	mov	r0, r4
 800cf22:	f7ff f849 	bl	800bfb8 <HAL_TIM_IC_MspInit>
 800cf26:	e7ed      	b.n	800cf04 <HAL_TIM_IC_Init+0xf8>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cf28:	f240 61e7 	movw	r1, #1767	; 0x6e7
 800cf2c:	4815      	ldr	r0, [pc, #84]	; (800cf84 <HAL_TIM_IC_Init+0x178>)
 800cf2e:	f7f5 ff7d 	bl	8002e2c <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800cf32:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800cf36:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d1e2      	bne.n	800cf04 <HAL_TIM_IC_Init+0xf8>
 800cf3e:	e7ed      	b.n	800cf1c <HAL_TIM_IC_Init+0x110>
    return HAL_ERROR;
 800cf40:	2001      	movs	r0, #1
}
 800cf42:	4770      	bx	lr
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cf44:	f240 61e6 	movw	r1, #1766	; 0x6e6
 800cf48:	480e      	ldr	r0, [pc, #56]	; (800cf84 <HAL_TIM_IC_Init+0x178>)
 800cf4a:	f7f5 ff6f 	bl	8002e2c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cf4e:	69a3      	ldr	r3, [r4, #24]
 800cf50:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800cf54:	d0d1      	beq.n	800cefa <HAL_TIM_IC_Init+0xee>
 800cf56:	e7e7      	b.n	800cf28 <HAL_TIM_IC_Init+0x11c>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cf58:	f240 61e5 	movw	r1, #1765	; 0x6e5
 800cf5c:	4809      	ldr	r0, [pc, #36]	; (800cf84 <HAL_TIM_IC_Init+0x178>)
 800cf5e:	f7f5 ff65 	bl	8002e2c <assert_failed>
 800cf62:	e7bf      	b.n	800cee4 <HAL_TIM_IC_Init+0xd8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cf64:	f240 61e4 	movw	r1, #1764	; 0x6e4
 800cf68:	4806      	ldr	r0, [pc, #24]	; (800cf84 <HAL_TIM_IC_Init+0x178>)
 800cf6a:	f7f5 ff5f 	bl	8002e2c <assert_failed>
 800cf6e:	e7a9      	b.n	800cec4 <HAL_TIM_IC_Init+0xb8>
 800cf70:	40000800 	.word	0x40000800
 800cf74:	40010000 	.word	0x40010000
 800cf78:	40000400 	.word	0x40000400
 800cf7c:	40000c00 	.word	0x40000c00
 800cf80:	40002000 	.word	0x40002000
 800cf84:	08026950 	.word	0x08026950

0800cf88 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cf88:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cf8a:	4b2e      	ldr	r3, [pc, #184]	; (800d044 <TIM_OC2_SetConfig+0xbc>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cf8c:	f022 0210 	bic.w	r2, r2, #16
{
 800cf90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf94:	460e      	mov	r6, r1
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cf96:	6889      	ldr	r1, [r1, #8]
{
 800cf98:	4604      	mov	r4, r0
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cf9a:	6837      	ldr	r7, [r6, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cf9c:	6202      	str	r2, [r0, #32]
  tmpccer = TIMx->CCER;
 800cf9e:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800cfa0:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800cfa4:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 800cfa6:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cfaa:	4013      	ands	r3, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cfac:	4a26      	ldr	r2, [pc, #152]	; (800d048 <TIM_OC2_SetConfig+0xc0>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cfae:	ea45 1501 	orr.w	r5, r5, r1, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cfb2:	4290      	cmp	r0, r2
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cfb4:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cfb8:	d00a      	beq.n	800cfd0 <TIM_OC2_SetConfig+0x48>
 800cfba:	4b24      	ldr	r3, [pc, #144]	; (800d04c <TIM_OC2_SetConfig+0xc4>)
 800cfbc:	4298      	cmp	r0, r3
 800cfbe:	d007      	beq.n	800cfd0 <TIM_OC2_SetConfig+0x48>
  TIMx->CCR2 = OC_Config->Pulse;
 800cfc0:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800cfc2:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800cfc6:	61a7      	str	r7, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800cfc8:	63a3      	str	r3, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800cfca:	6225      	str	r5, [r4, #32]
}
 800cfcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800cfd0:	68f2      	ldr	r2, [r6, #12]
 800cfd2:	f032 0308 	bics.w	r3, r2, #8
 800cfd6:	d12d      	bne.n	800d034 <TIM_OC2_SetConfig+0xac>
    tmpccer &= ~TIM_CCER_CC2NP;
 800cfd8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800cfdc:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cfde:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800cfe2:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 800cfe6:	f025 0540 	bic.w	r5, r5, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800cfea:	d119      	bne.n	800d020 <TIM_OC2_SetConfig+0x98>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800cfec:	6973      	ldr	r3, [r6, #20]
 800cfee:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800cff2:	d107      	bne.n	800d004 <TIM_OC2_SetConfig+0x7c>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cff4:	f428 6240 	bic.w	r2, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cff8:	69b1      	ldr	r1, [r6, #24]
 800cffa:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800cffe:	ea42 0883 	orr.w	r8, r2, r3, lsl #2
 800d002:	e7dd      	b.n	800cfc0 <TIM_OC2_SetConfig+0x38>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800d004:	f241 71e5 	movw	r1, #6117	; 0x17e5
 800d008:	4811      	ldr	r0, [pc, #68]	; (800d050 <TIM_OC2_SetConfig+0xc8>)
 800d00a:	f7f5 ff0f 	bl	8002e2c <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d00e:	f428 6240 	bic.w	r2, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d012:	69b1      	ldr	r1, [r6, #24]
 800d014:	6973      	ldr	r3, [r6, #20]
 800d016:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800d01a:	ea42 0883 	orr.w	r8, r2, r3, lsl #2
 800d01e:	e7cf      	b.n	800cfc0 <TIM_OC2_SetConfig+0x38>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800d020:	f241 71e4 	movw	r1, #6116	; 0x17e4
 800d024:	480a      	ldr	r0, [pc, #40]	; (800d050 <TIM_OC2_SetConfig+0xc8>)
 800d026:	f7f5 ff01 	bl	8002e2c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800d02a:	6973      	ldr	r3, [r6, #20]
 800d02c:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800d030:	d0e0      	beq.n	800cff4 <TIM_OC2_SetConfig+0x6c>
 800d032:	e7e7      	b.n	800d004 <TIM_OC2_SetConfig+0x7c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800d034:	f241 71d6 	movw	r1, #6102	; 0x17d6
 800d038:	4805      	ldr	r0, [pc, #20]	; (800d050 <TIM_OC2_SetConfig+0xc8>)
 800d03a:	f7f5 fef7 	bl	8002e2c <assert_failed>
 800d03e:	68f2      	ldr	r2, [r6, #12]
 800d040:	e7ca      	b.n	800cfd8 <TIM_OC2_SetConfig+0x50>
 800d042:	bf00      	nop
 800d044:	feff8cff 	.word	0xfeff8cff
 800d048:	40010000 	.word	0x40010000
 800d04c:	40010400 	.word	0x40010400
 800d050:	08026950 	.word	0x08026950

0800d054 <HAL_TIM_OC_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 800d054:	2a14      	cmp	r2, #20
{
 800d056:	b570      	push	{r4, r5, r6, lr}
 800d058:	4615      	mov	r5, r2
 800d05a:	4604      	mov	r4, r0
 800d05c:	460e      	mov	r6, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 800d05e:	f240 808f 	bls.w	800d180 <HAL_TIM_OC_ConfigChannel+0x12c>
 800d062:	2a3c      	cmp	r2, #60	; 0x3c
 800d064:	f040 8091 	bne.w	800d18a <HAL_TIM_OC_ConfigChannel+0x136>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 800d068:	6833      	ldr	r3, [r6, #0]
 800d06a:	f023 0210 	bic.w	r2, r3, #16
 800d06e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800d072:	2a40      	cmp	r2, #64	; 0x40
 800d074:	bf18      	it	ne
 800d076:	2b00      	cmpne	r3, #0
 800d078:	d003      	beq.n	800d082 <HAL_TIM_OC_ConfigChannel+0x2e>
 800d07a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800d07e:	f040 8137 	bne.w	800d2f0 <HAL_TIM_OC_ConfigChannel+0x29c>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800d082:	68b3      	ldr	r3, [r6, #8]
 800d084:	f033 0302 	bics.w	r3, r3, #2
 800d088:	f040 8085 	bne.w	800d196 <HAL_TIM_OC_ConfigChannel+0x142>
  __HAL_LOCK(htim);
 800d08c:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800d090:	2b01      	cmp	r3, #1
 800d092:	f000 808a 	beq.w	800d1aa <HAL_TIM_OC_ConfigChannel+0x156>
 800d096:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800d098:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800d09a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800d09e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  switch (Channel)
 800d0a2:	2d14      	cmp	r5, #20
 800d0a4:	d864      	bhi.n	800d170 <HAL_TIM_OC_ConfigChannel+0x11c>
 800d0a6:	e8df f015 	tbh	[pc, r5, lsl #1]
 800d0aa:	0015      	.short	0x0015
 800d0ac:	00630063 	.word	0x00630063
 800d0b0:	00820063 	.word	0x00820063
 800d0b4:	00630063 	.word	0x00630063
 800d0b8:	00b50063 	.word	0x00b50063
 800d0bc:	00630063 	.word	0x00630063
 800d0c0:	00d90063 	.word	0x00d90063
 800d0c4:	00630063 	.word	0x00630063
 800d0c8:	00fd0063 	.word	0x00fd0063
 800d0cc:	00630063 	.word	0x00630063
 800d0d0:	01090063 	.word	0x01090063
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d0d4:	6820      	ldr	r0, [r4, #0]
 800d0d6:	4b97      	ldr	r3, [pc, #604]	; (800d334 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800d0d8:	4a97      	ldr	r2, [pc, #604]	; (800d338 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800d0da:	4298      	cmp	r0, r3
 800d0dc:	bf18      	it	ne
 800d0de:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d0e2:	4996      	ldr	r1, [pc, #600]	; (800d33c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800d0e4:	bf14      	ite	ne
 800d0e6:	2301      	movne	r3, #1
 800d0e8:	2300      	moveq	r3, #0
 800d0ea:	4290      	cmp	r0, r2
 800d0ec:	bf0c      	ite	eq
 800d0ee:	2300      	moveq	r3, #0
 800d0f0:	f003 0301 	andne.w	r3, r3, #1
 800d0f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d0f8:	4288      	cmp	r0, r1
 800d0fa:	bf0c      	ite	eq
 800d0fc:	2300      	moveq	r3, #0
 800d0fe:	f003 0301 	andne.w	r3, r3, #1
 800d102:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800d106:	4290      	cmp	r0, r2
 800d108:	bf0c      	ite	eq
 800d10a:	2300      	moveq	r3, #0
 800d10c:	f003 0301 	andne.w	r3, r3, #1
 800d110:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800d114:	4288      	cmp	r0, r1
 800d116:	bf0c      	ite	eq
 800d118:	2300      	moveq	r3, #0
 800d11a:	f003 0301 	andne.w	r3, r3, #1
 800d11e:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 800d122:	4290      	cmp	r0, r2
 800d124:	bf0c      	ite	eq
 800d126:	2300      	moveq	r3, #0
 800d128:	f003 0301 	andne.w	r3, r3, #1
 800d12c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d130:	4288      	cmp	r0, r1
 800d132:	bf0c      	ite	eq
 800d134:	2300      	moveq	r3, #0
 800d136:	f003 0301 	andne.w	r3, r3, #1
 800d13a:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800d13e:	4290      	cmp	r0, r2
 800d140:	bf0c      	ite	eq
 800d142:	2300      	moveq	r3, #0
 800d144:	f003 0301 	andne.w	r3, r3, #1
 800d148:	f5a2 3296 	sub.w	r2, r2, #76800	; 0x12c00
 800d14c:	4288      	cmp	r0, r1
 800d14e:	bf0c      	ite	eq
 800d150:	2300      	moveq	r3, #0
 800d152:	f003 0301 	andne.w	r3, r3, #1
 800d156:	4290      	cmp	r0, r2
 800d158:	bf0c      	ite	eq
 800d15a:	2300      	moveq	r3, #0
 800d15c:	f003 0301 	andne.w	r3, r3, #1
 800d160:	b11b      	cbz	r3, 800d16a <HAL_TIM_OC_ConfigChannel+0x116>
 800d162:	4b77      	ldr	r3, [pc, #476]	; (800d340 <HAL_TIM_OC_ConfigChannel+0x2ec>)
 800d164:	4298      	cmp	r0, r3
 800d166:	f040 80de 	bne.w	800d326 <HAL_TIM_OC_ConfigChannel+0x2d2>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d16a:	4631      	mov	r1, r6
 800d16c:	f7fe faec 	bl	800b748 <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim);
 800d170:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800d172:	2201      	movs	r2, #1
  return HAL_OK;
 800d174:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800d176:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800d17a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800d17e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800d180:	4b70      	ldr	r3, [pc, #448]	; (800d344 <HAL_TIM_OC_ConfigChannel+0x2f0>)
 800d182:	40d3      	lsrs	r3, r2
 800d184:	07db      	lsls	r3, r3, #31
 800d186:	f53f af6f 	bmi.w	800d068 <HAL_TIM_OC_ConfigChannel+0x14>
 800d18a:	f640 5155 	movw	r1, #3413	; 0xd55
 800d18e:	486e      	ldr	r0, [pc, #440]	; (800d348 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d190:	f7f5 fe4c 	bl	8002e2c <assert_failed>
 800d194:	e768      	b.n	800d068 <HAL_TIM_OC_ConfigChannel+0x14>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800d196:	f640 5157 	movw	r1, #3415	; 0xd57
 800d19a:	486b      	ldr	r0, [pc, #428]	; (800d348 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d19c:	f7f5 fe46 	bl	8002e2c <assert_failed>
  __HAL_LOCK(htim);
 800d1a0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800d1a4:	2b01      	cmp	r3, #1
 800d1a6:	f47f af76 	bne.w	800d096 <HAL_TIM_OC_ConfigChannel+0x42>
 800d1aa:	2002      	movs	r0, #2
}
 800d1ac:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d1ae:	6820      	ldr	r0, [r4, #0]
 800d1b0:	4b60      	ldr	r3, [pc, #384]	; (800d334 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800d1b2:	4a61      	ldr	r2, [pc, #388]	; (800d338 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800d1b4:	4298      	cmp	r0, r3
 800d1b6:	bf18      	it	ne
 800d1b8:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d1bc:	495f      	ldr	r1, [pc, #380]	; (800d33c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800d1be:	bf14      	ite	ne
 800d1c0:	2301      	movne	r3, #1
 800d1c2:	2300      	moveq	r3, #0
 800d1c4:	4290      	cmp	r0, r2
 800d1c6:	bf0c      	ite	eq
 800d1c8:	2300      	moveq	r3, #0
 800d1ca:	f003 0301 	andne.w	r3, r3, #1
 800d1ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d1d2:	4288      	cmp	r0, r1
 800d1d4:	bf0c      	ite	eq
 800d1d6:	2300      	moveq	r3, #0
 800d1d8:	f003 0301 	andne.w	r3, r3, #1
 800d1dc:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800d1e0:	4290      	cmp	r0, r2
 800d1e2:	bf0c      	ite	eq
 800d1e4:	2300      	moveq	r3, #0
 800d1e6:	f003 0301 	andne.w	r3, r3, #1
 800d1ea:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800d1ee:	4288      	cmp	r0, r1
 800d1f0:	bf0c      	ite	eq
 800d1f2:	2300      	moveq	r3, #0
 800d1f4:	f003 0301 	andne.w	r3, r3, #1
 800d1f8:	4290      	cmp	r0, r2
 800d1fa:	bf0c      	ite	eq
 800d1fc:	2300      	moveq	r3, #0
 800d1fe:	f003 0301 	andne.w	r3, r3, #1
 800d202:	b11b      	cbz	r3, 800d20c <HAL_TIM_OC_ConfigChannel+0x1b8>
 800d204:	4b51      	ldr	r3, [pc, #324]	; (800d34c <HAL_TIM_OC_ConfigChannel+0x2f8>)
 800d206:	4298      	cmp	r0, r3
 800d208:	f040 8086 	bne.w	800d318 <HAL_TIM_OC_ConfigChannel+0x2c4>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d20c:	4631      	mov	r1, r6
 800d20e:	f7ff febb 	bl	800cf88 <TIM_OC2_SetConfig>
      break;
 800d212:	e7ad      	b.n	800d170 <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d214:	6820      	ldr	r0, [r4, #0]
 800d216:	4b47      	ldr	r3, [pc, #284]	; (800d334 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800d218:	4a47      	ldr	r2, [pc, #284]	; (800d338 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800d21a:	4298      	cmp	r0, r3
 800d21c:	bf18      	it	ne
 800d21e:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d222:	4946      	ldr	r1, [pc, #280]	; (800d33c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800d224:	bf14      	ite	ne
 800d226:	2301      	movne	r3, #1
 800d228:	2300      	moveq	r3, #0
 800d22a:	4290      	cmp	r0, r2
 800d22c:	bf0c      	ite	eq
 800d22e:	2300      	moveq	r3, #0
 800d230:	f003 0301 	andne.w	r3, r3, #1
 800d234:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d238:	4288      	cmp	r0, r1
 800d23a:	bf0c      	ite	eq
 800d23c:	2300      	moveq	r3, #0
 800d23e:	f003 0301 	andne.w	r3, r3, #1
 800d242:	4290      	cmp	r0, r2
 800d244:	bf0c      	ite	eq
 800d246:	2300      	moveq	r3, #0
 800d248:	f003 0301 	andne.w	r3, r3, #1
 800d24c:	b113      	cbz	r3, 800d254 <HAL_TIM_OC_ConfigChannel+0x200>
 800d24e:	4b40      	ldr	r3, [pc, #256]	; (800d350 <HAL_TIM_OC_ConfigChannel+0x2fc>)
 800d250:	4298      	cmp	r0, r3
 800d252:	d15a      	bne.n	800d30a <HAL_TIM_OC_ConfigChannel+0x2b6>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d254:	4631      	mov	r1, r6
 800d256:	f7fe fad9 	bl	800b80c <TIM_OC3_SetConfig>
      break;
 800d25a:	e789      	b.n	800d170 <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d25c:	6820      	ldr	r0, [r4, #0]
 800d25e:	4b35      	ldr	r3, [pc, #212]	; (800d334 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800d260:	4a35      	ldr	r2, [pc, #212]	; (800d338 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800d262:	4298      	cmp	r0, r3
 800d264:	bf18      	it	ne
 800d266:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d26a:	4934      	ldr	r1, [pc, #208]	; (800d33c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800d26c:	bf14      	ite	ne
 800d26e:	2301      	movne	r3, #1
 800d270:	2300      	moveq	r3, #0
 800d272:	4290      	cmp	r0, r2
 800d274:	bf0c      	ite	eq
 800d276:	2300      	moveq	r3, #0
 800d278:	f003 0301 	andne.w	r3, r3, #1
 800d27c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d280:	4288      	cmp	r0, r1
 800d282:	bf0c      	ite	eq
 800d284:	2300      	moveq	r3, #0
 800d286:	f003 0301 	andne.w	r3, r3, #1
 800d28a:	4290      	cmp	r0, r2
 800d28c:	bf0c      	ite	eq
 800d28e:	2300      	moveq	r3, #0
 800d290:	f003 0301 	andne.w	r3, r3, #1
 800d294:	b113      	cbz	r3, 800d29c <HAL_TIM_OC_ConfigChannel+0x248>
 800d296:	4b2e      	ldr	r3, [pc, #184]	; (800d350 <HAL_TIM_OC_ConfigChannel+0x2fc>)
 800d298:	4298      	cmp	r0, r3
 800d29a:	d12f      	bne.n	800d2fc <HAL_TIM_OC_ConfigChannel+0x2a8>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d29c:	4631      	mov	r1, r6
 800d29e:	f7fe fb1b 	bl	800b8d8 <TIM_OC4_SetConfig>
      break;
 800d2a2:	e765      	b.n	800d170 <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800d2a4:	6820      	ldr	r0, [r4, #0]
 800d2a6:	4b23      	ldr	r3, [pc, #140]	; (800d334 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800d2a8:	4298      	cmp	r0, r3
 800d2aa:	d003      	beq.n	800d2b4 <HAL_TIM_OC_ConfigChannel+0x260>
 800d2ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d2b0:	4298      	cmp	r0, r3
 800d2b2:	d116      	bne.n	800d2e2 <HAL_TIM_OC_ConfigChannel+0x28e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d2b4:	4631      	mov	r1, r6
 800d2b6:	f7fe f9f3 	bl	800b6a0 <TIM_OC5_SetConfig>
      break;
 800d2ba:	e759      	b.n	800d170 <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800d2bc:	6820      	ldr	r0, [r4, #0]
 800d2be:	4b1d      	ldr	r3, [pc, #116]	; (800d334 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800d2c0:	4298      	cmp	r0, r3
 800d2c2:	d003      	beq.n	800d2cc <HAL_TIM_OC_ConfigChannel+0x278>
 800d2c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d2c8:	4298      	cmp	r0, r3
 800d2ca:	d103      	bne.n	800d2d4 <HAL_TIM_OC_ConfigChannel+0x280>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d2cc:	4631      	mov	r1, r6
 800d2ce:	f7fe fa11 	bl	800b6f4 <TIM_OC6_SetConfig>
      break;
 800d2d2:	e74d      	b.n	800d170 <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800d2d4:	481c      	ldr	r0, [pc, #112]	; (800d348 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d2d6:	f640 5195 	movw	r1, #3477	; 0xd95
 800d2da:	f7f5 fda7 	bl	8002e2c <assert_failed>
 800d2de:	6820      	ldr	r0, [r4, #0]
 800d2e0:	e7f4      	b.n	800d2cc <HAL_TIM_OC_ConfigChannel+0x278>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800d2e2:	4819      	ldr	r0, [pc, #100]	; (800d348 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d2e4:	f640 518b 	movw	r1, #3467	; 0xd8b
 800d2e8:	f7f5 fda0 	bl	8002e2c <assert_failed>
 800d2ec:	6820      	ldr	r0, [r4, #0]
 800d2ee:	e7e1      	b.n	800d2b4 <HAL_TIM_OC_ConfigChannel+0x260>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 800d2f0:	f640 5156 	movw	r1, #3414	; 0xd56
 800d2f4:	4814      	ldr	r0, [pc, #80]	; (800d348 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d2f6:	f7f5 fd99 	bl	8002e2c <assert_failed>
 800d2fa:	e6c2      	b.n	800d082 <HAL_TIM_OC_ConfigChannel+0x2e>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d2fc:	4812      	ldr	r0, [pc, #72]	; (800d348 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d2fe:	f640 5181 	movw	r1, #3457	; 0xd81
 800d302:	f7f5 fd93 	bl	8002e2c <assert_failed>
 800d306:	6820      	ldr	r0, [r4, #0]
 800d308:	e7c8      	b.n	800d29c <HAL_TIM_OC_ConfigChannel+0x248>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d30a:	480f      	ldr	r0, [pc, #60]	; (800d348 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d30c:	f640 5177 	movw	r1, #3447	; 0xd77
 800d310:	f7f5 fd8c 	bl	8002e2c <assert_failed>
 800d314:	6820      	ldr	r0, [r4, #0]
 800d316:	e79d      	b.n	800d254 <HAL_TIM_OC_ConfigChannel+0x200>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d318:	480b      	ldr	r0, [pc, #44]	; (800d348 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d31a:	f640 516d 	movw	r1, #3437	; 0xd6d
 800d31e:	f7f5 fd85 	bl	8002e2c <assert_failed>
 800d322:	6820      	ldr	r0, [r4, #0]
 800d324:	e772      	b.n	800d20c <HAL_TIM_OC_ConfigChannel+0x1b8>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d326:	4808      	ldr	r0, [pc, #32]	; (800d348 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d328:	f640 5163 	movw	r1, #3427	; 0xd63
 800d32c:	f7f5 fd7e 	bl	8002e2c <assert_failed>
 800d330:	6820      	ldr	r0, [r4, #0]
 800d332:	e71a      	b.n	800d16a <HAL_TIM_OC_ConfigChannel+0x116>
 800d334:	40010000 	.word	0x40010000
 800d338:	40000400 	.word	0x40000400
 800d33c:	40000800 	.word	0x40000800
 800d340:	40002000 	.word	0x40002000
 800d344:	00111111 	.word	0x00111111
 800d348:	08026950 	.word	0x08026950
 800d34c:	40001800 	.word	0x40001800
 800d350:	40010400 	.word	0x40010400

0800d354 <HAL_TIM_PWM_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 800d354:	2a14      	cmp	r2, #20
{
 800d356:	b570      	push	{r4, r5, r6, lr}
 800d358:	4616      	mov	r6, r2
 800d35a:	4604      	mov	r4, r0
 800d35c:	460d      	mov	r5, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 800d35e:	f240 809f 	bls.w	800d4a0 <HAL_TIM_PWM_ConfigChannel+0x14c>
 800d362:	2a3c      	cmp	r2, #60	; 0x3c
 800d364:	f040 80a1 	bne.w	800d4aa <HAL_TIM_PWM_ConfigChannel+0x156>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800d368:	682a      	ldr	r2, [r5, #0]
 800d36a:	4b97      	ldr	r3, [pc, #604]	; (800d5c8 <HAL_TIM_PWM_ConfigChannel+0x274>)
 800d36c:	4013      	ands	r3, r2
 800d36e:	2b60      	cmp	r3, #96	; 0x60
 800d370:	d005      	beq.n	800d37e <HAL_TIM_PWM_ConfigChannel+0x2a>
 800d372:	f022 0210 	bic.w	r2, r2, #16
 800d376:	4b95      	ldr	r3, [pc, #596]	; (800d5cc <HAL_TIM_PWM_ConfigChannel+0x278>)
 800d378:	429a      	cmp	r2, r3
 800d37a:	f040 819e 	bne.w	800d6ba <HAL_TIM_PWM_ConfigChannel+0x366>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800d37e:	68ab      	ldr	r3, [r5, #8]
 800d380:	f033 0302 	bics.w	r3, r3, #2
 800d384:	f040 8097 	bne.w	800d4b6 <HAL_TIM_PWM_ConfigChannel+0x162>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800d388:	692b      	ldr	r3, [r5, #16]
 800d38a:	f033 0304 	bics.w	r3, r3, #4
 800d38e:	f040 809c 	bne.w	800d4ca <HAL_TIM_PWM_ConfigChannel+0x176>
  __HAL_LOCK(htim);
 800d392:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800d396:	2b01      	cmp	r3, #1
 800d398:	f000 80a1 	beq.w	800d4de <HAL_TIM_PWM_ConfigChannel+0x18a>
 800d39c:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800d39e:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800d3a0:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800d3a4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  switch (Channel)
 800d3a8:	2e14      	cmp	r6, #20
 800d3aa:	d871      	bhi.n	800d490 <HAL_TIM_PWM_ConfigChannel+0x13c>
 800d3ac:	e8df f016 	tbh	[pc, r6, lsl #1]
 800d3b0:	00700015 	.word	0x00700015
 800d3b4:	00700070 	.word	0x00700070
 800d3b8:	00700099 	.word	0x00700099
 800d3bc:	00700070 	.word	0x00700070
 800d3c0:	007000da 	.word	0x007000da
 800d3c4:	00700070 	.word	0x00700070
 800d3c8:	00700120 	.word	0x00700120
 800d3cc:	00700070 	.word	0x00700070
 800d3d0:	00700152 	.word	0x00700152
 800d3d4:	00700070 	.word	0x00700070
 800d3d8:	016b      	.short	0x016b
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d3da:	6820      	ldr	r0, [r4, #0]
 800d3dc:	4b7c      	ldr	r3, [pc, #496]	; (800d5d0 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800d3de:	4a7d      	ldr	r2, [pc, #500]	; (800d5d4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800d3e0:	4298      	cmp	r0, r3
 800d3e2:	bf18      	it	ne
 800d3e4:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d3e8:	497b      	ldr	r1, [pc, #492]	; (800d5d8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800d3ea:	bf14      	ite	ne
 800d3ec:	2301      	movne	r3, #1
 800d3ee:	2300      	moveq	r3, #0
 800d3f0:	4290      	cmp	r0, r2
 800d3f2:	bf0c      	ite	eq
 800d3f4:	2300      	moveq	r3, #0
 800d3f6:	f003 0301 	andne.w	r3, r3, #1
 800d3fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d3fe:	4288      	cmp	r0, r1
 800d400:	bf0c      	ite	eq
 800d402:	2300      	moveq	r3, #0
 800d404:	f003 0301 	andne.w	r3, r3, #1
 800d408:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800d40c:	4290      	cmp	r0, r2
 800d40e:	bf0c      	ite	eq
 800d410:	2300      	moveq	r3, #0
 800d412:	f003 0301 	andne.w	r3, r3, #1
 800d416:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800d41a:	4288      	cmp	r0, r1
 800d41c:	bf0c      	ite	eq
 800d41e:	2300      	moveq	r3, #0
 800d420:	f003 0301 	andne.w	r3, r3, #1
 800d424:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 800d428:	4290      	cmp	r0, r2
 800d42a:	bf0c      	ite	eq
 800d42c:	2300      	moveq	r3, #0
 800d42e:	f003 0301 	andne.w	r3, r3, #1
 800d432:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d436:	4288      	cmp	r0, r1
 800d438:	bf0c      	ite	eq
 800d43a:	2300      	moveq	r3, #0
 800d43c:	f003 0301 	andne.w	r3, r3, #1
 800d440:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800d444:	4290      	cmp	r0, r2
 800d446:	bf0c      	ite	eq
 800d448:	2300      	moveq	r3, #0
 800d44a:	f003 0301 	andne.w	r3, r3, #1
 800d44e:	f5a2 3296 	sub.w	r2, r2, #76800	; 0x12c00
 800d452:	4288      	cmp	r0, r1
 800d454:	bf0c      	ite	eq
 800d456:	2300      	moveq	r3, #0
 800d458:	f003 0301 	andne.w	r3, r3, #1
 800d45c:	4290      	cmp	r0, r2
 800d45e:	bf0c      	ite	eq
 800d460:	2300      	moveq	r3, #0
 800d462:	f003 0301 	andne.w	r3, r3, #1
 800d466:	b11b      	cbz	r3, 800d470 <HAL_TIM_PWM_ConfigChannel+0x11c>
 800d468:	4b5c      	ldr	r3, [pc, #368]	; (800d5dc <HAL_TIM_PWM_ConfigChannel+0x288>)
 800d46a:	4298      	cmp	r0, r3
 800d46c:	f040 814e 	bne.w	800d70c <HAL_TIM_PWM_ConfigChannel+0x3b8>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d470:	4629      	mov	r1, r5
 800d472:	f7fe f969 	bl	800b748 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d476:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d478:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d47a:	6999      	ldr	r1, [r3, #24]
 800d47c:	f041 0108 	orr.w	r1, r1, #8
 800d480:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d482:	6999      	ldr	r1, [r3, #24]
 800d484:	f021 0104 	bic.w	r1, r1, #4
 800d488:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d48a:	699a      	ldr	r2, [r3, #24]
 800d48c:	4302      	orrs	r2, r0
 800d48e:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 800d490:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800d492:	2201      	movs	r2, #1
  return HAL_OK;
 800d494:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800d496:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800d49a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800d49e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800d4a0:	4b4f      	ldr	r3, [pc, #316]	; (800d5e0 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800d4a2:	40d3      	lsrs	r3, r2
 800d4a4:	07db      	lsls	r3, r3, #31
 800d4a6:	f53f af5f 	bmi.w	800d368 <HAL_TIM_PWM_ConfigChannel+0x14>
 800d4aa:	f640 611c 	movw	r1, #3612	; 0xe1c
 800d4ae:	484d      	ldr	r0, [pc, #308]	; (800d5e4 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800d4b0:	f7f5 fcbc 	bl	8002e2c <assert_failed>
 800d4b4:	e758      	b.n	800d368 <HAL_TIM_PWM_ConfigChannel+0x14>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800d4b6:	f640 611e 	movw	r1, #3614	; 0xe1e
 800d4ba:	484a      	ldr	r0, [pc, #296]	; (800d5e4 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800d4bc:	f7f5 fcb6 	bl	8002e2c <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800d4c0:	692b      	ldr	r3, [r5, #16]
 800d4c2:	f033 0304 	bics.w	r3, r3, #4
 800d4c6:	f43f af64 	beq.w	800d392 <HAL_TIM_PWM_ConfigChannel+0x3e>
 800d4ca:	f640 611f 	movw	r1, #3615	; 0xe1f
 800d4ce:	4845      	ldr	r0, [pc, #276]	; (800d5e4 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800d4d0:	f7f5 fcac 	bl	8002e2c <assert_failed>
  __HAL_LOCK(htim);
 800d4d4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800d4d8:	2b01      	cmp	r3, #1
 800d4da:	f47f af5f 	bne.w	800d39c <HAL_TIM_PWM_ConfigChannel+0x48>
 800d4de:	2002      	movs	r0, #2
}
 800d4e0:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d4e2:	6820      	ldr	r0, [r4, #0]
 800d4e4:	4b3a      	ldr	r3, [pc, #232]	; (800d5d0 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800d4e6:	4a3b      	ldr	r2, [pc, #236]	; (800d5d4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800d4e8:	4298      	cmp	r0, r3
 800d4ea:	bf18      	it	ne
 800d4ec:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d4f0:	4939      	ldr	r1, [pc, #228]	; (800d5d8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800d4f2:	bf14      	ite	ne
 800d4f4:	2301      	movne	r3, #1
 800d4f6:	2300      	moveq	r3, #0
 800d4f8:	4290      	cmp	r0, r2
 800d4fa:	bf0c      	ite	eq
 800d4fc:	2300      	moveq	r3, #0
 800d4fe:	f003 0301 	andne.w	r3, r3, #1
 800d502:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d506:	4288      	cmp	r0, r1
 800d508:	bf0c      	ite	eq
 800d50a:	2300      	moveq	r3, #0
 800d50c:	f003 0301 	andne.w	r3, r3, #1
 800d510:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800d514:	4290      	cmp	r0, r2
 800d516:	bf0c      	ite	eq
 800d518:	2300      	moveq	r3, #0
 800d51a:	f003 0301 	andne.w	r3, r3, #1
 800d51e:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800d522:	4288      	cmp	r0, r1
 800d524:	bf0c      	ite	eq
 800d526:	2300      	moveq	r3, #0
 800d528:	f003 0301 	andne.w	r3, r3, #1
 800d52c:	4290      	cmp	r0, r2
 800d52e:	bf0c      	ite	eq
 800d530:	2300      	moveq	r3, #0
 800d532:	f003 0301 	andne.w	r3, r3, #1
 800d536:	b11b      	cbz	r3, 800d540 <HAL_TIM_PWM_ConfigChannel+0x1ec>
 800d538:	4b2b      	ldr	r3, [pc, #172]	; (800d5e8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800d53a:	4298      	cmp	r0, r3
 800d53c:	f040 80df 	bne.w	800d6fe <HAL_TIM_PWM_ConfigChannel+0x3aa>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d540:	4629      	mov	r1, r5
 800d542:	f7ff fd21 	bl	800cf88 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d546:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d548:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d54a:	6999      	ldr	r1, [r3, #24]
 800d54c:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800d550:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d552:	6999      	ldr	r1, [r3, #24]
 800d554:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800d558:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d55a:	699a      	ldr	r2, [r3, #24]
 800d55c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800d560:	619a      	str	r2, [r3, #24]
      break;
 800d562:	e795      	b.n	800d490 <HAL_TIM_PWM_ConfigChannel+0x13c>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d564:	6820      	ldr	r0, [r4, #0]
 800d566:	4b1a      	ldr	r3, [pc, #104]	; (800d5d0 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800d568:	4a1a      	ldr	r2, [pc, #104]	; (800d5d4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800d56a:	4298      	cmp	r0, r3
 800d56c:	bf18      	it	ne
 800d56e:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d572:	4919      	ldr	r1, [pc, #100]	; (800d5d8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800d574:	bf14      	ite	ne
 800d576:	2301      	movne	r3, #1
 800d578:	2300      	moveq	r3, #0
 800d57a:	4290      	cmp	r0, r2
 800d57c:	bf0c      	ite	eq
 800d57e:	2300      	moveq	r3, #0
 800d580:	f003 0301 	andne.w	r3, r3, #1
 800d584:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d588:	4288      	cmp	r0, r1
 800d58a:	bf0c      	ite	eq
 800d58c:	2300      	moveq	r3, #0
 800d58e:	f003 0301 	andne.w	r3, r3, #1
 800d592:	4290      	cmp	r0, r2
 800d594:	bf0c      	ite	eq
 800d596:	2300      	moveq	r3, #0
 800d598:	f003 0301 	andne.w	r3, r3, #1
 800d59c:	b11b      	cbz	r3, 800d5a6 <HAL_TIM_PWM_ConfigChannel+0x252>
 800d59e:	4b13      	ldr	r3, [pc, #76]	; (800d5ec <HAL_TIM_PWM_ConfigChannel+0x298>)
 800d5a0:	4298      	cmp	r0, r3
 800d5a2:	f040 80a5 	bne.w	800d6f0 <HAL_TIM_PWM_ConfigChannel+0x39c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d5a6:	4629      	mov	r1, r5
 800d5a8:	f7fe f930 	bl	800b80c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d5ac:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d5ae:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d5b0:	69d9      	ldr	r1, [r3, #28]
 800d5b2:	f041 0108 	orr.w	r1, r1, #8
 800d5b6:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d5b8:	69d9      	ldr	r1, [r3, #28]
 800d5ba:	f021 0104 	bic.w	r1, r1, #4
 800d5be:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d5c0:	69da      	ldr	r2, [r3, #28]
 800d5c2:	4302      	orrs	r2, r0
 800d5c4:	61da      	str	r2, [r3, #28]
      break;
 800d5c6:	e763      	b.n	800d490 <HAL_TIM_PWM_ConfigChannel+0x13c>
 800d5c8:	fffeffef 	.word	0xfffeffef
 800d5cc:	00010040 	.word	0x00010040
 800d5d0:	40010000 	.word	0x40010000
 800d5d4:	40000400 	.word	0x40000400
 800d5d8:	40000800 	.word	0x40000800
 800d5dc:	40002000 	.word	0x40002000
 800d5e0:	00111111 	.word	0x00111111
 800d5e4:	08026950 	.word	0x08026950
 800d5e8:	40001800 	.word	0x40001800
 800d5ec:	40010400 	.word	0x40010400
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d5f0:	6820      	ldr	r0, [r4, #0]
 800d5f2:	4b4a      	ldr	r3, [pc, #296]	; (800d71c <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800d5f4:	4a4a      	ldr	r2, [pc, #296]	; (800d720 <HAL_TIM_PWM_ConfigChannel+0x3cc>)
 800d5f6:	4298      	cmp	r0, r3
 800d5f8:	bf18      	it	ne
 800d5fa:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d5fe:	4949      	ldr	r1, [pc, #292]	; (800d724 <HAL_TIM_PWM_ConfigChannel+0x3d0>)
 800d600:	bf14      	ite	ne
 800d602:	2301      	movne	r3, #1
 800d604:	2300      	moveq	r3, #0
 800d606:	4290      	cmp	r0, r2
 800d608:	bf0c      	ite	eq
 800d60a:	2300      	moveq	r3, #0
 800d60c:	f003 0301 	andne.w	r3, r3, #1
 800d610:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d614:	4288      	cmp	r0, r1
 800d616:	bf0c      	ite	eq
 800d618:	2300      	moveq	r3, #0
 800d61a:	f003 0301 	andne.w	r3, r3, #1
 800d61e:	4290      	cmp	r0, r2
 800d620:	bf0c      	ite	eq
 800d622:	2300      	moveq	r3, #0
 800d624:	f003 0301 	andne.w	r3, r3, #1
 800d628:	b113      	cbz	r3, 800d630 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 800d62a:	4b3f      	ldr	r3, [pc, #252]	; (800d728 <HAL_TIM_PWM_ConfigChannel+0x3d4>)
 800d62c:	4298      	cmp	r0, r3
 800d62e:	d158      	bne.n	800d6e2 <HAL_TIM_PWM_ConfigChannel+0x38e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d630:	4629      	mov	r1, r5
 800d632:	f7fe f951 	bl	800b8d8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d636:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d638:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d63a:	69d9      	ldr	r1, [r3, #28]
 800d63c:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800d640:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d642:	69d9      	ldr	r1, [r3, #28]
 800d644:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800d648:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d64a:	69da      	ldr	r2, [r3, #28]
 800d64c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800d650:	61da      	str	r2, [r3, #28]
      break;
 800d652:	e71d      	b.n	800d490 <HAL_TIM_PWM_ConfigChannel+0x13c>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800d654:	6820      	ldr	r0, [r4, #0]
 800d656:	4b31      	ldr	r3, [pc, #196]	; (800d71c <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800d658:	4298      	cmp	r0, r3
 800d65a:	d003      	beq.n	800d664 <HAL_TIM_PWM_ConfigChannel+0x310>
 800d65c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d660:	4298      	cmp	r0, r3
 800d662:	d137      	bne.n	800d6d4 <HAL_TIM_PWM_ConfigChannel+0x380>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d664:	4629      	mov	r1, r5
 800d666:	f7fe f81b 	bl	800b6a0 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d66a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d66c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d66e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d670:	f041 0108 	orr.w	r1, r1, #8
 800d674:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d676:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d678:	f021 0104 	bic.w	r1, r1, #4
 800d67c:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d67e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d680:	4302      	orrs	r2, r0
 800d682:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d684:	e704      	b.n	800d490 <HAL_TIM_PWM_ConfigChannel+0x13c>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800d686:	6820      	ldr	r0, [r4, #0]
 800d688:	4b24      	ldr	r3, [pc, #144]	; (800d71c <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800d68a:	4298      	cmp	r0, r3
 800d68c:	d003      	beq.n	800d696 <HAL_TIM_PWM_ConfigChannel+0x342>
 800d68e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d692:	4298      	cmp	r0, r3
 800d694:	d117      	bne.n	800d6c6 <HAL_TIM_PWM_ConfigChannel+0x372>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d696:	4629      	mov	r1, r5
 800d698:	f7fe f82c 	bl	800b6f4 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d69c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d69e:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d6a0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d6a2:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800d6a6:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d6a8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d6aa:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800d6ae:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d6b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d6b2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800d6b6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d6b8:	e6ea      	b.n	800d490 <HAL_TIM_PWM_ConfigChannel+0x13c>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800d6ba:	f640 611d 	movw	r1, #3613	; 0xe1d
 800d6be:	481b      	ldr	r0, [pc, #108]	; (800d72c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d6c0:	f7f5 fbb4 	bl	8002e2c <assert_failed>
 800d6c4:	e65b      	b.n	800d37e <HAL_TIM_PWM_ConfigChannel+0x2a>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800d6c6:	4819      	ldr	r0, [pc, #100]	; (800d72c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d6c8:	f44f 6168 	mov.w	r1, #3712	; 0xe80
 800d6cc:	f7f5 fbae 	bl	8002e2c <assert_failed>
 800d6d0:	6820      	ldr	r0, [r4, #0]
 800d6d2:	e7e0      	b.n	800d696 <HAL_TIM_PWM_ConfigChannel+0x342>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800d6d4:	4815      	ldr	r0, [pc, #84]	; (800d72c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d6d6:	f640 616f 	movw	r1, #3695	; 0xe6f
 800d6da:	f7f5 fba7 	bl	8002e2c <assert_failed>
 800d6de:	6820      	ldr	r0, [r4, #0]
 800d6e0:	e7c0      	b.n	800d664 <HAL_TIM_PWM_ConfigChannel+0x310>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d6e2:	4812      	ldr	r0, [pc, #72]	; (800d72c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d6e4:	f640 615e 	movw	r1, #3678	; 0xe5e
 800d6e8:	f7f5 fba0 	bl	8002e2c <assert_failed>
 800d6ec:	6820      	ldr	r0, [r4, #0]
 800d6ee:	e79f      	b.n	800d630 <HAL_TIM_PWM_ConfigChannel+0x2dc>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d6f0:	480e      	ldr	r0, [pc, #56]	; (800d72c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d6f2:	f640 614d 	movw	r1, #3661	; 0xe4d
 800d6f6:	f7f5 fb99 	bl	8002e2c <assert_failed>
 800d6fa:	6820      	ldr	r0, [r4, #0]
 800d6fc:	e753      	b.n	800d5a6 <HAL_TIM_PWM_ConfigChannel+0x252>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d6fe:	480b      	ldr	r0, [pc, #44]	; (800d72c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d700:	f640 613c 	movw	r1, #3644	; 0xe3c
 800d704:	f7f5 fb92 	bl	8002e2c <assert_failed>
 800d708:	6820      	ldr	r0, [r4, #0]
 800d70a:	e719      	b.n	800d540 <HAL_TIM_PWM_ConfigChannel+0x1ec>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d70c:	4807      	ldr	r0, [pc, #28]	; (800d72c <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d70e:	f640 612b 	movw	r1, #3627	; 0xe2b
 800d712:	f7f5 fb8b 	bl	8002e2c <assert_failed>
 800d716:	6820      	ldr	r0, [r4, #0]
 800d718:	e6aa      	b.n	800d470 <HAL_TIM_PWM_ConfigChannel+0x11c>
 800d71a:	bf00      	nop
 800d71c:	40010000 	.word	0x40010000
 800d720:	40000400 	.word	0x40000400
 800d724:	40000800 	.word	0x40000800
 800d728:	40010400 	.word	0x40010400
 800d72c:	08026950 	.word	0x08026950

0800d730 <TIM_TI1_SetConfig>:
{
 800d730:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d732:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d734:	4e1b      	ldr	r6, [pc, #108]	; (800d7a4 <TIM_TI1_SetConfig+0x74>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d736:	f024 0401 	bic.w	r4, r4, #1
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d73a:	42b0      	cmp	r0, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d73c:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d73e:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800d740:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d742:	d01d      	beq.n	800d780 <TIM_TI1_SetConfig+0x50>
 800d744:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800d748:	d01a      	beq.n	800d780 <TIM_TI1_SetConfig+0x50>
 800d74a:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 800d74e:	42b0      	cmp	r0, r6
 800d750:	d016      	beq.n	800d780 <TIM_TI1_SetConfig+0x50>
 800d752:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800d756:	42b0      	cmp	r0, r6
 800d758:	d012      	beq.n	800d780 <TIM_TI1_SetConfig+0x50>
 800d75a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800d75e:	42b0      	cmp	r0, r6
 800d760:	d00e      	beq.n	800d780 <TIM_TI1_SetConfig+0x50>
 800d762:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 800d766:	42b0      	cmp	r0, r6
 800d768:	d00a      	beq.n	800d780 <TIM_TI1_SetConfig+0x50>
 800d76a:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 800d76e:	42b0      	cmp	r0, r6
 800d770:	d006      	beq.n	800d780 <TIM_TI1_SetConfig+0x50>
 800d772:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800d776:	42b0      	cmp	r0, r6
 800d778:	d002      	beq.n	800d780 <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d77a:	f044 0201 	orr.w	r2, r4, #1
 800d77e:	e002      	b.n	800d786 <TIM_TI1_SetConfig+0x56>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d780:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 800d784:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d786:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d788:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d78c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d790:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d794:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d796:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d798:	4313      	orrs	r3, r2
}
 800d79a:	bc70      	pop	{r4, r5, r6}
  TIMx->CCMR1 = tmpccmr1;
 800d79c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800d79e:	6201      	str	r1, [r0, #32]
}
 800d7a0:	4770      	bx	lr
 800d7a2:	bf00      	nop
 800d7a4:	40010000 	.word	0x40010000

0800d7a8 <HAL_TIM_IC_ConfigChannel>:
{
 800d7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d7aa:	4bb1      	ldr	r3, [pc, #708]	; (800da70 <HAL_TIM_IC_ConfigChannel+0x2c8>)
{
 800d7ac:	460c      	mov	r4, r1
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d7ae:	6801      	ldr	r1, [r0, #0]
{
 800d7b0:	4605      	mov	r5, r0
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d7b2:	4fb0      	ldr	r7, [pc, #704]	; (800da74 <HAL_TIM_IC_ConfigChannel+0x2cc>)
{
 800d7b4:	4616      	mov	r6, r2
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d7b6:	4299      	cmp	r1, r3
 800d7b8:	bf18      	it	ne
 800d7ba:	f1b1 4f80 	cmpne.w	r1, #1073741824	; 0x40000000
 800d7be:	48ae      	ldr	r0, [pc, #696]	; (800da78 <HAL_TIM_IC_ConfigChannel+0x2d0>)
 800d7c0:	4aae      	ldr	r2, [pc, #696]	; (800da7c <HAL_TIM_IC_ConfigChannel+0x2d4>)
 800d7c2:	bf14      	ite	ne
 800d7c4:	2301      	movne	r3, #1
 800d7c6:	2300      	moveq	r3, #0
 800d7c8:	42b9      	cmp	r1, r7
 800d7ca:	bf0c      	ite	eq
 800d7cc:	2300      	moveq	r3, #0
 800d7ce:	f003 0301 	andne.w	r3, r3, #1
 800d7d2:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 800d7d6:	4281      	cmp	r1, r0
 800d7d8:	bf0c      	ite	eq
 800d7da:	2300      	moveq	r3, #0
 800d7dc:	f003 0301 	andne.w	r3, r3, #1
 800d7e0:	f500 309c 	add.w	r0, r0, #79872	; 0x13800
 800d7e4:	4291      	cmp	r1, r2
 800d7e6:	bf0c      	ite	eq
 800d7e8:	2300      	moveq	r3, #0
 800d7ea:	f003 0301 	andne.w	r3, r3, #1
 800d7ee:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 800d7f2:	42b9      	cmp	r1, r7
 800d7f4:	bf0c      	ite	eq
 800d7f6:	2300      	moveq	r3, #0
 800d7f8:	f003 0301 	andne.w	r3, r3, #1
 800d7fc:	f507 4788 	add.w	r7, r7, #17408	; 0x4400
 800d800:	4281      	cmp	r1, r0
 800d802:	bf0c      	ite	eq
 800d804:	2300      	moveq	r3, #0
 800d806:	f003 0301 	andne.w	r3, r3, #1
 800d80a:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800d80e:	4291      	cmp	r1, r2
 800d810:	bf0c      	ite	eq
 800d812:	2300      	moveq	r3, #0
 800d814:	f003 0301 	andne.w	r3, r3, #1
 800d818:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800d81c:	42b9      	cmp	r1, r7
 800d81e:	bf0c      	ite	eq
 800d820:	2300      	moveq	r3, #0
 800d822:	f003 0301 	andne.w	r3, r3, #1
 800d826:	4281      	cmp	r1, r0
 800d828:	bf0c      	ite	eq
 800d82a:	2300      	moveq	r3, #0
 800d82c:	f003 0301 	andne.w	r3, r3, #1
 800d830:	4291      	cmp	r1, r2
 800d832:	bf0c      	ite	eq
 800d834:	2300      	moveq	r3, #0
 800d836:	f003 0301 	andne.w	r3, r3, #1
 800d83a:	b11b      	cbz	r3, 800d844 <HAL_TIM_IC_ConfigChannel+0x9c>
 800d83c:	4b90      	ldr	r3, [pc, #576]	; (800da80 <HAL_TIM_IC_ConfigChannel+0x2d8>)
 800d83e:	4299      	cmp	r1, r3
 800d840:	f040 80fb 	bne.w	800da3a <HAL_TIM_IC_ConfigChannel+0x292>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800d844:	6823      	ldr	r3, [r4, #0]
 800d846:	f033 0202 	bics.w	r2, r3, #2
 800d84a:	d001      	beq.n	800d850 <HAL_TIM_IC_ConfigChannel+0xa8>
 800d84c:	2b0a      	cmp	r3, #10
 800d84e:	d16d      	bne.n	800d92c <HAL_TIM_IC_ConfigChannel+0x184>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 800d850:	6863      	ldr	r3, [r4, #4]
 800d852:	3b01      	subs	r3, #1
 800d854:	2b02      	cmp	r3, #2
 800d856:	d872      	bhi.n	800d93e <HAL_TIM_IC_ConfigChannel+0x196>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 800d858:	68a3      	ldr	r3, [r4, #8]
 800d85a:	f033 030c 	bics.w	r3, r3, #12
 800d85e:	d177      	bne.n	800d950 <HAL_TIM_IC_ConfigChannel+0x1a8>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 800d860:	68e3      	ldr	r3, [r4, #12]
 800d862:	2b0f      	cmp	r3, #15
 800d864:	d87c      	bhi.n	800d960 <HAL_TIM_IC_ConfigChannel+0x1b8>
  __HAL_LOCK(htim);
 800d866:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800d86a:	2b01      	cmp	r3, #1
 800d86c:	f000 8082 	beq.w	800d974 <HAL_TIM_IC_ConfigChannel+0x1cc>
 800d870:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800d872:	2302      	movs	r3, #2
 800d874:	6828      	ldr	r0, [r5, #0]
  __HAL_LOCK(htim);
 800d876:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800d87a:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  if (Channel == TIM_CHANNEL_1)
 800d87e:	2e00      	cmp	r6, #0
 800d880:	d07a      	beq.n	800d978 <HAL_TIM_IC_ConfigChannel+0x1d0>
 800d882:	4b7b      	ldr	r3, [pc, #492]	; (800da70 <HAL_TIM_IC_ConfigChannel+0x2c8>)
 800d884:	497b      	ldr	r1, [pc, #492]	; (800da74 <HAL_TIM_IC_ConfigChannel+0x2cc>)
 800d886:	4298      	cmp	r0, r3
 800d888:	bf18      	it	ne
 800d88a:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d88e:	4a7a      	ldr	r2, [pc, #488]	; (800da78 <HAL_TIM_IC_ConfigChannel+0x2d0>)
 800d890:	bf14      	ite	ne
 800d892:	2301      	movne	r3, #1
 800d894:	2300      	moveq	r3, #0
 800d896:	4288      	cmp	r0, r1
 800d898:	bf0c      	ite	eq
 800d89a:	2300      	moveq	r3, #0
 800d89c:	f003 0301 	andne.w	r3, r3, #1
 800d8a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d8a4:	4290      	cmp	r0, r2
 800d8a6:	bf0c      	ite	eq
 800d8a8:	2300      	moveq	r3, #0
 800d8aa:	f003 0301 	andne.w	r3, r3, #1
 800d8ae:	f502 427c 	add.w	r2, r2, #64512	; 0xfc00
 800d8b2:	4288      	cmp	r0, r1
 800d8b4:	bf0c      	ite	eq
 800d8b6:	2300      	moveq	r3, #0
 800d8b8:	f003 0301 	andne.w	r3, r3, #1
 800d8bc:	4290      	cmp	r0, r2
 800d8be:	bf0c      	ite	eq
 800d8c0:	2300      	moveq	r3, #0
 800d8c2:	f003 0301 	andne.w	r3, r3, #1
  else if (Channel == TIM_CHANNEL_2)
 800d8c6:	2e04      	cmp	r6, #4
 800d8c8:	d065      	beq.n	800d996 <HAL_TIM_IC_ConfigChannel+0x1ee>
  else if (Channel == TIM_CHANNEL_3)
 800d8ca:	2e08      	cmp	r6, #8
 800d8cc:	f000 8091 	beq.w	800d9f2 <HAL_TIM_IC_ConfigChannel+0x24a>
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	f040 80b8 	bne.w	800da46 <HAL_TIM_IC_ConfigChannel+0x29e>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d8d6:	6a01      	ldr	r1, [r0, #32]
    TIM_TI4_SetConfig(htim->Instance,
 800d8d8:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d8da:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
    TIM_TI4_SetConfig(htim->Instance,
 800d8de:	6867      	ldr	r7, [r4, #4]
 800d8e0:	68e2      	ldr	r2, [r4, #12]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d8e2:	031b      	lsls	r3, r3, #12
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d8e4:	6201      	str	r1, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d8e6:	69c1      	ldr	r1, [r0, #28]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d8e8:	0312      	lsls	r2, r2, #12
  tmpccer = TIMx->CCER;
 800d8ea:	6a06      	ldr	r6, [r0, #32]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d8ec:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d8f0:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d8f4:	b292      	uxth	r2, r2
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d8f6:	f426 4620 	bic.w	r6, r6, #40960	; 0xa000
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800d8fa:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d8fc:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d900:	4333      	orrs	r3, r6
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d902:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d906:	430a      	orrs	r2, r1
  TIMx->CCMR2 = tmpccmr2;
 800d908:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 800d90a:	6203      	str	r3, [r0, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800d90c:	69c2      	ldr	r2, [r0, #28]
 800d90e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800d912:	61c2      	str	r2, [r0, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800d914:	69c3      	ldr	r3, [r0, #28]
 800d916:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800d91a:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 800d91c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800d91e:	2201      	movs	r2, #1
  return HAL_OK;
 800d920:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800d922:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800d926:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 800d92a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800d92c:	f640 51b8 	movw	r1, #3512	; 0xdb8
 800d930:	4854      	ldr	r0, [pc, #336]	; (800da84 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800d932:	f7f5 fa7b 	bl	8002e2c <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 800d936:	6863      	ldr	r3, [r4, #4]
 800d938:	3b01      	subs	r3, #1
 800d93a:	2b02      	cmp	r3, #2
 800d93c:	d98c      	bls.n	800d858 <HAL_TIM_IC_ConfigChannel+0xb0>
 800d93e:	f640 51b9 	movw	r1, #3513	; 0xdb9
 800d942:	4850      	ldr	r0, [pc, #320]	; (800da84 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800d944:	f7f5 fa72 	bl	8002e2c <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 800d948:	68a3      	ldr	r3, [r4, #8]
 800d94a:	f033 030c 	bics.w	r3, r3, #12
 800d94e:	d087      	beq.n	800d860 <HAL_TIM_IC_ConfigChannel+0xb8>
 800d950:	f640 51ba 	movw	r1, #3514	; 0xdba
 800d954:	484b      	ldr	r0, [pc, #300]	; (800da84 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800d956:	f7f5 fa69 	bl	8002e2c <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 800d95a:	68e3      	ldr	r3, [r4, #12]
 800d95c:	2b0f      	cmp	r3, #15
 800d95e:	d982      	bls.n	800d866 <HAL_TIM_IC_ConfigChannel+0xbe>
 800d960:	f640 51bb 	movw	r1, #3515	; 0xdbb
 800d964:	4847      	ldr	r0, [pc, #284]	; (800da84 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800d966:	f7f5 fa61 	bl	8002e2c <assert_failed>
  __HAL_LOCK(htim);
 800d96a:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800d96e:	2b01      	cmp	r3, #1
 800d970:	f47f af7e 	bne.w	800d870 <HAL_TIM_IC_ConfigChannel+0xc8>
 800d974:	2002      	movs	r0, #2
}
 800d976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 800d978:	e9d4 1200 	ldrd	r1, r2, [r4]
 800d97c:	68e3      	ldr	r3, [r4, #12]
 800d97e:	f7ff fed7 	bl	800d730 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d982:	682b      	ldr	r3, [r5, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800d984:	68a0      	ldr	r0, [r4, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d986:	6999      	ldr	r1, [r3, #24]
 800d988:	f021 010c 	bic.w	r1, r1, #12
 800d98c:	6199      	str	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800d98e:	699a      	ldr	r2, [r3, #24]
 800d990:	4302      	orrs	r2, r0
 800d992:	619a      	str	r2, [r3, #24]
 800d994:	e7c2      	b.n	800d91c <HAL_TIM_IC_ConfigChannel+0x174>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d996:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800d99a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800d99e:	4288      	cmp	r0, r1
 800d9a0:	bf18      	it	ne
 800d9a2:	4290      	cmpne	r0, r2
 800d9a4:	d001      	beq.n	800d9aa <HAL_TIM_IC_ConfigChannel+0x202>
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d15b      	bne.n	800da62 <HAL_TIM_IC_ConfigChannel+0x2ba>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d9aa:	6a01      	ldr	r1, [r0, #32]
    TIM_TI2_SetConfig(htim->Instance,
 800d9ac:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d9ae:	f021 0110 	bic.w	r1, r1, #16
    TIM_TI2_SetConfig(htim->Instance,
 800d9b2:	6867      	ldr	r7, [r4, #4]
 800d9b4:	68e2      	ldr	r2, [r4, #12]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d9b6:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d9b8:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d9ba:	6981      	ldr	r1, [r0, #24]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d9bc:	0312      	lsls	r2, r2, #12
  tmpccer = TIMx->CCER;
 800d9be:	6a06      	ldr	r6, [r0, #32]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d9c0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d9c4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d9c8:	b292      	uxth	r2, r2
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d9ca:	f026 06a0 	bic.w	r6, r6, #160	; 0xa0
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800d9ce:	68a4      	ldr	r4, [r4, #8]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d9d0:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d9d4:	4333      	orrs	r3, r6
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d9d6:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d9da:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1 ;
 800d9dc:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800d9de:	6203      	str	r3, [r0, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800d9e0:	6982      	ldr	r2, [r0, #24]
 800d9e2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800d9e6:	6182      	str	r2, [r0, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800d9e8:	6983      	ldr	r3, [r0, #24]
 800d9ea:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800d9ee:	6183      	str	r3, [r0, #24]
 800d9f0:	e794      	b.n	800d91c <HAL_TIM_IC_ConfigChannel+0x174>
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d12e      	bne.n	800da54 <HAL_TIM_IC_ConfigChannel+0x2ac>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d9f6:	6a06      	ldr	r6, [r0, #32]
    TIM_TI3_SetConfig(htim->Instance,
 800d9f8:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d9fa:	f426 7680 	bic.w	r6, r6, #256	; 0x100
    TIM_TI3_SetConfig(htim->Instance,
 800d9fe:	6861      	ldr	r1, [r4, #4]
 800da00:	68e2      	ldr	r2, [r4, #12]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800da02:	021b      	lsls	r3, r3, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800da04:	6206      	str	r6, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800da06:	69c7      	ldr	r7, [r0, #28]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800da08:	0112      	lsls	r2, r2, #4
  tmpccer = TIMx->CCER;
 800da0a:	6a06      	ldr	r6, [r0, #32]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800da0c:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800da10:	f027 0703 	bic.w	r7, r7, #3
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800da14:	b2d2      	uxtb	r2, r2
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800da16:	f426 6620 	bic.w	r6, r6, #2560	; 0xa00
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800da1a:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 |= TIM_ICSelection;
 800da1c:	4339      	orrs	r1, r7
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800da1e:	4333      	orrs	r3, r6
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800da20:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800da24:	430a      	orrs	r2, r1
  TIMx->CCMR2 = tmpccmr2;
 800da26:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 800da28:	6203      	str	r3, [r0, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800da2a:	69c2      	ldr	r2, [r0, #28]
 800da2c:	f022 020c 	bic.w	r2, r2, #12
 800da30:	61c2      	str	r2, [r0, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800da32:	69c3      	ldr	r3, [r0, #28]
 800da34:	4323      	orrs	r3, r4
 800da36:	61c3      	str	r3, [r0, #28]
 800da38:	e770      	b.n	800d91c <HAL_TIM_IC_ConfigChannel+0x174>
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800da3a:	f640 51b7 	movw	r1, #3511	; 0xdb7
 800da3e:	4811      	ldr	r0, [pc, #68]	; (800da84 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800da40:	f7f5 f9f4 	bl	8002e2c <assert_failed>
 800da44:	e6fe      	b.n	800d844 <HAL_TIM_IC_ConfigChannel+0x9c>
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800da46:	480f      	ldr	r0, [pc, #60]	; (800da84 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800da48:	f640 51f3 	movw	r1, #3571	; 0xdf3
 800da4c:	f7f5 f9ee 	bl	8002e2c <assert_failed>
 800da50:	6828      	ldr	r0, [r5, #0]
 800da52:	e740      	b.n	800d8d6 <HAL_TIM_IC_ConfigChannel+0x12e>
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800da54:	480b      	ldr	r0, [pc, #44]	; (800da84 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800da56:	f640 51e3 	movw	r1, #3555	; 0xde3
 800da5a:	f7f5 f9e7 	bl	8002e2c <assert_failed>
 800da5e:	6828      	ldr	r0, [r5, #0]
 800da60:	e7c9      	b.n	800d9f6 <HAL_TIM_IC_ConfigChannel+0x24e>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800da62:	4808      	ldr	r0, [pc, #32]	; (800da84 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800da64:	f640 51d3 	movw	r1, #3539	; 0xdd3
 800da68:	f7f5 f9e0 	bl	8002e2c <assert_failed>
 800da6c:	6828      	ldr	r0, [r5, #0]
 800da6e:	e79c      	b.n	800d9aa <HAL_TIM_IC_ConfigChannel+0x202>
 800da70:	40010000 	.word	0x40010000
 800da74:	40000400 	.word	0x40000400
 800da78:	40000800 	.word	0x40000800
 800da7c:	40000c00 	.word	0x40000c00
 800da80:	40002000 	.word	0x40002000
 800da84:	08026950 	.word	0x08026950

0800da88 <TIM_CCxChannelCmd>:
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800da88:	4b2b      	ldr	r3, [pc, #172]	; (800db38 <TIM_CCxChannelCmd+0xb0>)
 800da8a:	4298      	cmp	r0, r3
{
 800da8c:	b530      	push	{r4, r5, lr}
 800da8e:	4604      	mov	r4, r0
 800da90:	b083      	sub	sp, #12
 800da92:	460d      	mov	r5, r1
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800da94:	d031      	beq.n	800dafa <TIM_CCxChannelCmd+0x72>
 800da96:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800da9a:	d02e      	beq.n	800dafa <TIM_CCxChannelCmd+0x72>
 800da9c:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 800daa0:	4298      	cmp	r0, r3
 800daa2:	d02a      	beq.n	800dafa <TIM_CCxChannelCmd+0x72>
 800daa4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800daa8:	4298      	cmp	r0, r3
 800daaa:	d026      	beq.n	800dafa <TIM_CCxChannelCmd+0x72>
 800daac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dab0:	4298      	cmp	r0, r3
 800dab2:	d022      	beq.n	800dafa <TIM_CCxChannelCmd+0x72>
 800dab4:	f503 4378 	add.w	r3, r3, #63488	; 0xf800
 800dab8:	4298      	cmp	r0, r3
 800daba:	d01e      	beq.n	800dafa <TIM_CCxChannelCmd+0x72>
 800dabc:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 800dac0:	4298      	cmp	r0, r3
 800dac2:	d01a      	beq.n	800dafa <TIM_CCxChannelCmd+0x72>
 800dac4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dac8:	4298      	cmp	r0, r3
 800daca:	d016      	beq.n	800dafa <TIM_CCxChannelCmd+0x72>
 800dacc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dad0:	4298      	cmp	r0, r3
 800dad2:	d012      	beq.n	800dafa <TIM_CCxChannelCmd+0x72>
 800dad4:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 800dad8:	4298      	cmp	r0, r3
 800dada:	d00e      	beq.n	800dafa <TIM_CCxChannelCmd+0x72>
 800dadc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dae0:	4298      	cmp	r0, r3
 800dae2:	d00a      	beq.n	800dafa <TIM_CCxChannelCmd+0x72>
 800dae4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dae8:	4298      	cmp	r0, r3
 800daea:	d006      	beq.n	800dafa <TIM_CCxChannelCmd+0x72>
 800daec:	f641 21c2 	movw	r1, #6850	; 0x1ac2
 800daf0:	4812      	ldr	r0, [pc, #72]	; (800db3c <TIM_CCxChannelCmd+0xb4>)
 800daf2:	9201      	str	r2, [sp, #4]
 800daf4:	f7f5 f99a 	bl	8002e2c <assert_failed>
 800daf8:	9a01      	ldr	r2, [sp, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
 800dafa:	2d14      	cmp	r5, #20
 800dafc:	d910      	bls.n	800db20 <TIM_CCxChannelCmd+0x98>
 800dafe:	2d3c      	cmp	r5, #60	; 0x3c
 800db00:	d112      	bne.n	800db28 <TIM_CCxChannelCmd+0xa0>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800db02:	f005 051f 	and.w	r5, r5, #31
 800db06:	2101      	movs	r1, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800db08:	6a23      	ldr	r3, [r4, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800db0a:	40a9      	lsls	r1, r5

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800db0c:	fa02 f505 	lsl.w	r5, r2, r5
  TIMx->CCER &= ~tmp;
 800db10:	ea23 0301 	bic.w	r3, r3, r1
 800db14:	6223      	str	r3, [r4, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800db16:	6a22      	ldr	r2, [r4, #32]
 800db18:	4315      	orrs	r5, r2
 800db1a:	6225      	str	r5, [r4, #32]
}
 800db1c:	b003      	add	sp, #12
 800db1e:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800db20:	4b07      	ldr	r3, [pc, #28]	; (800db40 <TIM_CCxChannelCmd+0xb8>)
 800db22:	40eb      	lsrs	r3, r5
 800db24:	07db      	lsls	r3, r3, #31
 800db26:	d4ec      	bmi.n	800db02 <TIM_CCxChannelCmd+0x7a>
 800db28:	f641 21c3 	movw	r1, #6851	; 0x1ac3
 800db2c:	4803      	ldr	r0, [pc, #12]	; (800db3c <TIM_CCxChannelCmd+0xb4>)
 800db2e:	9201      	str	r2, [sp, #4]
 800db30:	f7f5 f97c 	bl	8002e2c <assert_failed>
 800db34:	9a01      	ldr	r2, [sp, #4]
 800db36:	e7e4      	b.n	800db02 <TIM_CCxChannelCmd+0x7a>
 800db38:	40010000 	.word	0x40010000
 800db3c:	08026950 	.word	0x08026950
 800db40:	00111111 	.word	0x00111111

0800db44 <HAL_TIM_IC_Start_DMA>:
{
 800db44:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db46:	4604      	mov	r4, r0
 800db48:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800db4a:	4883      	ldr	r0, [pc, #524]	; (800dd58 <HAL_TIM_IC_Start_DMA+0x214>)
{
 800db4c:	b083      	sub	sp, #12
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800db4e:	6821      	ldr	r1, [r4, #0]
 800db50:	4281      	cmp	r1, r0
 800db52:	f000 8083 	beq.w	800dc5c <HAL_TIM_IC_Start_DMA+0x118>
 800db56:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800db5a:	d053      	beq.n	800dc04 <HAL_TIM_IC_Start_DMA+0xc0>
 800db5c:	487f      	ldr	r0, [pc, #508]	; (800dd5c <HAL_TIM_IC_Start_DMA+0x218>)
 800db5e:	4281      	cmp	r1, r0
 800db60:	d050      	beq.n	800dc04 <HAL_TIM_IC_Start_DMA+0xc0>
 800db62:	487f      	ldr	r0, [pc, #508]	; (800dd60 <HAL_TIM_IC_Start_DMA+0x21c>)
 800db64:	4281      	cmp	r1, r0
 800db66:	d04d      	beq.n	800dc04 <HAL_TIM_IC_Start_DMA+0xc0>
 800db68:	487e      	ldr	r0, [pc, #504]	; (800dd64 <HAL_TIM_IC_Start_DMA+0x220>)
 800db6a:	4281      	cmp	r1, r0
 800db6c:	d04a      	beq.n	800dc04 <HAL_TIM_IC_Start_DMA+0xc0>
 800db6e:	487e      	ldr	r0, [pc, #504]	; (800dd68 <HAL_TIM_IC_Start_DMA+0x224>)
 800db70:	4281      	cmp	r1, r0
 800db72:	d073      	beq.n	800dc5c <HAL_TIM_IC_Start_DMA+0x118>
 800db74:	487d      	ldr	r0, [pc, #500]	; (800dd6c <HAL_TIM_IC_Start_DMA+0x228>)
 800db76:	4281      	cmp	r1, r0
 800db78:	f000 80d5 	beq.w	800dd26 <HAL_TIM_IC_Start_DMA+0x1e2>
 800db7c:	487c      	ldr	r0, [pc, #496]	; (800dd70 <HAL_TIM_IC_Start_DMA+0x22c>)
 800db7e:	4281      	cmp	r1, r0
 800db80:	f040 80d6 	bne.w	800dd30 <HAL_TIM_IC_Start_DMA+0x1ec>
 800db84:	2d00      	cmp	r5, #0
 800db86:	f000 80c4 	beq.w	800dd12 <HAL_TIM_IC_Start_DMA+0x1ce>
 800db8a:	f640 0115 	movw	r1, #2069	; 0x815
 800db8e:	4879      	ldr	r0, [pc, #484]	; (800dd74 <HAL_TIM_IC_Start_DMA+0x230>)
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800db90:	4e72      	ldr	r6, [pc, #456]	; (800dd5c <HAL_TIM_IC_Start_DMA+0x218>)
 800db92:	4f73      	ldr	r7, [pc, #460]	; (800dd60 <HAL_TIM_IC_Start_DMA+0x21c>)
 800db94:	e9cd 2300 	strd	r2, r3, [sp]
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800db98:	f7f5 f948 	bl	8002e2c <assert_failed>
 800db9c:	6820      	ldr	r0, [r4, #0]
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800db9e:	496e      	ldr	r1, [pc, #440]	; (800dd58 <HAL_TIM_IC_Start_DMA+0x214>)
 800dba0:	4288      	cmp	r0, r1
 800dba2:	bf18      	it	ne
 800dba4:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800dba8:	bf14      	ite	ne
 800dbaa:	2101      	movne	r1, #1
 800dbac:	2100      	moveq	r1, #0
 800dbae:	42b0      	cmp	r0, r6
 800dbb0:	bf0c      	ite	eq
 800dbb2:	2100      	moveq	r1, #0
 800dbb4:	f001 0101 	andne.w	r1, r1, #1
 800dbb8:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800dbbc:	42b8      	cmp	r0, r7
 800dbbe:	bf0c      	ite	eq
 800dbc0:	2100      	moveq	r1, #0
 800dbc2:	f001 0101 	andne.w	r1, r1, #1
 800dbc6:	42b0      	cmp	r0, r6
 800dbc8:	bf0c      	ite	eq
 800dbca:	2100      	moveq	r1, #0
 800dbcc:	f001 0101 	andne.w	r1, r1, #1
 800dbd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dbd4:	2900      	cmp	r1, #0
 800dbd6:	f040 8098 	bne.w	800dd0a <HAL_TIM_IC_Start_DMA+0x1c6>
  if (htim->State == HAL_TIM_STATE_BUSY)
 800dbda:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 800dbde:	b2c0      	uxtb	r0, r0
 800dbe0:	2802      	cmp	r0, #2
 800dbe2:	d039      	beq.n	800dc58 <HAL_TIM_IC_Start_DMA+0x114>
  else if (htim->State == HAL_TIM_STATE_READY)
 800dbe4:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 800dbe8:	2901      	cmp	r1, #1
 800dbea:	d03e      	beq.n	800dc6a <HAL_TIM_IC_Start_DMA+0x126>
 800dbec:	6820      	ldr	r0, [r4, #0]
  switch (Channel)
 800dbee:	2d0c      	cmp	r5, #12
 800dbf0:	d820      	bhi.n	800dc34 <HAL_TIM_IC_Start_DMA+0xf0>
 800dbf2:	e8df f005 	tbb	[pc, r5]
 800dbf6:	1f0b      	.short	0x1f0b
 800dbf8:	1f411f1f 	.word	0x1f411f1f
 800dbfc:	1f571f1f 	.word	0x1f571f1f
 800dc00:	1f1f      	.short	0x1f1f
 800dc02:	6d          	.byte	0x6d
 800dc03:	00          	.byte	0x00
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800dc04:	f035 010c 	bics.w	r1, r5, #12
 800dc08:	d1bf      	bne.n	800db8a <HAL_TIM_IC_Start_DMA+0x46>
 800dc0a:	e7e6      	b.n	800dbda <HAL_TIM_IC_Start_DMA+0x96>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800dc0c:	6a66      	ldr	r6, [r4, #36]	; 0x24
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800dc0e:	f100 0134 	add.w	r1, r0, #52	; 0x34
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dc12:	4f59      	ldr	r7, [pc, #356]	; (800dd78 <HAL_TIM_IC_Start_DMA+0x234>)
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800dc14:	f8df c17c 	ldr.w	ip, [pc, #380]	; 800dd94 <HAL_TIM_IC_Start_DMA+0x250>
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800dc18:	4630      	mov	r0, r6
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dc1a:	6437      	str	r7, [r6, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800dc1c:	4f57      	ldr	r7, [pc, #348]	; (800dd7c <HAL_TIM_IC_Start_DMA+0x238>)
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800dc1e:	f8c6 c03c 	str.w	ip, [r6, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800dc22:	64f7      	str	r7, [r6, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800dc24:	f7f8 fe8e 	bl	8006944 <HAL_DMA_Start_IT>
 800dc28:	bb18      	cbnz	r0, 800dc72 <HAL_TIM_IC_Start_DMA+0x12e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800dc2a:	6820      	ldr	r0, [r4, #0]
 800dc2c:	68c3      	ldr	r3, [r0, #12]
 800dc2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800dc32:	60c3      	str	r3, [r0, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800dc34:	4629      	mov	r1, r5
 800dc36:	2201      	movs	r2, #1
 800dc38:	f7ff ff26 	bl	800da88 <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dc3c:	6822      	ldr	r2, [r4, #0]
 800dc3e:	4b50      	ldr	r3, [pc, #320]	; (800dd80 <HAL_TIM_IC_Start_DMA+0x23c>)
 800dc40:	6891      	ldr	r1, [r2, #8]
 800dc42:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dc44:	2b06      	cmp	r3, #6
 800dc46:	d05d      	beq.n	800dd04 <HAL_TIM_IC_Start_DMA+0x1c0>
 800dc48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dc4c:	d05a      	beq.n	800dd04 <HAL_TIM_IC_Start_DMA+0x1c0>
    __HAL_TIM_ENABLE(htim);
 800dc4e:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800dc50:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 800dc52:	f043 0301 	orr.w	r3, r3, #1
 800dc56:	6013      	str	r3, [r2, #0]
}
 800dc58:	b003      	add	sp, #12
 800dc5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800dc5c:	2d14      	cmp	r5, #20
 800dc5e:	d894      	bhi.n	800db8a <HAL_TIM_IC_Start_DMA+0x46>
 800dc60:	4948      	ldr	r1, [pc, #288]	; (800dd84 <HAL_TIM_IC_Start_DMA+0x240>)
 800dc62:	40e9      	lsrs	r1, r5
 800dc64:	07c9      	lsls	r1, r1, #31
 800dc66:	d4b8      	bmi.n	800dbda <HAL_TIM_IC_Start_DMA+0x96>
 800dc68:	e78f      	b.n	800db8a <HAL_TIM_IC_Start_DMA+0x46>
    if ((pData == NULL) && (Length > 0U))
 800dc6a:	2a00      	cmp	r2, #0
 800dc6c:	d146      	bne.n	800dcfc <HAL_TIM_IC_Start_DMA+0x1b8>
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d044      	beq.n	800dcfc <HAL_TIM_IC_Start_DMA+0x1b8>
      return HAL_ERROR;
 800dc72:	2001      	movs	r0, #1
}
 800dc74:	b003      	add	sp, #12
 800dc76:	bdf0      	pop	{r4, r5, r6, r7, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800dc78:	6aa6      	ldr	r6, [r4, #40]	; 0x28
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 800dc7a:	f100 0138 	add.w	r1, r0, #56	; 0x38
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dc7e:	4f3e      	ldr	r7, [pc, #248]	; (800dd78 <HAL_TIM_IC_Start_DMA+0x234>)
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800dc80:	f8df c110 	ldr.w	ip, [pc, #272]	; 800dd94 <HAL_TIM_IC_Start_DMA+0x250>
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 800dc84:	4630      	mov	r0, r6
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dc86:	6437      	str	r7, [r6, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800dc88:	4f3c      	ldr	r7, [pc, #240]	; (800dd7c <HAL_TIM_IC_Start_DMA+0x238>)
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800dc8a:	f8c6 c03c 	str.w	ip, [r6, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800dc8e:	64f7      	str	r7, [r6, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 800dc90:	f7f8 fe58 	bl	8006944 <HAL_DMA_Start_IT>
 800dc94:	2800      	cmp	r0, #0
 800dc96:	d1ec      	bne.n	800dc72 <HAL_TIM_IC_Start_DMA+0x12e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800dc98:	6820      	ldr	r0, [r4, #0]
 800dc9a:	68c3      	ldr	r3, [r0, #12]
 800dc9c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800dca0:	60c3      	str	r3, [r0, #12]
      break;
 800dca2:	e7c7      	b.n	800dc34 <HAL_TIM_IC_Start_DMA+0xf0>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800dca4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 800dca6:	f100 013c 	add.w	r1, r0, #60	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dcaa:	4f33      	ldr	r7, [pc, #204]	; (800dd78 <HAL_TIM_IC_Start_DMA+0x234>)
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800dcac:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800dd94 <HAL_TIM_IC_Start_DMA+0x250>
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 800dcb0:	4630      	mov	r0, r6
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dcb2:	6437      	str	r7, [r6, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800dcb4:	4f31      	ldr	r7, [pc, #196]	; (800dd7c <HAL_TIM_IC_Start_DMA+0x238>)
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800dcb6:	f8c6 c03c 	str.w	ip, [r6, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800dcba:	64f7      	str	r7, [r6, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 800dcbc:	f7f8 fe42 	bl	8006944 <HAL_DMA_Start_IT>
 800dcc0:	2800      	cmp	r0, #0
 800dcc2:	d1d6      	bne.n	800dc72 <HAL_TIM_IC_Start_DMA+0x12e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800dcc4:	6820      	ldr	r0, [r4, #0]
 800dcc6:	68c3      	ldr	r3, [r0, #12]
 800dcc8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800dccc:	60c3      	str	r3, [r0, #12]
      break;
 800dcce:	e7b1      	b.n	800dc34 <HAL_TIM_IC_Start_DMA+0xf0>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800dcd0:	6b26      	ldr	r6, [r4, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 800dcd2:	f100 0140 	add.w	r1, r0, #64	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dcd6:	4f28      	ldr	r7, [pc, #160]	; (800dd78 <HAL_TIM_IC_Start_DMA+0x234>)
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800dcd8:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 800dd94 <HAL_TIM_IC_Start_DMA+0x250>
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 800dcdc:	4630      	mov	r0, r6
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dcde:	6437      	str	r7, [r6, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800dce0:	4f26      	ldr	r7, [pc, #152]	; (800dd7c <HAL_TIM_IC_Start_DMA+0x238>)
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800dce2:	f8c6 c03c 	str.w	ip, [r6, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800dce6:	64f7      	str	r7, [r6, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 800dce8:	f7f8 fe2c 	bl	8006944 <HAL_DMA_Start_IT>
 800dcec:	2800      	cmp	r0, #0
 800dcee:	d1c0      	bne.n	800dc72 <HAL_TIM_IC_Start_DMA+0x12e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800dcf0:	6820      	ldr	r0, [r4, #0]
 800dcf2:	68c3      	ldr	r3, [r0, #12]
 800dcf4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800dcf8:	60c3      	str	r3, [r0, #12]
      break;
 800dcfa:	e79b      	b.n	800dc34 <HAL_TIM_IC_Start_DMA+0xf0>
      htim->State = HAL_TIM_STATE_BUSY;
 800dcfc:	2102      	movs	r1, #2
 800dcfe:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
 800dd02:	e773      	b.n	800dbec <HAL_TIM_IC_Start_DMA+0xa8>
  return HAL_OK;
 800dd04:	2000      	movs	r0, #0
}
 800dd06:	b003      	add	sp, #12
 800dd08:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800dd0a:	4917      	ldr	r1, [pc, #92]	; (800dd68 <HAL_TIM_IC_Start_DMA+0x224>)
 800dd0c:	4288      	cmp	r0, r1
 800dd0e:	f43f af64 	beq.w	800dbda <HAL_TIM_IC_Start_DMA+0x96>
 800dd12:	f640 0116 	movw	r1, #2070	; 0x816
 800dd16:	4817      	ldr	r0, [pc, #92]	; (800dd74 <HAL_TIM_IC_Start_DMA+0x230>)
 800dd18:	e9cd 2300 	strd	r2, r3, [sp]
 800dd1c:	f7f5 f886 	bl	8002e2c <assert_failed>
 800dd20:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd24:	e759      	b.n	800dbda <HAL_TIM_IC_Start_DMA+0x96>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800dd26:	f035 0104 	bics.w	r1, r5, #4
 800dd2a:	f47f af2e 	bne.w	800db8a <HAL_TIM_IC_Start_DMA+0x46>
 800dd2e:	e7f0      	b.n	800dd12 <HAL_TIM_IC_Start_DMA+0x1ce>
 800dd30:	4815      	ldr	r0, [pc, #84]	; (800dd88 <HAL_TIM_IC_Start_DMA+0x244>)
 800dd32:	4281      	cmp	r1, r0
 800dd34:	f43f af26 	beq.w	800db84 <HAL_TIM_IC_Start_DMA+0x40>
 800dd38:	f5a0 3098 	sub.w	r0, r0, #77824	; 0x13000
 800dd3c:	4281      	cmp	r1, r0
 800dd3e:	d0f2      	beq.n	800dd26 <HAL_TIM_IC_Start_DMA+0x1e2>
 800dd40:	4812      	ldr	r0, [pc, #72]	; (800dd8c <HAL_TIM_IC_Start_DMA+0x248>)
 800dd42:	4281      	cmp	r1, r0
 800dd44:	f43f af1e 	beq.w	800db84 <HAL_TIM_IC_Start_DMA+0x40>
 800dd48:	4811      	ldr	r0, [pc, #68]	; (800dd90 <HAL_TIM_IC_Start_DMA+0x24c>)
 800dd4a:	4281      	cmp	r1, r0
 800dd4c:	f47f af1d 	bne.w	800db8a <HAL_TIM_IC_Start_DMA+0x46>
 800dd50:	2d00      	cmp	r5, #0
 800dd52:	f47f af1a 	bne.w	800db8a <HAL_TIM_IC_Start_DMA+0x46>
 800dd56:	e7dc      	b.n	800dd12 <HAL_TIM_IC_Start_DMA+0x1ce>
 800dd58:	40010000 	.word	0x40010000
 800dd5c:	40000400 	.word	0x40000400
 800dd60:	40000800 	.word	0x40000800
 800dd64:	40000c00 	.word	0x40000c00
 800dd68:	40010400 	.word	0x40010400
 800dd6c:	40014000 	.word	0x40014000
 800dd70:	40014400 	.word	0x40014400
 800dd74:	08026950 	.word	0x08026950
 800dd78:	0800c6c9 	.word	0x0800c6c9
 800dd7c:	0800c8a5 	.word	0x0800c8a5
 800dd80:	00010007 	.word	0x00010007
 800dd84:	00111111 	.word	0x00111111
 800dd88:	40014800 	.word	0x40014800
 800dd8c:	40001c00 	.word	0x40001c00
 800dd90:	40002000 	.word	0x40002000
 800dd94:	0800c665 	.word	0x0800c665

0800dd98 <HAL_TIM_IC_Stop_DMA>:
{
 800dd98:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800dd9a:	4a5a      	ldr	r2, [pc, #360]	; (800df04 <HAL_TIM_IC_Stop_DMA+0x16c>)
{
 800dd9c:	4604      	mov	r4, r0
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800dd9e:	6803      	ldr	r3, [r0, #0]
{
 800dda0:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800dda2:	4293      	cmp	r3, r2
 800dda4:	f000 808e 	beq.w	800dec4 <HAL_TIM_IC_Stop_DMA+0x12c>
 800dda8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ddac:	d04a      	beq.n	800de44 <HAL_TIM_IC_Stop_DMA+0xac>
 800ddae:	4a56      	ldr	r2, [pc, #344]	; (800df08 <HAL_TIM_IC_Stop_DMA+0x170>)
 800ddb0:	4293      	cmp	r3, r2
 800ddb2:	d047      	beq.n	800de44 <HAL_TIM_IC_Stop_DMA+0xac>
 800ddb4:	4a55      	ldr	r2, [pc, #340]	; (800df0c <HAL_TIM_IC_Stop_DMA+0x174>)
 800ddb6:	4293      	cmp	r3, r2
 800ddb8:	d044      	beq.n	800de44 <HAL_TIM_IC_Stop_DMA+0xac>
 800ddba:	4a55      	ldr	r2, [pc, #340]	; (800df10 <HAL_TIM_IC_Stop_DMA+0x178>)
 800ddbc:	4293      	cmp	r3, r2
 800ddbe:	d041      	beq.n	800de44 <HAL_TIM_IC_Stop_DMA+0xac>
 800ddc0:	4a54      	ldr	r2, [pc, #336]	; (800df14 <HAL_TIM_IC_Stop_DMA+0x17c>)
 800ddc2:	4293      	cmp	r3, r2
 800ddc4:	d07e      	beq.n	800dec4 <HAL_TIM_IC_Stop_DMA+0x12c>
 800ddc6:	4a54      	ldr	r2, [pc, #336]	; (800df18 <HAL_TIM_IC_Stop_DMA+0x180>)
 800ddc8:	4293      	cmp	r3, r2
 800ddca:	f000 8082 	beq.w	800ded2 <HAL_TIM_IC_Stop_DMA+0x13a>
 800ddce:	4a53      	ldr	r2, [pc, #332]	; (800df1c <HAL_TIM_IC_Stop_DMA+0x184>)
 800ddd0:	4293      	cmp	r3, r2
 800ddd2:	f040 8083 	bne.w	800dedc <HAL_TIM_IC_Stop_DMA+0x144>
 800ddd6:	b325      	cbz	r5, 800de22 <HAL_TIM_IC_Stop_DMA+0x8a>
 800ddd8:	f640 019a 	movw	r1, #2202	; 0x89a
 800dddc:	4850      	ldr	r0, [pc, #320]	; (800df20 <HAL_TIM_IC_Stop_DMA+0x188>)
 800ddde:	f7f5 f825 	bl	8002e2c <assert_failed>
 800dde2:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800dde4:	4a47      	ldr	r2, [pc, #284]	; (800df04 <HAL_TIM_IC_Stop_DMA+0x16c>)
 800dde6:	4948      	ldr	r1, [pc, #288]	; (800df08 <HAL_TIM_IC_Stop_DMA+0x170>)
 800dde8:	4293      	cmp	r3, r2
 800ddea:	bf18      	it	ne
 800ddec:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800ddf0:	4846      	ldr	r0, [pc, #280]	; (800df0c <HAL_TIM_IC_Stop_DMA+0x174>)
 800ddf2:	bf14      	ite	ne
 800ddf4:	2201      	movne	r2, #1
 800ddf6:	2200      	moveq	r2, #0
 800ddf8:	428b      	cmp	r3, r1
 800ddfa:	bf0c      	ite	eq
 800ddfc:	2200      	moveq	r2, #0
 800ddfe:	f002 0201 	andne.w	r2, r2, #1
 800de02:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800de06:	4283      	cmp	r3, r0
 800de08:	bf0c      	ite	eq
 800de0a:	2200      	moveq	r2, #0
 800de0c:	f002 0201 	andne.w	r2, r2, #1
 800de10:	428b      	cmp	r3, r1
 800de12:	bf0c      	ite	eq
 800de14:	2200      	moveq	r2, #0
 800de16:	f002 0201 	andne.w	r2, r2, #1
 800de1a:	b142      	cbz	r2, 800de2e <HAL_TIM_IC_Stop_DMA+0x96>
 800de1c:	4a3d      	ldr	r2, [pc, #244]	; (800df14 <HAL_TIM_IC_Stop_DMA+0x17c>)
 800de1e:	4293      	cmp	r3, r2
 800de20:	d005      	beq.n	800de2e <HAL_TIM_IC_Stop_DMA+0x96>
 800de22:	f640 019b 	movw	r1, #2203	; 0x89b
 800de26:	483e      	ldr	r0, [pc, #248]	; (800df20 <HAL_TIM_IC_Stop_DMA+0x188>)
 800de28:	f7f5 f800 	bl	8002e2c <assert_failed>
 800de2c:	6823      	ldr	r3, [r4, #0]
  switch (Channel)
 800de2e:	2d0c      	cmp	r5, #12
 800de30:	d814      	bhi.n	800de5c <HAL_TIM_IC_Stop_DMA+0xc4>
 800de32:	e8df f005 	tbb	[pc, r5]
 800de36:	130b      	.short	0x130b
 800de38:	133e1313 	.word	0x133e1313
 800de3c:	13351313 	.word	0x13351313
 800de40:	1313      	.short	0x1313
 800de42:	2c          	.byte	0x2c
 800de43:	00          	.byte	0x00
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800de44:	f035 020c 	bics.w	r2, r5, #12
 800de48:	d1c6      	bne.n	800ddd8 <HAL_TIM_IC_Stop_DMA+0x40>
 800de4a:	e7f0      	b.n	800de2e <HAL_TIM_IC_Stop_DMA+0x96>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800de4c:	68da      	ldr	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800de4e:	6a60      	ldr	r0, [r4, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800de50:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800de54:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800de56:	f7f8 fe17 	bl	8006a88 <HAL_DMA_Abort_IT>
 800de5a:	6823      	ldr	r3, [r4, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800de5c:	4629      	mov	r1, r5
 800de5e:	4618      	mov	r0, r3
 800de60:	2200      	movs	r2, #0
 800de62:	f7ff fe11 	bl	800da88 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 800de66:	6823      	ldr	r3, [r4, #0]
 800de68:	f241 1211 	movw	r2, #4369	; 0x1111
 800de6c:	6a19      	ldr	r1, [r3, #32]
 800de6e:	4211      	tst	r1, r2
 800de70:	d108      	bne.n	800de84 <HAL_TIM_IC_Stop_DMA+0xec>
 800de72:	6a19      	ldr	r1, [r3, #32]
 800de74:	f240 4244 	movw	r2, #1092	; 0x444
 800de78:	4211      	tst	r1, r2
 800de7a:	d103      	bne.n	800de84 <HAL_TIM_IC_Stop_DMA+0xec>
 800de7c:	681a      	ldr	r2, [r3, #0]
 800de7e:	f022 0201 	bic.w	r2, r2, #1
 800de82:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800de84:	2301      	movs	r3, #1
}
 800de86:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800de88:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800de8c:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800de8e:	68da      	ldr	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800de90:	6b20      	ldr	r0, [r4, #48]	; 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800de92:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800de96:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800de98:	f7f8 fdf6 	bl	8006a88 <HAL_DMA_Abort_IT>
 800de9c:	6823      	ldr	r3, [r4, #0]
      break;
 800de9e:	e7dd      	b.n	800de5c <HAL_TIM_IC_Stop_DMA+0xc4>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800dea0:	68da      	ldr	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800dea2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800dea4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800dea8:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800deaa:	f7f8 fded 	bl	8006a88 <HAL_DMA_Abort_IT>
 800deae:	6823      	ldr	r3, [r4, #0]
      break;
 800deb0:	e7d4      	b.n	800de5c <HAL_TIM_IC_Stop_DMA+0xc4>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800deb2:	68da      	ldr	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800deb4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800deb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800deba:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800debc:	f7f8 fde4 	bl	8006a88 <HAL_DMA_Abort_IT>
 800dec0:	6823      	ldr	r3, [r4, #0]
      break;
 800dec2:	e7cb      	b.n	800de5c <HAL_TIM_IC_Stop_DMA+0xc4>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800dec4:	2d14      	cmp	r5, #20
 800dec6:	d887      	bhi.n	800ddd8 <HAL_TIM_IC_Stop_DMA+0x40>
 800dec8:	4a16      	ldr	r2, [pc, #88]	; (800df24 <HAL_TIM_IC_Stop_DMA+0x18c>)
 800deca:	40ea      	lsrs	r2, r5
 800decc:	07d2      	lsls	r2, r2, #31
 800dece:	d4ae      	bmi.n	800de2e <HAL_TIM_IC_Stop_DMA+0x96>
 800ded0:	e782      	b.n	800ddd8 <HAL_TIM_IC_Stop_DMA+0x40>
 800ded2:	f035 0304 	bics.w	r3, r5, #4
 800ded6:	f47f af7f 	bne.w	800ddd8 <HAL_TIM_IC_Stop_DMA+0x40>
 800deda:	e7a2      	b.n	800de22 <HAL_TIM_IC_Stop_DMA+0x8a>
 800dedc:	4a12      	ldr	r2, [pc, #72]	; (800df28 <HAL_TIM_IC_Stop_DMA+0x190>)
 800dede:	4293      	cmp	r3, r2
 800dee0:	f43f af79 	beq.w	800ddd6 <HAL_TIM_IC_Stop_DMA+0x3e>
 800dee4:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800dee8:	4293      	cmp	r3, r2
 800deea:	d0f2      	beq.n	800ded2 <HAL_TIM_IC_Stop_DMA+0x13a>
 800deec:	4a0f      	ldr	r2, [pc, #60]	; (800df2c <HAL_TIM_IC_Stop_DMA+0x194>)
 800deee:	4293      	cmp	r3, r2
 800def0:	f43f af71 	beq.w	800ddd6 <HAL_TIM_IC_Stop_DMA+0x3e>
 800def4:	4a0e      	ldr	r2, [pc, #56]	; (800df30 <HAL_TIM_IC_Stop_DMA+0x198>)
 800def6:	4293      	cmp	r3, r2
 800def8:	f47f af6e 	bne.w	800ddd8 <HAL_TIM_IC_Stop_DMA+0x40>
 800defc:	2d00      	cmp	r5, #0
 800defe:	f47f af6b 	bne.w	800ddd8 <HAL_TIM_IC_Stop_DMA+0x40>
 800df02:	e78e      	b.n	800de22 <HAL_TIM_IC_Stop_DMA+0x8a>
 800df04:	40010000 	.word	0x40010000
 800df08:	40000400 	.word	0x40000400
 800df0c:	40000800 	.word	0x40000800
 800df10:	40000c00 	.word	0x40000c00
 800df14:	40010400 	.word	0x40010400
 800df18:	40014000 	.word	0x40014000
 800df1c:	40014400 	.word	0x40014400
 800df20:	08026950 	.word	0x08026950
 800df24:	00111111 	.word	0x00111111
 800df28:	40014800 	.word	0x40014800
 800df2c:	40001c00 	.word	0x40001c00
 800df30:	40002000 	.word	0x40002000

0800df34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800df34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df38:	4604      	mov	r4, r0
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800df3a:	4b6d      	ldr	r3, [pc, #436]	; (800e0f0 <HAL_TIMEx_MasterConfigSynchronization+0x1bc>)
 800df3c:	486d      	ldr	r0, [pc, #436]	; (800e0f4 <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
{
 800df3e:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800df40:	6822      	ldr	r2, [r4, #0]
 800df42:	496d      	ldr	r1, [pc, #436]	; (800e0f8 <HAL_TIMEx_MasterConfigSynchronization+0x1c4>)
 800df44:	429a      	cmp	r2, r3
 800df46:	bf18      	it	ne
 800df48:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800df4c:	4e6b      	ldr	r6, [pc, #428]	; (800e0fc <HAL_TIMEx_MasterConfigSynchronization+0x1c8>)
 800df4e:	bf14      	ite	ne
 800df50:	2301      	movne	r3, #1
 800df52:	2300      	moveq	r3, #0
 800df54:	4282      	cmp	r2, r0
 800df56:	bf0c      	ite	eq
 800df58:	2300      	moveq	r3, #0
 800df5a:	f003 0301 	andne.w	r3, r3, #1
 800df5e:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800df62:	428a      	cmp	r2, r1
 800df64:	bf0c      	ite	eq
 800df66:	2300      	moveq	r3, #0
 800df68:	f003 0301 	andne.w	r3, r3, #1
 800df6c:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800df70:	42b2      	cmp	r2, r6
 800df72:	bf0c      	ite	eq
 800df74:	2300      	moveq	r3, #0
 800df76:	f003 0301 	andne.w	r3, r3, #1
 800df7a:	4282      	cmp	r2, r0
 800df7c:	bf0c      	ite	eq
 800df7e:	2300      	moveq	r3, #0
 800df80:	f003 0301 	andne.w	r3, r3, #1
 800df84:	428a      	cmp	r2, r1
 800df86:	bf0c      	ite	eq
 800df88:	2300      	moveq	r3, #0
 800df8a:	f003 0301 	andne.w	r3, r3, #1
 800df8e:	b11b      	cbz	r3, 800df98 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800df90:	4b5b      	ldr	r3, [pc, #364]	; (800e100 <HAL_TIMEx_MasterConfigSynchronization+0x1cc>)
 800df92:	429a      	cmp	r2, r3
 800df94:	f040 808c 	bne.w	800e0b0 <HAL_TIMEx_MasterConfigSynchronization+0x17c>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800df98:	682b      	ldr	r3, [r5, #0]
 800df9a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800df9e:	2b40      	cmp	r3, #64	; 0x40
 800dfa0:	d002      	beq.n	800dfa8 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	f040 808a 	bne.w	800e0bc <HAL_TIMEx_MasterConfigSynchronization+0x188>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800dfa8:	68ab      	ldr	r3, [r5, #8]
 800dfaa:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800dfae:	d173      	bne.n	800e098 <HAL_TIMEx_MasterConfigSynchronization+0x164>

  /* Check input state */
  __HAL_LOCK(htim);
 800dfb0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800dfb4:	2b01      	cmp	r3, #1
 800dfb6:	d078      	beq.n	800e0aa <HAL_TIMEx_MasterConfigSynchronization+0x176>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dfb8:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800dfba:	2102      	movs	r1, #2

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dfbc:	f8df 9130 	ldr.w	r9, [pc, #304]	; 800e0f0 <HAL_TIMEx_MasterConfigSynchronization+0x1bc>
  __HAL_LOCK(htim);
 800dfc0:	2301      	movs	r3, #1
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dfc2:	f8df 813c 	ldr.w	r8, [pc, #316]	; 800e100 <HAL_TIMEx_MasterConfigSynchronization+0x1cc>
  htim->State = HAL_TIM_STATE_BUSY;
 800dfc6:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dfca:	eba2 0009 	sub.w	r0, r2, r9
 800dfce:	eba2 0108 	sub.w	r1, r2, r8
  tmpcr2 = htim->Instance->CR2;
 800dfd2:	6857      	ldr	r7, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dfd4:	fab0 f080 	clz	r0, r0
  __HAL_LOCK(htim);
 800dfd8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dfdc:	fab1 f181 	clz	r1, r1
  tmpsmcr = htim->Instance->SMCR;
 800dfe0:	6896      	ldr	r6, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dfe2:	0940      	lsrs	r0, r0, #5
 800dfe4:	0949      	lsrs	r1, r1, #5
 800dfe6:	ea50 0301 	orrs.w	r3, r0, r1
 800dfea:	d135      	bne.n	800e058 <HAL_TIMEx_MasterConfigSynchronization+0x124>
 800dfec:	4619      	mov	r1, r3
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dfee:	430b      	orrs	r3, r1
 800dff0:	4840      	ldr	r0, [pc, #256]	; (800e0f4 <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
 800dff2:	4941      	ldr	r1, [pc, #260]	; (800e0f8 <HAL_TIMEx_MasterConfigSynchronization+0x1c4>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800dff4:	f027 0770 	bic.w	r7, r7, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dff8:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800dffc:	bf08      	it	eq
 800dffe:	f043 0301 	orreq.w	r3, r3, #1
 800e002:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 800e0fc <HAL_TIMEx_MasterConfigSynchronization+0x1c8>
 800e006:	4282      	cmp	r2, r0
 800e008:	bf08      	it	eq
 800e00a:	f043 0301 	orreq.w	r3, r3, #1
 800e00e:	f500 309e 	add.w	r0, r0, #80896	; 0x13c00
 800e012:	428a      	cmp	r2, r1
 800e014:	bf08      	it	eq
 800e016:	f043 0301 	orreq.w	r3, r3, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e01a:	6829      	ldr	r1, [r5, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e01c:	4562      	cmp	r2, ip
 800e01e:	bf08      	it	eq
 800e020:	f043 0301 	orreq.w	r3, r3, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e024:	430f      	orrs	r7, r1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e026:	4282      	cmp	r2, r0
 800e028:	bf08      	it	eq
 800e02a:	f043 0301 	orreq.w	r3, r3, #1
  htim->Instance->CR2 = tmpcr2;
 800e02e:	6057      	str	r7, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e030:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e034:	d102      	bne.n	800e03c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800e036:	4b33      	ldr	r3, [pc, #204]	; (800e104 <HAL_TIMEx_MasterConfigSynchronization+0x1d0>)
 800e038:	429a      	cmp	r2, r3
 800e03a:	d104      	bne.n	800e046 <HAL_TIMEx_MasterConfigSynchronization+0x112>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e03c:	68ab      	ldr	r3, [r5, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e03e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e042:	431e      	orrs	r6, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e044:	6096      	str	r6, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800e046:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800e048:	2201      	movs	r2, #1

  return HAL_OK;
 800e04a:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800e04c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800e050:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800e054:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800e058:	f8d5 e004 	ldr.w	lr, [r5, #4]
 800e05c:	f42e 1340 	bic.w	r3, lr, #3145728	; 0x300000
 800e060:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e064:	bf18      	it	ne
 800e066:	2b00      	cmpne	r3, #0
 800e068:	bf14      	ite	ne
 800e06a:	f04f 0c01 	movne.w	ip, #1
 800e06e:	f04f 0c00 	moveq.w	ip, #0
 800e072:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e076:	bf0c      	ite	eq
 800e078:	f04f 0c00 	moveq.w	ip, #0
 800e07c:	f00c 0c01 	andne.w	ip, ip, #1
 800e080:	f1bc 0f00 	cmp.w	ip, #0
 800e084:	d002      	beq.n	800e08c <HAL_TIMEx_MasterConfigSynchronization+0x158>
 800e086:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800e08a:	d11d      	bne.n	800e0c8 <HAL_TIMEx_MasterConfigSynchronization+0x194>
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e08c:	f427 0770 	bic.w	r7, r7, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e090:	4603      	mov	r3, r0
 800e092:	ea47 070e 	orr.w	r7, r7, lr
 800e096:	e7aa      	b.n	800dfee <HAL_TIMEx_MasterConfigSynchronization+0xba>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800e098:	f44f 61cd 	mov.w	r1, #1640	; 0x668
 800e09c:	481a      	ldr	r0, [pc, #104]	; (800e108 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 800e09e:	f7f4 fec5 	bl	8002e2c <assert_failed>
  __HAL_LOCK(htim);
 800e0a2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800e0a6:	2b01      	cmp	r3, #1
 800e0a8:	d186      	bne.n	800dfb8 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800e0aa:	2002      	movs	r0, #2
}
 800e0ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800e0b0:	f240 6166 	movw	r1, #1638	; 0x666
 800e0b4:	4814      	ldr	r0, [pc, #80]	; (800e108 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 800e0b6:	f7f4 feb9 	bl	8002e2c <assert_failed>
 800e0ba:	e76d      	b.n	800df98 <HAL_TIMEx_MasterConfigSynchronization+0x64>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800e0bc:	f240 6167 	movw	r1, #1639	; 0x667
 800e0c0:	4811      	ldr	r0, [pc, #68]	; (800e108 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 800e0c2:	f7f4 feb3 	bl	8002e2c <assert_failed>
 800e0c6:	e76f      	b.n	800dfa8 <HAL_TIMEx_MasterConfigSynchronization+0x74>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800e0c8:	f240 617a 	movw	r1, #1658	; 0x67a
 800e0cc:	480e      	ldr	r0, [pc, #56]	; (800e108 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 800e0ce:	f7f4 fead 	bl	8002e2c <assert_failed>
 800e0d2:	6822      	ldr	r2, [r4, #0]
 800e0d4:	f8d5 e004 	ldr.w	lr, [r5, #4]
 800e0d8:	eba2 0309 	sub.w	r3, r2, r9
 800e0dc:	eba2 0c08 	sub.w	ip, r2, r8
 800e0e0:	4258      	negs	r0, r3
 800e0e2:	4158      	adcs	r0, r3
 800e0e4:	f1dc 0100 	rsbs	r1, ip, #0
 800e0e8:	eb41 010c 	adc.w	r1, r1, ip
 800e0ec:	e7ce      	b.n	800e08c <HAL_TIMEx_MasterConfigSynchronization+0x158>
 800e0ee:	bf00      	nop
 800e0f0:	40010000 	.word	0x40010000
 800e0f4:	40000400 	.word	0x40000400
 800e0f8:	40000800 	.word	0x40000800
 800e0fc:	40000c00 	.word	0x40000c00
 800e100:	40010400 	.word	0x40010400
 800e104:	40001800 	.word	0x40001800
 800e108:	08026988 	.word	0x08026988

0800e10c <HAL_TIMEx_CommutCallback>:
 800e10c:	4770      	bx	lr
 800e10e:	bf00      	nop

0800e110 <HAL_TIMEx_BreakCallback>:
 800e110:	4770      	bx	lr
 800e112:	bf00      	nop

0800e114 <HAL_TIMEx_Break2Callback>:
 800e114:	4770      	bx	lr
 800e116:	bf00      	nop

0800e118 <HAL_UART_DeInit>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e118:	2800      	cmp	r0, #0
 800e11a:	d043      	beq.n	800e1a4 <HAL_UART_DeInit+0x8c>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
 800e11c:	6802      	ldr	r2, [r0, #0]
 800e11e:	4926      	ldr	r1, [pc, #152]	; (800e1b8 <HAL_UART_DeInit+0xa0>)
{
 800e120:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_INSTANCE(huart->Instance));
 800e122:	4b26      	ldr	r3, [pc, #152]	; (800e1bc <HAL_UART_DeInit+0xa4>)
 800e124:	4604      	mov	r4, r0
 800e126:	4826      	ldr	r0, [pc, #152]	; (800e1c0 <HAL_UART_DeInit+0xa8>)
 800e128:	429a      	cmp	r2, r3
 800e12a:	bf18      	it	ne
 800e12c:	428a      	cmpne	r2, r1
 800e12e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e132:	4d24      	ldr	r5, [pc, #144]	; (800e1c4 <HAL_UART_DeInit+0xac>)
 800e134:	bf14      	ite	ne
 800e136:	2301      	movne	r3, #1
 800e138:	2300      	moveq	r3, #0
 800e13a:	4282      	cmp	r2, r0
 800e13c:	bf0c      	ite	eq
 800e13e:	2300      	moveq	r3, #0
 800e140:	f003 0301 	andne.w	r3, r3, #1
 800e144:	f500 404c 	add.w	r0, r0, #52224	; 0xcc00
 800e148:	428a      	cmp	r2, r1
 800e14a:	bf0c      	ite	eq
 800e14c:	2300      	moveq	r3, #0
 800e14e:	f003 0301 	andne.w	r3, r3, #1
 800e152:	f501 5130 	add.w	r1, r1, #11264	; 0x2c00
 800e156:	42aa      	cmp	r2, r5
 800e158:	bf0c      	ite	eq
 800e15a:	2300      	moveq	r3, #0
 800e15c:	f003 0301 	andne.w	r3, r3, #1
 800e160:	4282      	cmp	r2, r0
 800e162:	bf0c      	ite	eq
 800e164:	2300      	moveq	r3, #0
 800e166:	f003 0301 	andne.w	r3, r3, #1
 800e16a:	428a      	cmp	r2, r1
 800e16c:	bf0c      	ite	eq
 800e16e:	2300      	moveq	r3, #0
 800e170:	f003 0301 	andne.w	r3, r3, #1
 800e174:	b113      	cbz	r3, 800e17c <HAL_UART_DeInit+0x64>
 800e176:	4b14      	ldr	r3, [pc, #80]	; (800e1c8 <HAL_UART_DeInit+0xb0>)
 800e178:	429a      	cmp	r2, r3
 800e17a:	d115      	bne.n	800e1a8 <HAL_UART_DeInit+0x90>

  huart->gState = HAL_UART_STATE_BUSY;
 800e17c:	2324      	movs	r3, #36	; 0x24

  __HAL_UART_DISABLE(huart);

  huart->Instance->CR1 = 0x0U;
 800e17e:	2500      	movs	r5, #0
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800e180:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800e182:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800e184:	6813      	ldr	r3, [r2, #0]
 800e186:	f023 0301 	bic.w	r3, r3, #1
 800e18a:	6013      	str	r3, [r2, #0]
  huart->Instance->CR1 = 0x0U;
 800e18c:	6015      	str	r5, [r2, #0]
  huart->Instance->CR2 = 0x0U;
 800e18e:	6055      	str	r5, [r2, #4]
  huart->Instance->CR3 = 0x0U;
 800e190:	6095      	str	r5, [r2, #8]
  HAL_UART_MspDeInit(huart);
 800e192:	f7f6 fa81 	bl	8004698 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e196:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
  huart->RxState = HAL_UART_STATE_RESET;

  __HAL_UNLOCK(huart);
 800e198:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70

  return HAL_OK;
 800e19c:	4628      	mov	r0, r5
  huart->gState = HAL_UART_STATE_RESET;
 800e19e:	6765      	str	r5, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 800e1a0:	67a5      	str	r5, [r4, #120]	; 0x78
}
 800e1a2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800e1a4:	2001      	movs	r0, #1
}
 800e1a6:	4770      	bx	lr
  assert_param(IS_UART_INSTANCE(huart->Instance));
 800e1a8:	f240 2165 	movw	r1, #613	; 0x265
 800e1ac:	4807      	ldr	r0, [pc, #28]	; (800e1cc <HAL_UART_DeInit+0xb4>)
 800e1ae:	f7f4 fe3d 	bl	8002e2c <assert_failed>
 800e1b2:	6822      	ldr	r2, [r4, #0]
 800e1b4:	e7e2      	b.n	800e17c <HAL_UART_DeInit+0x64>
 800e1b6:	bf00      	nop
 800e1b8:	40004400 	.word	0x40004400
 800e1bc:	40011000 	.word	0x40011000
 800e1c0:	40004800 	.word	0x40004800
 800e1c4:	40005000 	.word	0x40005000
 800e1c8:	40007c00 	.word	0x40007c00
 800e1cc:	080269d8 	.word	0x080269d8

0800e1d0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e1d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e1d2:	6f46      	ldr	r6, [r0, #116]	; 0x74
 800e1d4:	2e20      	cmp	r6, #32
 800e1d6:	d13b      	bne.n	800e250 <HAL_UART_Transmit_DMA+0x80>
  {
    if ((pData == NULL) || (Size == 0U))
 800e1d8:	2900      	cmp	r1, #0
 800e1da:	d03b      	beq.n	800e254 <HAL_UART_Transmit_DMA+0x84>
 800e1dc:	fab2 f782 	clz	r7, r2
 800e1e0:	097f      	lsrs	r7, r7, #5
 800e1e2:	2f00      	cmp	r7, #0
 800e1e4:	d136      	bne.n	800e254 <HAL_UART_Transmit_DMA+0x84>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 800e1e6:	f890 4070 	ldrb.w	r4, [r0, #112]	; 0x70
 800e1ea:	2c01      	cmp	r4, #1
 800e1ec:	d030      	beq.n	800e250 <HAL_UART_Transmit_DMA+0x80>
 800e1ee:	4613      	mov	r3, r2
 800e1f0:	4605      	mov	r5, r0
    huart->pTxBuffPtr  = pData;
    huart->TxXferSize  = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e1f2:	2221      	movs	r2, #33	; 0x21
    __HAL_LOCK(huart);
 800e1f4:	2401      	movs	r4, #1

    if (huart->hdmatx != NULL)
 800e1f6:	f8d0 e068 	ldr.w	lr, [r0, #104]	; 0x68
    huart->TxXferCount = Size;
 800e1fa:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    huart->pTxBuffPtr  = pData;
 800e1fe:	64e9      	str	r1, [r5, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e200:	67c7      	str	r7, [r0, #124]	; 0x7c
    huart->TxXferSize  = Size;
 800e202:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e206:	6742      	str	r2, [r0, #116]	; 0x74
    __HAL_LOCK(huart);
 800e208:	f880 4070 	strb.w	r4, [r0, #112]	; 0x70
 800e20c:	6802      	ldr	r2, [r0, #0]
    if (huart->hdmatx != NULL)
 800e20e:	f1be 0f00 	cmp.w	lr, #0
 800e212:	d012      	beq.n	800e23a <HAL_UART_Transmit_DMA+0x6a>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e214:	f8df c054 	ldr.w	ip, [pc, #84]	; 800e26c <HAL_UART_Transmit_DMA+0x9c>

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800e218:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e21a:	4813      	ldr	r0, [pc, #76]	; (800e268 <HAL_UART_Transmit_DMA+0x98>)
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e21c:	f8ce c040 	str.w	ip, [lr, #64]	; 0x40
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e220:	f8df c04c 	ldr.w	ip, [pc, #76]	; 800e270 <HAL_UART_Transmit_DMA+0xa0>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e224:	f8ce 003c 	str.w	r0, [lr, #60]	; 0x3c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800e228:	4670      	mov	r0, lr
      huart->hdmatx->XferAbortCallback = NULL;
 800e22a:	f8ce 7050 	str.w	r7, [lr, #80]	; 0x50
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e22e:	f8ce c04c 	str.w	ip, [lr, #76]	; 0x4c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800e232:	f7f8 fb87 	bl	8006944 <HAL_DMA_Start_IT>
 800e236:	b978      	cbnz	r0, 800e258 <HAL_UART_Transmit_DMA+0x88>
 800e238:	682a      	ldr	r2, [r5, #0]

        return HAL_ERROR;
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800e23a:	2340      	movs	r3, #64	; 0x40

    __HAL_UNLOCK(huart);
 800e23c:	2100      	movs	r1, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800e23e:	6213      	str	r3, [r2, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);

    return HAL_OK;
 800e240:	4608      	mov	r0, r1
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e242:	6893      	ldr	r3, [r2, #8]
    __HAL_UNLOCK(huart);
 800e244:	f885 1070 	strb.w	r1, [r5, #112]	; 0x70
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e248:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e24c:	6093      	str	r3, [r2, #8]
  }
  else
  {
    return HAL_BUSY;
  }
}
 800e24e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800e250:	2002      	movs	r0, #2
}
 800e252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800e254:	2001      	movs	r0, #1
}
 800e256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e258:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 800e25a:	f885 7070 	strb.w	r7, [r5, #112]	; 0x70
        return HAL_ERROR;
 800e25e:	4620      	mov	r0, r4
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e260:	67eb      	str	r3, [r5, #124]	; 0x7c
        huart->gState = HAL_UART_STATE_READY;
 800e262:	676e      	str	r6, [r5, #116]	; 0x74
}
 800e264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e266:	bf00      	nop
 800e268:	0800e465 	.word	0x0800e465
 800e26c:	0800e495 	.word	0x0800e495
 800e270:	0800e4e9 	.word	0x0800e4e9

0800e274 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e278:	6f86      	ldr	r6, [r0, #120]	; 0x78
 800e27a:	2e20      	cmp	r6, #32
 800e27c:	d149      	bne.n	800e312 <HAL_UART_Receive_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800e27e:	2900      	cmp	r1, #0
 800e280:	d04a      	beq.n	800e318 <HAL_UART_Receive_DMA+0xa4>
 800e282:	fab2 f782 	clz	r7, r2
 800e286:	097f      	lsrs	r7, r7, #5
 800e288:	2f00      	cmp	r7, #0
 800e28a:	d145      	bne.n	800e318 <HAL_UART_Receive_DMA+0xa4>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 800e28c:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800e290:	2b01      	cmp	r3, #1
 800e292:	d03e      	beq.n	800e312 <HAL_UART_Receive_DMA+0x9e>
 800e294:	4613      	mov	r3, r2
 800e296:	2401      	movs	r4, #1

    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e298:	2222      	movs	r2, #34	; 0x22

    if (huart->hdmarx != NULL)
 800e29a:	f8d0 e06c 	ldr.w	lr, [r0, #108]	; 0x6c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e29e:	67c7      	str	r7, [r0, #124]	; 0x7c
 800e2a0:	4605      	mov	r5, r0
    huart->pRxBuffPtr = pData;
 800e2a2:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferSize = Size;
 800e2a4:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58
    __HAL_LOCK(huart);
 800e2a8:	f880 4070 	strb.w	r4, [r0, #112]	; 0x70
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e2ac:	6782      	str	r2, [r0, #120]	; 0x78
 800e2ae:	f8d0 c000 	ldr.w	ip, [r0]
    if (huart->hdmarx != NULL)
 800e2b2:	f1be 0f00 	cmp.w	lr, #0
 800e2b6:	d015      	beq.n	800e2e4 <HAL_UART_Receive_DMA+0x70>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e2b8:	481c      	ldr	r0, [pc, #112]	; (800e32c <HAL_UART_Receive_DMA+0xb8>)

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e2ba:	460a      	mov	r2, r1
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e2bc:	f8df 8070 	ldr.w	r8, [pc, #112]	; 800e330 <HAL_UART_Receive_DMA+0xbc>
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e2c0:	f10c 0124 	add.w	r1, ip, #36	; 0x24
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e2c4:	f8df c06c 	ldr.w	ip, [pc, #108]	; 800e334 <HAL_UART_Receive_DMA+0xc0>
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e2c8:	f8ce 003c 	str.w	r0, [lr, #60]	; 0x3c
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e2cc:	4670      	mov	r0, lr
      huart->hdmarx->XferAbortCallback = NULL;
 800e2ce:	f8ce 7050 	str.w	r7, [lr, #80]	; 0x50
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e2d2:	f8ce 8040 	str.w	r8, [lr, #64]	; 0x40
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e2d6:	f8ce c04c 	str.w	ip, [lr, #76]	; 0x4c
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e2da:	f7f8 fb33 	bl	8006944 <HAL_DMA_Start_IT>
 800e2de:	b9f0      	cbnz	r0, 800e31e <HAL_UART_Receive_DMA+0xaa>
 800e2e0:	f8d5 c000 	ldr.w	ip, [r5]
      }
    }
    __HAL_UNLOCK(huart);

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e2e4:	f8dc 3000 	ldr.w	r3, [ip]
    __HAL_UNLOCK(huart);
 800e2e8:	2000      	movs	r0, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e2ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    __HAL_UNLOCK(huart);
 800e2ee:	f885 0070 	strb.w	r0, [r5, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e2f2:	f8cc 3000 	str.w	r3, [ip]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e2f6:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800e2fa:	f043 0301 	orr.w	r3, r3, #1
 800e2fe:	f8cc 3008 	str.w	r3, [ip, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e302:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800e306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e30a:	f8cc 3008 	str.w	r3, [ip, #8]
  }
  else
  {
    return HAL_BUSY;
  }
}
 800e30e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800e312:	2002      	movs	r0, #2
}
 800e314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 800e318:	2001      	movs	r0, #1
}
 800e31a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e31e:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 800e320:	f885 7070 	strb.w	r7, [r5, #112]	; 0x70
        return HAL_ERROR;
 800e324:	4620      	mov	r0, r4
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e326:	67eb      	str	r3, [r5, #124]	; 0x7c
        huart->gState = HAL_UART_STATE_READY;
 800e328:	676e      	str	r6, [r5, #116]	; 0x74
        return HAL_ERROR;
 800e32a:	e7f3      	b.n	800e314 <HAL_UART_Receive_DMA+0xa0>
 800e32c:	0800e4a1 	.word	0x0800e4a1
 800e330:	0800e4dd 	.word	0x0800e4dd
 800e334:	0800e4e9 	.word	0x0800e4e9

0800e338 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800e338:	b538      	push	{r3, r4, r5, lr}

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e33a:	6803      	ldr	r3, [r0, #0]
{
 800e33c:	4604      	mov	r4, r0
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e33e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e340:	6f85      	ldr	r5, [r0, #120]	; 0x78
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e342:	689a      	ldr	r2, [r3, #8]
 800e344:	0610      	lsls	r0, r2, #24
 800e346:	d501      	bpl.n	800e34c <HAL_UART_DMAStop+0x14>
 800e348:	2921      	cmp	r1, #33	; 0x21
 800e34a:	d01e      	beq.n	800e38a <HAL_UART_DMAStop+0x52>

    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e34c:	689a      	ldr	r2, [r3, #8]
 800e34e:	0652      	lsls	r2, r2, #25
 800e350:	d501      	bpl.n	800e356 <HAL_UART_DMAStop+0x1e>
 800e352:	2d22      	cmp	r5, #34	; 0x22
 800e354:	d001      	beq.n	800e35a <HAL_UART_DMAStop+0x22>
    }

    UART_EndRxTransfer(huart);
  }

  return HAL_OK;
 800e356:	2000      	movs	r0, #0
}
 800e358:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e35a:	689a      	ldr	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 800e35c:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e35e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e362:	609a      	str	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 800e364:	b118      	cbz	r0, 800e36e <HAL_UART_DMAStop+0x36>
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800e366:	f7f8 fb47 	bl	80069f8 <HAL_DMA_Abort>
 800e36a:	b9f8      	cbnz	r0, 800e3ac <HAL_UART_DMAStop+0x74>
 800e36c:	6823      	ldr	r3, [r4, #0]
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e36e:	681a      	ldr	r2, [r3, #0]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e370:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_READY;
 800e372:	2520      	movs	r5, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e374:	f422 7290 	bic.w	r2, r2, #288	; 0x120
  return HAL_OK;
 800e378:	4608      	mov	r0, r1
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e37a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e37c:	689a      	ldr	r2, [r3, #8]
 800e37e:	f022 0201 	bic.w	r2, r2, #1
 800e382:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 800e384:	67a5      	str	r5, [r4, #120]	; 0x78
  huart->RxISR = NULL;
 800e386:	6621      	str	r1, [r4, #96]	; 0x60
}
 800e388:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e38a:	689a      	ldr	r2, [r3, #8]
    if (huart->hdmatx != NULL)
 800e38c:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e38e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e392:	609a      	str	r2, [r3, #8]
    if (huart->hdmatx != NULL)
 800e394:	b118      	cbz	r0, 800e39e <HAL_UART_DMAStop+0x66>
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800e396:	f7f8 fb2f 	bl	80069f8 <HAL_DMA_Abort>
 800e39a:	b980      	cbnz	r0, 800e3be <HAL_UART_DMAStop+0x86>
 800e39c:	6823      	ldr	r3, [r4, #0]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e39e:	681a      	ldr	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800e3a0:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e3a2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800e3a6:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800e3a8:	6761      	str	r1, [r4, #116]	; 0x74
 800e3aa:	e7cf      	b.n	800e34c <HAL_UART_DMAStop+0x14>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800e3ac:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800e3ae:	f7f8 fc55 	bl	8006c5c <HAL_DMA_GetError>
 800e3b2:	2820      	cmp	r0, #32
 800e3b4:	d1da      	bne.n	800e36c <HAL_UART_DMAStop+0x34>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e3b6:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 800e3b8:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e3ba:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 800e3bc:	bd38      	pop	{r3, r4, r5, pc}
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800e3be:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800e3c0:	f7f8 fc4c 	bl	8006c5c <HAL_DMA_GetError>
 800e3c4:	2820      	cmp	r0, #32
 800e3c6:	d1e9      	bne.n	800e39c <HAL_UART_DMAStop+0x64>
 800e3c8:	e7f5      	b.n	800e3b6 <HAL_UART_DMAStop+0x7e>
 800e3ca:	bf00      	nop

0800e3cc <HAL_UART_Abort>:
{
 800e3cc:	b538      	push	{r3, r4, r5, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800e3ce:	6803      	ldr	r3, [r0, #0]
{
 800e3d0:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800e3d2:	681a      	ldr	r2, [r3, #0]
 800e3d4:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 800e3d8:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e3da:	689a      	ldr	r2, [r3, #8]
 800e3dc:	f022 0201 	bic.w	r2, r2, #1
 800e3e0:	609a      	str	r2, [r3, #8]
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800e3e2:	689a      	ldr	r2, [r3, #8]
 800e3e4:	0611      	lsls	r1, r2, #24
 800e3e6:	d50c      	bpl.n	800e402 <HAL_UART_Abort+0x36>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e3e8:	689a      	ldr	r2, [r3, #8]
    if (huart->hdmatx != NULL)
 800e3ea:	6e81      	ldr	r1, [r0, #104]	; 0x68
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e3ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e3f0:	609a      	str	r2, [r3, #8]
    if (huart->hdmatx != NULL)
 800e3f2:	b131      	cbz	r1, 800e402 <HAL_UART_Abort+0x36>
      huart->hdmatx->XferAbortCallback = NULL;
 800e3f4:	2300      	movs	r3, #0
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800e3f6:	4608      	mov	r0, r1
      huart->hdmatx->XferAbortCallback = NULL;
 800e3f8:	650b      	str	r3, [r1, #80]	; 0x50
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800e3fa:	f7f8 fafd 	bl	80069f8 <HAL_DMA_Abort>
 800e3fe:	bb08      	cbnz	r0, 800e444 <HAL_UART_Abort+0x78>
 800e400:	6823      	ldr	r3, [r4, #0]
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e402:	689a      	ldr	r2, [r3, #8]
 800e404:	0652      	lsls	r2, r2, #25
 800e406:	d50c      	bpl.n	800e422 <HAL_UART_Abort+0x56>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e408:	689a      	ldr	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 800e40a:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e40c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e410:	609a      	str	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 800e412:	b131      	cbz	r1, 800e422 <HAL_UART_Abort+0x56>
      huart->hdmarx->XferAbortCallback = NULL;
 800e414:	2300      	movs	r3, #0
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800e416:	4608      	mov	r0, r1
      huart->hdmarx->XferAbortCallback = NULL;
 800e418:	650b      	str	r3, [r1, #80]	; 0x50
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800e41a:	f7f8 faed 	bl	80069f8 <HAL_DMA_Abort>
 800e41e:	b9d0      	cbnz	r0, 800e456 <HAL_UART_Abort+0x8a>
 800e420:	6823      	ldr	r3, [r4, #0]
  huart->TxXferCount = 0U;
 800e422:	2200      	movs	r2, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800e424:	210f      	movs	r1, #15
  huart->gState  = HAL_UART_STATE_READY;
 800e426:	2520      	movs	r5, #32
  huart->TxXferCount = 0U;
 800e428:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
  return HAL_OK;
 800e42c:	4610      	mov	r0, r2
  huart->RxXferCount = 0U;
 800e42e:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800e432:	6219      	str	r1, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e434:	6999      	ldr	r1, [r3, #24]
 800e436:	f041 0108 	orr.w	r1, r1, #8
 800e43a:	6199      	str	r1, [r3, #24]
  huart->gState  = HAL_UART_STATE_READY;
 800e43c:	6765      	str	r5, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800e43e:	67a5      	str	r5, [r4, #120]	; 0x78
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e440:	67e2      	str	r2, [r4, #124]	; 0x7c
}
 800e442:	bd38      	pop	{r3, r4, r5, pc}
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800e444:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800e446:	f7f8 fc09 	bl	8006c5c <HAL_DMA_GetError>
 800e44a:	2820      	cmp	r0, #32
 800e44c:	d1d8      	bne.n	800e400 <HAL_UART_Abort+0x34>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e44e:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 800e450:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e452:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 800e454:	bd38      	pop	{r3, r4, r5, pc}
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800e456:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800e458:	f7f8 fc00 	bl	8006c5c <HAL_DMA_GetError>
 800e45c:	2820      	cmp	r0, #32
 800e45e:	d1df      	bne.n	800e420 <HAL_UART_Abort+0x54>
 800e460:	e7f5      	b.n	800e44e <HAL_UART_Abort+0x82>
 800e462:	bf00      	nop

0800e464 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e464:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e466:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e468:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e46a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e46e:	d00c      	beq.n	800e48a <UART_DMATransmitCplt+0x26>
  {
    huart->TxXferCount = 0U;

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e470:	6803      	ldr	r3, [r0, #0]
    huart->TxXferCount = 0U;
 800e472:	2200      	movs	r2, #0
 800e474:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e478:	689a      	ldr	r2, [r3, #8]
 800e47a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e47e:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e480:	681a      	ldr	r2, [r3, #0]
 800e482:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e486:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e488:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800e48a:	f7f2 fde7 	bl	800105c <HAL_UART_TxCpltCallback>
}
 800e48e:	bd08      	pop	{r3, pc}

0800e490 <HAL_UART_TxHalfCpltCallback>:
 800e490:	4770      	bx	lr
 800e492:	bf00      	nop

0800e494 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e494:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e496:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e498:	f7ff fffa 	bl	800e490 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e49c:	bd08      	pop	{r3, pc}
 800e49e:	bf00      	nop

0800e4a0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e4a0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e4a2:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e4a4:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e4a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e4aa:	d011      	beq.n	800e4d0 <UART_DMAReceiveCplt+0x30>
  {
    huart->RxXferCount = 0U;

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e4ac:	6803      	ldr	r3, [r0, #0]
    huart->RxXferCount = 0U;
 800e4ae:	2200      	movs	r2, #0
    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e4b0:	2120      	movs	r1, #32
    huart->RxXferCount = 0U;
 800e4b2:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e4b6:	681a      	ldr	r2, [r3, #0]
 800e4b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e4bc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e4be:	689a      	ldr	r2, [r3, #8]
 800e4c0:	f022 0201 	bic.w	r2, r2, #1
 800e4c4:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e4c6:	689a      	ldr	r2, [r3, #8]
 800e4c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e4cc:	609a      	str	r2, [r3, #8]
    huart->RxState = HAL_UART_STATE_READY;
 800e4ce:	6781      	str	r1, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800e4d0:	f7f4 fe10 	bl	80030f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e4d4:	bd08      	pop	{r3, pc}
 800e4d6:	bf00      	nop

0800e4d8 <HAL_UART_RxHalfCpltCallback>:
 800e4d8:	4770      	bx	lr
 800e4da:	bf00      	nop

0800e4dc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e4dc:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800e4de:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e4e0:	f7ff fffa 	bl	800e4d8 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e4e4:	bd08      	pop	{r3, pc}
 800e4e6:	bf00      	nop

0800e4e8 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e4e8:	6b83      	ldr	r3, [r0, #56]	; 0x38

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e4ea:	681a      	ldr	r2, [r3, #0]
{
 800e4ec:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e4ee:	6f5c      	ldr	r4, [r3, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e4f0:	6f98      	ldr	r0, [r3, #120]	; 0x78
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e4f2:	6891      	ldr	r1, [r2, #8]
 800e4f4:	0609      	lsls	r1, r1, #24
 800e4f6:	d501      	bpl.n	800e4fc <UART_DMAError+0x14>
 800e4f8:	2c21      	cmp	r4, #33	; 0x21
 800e4fa:	d01b      	beq.n	800e534 <UART_DMAError+0x4c>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e4fc:	6891      	ldr	r1, [r2, #8]
 800e4fe:	0649      	lsls	r1, r1, #25
 800e500:	d501      	bpl.n	800e506 <UART_DMAError+0x1e>
 800e502:	2822      	cmp	r0, #34	; 0x22
 800e504:	d007      	beq.n	800e516 <UART_DMAError+0x2e>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e506:	6fda      	ldr	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e508:	4618      	mov	r0, r3
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e50a:	f042 0210 	orr.w	r2, r2, #16
 800e50e:	67da      	str	r2, [r3, #124]	; 0x7c
  HAL_UART_ErrorCallback(huart);
 800e510:	f7f4 fe36 	bl	8003180 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e514:	bd10      	pop	{r4, pc}
    huart->RxXferCount = 0U;
 800e516:	2000      	movs	r0, #0
  huart->RxState = HAL_UART_STATE_READY;
 800e518:	2420      	movs	r4, #32
    huart->RxXferCount = 0U;
 800e51a:	f8a3 005a 	strh.w	r0, [r3, #90]	; 0x5a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e51e:	6811      	ldr	r1, [r2, #0]
 800e520:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 800e524:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e526:	6891      	ldr	r1, [r2, #8]
 800e528:	f021 0101 	bic.w	r1, r1, #1
 800e52c:	6091      	str	r1, [r2, #8]
  huart->RxISR = NULL;
 800e52e:	6618      	str	r0, [r3, #96]	; 0x60
  huart->RxState = HAL_UART_STATE_READY;
 800e530:	679c      	str	r4, [r3, #120]	; 0x78
 800e532:	e7e8      	b.n	800e506 <UART_DMAError+0x1e>
    huart->TxXferCount = 0U;
 800e534:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 800e536:	2420      	movs	r4, #32
    huart->TxXferCount = 0U;
 800e538:	f8a3 1052 	strh.w	r1, [r3, #82]	; 0x52
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e53c:	6811      	ldr	r1, [r2, #0]
 800e53e:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 800e542:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 800e544:	675c      	str	r4, [r3, #116]	; 0x74
 800e546:	e7d9      	b.n	800e4fc <UART_DMAError+0x14>

0800e548 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e548:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 800e54a:	2200      	movs	r2, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e54c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800e54e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e552:	4618      	mov	r0, r3
  huart->TxXferCount = 0U;
 800e554:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 800e558:	f7f4 fe12 	bl	8003180 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e55c:	bd08      	pop	{r3, pc}
 800e55e:	bf00      	nop

0800e560 <HAL_UARTEx_WakeupCallback>:
}
 800e560:	4770      	bx	lr
 800e562:	bf00      	nop

0800e564 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e564:	6803      	ldr	r3, [r0, #0]
{
 800e566:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e568:	69da      	ldr	r2, [r3, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e56a:	f640 060f 	movw	r6, #2063	; 0x80f
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e56e:	6819      	ldr	r1, [r3, #0]
{
 800e570:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800e572:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e574:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 800e576:	d052      	beq.n	800e61e <HAL_UART_IRQHandler+0xba>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800e578:	f015 0001 	ands.w	r0, r5, #1
 800e57c:	d058      	beq.n	800e630 <HAL_UART_IRQHandler+0xcc>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e57e:	07d5      	lsls	r5, r2, #31
 800e580:	d507      	bpl.n	800e592 <HAL_UART_IRQHandler+0x2e>
 800e582:	05ce      	lsls	r6, r1, #23
 800e584:	d505      	bpl.n	800e592 <HAL_UART_IRQHandler+0x2e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e586:	2501      	movs	r5, #1
 800e588:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e58a:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800e58c:	f045 0501 	orr.w	r5, r5, #1
 800e590:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e592:	0795      	lsls	r5, r2, #30
 800e594:	d474      	bmi.n	800e680 <HAL_UART_IRQHandler+0x11c>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e596:	0755      	lsls	r5, r2, #29
 800e598:	d501      	bpl.n	800e59e <HAL_UART_IRQHandler+0x3a>
 800e59a:	2800      	cmp	r0, #0
 800e59c:	d17a      	bne.n	800e694 <HAL_UART_IRQHandler+0x130>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e59e:	0716      	lsls	r6, r2, #28
 800e5a0:	d503      	bpl.n	800e5aa <HAL_UART_IRQHandler+0x46>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800e5a2:	068d      	lsls	r5, r1, #26
 800e5a4:	d47d      	bmi.n	800e6a2 <HAL_UART_IRQHandler+0x13e>
 800e5a6:	2800      	cmp	r0, #0
 800e5a8:	d17b      	bne.n	800e6a2 <HAL_UART_IRQHandler+0x13e>
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e5aa:	0510      	lsls	r0, r2, #20
 800e5ac:	d508      	bpl.n	800e5c0 <HAL_UART_IRQHandler+0x5c>
 800e5ae:	014e      	lsls	r6, r1, #5
 800e5b0:	d506      	bpl.n	800e5c0 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e5b2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800e5b6:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e5b8:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800e5ba:	f040 0020 	orr.w	r0, r0, #32
 800e5be:	67e0      	str	r0, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e5c0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800e5c2:	2800      	cmp	r0, #0
 800e5c4:	d04b      	beq.n	800e65e <HAL_UART_IRQHandler+0xfa>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800e5c6:	0695      	lsls	r5, r2, #26
 800e5c8:	d501      	bpl.n	800e5ce <HAL_UART_IRQHandler+0x6a>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800e5ca:	0688      	lsls	r0, r1, #26
 800e5cc:	d474      	bmi.n	800e6b8 <HAL_UART_IRQHandler+0x154>
      errorcode = huart->ErrorCode;
 800e5ce:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e5d0:	6899      	ldr	r1, [r3, #8]
 800e5d2:	0649      	lsls	r1, r1, #25
 800e5d4:	d402      	bmi.n	800e5dc <HAL_UART_IRQHandler+0x78>
 800e5d6:	f015 0528 	ands.w	r5, r5, #40	; 0x28
 800e5da:	d074      	beq.n	800e6c6 <HAL_UART_IRQHandler+0x162>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e5dc:	681a      	ldr	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800e5de:	2020      	movs	r0, #32
  huart->RxISR = NULL;
 800e5e0:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e5e2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e5e6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e5e8:	689a      	ldr	r2, [r3, #8]
 800e5ea:	f022 0201 	bic.w	r2, r2, #1
 800e5ee:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 800e5f0:	67a0      	str	r0, [r4, #120]	; 0x78
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e5f2:	689a      	ldr	r2, [r3, #8]
  huart->RxISR = NULL;
 800e5f4:	6621      	str	r1, [r4, #96]	; 0x60
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e5f6:	0652      	lsls	r2, r2, #25
 800e5f8:	d55a      	bpl.n	800e6b0 <HAL_UART_IRQHandler+0x14c>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e5fa:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800e5fc:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e5fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e602:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800e604:	2900      	cmp	r1, #0
 800e606:	d053      	beq.n	800e6b0 <HAL_UART_IRQHandler+0x14c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e608:	4b31      	ldr	r3, [pc, #196]	; (800e6d0 <HAL_UART_IRQHandler+0x16c>)
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e60a:	4608      	mov	r0, r1
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e60c:	650b      	str	r3, [r1, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e60e:	f7f8 fa3b 	bl	8006a88 <HAL_DMA_Abort_IT>
 800e612:	b320      	cbz	r0, 800e65e <HAL_UART_IRQHandler+0xfa>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e614:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
}
 800e616:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e61a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800e61c:	4718      	bx	r3
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800e61e:	0696      	lsls	r6, r2, #26
 800e620:	d509      	bpl.n	800e636 <HAL_UART_IRQHandler+0xd2>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800e622:	068e      	lsls	r6, r1, #26
 800e624:	d507      	bpl.n	800e636 <HAL_UART_IRQHandler+0xd2>
      if (huart->RxISR != NULL)
 800e626:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800e628:	b1cb      	cbz	r3, 800e65e <HAL_UART_IRQHandler+0xfa>
}
 800e62a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800e62e:	4718      	bx	r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800e630:	f411 7f90 	tst.w	r1, #288	; 0x120
 800e634:	d1a3      	bne.n	800e57e <HAL_UART_IRQHandler+0x1a>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e636:	02d6      	lsls	r6, r2, #11
 800e638:	d409      	bmi.n	800e64e <HAL_UART_IRQHandler+0xea>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800e63a:	0616      	lsls	r6, r2, #24
 800e63c:	d510      	bpl.n	800e660 <HAL_UART_IRQHandler+0xfc>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800e63e:	060d      	lsls	r5, r1, #24
 800e640:	d50e      	bpl.n	800e660 <HAL_UART_IRQHandler+0xfc>
    if (huart->TxISR != NULL)
 800e642:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e644:	b15b      	cbz	r3, 800e65e <HAL_UART_IRQHandler+0xfa>
      huart->TxISR(huart);
 800e646:	4620      	mov	r0, r4
}
 800e648:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800e64c:	4718      	bx	r3
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e64e:	0268      	lsls	r0, r5, #9
 800e650:	d5f3      	bpl.n	800e63a <HAL_UART_IRQHandler+0xd6>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e652:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800e656:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e658:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800e65a:	f7ff ff81 	bl	800e560 <HAL_UARTEx_WakeupCallback>
}
 800e65e:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e660:	0650      	lsls	r0, r2, #25
 800e662:	d5fc      	bpl.n	800e65e <HAL_UART_IRQHandler+0xfa>
 800e664:	064a      	lsls	r2, r1, #25
 800e666:	d5fa      	bpl.n	800e65e <HAL_UART_IRQHandler+0xfa>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e668:	681a      	ldr	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e66a:	2520      	movs	r5, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e66c:	2100      	movs	r1, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e66e:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e670:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e674:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800e676:	6765      	str	r5, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 800e678:	6661      	str	r1, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 800e67a:	f7f2 fcef 	bl	800105c <HAL_UART_TxCpltCallback>
}
 800e67e:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e680:	2800      	cmp	r0, #0
 800e682:	d08c      	beq.n	800e59e <HAL_UART_IRQHandler+0x3a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e684:	2502      	movs	r5, #2
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e686:	0756      	lsls	r6, r2, #29
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e688:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e68a:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800e68c:	f045 0504 	orr.w	r5, r5, #4
 800e690:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e692:	d584      	bpl.n	800e59e <HAL_UART_IRQHandler+0x3a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e694:	2504      	movs	r5, #4
 800e696:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e698:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800e69a:	f045 0502 	orr.w	r5, r5, #2
 800e69e:	67e5      	str	r5, [r4, #124]	; 0x7c
 800e6a0:	e77d      	b.n	800e59e <HAL_UART_IRQHandler+0x3a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e6a2:	2008      	movs	r0, #8
 800e6a4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e6a6:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800e6a8:	f040 0008 	orr.w	r0, r0, #8
 800e6ac:	67e0      	str	r0, [r4, #124]	; 0x7c
 800e6ae:	e77c      	b.n	800e5aa <HAL_UART_IRQHandler+0x46>
            HAL_UART_ErrorCallback(huart);
 800e6b0:	4620      	mov	r0, r4
 800e6b2:	f7f4 fd65 	bl	8003180 <HAL_UART_ErrorCallback>
}
 800e6b6:	bd70      	pop	{r4, r5, r6, pc}
        if (huart->RxISR != NULL)
 800e6b8:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800e6ba:	2a00      	cmp	r2, #0
 800e6bc:	d087      	beq.n	800e5ce <HAL_UART_IRQHandler+0x6a>
          huart->RxISR(huart);
 800e6be:	4620      	mov	r0, r4
 800e6c0:	4790      	blx	r2
 800e6c2:	6823      	ldr	r3, [r4, #0]
 800e6c4:	e783      	b.n	800e5ce <HAL_UART_IRQHandler+0x6a>
        HAL_UART_ErrorCallback(huart);
 800e6c6:	4620      	mov	r0, r4
 800e6c8:	f7f4 fd5a 	bl	8003180 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e6cc:	67e5      	str	r5, [r4, #124]	; 0x7c
}
 800e6ce:	bd70      	pop	{r4, r5, r6, pc}
 800e6d0:	0800e549 	.word	0x0800e549

0800e6d4 <UART_SetConfig>:
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800e6d4:	4bba      	ldr	r3, [pc, #744]	; (800e9c0 <UART_SetConfig+0x2ec>)
 800e6d6:	6842      	ldr	r2, [r0, #4]
 800e6d8:	429a      	cmp	r2, r3
{
 800e6da:	b570      	push	{r4, r5, r6, lr}
 800e6dc:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800e6de:	f200 80bf 	bhi.w	800e860 <UART_SetConfig+0x18c>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800e6e2:	68a3      	ldr	r3, [r4, #8]
 800e6e4:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 800e6e8:	d002      	beq.n	800e6f0 <UART_SetConfig+0x1c>
 800e6ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e6ee:	d17c      	bne.n	800e7ea <UART_SetConfig+0x116>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800e6f0:	68e3      	ldr	r3, [r4, #12]
 800e6f2:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800e6f6:	f040 8082 	bne.w	800e7fe <UART_SetConfig+0x12a>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800e6fa:	6a23      	ldr	r3, [r4, #32]
 800e6fc:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800e700:	f040 8087 	bne.w	800e812 <UART_SetConfig+0x13e>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800e704:	6923      	ldr	r3, [r4, #16]
 800e706:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800e70a:	d002      	beq.n	800e712 <UART_SetConfig+0x3e>
 800e70c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800e710:	d165      	bne.n	800e7de <UART_SetConfig+0x10a>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800e712:	6963      	ldr	r3, [r4, #20]
 800e714:	f033 020c 	bics.w	r2, r3, #12
 800e718:	d148      	bne.n	800e7ac <UART_SetConfig+0xd8>
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d046      	beq.n	800e7ac <UART_SetConfig+0xd8>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800e71e:	69a3      	ldr	r3, [r4, #24]
 800e720:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800e724:	d14b      	bne.n	800e7be <UART_SetConfig+0xea>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800e726:	69e0      	ldr	r0, [r4, #28]
 800e728:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 800e72c:	d150      	bne.n	800e7d0 <UART_SetConfig+0xfc>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e72e:	6823      	ldr	r3, [r4, #0]
 800e730:	6921      	ldr	r1, [r4, #16]
 800e732:	68a2      	ldr	r2, [r4, #8]
 800e734:	681e      	ldr	r6, [r3, #0]
 800e736:	430a      	orrs	r2, r1
 800e738:	4da2      	ldr	r5, [pc, #648]	; (800e9c4 <UART_SetConfig+0x2f0>)
 800e73a:	6961      	ldr	r1, [r4, #20]
 800e73c:	4035      	ands	r5, r6
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e73e:	68e6      	ldr	r6, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e740:	430a      	orrs	r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e742:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e744:	432a      	orrs	r2, r5
  tmpreg |= huart->Init.OneBitSampling;
 800e746:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e748:	4302      	orrs	r2, r0
  tmpreg |= huart->Init.OneBitSampling;
 800e74a:	4329      	orrs	r1, r5
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e74c:	4d9e      	ldr	r5, [pc, #632]	; (800e9c8 <UART_SetConfig+0x2f4>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e74e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e750:	685a      	ldr	r2, [r3, #4]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e752:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e754:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800e758:	ea42 0206 	orr.w	r2, r2, r6
 800e75c:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e75e:	689a      	ldr	r2, [r3, #8]
 800e760:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 800e764:	ea41 0102 	orr.w	r1, r1, r2
 800e768:	6099      	str	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e76a:	d07f      	beq.n	800e86c <UART_SetConfig+0x198>
 800e76c:	4a97      	ldr	r2, [pc, #604]	; (800e9cc <UART_SetConfig+0x2f8>)
 800e76e:	4293      	cmp	r3, r2
 800e770:	d055      	beq.n	800e81e <UART_SetConfig+0x14a>
 800e772:	4a97      	ldr	r2, [pc, #604]	; (800e9d0 <UART_SetConfig+0x2fc>)
 800e774:	4293      	cmp	r3, r2
 800e776:	f000 80f1 	beq.w	800e95c <UART_SetConfig+0x288>
 800e77a:	4a96      	ldr	r2, [pc, #600]	; (800e9d4 <UART_SetConfig+0x300>)
 800e77c:	4293      	cmp	r3, r2
 800e77e:	f000 813b 	beq.w	800e9f8 <UART_SetConfig+0x324>
 800e782:	4a95      	ldr	r2, [pc, #596]	; (800e9d8 <UART_SetConfig+0x304>)
 800e784:	4293      	cmp	r3, r2
 800e786:	f000 8091 	beq.w	800e8ac <UART_SetConfig+0x1d8>
 800e78a:	4a94      	ldr	r2, [pc, #592]	; (800e9dc <UART_SetConfig+0x308>)
 800e78c:	4293      	cmp	r3, r2
 800e78e:	f000 80fd 	beq.w	800e98c <UART_SetConfig+0x2b8>
 800e792:	4a93      	ldr	r2, [pc, #588]	; (800e9e0 <UART_SetConfig+0x30c>)
 800e794:	4293      	cmp	r3, r2
 800e796:	f000 8160 	beq.w	800ea5a <UART_SetConfig+0x386>
 800e79a:	4a92      	ldr	r2, [pc, #584]	; (800e9e4 <UART_SetConfig+0x310>)
 800e79c:	4293      	cmp	r3, r2
 800e79e:	f000 816e 	beq.w	800ea7e <UART_SetConfig+0x3aa>
  huart->RxISR = NULL;
 800e7a2:	2300      	movs	r3, #0
      ret = HAL_ERROR;
 800e7a4:	2001      	movs	r0, #1
  huart->TxISR = NULL;
 800e7a6:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
}
 800e7aa:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800e7ac:	f640 21c4 	movw	r1, #2756	; 0xac4
 800e7b0:	488d      	ldr	r0, [pc, #564]	; (800e9e8 <UART_SetConfig+0x314>)
 800e7b2:	f7f4 fb3b 	bl	8002e2c <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800e7b6:	69a3      	ldr	r3, [r4, #24]
 800e7b8:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800e7bc:	d0b3      	beq.n	800e726 <UART_SetConfig+0x52>
 800e7be:	488a      	ldr	r0, [pc, #552]	; (800e9e8 <UART_SetConfig+0x314>)
 800e7c0:	f640 21c5 	movw	r1, #2757	; 0xac5
 800e7c4:	f7f4 fb32 	bl	8002e2c <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800e7c8:	69e0      	ldr	r0, [r4, #28]
 800e7ca:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 800e7ce:	d0ae      	beq.n	800e72e <UART_SetConfig+0x5a>
 800e7d0:	4885      	ldr	r0, [pc, #532]	; (800e9e8 <UART_SetConfig+0x314>)
 800e7d2:	f640 21c6 	movw	r1, #2758	; 0xac6
 800e7d6:	f7f4 fb29 	bl	8002e2c <assert_failed>
 800e7da:	69e0      	ldr	r0, [r4, #28]
 800e7dc:	e7a7      	b.n	800e72e <UART_SetConfig+0x5a>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800e7de:	f640 21c3 	movw	r1, #2755	; 0xac3
 800e7e2:	4881      	ldr	r0, [pc, #516]	; (800e9e8 <UART_SetConfig+0x314>)
 800e7e4:	f7f4 fb22 	bl	8002e2c <assert_failed>
 800e7e8:	e793      	b.n	800e712 <UART_SetConfig+0x3e>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800e7ea:	f640 21bf 	movw	r1, #2751	; 0xabf
 800e7ee:	487e      	ldr	r0, [pc, #504]	; (800e9e8 <UART_SetConfig+0x314>)
 800e7f0:	f7f4 fb1c 	bl	8002e2c <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800e7f4:	68e3      	ldr	r3, [r4, #12]
 800e7f6:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800e7fa:	f43f af7e 	beq.w	800e6fa <UART_SetConfig+0x26>
 800e7fe:	f44f 612c 	mov.w	r1, #2752	; 0xac0
 800e802:	4879      	ldr	r0, [pc, #484]	; (800e9e8 <UART_SetConfig+0x314>)
 800e804:	f7f4 fb12 	bl	8002e2c <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800e808:	6a23      	ldr	r3, [r4, #32]
 800e80a:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800e80e:	f43f af79 	beq.w	800e704 <UART_SetConfig+0x30>
 800e812:	f640 21c1 	movw	r1, #2753	; 0xac1
 800e816:	4874      	ldr	r0, [pc, #464]	; (800e9e8 <UART_SetConfig+0x314>)
 800e818:	f7f4 fb08 	bl	8002e2c <assert_failed>
 800e81c:	e772      	b.n	800e704 <UART_SetConfig+0x30>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e81e:	4b73      	ldr	r3, [pc, #460]	; (800e9ec <UART_SetConfig+0x318>)
 800e820:	4a73      	ldr	r2, [pc, #460]	; (800e9f0 <UART_SetConfig+0x31c>)
 800e822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e826:	f003 030c 	and.w	r3, r3, #12
 800e82a:	5cd3      	ldrb	r3, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e82c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e830:	d024      	beq.n	800e87c <UART_SetConfig+0x1a8>
    switch (clocksource)
 800e832:	2b08      	cmp	r3, #8
 800e834:	d8b5      	bhi.n	800e7a2 <UART_SetConfig+0xce>
 800e836:	a201      	add	r2, pc, #4	; (adr r2, 800e83c <UART_SetConfig+0x168>)
 800e838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e83c:	0800e94b 	.word	0x0800e94b
 800e840:	0800e8db 	.word	0x0800e8db
 800e844:	0800ea33 	.word	0x0800ea33
 800e848:	0800e7a3 	.word	0x0800e7a3
 800e84c:	0800e9a3 	.word	0x0800e9a3
 800e850:	0800e7a3 	.word	0x0800e7a3
 800e854:	0800e7a3 	.word	0x0800e7a3
 800e858:	0800e7a3 	.word	0x0800e7a3
 800e85c:	0800e97d 	.word	0x0800e97d
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800e860:	f640 21be 	movw	r1, #2750	; 0xabe
 800e864:	4860      	ldr	r0, [pc, #384]	; (800e9e8 <UART_SetConfig+0x314>)
 800e866:	f7f4 fae1 	bl	8002e2c <assert_failed>
 800e86a:	e73a      	b.n	800e6e2 <UART_SetConfig+0xe>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e86c:	4b5f      	ldr	r3, [pc, #380]	; (800e9ec <UART_SetConfig+0x318>)
 800e86e:	4a61      	ldr	r2, [pc, #388]	; (800e9f4 <UART_SetConfig+0x320>)
 800e870:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e874:	f003 0303 	and.w	r3, r3, #3
 800e878:	5cd3      	ldrb	r3, [r2, r3]
 800e87a:	e7d7      	b.n	800e82c <UART_SetConfig+0x158>
    switch (clocksource)
 800e87c:	2b08      	cmp	r3, #8
 800e87e:	d890      	bhi.n	800e7a2 <UART_SetConfig+0xce>
 800e880:	a201      	add	r2, pc, #4	; (adr r2, 800e888 <UART_SetConfig+0x1b4>)
 800e882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e886:	bf00      	nop
 800e888:	0800e9b5 	.word	0x0800e9b5
 800e88c:	0800e907 	.word	0x0800e907
 800e890:	0800ea13 	.word	0x0800ea13
 800e894:	0800e7a3 	.word	0x0800e7a3
 800e898:	0800e9bb 	.word	0x0800e9bb
 800e89c:	0800e7a3 	.word	0x0800e7a3
 800e8a0:	0800e7a3 	.word	0x0800e7a3
 800e8a4:	0800e7a3 	.word	0x0800e7a3
 800e8a8:	0800ea23 	.word	0x0800ea23
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e8ac:	4b4f      	ldr	r3, [pc, #316]	; (800e9ec <UART_SetConfig+0x318>)
 800e8ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e8b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e8b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e8ba:	d06f      	beq.n	800e99c <UART_SetConfig+0x2c8>
 800e8bc:	d93f      	bls.n	800e93e <UART_SetConfig+0x26a>
 800e8be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e8c2:	f000 80a3 	beq.w	800ea0c <UART_SetConfig+0x338>
 800e8c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e8ca:	d054      	beq.n	800e976 <UART_SetConfig+0x2a2>
 800e8cc:	e769      	b.n	800e7a2 <UART_SetConfig+0xce>
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	f47f af67 	bne.w	800e7a2 <UART_SetConfig+0xce>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e8d4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e8d8:	d015      	beq.n	800e906 <UART_SetConfig+0x232>
        pclk = HAL_RCC_GetPCLK2Freq();
 800e8da:	f7fb ff0f 	bl	800a6fc <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e8de:	6862      	ldr	r2, [r4, #4]
 800e8e0:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800e8e4:	fbb3 f3f2 	udiv	r3, r3, r2
 800e8e8:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e8ea:	f1a3 0110 	sub.w	r1, r3, #16
 800e8ee:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800e8f2:	4291      	cmp	r1, r2
 800e8f4:	f63f af55 	bhi.w	800e7a2 <UART_SetConfig+0xce>
      huart->Instance->BRR = usartdiv;
 800e8f8:	6822      	ldr	r2, [r4, #0]
 800e8fa:	2000      	movs	r0, #0
 800e8fc:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 800e8fe:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800e900:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
}
 800e904:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 800e906:	f7fb fef9 	bl	800a6fc <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e90a:	6862      	ldr	r2, [r4, #4]
 800e90c:	0853      	lsrs	r3, r2, #1
 800e90e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800e912:	fbb3 f3f2 	udiv	r3, r3, r2
 800e916:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e918:	f1a3 0110 	sub.w	r1, r3, #16
 800e91c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800e920:	4291      	cmp	r1, r2
 800e922:	f63f af3e 	bhi.w	800e7a2 <UART_SetConfig+0xce>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e926:	f023 020f 	bic.w	r2, r3, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e92a:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 800e92e:	6821      	ldr	r1, [r4, #0]
 800e930:	2000      	movs	r0, #0
 800e932:	4313      	orrs	r3, r2
 800e934:	60cb      	str	r3, [r1, #12]
  huart->RxISR = NULL;
 800e936:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800e938:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
}
 800e93c:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e93e:	2b00      	cmp	r3, #0
 800e940:	f47f af2f 	bne.w	800e7a2 <UART_SetConfig+0xce>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e944:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e948:	d034      	beq.n	800e9b4 <UART_SetConfig+0x2e0>
        pclk = HAL_RCC_GetPCLK1Freq();
 800e94a:	f7fb fec7 	bl	800a6dc <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e94e:	6862      	ldr	r2, [r4, #4]
 800e950:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800e954:	fbb3 f3f2 	udiv	r3, r3, r2
 800e958:	b29b      	uxth	r3, r3
        break;
 800e95a:	e7c6      	b.n	800e8ea <UART_SetConfig+0x216>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e95c:	4b23      	ldr	r3, [pc, #140]	; (800e9ec <UART_SetConfig+0x318>)
 800e95e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e962:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e966:	2b10      	cmp	r3, #16
 800e968:	d018      	beq.n	800e99c <UART_SetConfig+0x2c8>
 800e96a:	d9e8      	bls.n	800e93e <UART_SetConfig+0x26a>
 800e96c:	2b20      	cmp	r3, #32
 800e96e:	d04d      	beq.n	800ea0c <UART_SetConfig+0x338>
 800e970:	2b30      	cmp	r3, #48	; 0x30
 800e972:	f47f af16 	bne.w	800e7a2 <UART_SetConfig+0xce>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e976:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e97a:	d052      	beq.n	800ea22 <UART_SetConfig+0x34e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800e97c:	6862      	ldr	r2, [r4, #4]
 800e97e:	0853      	lsrs	r3, r2, #1
 800e980:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800e984:	fbb3 f3f2 	udiv	r3, r3, r2
 800e988:	b29b      	uxth	r3, r3
        break;
 800e98a:	e7ae      	b.n	800e8ea <UART_SetConfig+0x216>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e98c:	4b17      	ldr	r3, [pc, #92]	; (800e9ec <UART_SetConfig+0x318>)
 800e98e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e992:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e996:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e99a:	d152      	bne.n	800ea42 <UART_SetConfig+0x36e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e99c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e9a0:	d00b      	beq.n	800e9ba <UART_SetConfig+0x2e6>
        pclk = HAL_RCC_GetSysClockFreq();
 800e9a2:	f7fb fd41 	bl	800a428 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e9a6:	6862      	ldr	r2, [r4, #4]
 800e9a8:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800e9ac:	fbb3 f3f2 	udiv	r3, r3, r2
 800e9b0:	b29b      	uxth	r3, r3
        break;
 800e9b2:	e79a      	b.n	800e8ea <UART_SetConfig+0x216>
        pclk = HAL_RCC_GetPCLK1Freq();
 800e9b4:	f7fb fe92 	bl	800a6dc <HAL_RCC_GetPCLK1Freq>
 800e9b8:	e7a7      	b.n	800e90a <UART_SetConfig+0x236>
        pclk = HAL_RCC_GetSysClockFreq();
 800e9ba:	f7fb fd35 	bl	800a428 <HAL_RCC_GetSysClockFreq>
 800e9be:	e7a4      	b.n	800e90a <UART_SetConfig+0x236>
 800e9c0:	019bfcc0 	.word	0x019bfcc0
 800e9c4:	efff69f3 	.word	0xefff69f3
 800e9c8:	40011000 	.word	0x40011000
 800e9cc:	40004400 	.word	0x40004400
 800e9d0:	40004800 	.word	0x40004800
 800e9d4:	40004c00 	.word	0x40004c00
 800e9d8:	40005000 	.word	0x40005000
 800e9dc:	40011400 	.word	0x40011400
 800e9e0:	40007800 	.word	0x40007800
 800e9e4:	40007c00 	.word	0x40007c00
 800e9e8:	080269d8 	.word	0x080269d8
 800e9ec:	40023800 	.word	0x40023800
 800e9f0:	080269c8 	.word	0x080269c8
 800e9f4:	080269c4 	.word	0x080269c4
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e9f8:	4b2a      	ldr	r3, [pc, #168]	; (800eaa4 <UART_SetConfig+0x3d0>)
 800e9fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e9fe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800ea02:	2b40      	cmp	r3, #64	; 0x40
 800ea04:	d0ca      	beq.n	800e99c <UART_SetConfig+0x2c8>
 800ea06:	d99a      	bls.n	800e93e <UART_SetConfig+0x26a>
 800ea08:	2b80      	cmp	r3, #128	; 0x80
 800ea0a:	d123      	bne.n	800ea54 <UART_SetConfig+0x380>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ea0c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800ea10:	d10f      	bne.n	800ea32 <UART_SetConfig+0x35e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800ea12:	6862      	ldr	r2, [r4, #4]
 800ea14:	4b24      	ldr	r3, [pc, #144]	; (800eaa8 <UART_SetConfig+0x3d4>)
 800ea16:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800ea1a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ea1e:	b29b      	uxth	r3, r3
        break;
 800ea20:	e77a      	b.n	800e918 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800ea22:	6862      	ldr	r2, [r4, #4]
 800ea24:	0853      	lsrs	r3, r2, #1
 800ea26:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800ea2a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ea2e:	b29b      	uxth	r3, r3
        break;
 800ea30:	e772      	b.n	800e918 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800ea32:	6862      	ldr	r2, [r4, #4]
 800ea34:	4b1d      	ldr	r3, [pc, #116]	; (800eaac <UART_SetConfig+0x3d8>)
 800ea36:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800ea3a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ea3e:	b29b      	uxth	r3, r3
        break;
 800ea40:	e753      	b.n	800e8ea <UART_SetConfig+0x216>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ea42:	f67f af44 	bls.w	800e8ce <UART_SetConfig+0x1fa>
 800ea46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ea4a:	d0df      	beq.n	800ea0c <UART_SetConfig+0x338>
 800ea4c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ea50:	d091      	beq.n	800e976 <UART_SetConfig+0x2a2>
 800ea52:	e6a6      	b.n	800e7a2 <UART_SetConfig+0xce>
 800ea54:	2bc0      	cmp	r3, #192	; 0xc0
 800ea56:	d08e      	beq.n	800e976 <UART_SetConfig+0x2a2>
 800ea58:	e6a3      	b.n	800e7a2 <UART_SetConfig+0xce>
 800ea5a:	4b12      	ldr	r3, [pc, #72]	; (800eaa4 <UART_SetConfig+0x3d0>)
 800ea5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ea60:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800ea64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ea68:	d098      	beq.n	800e99c <UART_SetConfig+0x2c8>
 800ea6a:	f67f af68 	bls.w	800e93e <UART_SetConfig+0x26a>
 800ea6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ea72:	d0cb      	beq.n	800ea0c <UART_SetConfig+0x338>
 800ea74:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ea78:	f43f af7d 	beq.w	800e976 <UART_SetConfig+0x2a2>
 800ea7c:	e691      	b.n	800e7a2 <UART_SetConfig+0xce>
 800ea7e:	4b09      	ldr	r3, [pc, #36]	; (800eaa4 <UART_SetConfig+0x3d0>)
 800ea80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ea84:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800ea88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ea8c:	d086      	beq.n	800e99c <UART_SetConfig+0x2c8>
 800ea8e:	f67f af56 	bls.w	800e93e <UART_SetConfig+0x26a>
 800ea92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ea96:	d0b9      	beq.n	800ea0c <UART_SetConfig+0x338>
 800ea98:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800ea9c:	f43f af6b 	beq.w	800e976 <UART_SetConfig+0x2a2>
 800eaa0:	e67f      	b.n	800e7a2 <UART_SetConfig+0xce>
 800eaa2:	bf00      	nop
 800eaa4:	40023800 	.word	0x40023800
 800eaa8:	01e84800 	.word	0x01e84800
 800eaac:	00f42400 	.word	0x00f42400

0800eab0 <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800eab0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800eab2:	2bff      	cmp	r3, #255	; 0xff
{
 800eab4:	b510      	push	{r4, lr}
 800eab6:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800eab8:	d87d      	bhi.n	800ebb6 <UART_AdvFeatureConfig+0x106>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800eaba:	07da      	lsls	r2, r3, #31
 800eabc:	d50a      	bpl.n	800ead4 <UART_AdvFeatureConfig+0x24>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800eabe:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800eac0:	f431 3200 	bics.w	r2, r1, #131072	; 0x20000
 800eac4:	f040 8097 	bne.w	800ebf6 <UART_AdvFeatureConfig+0x146>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800eac8:	6820      	ldr	r0, [r4, #0]
 800eaca:	6842      	ldr	r2, [r0, #4]
 800eacc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800ead0:	430a      	orrs	r2, r1
 800ead2:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ead4:	0798      	lsls	r0, r3, #30
 800ead6:	d50a      	bpl.n	800eaee <UART_AdvFeatureConfig+0x3e>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800ead8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800eada:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 800eade:	f040 8092 	bne.w	800ec06 <UART_AdvFeatureConfig+0x156>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800eae2:	6820      	ldr	r0, [r4, #0]
 800eae4:	6842      	ldr	r2, [r0, #4]
 800eae6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800eaea:	430a      	orrs	r2, r1
 800eaec:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800eaee:	0759      	lsls	r1, r3, #29
 800eaf0:	d50a      	bpl.n	800eb08 <UART_AdvFeatureConfig+0x58>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800eaf2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800eaf4:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 800eaf8:	f040 808d 	bne.w	800ec16 <UART_AdvFeatureConfig+0x166>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800eafc:	6820      	ldr	r0, [r4, #0]
 800eafe:	6842      	ldr	r2, [r0, #4]
 800eb00:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800eb04:	430a      	orrs	r2, r1
 800eb06:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800eb08:	071a      	lsls	r2, r3, #28
 800eb0a:	d50a      	bpl.n	800eb22 <UART_AdvFeatureConfig+0x72>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800eb0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800eb0e:	f431 4200 	bics.w	r2, r1, #32768	; 0x8000
 800eb12:	f040 8088 	bne.w	800ec26 <UART_AdvFeatureConfig+0x176>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800eb16:	6820      	ldr	r0, [r4, #0]
 800eb18:	6842      	ldr	r2, [r0, #4]
 800eb1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800eb1e:	430a      	orrs	r2, r1
 800eb20:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800eb22:	06d8      	lsls	r0, r3, #27
 800eb24:	d50a      	bpl.n	800eb3c <UART_AdvFeatureConfig+0x8c>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800eb26:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800eb28:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 800eb2c:	f040 8083 	bne.w	800ec36 <UART_AdvFeatureConfig+0x186>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800eb30:	6820      	ldr	r0, [r4, #0]
 800eb32:	6882      	ldr	r2, [r0, #8]
 800eb34:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800eb38:	430a      	orrs	r2, r1
 800eb3a:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800eb3c:	0699      	lsls	r1, r3, #26
 800eb3e:	d509      	bpl.n	800eb54 <UART_AdvFeatureConfig+0xa4>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800eb40:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800eb42:	f431 5200 	bics.w	r2, r1, #8192	; 0x2000
 800eb46:	d17e      	bne.n	800ec46 <UART_AdvFeatureConfig+0x196>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800eb48:	6820      	ldr	r0, [r4, #0]
 800eb4a:	6882      	ldr	r2, [r0, #8]
 800eb4c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800eb50:	430a      	orrs	r2, r1
 800eb52:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800eb54:	065a      	lsls	r2, r3, #25
 800eb56:	d521      	bpl.n	800eb9c <UART_AdvFeatureConfig+0xec>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800eb58:	4b46      	ldr	r3, [pc, #280]	; (800ec74 <UART_AdvFeatureConfig+0x1c4>)
 800eb5a:	6822      	ldr	r2, [r4, #0]
 800eb5c:	4846      	ldr	r0, [pc, #280]	; (800ec78 <UART_AdvFeatureConfig+0x1c8>)
 800eb5e:	4947      	ldr	r1, [pc, #284]	; (800ec7c <UART_AdvFeatureConfig+0x1cc>)
 800eb60:	429a      	cmp	r2, r3
 800eb62:	bf18      	it	ne
 800eb64:	4282      	cmpne	r2, r0
 800eb66:	bf14      	ite	ne
 800eb68:	2301      	movne	r3, #1
 800eb6a:	2300      	moveq	r3, #0
 800eb6c:	428a      	cmp	r2, r1
 800eb6e:	bf0c      	ite	eq
 800eb70:	2300      	moveq	r3, #0
 800eb72:	f003 0301 	andne.w	r3, r3, #1
 800eb76:	b113      	cbz	r3, 800eb7e <UART_AdvFeatureConfig+0xce>
 800eb78:	4b41      	ldr	r3, [pc, #260]	; (800ec80 <UART_AdvFeatureConfig+0x1d0>)
 800eb7a:	429a      	cmp	r2, r3
 800eb7c:	d16b      	bne.n	800ec56 <UART_AdvFeatureConfig+0x1a6>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800eb7e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800eb80:	f432 1380 	bics.w	r3, r2, #1048576	; 0x100000
 800eb84:	d130      	bne.n	800ebe8 <UART_AdvFeatureConfig+0x138>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800eb86:	6821      	ldr	r1, [r4, #0]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800eb88:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800eb8c:	684b      	ldr	r3, [r1, #4]
 800eb8e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800eb92:	ea43 0302 	orr.w	r3, r3, r2
 800eb96:	604b      	str	r3, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800eb98:	d01b      	beq.n	800ebd2 <UART_AdvFeatureConfig+0x122>
 800eb9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800eb9c:	061b      	lsls	r3, r3, #24
 800eb9e:	d509      	bpl.n	800ebb4 <UART_AdvFeatureConfig+0x104>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800eba0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800eba2:	f432 2300 	bics.w	r3, r2, #524288	; 0x80000
 800eba6:	d10d      	bne.n	800ebc4 <UART_AdvFeatureConfig+0x114>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800eba8:	6821      	ldr	r1, [r4, #0]
 800ebaa:	684b      	ldr	r3, [r1, #4]
 800ebac:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800ebb0:	4313      	orrs	r3, r2
 800ebb2:	604b      	str	r3, [r1, #4]
}
 800ebb4:	bd10      	pop	{r4, pc}
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800ebb6:	f640 3143 	movw	r1, #2883	; 0xb43
 800ebba:	4832      	ldr	r0, [pc, #200]	; (800ec84 <UART_AdvFeatureConfig+0x1d4>)
 800ebbc:	f7f4 f936 	bl	8002e2c <assert_failed>
 800ebc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ebc2:	e77a      	b.n	800eaba <UART_AdvFeatureConfig+0xa>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800ebc4:	f44f 6138 	mov.w	r1, #2944	; 0xb80
 800ebc8:	482e      	ldr	r0, [pc, #184]	; (800ec84 <UART_AdvFeatureConfig+0x1d4>)
 800ebca:	f7f4 f92f 	bl	8002e2c <assert_failed>
 800ebce:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800ebd0:	e7ea      	b.n	800eba8 <UART_AdvFeatureConfig+0xf8>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800ebd2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800ebd4:	f430 03c0 	bics.w	r3, r0, #6291456	; 0x600000
 800ebd8:	d143      	bne.n	800ec62 <UART_AdvFeatureConfig+0x1b2>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ebda:	684a      	ldr	r2, [r1, #4]
 800ebdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ebde:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800ebe2:	4302      	orrs	r2, r0
 800ebe4:	604a      	str	r2, [r1, #4]
 800ebe6:	e7d9      	b.n	800eb9c <UART_AdvFeatureConfig+0xec>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800ebe8:	f640 3173 	movw	r1, #2931	; 0xb73
 800ebec:	4825      	ldr	r0, [pc, #148]	; (800ec84 <UART_AdvFeatureConfig+0x1d4>)
 800ebee:	f7f4 f91d 	bl	8002e2c <assert_failed>
 800ebf2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800ebf4:	e7c7      	b.n	800eb86 <UART_AdvFeatureConfig+0xd6>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800ebf6:	f640 3148 	movw	r1, #2888	; 0xb48
 800ebfa:	4822      	ldr	r0, [pc, #136]	; (800ec84 <UART_AdvFeatureConfig+0x1d4>)
 800ebfc:	f7f4 f916 	bl	8002e2c <assert_failed>
 800ec00:	e9d4 3109 	ldrd	r3, r1, [r4, #36]	; 0x24
 800ec04:	e760      	b.n	800eac8 <UART_AdvFeatureConfig+0x18>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800ec06:	f640 314f 	movw	r1, #2895	; 0xb4f
 800ec0a:	481e      	ldr	r0, [pc, #120]	; (800ec84 <UART_AdvFeatureConfig+0x1d4>)
 800ec0c:	f7f4 f90e 	bl	8002e2c <assert_failed>
 800ec10:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800ec12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec14:	e765      	b.n	800eae2 <UART_AdvFeatureConfig+0x32>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800ec16:	f640 3156 	movw	r1, #2902	; 0xb56
 800ec1a:	481a      	ldr	r0, [pc, #104]	; (800ec84 <UART_AdvFeatureConfig+0x1d4>)
 800ec1c:	f7f4 f906 	bl	8002e2c <assert_failed>
 800ec20:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ec22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec24:	e76a      	b.n	800eafc <UART_AdvFeatureConfig+0x4c>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800ec26:	f640 315d 	movw	r1, #2909	; 0xb5d
 800ec2a:	4816      	ldr	r0, [pc, #88]	; (800ec84 <UART_AdvFeatureConfig+0x1d4>)
 800ec2c:	f7f4 f8fe 	bl	8002e2c <assert_failed>
 800ec30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ec32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec34:	e76f      	b.n	800eb16 <UART_AdvFeatureConfig+0x66>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800ec36:	f640 3164 	movw	r1, #2916	; 0xb64
 800ec3a:	4812      	ldr	r0, [pc, #72]	; (800ec84 <UART_AdvFeatureConfig+0x1d4>)
 800ec3c:	f7f4 f8f6 	bl	8002e2c <assert_failed>
 800ec40:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ec42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec44:	e774      	b.n	800eb30 <UART_AdvFeatureConfig+0x80>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800ec46:	f640 316b 	movw	r1, #2923	; 0xb6b
 800ec4a:	480e      	ldr	r0, [pc, #56]	; (800ec84 <UART_AdvFeatureConfig+0x1d4>)
 800ec4c:	f7f4 f8ee 	bl	8002e2c <assert_failed>
 800ec50:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ec52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec54:	e778      	b.n	800eb48 <UART_AdvFeatureConfig+0x98>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800ec56:	f640 3172 	movw	r1, #2930	; 0xb72
 800ec5a:	480a      	ldr	r0, [pc, #40]	; (800ec84 <UART_AdvFeatureConfig+0x1d4>)
 800ec5c:	f7f4 f8e6 	bl	8002e2c <assert_failed>
 800ec60:	e78d      	b.n	800eb7e <UART_AdvFeatureConfig+0xce>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800ec62:	f640 3178 	movw	r1, #2936	; 0xb78
 800ec66:	4807      	ldr	r0, [pc, #28]	; (800ec84 <UART_AdvFeatureConfig+0x1d4>)
 800ec68:	f7f4 f8e0 	bl	8002e2c <assert_failed>
 800ec6c:	6821      	ldr	r1, [r4, #0]
 800ec6e:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800ec70:	e7b3      	b.n	800ebda <UART_AdvFeatureConfig+0x12a>
 800ec72:	bf00      	nop
 800ec74:	40011000 	.word	0x40011000
 800ec78:	40004400 	.word	0x40004400
 800ec7c:	40004800 	.word	0x40004800
 800ec80:	40011400 	.word	0x40011400
 800ec84:	080269d8 	.word	0x080269d8

0800ec88 <UART_WaitOnFlagUntilTimeout>:
{
 800ec88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec8c:	9d08      	ldr	r5, [sp, #32]
 800ec8e:	4680      	mov	r8, r0
 800ec90:	460f      	mov	r7, r1
 800ec92:	4616      	mov	r6, r2
 800ec94:	4699      	mov	r9, r3
 800ec96:	6804      	ldr	r4, [r0, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ec98:	e001      	b.n	800ec9e <UART_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 800ec9a:	1c68      	adds	r0, r5, #1
 800ec9c:	d10a      	bne.n	800ecb4 <UART_WaitOnFlagUntilTimeout+0x2c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ec9e:	69e0      	ldr	r0, [r4, #28]
 800eca0:	ea37 0300 	bics.w	r3, r7, r0
 800eca4:	bf0c      	ite	eq
 800eca6:	2001      	moveq	r0, #1
 800eca8:	2000      	movne	r0, #0
 800ecaa:	42b0      	cmp	r0, r6
 800ecac:	d0f5      	beq.n	800ec9a <UART_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 800ecae:	2000      	movs	r0, #0
}
 800ecb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ecb4:	f7f6 fc80 	bl	80055b8 <HAL_GetTick>
 800ecb8:	eba0 0009 	sub.w	r0, r0, r9
 800ecbc:	fab5 f285 	clz	r2, r5
 800ecc0:	42a8      	cmp	r0, r5
 800ecc2:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800ecc6:	d81e      	bhi.n	800ed06 <UART_WaitOnFlagUntilTimeout+0x7e>
 800ecc8:	b9ea      	cbnz	r2, 800ed06 <UART_WaitOnFlagUntilTimeout+0x7e>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ecca:	f8d8 4000 	ldr.w	r4, [r8]
 800ecce:	6823      	ldr	r3, [r4, #0]
 800ecd0:	0759      	lsls	r1, r3, #29
 800ecd2:	d5e4      	bpl.n	800ec9e <UART_WaitOnFlagUntilTimeout+0x16>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ecd4:	69e3      	ldr	r3, [r4, #28]
 800ecd6:	051b      	lsls	r3, r3, #20
 800ecd8:	d5e1      	bpl.n	800ec9e <UART_WaitOnFlagUntilTimeout+0x16>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ecda:	f44f 6100 	mov.w	r1, #2048	; 0x800
          huart->gState = HAL_UART_STATE_READY;
 800ecde:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 800ece0:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ece2:	6221      	str	r1, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ece4:	6821      	ldr	r1, [r4, #0]
 800ece6:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 800ecea:	6021      	str	r1, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ecec:	68a1      	ldr	r1, [r4, #8]
 800ecee:	f021 0101 	bic.w	r1, r1, #1
 800ecf2:	60a1      	str	r1, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 800ecf4:	f8c8 3074 	str.w	r3, [r8, #116]	; 0x74
          __HAL_UNLOCK(huart);
 800ecf8:	f888 2070 	strb.w	r2, [r8, #112]	; 0x70
          huart->RxState = HAL_UART_STATE_READY;
 800ecfc:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ed00:	f8c8 307c 	str.w	r3, [r8, #124]	; 0x7c
          return HAL_TIMEOUT;
 800ed04:	e7d4      	b.n	800ecb0 <UART_WaitOnFlagUntilTimeout+0x28>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ed06:	f8d8 3000 	ldr.w	r3, [r8]
        huart->gState = HAL_UART_STATE_READY;
 800ed0a:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 800ed0c:	2400      	movs	r4, #0
 800ed0e:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ed10:	681a      	ldr	r2, [r3, #0]
 800ed12:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ed16:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ed18:	689a      	ldr	r2, [r3, #8]
 800ed1a:	f022 0201 	bic.w	r2, r2, #1
 800ed1e:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800ed20:	f8c8 1074 	str.w	r1, [r8, #116]	; 0x74
        __HAL_UNLOCK(huart);
 800ed24:	f888 4070 	strb.w	r4, [r8, #112]	; 0x70
        huart->RxState = HAL_UART_STATE_READY;
 800ed28:	f8c8 1078 	str.w	r1, [r8, #120]	; 0x78
 800ed2c:	e7c0      	b.n	800ecb0 <UART_WaitOnFlagUntilTimeout+0x28>
 800ed2e:	bf00      	nop

0800ed30 <HAL_UART_Transmit>:
{
 800ed30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed34:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800ed36:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 800ed38:	b084      	sub	sp, #16
  if (huart->gState == HAL_UART_STATE_READY)
 800ed3a:	2b20      	cmp	r3, #32
 800ed3c:	d145      	bne.n	800edca <HAL_UART_Transmit+0x9a>
 800ed3e:	460d      	mov	r5, r1
    if ((pData == NULL) || (Size == 0U))
 800ed40:	2900      	cmp	r1, #0
 800ed42:	d046      	beq.n	800edd2 <HAL_UART_Transmit+0xa2>
 800ed44:	fab2 f682 	clz	r6, r2
 800ed48:	9203      	str	r2, [sp, #12]
 800ed4a:	0976      	lsrs	r6, r6, #5
 800ed4c:	2e00      	cmp	r6, #0
 800ed4e:	d140      	bne.n	800edd2 <HAL_UART_Transmit+0xa2>
    __HAL_LOCK(huart);
 800ed50:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800ed54:	4604      	mov	r4, r0
 800ed56:	2b01      	cmp	r3, #1
 800ed58:	d037      	beq.n	800edca <HAL_UART_Transmit+0x9a>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ed5a:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 800ed5c:	2101      	movs	r1, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed5e:	67c6      	str	r6, [r0, #124]	; 0x7c
    __HAL_LOCK(huart);
 800ed60:	f880 1070 	strb.w	r1, [r0, #112]	; 0x70
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ed64:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 800ed66:	f7f6 fc27 	bl	80055b8 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ed6a:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 800ed6c:	9a03      	ldr	r2, [sp, #12]
    tickstart = HAL_GetTick();
 800ed6e:	4680      	mov	r8, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ed70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferSize  = Size;
 800ed74:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 800ed78:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ed7c:	d03d      	beq.n	800edfa <HAL_UART_Transmit+0xca>
    while (huart->TxXferCount > 0U)
 800ed7e:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
    __HAL_UNLOCK(huart);
 800ed82:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 800ed84:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 800ed86:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
    while (huart->TxXferCount > 0U)
 800ed8a:	b96b      	cbnz	r3, 800eda8 <HAL_UART_Transmit+0x78>
 800ed8c:	e029      	b.n	800ede2 <HAL_UART_Transmit+0xb2>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ed8e:	f815 2b01 	ldrb.w	r2, [r5], #1
 800ed92:	629a      	str	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 800ed94:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800ed98:	3b01      	subs	r3, #1
 800ed9a:	b29b      	uxth	r3, r3
 800ed9c:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800eda0:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800eda4:	b29b      	uxth	r3, r3
 800eda6:	b1e3      	cbz	r3, 800ede2 <HAL_UART_Transmit+0xb2>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800eda8:	9700      	str	r7, [sp, #0]
 800edaa:	4643      	mov	r3, r8
 800edac:	2200      	movs	r2, #0
 800edae:	2180      	movs	r1, #128	; 0x80
 800edb0:	4620      	mov	r0, r4
 800edb2:	f7ff ff69 	bl	800ec88 <UART_WaitOnFlagUntilTimeout>
 800edb6:	b980      	cbnz	r0, 800edda <HAL_UART_Transmit+0xaa>
 800edb8:	6823      	ldr	r3, [r4, #0]
      if (pdata8bits == NULL)
 800edba:	2d00      	cmp	r5, #0
 800edbc:	d1e7      	bne.n	800ed8e <HAL_UART_Transmit+0x5e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800edbe:	f836 2b02 	ldrh.w	r2, [r6], #2
 800edc2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800edc6:	629a      	str	r2, [r3, #40]	; 0x28
 800edc8:	e7e4      	b.n	800ed94 <HAL_UART_Transmit+0x64>
    return HAL_BUSY;
 800edca:	2002      	movs	r0, #2
}
 800edcc:	b004      	add	sp, #16
 800edce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800edd2:	2001      	movs	r0, #1
}
 800edd4:	b004      	add	sp, #16
 800edd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_TIMEOUT;
 800edda:	2003      	movs	r0, #3
}
 800eddc:	b004      	add	sp, #16
 800edde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ede2:	9700      	str	r7, [sp, #0]
 800ede4:	4643      	mov	r3, r8
 800ede6:	2200      	movs	r2, #0
 800ede8:	2140      	movs	r1, #64	; 0x40
 800edea:	4620      	mov	r0, r4
 800edec:	f7ff ff4c 	bl	800ec88 <UART_WaitOnFlagUntilTimeout>
 800edf0:	2800      	cmp	r0, #0
 800edf2:	d1f2      	bne.n	800edda <HAL_UART_Transmit+0xaa>
    huart->gState = HAL_UART_STATE_READY;
 800edf4:	2320      	movs	r3, #32
 800edf6:	6763      	str	r3, [r4, #116]	; 0x74
    return HAL_OK;
 800edf8:	e7e8      	b.n	800edcc <HAL_UART_Transmit+0x9c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800edfa:	6923      	ldr	r3, [r4, #16]
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d1be      	bne.n	800ed7e <HAL_UART_Transmit+0x4e>
 800ee00:	462e      	mov	r6, r5
      pdata8bits  = NULL;
 800ee02:	461d      	mov	r5, r3
 800ee04:	e7bb      	b.n	800ed7e <HAL_UART_Transmit+0x4e>
 800ee06:	bf00      	nop

0800ee08 <UART_CheckIdleState>:
{
 800ee08:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee0a:	2500      	movs	r5, #0
{
 800ee0c:	4604      	mov	r4, r0
 800ee0e:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee10:	67c5      	str	r5, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 800ee12:	f7f6 fbd1 	bl	80055b8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ee16:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800ee18:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ee1a:	681a      	ldr	r2, [r3, #0]
 800ee1c:	0712      	lsls	r2, r2, #28
 800ee1e:	d40b      	bmi.n	800ee38 <UART_CheckIdleState+0x30>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	075b      	lsls	r3, r3, #29
 800ee24:	d417      	bmi.n	800ee56 <UART_CheckIdleState+0x4e>
  __HAL_UNLOCK(huart);
 800ee26:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800ee28:	2220      	movs	r2, #32
  return HAL_OK;
 800ee2a:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800ee2c:	6762      	str	r2, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 800ee2e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 800ee32:	67a2      	str	r2, [r4, #120]	; 0x78
}
 800ee34:	b002      	add	sp, #8
 800ee36:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ee38:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 800ee3c:	462a      	mov	r2, r5
 800ee3e:	4633      	mov	r3, r6
 800ee40:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ee44:	9000      	str	r0, [sp, #0]
 800ee46:	4620      	mov	r0, r4
 800ee48:	f7ff ff1e 	bl	800ec88 <UART_WaitOnFlagUntilTimeout>
 800ee4c:	b978      	cbnz	r0, 800ee6e <UART_CheckIdleState+0x66>
 800ee4e:	6823      	ldr	r3, [r4, #0]
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	075b      	lsls	r3, r3, #29
 800ee54:	d5e7      	bpl.n	800ee26 <UART_CheckIdleState+0x1e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ee56:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 800ee5a:	4633      	mov	r3, r6
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ee62:	9000      	str	r0, [sp, #0]
 800ee64:	4620      	mov	r0, r4
 800ee66:	f7ff ff0f 	bl	800ec88 <UART_WaitOnFlagUntilTimeout>
 800ee6a:	2800      	cmp	r0, #0
 800ee6c:	d0db      	beq.n	800ee26 <UART_CheckIdleState+0x1e>
      return HAL_TIMEOUT;
 800ee6e:	2003      	movs	r0, #3
}
 800ee70:	b002      	add	sp, #8
 800ee72:	bd70      	pop	{r4, r5, r6, pc}

0800ee74 <HAL_UART_Init>:
  if (huart == NULL)
 800ee74:	2800      	cmp	r0, #0
 800ee76:	d06c      	beq.n	800ef52 <HAL_UART_Init+0xde>
 800ee78:	6802      	ldr	r2, [r0, #0]
 800ee7a:	493a      	ldr	r1, [pc, #232]	; (800ef64 <HAL_UART_Init+0xf0>)
{
 800ee7c:	b538      	push	{r3, r4, r5, lr}
 800ee7e:	4b3a      	ldr	r3, [pc, #232]	; (800ef68 <HAL_UART_Init+0xf4>)
 800ee80:	4604      	mov	r4, r0
 800ee82:	483a      	ldr	r0, [pc, #232]	; (800ef6c <HAL_UART_Init+0xf8>)
 800ee84:	4d3a      	ldr	r5, [pc, #232]	; (800ef70 <HAL_UART_Init+0xfc>)
 800ee86:	429a      	cmp	r2, r3
 800ee88:	bf18      	it	ne
 800ee8a:	4282      	cmpne	r2, r0
 800ee8c:	f5a0 6040 	sub.w	r0, r0, #3072	; 0xc00
 800ee90:	bf14      	ite	ne
 800ee92:	2301      	movne	r3, #1
 800ee94:	2300      	moveq	r3, #0
 800ee96:	428a      	cmp	r2, r1
 800ee98:	bf0c      	ite	eq
 800ee9a:	2300      	moveq	r3, #0
 800ee9c:	f003 0301 	andne.w	r3, r3, #1
 800eea0:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 800eea4:	42aa      	cmp	r2, r5
 800eea6:	bf0c      	ite	eq
 800eea8:	2300      	moveq	r3, #0
 800eeaa:	f003 0301 	andne.w	r3, r3, #1
 800eeae:	f5a5 4518 	sub.w	r5, r5, #38912	; 0x9800
 800eeb2:	4282      	cmp	r2, r0
 800eeb4:	bf0c      	ite	eq
 800eeb6:	2300      	moveq	r3, #0
 800eeb8:	f003 0301 	andne.w	r3, r3, #1
 800eebc:	f500 5060 	add.w	r0, r0, #14336	; 0x3800
 800eec0:	428a      	cmp	r2, r1
 800eec2:	bf0c      	ite	eq
 800eec4:	2300      	moveq	r3, #0
 800eec6:	f003 0301 	andne.w	r3, r3, #1
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800eeca:	69a1      	ldr	r1, [r4, #24]
 800eecc:	42aa      	cmp	r2, r5
 800eece:	bf0c      	ite	eq
 800eed0:	2300      	moveq	r3, #0
 800eed2:	f003 0301 	andne.w	r3, r3, #1
 800eed6:	4282      	cmp	r2, r0
 800eed8:	bf0c      	ite	eq
 800eeda:	2300      	moveq	r3, #0
 800eedc:	f003 0301 	andne.w	r3, r3, #1
 800eee0:	bb19      	cbnz	r1, 800ef2a <HAL_UART_Init+0xb6>
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d137      	bne.n	800ef56 <HAL_UART_Init+0xe2>
  if (huart->gState == HAL_UART_STATE_RESET)
 800eee6:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800eee8:	b34b      	cbz	r3, 800ef3e <HAL_UART_Init+0xca>
  __HAL_UART_DISABLE(huart);
 800eeea:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800eeec:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800eeee:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800eef0:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800eef2:	6813      	ldr	r3, [r2, #0]
 800eef4:	f023 0301 	bic.w	r3, r3, #1
 800eef8:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800eefa:	f7ff fbeb 	bl	800e6d4 <UART_SetConfig>
 800eefe:	2801      	cmp	r0, #1
 800ef00:	d01b      	beq.n	800ef3a <HAL_UART_Init+0xc6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ef02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ef04:	bb0b      	cbnz	r3, 800ef4a <HAL_UART_Init+0xd6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ef06:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800ef08:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ef0a:	685a      	ldr	r2, [r3, #4]
 800ef0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ef10:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ef12:	689a      	ldr	r2, [r3, #8]
 800ef14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ef18:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800ef1a:	681a      	ldr	r2, [r3, #0]
 800ef1c:	f042 0201 	orr.w	r2, r2, #1
 800ef20:	601a      	str	r2, [r3, #0]
}
 800ef22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return (UART_CheckIdleState(huart));
 800ef26:	f7ff bf6f 	b.w	800ee08 <UART_CheckIdleState>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d0db      	beq.n	800eee6 <HAL_UART_Init+0x72>
 800ef2e:	f44f 7195 	mov.w	r1, #298	; 0x12a
 800ef32:	4810      	ldr	r0, [pc, #64]	; (800ef74 <HAL_UART_Init+0x100>)
 800ef34:	f7f3 ff7a 	bl	8002e2c <assert_failed>
 800ef38:	e7d5      	b.n	800eee6 <HAL_UART_Init+0x72>
}
 800ef3a:	2001      	movs	r0, #1
 800ef3c:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 800ef3e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800ef42:	4620      	mov	r0, r4
 800ef44:	f7f5 f9d2 	bl	80042ec <HAL_UART_MspInit>
 800ef48:	e7cf      	b.n	800eeea <HAL_UART_Init+0x76>
    UART_AdvFeatureConfig(huart);
 800ef4a:	4620      	mov	r0, r4
 800ef4c:	f7ff fdb0 	bl	800eab0 <UART_AdvFeatureConfig>
 800ef50:	e7d9      	b.n	800ef06 <HAL_UART_Init+0x92>
}
 800ef52:	2001      	movs	r0, #1
 800ef54:	4770      	bx	lr
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800ef56:	f240 112f 	movw	r1, #303	; 0x12f
 800ef5a:	4806      	ldr	r0, [pc, #24]	; (800ef74 <HAL_UART_Init+0x100>)
 800ef5c:	f7f3 ff66 	bl	8002e2c <assert_failed>
 800ef60:	e7c1      	b.n	800eee6 <HAL_UART_Init+0x72>
 800ef62:	bf00      	nop
 800ef64:	40004c00 	.word	0x40004c00
 800ef68:	40011400 	.word	0x40011400
 800ef6c:	40005000 	.word	0x40005000
 800ef70:	40011000 	.word	0x40011000
 800ef74:	080269d8 	.word	0x080269d8

0800ef78 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 800ef78:	2800      	cmp	r0, #0
 800ef7a:	d04d      	beq.n	800f018 <HAL_MultiProcessor_Init+0xa0>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 800ef7c:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
{
 800ef80:	b570      	push	{r4, r5, r6, lr}
 800ef82:	4604      	mov	r4, r0
 800ef84:	4615      	mov	r5, r2
 800ef86:	460e      	mov	r6, r1
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 800ef88:	d130      	bne.n	800efec <HAL_MultiProcessor_Init+0x74>
  if (huart->gState == HAL_UART_STATE_RESET)
 800ef8a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800ef8c:	b343      	cbz	r3, 800efe0 <HAL_MultiProcessor_Init+0x68>
  __HAL_UART_DISABLE(huart);
 800ef8e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800ef90:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ef92:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800ef94:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800ef96:	6813      	ldr	r3, [r2, #0]
 800ef98:	f023 0301 	bic.w	r3, r3, #1
 800ef9c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ef9e:	f7ff fb99 	bl	800e6d4 <UART_SetConfig>
 800efa2:	2801      	cmp	r0, #1
 800efa4:	d02b      	beq.n	800effe <HAL_MultiProcessor_Init+0x86>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800efa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d131      	bne.n	800f010 <HAL_MultiProcessor_Init+0x98>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800efac:	6823      	ldr	r3, [r4, #0]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 800efae:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800efb2:	685a      	ldr	r2, [r3, #4]
 800efb4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800efb8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800efba:	689a      	ldr	r2, [r3, #8]
 800efbc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800efc0:	609a      	str	r2, [r3, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 800efc2:	d01e      	beq.n	800f002 <HAL_MultiProcessor_Init+0x8a>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 800efc4:	6819      	ldr	r1, [r3, #0]
  return (UART_CheckIdleState(huart));
 800efc6:	4620      	mov	r0, r4
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 800efc8:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800efcc:	4329      	orrs	r1, r5
 800efce:	6019      	str	r1, [r3, #0]
  __HAL_UART_ENABLE(huart);
 800efd0:	681a      	ldr	r2, [r3, #0]
 800efd2:	f042 0201 	orr.w	r2, r2, #1
}
 800efd6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  __HAL_UART_ENABLE(huart);
 800efda:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800efdc:	f7ff bf14 	b.w	800ee08 <UART_CheckIdleState>
    huart->Lock = HAL_UNLOCKED;
 800efe0:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800efe4:	4620      	mov	r0, r4
 800efe6:	f7f5 f981 	bl	80042ec <HAL_UART_MspInit>
 800efea:	e7d0      	b.n	800ef8e <HAL_MultiProcessor_Init+0x16>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 800efec:	f240 211b 	movw	r1, #539	; 0x21b
 800eff0:	480a      	ldr	r0, [pc, #40]	; (800f01c <HAL_MultiProcessor_Init+0xa4>)
 800eff2:	f7f3 ff1b 	bl	8002e2c <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 800eff6:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d1c8      	bne.n	800ef8e <HAL_MultiProcessor_Init+0x16>
 800effc:	e7f0      	b.n	800efe0 <HAL_MultiProcessor_Init+0x68>
}
 800effe:	2001      	movs	r0, #1
 800f000:	bd70      	pop	{r4, r5, r6, pc}
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 800f002:	6859      	ldr	r1, [r3, #4]
 800f004:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800f008:	ea41 6606 	orr.w	r6, r1, r6, lsl #24
 800f00c:	605e      	str	r6, [r3, #4]
 800f00e:	e7d9      	b.n	800efc4 <HAL_MultiProcessor_Init+0x4c>
    UART_AdvFeatureConfig(huart);
 800f010:	4620      	mov	r0, r4
 800f012:	f7ff fd4d 	bl	800eab0 <UART_AdvFeatureConfig>
 800f016:	e7c9      	b.n	800efac <HAL_MultiProcessor_Init+0x34>
}
 800f018:	2001      	movs	r0, #1
 800f01a:	4770      	bx	lr
 800f01c:	080269d8 	.word	0x080269d8

0800f020 <HAL_RS485Ex_Init>:
                                   uint32_t DeassertionTime)
{
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800f020:	2800      	cmp	r0, #0
 800f022:	f000 8092 	beq.w	800f14a <HAL_RS485Ex_Init+0x12a>
{
 800f026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    return HAL_ERROR;
  }
  /* Check the Driver Enable UART instance */
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 800f02a:	4c4b      	ldr	r4, [pc, #300]	; (800f158 <HAL_RS485Ex_Init+0x138>)
 800f02c:	461d      	mov	r5, r3
 800f02e:	460e      	mov	r6, r1
 800f030:	6803      	ldr	r3, [r0, #0]
 800f032:	494a      	ldr	r1, [pc, #296]	; (800f15c <HAL_RS485Ex_Init+0x13c>)
 800f034:	4617      	mov	r7, r2
 800f036:	4a4a      	ldr	r2, [pc, #296]	; (800f160 <HAL_RS485Ex_Init+0x140>)
 800f038:	4680      	mov	r8, r0
 800f03a:	42a3      	cmp	r3, r4
 800f03c:	bf18      	it	ne
 800f03e:	428b      	cmpne	r3, r1
 800f040:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f044:	bf14      	ite	ne
 800f046:	2401      	movne	r4, #1
 800f048:	2400      	moveq	r4, #0
 800f04a:	4293      	cmp	r3, r2
 800f04c:	bf0c      	ite	eq
 800f04e:	2400      	moveq	r4, #0
 800f050:	f004 0401 	andne.w	r4, r4, #1
 800f054:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f058:	428b      	cmp	r3, r1
 800f05a:	bf0c      	ite	eq
 800f05c:	2400      	moveq	r4, #0
 800f05e:	f004 0401 	andne.w	r4, r4, #1
 800f062:	f501 4148 	add.w	r1, r1, #51200	; 0xc800
 800f066:	4293      	cmp	r3, r2
 800f068:	bf0c      	ite	eq
 800f06a:	2400      	moveq	r4, #0
 800f06c:	f004 0401 	andne.w	r4, r4, #1
 800f070:	f502 5220 	add.w	r2, r2, #10240	; 0x2800
 800f074:	428b      	cmp	r3, r1
 800f076:	bf0c      	ite	eq
 800f078:	2400      	moveq	r4, #0
 800f07a:	f004 0401 	andne.w	r4, r4, #1
 800f07e:	4293      	cmp	r3, r2
 800f080:	bf0c      	ite	eq
 800f082:	2400      	moveq	r4, #0
 800f084:	f004 0401 	andne.w	r4, r4, #1
 800f088:	b11c      	cbz	r4, 800f092 <HAL_RS485Ex_Init+0x72>
 800f08a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800f08e:	4293      	cmp	r3, r2
 800f090:	d15d      	bne.n	800f14e <HAL_RS485Ex_Init+0x12e>

  /* Check the Driver Enable polarity */
  assert_param(IS_UART_DE_POLARITY(Polarity));
 800f092:	f436 4300 	bics.w	r3, r6, #32768	; 0x8000
 800f096:	d14a      	bne.n	800f12e <HAL_RS485Ex_Init+0x10e>

  /* Check the Driver Enable assertion time */
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 800f098:	2f1f      	cmp	r7, #31
 800f09a:	d841      	bhi.n	800f120 <HAL_RS485Ex_Init+0x100>

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 800f09c:	2d1f      	cmp	r5, #31
 800f09e:	d836      	bhi.n	800f10e <HAL_RS485Ex_Init+0xee>

  if (huart->gState == HAL_UART_STATE_RESET)
 800f0a0:	f8d8 3074 	ldr.w	r3, [r8, #116]	; 0x74
 800f0a4:	b36b      	cbz	r3, 800f102 <HAL_RS485Ex_Init+0xe2>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800f0a6:	f8d8 2000 	ldr.w	r2, [r8]
  huart->gState = HAL_UART_STATE_BUSY;
 800f0aa:	2324      	movs	r3, #36	; 0x24

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f0ac:	4640      	mov	r0, r8
  huart->gState = HAL_UART_STATE_BUSY;
 800f0ae:	f8c8 3074 	str.w	r3, [r8, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800f0b2:	6813      	ldr	r3, [r2, #0]
 800f0b4:	f023 0301 	bic.w	r3, r3, #1
 800f0b8:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f0ba:	f7ff fb0b 	bl	800e6d4 <UART_SetConfig>
 800f0be:	2801      	cmp	r0, #1
 800f0c0:	d03c      	beq.n	800f13c <HAL_RS485Ex_Init+0x11c>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f0c2:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d13b      	bne.n	800f142 <HAL_RS485Ex_Init+0x122>
  {
    UART_AdvFeatureConfig(huart);
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800f0ca:	f8d8 3000 	ldr.w	r3, [r8]
  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800f0ce:	042d      	lsls	r5, r5, #16
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800f0d0:	4a24      	ldr	r2, [pc, #144]	; (800f164 <HAL_RS485Ex_Init+0x144>)

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f0d2:	4640      	mov	r0, r8
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800f0d4:	6899      	ldr	r1, [r3, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800f0d6:	ea45 5747 	orr.w	r7, r5, r7, lsl #21
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800f0da:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800f0de:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800f0e0:	6899      	ldr	r1, [r3, #8]
 800f0e2:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 800f0e6:	430e      	orrs	r6, r1
 800f0e8:	609e      	str	r6, [r3, #8]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800f0ea:	6819      	ldr	r1, [r3, #0]
 800f0ec:	400a      	ands	r2, r1
 800f0ee:	4317      	orrs	r7, r2
 800f0f0:	601f      	str	r7, [r3, #0]
  __HAL_UART_ENABLE(huart);
 800f0f2:	681a      	ldr	r2, [r3, #0]
 800f0f4:	f042 0201 	orr.w	r2, r2, #1
}
 800f0f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_UART_ENABLE(huart);
 800f0fc:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800f0fe:	f7ff be83 	b.w	800ee08 <UART_CheckIdleState>
    huart->Lock = HAL_UNLOCKED;
 800f102:	f888 3070 	strb.w	r3, [r8, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800f106:	4640      	mov	r0, r8
 800f108:	f7f5 f8f0 	bl	80042ec <HAL_UART_MspInit>
 800f10c:	e7cb      	b.n	800f0a6 <HAL_RS485Ex_Init+0x86>
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 800f10e:	21aa      	movs	r1, #170	; 0xaa
 800f110:	4815      	ldr	r0, [pc, #84]	; (800f168 <HAL_RS485Ex_Init+0x148>)
 800f112:	f7f3 fe8b 	bl	8002e2c <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 800f116:	f8d8 3074 	ldr.w	r3, [r8, #116]	; 0x74
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d1c3      	bne.n	800f0a6 <HAL_RS485Ex_Init+0x86>
 800f11e:	e7f0      	b.n	800f102 <HAL_RS485Ex_Init+0xe2>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 800f120:	21a7      	movs	r1, #167	; 0xa7
 800f122:	4811      	ldr	r0, [pc, #68]	; (800f168 <HAL_RS485Ex_Init+0x148>)
 800f124:	f7f3 fe82 	bl	8002e2c <assert_failed>
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 800f128:	2d1f      	cmp	r5, #31
 800f12a:	d9b9      	bls.n	800f0a0 <HAL_RS485Ex_Init+0x80>
 800f12c:	e7ef      	b.n	800f10e <HAL_RS485Ex_Init+0xee>
  assert_param(IS_UART_DE_POLARITY(Polarity));
 800f12e:	21a4      	movs	r1, #164	; 0xa4
 800f130:	480d      	ldr	r0, [pc, #52]	; (800f168 <HAL_RS485Ex_Init+0x148>)
 800f132:	f7f3 fe7b 	bl	8002e2c <assert_failed>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 800f136:	2f1f      	cmp	r7, #31
 800f138:	d9b0      	bls.n	800f09c <HAL_RS485Ex_Init+0x7c>
 800f13a:	e7f1      	b.n	800f120 <HAL_RS485Ex_Init+0x100>
}
 800f13c:	2001      	movs	r0, #1
 800f13e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_AdvFeatureConfig(huart);
 800f142:	4640      	mov	r0, r8
 800f144:	f7ff fcb4 	bl	800eab0 <UART_AdvFeatureConfig>
 800f148:	e7bf      	b.n	800f0ca <HAL_RS485Ex_Init+0xaa>
}
 800f14a:	2001      	movs	r0, #1
 800f14c:	4770      	bx	lr
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 800f14e:	21a1      	movs	r1, #161	; 0xa1
 800f150:	4805      	ldr	r0, [pc, #20]	; (800f168 <HAL_RS485Ex_Init+0x148>)
 800f152:	f7f3 fe6b 	bl	8002e2c <assert_failed>
 800f156:	e79c      	b.n	800f092 <HAL_RS485Ex_Init+0x72>
 800f158:	40011000 	.word	0x40011000
 800f15c:	40004400 	.word	0x40004400
 800f160:	40004800 	.word	0x40004800
 800f164:	fc00ffff 	.word	0xfc00ffff
 800f168:	08026a14 	.word	0x08026a14

0800f16c <HAL_UARTEx_DisableStopMode>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart)
{
  /* Process Locked */
  __HAL_LOCK(huart);
 800f16c:	f890 2070 	ldrb.w	r2, [r0, #112]	; 0x70
 800f170:	2a01      	cmp	r2, #1
 800f172:	d00d      	beq.n	800f190 <HAL_UARTEx_DisableStopMode+0x24>
 800f174:	4603      	mov	r3, r0

  /* Clear UESM bit */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f176:	2100      	movs	r1, #0
{
 800f178:	b410      	push	{r4}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800f17a:	6804      	ldr	r4, [r0, #0]

  return HAL_OK;
 800f17c:	4608      	mov	r0, r1
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800f17e:	6822      	ldr	r2, [r4, #0]
 800f180:	f022 0202 	bic.w	r2, r2, #2
 800f184:	6022      	str	r2, [r4, #0]
  __HAL_UNLOCK(huart);
 800f186:	f883 1070 	strb.w	r1, [r3, #112]	; 0x70
}
 800f18a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f18e:	4770      	bx	lr
  __HAL_LOCK(huart);
 800f190:	2002      	movs	r0, #2
}
 800f192:	4770      	bx	lr

0800f194 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f194:	4b0b      	ldr	r3, [pc, #44]	; (800f1c4 <USB_CoreReset+0x30>)
 800f196:	e001      	b.n	800f19c <USB_CoreReset+0x8>
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800f198:	3b01      	subs	r3, #1
 800f19a:	d010      	beq.n	800f1be <USB_CoreReset+0x2a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f19c:	6902      	ldr	r2, [r0, #16]
 800f19e:	2a00      	cmp	r2, #0
 800f1a0:	dafa      	bge.n	800f198 <USB_CoreReset+0x4>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f1a2:	6903      	ldr	r3, [r0, #16]
 800f1a4:	4a07      	ldr	r2, [pc, #28]	; (800f1c4 <USB_CoreReset+0x30>)
 800f1a6:	f043 0301 	orr.w	r3, r3, #1
 800f1aa:	6103      	str	r3, [r0, #16]
 800f1ac:	e001      	b.n	800f1b2 <USB_CoreReset+0x1e>

  do
  {
    if (++count > 200000U)
 800f1ae:	3a01      	subs	r2, #1
 800f1b0:	d005      	beq.n	800f1be <USB_CoreReset+0x2a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f1b2:	6903      	ldr	r3, [r0, #16]
 800f1b4:	f013 0301 	ands.w	r3, r3, #1
 800f1b8:	d1f9      	bne.n	800f1ae <USB_CoreReset+0x1a>

  return HAL_OK;
 800f1ba:	4618      	mov	r0, r3
}
 800f1bc:	4770      	bx	lr
      return HAL_TIMEOUT;
 800f1be:	2003      	movs	r0, #3
 800f1c0:	4770      	bx	lr
 800f1c2:	bf00      	nop
 800f1c4:	00030d40 	.word	0x00030d40

0800f1c8 <USB_CoreInit>:
{
 800f1c8:	b084      	sub	sp, #16
 800f1ca:	b538      	push	{r3, r4, r5, lr}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f1cc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
{
 800f1ce:	ac05      	add	r4, sp, #20
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f1d0:	2d01      	cmp	r5, #1
{
 800f1d2:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 800f1d6:	4601      	mov	r1, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f1d8:	d121      	bne.n	800f21e <USB_CoreInit+0x56>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f1da:	6b82      	ldr	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f1dc:	4b18      	ldr	r3, [pc, #96]	; (800f240 <USB_CoreInit+0x78>)
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f1de:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 800f1e2:	9811      	ldr	r0, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f1e4:	638a      	str	r2, [r1, #56]	; 0x38
    if (cfg.use_external_vbus == 1U)
 800f1e6:	2801      	cmp	r0, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f1e8:	68ca      	ldr	r2, [r1, #12]
 800f1ea:	ea03 0302 	and.w	r3, r3, r2
 800f1ee:	60cb      	str	r3, [r1, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f1f0:	68cb      	ldr	r3, [r1, #12]
 800f1f2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800f1f6:	60cb      	str	r3, [r1, #12]
    if (cfg.use_external_vbus == 1U)
 800f1f8:	d01c      	beq.n	800f234 <USB_CoreInit+0x6c>
    ret = USB_CoreReset(USBx);
 800f1fa:	4608      	mov	r0, r1
 800f1fc:	f7ff ffca 	bl	800f194 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 800f200:	9b08      	ldr	r3, [sp, #32]
 800f202:	2b01      	cmp	r3, #1
 800f204:	d107      	bne.n	800f216 <USB_CoreInit+0x4e>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f206:	688b      	ldr	r3, [r1, #8]
 800f208:	f043 0306 	orr.w	r3, r3, #6
 800f20c:	608b      	str	r3, [r1, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f20e:	688b      	ldr	r3, [r1, #8]
 800f210:	f043 0320 	orr.w	r3, r3, #32
 800f214:	608b      	str	r3, [r1, #8]
}
 800f216:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f21a:	b004      	add	sp, #16
 800f21c:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f21e:	68c3      	ldr	r3, [r0, #12]
 800f220:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f224:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 800f226:	f7ff ffb5 	bl	800f194 <USB_CoreReset>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f22a:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 800f22c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f230:	638b      	str	r3, [r1, #56]	; 0x38
 800f232:	e7e5      	b.n	800f200 <USB_CoreInit+0x38>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f234:	68cb      	ldr	r3, [r1, #12]
 800f236:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f23a:	60cb      	str	r3, [r1, #12]
 800f23c:	e7dd      	b.n	800f1fa <USB_CoreInit+0x32>
 800f23e:	bf00      	nop
 800f240:	ffbdffbf 	.word	0xffbdffbf

0800f244 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800f244:	2a02      	cmp	r2, #2
{
 800f246:	4603      	mov	r3, r0
 800f248:	b410      	push	{r4}
  if (speed == USBD_FS_SPEED)
 800f24a:	d00c      	beq.n	800f266 <USB_SetTurnaroundTime+0x22>
 800f24c:	f44f 5410 	mov.w	r4, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f250:	68d9      	ldr	r1, [r3, #12]
}
 800f252:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f254:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 800f258:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f25a:	68da      	ldr	r2, [r3, #12]
 800f25c:	4322      	orrs	r2, r4
}
 800f25e:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f262:	60da      	str	r2, [r3, #12]
}
 800f264:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800f266:	4a29      	ldr	r2, [pc, #164]	; (800f30c <USB_SetTurnaroundTime+0xc8>)
 800f268:	4829      	ldr	r0, [pc, #164]	; (800f310 <USB_SetTurnaroundTime+0xcc>)
 800f26a:	440a      	add	r2, r1
 800f26c:	4282      	cmp	r2, r0
 800f26e:	d93a      	bls.n	800f2e6 <USB_SetTurnaroundTime+0xa2>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800f270:	4a28      	ldr	r2, [pc, #160]	; (800f314 <USB_SetTurnaroundTime+0xd0>)
 800f272:	4829      	ldr	r0, [pc, #164]	; (800f318 <USB_SetTurnaroundTime+0xd4>)
 800f274:	440a      	add	r2, r1
 800f276:	4282      	cmp	r2, r0
 800f278:	d932      	bls.n	800f2e0 <USB_SetTurnaroundTime+0x9c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800f27a:	4a28      	ldr	r2, [pc, #160]	; (800f31c <USB_SetTurnaroundTime+0xd8>)
 800f27c:	4828      	ldr	r0, [pc, #160]	; (800f320 <USB_SetTurnaroundTime+0xdc>)
 800f27e:	440a      	add	r2, r1
 800f280:	4282      	cmp	r2, r0
 800f282:	d933      	bls.n	800f2ec <USB_SetTurnaroundTime+0xa8>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800f284:	4a27      	ldr	r2, [pc, #156]	; (800f324 <USB_SetTurnaroundTime+0xe0>)
 800f286:	f500 30c3 	add.w	r0, r0, #99840	; 0x18600
 800f28a:	440a      	add	r2, r1
 800f28c:	30a0      	adds	r0, #160	; 0xa0
 800f28e:	4282      	cmp	r2, r0
 800f290:	d92f      	bls.n	800f2f2 <USB_SetTurnaroundTime+0xae>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800f292:	4a25      	ldr	r2, [pc, #148]	; (800f328 <USB_SetTurnaroundTime+0xe4>)
 800f294:	4825      	ldr	r0, [pc, #148]	; (800f32c <USB_SetTurnaroundTime+0xe8>)
 800f296:	440a      	add	r2, r1
 800f298:	4282      	cmp	r2, r0
 800f29a:	d92d      	bls.n	800f2f8 <USB_SetTurnaroundTime+0xb4>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800f29c:	4a24      	ldr	r2, [pc, #144]	; (800f330 <USB_SetTurnaroundTime+0xec>)
 800f29e:	f500 2092 	add.w	r0, r0, #299008	; 0x49000
 800f2a2:	440a      	add	r2, r1
 800f2a4:	f500 7078 	add.w	r0, r0, #992	; 0x3e0
 800f2a8:	4282      	cmp	r2, r0
 800f2aa:	d928      	bls.n	800f2fe <USB_SetTurnaroundTime+0xba>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800f2ac:	4a21      	ldr	r2, [pc, #132]	; (800f334 <USB_SetTurnaroundTime+0xf0>)
 800f2ae:	f500 20c3 	add.w	r0, r0, #399360	; 0x61800
 800f2b2:	440a      	add	r2, r1
 800f2b4:	f500 7020 	add.w	r0, r0, #640	; 0x280
 800f2b8:	4282      	cmp	r2, r0
 800f2ba:	d9c7      	bls.n	800f24c <USB_SetTurnaroundTime+0x8>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800f2bc:	4a1e      	ldr	r2, [pc, #120]	; (800f338 <USB_SetTurnaroundTime+0xf4>)
 800f2be:	f500 10b7 	add.w	r0, r0, #1499136	; 0x16e000
 800f2c2:	440a      	add	r2, r1
 800f2c4:	f500 7058 	add.w	r0, r0, #864	; 0x360
 800f2c8:	4282      	cmp	r2, r0
 800f2ca:	d91b      	bls.n	800f304 <USB_SetTurnaroundTime+0xc0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800f2cc:	4a1b      	ldr	r2, [pc, #108]	; (800f33c <USB_SetTurnaroundTime+0xf8>)
 800f2ce:	4c1c      	ldr	r4, [pc, #112]	; (800f340 <USB_SetTurnaroundTime+0xfc>)
 800f2d0:	440a      	add	r2, r1
 800f2d2:	42a2      	cmp	r2, r4
 800f2d4:	bf8c      	ite	hi
 800f2d6:	f44f 54c0 	movhi.w	r4, #6144	; 0x1800
 800f2da:	f44f 54e0 	movls.w	r4, #7168	; 0x1c00
 800f2de:	e7b7      	b.n	800f250 <USB_SetTurnaroundTime+0xc>
 800f2e0:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 800f2e4:	e7b4      	b.n	800f250 <USB_SetTurnaroundTime+0xc>
 800f2e6:	f44f 5470 	mov.w	r4, #15360	; 0x3c00
 800f2ea:	e7b1      	b.n	800f250 <USB_SetTurnaroundTime+0xc>
 800f2ec:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 800f2f0:	e7ae      	b.n	800f250 <USB_SetTurnaroundTime+0xc>
 800f2f2:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 800f2f6:	e7ab      	b.n	800f250 <USB_SetTurnaroundTime+0xc>
 800f2f8:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 800f2fc:	e7a8      	b.n	800f250 <USB_SetTurnaroundTime+0xc>
 800f2fe:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 800f302:	e7a5      	b.n	800f250 <USB_SetTurnaroundTime+0xc>
 800f304:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 800f308:	e7a2      	b.n	800f250 <USB_SetTurnaroundTime+0xc>
 800f30a:	bf00      	nop
 800f30c:	ff275340 	.word	0xff275340
 800f310:	000c34ff 	.word	0x000c34ff
 800f314:	ff1b1e40 	.word	0xff1b1e40
 800f318:	000f423f 	.word	0x000f423f
 800f31c:	ff0bdc00 	.word	0xff0bdc00
 800f320:	00124f7f 	.word	0x00124f7f
 800f324:	fef98c80 	.word	0xfef98c80
 800f328:	fee5b660 	.word	0xfee5b660
 800f32c:	0016e35f 	.word	0x0016e35f
 800f330:	feced300 	.word	0xfeced300
 800f334:	feb35bc0 	.word	0xfeb35bc0
 800f338:	fe91ca00 	.word	0xfe91ca00
 800f33c:	fe5954e0 	.word	0xfe5954e0
 800f340:	00419cdf 	.word	0x00419cdf

0800f344 <USB_EnableGlobalInt>:
{
 800f344:	4602      	mov	r2, r0
}
 800f346:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800f348:	6893      	ldr	r3, [r2, #8]
 800f34a:	f043 0301 	orr.w	r3, r3, #1
 800f34e:	6093      	str	r3, [r2, #8]
}
 800f350:	4770      	bx	lr
 800f352:	bf00      	nop

0800f354 <USB_DisableGlobalInt>:
{
 800f354:	4602      	mov	r2, r0
}
 800f356:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f358:	6893      	ldr	r3, [r2, #8]
 800f35a:	f023 0301 	bic.w	r3, r3, #1
 800f35e:	6093      	str	r3, [r2, #8]
}
 800f360:	4770      	bx	lr
 800f362:	bf00      	nop

0800f364 <USB_SetCurrentMode>:
{
 800f364:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f366:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800f368:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f36a:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800f36e:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800f370:	d00b      	beq.n	800f38a <USB_SetCurrentMode+0x26>
  else if (mode == USB_DEVICE_MODE)
 800f372:	b941      	cbnz	r1, 800f386 <USB_SetCurrentMode+0x22>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f374:	68c3      	ldr	r3, [r0, #12]
 800f376:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f37a:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 800f37c:	2032      	movs	r0, #50	; 0x32
 800f37e:	f7f6 f921 	bl	80055c4 <HAL_Delay>
  return HAL_OK;
 800f382:	2000      	movs	r0, #0
}
 800f384:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 800f386:	2001      	movs	r0, #1
}
 800f388:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f38a:	68c3      	ldr	r3, [r0, #12]
 800f38c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f390:	60c3      	str	r3, [r0, #12]
 800f392:	e7f3      	b.n	800f37c <USB_SetCurrentMode+0x18>

0800f394 <USB_DevInit>:
{
 800f394:	b084      	sub	sp, #16
 800f396:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  for (i = 0U; i < 15U; i++)
 800f39a:	2400      	movs	r4, #0
{
 800f39c:	ae08      	add	r6, sp, #32
 800f39e:	4605      	mov	r5, r0
 800f3a0:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
    USBx->DIEPTXF[i] = 0U;
 800f3a4:	4620      	mov	r0, r4
{
 800f3a6:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800f3aa:	9912      	ldr	r1, [sp, #72]	; 0x48
 800f3ac:	9e08      	ldr	r6, [sp, #32]
 800f3ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    USBx->DIEPTXF[i] = 0U;
 800f3b0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  for (i = 0U; i < 15U; i++)
 800f3b4:	3401      	adds	r4, #1
    USBx->DIEPTXF[i] = 0U;
 800f3b6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  for (i = 0U; i < 15U; i++)
 800f3ba:	2c0f      	cmp	r4, #15
    USBx->DIEPTXF[i] = 0U;
 800f3bc:	6058      	str	r0, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f3be:	d1f7      	bne.n	800f3b0 <USB_DevInit+0x1c>
 800f3c0:	f505 6700 	add.w	r7, r5, #2048	; 0x800
  if (cfg.vbus_sensing_enable == 0U)
 800f3c4:	2900      	cmp	r1, #0
 800f3c6:	f040 809e 	bne.w	800f506 <USB_DevInit+0x172>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	f043 0302 	orr.w	r3, r3, #2
 800f3d0:	607b      	str	r3, [r7, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800f3d2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800f3d4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f3d8:	63ab      	str	r3, [r5, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800f3da:	682b      	ldr	r3, [r5, #0]
 800f3dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f3e0:	602b      	str	r3, [r5, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800f3e2:	682b      	ldr	r3, [r5, #0]
 800f3e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f3e8:	602b      	str	r3, [r5, #0]
  USBx_PCGCCTL = 0U;
 800f3ea:	2300      	movs	r3, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f3ec:	f1bc 0f01 	cmp.w	ip, #1
  USBx_PCGCCTL = 0U;
 800f3f0:	f8c5 3e00 	str.w	r3, [r5, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800f3f4:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
 800f3f8:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
  USBx_DEVICE->DCFG |= speed;
 800f3fc:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f400:	d03b      	beq.n	800f47a <USB_DevInit+0xe6>
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800f402:	f1bc 0f03 	cmp.w	ip, #3
 800f406:	d038      	beq.n	800f47a <USB_DevInit+0xe6>
  USBx_DEVICE->DCFG |= speed;
 800f408:	f043 0303 	orr.w	r3, r3, #3
 800f40c:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f410:	f44f 6284 	mov.w	r2, #1056	; 0x420
 800f414:	4b43      	ldr	r3, [pc, #268]	; (800f524 <USB_DevInit+0x190>)
 800f416:	612a      	str	r2, [r5, #16]
 800f418:	e001      	b.n	800f41e <USB_DevInit+0x8a>
    if (++count > 200000U)
 800f41a:	3b01      	subs	r3, #1
 800f41c:	d07a      	beq.n	800f514 <USB_DevInit+0x180>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f41e:	6928      	ldr	r0, [r5, #16]
 800f420:	f010 0020 	ands.w	r0, r0, #32
 800f424:	d1f9      	bne.n	800f41a <USB_DevInit+0x86>
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f426:	2210      	movs	r2, #16
 800f428:	4b3e      	ldr	r3, [pc, #248]	; (800f524 <USB_DevInit+0x190>)
 800f42a:	612a      	str	r2, [r5, #16]
 800f42c:	e001      	b.n	800f432 <USB_DevInit+0x9e>
    if (++count > 200000U)
 800f42e:	3b01      	subs	r3, #1
 800f430:	d06e      	beq.n	800f510 <USB_DevInit+0x17c>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f432:	692a      	ldr	r2, [r5, #16]
 800f434:	06d2      	lsls	r2, r2, #27
 800f436:	d4fa      	bmi.n	800f42e <USB_DevInit+0x9a>
  USBx_DEVICE->DIEPMSK = 0U;
 800f438:	2200      	movs	r2, #0
 800f43a:	613a      	str	r2, [r7, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f43c:	617a      	str	r2, [r7, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f43e:	61fa      	str	r2, [r7, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f440:	b316      	cbz	r6, 800f488 <USB_DevInit+0xf4>
 800f442:	f505 6310 	add.w	r3, r5, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f446:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f44a:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800f44e:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f450:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800f454:	e009      	b.n	800f46a <USB_DevInit+0xd6>
      USBx_INEP(i)->DIEPCTL = 0U;
 800f456:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f45a:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f45c:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f460:	f8c3 e008 	str.w	lr, [r3, #8]
 800f464:	3320      	adds	r3, #32
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f466:	42b2      	cmp	r2, r6
 800f468:	d031      	beq.n	800f4ce <USB_DevInit+0x13a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f46a:	681c      	ldr	r4, [r3, #0]
 800f46c:	2c00      	cmp	r4, #0
 800f46e:	daf2      	bge.n	800f456 <USB_DevInit+0xc2>
      if (i == 0U)
 800f470:	2a00      	cmp	r2, #0
 800f472:	d054      	beq.n	800f51e <USB_DevInit+0x18a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f474:	f8c3 8000 	str.w	r8, [r3]
 800f478:	e7ef      	b.n	800f45a <USB_DevInit+0xc6>
    if (cfg.speed == USBD_HS_SPEED)
 800f47a:	2a00      	cmp	r2, #0
 800f47c:	d0c6      	beq.n	800f40c <USB_DevInit+0x78>
  USBx_DEVICE->DCFG |= speed;
 800f47e:	f043 0301 	orr.w	r3, r3, #1
 800f482:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
 800f486:	e7c3      	b.n	800f410 <USB_DevInit+0x7c>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f488:	693b      	ldr	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 800f48a:	2600      	movs	r6, #0
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f48c:	f06f 4480 	mvn.w	r4, #1073741824	; 0x40000000
  if (cfg.dma_enable == 0U)
 800f490:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f492:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f496:	613b      	str	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 800f498:	61ae      	str	r6, [r5, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f49a:	616c      	str	r4, [r5, #20]
  if (cfg.dma_enable == 0U)
 800f49c:	b91a      	cbnz	r2, 800f4a6 <USB_DevInit+0x112>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f49e:	69ab      	ldr	r3, [r5, #24]
 800f4a0:	f043 0310 	orr.w	r3, r3, #16
 800f4a4:	61ab      	str	r3, [r5, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f4a6:	69ac      	ldr	r4, [r5, #24]
 800f4a8:	4b1f      	ldr	r3, [pc, #124]	; (800f528 <USB_DevInit+0x194>)
  if (cfg.Sof_enable != 0U)
 800f4aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f4ac:	4323      	orrs	r3, r4
 800f4ae:	61ab      	str	r3, [r5, #24]
  if (cfg.Sof_enable != 0U)
 800f4b0:	b11a      	cbz	r2, 800f4ba <USB_DevInit+0x126>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f4b2:	69ab      	ldr	r3, [r5, #24]
 800f4b4:	f043 0308 	orr.w	r3, r3, #8
 800f4b8:	61ab      	str	r3, [r5, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800f4ba:	2901      	cmp	r1, #1
 800f4bc:	d103      	bne.n	800f4c6 <USB_DevInit+0x132>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f4be:	69aa      	ldr	r2, [r5, #24]
 800f4c0:	4b1a      	ldr	r3, [pc, #104]	; (800f52c <USB_DevInit+0x198>)
 800f4c2:	4313      	orrs	r3, r2
 800f4c4:	61ab      	str	r3, [r5, #24]
}
 800f4c6:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f4ca:	b004      	add	sp, #16
 800f4cc:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f4ce:	2400      	movs	r4, #0
 800f4d0:	f505 6330 	add.w	r3, r5, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f4d4:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f4d8:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f4dc:	46a4      	mov	ip, r4
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f4de:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800f4e2:	e009      	b.n	800f4f8 <USB_DevInit+0x164>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f4e4:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f4e8:	3401      	adds	r4, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f4ea:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f4ee:	f8c3 e008 	str.w	lr, [r3, #8]
 800f4f2:	3320      	adds	r3, #32
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f4f4:	4294      	cmp	r4, r2
 800f4f6:	d0c7      	beq.n	800f488 <USB_DevInit+0xf4>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f4f8:	681e      	ldr	r6, [r3, #0]
 800f4fa:	2e00      	cmp	r6, #0
 800f4fc:	daf2      	bge.n	800f4e4 <USB_DevInit+0x150>
      if (i == 0U)
 800f4fe:	b15c      	cbz	r4, 800f518 <USB_DevInit+0x184>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f500:	f8c3 8000 	str.w	r8, [r3]
 800f504:	e7f0      	b.n	800f4e8 <USB_DevInit+0x154>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800f506:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800f508:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f50c:	63ab      	str	r3, [r5, #56]	; 0x38
 800f50e:	e76c      	b.n	800f3ea <USB_DevInit+0x56>
    ret = HAL_ERROR;
 800f510:	2001      	movs	r0, #1
 800f512:	e791      	b.n	800f438 <USB_DevInit+0xa4>
    ret = HAL_ERROR;
 800f514:	2001      	movs	r0, #1
 800f516:	e786      	b.n	800f426 <USB_DevInit+0x92>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f518:	f8c3 9000 	str.w	r9, [r3]
 800f51c:	e7e4      	b.n	800f4e8 <USB_DevInit+0x154>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f51e:	f8c3 9000 	str.w	r9, [r3]
 800f522:	e79a      	b.n	800f45a <USB_DevInit+0xc6>
 800f524:	00030d40 	.word	0x00030d40
 800f528:	803c3800 	.word	0x803c3800
 800f52c:	40000004 	.word	0x40000004

0800f530 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f530:	0189      	lsls	r1, r1, #6
 800f532:	4a07      	ldr	r2, [pc, #28]	; (800f550 <USB_FlushTxFifo+0x20>)
 800f534:	f041 0120 	orr.w	r1, r1, #32
 800f538:	6101      	str	r1, [r0, #16]
 800f53a:	e001      	b.n	800f540 <USB_FlushTxFifo+0x10>
    if (++count > 200000U)
 800f53c:	3a01      	subs	r2, #1
 800f53e:	d005      	beq.n	800f54c <USB_FlushTxFifo+0x1c>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f540:	6903      	ldr	r3, [r0, #16]
 800f542:	f013 0320 	ands.w	r3, r3, #32
 800f546:	d1f9      	bne.n	800f53c <USB_FlushTxFifo+0xc>
  return HAL_OK;
 800f548:	4618      	mov	r0, r3
 800f54a:	4770      	bx	lr
      return HAL_TIMEOUT;
 800f54c:	2003      	movs	r0, #3
}
 800f54e:	4770      	bx	lr
 800f550:	00030d40 	.word	0x00030d40

0800f554 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800f554:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800f558:	f013 0006 	ands.w	r0, r3, #6
 800f55c:	d004      	beq.n	800f568 <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800f55e:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 800f562:	bf14      	ite	ne
 800f564:	2002      	movne	r0, #2
 800f566:	200f      	moveq	r0, #15
}
 800f568:	4770      	bx	lr
 800f56a:	bf00      	nop

0800f56c <USB_ActivateEndpoint>:
{
 800f56c:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 800f56e:	780a      	ldrb	r2, [r1, #0]
 800f570:	2301      	movs	r3, #1
  if (ep->is_in == 1U)
 800f572:	784d      	ldrb	r5, [r1, #1]
 800f574:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 800f578:	f002 060f 	and.w	r6, r2, #15
 800f57c:	eb00 1042 	add.w	r0, r0, r2, lsl #5
 800f580:	2d01      	cmp	r5, #1
 800f582:	fa03 f306 	lsl.w	r3, r3, r6
 800f586:	d017      	beq.n	800f5b8 <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800f588:	69e2      	ldr	r2, [r4, #28]
 800f58a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800f58e:	61e3      	str	r3, [r4, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800f590:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800f594:	041b      	lsls	r3, r3, #16
 800f596:	d40c      	bmi.n	800f5b2 <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f598:	688a      	ldr	r2, [r1, #8]
 800f59a:	4b14      	ldr	r3, [pc, #80]	; (800f5ec <USB_ActivateEndpoint+0x80>)
 800f59c:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800f5a0:	78cc      	ldrb	r4, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f5a2:	f8d0 1b00 	ldr.w	r1, [r0, #2816]	; 0xb00
 800f5a6:	4313      	orrs	r3, r2
 800f5a8:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800f5ac:	430b      	orrs	r3, r1
 800f5ae:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800f5b2:	2000      	movs	r0, #0
 800f5b4:	bc70      	pop	{r4, r5, r6}
 800f5b6:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800f5b8:	69e5      	ldr	r5, [r4, #28]
 800f5ba:	432b      	orrs	r3, r5
 800f5bc:	61e3      	str	r3, [r4, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800f5be:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800f5c2:	041c      	lsls	r4, r3, #16
 800f5c4:	d4f5      	bmi.n	800f5b2 <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f5c6:	688c      	ldr	r4, [r1, #8]
 800f5c8:	4b08      	ldr	r3, [pc, #32]	; (800f5ec <USB_ActivateEndpoint+0x80>)
 800f5ca:	f3c4 040a 	ubfx	r4, r4, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800f5ce:	78cd      	ldrb	r5, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f5d0:	f8d0 1900 	ldr.w	r1, [r0, #2304]	; 0x900
 800f5d4:	4323      	orrs	r3, r4
 800f5d6:	ea43 4385 	orr.w	r3, r3, r5, lsl #18
 800f5da:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 800f5de:	430a      	orrs	r2, r1
}
 800f5e0:	bc70      	pop	{r4, r5, r6}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f5e2:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
}
 800f5e6:	2000      	movs	r0, #0
 800f5e8:	4770      	bx	lr
 800f5ea:	bf00      	nop
 800f5ec:	10008000 	.word	0x10008000

0800f5f0 <USB_DeactivateEndpoint>:
{
 800f5f0:	b410      	push	{r4}
  uint32_t epnum = (uint32_t)ep->num;
 800f5f2:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800f5f4:	7849      	ldrb	r1, [r1, #1]
 800f5f6:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 800f5fa:	2901      	cmp	r1, #1
 800f5fc:	d02a      	beq.n	800f654 <USB_DeactivateEndpoint+0x64>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f5fe:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 800f602:	2900      	cmp	r1, #0
 800f604:	db19      	blt.n	800f63a <USB_DeactivateEndpoint+0x4a>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f606:	f003 010f 	and.w	r1, r3, #15
 800f60a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f60e:	4c26      	ldr	r4, [pc, #152]	; (800f6a8 <USB_DeactivateEndpoint+0xb8>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f610:	408b      	lsls	r3, r1
 800f612:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800f616:	43db      	mvns	r3, r3
 800f618:	4019      	ands	r1, r3
 800f61a:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f61e:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 800f622:	400b      	ands	r3, r1
 800f624:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800f628:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f62a:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 800f62e:	401c      	ands	r4, r3
 800f630:	f8c2 4b00 	str.w	r4, [r2, #2816]	; 0xb00
}
 800f634:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f638:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800f63a:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 800f63e:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 800f642:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800f646:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 800f64a:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 800f64e:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
 800f652:	e7d8      	b.n	800f606 <USB_DeactivateEndpoint+0x16>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f654:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 800f658:	2900      	cmp	r1, #0
 800f65a:	da0b      	bge.n	800f674 <USB_DeactivateEndpoint+0x84>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800f65c:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 800f660:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 800f664:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800f668:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 800f66c:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 800f670:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f674:	f003 040f 	and.w	r4, r3, #15
 800f678:	2301      	movs	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800f67a:	490c      	ldr	r1, [pc, #48]	; (800f6ac <USB_DeactivateEndpoint+0xbc>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f67c:	40a3      	lsls	r3, r4
 800f67e:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800f682:	43db      	mvns	r3, r3
 800f684:	401c      	ands	r4, r3
 800f686:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f68a:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
 800f68e:	4023      	ands	r3, r4
}
 800f690:	f85d 4b04 	ldr.w	r4, [sp], #4
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f694:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800f698:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800f69a:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 800f69e:	4019      	ands	r1, r3
 800f6a0:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
}
 800f6a4:	4770      	bx	lr
 800f6a6:	bf00      	nop
 800f6a8:	eff37800 	.word	0xeff37800
 800f6ac:	ec337800 	.word	0xec337800

0800f6b0 <USB_EPStartXfer>:
{
 800f6b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 800f6b4:	784f      	ldrb	r7, [r1, #1]
 800f6b6:	780b      	ldrb	r3, [r1, #0]
 800f6b8:	2f01      	cmp	r7, #1
 800f6ba:	694c      	ldr	r4, [r1, #20]
 800f6bc:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800f6c0:	78ce      	ldrb	r6, [r1, #3]
 800f6c2:	d055      	beq.n	800f770 <USB_EPStartXfer+0xc0>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f6c4:	f503 6730 	add.w	r7, r3, #2816	; 0xb00
 800f6c8:	f8df e208 	ldr.w	lr, [pc, #520]	; 800f8d4 <USB_EPStartXfer+0x224>
 800f6cc:	f8d7 c010 	ldr.w	ip, [r7, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f6d0:	4d7e      	ldr	r5, [pc, #504]	; (800f8cc <USB_EPStartXfer+0x21c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f6d2:	ea0c 0e0e 	and.w	lr, ip, lr
 800f6d6:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800f6da:	f8c7 e010 	str.w	lr, [r7, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f6de:	f8d7 e010 	ldr.w	lr, [r7, #16]
 800f6e2:	ea0e 0505 	and.w	r5, lr, r5
 800f6e6:	613d      	str	r5, [r7, #16]
    if (ep->xfer_len == 0U)
 800f6e8:	b38c      	cbz	r4, 800f74e <USB_EPStartXfer+0x9e>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f6ea:	eb04 050c 	add.w	r5, r4, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f6ee:	4c78      	ldr	r4, [pc, #480]	; (800f8d0 <USB_EPStartXfer+0x220>)
 800f6f0:	f8d7 8010 	ldr.w	r8, [r7, #16]
    if (dma == 1U)
 800f6f4:	2a01      	cmp	r2, #1
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f6f6:	f105 35ff 	add.w	r5, r5, #4294967295
 800f6fa:	fbb5 f5fc 	udiv	r5, r5, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f6fe:	ea04 4ec5 	and.w	lr, r4, r5, lsl #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800f702:	b2ad      	uxth	r5, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f704:	ea4e 0e08 	orr.w	lr, lr, r8
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800f708:	fb0c f405 	mul.w	r4, ip, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f70c:	f8c7 e010 	str.w	lr, [r7, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800f710:	693d      	ldr	r5, [r7, #16]
 800f712:	f3c4 0412 	ubfx	r4, r4, #0, #19
 800f716:	ea44 0405 	orr.w	r4, r4, r5
 800f71a:	613c      	str	r4, [r7, #16]
    if (dma == 1U)
 800f71c:	d023      	beq.n	800f766 <USB_EPStartXfer+0xb6>
    if (ep->type == EP_TYPE_ISOC)
 800f71e:	2e01      	cmp	r6, #1
 800f720:	d10c      	bne.n	800f73c <USB_EPStartXfer+0x8c>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f722:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800f726:	f412 7f80 	tst.w	r2, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f72a:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800f72e:	bf0c      	ite	eq
 800f730:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f734:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800f738:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f73c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800f740:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800f744:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 800f748:	2000      	movs	r0, #0
 800f74a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f74e:	693d      	ldr	r5, [r7, #16]
 800f750:	f3cc 0412 	ubfx	r4, ip, #0, #19
    if (dma == 1U)
 800f754:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f756:	ea44 0405 	orr.w	r4, r4, r5
 800f75a:	613c      	str	r4, [r7, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f75c:	693c      	ldr	r4, [r7, #16]
 800f75e:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800f762:	613c      	str	r4, [r7, #16]
    if (dma == 1U)
 800f764:	d1db      	bne.n	800f71e <USB_EPStartXfer+0x6e>
      if ((uint32_t)ep->xfer_buff != 0U)
 800f766:	68ca      	ldr	r2, [r1, #12]
 800f768:	2a00      	cmp	r2, #0
 800f76a:	d0d8      	beq.n	800f71e <USB_EPStartXfer+0x6e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f76c:	617a      	str	r2, [r7, #20]
 800f76e:	e7d6      	b.n	800f71e <USB_EPStartXfer+0x6e>
 800f770:	f503 6510 	add.w	r5, r3, #2304	; 0x900
    if (ep->xfer_len == 0U)
 800f774:	b3ec      	cbz	r4, 800f7f2 <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f776:	f8d1 8008 	ldr.w	r8, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f77a:	f3c4 0c12 	ubfx	ip, r4, #0, #19
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f77e:	f8d5 9010 	ldr.w	r9, [r5, #16]
      if (ep->type == EP_TYPE_ISOC)
 800f782:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f784:	eb08 0e04 	add.w	lr, r8, r4
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f788:	f8df a148 	ldr.w	sl, [pc, #328]	; 800f8d4 <USB_EPStartXfer+0x224>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f78c:	f10e 3eff 	add.w	lr, lr, #4294967295
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f790:	ea09 0a0a 	and.w	sl, r9, sl
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f794:	f8df 9134 	ldr.w	r9, [pc, #308]	; 800f8cc <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f798:	f8c5 a010 	str.w	sl, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f79c:	f8d5 a010 	ldr.w	sl, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f7a0:	fbbe f8f8 	udiv	r8, lr, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f7a4:	ea0a 0909 	and.w	r9, sl, r9
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f7a8:	f8df e124 	ldr.w	lr, [pc, #292]	; 800f8d0 <USB_EPStartXfer+0x220>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f7ac:	f8c5 9010 	str.w	r9, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f7b0:	ea0e 4ec8 	and.w	lr, lr, r8, lsl #19
 800f7b4:	f8d5 8010 	ldr.w	r8, [r5, #16]
 800f7b8:	ea4e 0e08 	orr.w	lr, lr, r8
 800f7bc:	f8c5 e010 	str.w	lr, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f7c0:	f8d5 e010 	ldr.w	lr, [r5, #16]
 800f7c4:	ea4c 0c0e 	orr.w	ip, ip, lr
 800f7c8:	f8c5 c010 	str.w	ip, [r5, #16]
      if (ep->type == EP_TYPE_ISOC)
 800f7cc:	d052      	beq.n	800f874 <USB_EPStartXfer+0x1c4>
    if (dma == 1U)
 800f7ce:	2a01      	cmp	r2, #1
 800f7d0:	d05a      	beq.n	800f888 <USB_EPStartXfer+0x1d8>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f7d2:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800f7d6:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800f7da:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f7de:	780b      	ldrb	r3, [r1, #0]
 800f7e0:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800f7e4:	f003 030f 	and.w	r3, r3, #15
 800f7e8:	409f      	lsls	r7, r3
 800f7ea:	4317      	orrs	r7, r2
 800f7ec:	f8c0 7834 	str.w	r7, [r0, #2100]	; 0x834
 800f7f0:	e7aa      	b.n	800f748 <USB_EPStartXfer+0x98>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f7f2:	f8d5 e010 	ldr.w	lr, [r5, #16]
    if (dma == 1U)
 800f7f6:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f7f8:	f8df c0d0 	ldr.w	ip, [pc, #208]	; 800f8cc <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f7fc:	4f35      	ldr	r7, [pc, #212]	; (800f8d4 <USB_EPStartXfer+0x224>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f7fe:	ea0e 0c0c 	and.w	ip, lr, ip
 800f802:	f8c5 c010 	str.w	ip, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f806:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800f80a:	f44c 2c00 	orr.w	ip, ip, #524288	; 0x80000
 800f80e:	f8c5 c010 	str.w	ip, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f812:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800f816:	ea0c 0707 	and.w	r7, ip, r7
 800f81a:	612f      	str	r7, [r5, #16]
    if (dma == 1U)
 800f81c:	d034      	beq.n	800f888 <USB_EPStartXfer+0x1d8>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f81e:	f8d3 5900 	ldr.w	r5, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800f822:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f824:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800f828:	f8c3 5900 	str.w	r5, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800f82c:	d18c      	bne.n	800f748 <USB_EPStartXfer+0x98>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f82e:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
 800f832:	f415 7f80 	tst.w	r5, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f836:	f8d3 5900 	ldr.w	r5, [r3, #2304]	; 0x900
 800f83a:	bf0c      	ite	eq
 800f83c:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f840:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 800f844:	f8c3 5900 	str.w	r5, [r3, #2304]	; 0x900
  if (dma == 0U)
 800f848:	2a00      	cmp	r2, #0
 800f84a:	f47f af7d 	bne.w	800f748 <USB_EPStartXfer+0x98>
    count32b = ((uint32_t)len + 3U) / 4U;
 800f84e:	b2a2      	uxth	r2, r4
 800f850:	3203      	adds	r2, #3
    for (i = 0U; i < count32b; i++)
 800f852:	0892      	lsrs	r2, r2, #2
 800f854:	f43f af78 	beq.w	800f748 <USB_EPStartXfer+0x98>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f858:	780c      	ldrb	r4, [r1, #0]
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800f85a:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f85c:	eb00 3004 	add.w	r0, r0, r4, lsl #12
 800f860:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800f864:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 800f868:	f853 1b04 	ldr.w	r1, [r3], #4
    for (i = 0U; i < count32b; i++)
 800f86c:	4293      	cmp	r3, r2
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f86e:	6001      	str	r1, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800f870:	d1fa      	bne.n	800f868 <USB_EPStartXfer+0x1b8>
 800f872:	e769      	b.n	800f748 <USB_EPStartXfer+0x98>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f874:	692f      	ldr	r7, [r5, #16]
    if (dma == 1U)
 800f876:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f878:	f027 47c0 	bic.w	r7, r7, #1610612736	; 0x60000000
 800f87c:	612f      	str	r7, [r5, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800f87e:	692f      	ldr	r7, [r5, #16]
 800f880:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 800f884:	612f      	str	r7, [r5, #16]
    if (dma == 1U)
 800f886:	d11a      	bne.n	800f8be <USB_EPStartXfer+0x20e>
      if ((uint32_t)ep->dma_addr != 0U)
 800f888:	690a      	ldr	r2, [r1, #16]
 800f88a:	b102      	cbz	r2, 800f88e <USB_EPStartXfer+0x1de>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f88c:	616a      	str	r2, [r5, #20]
      if (ep->type == EP_TYPE_ISOC)
 800f88e:	2e01      	cmp	r6, #1
 800f890:	d10c      	bne.n	800f8ac <USB_EPStartXfer+0x1fc>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f892:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800f896:	f412 7f80 	tst.w	r2, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f89a:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800f89e:	bf0c      	ite	eq
 800f8a0:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f8a4:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800f8a8:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f8ac:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
}
 800f8b0:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f8b2:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800f8b6:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
 800f8ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f8be:	f8d3 5900 	ldr.w	r5, [r3, #2304]	; 0x900
 800f8c2:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800f8c6:	f8c3 5900 	str.w	r5, [r3, #2304]	; 0x900
 800f8ca:	e7b0      	b.n	800f82e <USB_EPStartXfer+0x17e>
 800f8cc:	e007ffff 	.word	0xe007ffff
 800f8d0:	1ff80000 	.word	0x1ff80000
 800f8d4:	fff80000 	.word	0xfff80000

0800f8d8 <USB_EP0StartXfer>:
{
 800f8d8:	b4f0      	push	{r4, r5, r6, r7}
  if (ep->is_in == 1U)
 800f8da:	784b      	ldrb	r3, [r1, #1]
 800f8dc:	780c      	ldrb	r4, [r1, #0]
 800f8de:	2b01      	cmp	r3, #1
 800f8e0:	694d      	ldr	r5, [r1, #20]
 800f8e2:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800f8e6:	d026      	beq.n	800f936 <USB_EP0StartXfer+0x5e>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f8e8:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 800f8ec:	4f3c      	ldr	r7, [pc, #240]	; (800f9e0 <USB_EP0StartXfer+0x108>)
 800f8ee:	6918      	ldr	r0, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f8f0:	4e3c      	ldr	r6, [pc, #240]	; (800f9e4 <USB_EP0StartXfer+0x10c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f8f2:	4007      	ands	r7, r0
 800f8f4:	6888      	ldr	r0, [r1, #8]
 800f8f6:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f8f8:	691f      	ldr	r7, [r3, #16]
 800f8fa:	403e      	ands	r6, r7
 800f8fc:	611e      	str	r6, [r3, #16]
    if (ep->xfer_len > 0U)
 800f8fe:	b105      	cbz	r5, 800f902 <USB_EP0StartXfer+0x2a>
      ep->xfer_len = ep->maxpacket;
 800f900:	6148      	str	r0, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f902:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800f904:	f3c0 0012 	ubfx	r0, r0, #0, #19
    if (dma == 1U)
 800f908:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f90a:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800f90e:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800f910:	691d      	ldr	r5, [r3, #16]
 800f912:	ea40 0005 	orr.w	r0, r0, r5
 800f916:	6118      	str	r0, [r3, #16]
    if (dma == 1U)
 800f918:	d008      	beq.n	800f92c <USB_EP0StartXfer+0x54>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f91a:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800f91e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f922:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 800f926:	2000      	movs	r0, #0
 800f928:	bcf0      	pop	{r4, r5, r6, r7}
 800f92a:	4770      	bx	lr
      if ((uint32_t)ep->xfer_buff != 0U)
 800f92c:	68ca      	ldr	r2, [r1, #12]
 800f92e:	2a00      	cmp	r2, #0
 800f930:	d0f3      	beq.n	800f91a <USB_EP0StartXfer+0x42>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f932:	615a      	str	r2, [r3, #20]
 800f934:	e7f1      	b.n	800f91a <USB_EP0StartXfer+0x42>
 800f936:	f504 6310 	add.w	r3, r4, #2304	; 0x900
    if (ep->xfer_len == 0U)
 800f93a:	2d00      	cmp	r5, #0
 800f93c:	d033      	beq.n	800f9a6 <USB_EP0StartXfer+0xce>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f93e:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800f942:	4f27      	ldr	r7, [pc, #156]	; (800f9e0 <USB_EP0StartXfer+0x108>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f944:	4e27      	ldr	r6, [pc, #156]	; (800f9e4 <USB_EP0StartXfer+0x10c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f946:	ea0c 0707 	and.w	r7, ip, r7
      if (ep->xfer_len > ep->maxpacket)
 800f94a:	f8d1 c008 	ldr.w	ip, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f94e:	611f      	str	r7, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 800f950:	45ac      	cmp	ip, r5
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f952:	691f      	ldr	r7, [r3, #16]
 800f954:	ea06 0607 	and.w	r6, r6, r7
 800f958:	611e      	str	r6, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 800f95a:	d202      	bcs.n	800f962 <USB_EP0StartXfer+0x8a>
        ep->xfer_len = ep->maxpacket;
 800f95c:	4665      	mov	r5, ip
 800f95e:	f8c1 c014 	str.w	ip, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f962:	691e      	ldr	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f964:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 800f968:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f96a:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800f96e:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f970:	691e      	ldr	r6, [r3, #16]
 800f972:	ea45 0506 	orr.w	r5, r5, r6
 800f976:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800f978:	d026      	beq.n	800f9c8 <USB_EP0StartXfer+0xf0>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f97a:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800f97e:	694a      	ldr	r2, [r1, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f980:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f984:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800f988:	2a00      	cmp	r2, #0
 800f98a:	d0cc      	beq.n	800f926 <USB_EP0StartXfer+0x4e>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f98c:	780a      	ldrb	r2, [r1, #0]
 800f98e:	2301      	movs	r3, #1
 800f990:	f8d0 1834 	ldr.w	r1, [r0, #2100]	; 0x834
 800f994:	f002 020f 	and.w	r2, r2, #15
 800f998:	4093      	lsls	r3, r2
 800f99a:	430b      	orrs	r3, r1
}
 800f99c:	bcf0      	pop	{r4, r5, r6, r7}
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f99e:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
}
 800f9a2:	2000      	movs	r0, #0
 800f9a4:	4770      	bx	lr
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f9a6:	691f      	ldr	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f9a8:	f5a5 2500 	sub.w	r5, r5, #524288	; 0x80000
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f9ac:	4e0d      	ldr	r6, [pc, #52]	; (800f9e4 <USB_EP0StartXfer+0x10c>)
    if (dma == 1U)
 800f9ae:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f9b0:	ea06 0607 	and.w	r6, r6, r7
 800f9b4:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f9b6:	691e      	ldr	r6, [r3, #16]
 800f9b8:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800f9bc:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f9be:	691e      	ldr	r6, [r3, #16]
 800f9c0:	ea05 0506 	and.w	r5, r5, r6
 800f9c4:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800f9c6:	d1d8      	bne.n	800f97a <USB_EP0StartXfer+0xa2>
      if ((uint32_t)ep->dma_addr != 0U)
 800f9c8:	690a      	ldr	r2, [r1, #16]
 800f9ca:	b102      	cbz	r2, 800f9ce <USB_EP0StartXfer+0xf6>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f9cc:	615a      	str	r2, [r3, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f9ce:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
}
 800f9d2:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f9d4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f9d8:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
}
 800f9dc:	bcf0      	pop	{r4, r5, r6, r7}
 800f9de:	4770      	bx	lr
 800f9e0:	fff80000 	.word	0xfff80000
 800f9e4:	e007ffff 	.word	0xe007ffff

0800f9e8 <USB_WritePacket>:
{
 800f9e8:	b410      	push	{r4}
 800f9ea:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 800f9ee:	b96c      	cbnz	r4, 800fa0c <USB_WritePacket+0x24>
    count32b = ((uint32_t)len + 3U) / 4U;
 800f9f0:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800f9f2:	089b      	lsrs	r3, r3, #2
 800f9f4:	d00a      	beq.n	800fa0c <USB_WritePacket+0x24>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f9f6:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800f9fa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800f9fe:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 800fa02:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 800fa06:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800fa08:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800fa0a:	d1fa      	bne.n	800fa02 <USB_WritePacket+0x1a>
}
 800fa0c:	2000      	movs	r0, #0
 800fa0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fa12:	4770      	bx	lr

0800fa14 <USB_ReadPacket>:
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800fa14:	3203      	adds	r2, #3
  for (i = 0U; i < count32b; i++)
 800fa16:	0892      	lsrs	r2, r2, #2
 800fa18:	d00c      	beq.n	800fa34 <USB_ReadPacket+0x20>
{
 800fa1a:	b410      	push	{r4}
 800fa1c:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
 800fa20:	eb01 0082 	add.w	r0, r1, r2, lsl #2
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800fa24:	6823      	ldr	r3, [r4, #0]
 800fa26:	f841 3b04 	str.w	r3, [r1], #4
  for (i = 0U; i < count32b; i++)
 800fa2a:	4281      	cmp	r1, r0
 800fa2c:	d1fa      	bne.n	800fa24 <USB_ReadPacket+0x10>
}
 800fa2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fa32:	4770      	bx	lr
  uint32_t *pDest = (uint32_t *)dest;
 800fa34:	4608      	mov	r0, r1
}
 800fa36:	4770      	bx	lr

0800fa38 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 800fa38:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800fa3a:	784a      	ldrb	r2, [r1, #1]
 800fa3c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800fa40:	3300      	adds	r3, #0
 800fa42:	bf18      	it	ne
 800fa44:	2301      	movne	r3, #1
 800fa46:	2a01      	cmp	r2, #1
 800fa48:	d012      	beq.n	800fa70 <USB_EPSetStall+0x38>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800fa4a:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800fa4e:	2a00      	cmp	r2, #0
 800fa50:	db06      	blt.n	800fa60 <USB_EPSetStall+0x28>
 800fa52:	b12b      	cbz	r3, 800fa60 <USB_EPSetStall+0x28>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800fa54:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800fa58:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800fa5c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800fa60:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800fa64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800fa68:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800fa6c:	2000      	movs	r0, #0
 800fa6e:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800fa70:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800fa74:	2a00      	cmp	r2, #0
 800fa76:	db06      	blt.n	800fa86 <USB_EPSetStall+0x4e>
 800fa78:	b12b      	cbz	r3, 800fa86 <USB_EPSetStall+0x4e>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800fa7a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800fa7e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800fa82:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800fa86:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800fa8a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800fa8e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800fa92:	2000      	movs	r0, #0
 800fa94:	4770      	bx	lr
 800fa96:	bf00      	nop

0800fa98 <USB_EPClearStall>:
{
 800fa98:	78cb      	ldrb	r3, [r1, #3]
 800fa9a:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800fa9c:	7849      	ldrb	r1, [r1, #1]
 800fa9e:	3b02      	subs	r3, #2
 800faa0:	eb00 1042 	add.w	r0, r0, r2, lsl #5
 800faa4:	2901      	cmp	r1, #1
 800faa6:	b2db      	uxtb	r3, r3
 800faa8:	d011      	beq.n	800face <USB_EPClearStall+0x36>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800faaa:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800faae:	2b01      	cmp	r3, #1
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800fab0:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800fab4:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800fab8:	d901      	bls.n	800fabe <USB_EPClearStall+0x26>
}
 800faba:	2000      	movs	r0, #0
 800fabc:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800fabe:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800fac2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fac6:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800faca:	2000      	movs	r0, #0
 800facc:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800face:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800fad2:	2b01      	cmp	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800fad4:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800fad8:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800fadc:	d8ed      	bhi.n	800faba <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800fade:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800fae2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fae6:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800faea:	2000      	movs	r0, #0
 800faec:	4770      	bx	lr
 800faee:	bf00      	nop

0800faf0 <USB_SetDevAddress>:
{
 800faf0:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800faf2:	0109      	lsls	r1, r1, #4
}
 800faf4:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800faf6:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800fafa:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800fafe:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 800fb02:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800fb06:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 800fb0a:	4311      	orrs	r1, r2
 800fb0c:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 800fb10:	4770      	bx	lr
 800fb12:	bf00      	nop

0800fb14 <USB_DevConnect>:
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800fb14:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  HAL_Delay(3U);
 800fb18:	2003      	movs	r0, #3
{
 800fb1a:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800fb1c:	6853      	ldr	r3, [r2, #4]
 800fb1e:	f023 0302 	bic.w	r3, r3, #2
 800fb22:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800fb24:	f7f5 fd4e 	bl	80055c4 <HAL_Delay>
}
 800fb28:	2000      	movs	r0, #0
 800fb2a:	bd08      	pop	{r3, pc}

0800fb2c <USB_DevDisconnect>:
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800fb2c:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  HAL_Delay(3U);
 800fb30:	2003      	movs	r0, #3
{
 800fb32:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800fb34:	6853      	ldr	r3, [r2, #4]
 800fb36:	f043 0302 	orr.w	r3, r3, #2
 800fb3a:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800fb3c:	f7f5 fd42 	bl	80055c4 <HAL_Delay>
}
 800fb40:	2000      	movs	r0, #0
 800fb42:	bd08      	pop	{r3, pc}

0800fb44 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800fb44:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800fb46:	6980      	ldr	r0, [r0, #24]
}
 800fb48:	4010      	ands	r0, r2
 800fb4a:	4770      	bx	lr

0800fb4c <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800fb4c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800fb50:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800fb54:	69c0      	ldr	r0, [r0, #28]
 800fb56:	4018      	ands	r0, r3
}
 800fb58:	0c00      	lsrs	r0, r0, #16
 800fb5a:	4770      	bx	lr

0800fb5c <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800fb5c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800fb60:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800fb64:	69c0      	ldr	r0, [r0, #28]
 800fb66:	4018      	ands	r0, r3
}
 800fb68:	b280      	uxth	r0, r0
 800fb6a:	4770      	bx	lr

0800fb6c <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800fb6c:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800fb70:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800fb74:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800fb78:	6940      	ldr	r0, [r0, #20]
}
 800fb7a:	4010      	ands	r0, r2
 800fb7c:	4770      	bx	lr
 800fb7e:	bf00      	nop

0800fb80 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 800fb80:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800fb84:	eb00 1041 	add.w	r0, r0, r1, lsl #5
{
 800fb88:	b410      	push	{r4}
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800fb8a:	f001 040f 	and.w	r4, r1, #15
  msk = USBx_DEVICE->DIEPMSK;
 800fb8e:	6911      	ldr	r1, [r2, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800fb90:	6b53      	ldr	r3, [r2, #52]	; 0x34
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800fb92:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800fb96:	40e3      	lsrs	r3, r4
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800fb98:	6880      	ldr	r0, [r0, #8]
}
 800fb9a:	f85d 4b04 	ldr.w	r4, [sp], #4
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800fb9e:	01db      	lsls	r3, r3, #7
 800fba0:	b2db      	uxtb	r3, r3
 800fba2:	430b      	orrs	r3, r1
}
 800fba4:	4018      	ands	r0, r3
 800fba6:	4770      	bx	lr

0800fba8 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800fba8:	6940      	ldr	r0, [r0, #20]
}
 800fbaa:	f000 0001 	and.w	r0, r0, #1
 800fbae:	4770      	bx	lr

0800fbb0 <USB_ActivateSetup>:
{
 800fbb0:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800fbb2:	4a09      	ldr	r2, [pc, #36]	; (800fbd8 <USB_ActivateSetup+0x28>)
}
 800fbb4:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800fbb6:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 800fbba:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800fbbc:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 800fbc0:	4022      	ands	r2, r4
}
 800fbc2:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800fbc6:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800fbca:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800fbce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fbd2:	604b      	str	r3, [r1, #4]
}
 800fbd4:	4770      	bx	lr
 800fbd6:	bf00      	nop
 800fbd8:	fffff800 	.word	0xfffff800

0800fbdc <USB_EP0_OutStart>:
{
 800fbdc:	b430      	push	{r4, r5}
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800fbde:	4c12      	ldr	r4, [pc, #72]	; (800fc28 <USB_EP0_OutStart+0x4c>)
 800fbe0:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800fbe4:	6c05      	ldr	r5, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800fbe6:	42a5      	cmp	r5, r4
 800fbe8:	d903      	bls.n	800fbf2 <USB_EP0_OutStart+0x16>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fbea:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	; 0xb00
 800fbee:	2c00      	cmp	r4, #0
 800fbf0:	db16      	blt.n	800fc20 <USB_EP0_OutStart+0x44>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800fbf2:	2400      	movs	r4, #0
  if (dma == 1U)
 800fbf4:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800fbf6:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800fbf8:	691c      	ldr	r4, [r3, #16]
 800fbfa:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800fbfe:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800fc00:	691c      	ldr	r4, [r3, #16]
 800fc02:	f044 0418 	orr.w	r4, r4, #24
 800fc06:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800fc08:	691c      	ldr	r4, [r3, #16]
 800fc0a:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 800fc0e:	611c      	str	r4, [r3, #16]
  if (dma == 1U)
 800fc10:	d106      	bne.n	800fc20 <USB_EP0_OutStart+0x44>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800fc12:	615a      	str	r2, [r3, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800fc14:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800fc18:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800fc1c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800fc20:	2000      	movs	r0, #0
 800fc22:	bc30      	pop	{r4, r5}
 800fc24:	4770      	bx	lr
 800fc26:	bf00      	nop
 800fc28:	4f54300a 	.word	0x4f54300a

0800fc2c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800fc2c:	b508      	push	{r3, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800fc2e:	4903      	ldr	r1, [pc, #12]	; (800fc3c <MX_FATFS_Init+0x10>)
 800fc30:	4803      	ldr	r0, [pc, #12]	; (800fc40 <MX_FATFS_Init+0x14>)
 800fc32:	f001 f97f 	bl	8010f34 <FATFS_LinkDriver>
 800fc36:	4b03      	ldr	r3, [pc, #12]	; (800fc44 <MX_FATFS_Init+0x18>)
 800fc38:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800fc3a:	bd08      	pop	{r3, pc}
 800fc3c:	2002b48c 	.word	0x2002b48c
 800fc40:	200002ac 	.word	0x200002ac
 800fc44:	2002b490 	.word	0x2002b490

0800fc48 <USER_initialize>:
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800fc48:	4b02      	ldr	r3, [pc, #8]	; (800fc54 <USER_initialize+0xc>)
 800fc4a:	2201      	movs	r2, #1
 800fc4c:	701a      	strb	r2, [r3, #0]
    return Stat;
 800fc4e:	7818      	ldrb	r0, [r3, #0]
  /* USER CODE END INIT */
}
 800fc50:	4770      	bx	lr
 800fc52:	bf00      	nop
 800fc54:	200002a8 	.word	0x200002a8

0800fc58 <USER_read>:
)
{
  /* USER CODE BEGIN READ */
    return RES_OK;
  /* USER CODE END READ */
}
 800fc58:	2000      	movs	r0, #0
 800fc5a:	4770      	bx	lr

0800fc5c <USER_ioctl>:
{
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
    return res;
  /* USER CODE END IOCTL */
}
 800fc5c:	2001      	movs	r0, #1
 800fc5e:	4770      	bx	lr

0800fc60 <USER_write>:
 800fc60:	2000      	movs	r0, #0
 800fc62:	4770      	bx	lr

0800fc64 <USER_status>:
 800fc64:	4b02      	ldr	r3, [pc, #8]	; (800fc70 <USER_status+0xc>)
 800fc66:	2201      	movs	r2, #1
 800fc68:	701a      	strb	r2, [r3, #0]
 800fc6a:	7818      	ldrb	r0, [r3, #0]
 800fc6c:	4770      	bx	lr
 800fc6e:	bf00      	nop
 800fc70:	200002a8 	.word	0x200002a8

0800fc74 <MX_LWIP_Init>:
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800fc74:	2100      	movs	r1, #0
{
 800fc76:	b5f0      	push	{r4, r5, r6, r7, lr}
  tcpip_init( NULL, NULL );
 800fc78:	4608      	mov	r0, r1
{
 800fc7a:	b08f      	sub	sp, #60	; 0x3c
  tcpip_init( NULL, NULL );
 800fc7c:	f003 fdb2 	bl	80137e4 <tcpip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 800fc80:	2400      	movs	r4, #0
  netmask.addr = 0;
 800fc82:	4f20      	ldr	r7, [pc, #128]	; (800fd04 <MX_LWIP_Init+0x90>)
  gw.addr = 0;

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800fc84:	4b20      	ldr	r3, [pc, #128]	; (800fd08 <MX_LWIP_Init+0x94>)
 800fc86:	4e21      	ldr	r6, [pc, #132]	; (800fd0c <MX_LWIP_Init+0x98>)
 800fc88:	463a      	mov	r2, r7
 800fc8a:	9302      	str	r3, [sp, #8]
 800fc8c:	9400      	str	r4, [sp, #0]
  ipaddr.addr = 0;
 800fc8e:	4820      	ldr	r0, [pc, #128]	; (800fd10 <MX_LWIP_Init+0x9c>)
  netmask.addr = 0;
 800fc90:	603c      	str	r4, [r7, #0]
  gw.addr = 0;
 800fc92:	4d20      	ldr	r5, [pc, #128]	; (800fd14 <MX_LWIP_Init+0xa0>)
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800fc94:	4601      	mov	r1, r0
 800fc96:	4f20      	ldr	r7, [pc, #128]	; (800fd18 <MX_LWIP_Init+0xa4>)
 800fc98:	462b      	mov	r3, r5
  ipaddr.addr = 0;
 800fc9a:	6004      	str	r4, [r0, #0]
  gw.addr = 0;
 800fc9c:	602c      	str	r4, [r5, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800fc9e:	4630      	mov	r0, r6
 800fca0:	9701      	str	r7, [sp, #4]
 800fca2:	f006 fb9b 	bl	80163dc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800fca6:	4630      	mov	r0, r6
 800fca8:	f006 fc44 	bl	8016534 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800fcac:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800fcb0:	4630      	mov	r0, r6
  if (netif_is_link_up(&gnetif))
 800fcb2:	075b      	lsls	r3, r3, #29
 800fcb4:	d422      	bmi.n	800fcfc <MX_LWIP_Init+0x88>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800fcb6:	f006 fc65 	bl	8016584 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800fcba:	4918      	ldr	r1, [pc, #96]	; (800fd1c <MX_LWIP_Init+0xa8>)

  link_arg.netif = &gnetif;
  link_arg.semaphore = Netif_LinkSemaphore;
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 800fcbc:	ac07      	add	r4, sp, #28
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800fcbe:	4813      	ldr	r0, [pc, #76]	; (800fd0c <MX_LWIP_Init+0x98>)
 800fcc0:	f006 fcc8 	bl	8016654 <netif_set_link_callback>
  osSemaphoreDef(Netif_SEM);
 800fcc4:	2300      	movs	r3, #0
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800fcc6:	2101      	movs	r1, #1
 800fcc8:	a805      	add	r0, sp, #20
  link_arg.netif = &gnetif;
 800fcca:	4f15      	ldr	r7, [pc, #84]	; (800fd20 <MX_LWIP_Init+0xac>)
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 800fccc:	4d15      	ldr	r5, [pc, #84]	; (800fd24 <MX_LWIP_Init+0xb0>)
  osSemaphoreDef(Netif_SEM);
 800fcce:	e9cd 3305 	strd	r3, r3, [sp, #20]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800fcd2:	f001 fa0f 	bl	80110f4 <osSemaphoreCreate>
 800fcd6:	4b14      	ldr	r3, [pc, #80]	; (800fd28 <MX_LWIP_Init+0xb4>)
  link_arg.semaphore = Netif_LinkSemaphore;
 800fcd8:	6078      	str	r0, [r7, #4]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800fcda:	6018      	str	r0, [r3, #0]
  link_arg.netif = &gnetif;
 800fcdc:	603e      	str	r6, [r7, #0]
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 800fcde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fce0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fce2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800fce6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 800fcea:	4639      	mov	r1, r7
 800fcec:	a807      	add	r0, sp, #28
 800fcee:	f001 f955 	bl	8010f9c <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 800fcf2:	4806      	ldr	r0, [pc, #24]	; (800fd0c <MX_LWIP_Init+0x98>)
 800fcf4:	f00d faa0 	bl	801d238 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800fcf8:	b00f      	add	sp, #60	; 0x3c
 800fcfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    netif_set_up(&gnetif);
 800fcfc:	f006 fc20 	bl	8016540 <netif_set_up>
 800fd00:	e7db      	b.n	800fcba <MX_LWIP_Init+0x46>
 800fd02:	bf00      	nop
 800fd04:	2002b940 	.word	0x2002b940
 800fd08:	0801375d 	.word	0x0801375d
 800fd0c:	2002b900 	.word	0x2002b900
 800fd10:	2002b93c 	.word	0x2002b93c
 800fd14:	2002b944 	.word	0x2002b944
 800fd18:	08010029 	.word	0x08010029
 800fd1c:	08010219 	.word	0x08010219
 800fd20:	2002b8f8 	.word	0x2002b8f8
 800fd24:	080249c4 	.word	0x080249c4
 800fd28:	200016e4 	.word	0x200016e4

0800fd2c <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800fd2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800fd30:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 800fde4 <low_level_output+0xb8>
{
 800fd34:	b083      	sub	sp, #12
  uint32_t payloadoffset = 0;
  DmaTxDesc = heth.TxDesc;
  bufferoffset = 0;

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800fd36:	468b      	mov	fp, r1
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800fd38:	f8da 402c 	ldr.w	r4, [sl, #44]	; 0x2c
 800fd3c:	68a3      	ldr	r3, [r4, #8]
  for(q = p; q != NULL; q = q->next)
 800fd3e:	2900      	cmp	r1, #0
 800fd40:	d048      	beq.n	800fdd4 <low_level_output+0xa8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800fd42:	6822      	ldr	r2, [r4, #0]
 800fd44:	2a00      	cmp	r2, #0
 800fd46:	db1f      	blt.n	800fd88 <low_level_output+0x5c>
  bufferoffset = 0;
 800fd48:	2000      	movs	r0, #0
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
      payloadoffset = 0;

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800fd4a:	f240 59f4 	movw	r9, #1524	; 0x5f4
  uint32_t framelength = 0;
 800fd4e:	4680      	mov	r8, r0
      byteslefttocopy = q->len;
 800fd50:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      payloadoffset = 0;
 800fd54:	2700      	movs	r7, #0
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800fd56:	1816      	adds	r6, r2, r0
 800fd58:	454e      	cmp	r6, r9
 800fd5a:	d803      	bhi.n	800fd64 <low_level_output+0x38>
 800fd5c:	e027      	b.n	800fdae <low_level_output+0x82>
 800fd5e:	454e      	cmp	r6, r9
        {
          errval = ERR_USE;
          goto error;
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800fd60:	68a3      	ldr	r3, [r4, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800fd62:	d923      	bls.n	800fdac <low_level_output+0x80>
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800fd64:	eba9 0500 	sub.w	r5, r9, r0
 800fd68:	f8db 1004 	ldr.w	r1, [fp, #4]
 800fd6c:	4418      	add	r0, r3

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800fd6e:	f2a6 56f4 	subw	r6, r6, #1524	; 0x5f4
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800fd72:	4439      	add	r1, r7
 800fd74:	462a      	mov	r2, r5
 800fd76:	f00f ff0a 	bl	801fb8e <memcpy>
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800fd7a:	68e4      	ldr	r4, [r4, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
        bufferoffset = 0;
 800fd7c:	2000      	movs	r0, #0
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800fd7e:	442f      	add	r7, r5
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800fd80:	6823      	ldr	r3, [r4, #0]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800fd82:	44a8      	add	r8, r5
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800fd84:	4283      	cmp	r3, r0
 800fd86:	daea      	bge.n	800fd5e <low_level_output+0x32>
        errval = ERR_USE;
 800fd88:	f06f 0007 	mvn.w	r0, #7
  errval = ERR_OK;

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800fd8c:	f8da 3000 	ldr.w	r3, [sl]
 800fd90:	f241 0214 	movw	r2, #4116	; 0x1014
 800fd94:	5899      	ldr	r1, [r3, r2]
 800fd96:	0689      	lsls	r1, r1, #26
 800fd98:	d505      	bpl.n	800fda6 <low_level_output+0x7a>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800fd9a:	2520      	movs	r5, #32

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800fd9c:	f241 0104 	movw	r1, #4100	; 0x1004
 800fda0:	2400      	movs	r4, #0
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800fda2:	509d      	str	r5, [r3, r2]
    heth.Instance->DMATPDR = 0;
 800fda4:	505c      	str	r4, [r3, r1]
  }
  return errval;
}
 800fda6:	b003      	add	sp, #12
 800fda8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800fdac:	4632      	mov	r2, r6
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800fdae:	f8db 1004 	ldr.w	r1, [fp, #4]
 800fdb2:	4418      	add	r0, r3
 800fdb4:	9301      	str	r3, [sp, #4]
      framelength = framelength + byteslefttocopy;
 800fdb6:	4490      	add	r8, r2
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800fdb8:	4439      	add	r1, r7
 800fdba:	f00f fee8 	bl	801fb8e <memcpy>
  for(q = p; q != NULL; q = q->next)
 800fdbe:	f8db b000 	ldr.w	fp, [fp]
 800fdc2:	9b01      	ldr	r3, [sp, #4]
 800fdc4:	f1bb 0f00 	cmp.w	fp, #0
 800fdc8:	d005      	beq.n	800fdd6 <low_level_output+0xaa>
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800fdca:	6822      	ldr	r2, [r4, #0]
 800fdcc:	4630      	mov	r0, r6
 800fdce:	2a00      	cmp	r2, #0
 800fdd0:	dabe      	bge.n	800fd50 <low_level_output+0x24>
 800fdd2:	e7d9      	b.n	800fd88 <low_level_output+0x5c>
  uint32_t framelength = 0;
 800fdd4:	4688      	mov	r8, r1
  HAL_ETH_TransmitFrame(&heth, framelength);
 800fdd6:	4641      	mov	r1, r8
 800fdd8:	4802      	ldr	r0, [pc, #8]	; (800fde4 <low_level_output+0xb8>)
 800fdda:	f7f7 fce9 	bl	80077b0 <HAL_ETH_TransmitFrame>
  errval = ERR_OK;
 800fdde:	2000      	movs	r0, #0
 800fde0:	e7d4      	b.n	800fd8c <low_level_output+0x60>
 800fde2:	bf00      	nop
 800fde4:	2002d218 	.word	0x2002d218

0800fde8 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800fde8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdec:	f8df a10c 	ldr.w	sl, [pc, #268]	; 800fefc <ethernetif_input+0x114>
 800fdf0:	b083      	sub	sp, #12
 800fdf2:	9001      	str	r0, [sp, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800fdf4:	4b3f      	ldr	r3, [pc, #252]	; (800fef4 <ethernetif_input+0x10c>)
 800fdf6:	f04f 31ff 	mov.w	r1, #4294967295
 800fdfa:	6818      	ldr	r0, [r3, #0]
 800fdfc:	f001 f9a4 	bl	8011148 <osSemaphoreWait>
 800fe00:	2800      	cmp	r0, #0
 800fe02:	d1f7      	bne.n	800fdf4 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800fe04:	483c      	ldr	r0, [pc, #240]	; (800fef8 <ethernetif_input+0x110>)
 800fe06:	f00f fab3 	bl	801f370 <sys_mutex_lock>
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 800fe0a:	483c      	ldr	r0, [pc, #240]	; (800fefc <ethernetif_input+0x114>)
 800fe0c:	f7f7 fd4e 	bl	80078ac <HAL_ETH_GetReceivedFrame_IT>
 800fe10:	4604      	mov	r4, r0
 800fe12:	2800      	cmp	r0, #0
 800fe14:	d169      	bne.n	800feea <ethernetif_input+0x102>
  len = heth.RxFrameInfos.length;
 800fe16:	f8ba 103c 	ldrh.w	r1, [sl, #60]	; 0x3c
  if (len > 0)
 800fe1a:	bb71      	cbnz	r1, 800fe7a <ethernetif_input+0x92>
  struct pbuf *p = NULL;
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	9300      	str	r3, [sp, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800fe20:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800fe24:	f8da 3030 	ldr.w	r3, [sl, #48]	; 0x30
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800fe28:	b140      	cbz	r0, 800fe3c <ethernetif_input+0x54>
 800fe2a:	2100      	movs	r1, #0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800fe2c:	681a      	ldr	r2, [r3, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800fe2e:	3101      	adds	r1, #1
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800fe30:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800fe34:	4281      	cmp	r1, r0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800fe36:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800fe38:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800fe3a:	d1f7      	bne.n	800fe2c <ethernetif_input+0x44>
    heth.RxFrameInfos.SegCount =0;
 800fe3c:	2100      	movs	r1, #0
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800fe3e:	f8da 3000 	ldr.w	r3, [sl]
 800fe42:	f241 0214 	movw	r2, #4116	; 0x1014
    heth.RxFrameInfos.SegCount =0;
 800fe46:	f8ca 1038 	str.w	r1, [sl, #56]	; 0x38
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800fe4a:	5899      	ldr	r1, [r3, r2]
 800fe4c:	0609      	lsls	r1, r1, #24
 800fe4e:	d505      	bpl.n	800fe5c <ethernetif_input+0x74>
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800fe50:	2080      	movs	r0, #128	; 0x80
    heth.Instance->DMARPDR = 0;
 800fe52:	f241 0108 	movw	r1, #4104	; 0x1008
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800fe56:	5098      	str	r0, [r3, r2]
    heth.Instance->DMARPDR = 0;
 800fe58:	2200      	movs	r2, #0
 800fe5a:	505a      	str	r2, [r3, r1]
        p = low_level_input( netif );
        if   (p != NULL)
 800fe5c:	9800      	ldr	r0, [sp, #0]
 800fe5e:	2800      	cmp	r0, #0
 800fe60:	d043      	beq.n	800feea <ethernetif_input+0x102>
        {
          if (netif->input( p, netif) != ERR_OK )
 800fe62:	9901      	ldr	r1, [sp, #4]
 800fe64:	690b      	ldr	r3, [r1, #16]
 800fe66:	4798      	blx	r3
 800fe68:	b918      	cbnz	r0, 800fe72 <ethernetif_input+0x8a>
          {
            pbuf_free(p);
          }
        }
        UNLOCK_TCPIP_CORE();
 800fe6a:	4823      	ldr	r0, [pc, #140]	; (800fef8 <ethernetif_input+0x110>)
 800fe6c:	f00f fa86 	bl	801f37c <sys_mutex_unlock>
 800fe70:	e7c8      	b.n	800fe04 <ethernetif_input+0x1c>
            pbuf_free(p);
 800fe72:	9800      	ldr	r0, [sp, #0]
 800fe74:	f006 fcd8 	bl	8016828 <pbuf_free>
 800fe78:	e7f7      	b.n	800fe6a <ethernetif_input+0x82>
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800fe7a:	f44f 72c1 	mov.w	r2, #386	; 0x182
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800fe7e:	f8da 5040 	ldr.w	r5, [sl, #64]	; 0x40
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800fe82:	f006 fd3f 	bl	8016904 <pbuf_alloc>
  if (p != NULL)
 800fe86:	9000      	str	r0, [sp, #0]
 800fe88:	2800      	cmp	r0, #0
 800fe8a:	d0c7      	beq.n	800fe1c <ethernetif_input+0x34>
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800fe8c:	46a8      	mov	r8, r5
    bufferoffset = 0;
 800fe8e:	4621      	mov	r1, r4
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800fe90:	f8da 6030 	ldr.w	r6, [sl, #48]	; 0x30
 800fe94:	4683      	mov	fp, r0
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800fe96:	f240 59f4 	movw	r9, #1524	; 0x5f4
      byteslefttocopy = q->len;
 800fe9a:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      payloadoffset = 0;
 800fe9e:	2500      	movs	r5, #0
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800fea0:	1854      	adds	r4, r2, r1
 800fea2:	454c      	cmp	r4, r9
 800fea4:	d914      	bls.n	800fed0 <ethernetif_input+0xe8>
      payloadoffset = 0;
 800fea6:	4643      	mov	r3, r8
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800fea8:	eba9 0701 	sub.w	r7, r9, r1
 800feac:	f8db 0004 	ldr.w	r0, [fp, #4]
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800feb0:	f2a4 54f4 	subw	r4, r4, #1524	; 0x5f4
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800feb4:	4419      	add	r1, r3
 800feb6:	4428      	add	r0, r5
 800feb8:	463a      	mov	r2, r7
 800feba:	f00f fe68 	bl	801fb8e <memcpy>
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800febe:	68f6      	ldr	r6, [r6, #12]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800fec0:	454c      	cmp	r4, r9
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800fec2:	443d      	add	r5, r7
        bufferoffset = 0;
 800fec4:	f04f 0100 	mov.w	r1, #0
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800fec8:	68b3      	ldr	r3, [r6, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800feca:	d8ed      	bhi.n	800fea8 <ethernetif_input+0xc0>
 800fecc:	4698      	mov	r8, r3
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800fece:	4622      	mov	r2, r4
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800fed0:	f8db 0004 	ldr.w	r0, [fp, #4]
 800fed4:	4441      	add	r1, r8
 800fed6:	4428      	add	r0, r5
 800fed8:	f00f fe59 	bl	801fb8e <memcpy>
    for(q = p; q != NULL; q = q->next)
 800fedc:	f8db b000 	ldr.w	fp, [fp]
 800fee0:	4621      	mov	r1, r4
 800fee2:	f1bb 0f00 	cmp.w	fp, #0
 800fee6:	d1d8      	bne.n	800fe9a <ethernetif_input+0xb2>
 800fee8:	e79a      	b.n	800fe20 <ethernetif_input+0x38>
        UNLOCK_TCPIP_CORE();
 800feea:	4803      	ldr	r0, [pc, #12]	; (800fef8 <ethernetif_input+0x110>)
 800feec:	f00f fa46 	bl	801f37c <sys_mutex_unlock>
 800fef0:	e780      	b.n	800fdf4 <ethernetif_input+0xc>
 800fef2:	bf00      	nop
 800fef4:	200016e8 	.word	0x200016e8
 800fef8:	2002ea70 	.word	0x2002ea70
 800fefc:	2002d218 	.word	0x2002d218

0800ff00 <HAL_ETH_MspInit>:
  if(ethHandle->Instance==ETH)
 800ff00:	6802      	ldr	r2, [r0, #0]
 800ff02:	4b41      	ldr	r3, [pc, #260]	; (8010008 <HAL_ETH_MspInit+0x108>)
{
 800ff04:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(ethHandle->Instance==ETH)
 800ff06:	429a      	cmp	r2, r3
{
 800ff08:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ff0a:	f04f 0400 	mov.w	r4, #0
 800ff0e:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800ff12:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 800ff16:	940b      	str	r4, [sp, #44]	; 0x2c
  if(ethHandle->Instance==ETH)
 800ff18:	d001      	beq.n	800ff1e <HAL_ETH_MspInit+0x1e>
}
 800ff1a:	b00d      	add	sp, #52	; 0x34
 800ff1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH_CLK_ENABLE();
 800ff1e:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ff22:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800ff24:	2032      	movs	r0, #50	; 0x32
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ff26:	2603      	movs	r6, #3
    __HAL_RCC_ETH_CLK_ENABLE();
 800ff28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ff2a:	250b      	movs	r5, #11
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ff2c:	a907      	add	r1, sp, #28
    __HAL_RCC_ETH_CLK_ENABLE();
 800ff2e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800ff32:	631a      	str	r2, [r3, #48]	; 0x30
 800ff34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff36:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 800ff3a:	9200      	str	r2, [sp, #0]
 800ff3c:	9a00      	ldr	r2, [sp, #0]
 800ff3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff40:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800ff44:	631a      	str	r2, [r3, #48]	; 0x30
 800ff46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff48:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 800ff4c:	9201      	str	r2, [sp, #4]
 800ff4e:	9a01      	ldr	r2, [sp, #4]
 800ff50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff52:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800ff56:	631a      	str	r2, [r3, #48]	; 0x30
 800ff58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff5a:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800ff5e:	9202      	str	r2, [sp, #8]
 800ff60:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ff62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff64:	f042 0204 	orr.w	r2, r2, #4
 800ff68:	631a      	str	r2, [r3, #48]	; 0x30
 800ff6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff6c:	f002 0204 	and.w	r2, r2, #4
 800ff70:	9203      	str	r2, [sp, #12]
 800ff72:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ff74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff76:	f042 0201 	orr.w	r2, r2, #1
 800ff7a:	631a      	str	r2, [r3, #48]	; 0x30
 800ff7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff7e:	f002 0201 	and.w	r2, r2, #1
 800ff82:	9204      	str	r2, [sp, #16]
 800ff84:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ff86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff88:	433a      	orrs	r2, r7
 800ff8a:	631a      	str	r2, [r3, #48]	; 0x30
 800ff8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff8e:	403a      	ands	r2, r7
 800ff90:	9205      	str	r2, [sp, #20]
 800ff92:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800ff94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ff9a:	631a      	str	r2, [r3, #48]	; 0x30
 800ff9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800ff9e:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800ffa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ffa4:	4819      	ldr	r0, [pc, #100]	; (801000c <HAL_ETH_MspInit+0x10c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ffa6:	9708      	str	r7, [sp, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800ffa8:	9306      	str	r3, [sp, #24]
 800ffaa:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ffac:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ffb0:	f7f8 f9c6 	bl	8008340 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800ffb4:	2386      	movs	r3, #134	; 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ffb6:	a907      	add	r1, sp, #28
 800ffb8:	4815      	ldr	r0, [pc, #84]	; (8010010 <HAL_ETH_MspInit+0x110>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800ffba:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ffbc:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ffbe:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ffc0:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ffc4:	f7f8 f9bc 	bl	8008340 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800ffc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800ffcc:	a907      	add	r1, sp, #28
 800ffce:	4811      	ldr	r0, [pc, #68]	; (8010014 <HAL_ETH_MspInit+0x114>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800ffd0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ffd2:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ffd4:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ffd6:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800ffda:	f7f8 f9b1 	bl	8008340 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800ffde:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800ffe2:	a907      	add	r1, sp, #28
 800ffe4:	480c      	ldr	r0, [pc, #48]	; (8010018 <HAL_ETH_MspInit+0x118>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800ffe6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ffe8:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ffea:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ffec:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800fff0:	f7f8 f9a6 	bl	8008340 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 6, 0);
 800fff4:	4622      	mov	r2, r4
 800fff6:	2106      	movs	r1, #6
 800fff8:	203d      	movs	r0, #61	; 0x3d
 800fffa:	f7f5 ff3d 	bl	8005e78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800fffe:	203d      	movs	r0, #61	; 0x3d
 8010000:	f7f5 ff80 	bl	8005f04 <HAL_NVIC_EnableIRQ>
}
 8010004:	b00d      	add	sp, #52	; 0x34
 8010006:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010008:	40028000 	.word	0x40028000
 801000c:	40020800 	.word	0x40020800
 8010010:	40020000 	.word	0x40020000
 8010014:	40020400 	.word	0x40020400
 8010018:	40021800 	.word	0x40021800

0801001c <HAL_ETH_RxCpltCallback>:
  osSemaphoreRelease(s_xSemaphore);
 801001c:	4b01      	ldr	r3, [pc, #4]	; (8010024 <HAL_ETH_RxCpltCallback+0x8>)
 801001e:	6818      	ldr	r0, [r3, #0]
 8010020:	f001 b8be 	b.w	80111a0 <osSemaphoreRelease>
 8010024:	200016e8 	.word	0x200016e8

08010028 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8010028:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 801002c:	4604      	mov	r4, r0
{
 801002e:	b08d      	sub	sp, #52	; 0x34
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8010030:	2800      	cmp	r0, #0
 8010032:	f000 8099 	beq.w	8010168 <ethernetif_init+0x140>
  uint32_t regvalue = 0;
 8010036:	f04f 0800 	mov.w	r8, #0
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 801003a:	f247 4073 	movw	r0, #29811	; 0x7473
  MACAddr[0] = 0x00;
 801003e:	a90c      	add	r1, sp, #48	; 0x30
 8010040:	4b4d      	ldr	r3, [pc, #308]	; (8010178 <ethernetif_init+0x150>)
  heth.Instance = ETH;
 8010042:	4d4e      	ldr	r5, [pc, #312]	; (801017c <ethernetif_init+0x154>)
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8010044:	f44f 0900 	mov.w	r9, #8388608	; 0x800000
  heth.Instance = ETH;
 8010048:	4a4d      	ldr	r2, [pc, #308]	; (8010180 <ethernetif_init+0x158>)
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 801004a:	f8df e168 	ldr.w	lr, [pc, #360]	; 80101b4 <ethernetif_init+0x18c>
 801004e:	4f4d      	ldr	r7, [pc, #308]	; (8010184 <ethernetif_init+0x15c>)
  netif->name[0] = IFNAME0;
 8010050:	86e0      	strh	r0, [r4, #54]	; 0x36
  uint32_t regvalue = 0;
 8010052:	f8cd 8000 	str.w	r8, [sp]
  MACAddr[0] = 0x00;
 8010056:	f841 3d2c 	str.w	r3, [r1, #-44]!
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 801005a:	683e      	ldr	r6, [r7, #0]
 801005c:	f8de 3000 	ldr.w	r3, [lr]
 8010060:	4849      	ldr	r0, [pc, #292]	; (8010188 <ethernetif_init+0x160>)
  heth.Instance = ETH;
 8010062:	602a      	str	r2, [r5, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8010064:	2201      	movs	r2, #1
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 8010066:	4073      	eors	r3, r6
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8010068:	f8a5 8010 	strh.w	r8, [r5, #16]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 801006c:	606a      	str	r2, [r5, #4]
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 801006e:	6806      	ldr	r6, [r0, #0]
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8010070:	f8df 8144 	ldr.w	r8, [pc, #324]	; 80101b8 <ethernetif_init+0x190>
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 8010074:	4073      	eors	r3, r6
 8010076:	f88d 3009 	strb.w	r3, [sp, #9]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 801007a:	683f      	ldr	r7, [r7, #0]
 801007c:	f8de 3000 	ldr.w	r3, [lr]
 8010080:	f8d0 c000 	ldr.w	ip, [r0]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8010084:	4628      	mov	r0, r5
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 8010086:	407b      	eors	r3, r7

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8010088:	4f40      	ldr	r7, [pc, #256]	; (801018c <ethernetif_init+0x164>)
  netif->output = etharp_output;
 801008a:	f8c4 8014 	str.w	r8, [r4, #20]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 801008e:	ea83 030c 	eor.w	r3, r3, ip
  netif->linkoutput = low_level_output;
 8010092:	61a7      	str	r7, [r4, #24]
  heth.Init.MACAddr = &MACAddr[0];
 8010094:	6169      	str	r1, [r5, #20]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 8010096:	f88d 3008 	strb.w	r3, [sp, #8]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 801009a:	f8c5 9020 	str.w	r9, [r5, #32]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_SOFTWARE;
 801009e:	e9c5 2206 	strd	r2, r2, [r5, #24]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 80100a2:	f7f7 fd23 	bl	8007aec <HAL_ETH_Init>
  if (hal_eth_init_status == HAL_OK)
 80100a6:	b928      	cbnz	r0, 80100b4 <ethernetif_init+0x8c>
    netif->flags |= NETIF_FLAG_LINK_UP;
 80100a8:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80100ac:	f043 0304 	orr.w	r3, r3, #4
 80100b0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 80100b4:	2304      	movs	r3, #4
 80100b6:	4a36      	ldr	r2, [pc, #216]	; (8010190 <ethernetif_init+0x168>)
 80100b8:	4936      	ldr	r1, [pc, #216]	; (8010194 <ethernetif_init+0x16c>)
  osSemaphoreDef(SEM);
 80100ba:	2700      	movs	r7, #0
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 80100bc:	482f      	ldr	r0, [pc, #188]	; (801017c <ethernetif_init+0x154>)
 80100be:	f7f7 faeb 	bl	8007698 <HAL_ETH_DMATxDescListInit>
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 80100c2:	2304      	movs	r3, #4
 80100c4:	4a34      	ldr	r2, [pc, #208]	; (8010198 <ethernetif_init+0x170>)
 80100c6:	4935      	ldr	r1, [pc, #212]	; (801019c <ethernetif_init+0x174>)
 80100c8:	482c      	ldr	r0, [pc, #176]	; (801017c <ethernetif_init+0x154>)
 80100ca:	f7f7 fb2f 	bl	800772c <HAL_ETH_DMARxDescListInit>
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80100ce:	696b      	ldr	r3, [r5, #20]
  netif->hwaddr_len = ETH_HWADDR_LEN;
 80100d0:	2006      	movs	r0, #6
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80100d2:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
  netif->mtu = 1500;
 80100d6:	f240 55dc 	movw	r5, #1500	; 0x5dc
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 80100da:	2101      	movs	r1, #1
  netif->hwaddr_len = ETH_HWADDR_LEN;
 80100dc:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80100e0:	f042 020a 	orr.w	r2, r2, #10
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80100e4:	781e      	ldrb	r6, [r3, #0]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 80100e6:	a803      	add	r0, sp, #12
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80100e8:	f884 602e 	strb.w	r6, [r4, #46]	; 0x2e
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 80100ec:	785e      	ldrb	r6, [r3, #1]
 80100ee:	f884 602f 	strb.w	r6, [r4, #47]	; 0x2f
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 80100f2:	789e      	ldrb	r6, [r3, #2]
 80100f4:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 80100f8:	78de      	ldrb	r6, [r3, #3]
  osSemaphoreDef(SEM);
 80100fa:	9703      	str	r7, [sp, #12]
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 80100fc:	f884 6031 	strb.w	r6, [r4, #49]	; 0x31
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8010100:	791e      	ldrb	r6, [r3, #4]
 8010102:	f884 6032 	strb.w	r6, [r4, #50]	; 0x32
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8010106:	795b      	ldrb	r3, [r3, #5]
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8010108:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 801010c:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
  netif->mtu = 1500;
 8010110:	85a5      	strh	r5, [r4, #44]	; 0x2c
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8010112:	ad05      	add	r5, sp, #20
  osSemaphoreDef(SEM);
 8010114:	9704      	str	r7, [sp, #16]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8010116:	f000 ffed 	bl	80110f4 <osSemaphoreCreate>
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 801011a:	4e21      	ldr	r6, [pc, #132]	; (80101a0 <ethernetif_init+0x178>)
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 801011c:	4b21      	ldr	r3, [pc, #132]	; (80101a4 <ethernetif_init+0x17c>)
 801011e:	6018      	str	r0, [r3, #0]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8010120:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8010122:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8010124:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8010128:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 801012c:	4621      	mov	r1, r4
 801012e:	a805      	add	r0, sp, #20
 8010130:	f000 ff34 	bl	8010f9c <osThreadCreate>
  HAL_ETH_Start(&heth);
 8010134:	4811      	ldr	r0, [pc, #68]	; (801017c <ethernetif_init+0x154>)
 8010136:	f7f7 fe2f 	bl	8007d98 <HAL_ETH_Start>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 801013a:	466a      	mov	r2, sp
 801013c:	211d      	movs	r1, #29
 801013e:	480f      	ldr	r0, [pc, #60]	; (801017c <ethernetif_init+0x154>)
 8010140:	f7f7 fc44 	bl	80079cc <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8010144:	9b00      	ldr	r3, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8010146:	211d      	movs	r1, #29
 8010148:	480c      	ldr	r0, [pc, #48]	; (801017c <ethernetif_init+0x154>)
  regvalue |= (PHY_ISFR_INT4);
 801014a:	f043 030b 	orr.w	r3, r3, #11
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 801014e:	461a      	mov	r2, r3
  regvalue |= (PHY_ISFR_INT4);
 8010150:	9300      	str	r3, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8010152:	f7f7 fc83 	bl	8007a5c <HAL_ETH_WritePHYRegister>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8010156:	466a      	mov	r2, sp
 8010158:	211d      	movs	r1, #29
 801015a:	4808      	ldr	r0, [pc, #32]	; (801017c <ethernetif_init+0x154>)
 801015c:	f7f7 fc36 	bl	80079cc <HAL_ETH_ReadPHYRegister>

  /* initialize the hardware */
  low_level_init(netif);

  return ERR_OK;
}
 8010160:	4638      	mov	r0, r7
 8010162:	b00d      	add	sp, #52	; 0x34
 8010164:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8010168:	4b0f      	ldr	r3, [pc, #60]	; (80101a8 <ethernetif_init+0x180>)
 801016a:	f240 2237 	movw	r2, #567	; 0x237
 801016e:	490f      	ldr	r1, [pc, #60]	; (80101ac <ethernetif_init+0x184>)
 8010170:	480f      	ldr	r0, [pc, #60]	; (80101b0 <ethernetif_init+0x188>)
 8010172:	f010 fcb1 	bl	8020ad8 <iprintf>
 8010176:	e75e      	b.n	8010036 <ethernetif_init+0xe>
 8010178:	00e18000 	.word	0x00e18000
 801017c:	2002d218 	.word	0x2002d218
 8010180:	40028000 	.word	0x40028000
 8010184:	1ff0f424 	.word	0x1ff0f424
 8010188:	1ff0f428 	.word	0x1ff0f428
 801018c:	0800fd2d 	.word	0x0800fd2d
 8010190:	2002d260 	.word	0x2002d260
 8010194:	2002b948 	.word	0x2002b948
 8010198:	2002b9c8 	.word	0x2002b9c8
 801019c:	2002d198 	.word	0x2002d198
 80101a0:	080249e0 	.word	0x080249e0
 80101a4:	200016e8 	.word	0x200016e8
 80101a8:	08026a58 	.word	0x08026a58
 80101ac:	08026a74 	.word	0x08026a74
 80101b0:	08026a84 	.word	0x08026a84
 80101b4:	1ff0f420 	.word	0x1ff0f420
 80101b8:	0801dd39 	.word	0x0801dd39

080101bc <sys_now>:
 80101bc:	f7f5 b9fc 	b.w	80055b8 <HAL_GetTick>

080101c0 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 80101c0:	b570      	push	{r4, r5, r6, lr}
 80101c2:	b082      	sub	sp, #8
  uint32_t regvalue = 0;
 80101c4:	2300      	movs	r3, #0
{
 80101c6:	4606      	mov	r6, r0
  struct link_str *link_arg = (struct link_str *)argument;

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80101c8:	4d11      	ldr	r5, [pc, #68]	; (8010210 <ethernetif_set_link+0x50>)
  uint32_t regvalue = 0;
 80101ca:	ac02      	add	r4, sp, #8
 80101cc:	f844 3d04 	str.w	r3, [r4, #-4]!
 80101d0:	e005      	b.n	80101de <ethernetif_set_link+0x1e>

    regvalue &= PHY_LINKED_STATUS;

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 80101d2:	b9cb      	cbnz	r3, 8010208 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 80101d4:	0753      	lsls	r3, r2, #29
 80101d6:	d414      	bmi.n	8010202 <ethernetif_set_link+0x42>
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 80101d8:	20c8      	movs	r0, #200	; 0xc8
 80101da:	f000 ff09 	bl	8010ff0 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80101de:	4622      	mov	r2, r4
 80101e0:	2101      	movs	r1, #1
 80101e2:	4628      	mov	r0, r5
 80101e4:	f7f7 fbf2 	bl	80079cc <HAL_ETH_ReadPHYRegister>
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 80101e8:	6830      	ldr	r0, [r6, #0]
    regvalue &= PHY_LINKED_STATUS;
 80101ea:	9b01      	ldr	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 80101ec:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
    regvalue &= PHY_LINKED_STATUS;
 80101f0:	f003 0304 	and.w	r3, r3, #4
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 80101f4:	0751      	lsls	r1, r2, #29
    regvalue &= PHY_LINKED_STATUS;
 80101f6:	9301      	str	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 80101f8:	d5eb      	bpl.n	80101d2 <ethernetif_set_link+0x12>
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 80101fa:	0752      	lsls	r2, r2, #29
 80101fc:	d5ec      	bpl.n	80101d8 <ethernetif_set_link+0x18>
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d1ea      	bne.n	80101d8 <ethernetif_set_link+0x18>
      netif_set_link_down(link_arg->netif);
 8010202:	f006 fa0d 	bl	8016620 <netif_set_link_down>
 8010206:	e7e7      	b.n	80101d8 <ethernetif_set_link+0x18>
      netif_set_link_up(link_arg->netif);
 8010208:	f006 f9e4 	bl	80165d4 <netif_set_link_up>
 801020c:	e7e4      	b.n	80101d8 <ethernetif_set_link+0x18>
 801020e:	bf00      	nop
 8010210:	2002d218 	.word	0x2002d218

08010214 <ethernetif_notify_conn_changed>:
{
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8010214:	4770      	bx	lr
 8010216:	bf00      	nop

08010218 <ethernetif_update_config>:
{
 8010218:	b570      	push	{r4, r5, r6, lr}
  if(netif_is_link_up(netif))
 801021a:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
{
 801021e:	b082      	sub	sp, #8
  __IO uint32_t tickstart = 0;
 8010220:	2100      	movs	r1, #0
{
 8010222:	4605      	mov	r5, r0
  if(netif_is_link_up(netif))
 8010224:	0758      	lsls	r0, r3, #29
  __IO uint32_t tickstart = 0;
 8010226:	9100      	str	r1, [sp, #0]
  uint32_t regvalue = 0;
 8010228:	9101      	str	r1, [sp, #4]
  if(netif_is_link_up(netif))
 801022a:	d539      	bpl.n	80102a0 <ethernetif_update_config+0x88>
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 801022c:	4c32      	ldr	r4, [pc, #200]	; (80102f8 <ethernetif_update_config+0xe0>)
 801022e:	6863      	ldr	r3, [r4, #4]
 8010230:	b9e3      	cbnz	r3, 801026c <ethernetif_update_config+0x54>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 8010232:	68a3      	ldr	r3, [r4, #8]
 8010234:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8010238:	d141      	bne.n	80102be <ethernetif_update_config+0xa6>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 801023a:	68e3      	ldr	r3, [r4, #12]
 801023c:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8010240:	d136      	bne.n	80102b0 <ethernetif_update_config+0x98>
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8010242:	68a2      	ldr	r2, [r4, #8]
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8010244:	08db      	lsrs	r3, r3, #3
 8010246:	2100      	movs	r1, #0
 8010248:	482b      	ldr	r0, [pc, #172]	; (80102f8 <ethernetif_update_config+0xe0>)
 801024a:	ea43 0252 	orr.w	r2, r3, r2, lsr #1
 801024e:	b292      	uxth	r2, r2
 8010250:	f7f7 fc04 	bl	8007a5c <HAL_ETH_WritePHYRegister>
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8010254:	2100      	movs	r1, #0
 8010256:	4828      	ldr	r0, [pc, #160]	; (80102f8 <ethernetif_update_config+0xe0>)
 8010258:	f7f7 fe1e 	bl	8007e98 <HAL_ETH_ConfigMAC>
    HAL_ETH_Start(&heth);
 801025c:	4826      	ldr	r0, [pc, #152]	; (80102f8 <ethernetif_update_config+0xe0>)
 801025e:	f7f7 fd9b 	bl	8007d98 <HAL_ETH_Start>
  ethernetif_notify_conn_changed(netif);
 8010262:	4628      	mov	r0, r5
 8010264:	f7ff ffd6 	bl	8010214 <ethernetif_notify_conn_changed>
}
 8010268:	b002      	add	sp, #8
 801026a:	bd70      	pop	{r4, r5, r6, pc}
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 801026c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8010270:	4620      	mov	r0, r4
 8010272:	f7f7 fbf3 	bl	8007a5c <HAL_ETH_WritePHYRegister>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8010276:	4626      	mov	r6, r4
      tickstart = HAL_GetTick();
 8010278:	f7f5 f99e 	bl	80055b8 <HAL_GetTick>
 801027c:	9000      	str	r0, [sp, #0]
 801027e:	e002      	b.n	8010286 <ethernetif_update_config+0x6e>
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8010280:	9b01      	ldr	r3, [sp, #4]
 8010282:	069a      	lsls	r2, r3, #26
 8010284:	d425      	bmi.n	80102d2 <ethernetif_update_config+0xba>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8010286:	aa01      	add	r2, sp, #4
 8010288:	2101      	movs	r1, #1
 801028a:	4630      	mov	r0, r6
 801028c:	f7f7 fb9e 	bl	80079cc <HAL_ETH_ReadPHYRegister>
        if((HAL_GetTick() - tickstart ) > 1000)
 8010290:	f7f5 f992 	bl	80055b8 <HAL_GetTick>
 8010294:	9b00      	ldr	r3, [sp, #0]
 8010296:	1ac0      	subs	r0, r0, r3
 8010298:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 801029c:	d9f0      	bls.n	8010280 <ethernetif_update_config+0x68>
    error :
 801029e:	e7c8      	b.n	8010232 <ethernetif_update_config+0x1a>
    HAL_ETH_Stop(&heth);
 80102a0:	4815      	ldr	r0, [pc, #84]	; (80102f8 <ethernetif_update_config+0xe0>)
 80102a2:	f7f7 fdb9 	bl	8007e18 <HAL_ETH_Stop>
  ethernetif_notify_conn_changed(netif);
 80102a6:	4628      	mov	r0, r5
 80102a8:	f7ff ffb4 	bl	8010214 <ethernetif_notify_conn_changed>
}
 80102ac:	b002      	add	sp, #8
 80102ae:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 80102b0:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 80102b4:	4811      	ldr	r0, [pc, #68]	; (80102fc <ethernetif_update_config+0xe4>)
 80102b6:	f7f2 fdb9 	bl	8002e2c <assert_failed>
 80102ba:	68e3      	ldr	r3, [r4, #12]
 80102bc:	e7c1      	b.n	8010242 <ethernetif_update_config+0x2a>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 80102be:	f240 21df 	movw	r1, #735	; 0x2df
 80102c2:	480e      	ldr	r0, [pc, #56]	; (80102fc <ethernetif_update_config+0xe4>)
 80102c4:	f7f2 fdb2 	bl	8002e2c <assert_failed>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 80102c8:	68e3      	ldr	r3, [r4, #12]
 80102ca:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 80102ce:	d0b8      	beq.n	8010242 <ethernetif_update_config+0x2a>
 80102d0:	e7ee      	b.n	80102b0 <ethernetif_update_config+0x98>
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 80102d2:	aa01      	add	r2, sp, #4
 80102d4:	211f      	movs	r1, #31
 80102d6:	4808      	ldr	r0, [pc, #32]	; (80102f8 <ethernetif_update_config+0xe0>)
 80102d8:	f7f7 fb78 	bl	80079cc <HAL_ETH_ReadPHYRegister>
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80102dc:	9b01      	ldr	r3, [sp, #4]
 80102de:	f013 0210 	ands.w	r2, r3, #16
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80102e2:	bf18      	it	ne
 80102e4:	f44f 6200 	movne.w	r2, #2048	; 0x800
      if(regvalue & PHY_SPEED_STATUS)
 80102e8:	075b      	lsls	r3, r3, #29
        heth.Init.Speed = ETH_SPEED_10M;
 80102ea:	bf4c      	ite	mi
 80102ec:	2300      	movmi	r3, #0
        heth.Init.Speed = ETH_SPEED_100M;
 80102ee:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 80102f2:	60e2      	str	r2, [r4, #12]
        heth.Init.Speed = ETH_SPEED_100M;
 80102f4:	60a3      	str	r3, [r4, #8]
 80102f6:	e7ad      	b.n	8010254 <ethernetif_update_config+0x3c>
 80102f8:	2002d218 	.word	0x2002d218
 80102fc:	08026a58 	.word	0x08026a58

08010300 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8010300:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8010304:	b183      	cbz	r3, 8010328 <USBD_CDC_EP0_RxReady+0x28>
{
 8010306:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010308:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801030c:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8010310:	28ff      	cmp	r0, #255	; 0xff
 8010312:	d007      	beq.n	8010324 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010314:	689b      	ldr	r3, [r3, #8]
 8010316:	4621      	mov	r1, r4
 8010318:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 801031c:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 801031e:	23ff      	movs	r3, #255	; 0xff
 8010320:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
}
 8010324:	2000      	movs	r0, #0
 8010326:	bd10      	pop	{r4, pc}
 8010328:	2000      	movs	r0, #0
 801032a:	4770      	bx	lr

0801032c <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 801032c:	2343      	movs	r3, #67	; 0x43
 801032e:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 8010330:	4800      	ldr	r0, [pc, #0]	; (8010334 <USBD_CDC_GetFSCfgDesc+0x8>)
 8010332:	4770      	bx	lr
 8010334:	200002f8 	.word	0x200002f8

08010338 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8010338:	2343      	movs	r3, #67	; 0x43
 801033a:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 801033c:	4800      	ldr	r0, [pc, #0]	; (8010340 <USBD_CDC_GetHSCfgDesc+0x8>)
 801033e:	4770      	bx	lr
 8010340:	2000033c 	.word	0x2000033c

08010344 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8010344:	2343      	movs	r3, #67	; 0x43
 8010346:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 8010348:	4800      	ldr	r0, [pc, #0]	; (801034c <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 801034a:	4770      	bx	lr
 801034c:	2000038c 	.word	0x2000038c

08010350 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8010350:	230a      	movs	r3, #10
 8010352:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 8010354:	4800      	ldr	r0, [pc, #0]	; (8010358 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8010356:	4770      	bx	lr
 8010358:	20000380 	.word	0x20000380

0801035c <USBD_CDC_DataOut>:
{
 801035c:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801035e:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 8010362:	b174      	cbz	r4, 8010382 <USBD_CDC_DataOut+0x26>
 8010364:	4605      	mov	r5, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8010366:	f00f fa6d 	bl	801f844 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801036a:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 801036e:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8010372:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8010376:	68db      	ldr	r3, [r3, #12]
 8010378:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 801037c:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 801037e:	2000      	movs	r0, #0
}
 8010380:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8010382:	2003      	movs	r0, #3
}
 8010384:	bd38      	pop	{r3, r4, r5, pc}
 8010386:	bf00      	nop

08010388 <USBD_CDC_DataIn>:
{
 8010388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 801038a:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
 801038e:	b1a7      	cbz	r7, 80103ba <USBD_CDC_DataIn+0x32>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8010390:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 8010394:	4603      	mov	r3, r0
 8010396:	460a      	mov	r2, r1
 8010398:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 801039c:	69ae      	ldr	r6, [r5, #24]
 801039e:	b976      	cbnz	r6, 80103be <USBD_CDC_DataIn+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80103a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
    hcdc->TxState = 0U;
 80103a4:	2400      	movs	r4, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80103a6:	f507 7104 	add.w	r1, r7, #528	; 0x210
 80103aa:	f8d7 0208 	ldr.w	r0, [r7, #520]	; 0x208
 80103ae:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 80103b0:	f8c7 4214 	str.w	r4, [r7, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80103b4:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 80103b6:	4620      	mov	r0, r4
}
 80103b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 80103ba:	2003      	movs	r0, #3
}
 80103bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80103be:	ebc1 0cc1 	rsb	ip, r1, r1, lsl #3
 80103c2:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 80103c6:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 80103ca:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 80103ce:	fbb6 f4fc 	udiv	r4, r6, ip
 80103d2:	fb0c 6414 	mls	r4, ip, r4, r6
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80103d6:	2c00      	cmp	r4, #0
 80103d8:	d1e2      	bne.n	80103a0 <USBD_CDC_DataIn+0x18>
    pdev->ep_in[epnum].total_length = 0U;
 80103da:	61ac      	str	r4, [r5, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80103dc:	4623      	mov	r3, r4
 80103de:	4622      	mov	r2, r4
 80103e0:	f00f fa14 	bl	801f80c <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 80103e4:	4620      	mov	r0, r4
}
 80103e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080103e8 <USBD_CDC_Setup>:
{
 80103e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80103ec:	780b      	ldrb	r3, [r1, #0]
{
 80103ee:	b082      	sub	sp, #8
  uint8_t ifalt = 0U;
 80103f0:	2700      	movs	r7, #0
{
 80103f2:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80103f4:	f013 0260 	ands.w	r2, r3, #96	; 0x60
{
 80103f8:	4606      	mov	r6, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80103fa:	f8d0 82bc 	ldr.w	r8, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 80103fe:	f88d 7005 	strb.w	r7, [sp, #5]
  uint16_t status_info = 0U;
 8010402:	f8ad 7006 	strh.w	r7, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010406:	d01c      	beq.n	8010442 <USBD_CDC_Setup+0x5a>
 8010408:	2a20      	cmp	r2, #32
 801040a:	d112      	bne.n	8010432 <USBD_CDC_Setup+0x4a>
    if (req->wLength != 0U)
 801040c:	88cd      	ldrh	r5, [r1, #6]
 801040e:	f891 c001 	ldrb.w	ip, [r1, #1]
 8010412:	2d00      	cmp	r5, #0
 8010414:	d147      	bne.n	80104a6 <USBD_CDC_Setup+0xbe>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010416:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 801041a:	462a      	mov	r2, r5
 801041c:	4660      	mov	r0, ip
 801041e:	689b      	ldr	r3, [r3, #8]
 8010420:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 8010422:	4628      	mov	r0, r5
}
 8010424:	b002      	add	sp, #8
 8010426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801042a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 801042e:	2b03      	cmp	r3, #3
 8010430:	d049      	beq.n	80104c6 <USBD_CDC_Setup+0xde>
      USBD_CtlError(pdev, req);
 8010432:	4630      	mov	r0, r6
 8010434:	4621      	mov	r1, r4
 8010436:	f000 fd05 	bl	8010e44 <USBD_CtlError>
      ret = USBD_FAIL;
 801043a:	2003      	movs	r0, #3
}
 801043c:	b002      	add	sp, #8
 801043e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch (req->bRequest)
 8010442:	784b      	ldrb	r3, [r1, #1]
 8010444:	2b0b      	cmp	r3, #11
 8010446:	d8f4      	bhi.n	8010432 <USBD_CDC_Setup+0x4a>
 8010448:	a201      	add	r2, pc, #4	; (adr r2, 8010450 <USBD_CDC_Setup+0x68>)
 801044a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801044e:	bf00      	nop
 8010450:	0801042b 	.word	0x0801042b
 8010454:	08010489 	.word	0x08010489
 8010458:	08010433 	.word	0x08010433
 801045c:	08010433 	.word	0x08010433
 8010460:	08010433 	.word	0x08010433
 8010464:	08010433 	.word	0x08010433
 8010468:	08010433 	.word	0x08010433
 801046c:	08010433 	.word	0x08010433
 8010470:	08010433 	.word	0x08010433
 8010474:	08010433 	.word	0x08010433
 8010478:	08010491 	.word	0x08010491
 801047c:	08010481 	.word	0x08010481
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8010480:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010484:	2b03      	cmp	r3, #3
 8010486:	d1d4      	bne.n	8010432 <USBD_CDC_Setup+0x4a>
  USBD_StatusTypeDef ret = USBD_OK;
 8010488:	2000      	movs	r0, #0
}
 801048a:	b002      	add	sp, #8
 801048c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010490:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010494:	2b03      	cmp	r3, #3
 8010496:	d1cc      	bne.n	8010432 <USBD_CDC_Setup+0x4a>
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8010498:	2201      	movs	r2, #1
 801049a:	f10d 0105 	add.w	r1, sp, #5
 801049e:	f000 fd03 	bl	8010ea8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80104a2:	2000      	movs	r0, #0
 80104a4:	e7ca      	b.n	801043c <USBD_CDC_Setup+0x54>
      if ((req->bmRequest & 0x80U) != 0U)
 80104a6:	061b      	lsls	r3, r3, #24
 80104a8:	d514      	bpl.n	80104d4 <USBD_CDC_Setup+0xec>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80104aa:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 80104ae:	462a      	mov	r2, r5
 80104b0:	4660      	mov	r0, ip
 80104b2:	4641      	mov	r1, r8
 80104b4:	689b      	ldr	r3, [r3, #8]
 80104b6:	4798      	blx	r3
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 80104b8:	88e2      	ldrh	r2, [r4, #6]
 80104ba:	4641      	mov	r1, r8
 80104bc:	4630      	mov	r0, r6
 80104be:	f000 fcf3 	bl	8010ea8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80104c2:	4638      	mov	r0, r7
 80104c4:	e7ba      	b.n	801043c <USBD_CDC_Setup+0x54>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80104c6:	2202      	movs	r2, #2
 80104c8:	f10d 0106 	add.w	r1, sp, #6
 80104cc:	f000 fcec 	bl	8010ea8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80104d0:	2000      	movs	r0, #0
 80104d2:	e7b3      	b.n	801043c <USBD_CDC_Setup+0x54>
        hcdc->CmdOpCode = req->bRequest;
 80104d4:	f888 c200 	strb.w	ip, [r8, #512]	; 0x200
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80104d8:	462a      	mov	r2, r5
        hcdc->CmdLength = (uint8_t)req->wLength;
 80104da:	f888 5201 	strb.w	r5, [r8, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80104de:	4641      	mov	r1, r8
 80104e0:	f000 fcf8 	bl	8010ed4 <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 80104e4:	4638      	mov	r0, r7
 80104e6:	e7a9      	b.n	801043c <USBD_CDC_Setup+0x54>

080104e8 <USBD_CDC_DeInit>:
{
 80104e8:	b538      	push	{r3, r4, r5, lr}
 80104ea:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80104ec:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80104ee:	2181      	movs	r1, #129	; 0x81
 80104f0:	f00f f940 	bl	801f774 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80104f4:	2101      	movs	r1, #1
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80104f6:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80104f8:	4620      	mov	r0, r4
 80104fa:	f00f f93b 	bl	801f774 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80104fe:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8010502:	4620      	mov	r0, r4
 8010504:	2182      	movs	r1, #130	; 0x82
 8010506:	f00f f935 	bl	801f774 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 801050a:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 801050e:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 8010510:	b14b      	cbz	r3, 8010526 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8010512:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8010516:	685b      	ldr	r3, [r3, #4]
 8010518:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 801051a:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 801051e:	f00f fb0d 	bl	801fb3c <free>
    pdev->pClassData = NULL;
 8010522:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 8010526:	2000      	movs	r0, #0
 8010528:	bd38      	pop	{r3, r4, r5, pc}
 801052a:	bf00      	nop

0801052c <USBD_CDC_Init>:
{
 801052c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010530:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8010532:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8010536:	f00f faf9 	bl	801fb2c <malloc>
  if (hcdc == NULL)
 801053a:	4605      	mov	r5, r0
 801053c:	2800      	cmp	r0, #0
 801053e:	d04a      	beq.n	80105d6 <USBD_CDC_Init+0xaa>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010540:	7c23      	ldrb	r3, [r4, #16]
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8010542:	2601      	movs	r6, #1
  pdev->pClassData = (void *)hcdc;
 8010544:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010548:	b393      	cbz	r3, 80105b0 <USBD_CDC_Init+0x84>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 801054a:	2340      	movs	r3, #64	; 0x40
 801054c:	2181      	movs	r1, #129	; 0x81
 801054e:	2202      	movs	r2, #2
 8010550:	4620      	mov	r0, r4
 8010552:	f00f f8fd 	bl	801f750 <USBD_LL_OpenEP>
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010556:	4631      	mov	r1, r6
 8010558:	2340      	movs	r3, #64	; 0x40
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801055a:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 801055c:	2202      	movs	r2, #2
 801055e:	4620      	mov	r0, r4
 8010560:	f00f f8f6 	bl	801f750 <USBD_LL_OpenEP>
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8010564:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8010566:	2203      	movs	r2, #3
 8010568:	2182      	movs	r1, #130	; 0x82
      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 801056a:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801056e:	4620      	mov	r0, r4
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8010570:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8010574:	2308      	movs	r3, #8
 8010576:	f00f f8eb 	bl	801f750 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 801057a:	2701      	movs	r7, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 801057c:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 8010580:	2600      	movs	r6, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8010582:	f8a4 704c 	strh.w	r7, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	4798      	blx	r3
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801058a:	f894 8010 	ldrb.w	r8, [r4, #16]
  hcdc->TxState = 0U;
 801058e:	f8c5 6214 	str.w	r6, [r5, #532]	; 0x214
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010592:	4639      	mov	r1, r7
  hcdc->RxState = 0U;
 8010594:	f8c5 6218 	str.w	r6, [r5, #536]	; 0x218
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010598:	4620      	mov	r0, r4
 801059a:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801059e:	f1b8 0f00 	cmp.w	r8, #0
 80105a2:	d011      	beq.n	80105c8 <USBD_CDC_Init+0x9c>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80105a4:	2340      	movs	r3, #64	; 0x40
 80105a6:	f00f f93f 	bl	801f828 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 80105aa:	4630      	mov	r0, r6
}
 80105ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80105b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80105b4:	2181      	movs	r1, #129	; 0x81
 80105b6:	2202      	movs	r2, #2
 80105b8:	4620      	mov	r0, r4
 80105ba:	f00f f8c9 	bl	801f750 <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80105be:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80105c0:	4631      	mov	r1, r6
 80105c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80105c6:	e7c9      	b.n	801055c <USBD_CDC_Init+0x30>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80105c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80105cc:	f00f f92c 	bl	801f828 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 80105d0:	4640      	mov	r0, r8
}
 80105d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pdev->pClassData = NULL;
 80105d6:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80105da:	2002      	movs	r0, #2
}
 80105dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080105e0 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 80105e0:	b119      	cbz	r1, 80105ea <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 80105e2:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80105e6:	2000      	movs	r0, #0
 80105e8:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 80105ea:	2003      	movs	r0, #3
}
 80105ec:	4770      	bx	lr
 80105ee:	bf00      	nop

080105f0 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80105f0:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
}
 80105f4:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 80105f6:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80105fa:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 80105fe:	4770      	bx	lr

08010600 <USBD_CDC_SetRxBuffer>:
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 8010600:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  return (uint8_t)USBD_OK;
}
 8010604:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8010606:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 801060a:	4770      	bx	lr

0801060c <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801060c:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 8010610:	b18a      	cbz	r2, 8010636 <USBD_CDC_ReceivePacket+0x2a>
 8010612:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
{
 8010616:	b510      	push	{r4, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010618:	7c04      	ldrb	r4, [r0, #16]
 801061a:	b12c      	cbz	r4, 8010628 <USBD_CDC_ReceivePacket+0x1c>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801061c:	2340      	movs	r3, #64	; 0x40
 801061e:	2101      	movs	r1, #1
 8010620:	f00f f902 	bl	801f828 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010624:	2000      	movs	r0, #0
}
 8010626:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010628:	f44f 7300 	mov.w	r3, #512	; 0x200
 801062c:	2101      	movs	r1, #1
 801062e:	f00f f8fb 	bl	801f828 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8010632:	4620      	mov	r0, r4
}
 8010634:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8010636:	2003      	movs	r0, #3
}
 8010638:	4770      	bx	lr
 801063a:	bf00      	nop

0801063c <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801063c:	4603      	mov	r3, r0
 801063e:	b1a8      	cbz	r0, 801066c <USBD_Init+0x30>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8010640:	f8d0 02b8 	ldr.w	r0, [r0, #696]	; 0x2b8
 8010644:	b110      	cbz	r0, 801064c <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8010646:	2000      	movs	r0, #0
 8010648:	f8c3 02b8 	str.w	r0, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 801064c:	f8d3 02cc 	ldr.w	r0, [r3, #716]	; 0x2cc
 8010650:	b110      	cbz	r0, 8010658 <USBD_Init+0x1c>
  {
    pdev->pConfDesc = NULL;
 8010652:	2000      	movs	r0, #0
 8010654:	f8c3 02cc 	str.w	r0, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8010658:	b109      	cbz	r1, 801065e <USBD_Init+0x22>
  {
    pdev->pDesc = pdesc;
 801065a:	f8c3 12b4 	str.w	r1, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801065e:	2101      	movs	r1, #1
  pdev->id = id;
 8010660:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010662:	4618      	mov	r0, r3
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010664:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  ret = USBD_LL_Init(pdev);
 8010668:	f00f b832 	b.w	801f6d0 <USBD_LL_Init>

  return ret;
}
 801066c:	2003      	movs	r0, #3
 801066e:	4770      	bx	lr

08010670 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010670:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 8010672:	2400      	movs	r4, #0
{
 8010674:	b083      	sub	sp, #12
  uint16_t len = 0U;
 8010676:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 801067a:	b159      	cbz	r1, 8010694 <USBD_RegisterClass+0x24>
 801067c:	4605      	mov	r5, r0
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 801067e:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8010682:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8010684:	f10d 0006 	add.w	r0, sp, #6
 8010688:	4798      	blx	r3
 801068a:	f8c5 02cc 	str.w	r0, [r5, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
}
 801068e:	4620      	mov	r0, r4
 8010690:	b003      	add	sp, #12
 8010692:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 8010694:	2403      	movs	r4, #3
 8010696:	e7fa      	b.n	801068e <USBD_RegisterClass+0x1e>

08010698 <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8010698:	f00f b84c 	b.w	801f734 <USBD_LL_Start>

0801069c <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 801069c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80106a0:	b10b      	cbz	r3, 80106a6 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	4718      	bx	r3
  }

  return ret;
}
 80106a6:	2003      	movs	r0, #3
 80106a8:	4770      	bx	lr
 80106aa:	bf00      	nop

080106ac <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80106ac:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80106ae:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80106b2:	b10b      	cbz	r3, 80106b8 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80106b4:	685b      	ldr	r3, [r3, #4]
 80106b6:	4798      	blx	r3
  }

  return USBD_OK;
}
 80106b8:	2000      	movs	r0, #0
 80106ba:	bd08      	pop	{r3, pc}

080106bc <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80106bc:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80106be:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 80106c2:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80106c4:	4628      	mov	r0, r5
 80106c6:	f000 fba9 	bl	8010e1c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 80106ca:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 80106ce:	2001      	movs	r0, #1
  pdev->ep0_data_len = pdev->request.wLength;
 80106d0:	f8b4 22b0 	ldrh.w	r2, [r4, #688]	; 0x2b0
  switch (pdev->request.bmRequest & 0x1FU)
 80106d4:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 80106d8:	f8c4 0294 	str.w	r0, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 80106dc:	4283      	cmp	r3, r0
  pdev->ep0_data_len = pdev->request.wLength;
 80106de:	f8c4 2298 	str.w	r2, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 80106e2:	d015      	beq.n	8010710 <USBD_LL_SetupStage+0x54>
 80106e4:	d30e      	bcc.n	8010704 <USBD_LL_SetupStage+0x48>
 80106e6:	2b02      	cmp	r3, #2
 80106e8:	d105      	bne.n	80106f6 <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
      break;

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80106ea:	4629      	mov	r1, r5
 80106ec:	4620      	mov	r0, r4
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 80106ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80106f2:	f000 baf5 	b.w	8010ce0 <USBD_StdEPReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80106f6:	4620      	mov	r0, r4
 80106f8:	f001 0180 	and.w	r1, r1, #128	; 0x80
}
 80106fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010700:	f00f b846 	b.w	801f790 <USBD_LL_StallEP>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010704:	4629      	mov	r1, r5
 8010706:	4620      	mov	r0, r4
}
 8010708:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801070c:	f000 b8fe 	b.w	801090c <USBD_StdDevReq>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010710:	4629      	mov	r1, r5
 8010712:	4620      	mov	r0, r4
}
 8010714:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010718:	f000 baaa 	b.w	8010c70 <USBD_StdItfReq>

0801071c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801071c:	b570      	push	{r4, r5, r6, lr}
 801071e:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8010720:	b931      	cbnz	r1, 8010730 <USBD_LL_DataOutStage+0x14>
 8010722:	460d      	mov	r5, r1
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010724:	f8d0 1294 	ldr.w	r1, [r0, #660]	; 0x294
 8010728:	2903      	cmp	r1, #3
 801072a:	d00c      	beq.n	8010746 <USBD_LL_DataOutStage+0x2a>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 801072c:	2000      	movs	r0, #0
}
 801072e:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataOut != NULL) &&
 8010730:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 8010734:	6992      	ldr	r2, [r2, #24]
 8010736:	b1da      	cbz	r2, 8010770 <USBD_LL_DataOutStage+0x54>
 8010738:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 801073c:	2b03      	cmp	r3, #3
 801073e:	d117      	bne.n	8010770 <USBD_LL_DataOutStage+0x54>
}
 8010740:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8010744:	4710      	bx	r2
 8010746:	4611      	mov	r1, r2
      if (pep->rem_length > pep->maxpacket)
 8010748:	f8d0 315c 	ldr.w	r3, [r0, #348]	; 0x15c
 801074c:	f8d0 2160 	ldr.w	r2, [r0, #352]	; 0x160
 8010750:	4293      	cmp	r3, r2
 8010752:	d80f      	bhi.n	8010774 <USBD_LL_DataOutStage+0x58>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8010754:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8010758:	691b      	ldr	r3, [r3, #16]
 801075a:	b123      	cbz	r3, 8010766 <USBD_LL_DataOutStage+0x4a>
 801075c:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8010760:	2a03      	cmp	r2, #3
 8010762:	d100      	bne.n	8010766 <USBD_LL_DataOutStage+0x4a>
          pdev->pClass->EP0_RxReady(pdev);
 8010764:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 8010766:	4620      	mov	r0, r4
 8010768:	f000 fbcc 	bl	8010f04 <USBD_CtlSendStatus>
  return USBD_OK;
 801076c:	2000      	movs	r0, #0
 801076e:	e7de      	b.n	801072e <USBD_LL_DataOutStage+0x12>
    return USBD_FAIL;
 8010770:	2003      	movs	r0, #3
}
 8010772:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 8010774:	1a9b      	subs	r3, r3, r2
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8010776:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 8010778:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801077c:	bf28      	it	cs
 801077e:	461a      	movcs	r2, r3
 8010780:	f000 fbb8 	bl	8010ef4 <USBD_CtlContinueRx>
  return USBD_OK;
 8010784:	4628      	mov	r0, r5
}
 8010786:	bd70      	pop	{r4, r5, r6, pc}

08010788 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8010788:	b570      	push	{r4, r5, r6, lr}
 801078a:	4604      	mov	r4, r0
 801078c:	b082      	sub	sp, #8
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801078e:	b951      	cbnz	r1, 80107a6 <USBD_LL_DataInStage+0x1e>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010790:	f8d0 5294 	ldr.w	r5, [r0, #660]	; 0x294
 8010794:	2d02      	cmp	r5, #2
 8010796:	d016      	beq.n	80107c6 <USBD_LL_DataInStage+0x3e>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8010798:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 801079c:	2000      	movs	r0, #0
    if (pdev->dev_test_mode == 1U)
 801079e:	2b01      	cmp	r3, #1
 80107a0:	d00d      	beq.n	80107be <USBD_LL_DataInStage+0x36>
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
}
 80107a2:	b002      	add	sp, #8
 80107a4:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataIn != NULL) &&
 80107a6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80107aa:	695b      	ldr	r3, [r3, #20]
 80107ac:	b33b      	cbz	r3, 80107fe <USBD_LL_DataInStage+0x76>
 80107ae:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80107b2:	2a03      	cmp	r2, #3
 80107b4:	d123      	bne.n	80107fe <USBD_LL_DataInStage+0x76>
}
 80107b6:	b002      	add	sp, #8
 80107b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80107bc:	4718      	bx	r3
      pdev->dev_test_mode = 0U;
 80107be:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
}
 80107c2:	b002      	add	sp, #8
 80107c4:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 80107c6:	e9d0 5607 	ldrd	r5, r6, [r0, #28]
 80107ca:	42b5      	cmp	r5, r6
 80107cc:	d81a      	bhi.n	8010804 <USBD_LL_DataInStage+0x7c>
        if ((pep->maxpacket == pep->rem_length) &&
 80107ce:	d027      	beq.n	8010820 <USBD_LL_DataInStage+0x98>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80107d0:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 80107d4:	68db      	ldr	r3, [r3, #12]
 80107d6:	b12b      	cbz	r3, 80107e4 <USBD_LL_DataInStage+0x5c>
 80107d8:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 80107dc:	2a03      	cmp	r2, #3
 80107de:	d101      	bne.n	80107e4 <USBD_LL_DataInStage+0x5c>
            pdev->pClass->EP0_TxSent(pdev);
 80107e0:	4620      	mov	r0, r4
 80107e2:	4798      	blx	r3
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80107e4:	2180      	movs	r1, #128	; 0x80
 80107e6:	4620      	mov	r0, r4
 80107e8:	f00e ffd2 	bl	801f790 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80107ec:	4620      	mov	r0, r4
 80107ee:	f000 fb95 	bl	8010f1c <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 80107f2:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
      pdev->dev_test_mode = 0U;
 80107f6:	2000      	movs	r0, #0
    if (pdev->dev_test_mode == 1U)
 80107f8:	2b01      	cmp	r3, #1
 80107fa:	d1d2      	bne.n	80107a2 <USBD_LL_DataInStage+0x1a>
 80107fc:	e7df      	b.n	80107be <USBD_LL_DataInStage+0x36>
    return USBD_FAIL;
 80107fe:	2003      	movs	r0, #3
}
 8010800:	b002      	add	sp, #8
 8010802:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 8010804:	1bad      	subs	r5, r5, r6
 8010806:	9101      	str	r1, [sp, #4]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010808:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 801080a:	61c5      	str	r5, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801080c:	462a      	mov	r2, r5
 801080e:	f000 fb59 	bl	8010ec4 <USBD_CtlContinueSendData>
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010812:	9b01      	ldr	r3, [sp, #4]
 8010814:	4620      	mov	r0, r4
 8010816:	461a      	mov	r2, r3
 8010818:	4619      	mov	r1, r3
 801081a:	f00f f805 	bl	801f828 <USBD_LL_PrepareReceive>
 801081e:	e7bb      	b.n	8010798 <USBD_LL_DataInStage+0x10>
            (pep->total_length >= pep->maxpacket) &&
 8010820:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8010822:	4295      	cmp	r5, r2
 8010824:	d8d4      	bhi.n	80107d0 <USBD_LL_DataInStage+0x48>
            (pep->total_length >= pep->maxpacket) &&
 8010826:	f8d0 5298 	ldr.w	r5, [r0, #664]	; 0x298
 801082a:	42aa      	cmp	r2, r5
 801082c:	d2d0      	bcs.n	80107d0 <USBD_LL_DataInStage+0x48>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801082e:	460a      	mov	r2, r1
 8010830:	9101      	str	r1, [sp, #4]
 8010832:	f000 fb47 	bl	8010ec4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010836:	9b01      	ldr	r3, [sp, #4]
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010838:	4620      	mov	r0, r4
          pdev->ep0_data_len = 0U;
 801083a:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801083e:	461a      	mov	r2, r3
 8010840:	4619      	mov	r1, r3
 8010842:	f00e fff1 	bl	801f828 <USBD_LL_PrepareReceive>
 8010846:	e7a7      	b.n	8010798 <USBD_LL_DataInStage+0x10>

08010848 <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 8010848:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 801084a:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData != NULL)
 801084c:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
{
 8010850:	b570      	push	{r4, r5, r6, lr}
 8010852:	4604      	mov	r4, r0
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010854:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010858:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 801085c:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 801085e:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClassData != NULL)
 8010862:	b11b      	cbz	r3, 801086c <USBD_LL_Reset+0x24>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010864:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8010868:	685b      	ldr	r3, [r3, #4]
 801086a:	4798      	blx	r3

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801086c:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801086e:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010870:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010872:	4620      	mov	r0, r4
 8010874:	462b      	mov	r3, r5
 8010876:	4611      	mov	r1, r2
 8010878:	f00e ff6a 	bl	801f750 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801087c:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010880:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010884:	462b      	mov	r3, r5
 8010886:	2200      	movs	r2, #0
 8010888:	2180      	movs	r1, #128	; 0x80
 801088a:	4620      	mov	r0, r4
 801088c:	f00e ff60 	bl	801f750 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8010890:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010892:	6225      	str	r5, [r4, #32]

  return USBD_OK;
}
 8010894:	2000      	movs	r0, #0
 8010896:	bd70      	pop	{r4, r5, r6, pc}

08010898 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8010898:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 801089a:	2000      	movs	r0, #0
 801089c:	4770      	bx	lr
 801089e:	bf00      	nop

080108a0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80108a0:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80108a2:	2104      	movs	r1, #4

  return USBD_OK;
}
 80108a4:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 80108a6:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80108aa:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->dev_old_state = pdev->dev_state;
 80108ae:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
}
 80108b2:	4770      	bx	lr

080108b4 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80108b4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80108b8:	2b04      	cmp	r3, #4
 80108ba:	d103      	bne.n	80108c4 <USBD_LL_Resume+0x10>
  {
    pdev->dev_state = pdev->dev_old_state;
 80108bc:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 80108c0:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 80108c4:	2000      	movs	r0, #0
 80108c6:	4770      	bx	lr

080108c8 <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80108c8:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80108cc:	2a03      	cmp	r2, #3
 80108ce:	d001      	beq.n	80108d4 <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 80108d0:	2000      	movs	r0, #0
 80108d2:	4770      	bx	lr
{
 80108d4:	b508      	push	{r3, lr}
    if (pdev->pClass->SOF != NULL)
 80108d6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80108da:	69db      	ldr	r3, [r3, #28]
 80108dc:	b103      	cbz	r3, 80108e0 <USBD_LL_SOF+0x18>
      pdev->pClass->SOF(pdev);
 80108de:	4798      	blx	r3
}
 80108e0:	2000      	movs	r0, #0
 80108e2:	bd08      	pop	{r3, pc}

080108e4 <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 80108e4:	2000      	movs	r0, #0
 80108e6:	4770      	bx	lr

080108e8 <USBD_LL_IsoOUTIncomplete>:
 80108e8:	2000      	movs	r0, #0
 80108ea:	4770      	bx	lr

080108ec <USBD_LL_DevConnected>:
 80108ec:	2000      	movs	r0, #0
 80108ee:	4770      	bx	lr

080108f0 <USBD_LL_DevDisconnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80108f0:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 80108f2:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 80108f6:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 80108fa:	b12a      	cbz	r2, 8010908 <USBD_LL_DevDisconnected+0x18>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80108fc:	6852      	ldr	r2, [r2, #4]
 80108fe:	7901      	ldrb	r1, [r0, #4]
{
 8010900:	b508      	push	{r3, lr}
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010902:	4790      	blx	r2
  }

  return USBD_OK;
}
 8010904:	2000      	movs	r0, #0
 8010906:	bd08      	pop	{r3, pc}
 8010908:	2000      	movs	r0, #0
 801090a:	4770      	bx	lr

0801090c <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801090c:	b570      	push	{r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801090e:	780b      	ldrb	r3, [r1, #0]
{
 8010910:	b082      	sub	sp, #8
 8010912:	460d      	mov	r5, r1
 8010914:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010916:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801091a:	2b20      	cmp	r3, #32
 801091c:	d028      	beq.n	8010970 <USBD_StdDevReq+0x64>
 801091e:	2b40      	cmp	r3, #64	; 0x40
 8010920:	d026      	beq.n	8010970 <USBD_StdDevReq+0x64>
 8010922:	b15b      	cbz	r3, 801093c <USBD_StdDevReq+0x30>

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010924:	2180      	movs	r1, #128	; 0x80
 8010926:	4620      	mov	r0, r4
 8010928:	f00e ff32 	bl	801f790 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801092c:	2100      	movs	r1, #0
 801092e:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 8010930:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 8010932:	f00e ff2d 	bl	801f790 <USBD_LL_StallEP>
}
 8010936:	4628      	mov	r0, r5
 8010938:	b002      	add	sp, #8
 801093a:	bd70      	pop	{r4, r5, r6, pc}
    switch (req->bRequest)
 801093c:	784b      	ldrb	r3, [r1, #1]
 801093e:	2b09      	cmp	r3, #9
 8010940:	d8f0      	bhi.n	8010924 <USBD_StdDevReq+0x18>
 8010942:	a201      	add	r2, pc, #4	; (adr r2, 8010948 <USBD_StdDevReq+0x3c>)
 8010944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010948:	080109e7 	.word	0x080109e7
 801094c:	08010a15 	.word	0x08010a15
 8010950:	08010925 	.word	0x08010925
 8010954:	08010a31 	.word	0x08010a31
 8010958:	08010925 	.word	0x08010925
 801095c:	08010a3d 	.word	0x08010a3d
 8010960:	08010a7f 	.word	0x08010a7f
 8010964:	08010925 	.word	0x08010925
 8010968:	08010aa3 	.word	0x08010aa3
 801096c:	08010985 	.word	0x08010985
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010970:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8010974:	4629      	mov	r1, r5
 8010976:	4620      	mov	r0, r4
 8010978:	689b      	ldr	r3, [r3, #8]
 801097a:	4798      	blx	r3
 801097c:	4605      	mov	r5, r0
}
 801097e:	4628      	mov	r0, r5
 8010980:	b002      	add	sp, #8
 8010982:	bd70      	pop	{r4, r5, r6, pc}
  cfgidx = (uint8_t)(req->wValue);
 8010984:	7889      	ldrb	r1, [r1, #2]
 8010986:	4eae      	ldr	r6, [pc, #696]	; (8010c40 <USBD_StdDevReq+0x334>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010988:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 801098a:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801098c:	f200 8114 	bhi.w	8010bb8 <USBD_StdDevReq+0x2ac>
  switch (pdev->dev_state)
 8010990:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010994:	2b02      	cmp	r3, #2
 8010996:	f000 811c 	beq.w	8010bd2 <USBD_StdDevReq+0x2c6>
 801099a:	2b03      	cmp	r3, #3
 801099c:	f040 812a 	bne.w	8010bf4 <USBD_StdDevReq+0x2e8>
    if (cfgidx == 0U)
 80109a0:	2900      	cmp	r1, #0
 80109a2:	f000 814f 	beq.w	8010c44 <USBD_StdDevReq+0x338>
    else if (cfgidx != pdev->dev_config)
 80109a6:	6841      	ldr	r1, [r0, #4]
 80109a8:	2901      	cmp	r1, #1
 80109aa:	f000 8130 	beq.w	8010c0e <USBD_StdDevReq+0x302>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80109ae:	b2c9      	uxtb	r1, r1
 80109b0:	f7ff fe7c 	bl	80106ac <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 80109b4:	7831      	ldrb	r1, [r6, #0]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 80109b6:	4620      	mov	r0, r4
      pdev->dev_config = cfgidx;
 80109b8:	6061      	str	r1, [r4, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 80109ba:	f7ff fe6f 	bl	801069c <USBD_SetClassConfig>
      if (ret != USBD_OK)
 80109be:	4605      	mov	r5, r0
 80109c0:	2800      	cmp	r0, #0
 80109c2:	f000 8124 	beq.w	8010c0e <USBD_StdDevReq+0x302>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80109c6:	2180      	movs	r1, #128	; 0x80
 80109c8:	4620      	mov	r0, r4
 80109ca:	f00e fee1 	bl	801f790 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80109ce:	2100      	movs	r1, #0
 80109d0:	4620      	mov	r0, r4
 80109d2:	f00e fedd 	bl	801f790 <USBD_LL_StallEP>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80109d6:	7921      	ldrb	r1, [r4, #4]
 80109d8:	4620      	mov	r0, r4
 80109da:	f7ff fe67 	bl	80106ac <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80109de:	2302      	movs	r3, #2
 80109e0:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 80109e4:	e7a7      	b.n	8010936 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 80109e6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80109ea:	2203      	movs	r2, #3
 80109ec:	3b01      	subs	r3, #1
 80109ee:	2b02      	cmp	r3, #2
 80109f0:	d898      	bhi.n	8010924 <USBD_StdDevReq+0x18>
    if (req->wLength != 0x2U)
 80109f2:	88cb      	ldrh	r3, [r1, #6]
 80109f4:	2b02      	cmp	r3, #2
 80109f6:	d195      	bne.n	8010924 <USBD_StdDevReq+0x18>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80109f8:	2101      	movs	r1, #1
    if (pdev->dev_remote_wakeup != 0U)
 80109fa:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80109fe:	60c1      	str	r1, [r0, #12]
    if (pdev->dev_remote_wakeup != 0U)
 8010a00:	b103      	cbz	r3, 8010a04 <USBD_StdDevReq+0xf8>
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8010a02:	60c2      	str	r2, [r0, #12]
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010a04:	2202      	movs	r2, #2
 8010a06:	f104 010c 	add.w	r1, r4, #12
 8010a0a:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 8010a0c:	2500      	movs	r5, #0
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010a0e:	f000 fa4b 	bl	8010ea8 <USBD_CtlSendData>
 8010a12:	e790      	b.n	8010936 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8010a14:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010a18:	3b01      	subs	r3, #1
 8010a1a:	2b02      	cmp	r3, #2
 8010a1c:	d882      	bhi.n	8010924 <USBD_StdDevReq+0x18>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010a1e:	884b      	ldrh	r3, [r1, #2]
        pdev->dev_remote_wakeup = 0U;
 8010a20:	2500      	movs	r5, #0
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010a22:	2b01      	cmp	r3, #1
 8010a24:	d187      	bne.n	8010936 <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 8010a26:	f8c0 52a4 	str.w	r5, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010a2a:	f000 fa6b 	bl	8010f04 <USBD_CtlSendStatus>
 8010a2e:	e782      	b.n	8010936 <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010a30:	884b      	ldrh	r3, [r1, #2]
 8010a32:	2b01      	cmp	r3, #1
 8010a34:	f000 80f0 	beq.w	8010c18 <USBD_StdDevReq+0x30c>
  USBD_StatusTypeDef ret = USBD_OK;
 8010a38:	2500      	movs	r5, #0
 8010a3a:	e77c      	b.n	8010936 <USBD_StdDevReq+0x2a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010a3c:	888b      	ldrh	r3, [r1, #4]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	f47f af70 	bne.w	8010924 <USBD_StdDevReq+0x18>
 8010a44:	88ce      	ldrh	r6, [r1, #6]
 8010a46:	2e00      	cmp	r6, #0
 8010a48:	f47f af6c 	bne.w	8010924 <USBD_StdDevReq+0x18>
 8010a4c:	884d      	ldrh	r5, [r1, #2]
 8010a4e:	2d7f      	cmp	r5, #127	; 0x7f
 8010a50:	f63f af68 	bhi.w	8010924 <USBD_StdDevReq+0x18>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010a54:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010a58:	2b03      	cmp	r3, #3
 8010a5a:	f43f af63 	beq.w	8010924 <USBD_StdDevReq+0x18>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010a5e:	b2e9      	uxtb	r1, r5
      pdev->dev_address = dev_addr;
 8010a60:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8010a64:	f00e fec4 	bl	801f7f0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8010a68:	4620      	mov	r0, r4
 8010a6a:	f000 fa4b 	bl	8010f04 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8010a6e:	2d00      	cmp	r5, #0
 8010a70:	f000 80fa 	beq.w	8010c68 <USBD_StdDevReq+0x35c>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010a74:	2302      	movs	r3, #2
  USBD_StatusTypeDef ret = USBD_OK;
 8010a76:	4635      	mov	r5, r6
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010a78:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8010a7c:	e75b      	b.n	8010936 <USBD_StdDevReq+0x2a>
      USBD_GetDescriptor(pdev, req);
 8010a7e:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 8010a80:	2100      	movs	r1, #0
  switch (req->wValue >> 8)
 8010a82:	0a13      	lsrs	r3, r2, #8
  uint16_t len = 0U;
 8010a84:	f8ad 1006 	strh.w	r1, [sp, #6]
  switch (req->wValue >> 8)
 8010a88:	3b01      	subs	r3, #1
 8010a8a:	2b0e      	cmp	r3, #14
 8010a8c:	d86d      	bhi.n	8010b6a <USBD_StdDevReq+0x25e>
 8010a8e:	e8df f003 	tbb	[pc, r3]
 8010a92:	5b53      	.short	0x5b53
 8010a94:	4a6c6c37 	.word	0x4a6c6c37
 8010a98:	6c6c6c3f 	.word	0x6c6c6c3f
 8010a9c:	6c6c6c6c 	.word	0x6c6c6c6c
 8010aa0:	1c          	.byte	0x1c
 8010aa1:	00          	.byte	0x00
  if (req->wLength != 1U)
 8010aa2:	88ca      	ldrh	r2, [r1, #6]
 8010aa4:	2a01      	cmp	r2, #1
 8010aa6:	f47f af3d 	bne.w	8010924 <USBD_StdDevReq+0x18>
    switch (pdev->dev_state)
 8010aaa:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	f43f af38 	beq.w	8010924 <USBD_StdDevReq+0x18>
 8010ab4:	2b02      	cmp	r3, #2
 8010ab6:	f240 80b5 	bls.w	8010c24 <USBD_StdDevReq+0x318>
 8010aba:	2b03      	cmp	r3, #3
 8010abc:	f47f af32 	bne.w	8010924 <USBD_StdDevReq+0x18>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8010ac0:	1d01      	adds	r1, r0, #4
  USBD_StatusTypeDef ret = USBD_OK;
 8010ac2:	2500      	movs	r5, #0
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8010ac4:	f000 f9f0 	bl	8010ea8 <USBD_CtlSendData>
 8010ac8:	e735      	b.n	8010936 <USBD_StdDevReq+0x2a>
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010aca:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8010ace:	69db      	ldr	r3, [r3, #28]
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d04a      	beq.n	8010b6a <USBD_StdDevReq+0x25e>
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010ad4:	f10d 0106 	add.w	r1, sp, #6
 8010ad8:	7c20      	ldrb	r0, [r4, #16]
 8010ada:	4798      	blx	r3
    if (req->wLength != 0U)
 8010adc:	88eb      	ldrh	r3, [r5, #6]
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d073      	beq.n	8010bca <USBD_StdDevReq+0x2be>
      if (len != 0U)
 8010ae2:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010ae6:	2a00      	cmp	r2, #0
 8010ae8:	d03f      	beq.n	8010b6a <USBD_StdDevReq+0x25e>
        len = MIN(len, req->wLength);
 8010aea:	4293      	cmp	r3, r2
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8010aec:	4601      	mov	r1, r0
 8010aee:	4620      	mov	r0, r4
        len = MIN(len, req->wLength);
 8010af0:	bf28      	it	cs
 8010af2:	4613      	movcs	r3, r2
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8010af4:	461a      	mov	r2, r3
        len = MIN(len, req->wLength);
 8010af6:	f8ad 3006 	strh.w	r3, [sp, #6]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8010afa:	f000 f9d5 	bl	8010ea8 <USBD_CtlSendData>
 8010afe:	e79b      	b.n	8010a38 <USBD_StdDevReq+0x12c>
    switch ((uint8_t)(req->wValue))
 8010b00:	b2d2      	uxtb	r2, r2
 8010b02:	2a05      	cmp	r2, #5
 8010b04:	d831      	bhi.n	8010b6a <USBD_StdDevReq+0x25e>
 8010b06:	e8df f002 	tbb	[pc, r2]
 8010b0a:	512b      	.short	0x512b
 8010b0c:	393f454b 	.word	0x393f454b
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010b10:	7c03      	ldrb	r3, [r0, #16]
 8010b12:	bb53      	cbnz	r3, 8010b6a <USBD_StdDevReq+0x25e>
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8010b14:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8010b18:	f10d 0006 	add.w	r0, sp, #6
 8010b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b1e:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010b20:	2307      	movs	r3, #7
 8010b22:	7043      	strb	r3, [r0, #1]
 8010b24:	e7da      	b.n	8010adc <USBD_StdDevReq+0x1d0>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010b26:	7c03      	ldrb	r3, [r0, #16]
 8010b28:	b9fb      	cbnz	r3, 8010b6a <USBD_StdDevReq+0x25e>
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8010b2a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8010b2e:	f10d 0006 	add.w	r0, sp, #6
 8010b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b34:	4798      	blx	r3
 8010b36:	e7d1      	b.n	8010adc <USBD_StdDevReq+0x1d0>
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010b38:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8010b3c:	f10d 0106 	add.w	r1, sp, #6
 8010b40:	7c00      	ldrb	r0, [r0, #16]
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	4798      	blx	r3
 8010b46:	e7c9      	b.n	8010adc <USBD_StdDevReq+0x1d0>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010b48:	7c02      	ldrb	r2, [r0, #16]
 8010b4a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8010b4e:	2a00      	cmp	r2, #0
 8010b50:	d16f      	bne.n	8010c32 <USBD_StdDevReq+0x326>
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8010b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010b54:	f10d 0006 	add.w	r0, sp, #6
 8010b58:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010b5a:	2302      	movs	r3, #2
 8010b5c:	7043      	strb	r3, [r0, #1]
 8010b5e:	e7bd      	b.n	8010adc <USBD_StdDevReq+0x1d0>
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010b60:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8010b64:	685b      	ldr	r3, [r3, #4]
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d1b4      	bne.n	8010ad4 <USBD_StdDevReq+0x1c8>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010b6a:	2180      	movs	r1, #128	; 0x80
 8010b6c:	4620      	mov	r0, r4
 8010b6e:	f00e fe0f 	bl	801f790 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010b72:	4620      	mov	r0, r4
 8010b74:	2100      	movs	r1, #0
 8010b76:	f00e fe0b 	bl	801f790 <USBD_LL_StallEP>
 8010b7a:	e75d      	b.n	8010a38 <USBD_StdDevReq+0x12c>
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010b7c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8010b80:	699b      	ldr	r3, [r3, #24]
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d1a6      	bne.n	8010ad4 <USBD_StdDevReq+0x1c8>
 8010b86:	e7f0      	b.n	8010b6a <USBD_StdDevReq+0x25e>
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010b88:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8010b8c:	695b      	ldr	r3, [r3, #20]
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d1a0      	bne.n	8010ad4 <USBD_StdDevReq+0x1c8>
 8010b92:	e7ea      	b.n	8010b6a <USBD_StdDevReq+0x25e>
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010b94:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8010b98:	691b      	ldr	r3, [r3, #16]
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d19a      	bne.n	8010ad4 <USBD_StdDevReq+0x1c8>
 8010b9e:	e7e4      	b.n	8010b6a <USBD_StdDevReq+0x25e>
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010ba0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8010ba4:	68db      	ldr	r3, [r3, #12]
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d194      	bne.n	8010ad4 <USBD_StdDevReq+0x1c8>
 8010baa:	e7de      	b.n	8010b6a <USBD_StdDevReq+0x25e>
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010bac:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8010bb0:	689b      	ldr	r3, [r3, #8]
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d18e      	bne.n	8010ad4 <USBD_StdDevReq+0x1c8>
 8010bb6:	e7d8      	b.n	8010b6a <USBD_StdDevReq+0x25e>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010bb8:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 8010bba:	2503      	movs	r5, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010bbc:	f00e fde8 	bl	801f790 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010bc0:	4620      	mov	r0, r4
 8010bc2:	2100      	movs	r1, #0
 8010bc4:	f00e fde4 	bl	801f790 <USBD_LL_StallEP>
 8010bc8:	e6b5      	b.n	8010936 <USBD_StdDevReq+0x2a>
      (void)USBD_CtlSendStatus(pdev);
 8010bca:	4620      	mov	r0, r4
 8010bcc:	f000 f99a 	bl	8010f04 <USBD_CtlSendStatus>
 8010bd0:	e732      	b.n	8010a38 <USBD_StdDevReq+0x12c>
    if (cfgidx != 0U)
 8010bd2:	b1e1      	cbz	r1, 8010c0e <USBD_StdDevReq+0x302>
      pdev->dev_config = cfgidx;
 8010bd4:	2101      	movs	r1, #1
 8010bd6:	6041      	str	r1, [r0, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8010bd8:	f7ff fd60 	bl	801069c <USBD_SetClassConfig>
      if (ret != USBD_OK)
 8010bdc:	4605      	mov	r5, r0
 8010bde:	2800      	cmp	r0, #0
 8010be0:	d03b      	beq.n	8010c5a <USBD_StdDevReq+0x34e>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010be2:	2180      	movs	r1, #128	; 0x80
 8010be4:	4620      	mov	r0, r4
 8010be6:	f00e fdd3 	bl	801f790 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010bea:	4620      	mov	r0, r4
 8010bec:	2100      	movs	r1, #0
 8010bee:	f00e fdcf 	bl	801f790 <USBD_LL_StallEP>
 8010bf2:	e6a0      	b.n	8010936 <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010bf4:	2180      	movs	r1, #128	; 0x80
    ret = USBD_FAIL;
 8010bf6:	2503      	movs	r5, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010bf8:	f00e fdca 	bl	801f790 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010bfc:	2100      	movs	r1, #0
 8010bfe:	4620      	mov	r0, r4
 8010c00:	f00e fdc6 	bl	801f790 <USBD_LL_StallEP>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010c04:	7831      	ldrb	r1, [r6, #0]
 8010c06:	4620      	mov	r0, r4
 8010c08:	f7ff fd50 	bl	80106ac <USBD_ClrClassConfig>
 8010c0c:	e693      	b.n	8010936 <USBD_StdDevReq+0x2a>
      (void)USBD_CtlSendStatus(pdev);
 8010c0e:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 8010c10:	2500      	movs	r5, #0
      (void)USBD_CtlSendStatus(pdev);
 8010c12:	f000 f977 	bl	8010f04 <USBD_CtlSendStatus>
 8010c16:	e68e      	b.n	8010936 <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 8010c18:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
  USBD_StatusTypeDef ret = USBD_OK;
 8010c1c:	2500      	movs	r5, #0
    (void)USBD_CtlSendStatus(pdev);
 8010c1e:	f000 f971 	bl	8010f04 <USBD_CtlSendStatus>
 8010c22:	e688      	b.n	8010936 <USBD_StdDevReq+0x2a>
      pdev->dev_default_config = 0U;
 8010c24:	2500      	movs	r5, #0
 8010c26:	4601      	mov	r1, r0
 8010c28:	f841 5f08 	str.w	r5, [r1, #8]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8010c2c:	f000 f93c 	bl	8010ea8 <USBD_CtlSendData>
 8010c30:	e681      	b.n	8010936 <USBD_StdDevReq+0x2a>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8010c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c34:	f10d 0006 	add.w	r0, sp, #6
 8010c38:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010c3a:	2302      	movs	r3, #2
 8010c3c:	7043      	strb	r3, [r0, #1]
 8010c3e:	e74d      	b.n	8010adc <USBD_StdDevReq+0x1d0>
 8010c40:	200016ec 	.word	0x200016ec
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8010c44:	2302      	movs	r3, #2
      pdev->dev_config = cfgidx;
 8010c46:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8010c48:	460d      	mov	r5, r1
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8010c4a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010c4e:	f7ff fd2d 	bl	80106ac <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8010c52:	4620      	mov	r0, r4
 8010c54:	f000 f956 	bl	8010f04 <USBD_CtlSendStatus>
 8010c58:	e66d      	b.n	8010936 <USBD_StdDevReq+0x2a>
        (void)USBD_CtlSendStatus(pdev);
 8010c5a:	4620      	mov	r0, r4
 8010c5c:	f000 f952 	bl	8010f04 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8010c60:	2303      	movs	r3, #3
 8010c62:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8010c66:	e666      	b.n	8010936 <USBD_StdDevReq+0x2a>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8010c68:	2301      	movs	r3, #1
 8010c6a:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8010c6e:	e662      	b.n	8010936 <USBD_StdDevReq+0x2a>

08010c70 <USBD_StdItfReq>:
{
 8010c70:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010c72:	780b      	ldrb	r3, [r1, #0]
{
 8010c74:	460d      	mov	r5, r1
 8010c76:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010c78:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010c7c:	2b20      	cmp	r3, #32
 8010c7e:	d00d      	beq.n	8010c9c <USBD_StdItfReq+0x2c>
 8010c80:	2b40      	cmp	r3, #64	; 0x40
 8010c82:	d00b      	beq.n	8010c9c <USBD_StdItfReq+0x2c>
 8010c84:	b153      	cbz	r3, 8010c9c <USBD_StdItfReq+0x2c>
  USBD_StatusTypeDef ret = USBD_OK;
 8010c86:	2600      	movs	r6, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010c88:	2180      	movs	r1, #128	; 0x80
 8010c8a:	4620      	mov	r0, r4
 8010c8c:	f00e fd80 	bl	801f790 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010c90:	4620      	mov	r0, r4
 8010c92:	4631      	mov	r1, r6
 8010c94:	f00e fd7c 	bl	801f790 <USBD_LL_StallEP>
}
 8010c98:	4630      	mov	r0, r6
 8010c9a:	bd70      	pop	{r4, r5, r6, pc}
    switch (pdev->dev_state)
 8010c9c:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8010ca0:	3b01      	subs	r3, #1
 8010ca2:	2b02      	cmp	r3, #2
 8010ca4:	d8ef      	bhi.n	8010c86 <USBD_StdItfReq+0x16>
      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010ca6:	792b      	ldrb	r3, [r5, #4]
 8010ca8:	2b01      	cmp	r3, #1
 8010caa:	d80f      	bhi.n	8010ccc <USBD_StdItfReq+0x5c>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010cac:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8010cb0:	4629      	mov	r1, r5
 8010cb2:	4620      	mov	r0, r4
 8010cb4:	689b      	ldr	r3, [r3, #8]
 8010cb6:	4798      	blx	r3
        if ((req->wLength == 0U) && (ret == USBD_OK))
 8010cb8:	88eb      	ldrh	r3, [r5, #6]
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010cba:	4606      	mov	r6, r0
        if ((req->wLength == 0U) && (ret == USBD_OK))
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d1eb      	bne.n	8010c98 <USBD_StdItfReq+0x28>
 8010cc0:	2800      	cmp	r0, #0
 8010cc2:	d1e9      	bne.n	8010c98 <USBD_StdItfReq+0x28>
          (void)USBD_CtlSendStatus(pdev);
 8010cc4:	4620      	mov	r0, r4
 8010cc6:	f000 f91d 	bl	8010f04 <USBD_CtlSendStatus>
 8010cca:	e7e5      	b.n	8010c98 <USBD_StdItfReq+0x28>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010ccc:	2180      	movs	r1, #128	; 0x80
 8010cce:	4620      	mov	r0, r4
 8010cd0:	f00e fd5e 	bl	801f790 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010cd4:	2100      	movs	r1, #0
 8010cd6:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 8010cd8:	460e      	mov	r6, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 8010cda:	f00e fd59 	bl	801f790 <USBD_LL_StallEP>
 8010cde:	e7db      	b.n	8010c98 <USBD_StdItfReq+0x28>

08010ce0 <USBD_StdEPReq>:
{
 8010ce0:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010ce2:	780b      	ldrb	r3, [r1, #0]
{
 8010ce4:	4605      	mov	r5, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010ce6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010cea:	2b20      	cmp	r3, #32
 8010cec:	d027      	beq.n	8010d3e <USBD_StdEPReq+0x5e>
 8010cee:	2b40      	cmp	r3, #64	; 0x40
 8010cf0:	d025      	beq.n	8010d3e <USBD_StdEPReq+0x5e>
 8010cf2:	460c      	mov	r4, r1
 8010cf4:	b14b      	cbz	r3, 8010d0a <USBD_StdEPReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010cf6:	2180      	movs	r1, #128	; 0x80
 8010cf8:	4628      	mov	r0, r5
 8010cfa:	f00e fd49 	bl	801f790 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010cfe:	4628      	mov	r0, r5
 8010d00:	2100      	movs	r1, #0
 8010d02:	f00e fd45 	bl	801f790 <USBD_LL_StallEP>
}
 8010d06:	2000      	movs	r0, #0
 8010d08:	bd70      	pop	{r4, r5, r6, pc}
    switch (req->bRequest)
 8010d0a:	784b      	ldrb	r3, [r1, #1]
  ep_addr = LOBYTE(req->wIndex);
 8010d0c:	888a      	ldrh	r2, [r1, #4]
    switch (req->bRequest)
 8010d0e:	2b01      	cmp	r3, #1
  ep_addr = LOBYTE(req->wIndex);
 8010d10:	b2d1      	uxtb	r1, r2
    switch (req->bRequest)
 8010d12:	d03d      	beq.n	8010d90 <USBD_StdEPReq+0xb0>
 8010d14:	d31a      	bcc.n	8010d4c <USBD_StdEPReq+0x6c>
 8010d16:	2b03      	cmp	r3, #3
 8010d18:	d1ed      	bne.n	8010cf6 <USBD_StdEPReq+0x16>
      switch (pdev->dev_state)
 8010d1a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010d1e:	2b02      	cmp	r3, #2
 8010d20:	d04d      	beq.n	8010dbe <USBD_StdEPReq+0xde>
 8010d22:	2b03      	cmp	r3, #3
 8010d24:	d1e7      	bne.n	8010cf6 <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 8010d26:	8863      	ldrh	r3, [r4, #2]
 8010d28:	b92b      	cbnz	r3, 8010d36 <USBD_StdEPReq+0x56>
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010d2a:	064a      	lsls	r2, r1, #25
 8010d2c:	d003      	beq.n	8010d36 <USBD_StdEPReq+0x56>
 8010d2e:	88e3      	ldrh	r3, [r4, #6]
 8010d30:	b90b      	cbnz	r3, 8010d36 <USBD_StdEPReq+0x56>
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8010d32:	f00e fd2d 	bl	801f790 <USBD_LL_StallEP>
        (void)USBD_CtlSendStatus(pdev);
 8010d36:	4628      	mov	r0, r5
 8010d38:	f000 f8e4 	bl	8010f04 <USBD_CtlSendStatus>
        break;
 8010d3c:	e7e3      	b.n	8010d06 <USBD_StdEPReq+0x26>
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010d3e:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 8010d42:	4628      	mov	r0, r5
 8010d44:	689b      	ldr	r3, [r3, #8]
}
 8010d46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010d4a:	4718      	bx	r3
      switch (pdev->dev_state)
 8010d4c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010d50:	2b02      	cmp	r3, #2
 8010d52:	d03d      	beq.n	8010dd0 <USBD_StdEPReq+0xf0>
 8010d54:	2b03      	cmp	r3, #3
 8010d56:	d1ce      	bne.n	8010cf6 <USBD_StdEPReq+0x16>
 8010d58:	f001 030f 	and.w	r3, r1, #15
        if ((ep_addr & 0x80U) == 0x80U)
 8010d5c:	0612      	lsls	r2, r2, #24
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010d5e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8010d62:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        if ((ep_addr & 0x80U) == 0x80U)
 8010d66:	d445      	bmi.n	8010df4 <USBD_StdEPReq+0x114>
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010d68:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d0c2      	beq.n	8010cf6 <USBD_StdEPReq+0x16>
 8010d70:	f001 037f 	and.w	r3, r1, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010d74:	2414      	movs	r4, #20
 8010d76:	fb04 0403 	mla	r4, r4, r3, r0
 8010d7a:	f504 74aa 	add.w	r4, r4, #340	; 0x154
          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d144      	bne.n	8010e0c <USBD_StdEPReq+0x12c>
            pep->status = 0x0001U;
 8010d82:	6023      	str	r3, [r4, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010d84:	4621      	mov	r1, r4
 8010d86:	4628      	mov	r0, r5
 8010d88:	2202      	movs	r2, #2
 8010d8a:	f000 f88d 	bl	8010ea8 <USBD_CtlSendData>
          break;
 8010d8e:	e7ba      	b.n	8010d06 <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 8010d90:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010d94:	2b02      	cmp	r3, #2
 8010d96:	d012      	beq.n	8010dbe <USBD_StdEPReq+0xde>
 8010d98:	2b03      	cmp	r3, #3
 8010d9a:	d1ac      	bne.n	8010cf6 <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 8010d9c:	8863      	ldrh	r3, [r4, #2]
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d1b1      	bne.n	8010d06 <USBD_StdEPReq+0x26>
          if ((ep_addr & 0x7FU) != 0x00U)
 8010da2:	064e      	lsls	r6, r1, #25
 8010da4:	d001      	beq.n	8010daa <USBD_StdEPReq+0xca>
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010da6:	f00e fd01 	bl	801f7ac <USBD_LL_ClearStallEP>
          (void)USBD_CtlSendStatus(pdev);
 8010daa:	4628      	mov	r0, r5
 8010dac:	f000 f8aa 	bl	8010f04 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010db0:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 8010db4:	4621      	mov	r1, r4
 8010db6:	4628      	mov	r0, r5
 8010db8:	689b      	ldr	r3, [r3, #8]
 8010dba:	4798      	blx	r3
 8010dbc:	e7a3      	b.n	8010d06 <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010dbe:	064b      	lsls	r3, r1, #25
 8010dc0:	d099      	beq.n	8010cf6 <USBD_StdEPReq+0x16>
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8010dc2:	f00e fce5 	bl	801f790 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010dc6:	4628      	mov	r0, r5
 8010dc8:	2180      	movs	r1, #128	; 0x80
 8010dca:	f00e fce1 	bl	801f790 <USBD_LL_StallEP>
 8010dce:	e79a      	b.n	8010d06 <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010dd0:	0648      	lsls	r0, r1, #25
 8010dd2:	d190      	bne.n	8010cf6 <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010dd4:	0611      	lsls	r1, r2, #24
        pep->status = 0x0000U;
 8010dd6:	f04f 0400 	mov.w	r4, #0
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010dda:	4628      	mov	r0, r5
 8010ddc:	f04f 0202 	mov.w	r2, #2
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010de0:	bf4c      	ite	mi
 8010de2:	f105 0314 	addmi.w	r3, r5, #20
 8010de6:	f505 73aa 	addpl.w	r3, r5, #340	; 0x154
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010dea:	4619      	mov	r1, r3
        pep->status = 0x0000U;
 8010dec:	601c      	str	r4, [r3, #0]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010dee:	f000 f85b 	bl	8010ea8 <USBD_CtlSendData>
        break;
 8010df2:	e788      	b.n	8010d06 <USBD_StdEPReq+0x26>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010df4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	f43f af7d 	beq.w	8010cf6 <USBD_StdEPReq+0x16>
 8010dfc:	f001 037f 	and.w	r3, r1, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010e00:	1c5c      	adds	r4, r3, #1
 8010e02:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8010e06:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8010e0a:	e7b8      	b.n	8010d7e <USBD_StdEPReq+0x9e>
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010e0c:	4628      	mov	r0, r5
 8010e0e:	f00e fcdb 	bl	801f7c8 <USBD_LL_IsStallEP>
 8010e12:	b108      	cbz	r0, 8010e18 <USBD_StdEPReq+0x138>
            pep->status = 0x0001U;
 8010e14:	2301      	movs	r3, #1
 8010e16:	e7b4      	b.n	8010d82 <USBD_StdEPReq+0xa2>
            pep->status = 0x0000U;
 8010e18:	6020      	str	r0, [r4, #0]
 8010e1a:	e7b3      	b.n	8010d84 <USBD_StdEPReq+0xa4>

08010e1c <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8010e1c:	780b      	ldrb	r3, [r1, #0]
 8010e1e:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8010e20:	784b      	ldrb	r3, [r1, #1]
 8010e22:	7043      	strb	r3, [r0, #1]

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010e24:	78ca      	ldrb	r2, [r1, #3]
 8010e26:	788b      	ldrb	r3, [r1, #2]
 8010e28:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8010e2c:	8043      	strh	r3, [r0, #2]
 8010e2e:	794a      	ldrb	r2, [r1, #5]
 8010e30:	790b      	ldrb	r3, [r1, #4]
 8010e32:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8010e36:	8083      	strh	r3, [r0, #4]
 8010e38:	79ca      	ldrb	r2, [r1, #7]
 8010e3a:	798b      	ldrb	r3, [r1, #6]
 8010e3c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8010e40:	80c3      	strh	r3, [r0, #6]
}
 8010e42:	4770      	bx	lr

08010e44 <USBD_CtlError>:
{
 8010e44:	b510      	push	{r4, lr}
 8010e46:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010e48:	2180      	movs	r1, #128	; 0x80
 8010e4a:	f00e fca1 	bl	801f790 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010e4e:	2100      	movs	r1, #0
 8010e50:	4620      	mov	r0, r4
}
 8010e52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 8010e56:	f00e bc9b 	b.w	801f790 <USBD_LL_StallEP>
 8010e5a:	bf00      	nop

08010e5c <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 8010e5c:	b300      	cbz	r0, 8010ea0 <USBD_GetString+0x44>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8010e5e:	7803      	ldrb	r3, [r0, #0]
{
 8010e60:	b430      	push	{r4, r5}
  while (*pbuff != (uint8_t)'\0')
 8010e62:	b1f3      	cbz	r3, 8010ea2 <USBD_GetString+0x46>
 8010e64:	4604      	mov	r4, r0
  uint8_t  len = 0U;
 8010e66:	2300      	movs	r3, #0
  {
    len++;
 8010e68:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8010e6a:	f814 5f01 	ldrb.w	r5, [r4, #1]!
    len++;
 8010e6e:	b2db      	uxtb	r3, r3
  while (*pbuff != (uint8_t)'\0')
 8010e70:	2d00      	cmp	r5, #0
 8010e72:	d1f9      	bne.n	8010e68 <USBD_GetString+0xc>
 8010e74:	005b      	lsls	r3, r3, #1
 8010e76:	3302      	adds	r3, #2
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010e78:	2403      	movs	r4, #3
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8010e7a:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 8010e7c:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010e7e:	704c      	strb	r4, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 8010e80:	7804      	ldrb	r4, [r0, #0]
 8010e82:	b15c      	cbz	r4, 8010e9c <USBD_GetString+0x40>
  idx++;
 8010e84:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 8010e86:	2500      	movs	r5, #0
    idx++;
 8010e88:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 8010e8a:	54cc      	strb	r4, [r1, r3]
    idx++;
 8010e8c:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 8010e8e:	b2d2      	uxtb	r2, r2
    idx++;
 8010e90:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 8010e92:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 8010e94:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8010e98:	2c00      	cmp	r4, #0
 8010e9a:	d1f5      	bne.n	8010e88 <USBD_GetString+0x2c>
}
 8010e9c:	bc30      	pop	{r4, r5}
 8010e9e:	4770      	bx	lr
 8010ea0:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 8010ea2:	2302      	movs	r3, #2
 8010ea4:	e7e8      	b.n	8010e78 <USBD_GetString+0x1c>
 8010ea6:	bf00      	nop

08010ea8 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8010ea8:	b570      	push	{r4, r5, r6, lr}
 8010eaa:	4615      	mov	r5, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010eac:	2602      	movs	r6, #2
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010eae:	460a      	mov	r2, r1
 8010eb0:	2100      	movs	r1, #0
  pdev->ep_in[0].total_length = len;
 8010eb2:	6185      	str	r5, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010eb4:	462b      	mov	r3, r5
  pdev->ep_in[0].rem_length = len;
 8010eb6:	61c5      	str	r5, [r0, #28]
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010eb8:	f8c0 6294 	str.w	r6, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010ebc:	f00e fca6 	bl	801f80c <USBD_LL_Transmit>

  return USBD_OK;
}
 8010ec0:	2000      	movs	r0, #0
 8010ec2:	bd70      	pop	{r4, r5, r6, pc}

08010ec4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010ec4:	b508      	push	{r3, lr}
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010ec6:	4613      	mov	r3, r2
 8010ec8:	460a      	mov	r2, r1
 8010eca:	2100      	movs	r1, #0
 8010ecc:	f00e fc9e 	bl	801f80c <USBD_LL_Transmit>

  return USBD_OK;
}
 8010ed0:	2000      	movs	r0, #0
 8010ed2:	bd08      	pop	{r3, pc}

08010ed4 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8010ed4:	b570      	push	{r4, r5, r6, lr}
 8010ed6:	4615      	mov	r5, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010ed8:	2603      	movs	r6, #3
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010eda:	460a      	mov	r2, r1
 8010edc:	2100      	movs	r1, #0
  pdev->ep_out[0].total_length = len;
 8010ede:	f8c0 5158 	str.w	r5, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010ee2:	462b      	mov	r3, r5
  pdev->ep_out[0].rem_length = len;
 8010ee4:	f8c0 515c 	str.w	r5, [r0, #348]	; 0x15c
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010ee8:	f8c0 6294 	str.w	r6, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010eec:	f00e fc9c 	bl	801f828 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8010ef0:	2000      	movs	r0, #0
 8010ef2:	bd70      	pop	{r4, r5, r6, pc}

08010ef4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8010ef4:	b508      	push	{r3, lr}
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010ef6:	4613      	mov	r3, r2
 8010ef8:	460a      	mov	r2, r1
 8010efa:	2100      	movs	r1, #0
 8010efc:	f00e fc94 	bl	801f828 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8010f00:	2000      	movs	r0, #0
 8010f02:	bd08      	pop	{r3, pc}

08010f04 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8010f04:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010f06:	2204      	movs	r2, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010f08:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010f0a:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010f0e:	4619      	mov	r1, r3
 8010f10:	461a      	mov	r2, r3
 8010f12:	f00e fc7b 	bl	801f80c <USBD_LL_Transmit>

  return USBD_OK;
}
 8010f16:	2000      	movs	r0, #0
 8010f18:	bd08      	pop	{r3, pc}
 8010f1a:	bf00      	nop

08010f1c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8010f1c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010f1e:	2205      	movs	r2, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010f20:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010f22:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010f26:	4619      	mov	r1, r3
 8010f28:	461a      	mov	r2, r3
 8010f2a:	f00e fc7d 	bl	801f828 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8010f2e:	2000      	movs	r0, #0
 8010f30:	bd08      	pop	{r3, pc}
 8010f32:	bf00      	nop

08010f34 <FATFS_LinkDriver>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8010f34:	4b11      	ldr	r3, [pc, #68]	; (8010f7c <FATFS_LinkDriver+0x48>)
 8010f36:	7a5a      	ldrb	r2, [r3, #9]
 8010f38:	b10a      	cbz	r2, 8010f3e <FATFS_LinkDriver+0xa>
  uint8_t ret = 1;
 8010f3a:	2001      	movs	r0, #1
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
}
 8010f3c:	4770      	bx	lr
{
 8010f3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f40:	f002 04ff 	and.w	r4, r2, #255	; 0xff
    disk.is_initialized[disk.nbr] = 0;
 8010f44:	f893 e009 	ldrb.w	lr, [r3, #9]
    disk.drv[disk.nbr] = drv;
 8010f48:	7a5e      	ldrb	r6, [r3, #9]
    path[1] = ':';
 8010f4a:	f04f 0c3a 	mov.w	ip, #58	; 0x3a
    disk.lun[disk.nbr] = lun;
 8010f4e:	7a5d      	ldrb	r5, [r3, #9]
    path[2] = '/';
 8010f50:	272f      	movs	r7, #47	; 0x2f
    DiskNum = disk.nbr++;
 8010f52:	7a5a      	ldrb	r2, [r3, #9]
    disk.drv[disk.nbr] = drv;
 8010f54:	eb03 0686 	add.w	r6, r3, r6, lsl #2
    disk.lun[disk.nbr] = lun;
 8010f58:	441d      	add	r5, r3
    disk.is_initialized[disk.nbr] = 0;
 8010f5a:	f803 400e 	strb.w	r4, [r3, lr]
    DiskNum = disk.nbr++;
 8010f5e:	b2d2      	uxtb	r2, r2
    disk.drv[disk.nbr] = drv;
 8010f60:	6070      	str	r0, [r6, #4]
    disk.lun[disk.nbr] = lun;
 8010f62:	722c      	strb	r4, [r5, #8]
    DiskNum = disk.nbr++;
 8010f64:	1c50      	adds	r0, r2, #1
    path[0] = DiskNum + '0';
 8010f66:	3230      	adds	r2, #48	; 0x30
    DiskNum = disk.nbr++;
 8010f68:	b2c0      	uxtb	r0, r0
 8010f6a:	7258      	strb	r0, [r3, #9]
    path[3] = 0;
 8010f6c:	4620      	mov	r0, r4
    path[0] = DiskNum + '0';
 8010f6e:	700a      	strb	r2, [r1, #0]
    path[3] = 0;
 8010f70:	70cc      	strb	r4, [r1, #3]
    path[1] = ':';
 8010f72:	f881 c001 	strb.w	ip, [r1, #1]
    path[2] = '/';
 8010f76:	708f      	strb	r7, [r1, #2]
}
 8010f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f7a:	bf00      	nop
 8010f7c:	200016f0 	.word	0x200016f0

08010f80 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8010f80:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8010f82:	f001 f929 	bl	80121d8 <vTaskStartScheduler>
  
  return osOK;
}
 8010f86:	2000      	movs	r0, #0
 8010f88:	bd08      	pop	{r3, pc}
 8010f8a:	bf00      	nop

08010f8c <osKernelSysTick>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010f8c:	f3ef 8305 	mrs	r3, IPSR
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
  if (inHandlerMode()) {
 8010f90:	b90b      	cbnz	r3, 8010f96 <osKernelSysTick+0xa>
    return xTaskGetTickCountFromISR();
  }
  else {
    return xTaskGetTickCount();
 8010f92:	f001 b971 	b.w	8012278 <xTaskGetTickCount>
    return xTaskGetTickCountFromISR();
 8010f96:	f001 b975 	b.w	8012284 <xTaskGetTickCountFromISR>
 8010f9a:	bf00      	nop

08010f9c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8010f9c:	b570      	push	{r4, r5, r6, lr}
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8010f9e:	6945      	ldr	r5, [r0, #20]
{
 8010fa0:	460b      	mov	r3, r1
 8010fa2:	b086      	sub	sp, #24
 8010fa4:	6902      	ldr	r2, [r0, #16]
 8010fa6:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8010faa:	e9d0 1600 	ldrd	r1, r6, [r0]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8010fae:	b16d      	cbz	r5, 8010fcc <osThreadCreate+0x30>
 8010fb0:	6980      	ldr	r0, [r0, #24]
 8010fb2:	b158      	cbz	r0, 8010fcc <osThreadCreate+0x30>
  if (priority != osPriorityError) {
 8010fb4:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8010fb6:	bf14      	ite	ne
 8010fb8:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8010fba:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010fbc:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8010fc0:	9400      	str	r4, [sp, #0]
 8010fc2:	4630      	mov	r0, r6
 8010fc4:	f001 f896 	bl	80120f4 <xTaskCreateStatic>
    return NULL;
  }     
#endif
  
  return handle;
}
 8010fc8:	b006      	add	sp, #24
 8010fca:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 8010fcc:	2c84      	cmp	r4, #132	; 0x84
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010fce:	ad05      	add	r5, sp, #20
 8010fd0:	b292      	uxth	r2, r2
 8010fd2:	4630      	mov	r0, r6
    fpriority += (priority - osPriorityIdle);
 8010fd4:	bf14      	ite	ne
 8010fd6:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8010fd8:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010fda:	9501      	str	r5, [sp, #4]
 8010fdc:	9400      	str	r4, [sp, #0]
 8010fde:	f001 f8c7 	bl	8012170 <xTaskCreate>
 8010fe2:	2801      	cmp	r0, #1
 8010fe4:	bf0c      	ite	eq
 8010fe6:	9805      	ldreq	r0, [sp, #20]
      return NULL;
 8010fe8:	2000      	movne	r0, #0
}
 8010fea:	b006      	add	sp, #24
 8010fec:	bd70      	pop	{r4, r5, r6, pc}
 8010fee:	bf00      	nop

08010ff0 <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8010ff0:	2800      	cmp	r0, #0
 8010ff2:	bf08      	it	eq
 8010ff4:	2001      	moveq	r0, #1
{
 8010ff6:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8010ff8:	f001 fa7c 	bl	80124f4 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8010ffc:	2000      	movs	r0, #0
 8010ffe:	bd08      	pop	{r3, pc}

08011000 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8011000:	f1a1 0101 	sub.w	r1, r1, #1
 8011004:	4613      	mov	r3, r2
 8011006:	b510      	push	{r4, lr}
 8011008:	fab1 f181 	clz	r1, r1
 801100c:	b082      	sub	sp, #8
 801100e:	e9d0 2400 	ldrd	r2, r4, [r0]
 8011012:	0949      	lsrs	r1, r1, #5
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 8011014:	b144      	cbz	r4, 8011028 <osTimerCreate+0x28>
    return xTimerCreateStatic((const char *)"",
 8011016:	4808      	ldr	r0, [pc, #32]	; (8011038 <osTimerCreate+0x38>)
 8011018:	e9cd 2400 	strd	r2, r4, [sp]
 801101c:	460a      	mov	r2, r1
 801101e:	2101      	movs	r1, #1
 8011020:	f001 fe5a 	bl	8012cd8 <xTimerCreateStatic>
#endif

#else 
	return NULL;
#endif
}
 8011024:	b002      	add	sp, #8
 8011026:	bd10      	pop	{r4, pc}
    return xTimerCreate((const char *)"",
 8011028:	9200      	str	r2, [sp, #0]
 801102a:	460a      	mov	r2, r1
 801102c:	2101      	movs	r1, #1
 801102e:	4802      	ldr	r0, [pc, #8]	; (8011038 <osTimerCreate+0x38>)
 8011030:	f001 fe22 	bl	8012c78 <xTimerCreate>
}
 8011034:	b002      	add	sp, #8
 8011036:	bd10      	pop	{r4, pc}
 8011038:	08024b10 	.word	0x08024b10

0801103c <osMutexCreate>:
{
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 801103c:	6841      	ldr	r1, [r0, #4]
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 801103e:	2001      	movs	r0, #1
  if (mutex_def->controlblock != NULL) {
 8011040:	b109      	cbz	r1, 8011046 <osMutexCreate+0xa>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8011042:	f000 bbb5 	b.w	80117b0 <xQueueCreateMutexStatic>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8011046:	f000 bbc9 	b.w	80117dc <xQueueCreateMutex>
 801104a:	bf00      	nop

0801104c <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 801104c:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 801104e:	2400      	movs	r4, #0
{
 8011050:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 8011052:	9401      	str	r4, [sp, #4]
  
  
  if (mutex_id == NULL) {
 8011054:	b300      	cbz	r0, 8011098 <osMutexWait+0x4c>
 8011056:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 801105a:	b933      	cbnz	r3, 801106a <osMutexWait+0x1e>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 801105c:	f000 fd64 	bl	8011b28 <xQueueSemaphoreTake>
 8011060:	2801      	cmp	r0, #1
 8011062:	d116      	bne.n	8011092 <osMutexWait+0x46>
    return osErrorOS;
  }
  
  return osOK;
 8011064:	2000      	movs	r0, #0
}
 8011066:	b002      	add	sp, #8
 8011068:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 801106a:	aa01      	add	r2, sp, #4
 801106c:	4621      	mov	r1, r4
 801106e:	f000 fe31 	bl	8011cd4 <xQueueReceiveFromISR>
 8011072:	2801      	cmp	r0, #1
 8011074:	d10d      	bne.n	8011092 <osMutexWait+0x46>
	portEND_SWITCHING_ISR(taskWoken);
 8011076:	9b01      	ldr	r3, [sp, #4]
 8011078:	2b00      	cmp	r3, #0
 801107a:	d0f3      	beq.n	8011064 <osMutexWait+0x18>
 801107c:	4b08      	ldr	r3, [pc, #32]	; (80110a0 <osMutexWait+0x54>)
 801107e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011082:	601a      	str	r2, [r3, #0]
 8011084:	f3bf 8f4f 	dsb	sy
 8011088:	f3bf 8f6f 	isb	sy
  return osOK;
 801108c:	4620      	mov	r0, r4
}
 801108e:	b002      	add	sp, #8
 8011090:	bd10      	pop	{r4, pc}
      return osErrorOS;
 8011092:	20ff      	movs	r0, #255	; 0xff
}
 8011094:	b002      	add	sp, #8
 8011096:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 8011098:	2080      	movs	r0, #128	; 0x80
}
 801109a:	b002      	add	sp, #8
 801109c:	bd10      	pop	{r4, pc}
 801109e:	bf00      	nop
 80110a0:	e000ed04 	.word	0xe000ed04

080110a4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80110a4:	b510      	push	{r4, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 80110a6:	2400      	movs	r4, #0
{
 80110a8:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;
 80110aa:	9401      	str	r4, [sp, #4]
 80110ac:	f3ef 8305 	mrs	r3, IPSR
  
  if (inHandlerMode()) {
 80110b0:	b14b      	cbz	r3, 80110c6 <osMutexRelease+0x22>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80110b2:	a901      	add	r1, sp, #4
 80110b4:	f000 fc16 	bl	80118e4 <xQueueGiveFromISR>
 80110b8:	2801      	cmp	r0, #1
 80110ba:	d10a      	bne.n	80110d2 <osMutexRelease+0x2e>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 80110bc:	9b01      	ldr	r3, [sp, #4]
 80110be:	b95b      	cbnz	r3, 80110d8 <osMutexRelease+0x34>
  osStatus result = osOK;
 80110c0:	2000      	movs	r0, #0
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
  {
    result = osErrorOS;
  }
  return result;
}
 80110c2:	b002      	add	sp, #8
 80110c4:	bd10      	pop	{r4, pc}
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80110c6:	461a      	mov	r2, r3
 80110c8:	4619      	mov	r1, r3
 80110ca:	f000 faa7 	bl	801161c <xQueueGenericSend>
 80110ce:	2801      	cmp	r0, #1
 80110d0:	d0f6      	beq.n	80110c0 <osMutexRelease+0x1c>
    result = osErrorOS;
 80110d2:	20ff      	movs	r0, #255	; 0xff
}
 80110d4:	b002      	add	sp, #8
 80110d6:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 80110d8:	4b05      	ldr	r3, [pc, #20]	; (80110f0 <osMutexRelease+0x4c>)
 80110da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80110de:	601a      	str	r2, [r3, #0]
 80110e0:	f3bf 8f4f 	dsb	sy
 80110e4:	f3bf 8f6f 	isb	sy
  osStatus result = osOK;
 80110e8:	4620      	mov	r0, r4
}
 80110ea:	b002      	add	sp, #8
 80110ec:	bd10      	pop	{r4, pc}
 80110ee:	bf00      	nop
 80110f0:	e000ed04 	.word	0xe000ed04

080110f4 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80110f4:	b530      	push	{r4, r5, lr}
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80110f6:	6844      	ldr	r4, [r0, #4]
{ 
 80110f8:	b083      	sub	sp, #12
  if (semaphore_def->controlblock != NULL){
 80110fa:	b16c      	cbz	r4, 8011118 <osSemaphoreCreate+0x24>
    if (count == 1) {
 80110fc:	2901      	cmp	r1, #1
 80110fe:	d11d      	bne.n	801113c <osSemaphoreCreate+0x48>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8011100:	2503      	movs	r5, #3
 8011102:	2200      	movs	r2, #0
 8011104:	4608      	mov	r0, r1
 8011106:	4623      	mov	r3, r4
 8011108:	9500      	str	r5, [sp, #0]
 801110a:	4611      	mov	r1, r2
 801110c:	f000 f9fc 	bl	8011508 <xQueueGenericCreateStatic>
 8011110:	4605      	mov	r5, r0
#else
    return NULL;
#endif
  }
#endif
}
 8011112:	4628      	mov	r0, r5
 8011114:	b003      	add	sp, #12
 8011116:	bd30      	pop	{r4, r5, pc}
    if (count == 1) {
 8011118:	2901      	cmp	r1, #1
 801111a:	d113      	bne.n	8011144 <osSemaphoreCreate+0x50>
      vSemaphoreCreateBinary(sema);
 801111c:	4608      	mov	r0, r1
 801111e:	2203      	movs	r2, #3
 8011120:	4621      	mov	r1, r4
 8011122:	f000 fa49 	bl	80115b8 <xQueueGenericCreate>
 8011126:	4605      	mov	r5, r0
 8011128:	2800      	cmp	r0, #0
 801112a:	d0f2      	beq.n	8011112 <osSemaphoreCreate+0x1e>
 801112c:	4623      	mov	r3, r4
 801112e:	4622      	mov	r2, r4
 8011130:	4621      	mov	r1, r4
 8011132:	f000 fa73 	bl	801161c <xQueueGenericSend>
}
 8011136:	4628      	mov	r0, r5
 8011138:	b003      	add	sp, #12
 801113a:	bd30      	pop	{r4, r5, pc}
      return NULL;
 801113c:	2500      	movs	r5, #0
}
 801113e:	4628      	mov	r0, r5
 8011140:	b003      	add	sp, #12
 8011142:	bd30      	pop	{r4, r5, pc}
      return NULL;
 8011144:	4625      	mov	r5, r4
 8011146:	e7e4      	b.n	8011112 <osSemaphoreCreate+0x1e>

08011148 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8011148:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 801114a:	2400      	movs	r4, #0
{
 801114c:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 801114e:	9401      	str	r4, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 8011150:	b300      	cbz	r0, 8011194 <osSemaphoreWait+0x4c>
 8011152:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8011156:	b933      	cbnz	r3, 8011166 <osSemaphoreWait+0x1e>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8011158:	f000 fce6 	bl	8011b28 <xQueueSemaphoreTake>
 801115c:	2801      	cmp	r0, #1
 801115e:	d116      	bne.n	801118e <osSemaphoreWait+0x46>
    return osErrorOS;
  }
  
  return osOK;
 8011160:	2000      	movs	r0, #0
}
 8011162:	b002      	add	sp, #8
 8011164:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8011166:	aa01      	add	r2, sp, #4
 8011168:	4621      	mov	r1, r4
 801116a:	f000 fdb3 	bl	8011cd4 <xQueueReceiveFromISR>
 801116e:	2801      	cmp	r0, #1
 8011170:	d10d      	bne.n	801118e <osSemaphoreWait+0x46>
	portEND_SWITCHING_ISR(taskWoken);
 8011172:	9b01      	ldr	r3, [sp, #4]
 8011174:	2b00      	cmp	r3, #0
 8011176:	d0f3      	beq.n	8011160 <osSemaphoreWait+0x18>
 8011178:	4b08      	ldr	r3, [pc, #32]	; (801119c <osSemaphoreWait+0x54>)
 801117a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801117e:	601a      	str	r2, [r3, #0]
 8011180:	f3bf 8f4f 	dsb	sy
 8011184:	f3bf 8f6f 	isb	sy
  return osOK;
 8011188:	4620      	mov	r0, r4
}
 801118a:	b002      	add	sp, #8
 801118c:	bd10      	pop	{r4, pc}
      return osErrorOS;
 801118e:	20ff      	movs	r0, #255	; 0xff
}
 8011190:	b002      	add	sp, #8
 8011192:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 8011194:	2080      	movs	r0, #128	; 0x80
}
 8011196:	b002      	add	sp, #8
 8011198:	bd10      	pop	{r4, pc}
 801119a:	bf00      	nop
 801119c:	e000ed04 	.word	0xe000ed04

080111a0 <osSemaphoreRelease>:
 80111a0:	f7ff bf80 	b.w	80110a4 <osMutexRelease>

080111a4 <osMessageCreate>:
{
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80111a4:	6882      	ldr	r2, [r0, #8]
{
 80111a6:	b530      	push	{r4, r5, lr}
 80111a8:	e9d0 4100 	ldrd	r4, r1, [r0]
 80111ac:	b083      	sub	sp, #12
  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80111ae:	b10a      	cbz	r2, 80111b4 <osMessageCreate+0x10>
 80111b0:	68c3      	ldr	r3, [r0, #12]
 80111b2:	b933      	cbnz	r3, 80111c2 <osMessageCreate+0x1e>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80111b4:	4620      	mov	r0, r4
 80111b6:	2200      	movs	r2, #0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80111b8:	b003      	add	sp, #12
 80111ba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80111be:	f000 b9fb 	b.w	80115b8 <xQueueGenericCreate>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80111c2:	2500      	movs	r5, #0
 80111c4:	4620      	mov	r0, r4
 80111c6:	9500      	str	r5, [sp, #0]
 80111c8:	f000 f99e 	bl	8011508 <xQueueGenericCreateStatic>
}
 80111cc:	b003      	add	sp, #12
 80111ce:	bd30      	pop	{r4, r5, pc}

080111d0 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80111d0:	b510      	push	{r4, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 80111d2:	2400      	movs	r4, #0
{
 80111d4:	b084      	sub	sp, #16
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
 80111d6:	42a2      	cmp	r2, r4
 80111d8:	bf08      	it	eq
 80111da:	2201      	moveq	r2, #1
{
 80111dc:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80111de:	9403      	str	r4, [sp, #12]
 80111e0:	f3ef 8305 	mrs	r3, IPSR
  }
  
  if (inHandlerMode()) {
 80111e4:	b15b      	cbz	r3, 80111fe <osMessagePut+0x2e>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80111e6:	4623      	mov	r3, r4
 80111e8:	aa03      	add	r2, sp, #12
 80111ea:	a901      	add	r1, sp, #4
 80111ec:	f000 fb08 	bl	8011800 <xQueueGenericSendFromISR>
 80111f0:	2801      	cmp	r0, #1
 80111f2:	d109      	bne.n	8011208 <osMessagePut+0x38>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 80111f4:	9b03      	ldr	r3, [sp, #12]
 80111f6:	b953      	cbnz	r3, 801120e <osMessagePut+0x3e>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
      return osErrorOS;
    }
  }
  
  return osOK;
 80111f8:	2000      	movs	r0, #0
}
 80111fa:	b004      	add	sp, #16
 80111fc:	bd10      	pop	{r4, pc}
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80111fe:	a901      	add	r1, sp, #4
 8011200:	f000 fa0c 	bl	801161c <xQueueGenericSend>
 8011204:	2801      	cmp	r0, #1
 8011206:	d0f7      	beq.n	80111f8 <osMessagePut+0x28>
      return osErrorOS;
 8011208:	20ff      	movs	r0, #255	; 0xff
}
 801120a:	b004      	add	sp, #16
 801120c:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 801120e:	4b05      	ldr	r3, [pc, #20]	; (8011224 <osMessagePut+0x54>)
 8011210:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011214:	601a      	str	r2, [r3, #0]
 8011216:	f3bf 8f4f 	dsb	sy
 801121a:	f3bf 8f6f 	isb	sy
  return osOK;
 801121e:	4620      	mov	r0, r4
}
 8011220:	b004      	add	sp, #16
 8011222:	bd10      	pop	{r4, pc}
 8011224:	e000ed04 	.word	0xe000ed04

08011228 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8011228:	b570      	push	{r4, r5, r6, lr}
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 801122a:	2500      	movs	r5, #0
{
 801122c:	b084      	sub	sp, #16
 801122e:	4604      	mov	r4, r0
  event.value.v = 0;
 8011230:	e9cd 5102 	strd	r5, r1, [sp, #8]
  
  if (queue_id == NULL) {
 8011234:	b359      	cbz	r1, 801128e <osMessageGet+0x66>
    event.status = osErrorParameter;
    return event;
  }
  
  taskWoken = pdFALSE;
 8011236:	9500      	str	r5, [sp, #0]
 8011238:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 801123c:	b99b      	cbnz	r3, 8011266 <osMessageGet+0x3e>
      event.status = osOK;
    }
    portEND_SWITCHING_ISR(taskWoken);
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 801123e:	4608      	mov	r0, r1
 8011240:	a902      	add	r1, sp, #8
 8011242:	4616      	mov	r6, r2
 8011244:	f000 fbae 	bl	80119a4 <xQueueReceive>
 8011248:	2801      	cmp	r0, #1
 801124a:	d02e      	beq.n	80112aa <osMessageGet+0x82>
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 801124c:	2e00      	cmp	r6, #0
 801124e:	bf0c      	ite	eq
 8011250:	2300      	moveq	r3, #0
 8011252:	2340      	movne	r3, #64	; 0x40
 8011254:	9301      	str	r3, [sp, #4]
    }
  }
  
  return event;
 8011256:	ab04      	add	r3, sp, #16
 8011258:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 801125c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8011260:	4620      	mov	r0, r4
 8011262:	b004      	add	sp, #16
 8011264:	bd70      	pop	{r4, r5, r6, pc}
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8011266:	4608      	mov	r0, r1
 8011268:	466a      	mov	r2, sp
 801126a:	a902      	add	r1, sp, #8
 801126c:	f000 fd32 	bl	8011cd4 <xQueueReceiveFromISR>
 8011270:	2801      	cmp	r0, #1
 8011272:	d017      	beq.n	80112a4 <osMessageGet+0x7c>
      event.status = osOK;
 8011274:	9501      	str	r5, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8011276:	9b00      	ldr	r3, [sp, #0]
 8011278:	2b00      	cmp	r3, #0
 801127a:	d0ec      	beq.n	8011256 <osMessageGet+0x2e>
 801127c:	4b0c      	ldr	r3, [pc, #48]	; (80112b0 <osMessageGet+0x88>)
 801127e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011282:	601a      	str	r2, [r3, #0]
 8011284:	f3bf 8f4f 	dsb	sy
 8011288:	f3bf 8f6f 	isb	sy
 801128c:	e7e3      	b.n	8011256 <osMessageGet+0x2e>
    event.status = osErrorParameter;
 801128e:	ab04      	add	r3, sp, #16
 8011290:	2280      	movs	r2, #128	; 0x80
 8011292:	f843 2d0c 	str.w	r2, [r3, #-12]!
    return event;
 8011296:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801129a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801129e:	4620      	mov	r0, r4
 80112a0:	b004      	add	sp, #16
 80112a2:	bd70      	pop	{r4, r5, r6, pc}
      event.status = osEventMessage;
 80112a4:	2310      	movs	r3, #16
 80112a6:	9301      	str	r3, [sp, #4]
 80112a8:	e7e5      	b.n	8011276 <osMessageGet+0x4e>
      event.status = osEventMessage;
 80112aa:	2310      	movs	r3, #16
 80112ac:	9301      	str	r3, [sp, #4]
 80112ae:	e7d2      	b.n	8011256 <osMessageGet+0x2e>
 80112b0:	e000ed04 	.word	0xe000ed04

080112b4 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80112b4:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80112b8:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80112bc:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80112be:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80112c0:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80112c2:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80112c4:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80112c8:	4770      	bx	lr
 80112ca:	bf00      	nop

080112cc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80112cc:	2300      	movs	r3, #0
 80112ce:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80112d0:	4770      	bx	lr
 80112d2:	bf00      	nop

080112d4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80112d4:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80112d6:	6802      	ldr	r2, [r0, #0]
{
 80112d8:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80112da:	689c      	ldr	r4, [r3, #8]
	( pxList->uxNumberOfItems )++;
 80112dc:	3201      	adds	r2, #1
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80112de:	e9c1 3401 	strd	r3, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80112e2:	689c      	ldr	r4, [r3, #8]
 80112e4:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80112e6:	6099      	str	r1, [r3, #8]
}
 80112e8:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 80112ec:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80112ee:	6002      	str	r2, [r0, #0]
}
 80112f0:	4770      	bx	lr
 80112f2:	bf00      	nop

080112f4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80112f4:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80112f6:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80112f8:	1c6b      	adds	r3, r5, #1
 80112fa:	d011      	beq.n	8011320 <vListInsert+0x2c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80112fc:	f100 0208 	add.w	r2, r0, #8
 8011300:	e000      	b.n	8011304 <vListInsert+0x10>
 8011302:	461a      	mov	r2, r3
 8011304:	6853      	ldr	r3, [r2, #4]
 8011306:	681c      	ldr	r4, [r3, #0]
 8011308:	42ac      	cmp	r4, r5
 801130a:	d9fa      	bls.n	8011302 <vListInsert+0xe>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 801130c:	6804      	ldr	r4, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 801130e:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8011310:	3401      	adds	r4, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011312:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011314:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8011316:	6051      	str	r1, [r2, #4]
	pxNewListItem->pxContainer = pxList;
 8011318:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 801131a:	6004      	str	r4, [r0, #0]
}
 801131c:	bc30      	pop	{r4, r5}
 801131e:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8011320:	6902      	ldr	r2, [r0, #16]
 8011322:	6853      	ldr	r3, [r2, #4]
 8011324:	e7f2      	b.n	801130c <vListInsert+0x18>
 8011326:	bf00      	nop

08011328 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011328:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801132a:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
{
 801132e:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011330:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011332:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011334:	6881      	ldr	r1, [r0, #8]
	if( pxList->pxIndex == pxItemToRemove )
 8011336:	4284      	cmp	r4, r0

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 8011338:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801133c:	604a      	str	r2, [r1, #4]
	( pxList->uxNumberOfItems )--;
 801133e:	681a      	ldr	r2, [r3, #0]
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011340:	bf08      	it	eq
 8011342:	6059      	streq	r1, [r3, #4]
	pxItemToRemove->pxContainer = NULL;
 8011344:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 8011346:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 8011348:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 801134a:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 801134c:	6818      	ldr	r0, [r3, #0]
}
 801134e:	4770      	bx	lr

08011350 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011350:	b570      	push	{r4, r5, r6, lr}
 8011352:	4616      	mov	r6, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011354:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8011356:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011358:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801135a:	b92a      	cbnz	r2, 8011368 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801135c:	6806      	ldr	r6, [r0, #0]
 801135e:	3501      	adds	r5, #1
 8011360:	b366      	cbz	r6, 80113bc <prvCopyDataToQueue+0x6c>
BaseType_t xReturn = pdFALSE;
 8011362:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011364:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
 8011366:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8011368:	b97e      	cbnz	r6, 801138a <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801136a:	6840      	ldr	r0, [r0, #4]
 801136c:	3501      	adds	r5, #1
 801136e:	f00e fc0e 	bl	801fb8e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011372:	6863      	ldr	r3, [r4, #4]
 8011374:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011376:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011378:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801137a:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801137c:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801137e:	d3f0      	bcc.n	8011362 <prvCopyDataToQueue+0x12>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011380:	6823      	ldr	r3, [r4, #0]
BaseType_t xReturn = pdFALSE;
 8011382:	4630      	mov	r0, r6
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011384:	63a5      	str	r5, [r4, #56]	; 0x38
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011386:	6063      	str	r3, [r4, #4]
}
 8011388:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801138a:	68c0      	ldr	r0, [r0, #12]
 801138c:	f00e fbff 	bl	801fb8e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011390:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8011392:	68e3      	ldr	r3, [r4, #12]
 8011394:	4252      	negs	r2, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011396:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011398:	4413      	add	r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801139a:	428b      	cmp	r3, r1
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801139c:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801139e:	d202      	bcs.n	80113a6 <prvCopyDataToQueue+0x56>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80113a0:	68a3      	ldr	r3, [r4, #8]
 80113a2:	441a      	add	r2, r3
 80113a4:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80113a6:	2e02      	cmp	r6, #2
 80113a8:	d003      	beq.n	80113b2 <prvCopyDataToQueue+0x62>
 80113aa:	3501      	adds	r5, #1
BaseType_t xReturn = pdFALSE;
 80113ac:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80113ae:	63a5      	str	r5, [r4, #56]	; 0x38
}
 80113b0:	bd70      	pop	{r4, r5, r6, pc}
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80113b2:	2d00      	cmp	r5, #0
 80113b4:	d1d5      	bne.n	8011362 <prvCopyDataToQueue+0x12>
 80113b6:	2501      	movs	r5, #1
BaseType_t xReturn = pdFALSE;
 80113b8:	2000      	movs	r0, #0
 80113ba:	e7d3      	b.n	8011364 <prvCopyDataToQueue+0x14>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80113bc:	6880      	ldr	r0, [r0, #8]
 80113be:	f001 fa57 	bl	8012870 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80113c2:	60a6      	str	r6, [r4, #8]
 80113c4:	e7ce      	b.n	8011364 <prvCopyDataToQueue+0x14>
 80113c6:	bf00      	nop

080113c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80113c8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80113ca:	b172      	cbz	r2, 80113ea <prvCopyDataFromQueue+0x22>
 80113cc:	460b      	mov	r3, r1
{
 80113ce:	b410      	push	{r4}
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80113d0:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80113d4:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80113d6:	42a1      	cmp	r1, r4
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80113d8:	60c1      	str	r1, [r0, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80113da:	d301      	bcc.n	80113e0 <prvCopyDataFromQueue+0x18>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80113dc:	6801      	ldr	r1, [r0, #0]
 80113de:	60c1      	str	r1, [r0, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80113e0:	4618      	mov	r0, r3
	}
}
 80113e2:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80113e6:	f00e bbd2 	b.w	801fb8e <memcpy>
 80113ea:	4770      	bx	lr

080113ec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80113ec:	b570      	push	{r4, r5, r6, lr}
 80113ee:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80113f0:	f001 feb8 	bl	8013164 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80113f4:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 80113f8:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80113fa:	2c00      	cmp	r4, #0
 80113fc:	dd16      	ble.n	801142c <prvUnlockQueue+0x40>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80113fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011400:	b1a3      	cbz	r3, 801142c <prvUnlockQueue+0x40>
 8011402:	f105 0624 	add.w	r6, r5, #36	; 0x24
 8011406:	e005      	b.n	8011414 <prvUnlockQueue+0x28>
 8011408:	3c01      	subs	r4, #1
 801140a:	b2e3      	uxtb	r3, r4
 801140c:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801140e:	b16b      	cbz	r3, 801142c <prvUnlockQueue+0x40>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011410:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011412:	b15b      	cbz	r3, 801142c <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011414:	4630      	mov	r0, r6
 8011416:	f001 f919 	bl	801264c <xTaskRemoveFromEventList>
 801141a:	2800      	cmp	r0, #0
 801141c:	d0f4      	beq.n	8011408 <prvUnlockQueue+0x1c>
 801141e:	3c01      	subs	r4, #1
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8011420:	f001 f9b2 	bl	8012788 <vTaskMissedYield>
 8011424:	b2e3      	uxtb	r3, r4
 8011426:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011428:	2b00      	cmp	r3, #0
 801142a:	d1f1      	bne.n	8011410 <prvUnlockQueue+0x24>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801142c:	23ff      	movs	r3, #255	; 0xff
 801142e:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8011432:	f001 febd 	bl	80131b0 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011436:	f001 fe95 	bl	8013164 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801143a:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 801143e:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011440:	2c00      	cmp	r4, #0
 8011442:	dd16      	ble.n	8011472 <prvUnlockQueue+0x86>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011444:	692b      	ldr	r3, [r5, #16]
 8011446:	b1a3      	cbz	r3, 8011472 <prvUnlockQueue+0x86>
 8011448:	f105 0610 	add.w	r6, r5, #16
 801144c:	e005      	b.n	801145a <prvUnlockQueue+0x6e>
 801144e:	3c01      	subs	r4, #1
 8011450:	b2e3      	uxtb	r3, r4
 8011452:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011454:	b16b      	cbz	r3, 8011472 <prvUnlockQueue+0x86>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011456:	692b      	ldr	r3, [r5, #16]
 8011458:	b15b      	cbz	r3, 8011472 <prvUnlockQueue+0x86>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801145a:	4630      	mov	r0, r6
 801145c:	f001 f8f6 	bl	801264c <xTaskRemoveFromEventList>
 8011460:	2800      	cmp	r0, #0
 8011462:	d0f4      	beq.n	801144e <prvUnlockQueue+0x62>
 8011464:	3c01      	subs	r4, #1
				{
					vTaskMissedYield();
 8011466:	f001 f98f 	bl	8012788 <vTaskMissedYield>
 801146a:	b2e3      	uxtb	r3, r4
 801146c:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801146e:	2b00      	cmp	r3, #0
 8011470:	d1f1      	bne.n	8011456 <prvUnlockQueue+0x6a>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011472:	23ff      	movs	r3, #255	; 0xff
 8011474:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8011478:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 801147c:	f001 be98 	b.w	80131b0 <vPortExitCritical>

08011480 <xQueueGenericReset>:
{
 8011480:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8011482:	b1e0      	cbz	r0, 80114be <xQueueGenericReset+0x3e>
 8011484:	4604      	mov	r4, r0
 8011486:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 8011488:	f001 fe6c 	bl	8013164 <vPortEnterCritical>
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801148c:	2000      	movs	r0, #0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801148e:	6822      	ldr	r2, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011490:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8011492:	20ff      	movs	r0, #255	; 0xff
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011494:	6062      	str	r2, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 8011496:	f884 0044 	strb.w	r0, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801149a:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801149e:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
 80114a2:	fb03 f301 	mul.w	r3, r3, r1
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80114a6:	1a59      	subs	r1, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80114a8:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80114aa:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80114ac:	60a3      	str	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80114ae:	60e2      	str	r2, [r4, #12]
		if( xNewQueue == pdFALSE )
 80114b0:	b985      	cbnz	r5, 80114d4 <xQueueGenericReset+0x54>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80114b2:	6923      	ldr	r3, [r4, #16]
 80114b4:	b9bb      	cbnz	r3, 80114e6 <xQueueGenericReset+0x66>
	taskEXIT_CRITICAL();
 80114b6:	f001 fe7b 	bl	80131b0 <vPortExitCritical>
}
 80114ba:	2001      	movs	r0, #1
 80114bc:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80114be:	f04f 0330 	mov.w	r3, #48	; 0x30
 80114c2:	b672      	cpsid	i
 80114c4:	f383 8811 	msr	BASEPRI, r3
 80114c8:	f3bf 8f6f 	isb	sy
 80114cc:	f3bf 8f4f 	dsb	sy
 80114d0:	b662      	cpsie	i
 80114d2:	e7fe      	b.n	80114d2 <xQueueGenericReset+0x52>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80114d4:	f104 0010 	add.w	r0, r4, #16
 80114d8:	f7ff feec 	bl	80112b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80114dc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80114e0:	f7ff fee8 	bl	80112b4 <vListInitialise>
 80114e4:	e7e7      	b.n	80114b6 <xQueueGenericReset+0x36>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80114e6:	f104 0010 	add.w	r0, r4, #16
 80114ea:	f001 f8af 	bl	801264c <xTaskRemoveFromEventList>
 80114ee:	2800      	cmp	r0, #0
 80114f0:	d0e1      	beq.n	80114b6 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 80114f2:	4b04      	ldr	r3, [pc, #16]	; (8011504 <xQueueGenericReset+0x84>)
 80114f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80114f8:	601a      	str	r2, [r3, #0]
 80114fa:	f3bf 8f4f 	dsb	sy
 80114fe:	f3bf 8f6f 	isb	sy
 8011502:	e7d8      	b.n	80114b6 <xQueueGenericReset+0x36>
 8011504:	e000ed04 	.word	0xe000ed04

08011508 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011508:	b950      	cbnz	r0, 8011520 <xQueueGenericCreateStatic+0x18>
 801150a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801150e:	b672      	cpsid	i
 8011510:	f383 8811 	msr	BASEPRI, r3
 8011514:	f3bf 8f6f 	isb	sy
 8011518:	f3bf 8f4f 	dsb	sy
 801151c:	b662      	cpsie	i
 801151e:	e7fe      	b.n	801151e <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 8011520:	b163      	cbz	r3, 801153c <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011522:	b1b2      	cbz	r2, 8011552 <xQueueGenericCreateStatic+0x4a>
 8011524:	b9a9      	cbnz	r1, 8011552 <xQueueGenericCreateStatic+0x4a>
 8011526:	f04f 0330 	mov.w	r3, #48	; 0x30
 801152a:	b672      	cpsid	i
 801152c:	f383 8811 	msr	BASEPRI, r3
 8011530:	f3bf 8f6f 	isb	sy
 8011534:	f3bf 8f4f 	dsb	sy
 8011538:	b662      	cpsie	i
 801153a:	e7fe      	b.n	801153a <xQueueGenericCreateStatic+0x32>
 801153c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011540:	b672      	cpsid	i
 8011542:	f383 8811 	msr	BASEPRI, r3
 8011546:	f3bf 8f6f 	isb	sy
 801154a:	f3bf 8f4f 	dsb	sy
 801154e:	b662      	cpsie	i
 8011550:	e7fe      	b.n	8011550 <xQueueGenericCreateStatic+0x48>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011552:	b95a      	cbnz	r2, 801156c <xQueueGenericCreateStatic+0x64>
 8011554:	b151      	cbz	r1, 801156c <xQueueGenericCreateStatic+0x64>
 8011556:	f04f 0330 	mov.w	r3, #48	; 0x30
 801155a:	b672      	cpsid	i
 801155c:	f383 8811 	msr	BASEPRI, r3
 8011560:	f3bf 8f6f 	isb	sy
 8011564:	f3bf 8f4f 	dsb	sy
 8011568:	b662      	cpsie	i
 801156a:	e7fe      	b.n	801156a <xQueueGenericCreateStatic+0x62>
	{
 801156c:	b530      	push	{r4, r5, lr}
			volatile size_t xSize = sizeof( StaticQueue_t );
 801156e:	2448      	movs	r4, #72	; 0x48
	{
 8011570:	b083      	sub	sp, #12
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011572:	9401      	str	r4, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8011574:	9c01      	ldr	r4, [sp, #4]
 8011576:	2c48      	cmp	r4, #72	; 0x48
 8011578:	d00a      	beq.n	8011590 <xQueueGenericCreateStatic+0x88>
 801157a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801157e:	b672      	cpsid	i
 8011580:	f383 8811 	msr	BASEPRI, r3
 8011584:	f3bf 8f6f 	isb	sy
 8011588:	f3bf 8f4f 	dsb	sy
 801158c:	b662      	cpsie	i
 801158e:	e7fe      	b.n	801158e <xQueueGenericCreateStatic+0x86>
 8011590:	461c      	mov	r4, r3
 8011592:	4613      	mov	r3, r2
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011594:	2501      	movs	r5, #1
 8011596:	460a      	mov	r2, r1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011598:	2900      	cmp	r1, #0
 801159a:	bf08      	it	eq
 801159c:	4623      	moveq	r3, r4
	pxNewQueue->uxLength = uxQueueLength;
 801159e:	63e0      	str	r0, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80115a0:	4629      	mov	r1, r5
 80115a2:	4620      	mov	r0, r4
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80115a4:	6023      	str	r3, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 80115a6:	6422      	str	r2, [r4, #64]	; 0x40
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80115a8:	f884 5046 	strb.w	r5, [r4, #70]	; 0x46
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80115ac:	9b01      	ldr	r3, [sp, #4]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80115ae:	f7ff ff67 	bl	8011480 <xQueueGenericReset>
	}
 80115b2:	4620      	mov	r0, r4
 80115b4:	b003      	add	sp, #12
 80115b6:	bd30      	pop	{r4, r5, pc}

080115b8 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80115b8:	b950      	cbnz	r0, 80115d0 <xQueueGenericCreate+0x18>
 80115ba:	f04f 0330 	mov.w	r3, #48	; 0x30
 80115be:	b672      	cpsid	i
 80115c0:	f383 8811 	msr	BASEPRI, r3
 80115c4:	f3bf 8f6f 	isb	sy
 80115c8:	f3bf 8f4f 	dsb	sy
 80115cc:	b662      	cpsie	i
 80115ce:	e7fe      	b.n	80115ce <xQueueGenericCreate+0x16>
	{
 80115d0:	b570      	push	{r4, r5, r6, lr}
 80115d2:	4606      	mov	r6, r0
 80115d4:	460d      	mov	r5, r1
		if( uxItemSize == ( UBaseType_t ) 0 )
 80115d6:	b169      	cbz	r1, 80115f4 <xQueueGenericCreate+0x3c>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80115d8:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80115dc:	3048      	adds	r0, #72	; 0x48
 80115de:	f001 ff29 	bl	8013434 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80115e2:	4604      	mov	r4, r0
 80115e4:	b1b0      	cbz	r0, 8011614 <xQueueGenericCreate+0x5c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80115e6:	2200      	movs	r2, #0
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80115e8:	f100 0348 	add.w	r3, r0, #72	; 0x48
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80115ec:	f880 2046 	strb.w	r2, [r0, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80115f0:	6003      	str	r3, [r0, #0]
 80115f2:	e007      	b.n	8011604 <xQueueGenericCreate+0x4c>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80115f4:	2048      	movs	r0, #72	; 0x48
 80115f6:	f001 ff1d 	bl	8013434 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80115fa:	4604      	mov	r4, r0
 80115fc:	b150      	cbz	r0, 8011614 <xQueueGenericCreate+0x5c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80115fe:	f884 5046 	strb.w	r5, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011602:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8011604:	63e6      	str	r6, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011606:	2101      	movs	r1, #1
	pxNewQueue->uxItemSize = uxItemSize;
 8011608:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801160a:	4620      	mov	r0, r4
 801160c:	f7ff ff38 	bl	8011480 <xQueueGenericReset>
	}
 8011610:	4620      	mov	r0, r4
 8011612:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011614:	2400      	movs	r4, #0
	}
 8011616:	4620      	mov	r0, r4
 8011618:	bd70      	pop	{r4, r5, r6, pc}
 801161a:	bf00      	nop

0801161c <xQueueGenericSend>:
{
 801161c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011620:	b084      	sub	sp, #16
 8011622:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8011624:	2800      	cmp	r0, #0
 8011626:	f000 80a3 	beq.w	8011770 <xQueueGenericSend+0x154>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801162a:	2900      	cmp	r1, #0
 801162c:	f000 8091 	beq.w	8011752 <xQueueGenericSend+0x136>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011630:	2b02      	cmp	r3, #2
 8011632:	d10d      	bne.n	8011650 <xQueueGenericSend+0x34>
 8011634:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8011636:	2a01      	cmp	r2, #1
 8011638:	d00a      	beq.n	8011650 <xQueueGenericSend+0x34>
 801163a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801163e:	b672      	cpsid	i
 8011640:	f383 8811 	msr	BASEPRI, r3
 8011644:	f3bf 8f6f 	isb	sy
 8011648:	f3bf 8f4f 	dsb	sy
 801164c:	b662      	cpsie	i
 801164e:	e7fe      	b.n	801164e <xQueueGenericSend+0x32>
 8011650:	4604      	mov	r4, r0
 8011652:	461e      	mov	r6, r3
 8011654:	4689      	mov	r9, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011656:	f001 f8a3 	bl	80127a0 <xTaskGetSchedulerState>
 801165a:	b960      	cbnz	r0, 8011676 <xQueueGenericSend+0x5a>
 801165c:	9b01      	ldr	r3, [sp, #4]
 801165e:	b153      	cbz	r3, 8011676 <xQueueGenericSend+0x5a>
 8011660:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011664:	b672      	cpsid	i
 8011666:	f383 8811 	msr	BASEPRI, r3
 801166a:	f3bf 8f6f 	isb	sy
 801166e:	f3bf 8f4f 	dsb	sy
 8011672:	b662      	cpsie	i
 8011674:	e7fe      	b.n	8011674 <xQueueGenericSend+0x58>
 8011676:	f1a6 0502 	sub.w	r5, r6, #2
{
 801167a:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 801167c:	f8df a12c 	ldr.w	sl, [pc, #300]	; 80117ac <xQueueGenericSend+0x190>
 8011680:	fab5 f585 	clz	r5, r5
		prvLockQueue( pxQueue );
 8011684:	46b8      	mov	r8, r7
 8011686:	096d      	lsrs	r5, r5, #5
 8011688:	e007      	b.n	801169a <xQueueGenericSend+0x7e>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 801168a:	f001 fd91 	bl	80131b0 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 801168e:	4620      	mov	r0, r4
 8011690:	f7ff feac 	bl	80113ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011694:	f000 fea8 	bl	80123e8 <xTaskResumeAll>
 8011698:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 801169a:	f001 fd63 	bl	8013164 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801169e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80116a0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80116a2:	429a      	cmp	r2, r3
 80116a4:	d33f      	bcc.n	8011726 <xQueueGenericSend+0x10a>
 80116a6:	2d00      	cmp	r5, #0
 80116a8:	d13d      	bne.n	8011726 <xQueueGenericSend+0x10a>
				if( xTicksToWait == ( TickType_t ) 0 )
 80116aa:	9b01      	ldr	r3, [sp, #4]
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d06a      	beq.n	8011786 <xQueueGenericSend+0x16a>
				else if( xEntryTimeSet == pdFALSE )
 80116b0:	b917      	cbnz	r7, 80116b8 <xQueueGenericSend+0x9c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80116b2:	a802      	add	r0, sp, #8
 80116b4:	f001 f812 	bl	80126dc <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80116b8:	f001 fd7a 	bl	80131b0 <vPortExitCritical>
		vTaskSuspendAll();
 80116bc:	f000 fdd4 	bl	8012268 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80116c0:	f001 fd50 	bl	8013164 <vPortEnterCritical>
 80116c4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80116c8:	2bff      	cmp	r3, #255	; 0xff
 80116ca:	d101      	bne.n	80116d0 <xQueueGenericSend+0xb4>
 80116cc:	f884 8044 	strb.w	r8, [r4, #68]	; 0x44
 80116d0:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80116d4:	2bff      	cmp	r3, #255	; 0xff
 80116d6:	d101      	bne.n	80116dc <xQueueGenericSend+0xc0>
 80116d8:	f884 8045 	strb.w	r8, [r4, #69]	; 0x45
 80116dc:	f001 fd68 	bl	80131b0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80116e0:	a901      	add	r1, sp, #4
 80116e2:	a802      	add	r0, sp, #8
 80116e4:	f001 f806 	bl	80126f4 <xTaskCheckForTimeOut>
 80116e8:	2800      	cmp	r0, #0
 80116ea:	d157      	bne.n	801179c <xQueueGenericSend+0x180>
	taskENTER_CRITICAL();
 80116ec:	f001 fd3a 	bl	8013164 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80116f0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80116f2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80116f4:	429a      	cmp	r2, r3
 80116f6:	d1c8      	bne.n	801168a <xQueueGenericSend+0x6e>
	taskEXIT_CRITICAL();
 80116f8:	f001 fd5a 	bl	80131b0 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80116fc:	9901      	ldr	r1, [sp, #4]
 80116fe:	f104 0010 	add.w	r0, r4, #16
 8011702:	f000 ff67 	bl	80125d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011706:	4620      	mov	r0, r4
 8011708:	f7ff fe70 	bl	80113ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801170c:	f000 fe6c 	bl	80123e8 <xTaskResumeAll>
 8011710:	2800      	cmp	r0, #0
 8011712:	d1c1      	bne.n	8011698 <xQueueGenericSend+0x7c>
					portYIELD_WITHIN_API();
 8011714:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8011718:	f8ca 3000 	str.w	r3, [sl]
 801171c:	f3bf 8f4f 	dsb	sy
 8011720:	f3bf 8f6f 	isb	sy
 8011724:	e7b8      	b.n	8011698 <xQueueGenericSend+0x7c>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011726:	4632      	mov	r2, r6
 8011728:	4649      	mov	r1, r9
 801172a:	4620      	mov	r0, r4
 801172c:	f7ff fe10 	bl	8011350 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011730:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011732:	bb63      	cbnz	r3, 801178e <xQueueGenericSend+0x172>
					else if( xYieldRequired != pdFALSE )
 8011734:	b138      	cbz	r0, 8011746 <xQueueGenericSend+0x12a>
						queueYIELD_IF_USING_PREEMPTION();
 8011736:	4b1d      	ldr	r3, [pc, #116]	; (80117ac <xQueueGenericSend+0x190>)
 8011738:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801173c:	601a      	str	r2, [r3, #0]
 801173e:	f3bf 8f4f 	dsb	sy
 8011742:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8011746:	f001 fd33 	bl	80131b0 <vPortExitCritical>
				return pdPASS;
 801174a:	2001      	movs	r0, #1
}
 801174c:	b004      	add	sp, #16
 801174e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011752:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8011754:	2a00      	cmp	r2, #0
 8011756:	f43f af6b 	beq.w	8011630 <xQueueGenericSend+0x14>
 801175a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801175e:	b672      	cpsid	i
 8011760:	f383 8811 	msr	BASEPRI, r3
 8011764:	f3bf 8f6f 	isb	sy
 8011768:	f3bf 8f4f 	dsb	sy
 801176c:	b662      	cpsie	i
 801176e:	e7fe      	b.n	801176e <xQueueGenericSend+0x152>
 8011770:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011774:	b672      	cpsid	i
 8011776:	f383 8811 	msr	BASEPRI, r3
 801177a:	f3bf 8f6f 	isb	sy
 801177e:	f3bf 8f4f 	dsb	sy
 8011782:	b662      	cpsie	i
 8011784:	e7fe      	b.n	8011784 <xQueueGenericSend+0x168>
					taskEXIT_CRITICAL();
 8011786:	f001 fd13 	bl	80131b0 <vPortExitCritical>
					return errQUEUE_FULL;
 801178a:	4628      	mov	r0, r5
 801178c:	e7de      	b.n	801174c <xQueueGenericSend+0x130>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801178e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8011792:	f000 ff5b 	bl	801264c <xTaskRemoveFromEventList>
 8011796:	2800      	cmp	r0, #0
 8011798:	d1cd      	bne.n	8011736 <xQueueGenericSend+0x11a>
 801179a:	e7d4      	b.n	8011746 <xQueueGenericSend+0x12a>
			prvUnlockQueue( pxQueue );
 801179c:	4620      	mov	r0, r4
 801179e:	f7ff fe25 	bl	80113ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80117a2:	f000 fe21 	bl	80123e8 <xTaskResumeAll>
			return errQUEUE_FULL;
 80117a6:	2000      	movs	r0, #0
 80117a8:	e7d0      	b.n	801174c <xQueueGenericSend+0x130>
 80117aa:	bf00      	nop
 80117ac:	e000ed04 	.word	0xe000ed04

080117b0 <xQueueCreateMutexStatic>:
	{
 80117b0:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80117b2:	2200      	movs	r2, #0
	{
 80117b4:	b082      	sub	sp, #8
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80117b6:	460b      	mov	r3, r1
 80117b8:	9000      	str	r0, [sp, #0]
 80117ba:	4611      	mov	r1, r2
 80117bc:	2001      	movs	r0, #1
 80117be:	f7ff fea3 	bl	8011508 <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 80117c2:	4604      	mov	r4, r0
 80117c4:	b138      	cbz	r0, 80117d6 <xQueueCreateMutexStatic+0x26>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80117c6:	2300      	movs	r3, #0
 80117c8:	6083      	str	r3, [r0, #8]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80117ca:	461a      	mov	r2, r3
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80117cc:	6003      	str	r3, [r0, #0]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80117ce:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80117d0:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80117d2:	f7ff ff23 	bl	801161c <xQueueGenericSend>
	}
 80117d6:	4620      	mov	r0, r4
 80117d8:	b002      	add	sp, #8
 80117da:	bd10      	pop	{r4, pc}

080117dc <xQueueCreateMutex>:
	{
 80117dc:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80117de:	4602      	mov	r2, r0
 80117e0:	2100      	movs	r1, #0
 80117e2:	2001      	movs	r0, #1
 80117e4:	f7ff fee8 	bl	80115b8 <xQueueGenericCreate>
		if( pxNewQueue != NULL )
 80117e8:	4604      	mov	r4, r0
 80117ea:	b138      	cbz	r0, 80117fc <xQueueCreateMutex+0x20>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80117ec:	2300      	movs	r3, #0
 80117ee:	6083      	str	r3, [r0, #8]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80117f0:	461a      	mov	r2, r3
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80117f2:	6003      	str	r3, [r0, #0]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80117f4:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80117f6:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80117f8:	f7ff ff10 	bl	801161c <xQueueGenericSend>
	}
 80117fc:	4620      	mov	r0, r4
 80117fe:	bd10      	pop	{r4, pc}

08011800 <xQueueGenericSendFromISR>:
{
 8011800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8011804:	2800      	cmp	r0, #0
 8011806:	d03e      	beq.n	8011886 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011808:	b379      	cbz	r1, 801186a <xQueueGenericSendFromISR+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801180a:	2b02      	cmp	r3, #2
 801180c:	d10d      	bne.n	801182a <xQueueGenericSendFromISR+0x2a>
 801180e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8011810:	2c01      	cmp	r4, #1
 8011812:	d00a      	beq.n	801182a <xQueueGenericSendFromISR+0x2a>
 8011814:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011818:	b672      	cpsid	i
 801181a:	f383 8811 	msr	BASEPRI, r3
 801181e:	f3bf 8f6f 	isb	sy
 8011822:	f3bf 8f4f 	dsb	sy
 8011826:	b662      	cpsie	i
 8011828:	e7fe      	b.n	8011828 <xQueueGenericSendFromISR+0x28>
 801182a:	4604      	mov	r4, r0
 801182c:	461f      	mov	r7, r3
 801182e:	4690      	mov	r8, r2
 8011830:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011832:	f001 fda5 	bl	8013380 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011836:	f3ef 8611 	mrs	r6, BASEPRI
 801183a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801183e:	b672      	cpsid	i
 8011840:	f383 8811 	msr	BASEPRI, r3
 8011844:	f3bf 8f6f 	isb	sy
 8011848:	f3bf 8f4f 	dsb	sy
 801184c:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801184e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8011850:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8011852:	429a      	cmp	r2, r3
 8011854:	d322      	bcc.n	801189c <xQueueGenericSendFromISR+0x9c>
 8011856:	f1a7 0002 	sub.w	r0, r7, #2
 801185a:	fab0 f080 	clz	r0, r0
 801185e:	0940      	lsrs	r0, r0, #5
 8011860:	b9e0      	cbnz	r0, 801189c <xQueueGenericSendFromISR+0x9c>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011862:	f386 8811 	msr	BASEPRI, r6
}
 8011866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801186a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 801186c:	2c00      	cmp	r4, #0
 801186e:	d0cc      	beq.n	801180a <xQueueGenericSendFromISR+0xa>
	__asm volatile
 8011870:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011874:	b672      	cpsid	i
 8011876:	f383 8811 	msr	BASEPRI, r3
 801187a:	f3bf 8f6f 	isb	sy
 801187e:	f3bf 8f4f 	dsb	sy
 8011882:	b662      	cpsie	i
 8011884:	e7fe      	b.n	8011884 <xQueueGenericSendFromISR+0x84>
 8011886:	f04f 0330 	mov.w	r3, #48	; 0x30
 801188a:	b672      	cpsid	i
 801188c:	f383 8811 	msr	BASEPRI, r3
 8011890:	f3bf 8f6f 	isb	sy
 8011894:	f3bf 8f4f 	dsb	sy
 8011898:	b662      	cpsie	i
 801189a:	e7fe      	b.n	801189a <xQueueGenericSendFromISR+0x9a>
			const int8_t cTxLock = pxQueue->cTxLock;
 801189c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80118a0:	463a      	mov	r2, r7
 80118a2:	4649      	mov	r1, r9
 80118a4:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 80118a6:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80118a8:	f7ff fd52 	bl	8011350 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80118ac:	1c6b      	adds	r3, r5, #1
 80118ae:	d008      	beq.n	80118c2 <xQueueGenericSendFromISR+0xc2>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80118b0:	1c6b      	adds	r3, r5, #1
			xReturn = pdPASS;
 80118b2:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80118b4:	b25b      	sxtb	r3, r3
 80118b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 80118ba:	f386 8811 	msr	BASEPRI, r6
}
 80118be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80118c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80118c4:	b90b      	cbnz	r3, 80118ca <xQueueGenericSendFromISR+0xca>
			xReturn = pdPASS;
 80118c6:	2001      	movs	r0, #1
 80118c8:	e7cb      	b.n	8011862 <xQueueGenericSendFromISR+0x62>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80118ca:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80118ce:	f000 febd 	bl	801264c <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 80118d2:	2800      	cmp	r0, #0
 80118d4:	d0f7      	beq.n	80118c6 <xQueueGenericSendFromISR+0xc6>
 80118d6:	f1b8 0f00 	cmp.w	r8, #0
 80118da:	d0f4      	beq.n	80118c6 <xQueueGenericSendFromISR+0xc6>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80118dc:	2001      	movs	r0, #1
 80118de:	f8c8 0000 	str.w	r0, [r8]
 80118e2:	e7be      	b.n	8011862 <xQueueGenericSendFromISR+0x62>

080118e4 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 80118e4:	2800      	cmp	r0, #0
 80118e6:	d032      	beq.n	801194e <xQueueGiveFromISR+0x6a>
	configASSERT( pxQueue->uxItemSize == 0 );
 80118e8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80118ea:	b153      	cbz	r3, 8011902 <xQueueGiveFromISR+0x1e>
	__asm volatile
 80118ec:	f04f 0330 	mov.w	r3, #48	; 0x30
 80118f0:	b672      	cpsid	i
 80118f2:	f383 8811 	msr	BASEPRI, r3
 80118f6:	f3bf 8f6f 	isb	sy
 80118fa:	f3bf 8f4f 	dsb	sy
 80118fe:	b662      	cpsie	i
 8011900:	e7fe      	b.n	8011900 <xQueueGiveFromISR+0x1c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8011902:	6803      	ldr	r3, [r0, #0]
 8011904:	b373      	cbz	r3, 8011964 <xQueueGiveFromISR+0x80>
{
 8011906:	b570      	push	{r4, r5, r6, lr}
 8011908:	4604      	mov	r4, r0
 801190a:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801190c:	f001 fd38 	bl	8013380 <vPortValidateInterruptPriority>
	__asm volatile
 8011910:	f3ef 8611 	mrs	r6, BASEPRI
 8011914:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011918:	b672      	cpsid	i
 801191a:	f383 8811 	msr	BASEPRI, r3
 801191e:	f3bf 8f6f 	isb	sy
 8011922:	f3bf 8f4f 	dsb	sy
 8011926:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011928:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 801192a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801192c:	4293      	cmp	r3, r2
 801192e:	d92b      	bls.n	8011988 <xQueueGiveFromISR+0xa4>
			const int8_t cTxLock = pxQueue->cTxLock;
 8011930:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011934:	3201      	adds	r2, #1
			const int8_t cTxLock = pxQueue->cTxLock;
 8011936:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011938:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 801193a:	1c5a      	adds	r2, r3, #1
 801193c:	d020      	beq.n	8011980 <xQueueGiveFromISR+0x9c>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801193e:	3301      	adds	r3, #1
			xReturn = pdPASS;
 8011940:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011942:	b25b      	sxtb	r3, r3
 8011944:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 8011948:	f386 8811 	msr	BASEPRI, r6
}
 801194c:	bd70      	pop	{r4, r5, r6, pc}
	__asm volatile
 801194e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011952:	b672      	cpsid	i
 8011954:	f383 8811 	msr	BASEPRI, r3
 8011958:	f3bf 8f6f 	isb	sy
 801195c:	f3bf 8f4f 	dsb	sy
 8011960:	b662      	cpsie	i
 8011962:	e7fe      	b.n	8011962 <xQueueGiveFromISR+0x7e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8011964:	6883      	ldr	r3, [r0, #8]
 8011966:	2b00      	cmp	r3, #0
 8011968:	d0cd      	beq.n	8011906 <xQueueGiveFromISR+0x22>
 801196a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801196e:	b672      	cpsid	i
 8011970:	f383 8811 	msr	BASEPRI, r3
 8011974:	f3bf 8f6f 	isb	sy
 8011978:	f3bf 8f4f 	dsb	sy
 801197c:	b662      	cpsie	i
 801197e:	e7fe      	b.n	801197e <xQueueGiveFromISR+0x9a>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011980:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011982:	b91b      	cbnz	r3, 801198c <xQueueGiveFromISR+0xa8>
			xReturn = pdPASS;
 8011984:	2001      	movs	r0, #1
 8011986:	e7df      	b.n	8011948 <xQueueGiveFromISR+0x64>
			xReturn = errQUEUE_FULL;
 8011988:	2000      	movs	r0, #0
 801198a:	e7dd      	b.n	8011948 <xQueueGiveFromISR+0x64>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801198c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8011990:	f000 fe5c 	bl	801264c <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8011994:	2d00      	cmp	r5, #0
 8011996:	d0f5      	beq.n	8011984 <xQueueGiveFromISR+0xa0>
 8011998:	2800      	cmp	r0, #0
 801199a:	d0f3      	beq.n	8011984 <xQueueGiveFromISR+0xa0>
								*pxHigherPriorityTaskWoken = pdTRUE;
 801199c:	2001      	movs	r0, #1
 801199e:	6028      	str	r0, [r5, #0]
 80119a0:	e7d2      	b.n	8011948 <xQueueGiveFromISR+0x64>
 80119a2:	bf00      	nop

080119a4 <xQueueReceive>:
{
 80119a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80119a8:	b085      	sub	sp, #20
 80119aa:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80119ac:	2800      	cmp	r0, #0
 80119ae:	f000 809f 	beq.w	8011af0 <xQueueReceive+0x14c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80119b2:	2900      	cmp	r1, #0
 80119b4:	f000 808d 	beq.w	8011ad2 <xQueueReceive+0x12e>
 80119b8:	4604      	mov	r4, r0
 80119ba:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80119bc:	f000 fef0 	bl	80127a0 <xTaskGetSchedulerState>
 80119c0:	b960      	cbnz	r0, 80119dc <xQueueReceive+0x38>
 80119c2:	9b01      	ldr	r3, [sp, #4]
 80119c4:	b153      	cbz	r3, 80119dc <xQueueReceive+0x38>
 80119c6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80119ca:	b672      	cpsid	i
 80119cc:	f383 8811 	msr	BASEPRI, r3
 80119d0:	f3bf 8f6f 	isb	sy
 80119d4:	f3bf 8f4f 	dsb	sy
 80119d8:	b662      	cpsie	i
 80119da:	e7fe      	b.n	80119da <xQueueReceive+0x36>
		taskENTER_CRITICAL();
 80119dc:	f001 fbc2 	bl	8013164 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80119e0:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80119e2:	2d00      	cmp	r5, #0
 80119e4:	d144      	bne.n	8011a70 <xQueueReceive+0xcc>
				if( xTicksToWait == ( TickType_t ) 0 )
 80119e6:	9b01      	ldr	r3, [sp, #4]
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d06c      	beq.n	8011ac6 <xQueueReceive+0x122>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80119ec:	a802      	add	r0, sp, #8
		prvLockQueue( pxQueue );
 80119ee:	462e      	mov	r6, r5
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80119f0:	f104 0924 	add.w	r9, r4, #36	; 0x24
					portYIELD_WITHIN_API();
 80119f4:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8011b24 <xQueueReceive+0x180>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80119f8:	f000 fe70 	bl	80126dc <vTaskInternalSetTimeOutState>
 80119fc:	e012      	b.n	8011a24 <xQueueReceive+0x80>
	taskENTER_CRITICAL();
 80119fe:	f001 fbb1 	bl	8013164 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011a02:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d048      	beq.n	8011a9a <xQueueReceive+0xf6>
	taskEXIT_CRITICAL();
 8011a08:	f001 fbd2 	bl	80131b0 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8011a0c:	4620      	mov	r0, r4
 8011a0e:	f7ff fced 	bl	80113ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011a12:	f000 fce9 	bl	80123e8 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8011a16:	f001 fba5 	bl	8013164 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011a1a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011a1c:	bb45      	cbnz	r5, 8011a70 <xQueueReceive+0xcc>
				if( xTicksToWait == ( TickType_t ) 0 )
 8011a1e:	9b01      	ldr	r3, [sp, #4]
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d050      	beq.n	8011ac6 <xQueueReceive+0x122>
		taskEXIT_CRITICAL();
 8011a24:	f001 fbc4 	bl	80131b0 <vPortExitCritical>
		vTaskSuspendAll();
 8011a28:	f000 fc1e 	bl	8012268 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011a2c:	f001 fb9a 	bl	8013164 <vPortEnterCritical>
 8011a30:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8011a34:	2bff      	cmp	r3, #255	; 0xff
 8011a36:	d02d      	beq.n	8011a94 <xQueueReceive+0xf0>
 8011a38:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8011a3c:	2bff      	cmp	r3, #255	; 0xff
 8011a3e:	d026      	beq.n	8011a8e <xQueueReceive+0xea>
 8011a40:	f001 fbb6 	bl	80131b0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011a44:	a901      	add	r1, sp, #4
 8011a46:	a802      	add	r0, sp, #8
 8011a48:	f000 fe54 	bl	80126f4 <xTaskCheckForTimeOut>
 8011a4c:	2800      	cmp	r0, #0
 8011a4e:	d0d6      	beq.n	80119fe <xQueueReceive+0x5a>
			prvUnlockQueue( pxQueue );
 8011a50:	4620      	mov	r0, r4
 8011a52:	f7ff fccb 	bl	80113ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011a56:	f000 fcc7 	bl	80123e8 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8011a5a:	f001 fb83 	bl	8013164 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011a5e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8011a60:	b38b      	cbz	r3, 8011ac6 <xQueueReceive+0x122>
	taskEXIT_CRITICAL();
 8011a62:	f001 fba5 	bl	80131b0 <vPortExitCritical>
		taskENTER_CRITICAL();
 8011a66:	f001 fb7d 	bl	8013164 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011a6a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011a6c:	2d00      	cmp	r5, #0
 8011a6e:	d0d6      	beq.n	8011a1e <xQueueReceive+0x7a>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011a70:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011a72:	4639      	mov	r1, r7
 8011a74:	4620      	mov	r0, r4
 8011a76:	f7ff fca7 	bl	80113c8 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011a7a:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011a7c:	6923      	ldr	r3, [r4, #16]
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d141      	bne.n	8011b06 <xQueueReceive+0x162>
				taskEXIT_CRITICAL();
 8011a82:	f001 fb95 	bl	80131b0 <vPortExitCritical>
				return pdPASS;
 8011a86:	2001      	movs	r0, #1
}
 8011a88:	b005      	add	sp, #20
 8011a8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		prvLockQueue( pxQueue );
 8011a8e:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
 8011a92:	e7d5      	b.n	8011a40 <xQueueReceive+0x9c>
 8011a94:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
 8011a98:	e7ce      	b.n	8011a38 <xQueueReceive+0x94>
	taskEXIT_CRITICAL();
 8011a9a:	f001 fb89 	bl	80131b0 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011a9e:	9901      	ldr	r1, [sp, #4]
 8011aa0:	4648      	mov	r0, r9
 8011aa2:	f000 fd97 	bl	80125d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011aa6:	4620      	mov	r0, r4
 8011aa8:	f7ff fca0 	bl	80113ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011aac:	f000 fc9c 	bl	80123e8 <xTaskResumeAll>
 8011ab0:	2800      	cmp	r0, #0
 8011ab2:	d1d8      	bne.n	8011a66 <xQueueReceive+0xc2>
					portYIELD_WITHIN_API();
 8011ab4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8011ab8:	f8c8 3000 	str.w	r3, [r8]
 8011abc:	f3bf 8f4f 	dsb	sy
 8011ac0:	f3bf 8f6f 	isb	sy
 8011ac4:	e7cf      	b.n	8011a66 <xQueueReceive+0xc2>
					taskEXIT_CRITICAL();
 8011ac6:	f001 fb73 	bl	80131b0 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8011aca:	2000      	movs	r0, #0
}
 8011acc:	b005      	add	sp, #20
 8011ace:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011ad2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	f43f af6f 	beq.w	80119b8 <xQueueReceive+0x14>
 8011ada:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011ade:	b672      	cpsid	i
 8011ae0:	f383 8811 	msr	BASEPRI, r3
 8011ae4:	f3bf 8f6f 	isb	sy
 8011ae8:	f3bf 8f4f 	dsb	sy
 8011aec:	b662      	cpsie	i
 8011aee:	e7fe      	b.n	8011aee <xQueueReceive+0x14a>
 8011af0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011af4:	b672      	cpsid	i
 8011af6:	f383 8811 	msr	BASEPRI, r3
 8011afa:	f3bf 8f6f 	isb	sy
 8011afe:	f3bf 8f4f 	dsb	sy
 8011b02:	b662      	cpsie	i
 8011b04:	e7fe      	b.n	8011b04 <xQueueReceive+0x160>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011b06:	f104 0010 	add.w	r0, r4, #16
 8011b0a:	f000 fd9f 	bl	801264c <xTaskRemoveFromEventList>
 8011b0e:	2800      	cmp	r0, #0
 8011b10:	d0b7      	beq.n	8011a82 <xQueueReceive+0xde>
						queueYIELD_IF_USING_PREEMPTION();
 8011b12:	4b04      	ldr	r3, [pc, #16]	; (8011b24 <xQueueReceive+0x180>)
 8011b14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011b18:	601a      	str	r2, [r3, #0]
 8011b1a:	f3bf 8f4f 	dsb	sy
 8011b1e:	f3bf 8f6f 	isb	sy
 8011b22:	e7ae      	b.n	8011a82 <xQueueReceive+0xde>
 8011b24:	e000ed04 	.word	0xe000ed04

08011b28 <xQueueSemaphoreTake>:
{
 8011b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b2c:	b084      	sub	sp, #16
 8011b2e:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8011b30:	b160      	cbz	r0, 8011b4c <xQueueSemaphoreTake+0x24>
	configASSERT( pxQueue->uxItemSize == 0 );
 8011b32:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8011b34:	b1ad      	cbz	r5, 8011b62 <xQueueSemaphoreTake+0x3a>
 8011b36:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011b3a:	b672      	cpsid	i
 8011b3c:	f383 8811 	msr	BASEPRI, r3
 8011b40:	f3bf 8f6f 	isb	sy
 8011b44:	f3bf 8f4f 	dsb	sy
 8011b48:	b662      	cpsie	i
 8011b4a:	e7fe      	b.n	8011b4a <xQueueSemaphoreTake+0x22>
 8011b4c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011b50:	b672      	cpsid	i
 8011b52:	f383 8811 	msr	BASEPRI, r3
 8011b56:	f3bf 8f6f 	isb	sy
 8011b5a:	f3bf 8f4f 	dsb	sy
 8011b5e:	b662      	cpsie	i
 8011b60:	e7fe      	b.n	8011b60 <xQueueSemaphoreTake+0x38>
 8011b62:	4604      	mov	r4, r0
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011b64:	f000 fe1c 	bl	80127a0 <xTaskGetSchedulerState>
 8011b68:	b960      	cbnz	r0, 8011b84 <xQueueSemaphoreTake+0x5c>
 8011b6a:	9d01      	ldr	r5, [sp, #4]
 8011b6c:	b155      	cbz	r5, 8011b84 <xQueueSemaphoreTake+0x5c>
 8011b6e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011b72:	b672      	cpsid	i
 8011b74:	f383 8811 	msr	BASEPRI, r3
 8011b78:	f3bf 8f6f 	isb	sy
 8011b7c:	f3bf 8f4f 	dsb	sy
 8011b80:	b662      	cpsie	i
 8011b82:	e7fe      	b.n	8011b82 <xQueueSemaphoreTake+0x5a>
 8011b84:	462e      	mov	r6, r5
		prvLockQueue( pxQueue );
 8011b86:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8011b88:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8011cd0 <xQueueSemaphoreTake+0x1a8>
 8011b8c:	e00c      	b.n	8011ba8 <xQueueSemaphoreTake+0x80>
	taskENTER_CRITICAL();
 8011b8e:	f001 fae9 	bl	8013164 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011b92:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d039      	beq.n	8011c0c <xQueueSemaphoreTake+0xe4>
	taskEXIT_CRITICAL();
 8011b98:	f001 fb0a 	bl	80131b0 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8011b9c:	4620      	mov	r0, r4
 8011b9e:	f7ff fc25 	bl	80113ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011ba2:	f000 fc21 	bl	80123e8 <xTaskResumeAll>
 8011ba6:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8011ba8:	f001 fadc 	bl	8013164 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8011bac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d171      	bne.n	8011c96 <xQueueSemaphoreTake+0x16e>
				if( xTicksToWait == ( TickType_t ) 0 )
 8011bb2:	9b01      	ldr	r3, [sp, #4]
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d061      	beq.n	8011c7c <xQueueSemaphoreTake+0x154>
				else if( xEntryTimeSet == pdFALSE )
 8011bb8:	b916      	cbnz	r6, 8011bc0 <xQueueSemaphoreTake+0x98>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011bba:	a802      	add	r0, sp, #8
 8011bbc:	f000 fd8e 	bl	80126dc <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8011bc0:	f001 faf6 	bl	80131b0 <vPortExitCritical>
		vTaskSuspendAll();
 8011bc4:	f000 fb50 	bl	8012268 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011bc8:	f001 facc 	bl	8013164 <vPortEnterCritical>
 8011bcc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8011bd0:	2bff      	cmp	r3, #255	; 0xff
 8011bd2:	d101      	bne.n	8011bd8 <xQueueSemaphoreTake+0xb0>
 8011bd4:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 8011bd8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8011bdc:	2bff      	cmp	r3, #255	; 0xff
 8011bde:	d101      	bne.n	8011be4 <xQueueSemaphoreTake+0xbc>
 8011be0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011be4:	f001 fae4 	bl	80131b0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011be8:	a901      	add	r1, sp, #4
 8011bea:	a802      	add	r0, sp, #8
 8011bec:	f000 fd82 	bl	80126f4 <xTaskCheckForTimeOut>
 8011bf0:	2800      	cmp	r0, #0
 8011bf2:	d0cc      	beq.n	8011b8e <xQueueSemaphoreTake+0x66>
			prvUnlockQueue( pxQueue );
 8011bf4:	4620      	mov	r0, r4
 8011bf6:	f7ff fbf9 	bl	80113ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011bfa:	f000 fbf5 	bl	80123e8 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8011bfe:	f001 fab1 	bl	8013164 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011c02:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8011c04:	b1db      	cbz	r3, 8011c3e <xQueueSemaphoreTake+0x116>
	taskEXIT_CRITICAL();
 8011c06:	f001 fad3 	bl	80131b0 <vPortExitCritical>
 8011c0a:	e7cc      	b.n	8011ba6 <xQueueSemaphoreTake+0x7e>
 8011c0c:	f001 fad0 	bl	80131b0 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011c10:	6823      	ldr	r3, [r4, #0]
 8011c12:	b1db      	cbz	r3, 8011c4c <xQueueSemaphoreTake+0x124>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011c14:	9901      	ldr	r1, [sp, #4]
 8011c16:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8011c1a:	f000 fcdb 	bl	80125d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011c1e:	4620      	mov	r0, r4
 8011c20:	f7ff fbe4 	bl	80113ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011c24:	f000 fbe0 	bl	80123e8 <xTaskResumeAll>
 8011c28:	2800      	cmp	r0, #0
 8011c2a:	d1bc      	bne.n	8011ba6 <xQueueSemaphoreTake+0x7e>
					portYIELD_WITHIN_API();
 8011c2c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8011c30:	f8c8 3000 	str.w	r3, [r8]
 8011c34:	f3bf 8f4f 	dsb	sy
 8011c38:	f3bf 8f6f 	isb	sy
 8011c3c:	e7b3      	b.n	8011ba6 <xQueueSemaphoreTake+0x7e>
	taskEXIT_CRITICAL();
 8011c3e:	f001 fab7 	bl	80131b0 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 8011c42:	b965      	cbnz	r5, 8011c5e <xQueueSemaphoreTake+0x136>
}
 8011c44:	4628      	mov	r0, r5
 8011c46:	b004      	add	sp, #16
 8011c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						taskENTER_CRITICAL();
 8011c4c:	f001 fa8a 	bl	8013164 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011c50:	68a0      	ldr	r0, [r4, #8]
 8011c52:	f000 fdb5 	bl	80127c0 <xTaskPriorityInherit>
 8011c56:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 8011c58:	f001 faaa 	bl	80131b0 <vPortExitCritical>
 8011c5c:	e7da      	b.n	8011c14 <xQueueSemaphoreTake+0xec>
						taskENTER_CRITICAL();
 8011c5e:	f001 fa81 	bl	8013164 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8011c62:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8011c64:	b119      	cbz	r1, 8011c6e <xQueueSemaphoreTake+0x146>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8011c66:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011c68:	6819      	ldr	r1, [r3, #0]
 8011c6a:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011c6e:	68a0      	ldr	r0, [r4, #8]
				return errQUEUE_EMPTY;
 8011c70:	2500      	movs	r5, #0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011c72:	f000 fe5b 	bl	801292c <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8011c76:	f001 fa9b 	bl	80131b0 <vPortExitCritical>
 8011c7a:	e7e3      	b.n	8011c44 <xQueueSemaphoreTake+0x11c>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8011c7c:	2d00      	cmp	r5, #0
 8011c7e:	d0fa      	beq.n	8011c76 <xQueueSemaphoreTake+0x14e>
 8011c80:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011c84:	b672      	cpsid	i
 8011c86:	f383 8811 	msr	BASEPRI, r3
 8011c8a:	f3bf 8f6f 	isb	sy
 8011c8e:	f3bf 8f4f 	dsb	sy
 8011c92:	b662      	cpsie	i
 8011c94:	e7fe      	b.n	8011c94 <xQueueSemaphoreTake+0x16c>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011c96:	3b01      	subs	r3, #1
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011c98:	6822      	ldr	r2, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011c9a:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011c9c:	b912      	cbnz	r2, 8011ca4 <xQueueSemaphoreTake+0x17c>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8011c9e:	f000 fea7 	bl	80129f0 <pvTaskIncrementMutexHeldCount>
 8011ca2:	60a0      	str	r0, [r4, #8]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011ca4:	6923      	ldr	r3, [r4, #16]
 8011ca6:	b91b      	cbnz	r3, 8011cb0 <xQueueSemaphoreTake+0x188>
				taskEXIT_CRITICAL();
 8011ca8:	f001 fa82 	bl	80131b0 <vPortExitCritical>
				return pdPASS;
 8011cac:	2501      	movs	r5, #1
 8011cae:	e7c9      	b.n	8011c44 <xQueueSemaphoreTake+0x11c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011cb0:	f104 0010 	add.w	r0, r4, #16
 8011cb4:	f000 fcca 	bl	801264c <xTaskRemoveFromEventList>
 8011cb8:	2800      	cmp	r0, #0
 8011cba:	d0f5      	beq.n	8011ca8 <xQueueSemaphoreTake+0x180>
						queueYIELD_IF_USING_PREEMPTION();
 8011cbc:	4b04      	ldr	r3, [pc, #16]	; (8011cd0 <xQueueSemaphoreTake+0x1a8>)
 8011cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011cc2:	601a      	str	r2, [r3, #0]
 8011cc4:	f3bf 8f4f 	dsb	sy
 8011cc8:	f3bf 8f6f 	isb	sy
 8011ccc:	e7ec      	b.n	8011ca8 <xQueueSemaphoreTake+0x180>
 8011cce:	bf00      	nop
 8011cd0:	e000ed04 	.word	0xe000ed04

08011cd4 <xQueueReceiveFromISR>:
{
 8011cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8011cd8:	b1c8      	cbz	r0, 8011d0e <xQueueReceiveFromISR+0x3a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011cda:	2900      	cmp	r1, #0
 8011cdc:	d033      	beq.n	8011d46 <xQueueReceiveFromISR+0x72>
 8011cde:	4605      	mov	r5, r0
 8011ce0:	4690      	mov	r8, r2
 8011ce2:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011ce4:	f001 fb4c 	bl	8013380 <vPortValidateInterruptPriority>
	__asm volatile
 8011ce8:	f3ef 8711 	mrs	r7, BASEPRI
 8011cec:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011cf0:	b672      	cpsid	i
 8011cf2:	f383 8811 	msr	BASEPRI, r3
 8011cf6:	f3bf 8f6f 	isb	sy
 8011cfa:	f3bf 8f4f 	dsb	sy
 8011cfe:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011d00:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011d02:	b97c      	cbnz	r4, 8011d24 <xQueueReceiveFromISR+0x50>
			xReturn = pdFAIL;
 8011d04:	4620      	mov	r0, r4
	__asm volatile
 8011d06:	f387 8811 	msr	BASEPRI, r7
}
 8011d0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 8011d0e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011d12:	b672      	cpsid	i
 8011d14:	f383 8811 	msr	BASEPRI, r3
 8011d18:	f3bf 8f6f 	isb	sy
 8011d1c:	f3bf 8f4f 	dsb	sy
 8011d20:	b662      	cpsie	i
 8011d22:	e7fe      	b.n	8011d22 <xQueueReceiveFromISR+0x4e>
			const int8_t cRxLock = pxQueue->cRxLock;
 8011d24:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011d28:	4649      	mov	r1, r9
 8011d2a:	4628      	mov	r0, r5
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011d2c:	3c01      	subs	r4, #1
			const int8_t cRxLock = pxQueue->cRxLock;
 8011d2e:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011d30:	f7ff fb4a 	bl	80113c8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011d34:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 8011d36:	1c73      	adds	r3, r6, #1
 8011d38:	d013      	beq.n	8011d62 <xQueueReceiveFromISR+0x8e>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8011d3a:	1c73      	adds	r3, r6, #1
			xReturn = pdPASS;
 8011d3c:	2001      	movs	r0, #1
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8011d3e:	b25b      	sxtb	r3, r3
 8011d40:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 8011d44:	e7df      	b.n	8011d06 <xQueueReceiveFromISR+0x32>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011d46:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d0c8      	beq.n	8011cde <xQueueReceiveFromISR+0xa>
 8011d4c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011d50:	b672      	cpsid	i
 8011d52:	f383 8811 	msr	BASEPRI, r3
 8011d56:	f3bf 8f6f 	isb	sy
 8011d5a:	f3bf 8f4f 	dsb	sy
 8011d5e:	b662      	cpsie	i
 8011d60:	e7fe      	b.n	8011d60 <xQueueReceiveFromISR+0x8c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011d62:	692b      	ldr	r3, [r5, #16]
 8011d64:	b90b      	cbnz	r3, 8011d6a <xQueueReceiveFromISR+0x96>
			xReturn = pdPASS;
 8011d66:	2001      	movs	r0, #1
 8011d68:	e7cd      	b.n	8011d06 <xQueueReceiveFromISR+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011d6a:	f105 0010 	add.w	r0, r5, #16
 8011d6e:	f000 fc6d 	bl	801264c <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 8011d72:	f1b8 0f00 	cmp.w	r8, #0
 8011d76:	d0f6      	beq.n	8011d66 <xQueueReceiveFromISR+0x92>
 8011d78:	2800      	cmp	r0, #0
 8011d7a:	d0f4      	beq.n	8011d66 <xQueueReceiveFromISR+0x92>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8011d7c:	2001      	movs	r0, #1
 8011d7e:	f8c8 0000 	str.w	r0, [r8]
 8011d82:	e7c0      	b.n	8011d06 <xQueueReceiveFromISR+0x32>

08011d84 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011d84:	2300      	movs	r3, #0
 8011d86:	4a08      	ldr	r2, [pc, #32]	; (8011da8 <vQueueAddToRegistry+0x24>)
	{
 8011d88:	b430      	push	{r4, r5}
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011d8a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 8011d8e:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8011d92:	b124      	cbz	r4, 8011d9e <vQueueAddToRegistry+0x1a>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011d94:	3301      	adds	r3, #1
 8011d96:	2b08      	cmp	r3, #8
 8011d98:	d1f7      	bne.n	8011d8a <vQueueAddToRegistry+0x6>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011d9a:	bc30      	pop	{r4, r5}
 8011d9c:	4770      	bx	lr
				xQueueRegistry[ ux ].xHandle = xQueue;
 8011d9e:	6068      	str	r0, [r5, #4]
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011da0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	}
 8011da4:	bc30      	pop	{r4, r5}
 8011da6:	4770      	bx	lr
 8011da8:	2002ea30 	.word	0x2002ea30

08011dac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011dac:	b570      	push	{r4, r5, r6, lr}
 8011dae:	4604      	mov	r4, r0
 8011db0:	460d      	mov	r5, r1
 8011db2:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011db4:	f001 f9d6 	bl	8013164 <vPortEnterCritical>
 8011db8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8011dbc:	2bff      	cmp	r3, #255	; 0xff
 8011dbe:	d102      	bne.n	8011dc6 <vQueueWaitForMessageRestricted+0x1a>
 8011dc0:	2300      	movs	r3, #0
 8011dc2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8011dc6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8011dca:	2bff      	cmp	r3, #255	; 0xff
 8011dcc:	d102      	bne.n	8011dd4 <vQueueWaitForMessageRestricted+0x28>
 8011dce:	2300      	movs	r3, #0
 8011dd0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011dd4:	f001 f9ec 	bl	80131b0 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011dd8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8011dda:	b92b      	cbnz	r3, 8011de8 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011ddc:	4632      	mov	r2, r6
 8011dde:	4629      	mov	r1, r5
 8011de0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8011de4:	f000 fc12 	bl	801260c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011de8:	4620      	mov	r0, r4
	}
 8011dea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8011dee:	f7ff bafd 	b.w	80113ec <prvUnlockQueue>
 8011df2:	bf00      	nop

08011df4 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8011df4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011df8:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011dfa:	f001 f9b3 	bl	8013164 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011dfe:	4a35      	ldr	r2, [pc, #212]	; (8011ed4 <prvAddNewTaskToReadyList+0xe0>)
		if( pxCurrentTCB == NULL )
 8011e00:	4d35      	ldr	r5, [pc, #212]	; (8011ed8 <prvAddNewTaskToReadyList+0xe4>)
		uxCurrentNumberOfTasks++;
 8011e02:	6813      	ldr	r3, [r2, #0]
 8011e04:	3301      	adds	r3, #1
 8011e06:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011e08:	682b      	ldr	r3, [r5, #0]
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d034      	beq.n	8011e78 <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8011e0e:	4f33      	ldr	r7, [pc, #204]	; (8011edc <prvAddNewTaskToReadyList+0xe8>)
 8011e10:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8011e12:	683b      	ldr	r3, [r7, #0]
 8011e14:	b343      	cbz	r3, 8011e68 <prvAddNewTaskToReadyList+0x74>
 8011e16:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8011f00 <prvAddNewTaskToReadyList+0x10c>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8011e1a:	f8df c0e8 	ldr.w	ip, [pc, #232]	; 8011f04 <prvAddNewTaskToReadyList+0x110>
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011e1e:	2301      	movs	r3, #1
 8011e20:	4e2f      	ldr	r6, [pc, #188]	; (8011ee0 <prvAddNewTaskToReadyList+0xec>)
		uxTaskNumber++;
 8011e22:	f8dc 2000 	ldr.w	r2, [ip]
		prvAddTaskToReadyList( pxNewTCB );
 8011e26:	4083      	lsls	r3, r0
 8011e28:	6831      	ldr	r1, [r6, #0]
 8011e2a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
		uxTaskNumber++;
 8011e2e:	3201      	adds	r2, #1
		prvAddTaskToReadyList( pxNewTCB );
 8011e30:	430b      	orrs	r3, r1
 8011e32:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8011e36:	1d21      	adds	r1, r4, #4
		uxTaskNumber++;
 8011e38:	f8cc 2000 	str.w	r2, [ip]
		prvAddTaskToReadyList( pxNewTCB );
 8011e3c:	6033      	str	r3, [r6, #0]
 8011e3e:	f7ff fa49 	bl	80112d4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011e42:	f001 f9b5 	bl	80131b0 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011e46:	683b      	ldr	r3, [r7, #0]
 8011e48:	b163      	cbz	r3, 8011e64 <prvAddNewTaskToReadyList+0x70>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011e4a:	682a      	ldr	r2, [r5, #0]
 8011e4c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8011e4e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8011e50:	429a      	cmp	r2, r3
 8011e52:	d207      	bcs.n	8011e64 <prvAddNewTaskToReadyList+0x70>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8011e54:	4b23      	ldr	r3, [pc, #140]	; (8011ee4 <prvAddNewTaskToReadyList+0xf0>)
 8011e56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011e5a:	601a      	str	r2, [r3, #0]
 8011e5c:	f3bf 8f4f 	dsb	sy
 8011e60:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011e64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011e68:	682b      	ldr	r3, [r5, #0]
 8011e6a:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8011f00 <prvAddNewTaskToReadyList+0x10c>
 8011e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e70:	4283      	cmp	r3, r0
 8011e72:	d8d2      	bhi.n	8011e1a <prvAddNewTaskToReadyList+0x26>
					pxCurrentTCB = pxNewTCB;
 8011e74:	602c      	str	r4, [r5, #0]
 8011e76:	e7d0      	b.n	8011e1a <prvAddNewTaskToReadyList+0x26>
			pxCurrentTCB = pxNewTCB;
 8011e78:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011e7a:	6813      	ldr	r3, [r2, #0]
 8011e7c:	2b01      	cmp	r3, #1
 8011e7e:	d004      	beq.n	8011e8a <prvAddNewTaskToReadyList+0x96>
 8011e80:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8011e82:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8011f00 <prvAddNewTaskToReadyList+0x10c>
 8011e86:	4f15      	ldr	r7, [pc, #84]	; (8011edc <prvAddNewTaskToReadyList+0xe8>)
 8011e88:	e7c7      	b.n	8011e1a <prvAddNewTaskToReadyList+0x26>
 8011e8a:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8011f00 <prvAddNewTaskToReadyList+0x10c>
 8011e8e:	4646      	mov	r6, r8
 8011e90:	f108 078c 	add.w	r7, r8, #140	; 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011e94:	4630      	mov	r0, r6
 8011e96:	3614      	adds	r6, #20
 8011e98:	f7ff fa0c 	bl	80112b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011e9c:	42b7      	cmp	r7, r6
 8011e9e:	d1f9      	bne.n	8011e94 <prvAddNewTaskToReadyList+0xa0>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011ea0:	f8df 9064 	ldr.w	r9, [pc, #100]	; 8011f08 <prvAddNewTaskToReadyList+0x114>
	vListInitialise( &xDelayedTaskList2 );
 8011ea4:	4e10      	ldr	r6, [pc, #64]	; (8011ee8 <prvAddNewTaskToReadyList+0xf4>)
	vListInitialise( &xDelayedTaskList1 );
 8011ea6:	4648      	mov	r0, r9
 8011ea8:	4f0c      	ldr	r7, [pc, #48]	; (8011edc <prvAddNewTaskToReadyList+0xe8>)
 8011eaa:	f7ff fa03 	bl	80112b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011eae:	4630      	mov	r0, r6
 8011eb0:	f7ff fa00 	bl	80112b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011eb4:	480d      	ldr	r0, [pc, #52]	; (8011eec <prvAddNewTaskToReadyList+0xf8>)
 8011eb6:	f7ff f9fd 	bl	80112b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011eba:	480d      	ldr	r0, [pc, #52]	; (8011ef0 <prvAddNewTaskToReadyList+0xfc>)
 8011ebc:	f7ff f9fa 	bl	80112b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011ec0:	480c      	ldr	r0, [pc, #48]	; (8011ef4 <prvAddNewTaskToReadyList+0x100>)
 8011ec2:	f7ff f9f7 	bl	80112b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011ec6:	4a0c      	ldr	r2, [pc, #48]	; (8011ef8 <prvAddNewTaskToReadyList+0x104>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011ec8:	4b0c      	ldr	r3, [pc, #48]	; (8011efc <prvAddNewTaskToReadyList+0x108>)
	pxDelayedTaskList = &xDelayedTaskList1;
 8011eca:	f8c2 9000 	str.w	r9, [r2]
 8011ece:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011ed0:	601e      	str	r6, [r3, #0]
 8011ed2:	e7a2      	b.n	8011e1a <prvAddNewTaskToReadyList+0x26>
 8011ed4:	20001794 	.word	0x20001794
 8011ed8:	200016fc 	.word	0x200016fc
 8011edc:	200017f0 	.word	0x200017f0
 8011ee0:	200017a8 	.word	0x200017a8
 8011ee4:	e000ed04 	.word	0xe000ed04
 8011ee8:	200017c0 	.word	0x200017c0
 8011eec:	200017dc 	.word	0x200017dc
 8011ef0:	20001808 	.word	0x20001808
 8011ef4:	200017f4 	.word	0x200017f4
 8011ef8:	20001700 	.word	0x20001700
 8011efc:	20001704 	.word	0x20001704
 8011f00:	20001708 	.word	0x20001708
 8011f04:	200017a4 	.word	0x200017a4
 8011f08:	200017ac 	.word	0x200017ac

08011f0c <prvDeleteTCB>:
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011f0c:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8011f10:	b173      	cbz	r3, 8011f30 <prvDeleteTCB+0x24>
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
				vPortFree( pxTCB );
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011f12:	2b01      	cmp	r3, #1
 8011f14:	d016      	beq.n	8011f44 <prvDeleteTCB+0x38>
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011f16:	2b02      	cmp	r3, #2
 8011f18:	d016      	beq.n	8011f48 <prvDeleteTCB+0x3c>
 8011f1a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011f1e:	b672      	cpsid	i
 8011f20:	f383 8811 	msr	BASEPRI, r3
 8011f24:	f3bf 8f6f 	isb	sy
 8011f28:	f3bf 8f4f 	dsb	sy
 8011f2c:	b662      	cpsie	i
 8011f2e:	e7fe      	b.n	8011f2e <prvDeleteTCB+0x22>
	{
 8011f30:	b510      	push	{r4, lr}
 8011f32:	4604      	mov	r4, r0
				vPortFree( pxTCB->pxStack );
 8011f34:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8011f36:	f001 fb1b 	bl	8013570 <vPortFree>
				vPortFree( pxTCB );
 8011f3a:	4620      	mov	r0, r4
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011f3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8011f40:	f001 bb16 	b.w	8013570 <vPortFree>
				vPortFree( pxTCB );
 8011f44:	f001 bb14 	b.w	8013570 <vPortFree>
 8011f48:	4770      	bx	lr
 8011f4a:	bf00      	nop

08011f4c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011f4e:	4b1a      	ldr	r3, [pc, #104]	; (8011fb8 <prvAddCurrentTaskToDelayedList+0x6c>)
{
 8011f50:	4606      	mov	r6, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011f52:	4d1a      	ldr	r5, [pc, #104]	; (8011fbc <prvAddCurrentTaskToDelayedList+0x70>)
{
 8011f54:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 8011f56:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011f58:	6828      	ldr	r0, [r5, #0]
 8011f5a:	3004      	adds	r0, #4
 8011f5c:	f7ff f9e4 	bl	8011328 <uxListRemove>
 8011f60:	b940      	cbnz	r0, 8011f74 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8011f62:	682b      	ldr	r3, [r5, #0]
 8011f64:	2201      	movs	r2, #1
 8011f66:	4916      	ldr	r1, [pc, #88]	; (8011fc0 <prvAddCurrentTaskToDelayedList+0x74>)
 8011f68:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8011f6a:	680b      	ldr	r3, [r1, #0]
 8011f6c:	4082      	lsls	r2, r0
 8011f6e:	ea23 0302 	bic.w	r3, r3, r2
 8011f72:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011f74:	1c73      	adds	r3, r6, #1
 8011f76:	d100      	bne.n	8011f7a <prvAddCurrentTaskToDelayedList+0x2e>
 8011f78:	b9bf      	cbnz	r7, 8011faa <prvAddCurrentTaskToDelayedList+0x5e>
 8011f7a:	19a4      	adds	r4, r4, r6
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011f7c:	682b      	ldr	r3, [r5, #0]
 8011f7e:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8011f80:	d20b      	bcs.n	8011f9a <prvAddCurrentTaskToDelayedList+0x4e>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011f82:	4b10      	ldr	r3, [pc, #64]	; (8011fc4 <prvAddCurrentTaskToDelayedList+0x78>)
 8011f84:	6818      	ldr	r0, [r3, #0]
 8011f86:	6829      	ldr	r1, [r5, #0]
 8011f88:	3104      	adds	r1, #4
 8011f8a:	f7ff f9b3 	bl	80112f4 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8011f8e:	4b0e      	ldr	r3, [pc, #56]	; (8011fc8 <prvAddCurrentTaskToDelayedList+0x7c>)
 8011f90:	681a      	ldr	r2, [r3, #0]
 8011f92:	42a2      	cmp	r2, r4
 8011f94:	d900      	bls.n	8011f98 <prvAddCurrentTaskToDelayedList+0x4c>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8011f96:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011f9a:	4b0c      	ldr	r3, [pc, #48]	; (8011fcc <prvAddCurrentTaskToDelayedList+0x80>)
 8011f9c:	6818      	ldr	r0, [r3, #0]
 8011f9e:	6829      	ldr	r1, [r5, #0]
}
 8011fa0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011fa4:	3104      	adds	r1, #4
 8011fa6:	f7ff b9a5 	b.w	80112f4 <vListInsert>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011faa:	6829      	ldr	r1, [r5, #0]
 8011fac:	4808      	ldr	r0, [pc, #32]	; (8011fd0 <prvAddCurrentTaskToDelayedList+0x84>)
 8011fae:	3104      	adds	r1, #4
}
 8011fb0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011fb4:	f7ff b98e 	b.w	80112d4 <vListInsertEnd>
 8011fb8:	2000181c 	.word	0x2000181c
 8011fbc:	200016fc 	.word	0x200016fc
 8011fc0:	200017a8 	.word	0x200017a8
 8011fc4:	20001700 	.word	0x20001700
 8011fc8:	200017d4 	.word	0x200017d4
 8011fcc:	20001704 	.word	0x20001704
 8011fd0:	200017f4 	.word	0x200017f4

08011fd4 <prvIdleTask>:
{
 8011fd4:	b580      	push	{r7, lr}
 8011fd6:	4c16      	ldr	r4, [pc, #88]	; (8012030 <prvIdleTask+0x5c>)
				taskYIELD();
 8011fd8:	f04f 5980 	mov.w	r9, #268435456	; 0x10000000
 8011fdc:	4e15      	ldr	r6, [pc, #84]	; (8012034 <prvIdleTask+0x60>)
 8011fde:	4d16      	ldr	r5, [pc, #88]	; (8012038 <prvIdleTask+0x64>)
 8011fe0:	f8df a058 	ldr.w	sl, [pc, #88]	; 801203c <prvIdleTask+0x68>
 8011fe4:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8012040 <prvIdleTask+0x6c>
 8011fe8:	e011      	b.n	801200e <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 8011fea:	f001 f8bb 	bl	8013164 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011fee:	68f3      	ldr	r3, [r6, #12]
 8011ff0:	68df      	ldr	r7, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011ff2:	1d38      	adds	r0, r7, #4
 8011ff4:	f7ff f998 	bl	8011328 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011ff8:	682b      	ldr	r3, [r5, #0]
 8011ffa:	3b01      	subs	r3, #1
 8011ffc:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011ffe:	6823      	ldr	r3, [r4, #0]
 8012000:	3b01      	subs	r3, #1
 8012002:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8012004:	f001 f8d4 	bl	80131b0 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8012008:	4638      	mov	r0, r7
 801200a:	f7ff ff7f 	bl	8011f0c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801200e:	6823      	ldr	r3, [r4, #0]
 8012010:	2b00      	cmp	r3, #0
 8012012:	d1ea      	bne.n	8011fea <prvIdleTask+0x16>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012014:	f8da 3000 	ldr.w	r3, [sl]
 8012018:	2b01      	cmp	r3, #1
 801201a:	d905      	bls.n	8012028 <prvIdleTask+0x54>
				taskYIELD();
 801201c:	f8c8 9000 	str.w	r9, [r8]
 8012020:	f3bf 8f4f 	dsb	sy
 8012024:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 8012028:	f7ee fdc2 	bl	8000bb0 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 801202c:	e7ef      	b.n	801200e <prvIdleTask+0x3a>
 801202e:	bf00      	nop
 8012030:	20001798 	.word	0x20001798
 8012034:	20001808 	.word	0x20001808
 8012038:	20001794 	.word	0x20001794
 801203c:	20001708 	.word	0x20001708
 8012040:	e000ed04 	.word	0xe000ed04

08012044 <prvResetNextTaskUnblockTime.part.1>:
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012044:	4a03      	ldr	r2, [pc, #12]	; (8012054 <prvResetNextTaskUnblockTime.part.1+0x10>)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012046:	4b04      	ldr	r3, [pc, #16]	; (8012058 <prvResetNextTaskUnblockTime.part.1+0x14>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012048:	6812      	ldr	r2, [r2, #0]
 801204a:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801204c:	68d2      	ldr	r2, [r2, #12]
 801204e:	6852      	ldr	r2, [r2, #4]
 8012050:	601a      	str	r2, [r3, #0]
}
 8012052:	4770      	bx	lr
 8012054:	20001700 	.word	0x20001700
 8012058:	200017d4 	.word	0x200017d4

0801205c <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 801205c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012060:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012062:	f06f 4540 	mvn.w	r5, #3221225472	; 0xc0000000
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8012066:	4681      	mov	r9, r0
 8012068:	469a      	mov	sl, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801206a:	6b27      	ldr	r7, [r4, #48]	; 0x30
 801206c:	4415      	add	r5, r2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 801206e:	9e08      	ldr	r6, [sp, #32]
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012070:	eb07 0785 	add.w	r7, r7, r5, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8012074:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012078:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 801207c:	2900      	cmp	r1, #0
 801207e:	d035      	beq.n	80120ec <prvInitialiseNewTask.isra.2+0x90>
 8012080:	1e4a      	subs	r2, r1, #1
 8012082:	f104 0033 	add.w	r0, r4, #51	; 0x33
 8012086:	310f      	adds	r1, #15
 8012088:	e001      	b.n	801208e <prvInitialiseNewTask.isra.2+0x32>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801208a:	428a      	cmp	r2, r1
 801208c:	d006      	beq.n	801209c <prvInitialiseNewTask.isra.2+0x40>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801208e:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8012092:	f800 3f01 	strb.w	r3, [r0, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8012096:	7815      	ldrb	r5, [r2, #0]
 8012098:	2d00      	cmp	r5, #0
 801209a:	d1f6      	bne.n	801208a <prvInitialiseNewTask.isra.2+0x2e>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801209c:	2300      	movs	r3, #0
 801209e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80120a2:	2e06      	cmp	r6, #6
		pxNewTCB->uxMutexesHeld = 0;
 80120a4:	f04f 0500 	mov.w	r5, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80120a8:	f104 0004 	add.w	r0, r4, #4
 80120ac:	bf28      	it	cs
 80120ae:	2606      	movcs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
 80120b0:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 80120b2:	e9c4 6511 	strd	r6, r5, [r4, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80120b6:	f1c6 0607 	rsb	r6, r6, #7
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80120ba:	f7ff f907 	bl	80112cc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80120be:	f104 0018 	add.w	r0, r4, #24
 80120c2:	f7ff f903 	bl	80112cc <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80120c6:	64e5      	str	r5, [r4, #76]	; 0x4c
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80120c8:	4652      	mov	r2, sl
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80120ca:	61a6      	str	r6, [r4, #24]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80120cc:	4649      	mov	r1, r9
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80120ce:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80120d2:	4638      	mov	r0, r7
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80120d4:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80120d6:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80120d8:	f001 f814 	bl	8013104 <pxPortInitialiseStack>
 80120dc:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 80120de:	f1b8 0f00 	cmp.w	r8, #0
 80120e2:	d001      	beq.n	80120e8 <prvInitialiseNewTask.isra.2+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80120e4:	f8c8 4000 	str.w	r4, [r8]
}
 80120e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80120ec:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 80120f0:	e7d7      	b.n	80120a2 <prvInitialiseNewTask.isra.2+0x46>
 80120f2:	bf00      	nop

080120f4 <xTaskCreateStatic>:
	{
 80120f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80120f6:	b087      	sub	sp, #28
 80120f8:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	; 0x30
 80120fc:	9c0e      	ldr	r4, [sp, #56]	; 0x38
		configASSERT( puxStackBuffer != NULL );
 80120fe:	b1dd      	cbz	r5, 8012138 <xTaskCreateStatic+0x44>
		configASSERT( pxTaskBuffer != NULL );
 8012100:	b17c      	cbz	r4, 8012122 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8012102:	2754      	movs	r7, #84	; 0x54
 8012104:	9705      	str	r7, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8012106:	9f05      	ldr	r7, [sp, #20]
 8012108:	2f54      	cmp	r7, #84	; 0x54
 801210a:	d020      	beq.n	801214e <xTaskCreateStatic+0x5a>
 801210c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012110:	b672      	cpsid	i
 8012112:	f383 8811 	msr	BASEPRI, r3
 8012116:	f3bf 8f6f 	isb	sy
 801211a:	f3bf 8f4f 	dsb	sy
 801211e:	b662      	cpsie	i
 8012120:	e7fe      	b.n	8012120 <xTaskCreateStatic+0x2c>
 8012122:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012126:	b672      	cpsid	i
 8012128:	f383 8811 	msr	BASEPRI, r3
 801212c:	f3bf 8f6f 	isb	sy
 8012130:	f3bf 8f4f 	dsb	sy
 8012134:	b662      	cpsie	i
 8012136:	e7fe      	b.n	8012136 <xTaskCreateStatic+0x42>
 8012138:	f04f 0330 	mov.w	r3, #48	; 0x30
 801213c:	b672      	cpsid	i
 801213e:	f383 8811 	msr	BASEPRI, r3
 8012142:	f3bf 8f6f 	isb	sy
 8012146:	f3bf 8f4f 	dsb	sy
 801214a:	b662      	cpsie	i
 801214c:	e7fe      	b.n	801214c <xTaskCreateStatic+0x58>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801214e:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012150:	2702      	movs	r7, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012152:	ad04      	add	r5, sp, #16
 8012154:	9402      	str	r4, [sp, #8]
 8012156:	9600      	str	r6, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012158:	f884 7051 	strb.w	r7, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801215c:	9501      	str	r5, [sp, #4]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801215e:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012160:	f7ff ff7c 	bl	801205c <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012164:	4620      	mov	r0, r4
 8012166:	f7ff fe45 	bl	8011df4 <prvAddNewTaskToReadyList>
	}
 801216a:	9804      	ldr	r0, [sp, #16]
 801216c:	b007      	add	sp, #28
 801216e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012170 <xTaskCreate>:
	{
 8012170:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012174:	4607      	mov	r7, r0
 8012176:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012178:	0090      	lsls	r0, r2, #2
	{
 801217a:	4616      	mov	r6, r2
 801217c:	4688      	mov	r8, r1
 801217e:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012180:	f001 f958 	bl	8013434 <pvPortMalloc>
			if( pxStack != NULL )
 8012184:	b320      	cbz	r0, 80121d0 <xTaskCreate+0x60>
 8012186:	4605      	mov	r5, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012188:	2054      	movs	r0, #84	; 0x54
 801218a:	f001 f953 	bl	8013434 <pvPortMalloc>
				if( pxNewTCB != NULL )
 801218e:	4604      	mov	r4, r0
 8012190:	b1b0      	cbz	r0, 80121c0 <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
 8012192:	6305      	str	r5, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012194:	f04f 0c00 	mov.w	ip, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012198:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801219a:	464b      	mov	r3, r9
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801219c:	f884 c051 	strb.w	ip, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80121a0:	4632      	mov	r2, r6
 80121a2:	9501      	str	r5, [sp, #4]
 80121a4:	4641      	mov	r1, r8
 80121a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80121a8:	4638      	mov	r0, r7
 80121aa:	9402      	str	r4, [sp, #8]
 80121ac:	9500      	str	r5, [sp, #0]
 80121ae:	f7ff ff55 	bl	801205c <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 80121b2:	4620      	mov	r0, r4
 80121b4:	f7ff fe1e 	bl	8011df4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80121b8:	2001      	movs	r0, #1
	}
 80121ba:	b005      	add	sp, #20
 80121bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80121c0:	4628      	mov	r0, r5
 80121c2:	f001 f9d5 	bl	8013570 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80121c6:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80121ca:	b005      	add	sp, #20
 80121cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80121d0:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 80121d4:	e7f1      	b.n	80121ba <xTaskCreate+0x4a>
 80121d6:	bf00      	nop

080121d8 <vTaskStartScheduler>:
{
 80121d8:	b530      	push	{r4, r5, lr}
 80121da:	b089      	sub	sp, #36	; 0x24
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80121dc:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80121de:	aa07      	add	r2, sp, #28
 80121e0:	a906      	add	r1, sp, #24
 80121e2:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80121e4:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80121e8:	f7ee fce8 	bl	8000bbc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80121ec:	9a07      	ldr	r2, [sp, #28]
 80121ee:	4623      	mov	r3, r4
 80121f0:	9400      	str	r4, [sp, #0]
 80121f2:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 80121f6:	e9cd 1001 	strd	r1, r0, [sp, #4]
 80121fa:	4916      	ldr	r1, [pc, #88]	; (8012254 <vTaskStartScheduler+0x7c>)
 80121fc:	4816      	ldr	r0, [pc, #88]	; (8012258 <vTaskStartScheduler+0x80>)
 80121fe:	f7ff ff79 	bl	80120f4 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8012202:	b320      	cbz	r0, 801224e <vTaskStartScheduler+0x76>
			xReturn = xTimerCreateTimerTask();
 8012204:	f000 fd04 	bl	8012c10 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8012208:	2801      	cmp	r0, #1
 801220a:	d00c      	beq.n	8012226 <vTaskStartScheduler+0x4e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801220c:	3001      	adds	r0, #1
 801220e:	d11e      	bne.n	801224e <vTaskStartScheduler+0x76>
 8012210:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012214:	b672      	cpsid	i
 8012216:	f383 8811 	msr	BASEPRI, r3
 801221a:	f3bf 8f6f 	isb	sy
 801221e:	f3bf 8f4f 	dsb	sy
 8012222:	b662      	cpsie	i
 8012224:	e7fe      	b.n	8012224 <vTaskStartScheduler+0x4c>
 8012226:	f04f 0330 	mov.w	r3, #48	; 0x30
 801222a:	b672      	cpsid	i
 801222c:	f383 8811 	msr	BASEPRI, r3
 8012230:	f3bf 8f6f 	isb	sy
 8012234:	f3bf 8f4f 	dsb	sy
 8012238:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 801223a:	4908      	ldr	r1, [pc, #32]	; (801225c <vTaskStartScheduler+0x84>)
 801223c:	f04f 35ff 	mov.w	r5, #4294967295
		xSchedulerRunning = pdTRUE;
 8012240:	4a07      	ldr	r2, [pc, #28]	; (8012260 <vTaskStartScheduler+0x88>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012242:	4b08      	ldr	r3, [pc, #32]	; (8012264 <vTaskStartScheduler+0x8c>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8012244:	600d      	str	r5, [r1, #0]
		xSchedulerRunning = pdTRUE;
 8012246:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012248:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 801224a:	f001 f831 	bl	80132b0 <xPortStartScheduler>
}
 801224e:	b009      	add	sp, #36	; 0x24
 8012250:	bd30      	pop	{r4, r5, pc}
 8012252:	bf00      	nop
 8012254:	08026ab4 	.word	0x08026ab4
 8012258:	08011fd5 	.word	0x08011fd5
 801225c:	200017d4 	.word	0x200017d4
 8012260:	200017f0 	.word	0x200017f0
 8012264:	2000181c 	.word	0x2000181c

08012268 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8012268:	4a02      	ldr	r2, [pc, #8]	; (8012274 <vTaskSuspendAll+0xc>)
 801226a:	6813      	ldr	r3, [r2, #0]
 801226c:	3301      	adds	r3, #1
 801226e:	6013      	str	r3, [r2, #0]
}
 8012270:	4770      	bx	lr
 8012272:	bf00      	nop
 8012274:	200017a0 	.word	0x200017a0

08012278 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8012278:	4b01      	ldr	r3, [pc, #4]	; (8012280 <xTaskGetTickCount+0x8>)
 801227a:	6818      	ldr	r0, [r3, #0]
}
 801227c:	4770      	bx	lr
 801227e:	bf00      	nop
 8012280:	2000181c 	.word	0x2000181c

08012284 <xTaskGetTickCountFromISR>:
{
 8012284:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012286:	f001 f87b 	bl	8013380 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 801228a:	4b01      	ldr	r3, [pc, #4]	; (8012290 <xTaskGetTickCountFromISR+0xc>)
 801228c:	6818      	ldr	r0, [r3, #0]
}
 801228e:	bd08      	pop	{r3, pc}
 8012290:	2000181c 	.word	0x2000181c

08012294 <xTaskIncrementTick>:
{
 8012294:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012298:	4b48      	ldr	r3, [pc, #288]	; (80123bc <xTaskIncrementTick+0x128>)
 801229a:	681b      	ldr	r3, [r3, #0]
 801229c:	b9bb      	cbnz	r3, 80122ce <xTaskIncrementTick+0x3a>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801229e:	4b48      	ldr	r3, [pc, #288]	; (80123c0 <xTaskIncrementTick+0x12c>)
 80122a0:	681e      	ldr	r6, [r3, #0]
 80122a2:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 80122a4:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80122a6:	b1fe      	cbz	r6, 80122e8 <xTaskIncrementTick+0x54>
 80122a8:	4d46      	ldr	r5, [pc, #280]	; (80123c4 <xTaskIncrementTick+0x130>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 80122aa:	682b      	ldr	r3, [r5, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80122ac:	2400      	movs	r4, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 80122ae:	42b3      	cmp	r3, r6
 80122b0:	d92c      	bls.n	801230c <xTaskIncrementTick+0x78>
 80122b2:	4f45      	ldr	r7, [pc, #276]	; (80123c8 <xTaskIncrementTick+0x134>)
 80122b4:	f8df 8128 	ldr.w	r8, [pc, #296]	; 80123e0 <xTaskIncrementTick+0x14c>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80122b8:	f8d8 3000 	ldr.w	r3, [r8]
 80122bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80122be:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80122c2:	009b      	lsls	r3, r3, #2
 80122c4:	58fb      	ldr	r3, [r7, r3]
				xSwitchRequired = pdTRUE;
 80122c6:	2b02      	cmp	r3, #2
 80122c8:	bf28      	it	cs
 80122ca:	2401      	movcs	r4, #1
 80122cc:	e004      	b.n	80122d8 <xTaskIncrementTick+0x44>
		++uxPendedTicks;
 80122ce:	4a3f      	ldr	r2, [pc, #252]	; (80123cc <xTaskIncrementTick+0x138>)
BaseType_t xSwitchRequired = pdFALSE;
 80122d0:	2400      	movs	r4, #0
		++uxPendedTicks;
 80122d2:	6813      	ldr	r3, [r2, #0]
 80122d4:	3301      	adds	r3, #1
 80122d6:	6013      	str	r3, [r2, #0]
		if( xYieldPending != pdFALSE )
 80122d8:	4b3d      	ldr	r3, [pc, #244]	; (80123d0 <xTaskIncrementTick+0x13c>)
 80122da:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 80122dc:	2b00      	cmp	r3, #0
}
 80122de:	bf0c      	ite	eq
 80122e0:	4620      	moveq	r0, r4
 80122e2:	2001      	movne	r0, #1
 80122e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 80122e8:	f8df b0f8 	ldr.w	fp, [pc, #248]	; 80123e4 <xTaskIncrementTick+0x150>
 80122ec:	f8db 2000 	ldr.w	r2, [fp]
 80122f0:	6812      	ldr	r2, [r2, #0]
 80122f2:	2a00      	cmp	r2, #0
 80122f4:	d04b      	beq.n	801238e <xTaskIncrementTick+0xfa>
 80122f6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80122fa:	b672      	cpsid	i
 80122fc:	f383 8811 	msr	BASEPRI, r3
 8012300:	f3bf 8f6f 	isb	sy
 8012304:	f3bf 8f4f 	dsb	sy
 8012308:	b662      	cpsie	i
 801230a:	e7fe      	b.n	801230a <xTaskIncrementTick+0x76>
 801230c:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 80123e4 <xTaskIncrementTick+0x150>
 8012310:	4f2d      	ldr	r7, [pc, #180]	; (80123c8 <xTaskIncrementTick+0x134>)
 8012312:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 80123e0 <xTaskIncrementTick+0x14c>
 8012316:	e02f      	b.n	8012378 <xTaskIncrementTick+0xe4>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012318:	f8db 2000 	ldr.w	r2, [fp]
 801231c:	68d2      	ldr	r2, [r2, #12]
 801231e:	f8d2 900c 	ldr.w	r9, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012322:	f8d9 1004 	ldr.w	r1, [r9, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012326:	f109 0a04 	add.w	sl, r9, #4
					if( xConstTickCount < xItemValue )
 801232a:	428e      	cmp	r6, r1
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801232c:	4650      	mov	r0, sl
					if( xConstTickCount < xItemValue )
 801232e:	d32c      	bcc.n	801238a <xTaskIncrementTick+0xf6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012330:	f7fe fffa 	bl	8011328 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012334:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012338:	f109 0018 	add.w	r0, r9, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801233c:	b109      	cbz	r1, 8012342 <xTaskIncrementTick+0xae>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801233e:	f7fe fff3 	bl	8011328 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012342:	4a24      	ldr	r2, [pc, #144]	; (80123d4 <xTaskIncrementTick+0x140>)
 8012344:	f04f 0c01 	mov.w	ip, #1
 8012348:	f8d9 002c 	ldr.w	r0, [r9, #44]	; 0x2c
 801234c:	4651      	mov	r1, sl
 801234e:	6813      	ldr	r3, [r2, #0]
 8012350:	fa0c fc00 	lsl.w	ip, ip, r0
 8012354:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8012358:	ea4c 0c03 	orr.w	ip, ip, r3
 801235c:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8012360:	f8c2 c000 	str.w	ip, [r2]
 8012364:	f7fe ffb6 	bl	80112d4 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012368:	f8d8 0000 	ldr.w	r0, [r8]
 801236c:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 8012370:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8012372:	4291      	cmp	r1, r2
 8012374:	bf28      	it	cs
 8012376:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012378:	f8db 2000 	ldr.w	r2, [fp]
 801237c:	6812      	ldr	r2, [r2, #0]
 801237e:	2a00      	cmp	r2, #0
 8012380:	d1ca      	bne.n	8012318 <xTaskIncrementTick+0x84>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012382:	f04f 33ff 	mov.w	r3, #4294967295
 8012386:	602b      	str	r3, [r5, #0]
					break;
 8012388:	e796      	b.n	80122b8 <xTaskIncrementTick+0x24>
						xNextTaskUnblockTime = xItemValue;
 801238a:	6029      	str	r1, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801238c:	e794      	b.n	80122b8 <xTaskIncrementTick+0x24>
			taskSWITCH_DELAYED_LISTS();
 801238e:	4a12      	ldr	r2, [pc, #72]	; (80123d8 <xTaskIncrementTick+0x144>)
 8012390:	f8db 0000 	ldr.w	r0, [fp]
 8012394:	4911      	ldr	r1, [pc, #68]	; (80123dc <xTaskIncrementTick+0x148>)
 8012396:	6814      	ldr	r4, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8012398:	4d0a      	ldr	r5, [pc, #40]	; (80123c4 <xTaskIncrementTick+0x130>)
			taskSWITCH_DELAYED_LISTS();
 801239a:	f8cb 4000 	str.w	r4, [fp]
 801239e:	6010      	str	r0, [r2, #0]
 80123a0:	680a      	ldr	r2, [r1, #0]
 80123a2:	3201      	adds	r2, #1
 80123a4:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80123a6:	f8db 3000 	ldr.w	r3, [fp]
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	b91b      	cbnz	r3, 80123b6 <xTaskIncrementTick+0x122>
		xNextTaskUnblockTime = portMAX_DELAY;
 80123ae:	f04f 33ff 	mov.w	r3, #4294967295
 80123b2:	602b      	str	r3, [r5, #0]
 80123b4:	e779      	b.n	80122aa <xTaskIncrementTick+0x16>
 80123b6:	f7ff fe45 	bl	8012044 <prvResetNextTaskUnblockTime.part.1>
 80123ba:	e776      	b.n	80122aa <xTaskIncrementTick+0x16>
 80123bc:	200017a0 	.word	0x200017a0
 80123c0:	2000181c 	.word	0x2000181c
 80123c4:	200017d4 	.word	0x200017d4
 80123c8:	20001708 	.word	0x20001708
 80123cc:	2000179c 	.word	0x2000179c
 80123d0:	20001820 	.word	0x20001820
 80123d4:	200017a8 	.word	0x200017a8
 80123d8:	20001704 	.word	0x20001704
 80123dc:	200017d8 	.word	0x200017d8
 80123e0:	200016fc 	.word	0x200016fc
 80123e4:	20001700 	.word	0x20001700

080123e8 <xTaskResumeAll>:
{
 80123e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	configASSERT( uxSchedulerSuspended );
 80123ec:	4c36      	ldr	r4, [pc, #216]	; (80124c8 <xTaskResumeAll+0xe0>)
 80123ee:	6823      	ldr	r3, [r4, #0]
 80123f0:	b953      	cbnz	r3, 8012408 <xTaskResumeAll+0x20>
 80123f2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80123f6:	b672      	cpsid	i
 80123f8:	f383 8811 	msr	BASEPRI, r3
 80123fc:	f3bf 8f6f 	isb	sy
 8012400:	f3bf 8f4f 	dsb	sy
 8012404:	b662      	cpsie	i
 8012406:	e7fe      	b.n	8012406 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
 8012408:	f000 feac 	bl	8013164 <vPortEnterCritical>
		--uxSchedulerSuspended;
 801240c:	6823      	ldr	r3, [r4, #0]
 801240e:	3b01      	subs	r3, #1
 8012410:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012412:	6824      	ldr	r4, [r4, #0]
 8012414:	bb74      	cbnz	r4, 8012474 <xTaskResumeAll+0x8c>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012416:	4b2d      	ldr	r3, [pc, #180]	; (80124cc <xTaskResumeAll+0xe4>)
 8012418:	681b      	ldr	r3, [r3, #0]
 801241a:	b35b      	cbz	r3, 8012474 <xTaskResumeAll+0x8c>
 801241c:	4d2c      	ldr	r5, [pc, #176]	; (80124d0 <xTaskResumeAll+0xe8>)
 801241e:	4f2d      	ldr	r7, [pc, #180]	; (80124d4 <xTaskResumeAll+0xec>)
					prvAddTaskToReadyList( pxTCB );
 8012420:	4e2d      	ldr	r6, [pc, #180]	; (80124d8 <xTaskResumeAll+0xf0>)
 8012422:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 80124ec <xTaskResumeAll+0x104>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012426:	f8df b0c8 	ldr.w	fp, [pc, #200]	; 80124f0 <xTaskResumeAll+0x108>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801242a:	683b      	ldr	r3, [r7, #0]
					prvAddTaskToReadyList( pxTCB );
 801242c:	f04f 0801 	mov.w	r8, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012430:	b333      	cbz	r3, 8012480 <xTaskResumeAll+0x98>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012436:	f104 0a04 	add.w	sl, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801243a:	f104 0018 	add.w	r0, r4, #24
 801243e:	f7fe ff73 	bl	8011328 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012442:	4650      	mov	r0, sl
 8012444:	f7fe ff70 	bl	8011328 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012448:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801244a:	6832      	ldr	r2, [r6, #0]
 801244c:	4651      	mov	r1, sl
 801244e:	fa08 f300 	lsl.w	r3, r8, r0
 8012452:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8012456:	4313      	orrs	r3, r2
 8012458:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 801245c:	6033      	str	r3, [r6, #0]
 801245e:	f7fe ff39 	bl	80112d4 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012462:	f8db 3000 	ldr.w	r3, [fp]
 8012466:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8012468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801246a:	429a      	cmp	r2, r3
 801246c:	d3dd      	bcc.n	801242a <xTaskResumeAll+0x42>
						xYieldPending = pdTRUE;
 801246e:	f8c5 8000 	str.w	r8, [r5]
 8012472:	e7da      	b.n	801242a <xTaskResumeAll+0x42>
BaseType_t xAlreadyYielded = pdFALSE;
 8012474:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8012476:	f000 fe9b 	bl	80131b0 <vPortExitCritical>
}
 801247a:	4620      	mov	r0, r4
 801247c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxTCB != NULL )
 8012480:	b13c      	cbz	r4, 8012492 <xTaskResumeAll+0xaa>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012482:	4b16      	ldr	r3, [pc, #88]	; (80124dc <xTaskResumeAll+0xf4>)
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	b9db      	cbnz	r3, 80124c2 <xTaskResumeAll+0xda>
		xNextTaskUnblockTime = portMAX_DELAY;
 801248a:	4b15      	ldr	r3, [pc, #84]	; (80124e0 <xTaskResumeAll+0xf8>)
 801248c:	f04f 32ff 	mov.w	r2, #4294967295
 8012490:	601a      	str	r2, [r3, #0]
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8012492:	4e14      	ldr	r6, [pc, #80]	; (80124e4 <xTaskResumeAll+0xfc>)
 8012494:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8012496:	b13c      	cbz	r4, 80124a8 <xTaskResumeAll+0xc0>
								xYieldPending = pdTRUE;
 8012498:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 801249a:	f7ff fefb 	bl	8012294 <xTaskIncrementTick>
 801249e:	b100      	cbz	r0, 80124a2 <xTaskResumeAll+0xba>
								xYieldPending = pdTRUE;
 80124a0:	602f      	str	r7, [r5, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80124a2:	3c01      	subs	r4, #1
 80124a4:	d1f9      	bne.n	801249a <xTaskResumeAll+0xb2>
						uxPendedTicks = 0;
 80124a6:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 80124a8:	682b      	ldr	r3, [r5, #0]
 80124aa:	2b00      	cmp	r3, #0
 80124ac:	d0e2      	beq.n	8012474 <xTaskResumeAll+0x8c>
					taskYIELD_IF_USING_PREEMPTION();
 80124ae:	4b0e      	ldr	r3, [pc, #56]	; (80124e8 <xTaskResumeAll+0x100>)
 80124b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80124b4:	601a      	str	r2, [r3, #0]
 80124b6:	f3bf 8f4f 	dsb	sy
 80124ba:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80124be:	2401      	movs	r4, #1
 80124c0:	e7d9      	b.n	8012476 <xTaskResumeAll+0x8e>
 80124c2:	f7ff fdbf 	bl	8012044 <prvResetNextTaskUnblockTime.part.1>
 80124c6:	e7e4      	b.n	8012492 <xTaskResumeAll+0xaa>
 80124c8:	200017a0 	.word	0x200017a0
 80124cc:	20001794 	.word	0x20001794
 80124d0:	20001820 	.word	0x20001820
 80124d4:	200017dc 	.word	0x200017dc
 80124d8:	200017a8 	.word	0x200017a8
 80124dc:	20001700 	.word	0x20001700
 80124e0:	200017d4 	.word	0x200017d4
 80124e4:	2000179c 	.word	0x2000179c
 80124e8:	e000ed04 	.word	0xe000ed04
 80124ec:	20001708 	.word	0x20001708
 80124f0:	200016fc 	.word	0x200016fc

080124f4 <vTaskDelay>:
	{
 80124f4:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80124f6:	b1a8      	cbz	r0, 8012524 <vTaskDelay+0x30>
			configASSERT( uxSchedulerSuspended == 0 );
 80124f8:	4b0f      	ldr	r3, [pc, #60]	; (8012538 <vTaskDelay+0x44>)
 80124fa:	6819      	ldr	r1, [r3, #0]
 80124fc:	b151      	cbz	r1, 8012514 <vTaskDelay+0x20>
 80124fe:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012502:	b672      	cpsid	i
 8012504:	f383 8811 	msr	BASEPRI, r3
 8012508:	f3bf 8f6f 	isb	sy
 801250c:	f3bf 8f4f 	dsb	sy
 8012510:	b662      	cpsie	i
 8012512:	e7fe      	b.n	8012512 <vTaskDelay+0x1e>
	++uxSchedulerSuspended;
 8012514:	681a      	ldr	r2, [r3, #0]
 8012516:	3201      	adds	r2, #1
 8012518:	601a      	str	r2, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801251a:	f7ff fd17 	bl	8011f4c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 801251e:	f7ff ff63 	bl	80123e8 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8012522:	b938      	cbnz	r0, 8012534 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
 8012524:	4b05      	ldr	r3, [pc, #20]	; (801253c <vTaskDelay+0x48>)
 8012526:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801252a:	601a      	str	r2, [r3, #0]
 801252c:	f3bf 8f4f 	dsb	sy
 8012530:	f3bf 8f6f 	isb	sy
	}
 8012534:	bd08      	pop	{r3, pc}
 8012536:	bf00      	nop
 8012538:	200017a0 	.word	0x200017a0
 801253c:	e000ed04 	.word	0xe000ed04

08012540 <vTaskSwitchContext>:
{
 8012540:	b538      	push	{r3, r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012542:	4b1f      	ldr	r3, [pc, #124]	; (80125c0 <vTaskSwitchContext+0x80>)
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	bb03      	cbnz	r3, 801258a <vTaskSwitchContext+0x4a>
		xYieldPending = pdFALSE;
 8012548:	4a1e      	ldr	r2, [pc, #120]	; (80125c4 <vTaskSwitchContext+0x84>)
		taskCHECK_FOR_STACK_OVERFLOW();
 801254a:	4c1f      	ldr	r4, [pc, #124]	; (80125c8 <vTaskSwitchContext+0x88>)
		xYieldPending = pdFALSE;
 801254c:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 801254e:	6822      	ldr	r2, [r4, #0]
 8012550:	6823      	ldr	r3, [r4, #0]
 8012552:	6812      	ldr	r2, [r2, #0]
 8012554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012556:	429a      	cmp	r2, r3
 8012558:	d926      	bls.n	80125a8 <vTaskSwitchContext+0x68>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801255a:	4b1c      	ldr	r3, [pc, #112]	; (80125cc <vTaskSwitchContext+0x8c>)
 801255c:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 801255e:	fab3 f383 	clz	r3, r3
 8012562:	b2db      	uxtb	r3, r3
 8012564:	481a      	ldr	r0, [pc, #104]	; (80125d0 <vTaskSwitchContext+0x90>)
 8012566:	f1c3 031f 	rsb	r3, r3, #31
 801256a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 801256e:	0092      	lsls	r2, r2, #2
 8012570:	5881      	ldr	r1, [r0, r2]
 8012572:	1885      	adds	r5, r0, r2
 8012574:	b169      	cbz	r1, 8012592 <vTaskSwitchContext+0x52>
 8012576:	6869      	ldr	r1, [r5, #4]
 8012578:	3208      	adds	r2, #8
 801257a:	6849      	ldr	r1, [r1, #4]
 801257c:	4402      	add	r2, r0
 801257e:	4291      	cmp	r1, r2
 8012580:	6069      	str	r1, [r5, #4]
 8012582:	d017      	beq.n	80125b4 <vTaskSwitchContext+0x74>
 8012584:	68cb      	ldr	r3, [r1, #12]
 8012586:	6023      	str	r3, [r4, #0]
}
 8012588:	bd38      	pop	{r3, r4, r5, pc}
		xYieldPending = pdTRUE;
 801258a:	4b0e      	ldr	r3, [pc, #56]	; (80125c4 <vTaskSwitchContext+0x84>)
 801258c:	2201      	movs	r2, #1
 801258e:	601a      	str	r2, [r3, #0]
}
 8012590:	bd38      	pop	{r3, r4, r5, pc}
	__asm volatile
 8012592:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012596:	b672      	cpsid	i
 8012598:	f383 8811 	msr	BASEPRI, r3
 801259c:	f3bf 8f6f 	isb	sy
 80125a0:	f3bf 8f4f 	dsb	sy
 80125a4:	b662      	cpsie	i
 80125a6:	e7fe      	b.n	80125a6 <vTaskSwitchContext+0x66>
		taskCHECK_FOR_STACK_OVERFLOW();
 80125a8:	6820      	ldr	r0, [r4, #0]
 80125aa:	6821      	ldr	r1, [r4, #0]
 80125ac:	3134      	adds	r1, #52	; 0x34
 80125ae:	f7ee fb01 	bl	8000bb4 <vApplicationStackOverflowHook>
 80125b2:	e7d2      	b.n	801255a <vTaskSwitchContext+0x1a>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80125b4:	2214      	movs	r2, #20
 80125b6:	6849      	ldr	r1, [r1, #4]
 80125b8:	fb02 0303 	mla	r3, r2, r3, r0
 80125bc:	6059      	str	r1, [r3, #4]
 80125be:	e7e1      	b.n	8012584 <vTaskSwitchContext+0x44>
 80125c0:	200017a0 	.word	0x200017a0
 80125c4:	20001820 	.word	0x20001820
 80125c8:	200016fc 	.word	0x200016fc
 80125cc:	200017a8 	.word	0x200017a8
 80125d0:	20001708 	.word	0x20001708

080125d4 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80125d4:	b950      	cbnz	r0, 80125ec <vTaskPlaceOnEventList+0x18>
 80125d6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80125da:	b672      	cpsid	i
 80125dc:	f383 8811 	msr	BASEPRI, r3
 80125e0:	f3bf 8f6f 	isb	sy
 80125e4:	f3bf 8f4f 	dsb	sy
 80125e8:	b662      	cpsie	i
 80125ea:	e7fe      	b.n	80125ea <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80125ec:	4b06      	ldr	r3, [pc, #24]	; (8012608 <vTaskPlaceOnEventList+0x34>)
{
 80125ee:	b510      	push	{r4, lr}
 80125f0:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80125f2:	6819      	ldr	r1, [r3, #0]
 80125f4:	3118      	adds	r1, #24
 80125f6:	f7fe fe7d 	bl	80112f4 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80125fa:	4620      	mov	r0, r4
 80125fc:	2101      	movs	r1, #1
}
 80125fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012602:	f7ff bca3 	b.w	8011f4c <prvAddCurrentTaskToDelayedList>
 8012606:	bf00      	nop
 8012608:	200016fc 	.word	0x200016fc

0801260c <vTaskPlaceOnEventListRestricted>:
	{
 801260c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 801260e:	b180      	cbz	r0, 8012632 <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012610:	4b0d      	ldr	r3, [pc, #52]	; (8012648 <vTaskPlaceOnEventListRestricted+0x3c>)
 8012612:	460d      	mov	r5, r1
 8012614:	4614      	mov	r4, r2
 8012616:	6819      	ldr	r1, [r3, #0]
 8012618:	3118      	adds	r1, #24
 801261a:	f7fe fe5b 	bl	80112d4 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 801261e:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8012620:	4621      	mov	r1, r4
 8012622:	bf0c      	ite	eq
 8012624:	4628      	moveq	r0, r5
 8012626:	f04f 30ff 	movne.w	r0, #4294967295
	}
 801262a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801262e:	f7ff bc8d 	b.w	8011f4c <prvAddCurrentTaskToDelayedList>
 8012632:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012636:	b672      	cpsid	i
 8012638:	f383 8811 	msr	BASEPRI, r3
 801263c:	f3bf 8f6f 	isb	sy
 8012640:	f3bf 8f4f 	dsb	sy
 8012644:	b662      	cpsie	i
 8012646:	e7fe      	b.n	8012646 <vTaskPlaceOnEventListRestricted+0x3a>
 8012648:	200016fc 	.word	0x200016fc

0801264c <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801264c:	68c3      	ldr	r3, [r0, #12]
{
 801264e:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012650:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8012652:	b34c      	cbz	r4, 80126a8 <xTaskRemoveFromEventList+0x5c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8012654:	f104 0518 	add.w	r5, r4, #24
 8012658:	4628      	mov	r0, r5
 801265a:	f7fe fe65 	bl	8011328 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801265e:	4b19      	ldr	r3, [pc, #100]	; (80126c4 <xTaskRemoveFromEventList+0x78>)
 8012660:	681b      	ldr	r3, [r3, #0]
 8012662:	b9e3      	cbnz	r3, 801269e <xTaskRemoveFromEventList+0x52>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012664:	1d26      	adds	r6, r4, #4
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012666:	4d18      	ldr	r5, [pc, #96]	; (80126c8 <xTaskRemoveFromEventList+0x7c>)
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012668:	4630      	mov	r0, r6
 801266a:	f7fe fe5d 	bl	8011328 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801266e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8012670:	2301      	movs	r3, #1
 8012672:	4631      	mov	r1, r6
 8012674:	682e      	ldr	r6, [r5, #0]
 8012676:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 801267a:	4093      	lsls	r3, r2
 801267c:	4a13      	ldr	r2, [pc, #76]	; (80126cc <xTaskRemoveFromEventList+0x80>)
 801267e:	4333      	orrs	r3, r6
 8012680:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8012684:	602b      	str	r3, [r5, #0]
 8012686:	f7fe fe25 	bl	80112d4 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801268a:	4b11      	ldr	r3, [pc, #68]	; (80126d0 <xTaskRemoveFromEventList+0x84>)
 801268c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801268e:	681b      	ldr	r3, [r3, #0]
 8012690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012692:	429a      	cmp	r2, r3
 8012694:	d913      	bls.n	80126be <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
 8012696:	4b0f      	ldr	r3, [pc, #60]	; (80126d4 <xTaskRemoveFromEventList+0x88>)
 8012698:	2001      	movs	r0, #1
 801269a:	6018      	str	r0, [r3, #0]
}
 801269c:	bd70      	pop	{r4, r5, r6, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801269e:	4629      	mov	r1, r5
 80126a0:	480d      	ldr	r0, [pc, #52]	; (80126d8 <xTaskRemoveFromEventList+0x8c>)
 80126a2:	f7fe fe17 	bl	80112d4 <vListInsertEnd>
 80126a6:	e7f0      	b.n	801268a <xTaskRemoveFromEventList+0x3e>
 80126a8:	f04f 0330 	mov.w	r3, #48	; 0x30
 80126ac:	b672      	cpsid	i
 80126ae:	f383 8811 	msr	BASEPRI, r3
 80126b2:	f3bf 8f6f 	isb	sy
 80126b6:	f3bf 8f4f 	dsb	sy
 80126ba:	b662      	cpsie	i
 80126bc:	e7fe      	b.n	80126bc <xTaskRemoveFromEventList+0x70>
		xReturn = pdFALSE;
 80126be:	2000      	movs	r0, #0
}
 80126c0:	bd70      	pop	{r4, r5, r6, pc}
 80126c2:	bf00      	nop
 80126c4:	200017a0 	.word	0x200017a0
 80126c8:	200017a8 	.word	0x200017a8
 80126cc:	20001708 	.word	0x20001708
 80126d0:	200016fc 	.word	0x200016fc
 80126d4:	20001820 	.word	0x20001820
 80126d8:	200017dc 	.word	0x200017dc

080126dc <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80126dc:	4a03      	ldr	r2, [pc, #12]	; (80126ec <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 80126de:	4b04      	ldr	r3, [pc, #16]	; (80126f0 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80126e0:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80126e2:	681b      	ldr	r3, [r3, #0]
 80126e4:	e9c0 2300 	strd	r2, r3, [r0]
}
 80126e8:	4770      	bx	lr
 80126ea:	bf00      	nop
 80126ec:	200017d8 	.word	0x200017d8
 80126f0:	2000181c 	.word	0x2000181c

080126f4 <xTaskCheckForTimeOut>:
{
 80126f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 80126f6:	b350      	cbz	r0, 801274e <xTaskCheckForTimeOut+0x5a>
	configASSERT( pxTicksToWait );
 80126f8:	b1f1      	cbz	r1, 8012738 <xTaskCheckForTimeOut+0x44>
 80126fa:	460d      	mov	r5, r1
 80126fc:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80126fe:	f000 fd31 	bl	8013164 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8012702:	f8df c080 	ldr.w	ip, [pc, #128]	; 8012784 <xTaskCheckForTimeOut+0x90>
			if( *pxTicksToWait == portMAX_DELAY )
 8012706:	682b      	ldr	r3, [r5, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012708:	6867      	ldr	r7, [r4, #4]
		const TickType_t xConstTickCount = xTickCount;
 801270a:	f8dc 6000 	ldr.w	r6, [ip]
			if( *pxTicksToWait == portMAX_DELAY )
 801270e:	1c5a      	adds	r2, r3, #1
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012710:	eba6 0007 	sub.w	r0, r6, r7
			if( *pxTicksToWait == portMAX_DELAY )
 8012714:	d026      	beq.n	8012764 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012716:	491a      	ldr	r1, [pc, #104]	; (8012780 <xTaskCheckForTimeOut+0x8c>)
 8012718:	6822      	ldr	r2, [r4, #0]
 801271a:	f8d1 e000 	ldr.w	lr, [r1]
 801271e:	4572      	cmp	r2, lr
 8012720:	d001      	beq.n	8012726 <xTaskCheckForTimeOut+0x32>
 8012722:	42b7      	cmp	r7, r6
 8012724:	d929      	bls.n	801277a <xTaskCheckForTimeOut+0x86>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012726:	4283      	cmp	r3, r0
 8012728:	d81e      	bhi.n	8012768 <xTaskCheckForTimeOut+0x74>
			*pxTicksToWait = 0;
 801272a:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 801272c:	2601      	movs	r6, #1
			*pxTicksToWait = 0;
 801272e:	602b      	str	r3, [r5, #0]
	taskEXIT_CRITICAL();
 8012730:	f000 fd3e 	bl	80131b0 <vPortExitCritical>
}
 8012734:	4630      	mov	r0, r6
 8012736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012738:	f04f 0330 	mov.w	r3, #48	; 0x30
 801273c:	b672      	cpsid	i
 801273e:	f383 8811 	msr	BASEPRI, r3
 8012742:	f3bf 8f6f 	isb	sy
 8012746:	f3bf 8f4f 	dsb	sy
 801274a:	b662      	cpsie	i
 801274c:	e7fe      	b.n	801274c <xTaskCheckForTimeOut+0x58>
 801274e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012752:	b672      	cpsid	i
 8012754:	f383 8811 	msr	BASEPRI, r3
 8012758:	f3bf 8f6f 	isb	sy
 801275c:	f3bf 8f4f 	dsb	sy
 8012760:	b662      	cpsie	i
 8012762:	e7fe      	b.n	8012762 <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
 8012764:	2600      	movs	r6, #0
 8012766:	e7e3      	b.n	8012730 <xTaskCheckForTimeOut+0x3c>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012768:	6809      	ldr	r1, [r1, #0]
			*pxTicksToWait -= xElapsedTime;
 801276a:	1a1b      	subs	r3, r3, r0
	pxTimeOut->xTimeOnEntering = xTickCount;
 801276c:	f8dc 2000 	ldr.w	r2, [ip]
			xReturn = pdFALSE;
 8012770:	2600      	movs	r6, #0
			*pxTicksToWait -= xElapsedTime;
 8012772:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012774:	e9c4 1200 	strd	r1, r2, [r4]
 8012778:	e7da      	b.n	8012730 <xTaskCheckForTimeOut+0x3c>
			xReturn = pdTRUE;
 801277a:	2601      	movs	r6, #1
 801277c:	e7d8      	b.n	8012730 <xTaskCheckForTimeOut+0x3c>
 801277e:	bf00      	nop
 8012780:	200017d8 	.word	0x200017d8
 8012784:	2000181c 	.word	0x2000181c

08012788 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8012788:	4b01      	ldr	r3, [pc, #4]	; (8012790 <vTaskMissedYield+0x8>)
 801278a:	2201      	movs	r2, #1
 801278c:	601a      	str	r2, [r3, #0]
}
 801278e:	4770      	bx	lr
 8012790:	20001820 	.word	0x20001820

08012794 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8012794:	4b01      	ldr	r3, [pc, #4]	; (801279c <xTaskGetCurrentTaskHandle+0x8>)
 8012796:	6818      	ldr	r0, [r3, #0]
	}
 8012798:	4770      	bx	lr
 801279a:	bf00      	nop
 801279c:	200016fc 	.word	0x200016fc

080127a0 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80127a0:	4b05      	ldr	r3, [pc, #20]	; (80127b8 <xTaskGetSchedulerState+0x18>)
 80127a2:	681b      	ldr	r3, [r3, #0]
 80127a4:	b133      	cbz	r3, 80127b4 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80127a6:	4b05      	ldr	r3, [pc, #20]	; (80127bc <xTaskGetSchedulerState+0x1c>)
 80127a8:	681b      	ldr	r3, [r3, #0]
 80127aa:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 80127ac:	bf0c      	ite	eq
 80127ae:	2002      	moveq	r0, #2
 80127b0:	2000      	movne	r0, #0
 80127b2:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80127b4:	2001      	movs	r0, #1
	}
 80127b6:	4770      	bx	lr
 80127b8:	200017f0 	.word	0x200017f0
 80127bc:	200017a0 	.word	0x200017a0

080127c0 <xTaskPriorityInherit>:
	{
 80127c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 80127c4:	4607      	mov	r7, r0
 80127c6:	b1c8      	cbz	r0, 80127fc <xTaskPriorityInherit+0x3c>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80127c8:	4c26      	ldr	r4, [pc, #152]	; (8012864 <xTaskPriorityInherit+0xa4>)
 80127ca:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80127cc:	6821      	ldr	r1, [r4, #0]
 80127ce:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80127d0:	428a      	cmp	r2, r1
 80127d2:	d215      	bcs.n	8012800 <xTaskPriorityInherit+0x40>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80127d4:	6981      	ldr	r1, [r0, #24]
 80127d6:	2900      	cmp	r1, #0
 80127d8:	db04      	blt.n	80127e4 <xTaskPriorityInherit+0x24>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80127da:	6821      	ldr	r1, [r4, #0]
 80127dc:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80127de:	f1c1 0107 	rsb	r1, r1, #7
 80127e2:	6181      	str	r1, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80127e4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80127e8:	4d1f      	ldr	r5, [pc, #124]	; (8012868 <xTaskPriorityInherit+0xa8>)
 80127ea:	6979      	ldr	r1, [r7, #20]
 80127ec:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 80127f0:	4291      	cmp	r1, r2
 80127f2:	d00e      	beq.n	8012812 <xTaskPriorityInherit+0x52>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80127f4:	6822      	ldr	r2, [r4, #0]
				xReturn = pdTRUE;
 80127f6:	2001      	movs	r0, #1
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80127f8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80127fa:	62fa      	str	r2, [r7, #44]	; 0x2c
	}
 80127fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8012800:	6822      	ldr	r2, [r4, #0]
 8012802:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8012804:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8012806:	4298      	cmp	r0, r3
 8012808:	bf2c      	ite	cs
 801280a:	2000      	movcs	r0, #0
 801280c:	2001      	movcc	r0, #1
	}
 801280e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012812:	f107 0804 	add.w	r8, r7, #4
 8012816:	4640      	mov	r0, r8
 8012818:	f7fe fd86 	bl	8011328 <uxListRemove>
 801281c:	b9f8      	cbnz	r0, 801285e <xTaskPriorityInherit+0x9e>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 801281e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012820:	4e12      	ldr	r6, [pc, #72]	; (801286c <xTaskPriorityInherit+0xac>)
 8012822:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8012826:	009b      	lsls	r3, r3, #2
 8012828:	58eb      	ldr	r3, [r5, r3]
 801282a:	b933      	cbnz	r3, 801283a <xTaskPriorityInherit+0x7a>
 801282c:	2101      	movs	r1, #1
 801282e:	6833      	ldr	r3, [r6, #0]
 8012830:	fa01 f202 	lsl.w	r2, r1, r2
 8012834:	ea23 0202 	bic.w	r2, r3, r2
 8012838:	6032      	str	r2, [r6, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801283a:	6822      	ldr	r2, [r4, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801283c:	2401      	movs	r4, #1
 801283e:	6833      	ldr	r3, [r6, #0]
 8012840:	4641      	mov	r1, r8
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012842:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8012844:	fa04 f200 	lsl.w	r2, r4, r0
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012848:	62f8      	str	r0, [r7, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801284a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 801284e:	4313      	orrs	r3, r2
 8012850:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8012854:	6033      	str	r3, [r6, #0]
 8012856:	f7fe fd3d 	bl	80112d4 <vListInsertEnd>
				xReturn = pdTRUE;
 801285a:	4620      	mov	r0, r4
 801285c:	e7ce      	b.n	80127fc <xTaskPriorityInherit+0x3c>
 801285e:	4e03      	ldr	r6, [pc, #12]	; (801286c <xTaskPriorityInherit+0xac>)
 8012860:	e7eb      	b.n	801283a <xTaskPriorityInherit+0x7a>
 8012862:	bf00      	nop
 8012864:	200016fc 	.word	0x200016fc
 8012868:	20001708 	.word	0x20001708
 801286c:	200017a8 	.word	0x200017a8

08012870 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8012870:	b178      	cbz	r0, 8012892 <xTaskPriorityDisinherit+0x22>
	{
 8012872:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 8012874:	4b2a      	ldr	r3, [pc, #168]	; (8012920 <xTaskPriorityDisinherit+0xb0>)
 8012876:	681b      	ldr	r3, [r3, #0]
 8012878:	4283      	cmp	r3, r0
 801287a:	d00c      	beq.n	8012896 <xTaskPriorityDisinherit+0x26>
 801287c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012880:	b672      	cpsid	i
 8012882:	f383 8811 	msr	BASEPRI, r3
 8012886:	f3bf 8f6f 	isb	sy
 801288a:	f3bf 8f4f 	dsb	sy
 801288e:	b662      	cpsie	i
 8012890:	e7fe      	b.n	8012890 <xTaskPriorityDisinherit+0x20>
	BaseType_t xReturn = pdFALSE;
 8012892:	2000      	movs	r0, #0
	}
 8012894:	4770      	bx	lr
			configASSERT( pxTCB->uxMutexesHeld );
 8012896:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8012898:	b953      	cbnz	r3, 80128b0 <xTaskPriorityDisinherit+0x40>
 801289a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801289e:	b672      	cpsid	i
 80128a0:	f383 8811 	msr	BASEPRI, r3
 80128a4:	f3bf 8f6f 	isb	sy
 80128a8:	f3bf 8f4f 	dsb	sy
 80128ac:	b662      	cpsie	i
 80128ae:	e7fe      	b.n	80128ae <xTaskPriorityDisinherit+0x3e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80128b0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 80128b2:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80128b4:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 80128b6:	6483      	str	r3, [r0, #72]	; 0x48
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80128b8:	4291      	cmp	r1, r2
 80128ba:	d000      	beq.n	80128be <xTaskPriorityDisinherit+0x4e>
 80128bc:	b10b      	cbz	r3, 80128c2 <xTaskPriorityDisinherit+0x52>
	BaseType_t xReturn = pdFALSE;
 80128be:	2000      	movs	r0, #0
	}
 80128c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80128c2:	1d07      	adds	r7, r0, #4
 80128c4:	4604      	mov	r4, r0
 80128c6:	4638      	mov	r0, r7
 80128c8:	f7fe fd2e 	bl	8011328 <uxListRemove>
 80128cc:	b1b8      	cbz	r0, 80128fe <xTaskPriorityDisinherit+0x8e>
 80128ce:	4815      	ldr	r0, [pc, #84]	; (8012924 <xTaskPriorityDisinherit+0xb4>)
 80128d0:	4a15      	ldr	r2, [pc, #84]	; (8012928 <xTaskPriorityDisinherit+0xb8>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80128d2:	6c63      	ldr	r3, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 80128d4:	2501      	movs	r5, #1
 80128d6:	f04f 0c14 	mov.w	ip, #20
 80128da:	f8d2 e000 	ldr.w	lr, [r2]
 80128de:	fa05 f603 	lsl.w	r6, r5, r3
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80128e2:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80128e4:	fb0c 0003 	mla	r0, ip, r3, r0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80128e8:	f1c3 0307 	rsb	r3, r3, #7
					prvAddTaskToReadyList( pxTCB );
 80128ec:	ea46 060e 	orr.w	r6, r6, lr
 80128f0:	4639      	mov	r1, r7
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80128f2:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80128f4:	6016      	str	r6, [r2, #0]
 80128f6:	f7fe fced 	bl	80112d4 <vListInsertEnd>
					xReturn = pdTRUE;
 80128fa:	4628      	mov	r0, r5
	}
 80128fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80128fe:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8012900:	2314      	movs	r3, #20
 8012902:	4808      	ldr	r0, [pc, #32]	; (8012924 <xTaskPriorityDisinherit+0xb4>)
 8012904:	fb03 f301 	mul.w	r3, r3, r1
 8012908:	4a07      	ldr	r2, [pc, #28]	; (8012928 <xTaskPriorityDisinherit+0xb8>)
 801290a:	58c3      	ldr	r3, [r0, r3]
 801290c:	2b00      	cmp	r3, #0
 801290e:	d1e0      	bne.n	80128d2 <xTaskPriorityDisinherit+0x62>
 8012910:	2501      	movs	r5, #1
 8012912:	6813      	ldr	r3, [r2, #0]
 8012914:	408d      	lsls	r5, r1
 8012916:	ea23 0305 	bic.w	r3, r3, r5
 801291a:	6013      	str	r3, [r2, #0]
 801291c:	e7d9      	b.n	80128d2 <xTaskPriorityDisinherit+0x62>
 801291e:	bf00      	nop
 8012920:	200016fc 	.word	0x200016fc
 8012924:	20001708 	.word	0x20001708
 8012928:	200017a8 	.word	0x200017a8

0801292c <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 801292c:	b1b8      	cbz	r0, 801295e <vTaskPriorityDisinheritAfterTimeout+0x32>
	{
 801292e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			configASSERT( pxTCB->uxMutexesHeld );
 8012930:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8012932:	b954      	cbnz	r4, 801294a <vTaskPriorityDisinheritAfterTimeout+0x1e>
 8012934:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012938:	b672      	cpsid	i
 801293a:	f383 8811 	msr	BASEPRI, r3
 801293e:	f3bf 8f6f 	isb	sy
 8012942:	f3bf 8f4f 	dsb	sy
 8012946:	b662      	cpsie	i
 8012948:	e7fe      	b.n	8012948 <vTaskPriorityDisinheritAfterTimeout+0x1c>
 801294a:	6c43      	ldr	r3, [r0, #68]	; 0x44
			if( pxTCB->uxPriority != uxPriorityToUse )
 801294c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 801294e:	428b      	cmp	r3, r1
 8012950:	bf38      	it	cc
 8012952:	460b      	movcc	r3, r1
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8012954:	429a      	cmp	r2, r3
 8012956:	d001      	beq.n	801295c <vTaskPriorityDisinheritAfterTimeout+0x30>
 8012958:	2c01      	cmp	r4, #1
 801295a:	d001      	beq.n	8012960 <vTaskPriorityDisinheritAfterTimeout+0x34>
	}
 801295c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801295e:	4770      	bx	lr
					configASSERT( pxTCB != pxCurrentTCB );
 8012960:	4920      	ldr	r1, [pc, #128]	; (80129e4 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
 8012962:	6809      	ldr	r1, [r1, #0]
 8012964:	4281      	cmp	r1, r0
 8012966:	d022      	beq.n	80129ae <vTaskPriorityDisinheritAfterTimeout+0x82>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012968:	6981      	ldr	r1, [r0, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 801296a:	62c3      	str	r3, [r0, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801296c:	2900      	cmp	r1, #0
 801296e:	db02      	blt.n	8012976 <vTaskPriorityDisinheritAfterTimeout+0x4a>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012970:	f1c3 0307 	rsb	r3, r3, #7
 8012974:	6183      	str	r3, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012976:	4e1c      	ldr	r6, [pc, #112]	; (80129e8 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
 8012978:	2514      	movs	r5, #20
 801297a:	6943      	ldr	r3, [r0, #20]
 801297c:	fb05 6202 	mla	r2, r5, r2, r6
 8012980:	4293      	cmp	r3, r2
 8012982:	d1eb      	bne.n	801295c <vTaskPriorityDisinheritAfterTimeout+0x30>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012984:	1d07      	adds	r7, r0, #4
 8012986:	4604      	mov	r4, r0
 8012988:	4638      	mov	r0, r7
 801298a:	f7fe fccd 	bl	8011328 <uxListRemove>
 801298e:	b1c8      	cbz	r0, 80129c4 <vTaskPriorityDisinheritAfterTimeout+0x98>
 8012990:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8012992:	4b16      	ldr	r3, [pc, #88]	; (80129ec <vTaskPriorityDisinheritAfterTimeout+0xc0>)
						prvAddTaskToReadyList( pxTCB );
 8012994:	2201      	movs	r2, #1
 8012996:	681c      	ldr	r4, [r3, #0]
 8012998:	2514      	movs	r5, #20
 801299a:	4639      	mov	r1, r7
 801299c:	4082      	lsls	r2, r0
 801299e:	fb05 6000 	mla	r0, r5, r0, r6
 80129a2:	4322      	orrs	r2, r4
 80129a4:	601a      	str	r2, [r3, #0]
	}
 80129a6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
						prvAddTaskToReadyList( pxTCB );
 80129aa:	f7fe bc93 	b.w	80112d4 <vListInsertEnd>
 80129ae:	f04f 0330 	mov.w	r3, #48	; 0x30
 80129b2:	b672      	cpsid	i
 80129b4:	f383 8811 	msr	BASEPRI, r3
 80129b8:	f3bf 8f6f 	isb	sy
 80129bc:	f3bf 8f4f 	dsb	sy
 80129c0:	b662      	cpsie	i
 80129c2:	e7fe      	b.n	80129c2 <vTaskPriorityDisinheritAfterTimeout+0x96>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80129c4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80129c6:	2201      	movs	r2, #1
 80129c8:	fb05 f500 	mul.w	r5, r5, r0
 80129cc:	fa02 f400 	lsl.w	r4, r2, r0
 80129d0:	5973      	ldr	r3, [r6, r5]
 80129d2:	b10b      	cbz	r3, 80129d8 <vTaskPriorityDisinheritAfterTimeout+0xac>
 80129d4:	4b05      	ldr	r3, [pc, #20]	; (80129ec <vTaskPriorityDisinheritAfterTimeout+0xc0>)
 80129d6:	e7dd      	b.n	8012994 <vTaskPriorityDisinheritAfterTimeout+0x68>
 80129d8:	4b04      	ldr	r3, [pc, #16]	; (80129ec <vTaskPriorityDisinheritAfterTimeout+0xc0>)
 80129da:	681a      	ldr	r2, [r3, #0]
 80129dc:	ea22 0204 	bic.w	r2, r2, r4
 80129e0:	601a      	str	r2, [r3, #0]
 80129e2:	e7d7      	b.n	8012994 <vTaskPriorityDisinheritAfterTimeout+0x68>
 80129e4:	200016fc 	.word	0x200016fc
 80129e8:	20001708 	.word	0x20001708
 80129ec:	200017a8 	.word	0x200017a8

080129f0 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 80129f0:	4b04      	ldr	r3, [pc, #16]	; (8012a04 <pvTaskIncrementMutexHeldCount+0x14>)
 80129f2:	681a      	ldr	r2, [r3, #0]
 80129f4:	b11a      	cbz	r2, 80129fe <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 80129f6:	6819      	ldr	r1, [r3, #0]
 80129f8:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 80129fa:	3201      	adds	r2, #1
 80129fc:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 80129fe:	6818      	ldr	r0, [r3, #0]
	}
 8012a00:	4770      	bx	lr
 8012a02:	bf00      	nop
 8012a04:	200016fc 	.word	0x200016fc

08012a08 <ulTaskNotifyTake>:
	{
 8012a08:	b570      	push	{r4, r5, r6, lr}
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8012a0a:	4c17      	ldr	r4, [pc, #92]	; (8012a68 <ulTaskNotifyTake+0x60>)
	{
 8012a0c:	4606      	mov	r6, r0
 8012a0e:	460d      	mov	r5, r1
		taskENTER_CRITICAL();
 8012a10:	f000 fba8 	bl	8013164 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8012a14:	6823      	ldr	r3, [r4, #0]
 8012a16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012a18:	b923      	cbnz	r3, 8012a24 <ulTaskNotifyTake+0x1c>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8012a1a:	6823      	ldr	r3, [r4, #0]
 8012a1c:	2101      	movs	r1, #1
 8012a1e:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
				if( xTicksToWait > ( TickType_t ) 0 )
 8012a22:	b9ad      	cbnz	r5, 8012a50 <ulTaskNotifyTake+0x48>
		taskEXIT_CRITICAL();
 8012a24:	f000 fbc4 	bl	80131b0 <vPortExitCritical>
		taskENTER_CRITICAL();
 8012a28:	f000 fb9c 	bl	8013164 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8012a2c:	6823      	ldr	r3, [r4, #0]
 8012a2e:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
			if( ulReturn != 0UL )
 8012a30:	b11d      	cbz	r5, 8012a3a <ulTaskNotifyTake+0x32>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8012a32:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 8012a34:	b94e      	cbnz	r6, 8012a4a <ulTaskNotifyTake+0x42>
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8012a36:	1e6a      	subs	r2, r5, #1
 8012a38:	64da      	str	r2, [r3, #76]	; 0x4c
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012a3a:	6823      	ldr	r3, [r4, #0]
 8012a3c:	2200      	movs	r2, #0
 8012a3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		taskEXIT_CRITICAL();
 8012a42:	f000 fbb5 	bl	80131b0 <vPortExitCritical>
	}
 8012a46:	4628      	mov	r0, r5
 8012a48:	bd70      	pop	{r4, r5, r6, pc}
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8012a4a:	2200      	movs	r2, #0
 8012a4c:	64da      	str	r2, [r3, #76]	; 0x4c
 8012a4e:	e7f4      	b.n	8012a3a <ulTaskNotifyTake+0x32>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012a50:	4628      	mov	r0, r5
 8012a52:	f7ff fa7b 	bl	8011f4c <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8012a56:	4b05      	ldr	r3, [pc, #20]	; (8012a6c <ulTaskNotifyTake+0x64>)
 8012a58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012a5c:	601a      	str	r2, [r3, #0]
 8012a5e:	f3bf 8f4f 	dsb	sy
 8012a62:	f3bf 8f6f 	isb	sy
 8012a66:	e7dd      	b.n	8012a24 <ulTaskNotifyTake+0x1c>
 8012a68:	200016fc 	.word	0x200016fc
 8012a6c:	e000ed04 	.word	0xe000ed04

08012a70 <vTaskNotifyGiveFromISR>:
		configASSERT( xTaskToNotify );
 8012a70:	b308      	cbz	r0, 8012ab6 <vTaskNotifyGiveFromISR+0x46>
	{
 8012a72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a76:	4604      	mov	r4, r0
 8012a78:	460e      	mov	r6, r1
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012a7a:	f000 fc81 	bl	8013380 <vPortValidateInterruptPriority>
	__asm volatile
 8012a7e:	f3ef 8711 	mrs	r7, BASEPRI
 8012a82:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012a86:	b672      	cpsid	i
 8012a88:	f383 8811 	msr	BASEPRI, r3
 8012a8c:	f3bf 8f6f 	isb	sy
 8012a90:	f3bf 8f4f 	dsb	sy
 8012a94:	b662      	cpsie	i
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8012a96:	2302      	movs	r3, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8012a98:	f894 5050 	ldrb.w	r5, [r4, #80]	; 0x50
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8012a9c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8012aa0:	b2ed      	uxtb	r5, r5
			( pxTCB->ulNotifiedValue )++;
 8012aa2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8012aa4:	2d01      	cmp	r5, #1
			( pxTCB->ulNotifiedValue )++;
 8012aa6:	f103 0301 	add.w	r3, r3, #1
 8012aaa:	64e3      	str	r3, [r4, #76]	; 0x4c
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8012aac:	d00e      	beq.n	8012acc <vTaskNotifyGiveFromISR+0x5c>
	__asm volatile
 8012aae:	f387 8811 	msr	BASEPRI, r7
	}
 8012ab2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
 8012ab6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012aba:	b672      	cpsid	i
 8012abc:	f383 8811 	msr	BASEPRI, r3
 8012ac0:	f3bf 8f6f 	isb	sy
 8012ac4:	f3bf 8f4f 	dsb	sy
 8012ac8:	b662      	cpsie	i
 8012aca:	e7fe      	b.n	8012aca <vTaskNotifyGiveFromISR+0x5a>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8012acc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8012ace:	b153      	cbz	r3, 8012ae6 <vTaskNotifyGiveFromISR+0x76>
 8012ad0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012ad4:	b672      	cpsid	i
 8012ad6:	f383 8811 	msr	BASEPRI, r3
 8012ada:	f3bf 8f6f 	isb	sy
 8012ade:	f3bf 8f4f 	dsb	sy
 8012ae2:	b662      	cpsie	i
 8012ae4:	e7fe      	b.n	8012ae4 <vTaskNotifyGiveFromISR+0x74>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012ae6:	4b16      	ldr	r3, [pc, #88]	; (8012b40 <vTaskNotifyGiveFromISR+0xd0>)
 8012ae8:	681b      	ldr	r3, [r3, #0]
 8012aea:	bb13      	cbnz	r3, 8012b32 <vTaskNotifyGiveFromISR+0xc2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012aec:	f104 0804 	add.w	r8, r4, #4
 8012af0:	4640      	mov	r0, r8
 8012af2:	f7fe fc19 	bl	8011328 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012af6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8012af8:	4a12      	ldr	r2, [pc, #72]	; (8012b44 <vTaskNotifyGiveFromISR+0xd4>)
 8012afa:	f04f 0c14 	mov.w	ip, #20
 8012afe:	fa05 f300 	lsl.w	r3, r5, r0
 8012b02:	4d11      	ldr	r5, [pc, #68]	; (8012b48 <vTaskNotifyGiveFromISR+0xd8>)
 8012b04:	f8d2 e000 	ldr.w	lr, [r2]
 8012b08:	4641      	mov	r1, r8
 8012b0a:	fb0c 5000 	mla	r0, ip, r0, r5
 8012b0e:	ea43 030e 	orr.w	r3, r3, lr
 8012b12:	6013      	str	r3, [r2, #0]
 8012b14:	f7fe fbde 	bl	80112d4 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012b18:	4b0c      	ldr	r3, [pc, #48]	; (8012b4c <vTaskNotifyGiveFromISR+0xdc>)
 8012b1a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8012b1c:	681b      	ldr	r3, [r3, #0]
 8012b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012b20:	429a      	cmp	r2, r3
 8012b22:	d9c4      	bls.n	8012aae <vTaskNotifyGiveFromISR+0x3e>
					if( pxHigherPriorityTaskWoken != NULL )
 8012b24:	b10e      	cbz	r6, 8012b2a <vTaskNotifyGiveFromISR+0xba>
						*pxHigherPriorityTaskWoken = pdTRUE;
 8012b26:	2301      	movs	r3, #1
 8012b28:	6033      	str	r3, [r6, #0]
					xYieldPending = pdTRUE;
 8012b2a:	4b09      	ldr	r3, [pc, #36]	; (8012b50 <vTaskNotifyGiveFromISR+0xe0>)
 8012b2c:	2201      	movs	r2, #1
 8012b2e:	601a      	str	r2, [r3, #0]
 8012b30:	e7bd      	b.n	8012aae <vTaskNotifyGiveFromISR+0x3e>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8012b32:	f104 0118 	add.w	r1, r4, #24
 8012b36:	4807      	ldr	r0, [pc, #28]	; (8012b54 <vTaskNotifyGiveFromISR+0xe4>)
 8012b38:	f7fe fbcc 	bl	80112d4 <vListInsertEnd>
 8012b3c:	e7ec      	b.n	8012b18 <vTaskNotifyGiveFromISR+0xa8>
 8012b3e:	bf00      	nop
 8012b40:	200017a0 	.word	0x200017a0
 8012b44:	200017a8 	.word	0x200017a8
 8012b48:	20001708 	.word	0x20001708
 8012b4c:	200016fc 	.word	0x200016fc
 8012b50:	20001820 	.word	0x20001820
 8012b54:	200017dc 	.word	0x200017dc

08012b58 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012b58:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8012b5a:	4c14      	ldr	r4, [pc, #80]	; (8012bac <prvCheckForValidListAndQueue+0x54>)
{
 8012b5c:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8012b5e:	f000 fb01 	bl	8013164 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8012b62:	6825      	ldr	r5, [r4, #0]
 8012b64:	b125      	cbz	r5, 8012b70 <prvCheckForValidListAndQueue+0x18>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8012b66:	b003      	add	sp, #12
 8012b68:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8012b6c:	f000 bb20 	b.w	80131b0 <vPortExitCritical>
			vListInitialise( &xActiveTimerList1 );
 8012b70:	4f0f      	ldr	r7, [pc, #60]	; (8012bb0 <prvCheckForValidListAndQueue+0x58>)
			vListInitialise( &xActiveTimerList2 );
 8012b72:	4e10      	ldr	r6, [pc, #64]	; (8012bb4 <prvCheckForValidListAndQueue+0x5c>)
			vListInitialise( &xActiveTimerList1 );
 8012b74:	4638      	mov	r0, r7
 8012b76:	f7fe fb9d 	bl	80112b4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012b7a:	4630      	mov	r0, r6
 8012b7c:	f7fe fb9a 	bl	80112b4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012b80:	4b0d      	ldr	r3, [pc, #52]	; (8012bb8 <prvCheckForValidListAndQueue+0x60>)
			pxOverflowTimerList = &xActiveTimerList2;
 8012b82:	4a0e      	ldr	r2, [pc, #56]	; (8012bbc <prvCheckForValidListAndQueue+0x64>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012b84:	2110      	movs	r1, #16
 8012b86:	9500      	str	r5, [sp, #0]
 8012b88:	200a      	movs	r0, #10
			pxCurrentTimerList = &xActiveTimerList1;
 8012b8a:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012b8c:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012b8e:	4b0c      	ldr	r3, [pc, #48]	; (8012bc0 <prvCheckForValidListAndQueue+0x68>)
 8012b90:	4a0c      	ldr	r2, [pc, #48]	; (8012bc4 <prvCheckForValidListAndQueue+0x6c>)
 8012b92:	f7fe fcb9 	bl	8011508 <xQueueGenericCreateStatic>
 8012b96:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 8012b98:	2800      	cmp	r0, #0
 8012b9a:	d0e4      	beq.n	8012b66 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012b9c:	490a      	ldr	r1, [pc, #40]	; (8012bc8 <prvCheckForValidListAndQueue+0x70>)
 8012b9e:	f7ff f8f1 	bl	8011d84 <vQueueAddToRegistry>
}
 8012ba2:	b003      	add	sp, #12
 8012ba4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8012ba8:	f000 bb02 	b.w	80131b0 <vPortExitCritical>
 8012bac:	20001940 	.word	0x20001940
 8012bb0:	200018cc 	.word	0x200018cc
 8012bb4:	200018e0 	.word	0x200018e0
 8012bb8:	20001824 	.word	0x20001824
 8012bbc:	20001828 	.word	0x20001828
 8012bc0:	200018f8 	.word	0x200018f8
 8012bc4:	2000182c 	.word	0x2000182c
 8012bc8:	08026abc 	.word	0x08026abc

08012bcc <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8012bcc:	4291      	cmp	r1, r2
{
 8012bce:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012bd0:	6100      	str	r0, [r0, #16]
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8012bd2:	6041      	str	r1, [r0, #4]
	if( xNextExpiryTime <= xTimeNow )
 8012bd4:	d805      	bhi.n	8012be2 <prvInsertTimerInActiveList+0x16>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012bd6:	1ad2      	subs	r2, r2, r3
 8012bd8:	6983      	ldr	r3, [r0, #24]
 8012bda:	429a      	cmp	r2, r3
 8012bdc:	d30c      	bcc.n	8012bf8 <prvInsertTimerInActiveList+0x2c>
			xProcessTimerNow = pdTRUE;
 8012bde:	2001      	movs	r0, #1
}
 8012be0:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012be2:	429a      	cmp	r2, r3
 8012be4:	d201      	bcs.n	8012bea <prvInsertTimerInActiveList+0x1e>
 8012be6:	4299      	cmp	r1, r3
 8012be8:	d2f9      	bcs.n	8012bde <prvInsertTimerInActiveList+0x12>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012bea:	4b07      	ldr	r3, [pc, #28]	; (8012c08 <prvInsertTimerInActiveList+0x3c>)
 8012bec:	1d01      	adds	r1, r0, #4
 8012bee:	6818      	ldr	r0, [r3, #0]
 8012bf0:	f7fe fb80 	bl	80112f4 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8012bf4:	2000      	movs	r0, #0
}
 8012bf6:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012bf8:	4b04      	ldr	r3, [pc, #16]	; (8012c0c <prvInsertTimerInActiveList+0x40>)
 8012bfa:	1d01      	adds	r1, r0, #4
 8012bfc:	6818      	ldr	r0, [r3, #0]
 8012bfe:	f7fe fb79 	bl	80112f4 <vListInsert>
 8012c02:	2000      	movs	r0, #0
}
 8012c04:	bd08      	pop	{r3, pc}
 8012c06:	bf00      	nop
 8012c08:	20001824 	.word	0x20001824
 8012c0c:	20001828 	.word	0x20001828

08012c10 <xTimerCreateTimerTask>:
{
 8012c10:	b530      	push	{r4, r5, lr}
 8012c12:	b089      	sub	sp, #36	; 0x24
	prvCheckForValidListAndQueue();
 8012c14:	f7ff ffa0 	bl	8012b58 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8012c18:	4b13      	ldr	r3, [pc, #76]	; (8012c68 <xTimerCreateTimerTask+0x58>)
 8012c1a:	681b      	ldr	r3, [r3, #0]
 8012c1c:	b1cb      	cbz	r3, 8012c52 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8012c1e:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012c20:	aa07      	add	r2, sp, #28
 8012c22:	a906      	add	r1, sp, #24
 8012c24:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8012c26:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012c2a:	f7ed ffd5 	bl	8000bd8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8012c2e:	9806      	ldr	r0, [sp, #24]
 8012c30:	2102      	movs	r1, #2
 8012c32:	9d05      	ldr	r5, [sp, #20]
 8012c34:	4623      	mov	r3, r4
 8012c36:	9a07      	ldr	r2, [sp, #28]
 8012c38:	9100      	str	r1, [sp, #0]
 8012c3a:	490c      	ldr	r1, [pc, #48]	; (8012c6c <xTimerCreateTimerTask+0x5c>)
 8012c3c:	e9cd 0501 	strd	r0, r5, [sp, #4]
 8012c40:	480b      	ldr	r0, [pc, #44]	; (8012c70 <xTimerCreateTimerTask+0x60>)
 8012c42:	f7ff fa57 	bl	80120f4 <xTaskCreateStatic>
 8012c46:	4b0b      	ldr	r3, [pc, #44]	; (8012c74 <xTimerCreateTimerTask+0x64>)
 8012c48:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8012c4a:	b110      	cbz	r0, 8012c52 <xTimerCreateTimerTask+0x42>
}
 8012c4c:	2001      	movs	r0, #1
 8012c4e:	b009      	add	sp, #36	; 0x24
 8012c50:	bd30      	pop	{r4, r5, pc}
 8012c52:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012c56:	b672      	cpsid	i
 8012c58:	f383 8811 	msr	BASEPRI, r3
 8012c5c:	f3bf 8f6f 	isb	sy
 8012c60:	f3bf 8f4f 	dsb	sy
 8012c64:	b662      	cpsie	i
 8012c66:	e7fe      	b.n	8012c66 <xTimerCreateTimerTask+0x56>
 8012c68:	20001940 	.word	0x20001940
 8012c6c:	08026ac4 	.word	0x08026ac4
 8012c70:	08012e5d 	.word	0x08012e5d
 8012c74:	20001944 	.word	0x20001944

08012c78 <xTimerCreate>:
	{
 8012c78:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 8012c7c:	4681      	mov	r9, r0
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8012c7e:	2028      	movs	r0, #40	; 0x28
	{
 8012c80:	460d      	mov	r5, r1
 8012c82:	4616      	mov	r6, r2
 8012c84:	461f      	mov	r7, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8012c86:	f000 fbd5 	bl	8013434 <pvPortMalloc>
		if( pxNewTimer != NULL )
 8012c8a:	4604      	mov	r4, r0
 8012c8c:	b300      	cbz	r0, 8012cd0 <xTimerCreate+0x58>
			pxNewTimer->ucStatus = 0x00;
 8012c8e:	2300      	movs	r3, #0
 8012c90:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8012c94:	b955      	cbnz	r5, 8012cac <xTimerCreate+0x34>
 8012c96:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012c9a:	b672      	cpsid	i
 8012c9c:	f383 8811 	msr	BASEPRI, r3
 8012ca0:	f3bf 8f6f 	isb	sy
 8012ca4:	f3bf 8f4f 	dsb	sy
 8012ca8:	b662      	cpsie	i
 8012caa:	e7fe      	b.n	8012caa <xTimerCreate+0x32>
		prvCheckForValidListAndQueue();
 8012cac:	f7ff ff54 	bl	8012b58 <prvCheckForValidListAndQueue>
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8012cb0:	9b06      	ldr	r3, [sp, #24]
		pxNewTimer->pcTimerName = pcTimerName;
 8012cb2:	f8c4 9000 	str.w	r9, [r4]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8012cb6:	1d20      	adds	r0, r4, #4
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8012cb8:	61a5      	str	r5, [r4, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8012cba:	61e7      	str	r7, [r4, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8012cbc:	6223      	str	r3, [r4, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8012cbe:	f7fe fb05 	bl	80112cc <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8012cc2:	b12e      	cbz	r6, 8012cd0 <xTimerCreate+0x58>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8012cc4:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8012cc8:	f043 0304 	orr.w	r3, r3, #4
 8012ccc:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	}
 8012cd0:	4620      	mov	r0, r4
 8012cd2:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
 8012cd6:	bf00      	nop

08012cd8 <xTimerCreateStatic>:
	{
 8012cd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
			volatile size_t xSize = sizeof( StaticTimer_t );
 8012cdc:	2428      	movs	r4, #40	; 0x28
	{
 8012cde:	b083      	sub	sp, #12
			volatile size_t xSize = sizeof( StaticTimer_t );
 8012ce0:	9401      	str	r4, [sp, #4]
			configASSERT( xSize == sizeof( Timer_t ) );
 8012ce2:	9d01      	ldr	r5, [sp, #4]
 8012ce4:	2d28      	cmp	r5, #40	; 0x28
	{
 8012ce6:	e9dd 640a 	ldrd	r6, r4, [sp, #40]	; 0x28
			configASSERT( xSize == sizeof( Timer_t ) );
 8012cea:	d00a      	beq.n	8012d02 <xTimerCreateStatic+0x2a>
 8012cec:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012cf0:	b672      	cpsid	i
 8012cf2:	f383 8811 	msr	BASEPRI, r3
 8012cf6:	f3bf 8f6f 	isb	sy
 8012cfa:	f3bf 8f4f 	dsb	sy
 8012cfe:	b662      	cpsie	i
 8012d00:	e7fe      	b.n	8012d00 <xTimerCreateStatic+0x28>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012d02:	9d01      	ldr	r5, [sp, #4]
		configASSERT( pxTimerBuffer );
 8012d04:	b954      	cbnz	r4, 8012d1c <xTimerCreateStatic+0x44>
 8012d06:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012d0a:	b672      	cpsid	i
 8012d0c:	f383 8811 	msr	BASEPRI, r3
 8012d10:	f3bf 8f6f 	isb	sy
 8012d14:	f3bf 8f4f 	dsb	sy
 8012d18:	b662      	cpsie	i
 8012d1a:	e7fe      	b.n	8012d1a <xTimerCreateStatic+0x42>
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8012d1c:	2502      	movs	r5, #2
 8012d1e:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8012d22:	b951      	cbnz	r1, 8012d3a <xTimerCreateStatic+0x62>
 8012d24:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012d28:	b672      	cpsid	i
 8012d2a:	f383 8811 	msr	BASEPRI, r3
 8012d2e:	f3bf 8f6f 	isb	sy
 8012d32:	f3bf 8f4f 	dsb	sy
 8012d36:	b662      	cpsie	i
 8012d38:	e7fe      	b.n	8012d38 <xTimerCreateStatic+0x60>
 8012d3a:	4681      	mov	r9, r0
 8012d3c:	4698      	mov	r8, r3
 8012d3e:	460d      	mov	r5, r1
 8012d40:	4617      	mov	r7, r2
		prvCheckForValidListAndQueue();
 8012d42:	f7ff ff09 	bl	8012b58 <prvCheckForValidListAndQueue>
		pxNewTimer->pcTimerName = pcTimerName;
 8012d46:	f8c4 9000 	str.w	r9, [r4]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8012d4a:	61a5      	str	r5, [r4, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8012d4c:	1d20      	adds	r0, r4, #4
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8012d4e:	e9c4 8607 	strd	r8, r6, [r4, #28]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8012d52:	f7fe fabb 	bl	80112cc <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8012d56:	b12f      	cbz	r7, 8012d64 <xTimerCreateStatic+0x8c>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8012d58:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8012d5c:	f043 0304 	orr.w	r3, r3, #4
 8012d60:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	}
 8012d64:	4620      	mov	r0, r4
 8012d66:	b003      	add	sp, #12
 8012d68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08012d6c <xTimerGenericCommand>:
	configASSERT( xTimer );
 8012d6c:	b1c0      	cbz	r0, 8012da0 <xTimerGenericCommand+0x34>
{
 8012d6e:	b570      	push	{r4, r5, r6, lr}
	if( xTimerQueue != NULL )
 8012d70:	4d17      	ldr	r5, [pc, #92]	; (8012dd0 <xTimerGenericCommand+0x64>)
 8012d72:	4604      	mov	r4, r0
{
 8012d74:	b084      	sub	sp, #16
	if( xTimerQueue != NULL )
 8012d76:	6828      	ldr	r0, [r5, #0]
 8012d78:	b180      	cbz	r0, 8012d9c <xTimerGenericCommand+0x30>
 8012d7a:	4616      	mov	r6, r2
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012d7c:	2905      	cmp	r1, #5
 8012d7e:	461a      	mov	r2, r3
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8012d80:	9402      	str	r4, [sp, #8]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012d82:	e9cd 1600 	strd	r1, r6, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012d86:	dc16      	bgt.n	8012db6 <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012d88:	f7ff fd0a 	bl	80127a0 <xTaskGetSchedulerState>
 8012d8c:	2802      	cmp	r0, #2
 8012d8e:	d018      	beq.n	8012dc2 <xTimerGenericCommand+0x56>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012d90:	2300      	movs	r3, #0
 8012d92:	6828      	ldr	r0, [r5, #0]
 8012d94:	4669      	mov	r1, sp
 8012d96:	461a      	mov	r2, r3
 8012d98:	f7fe fc40 	bl	801161c <xQueueGenericSend>
}
 8012d9c:	b004      	add	sp, #16
 8012d9e:	bd70      	pop	{r4, r5, r6, pc}
 8012da0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012da4:	b672      	cpsid	i
 8012da6:	f383 8811 	msr	BASEPRI, r3
 8012daa:	f3bf 8f6f 	isb	sy
 8012dae:	f3bf 8f4f 	dsb	sy
 8012db2:	b662      	cpsie	i
 8012db4:	e7fe      	b.n	8012db4 <xTimerGenericCommand+0x48>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012db6:	2300      	movs	r3, #0
 8012db8:	4669      	mov	r1, sp
 8012dba:	f7fe fd21 	bl	8011800 <xQueueGenericSendFromISR>
}
 8012dbe:	b004      	add	sp, #16
 8012dc0:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012dc2:	6828      	ldr	r0, [r5, #0]
 8012dc4:	2300      	movs	r3, #0
 8012dc6:	9a08      	ldr	r2, [sp, #32]
 8012dc8:	4669      	mov	r1, sp
 8012dca:	f7fe fc27 	bl	801161c <xQueueGenericSend>
 8012dce:	e7e5      	b.n	8012d9c <xTimerGenericCommand+0x30>
 8012dd0:	20001940 	.word	0x20001940

08012dd4 <prvSwitchTimerLists>:
{
 8012dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012dd8:	4e1e      	ldr	r6, [pc, #120]	; (8012e54 <prvSwitchTimerLists+0x80>)
 8012dda:	b082      	sub	sp, #8
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012ddc:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012de0:	e00d      	b.n	8012dfe <prvSwitchTimerLists+0x2a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012de2:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012de4:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012de6:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012de8:	1d25      	adds	r5, r4, #4
 8012dea:	4628      	mov	r0, r5
 8012dec:	f7fe fa9c 	bl	8011328 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012df0:	6a23      	ldr	r3, [r4, #32]
 8012df2:	4620      	mov	r0, r4
 8012df4:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012df6:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8012dfa:	075b      	lsls	r3, r3, #29
 8012dfc:	d40a      	bmi.n	8012e14 <prvSwitchTimerLists+0x40>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012dfe:	6833      	ldr	r3, [r6, #0]
 8012e00:	681a      	ldr	r2, [r3, #0]
 8012e02:	2a00      	cmp	r2, #0
 8012e04:	d1ed      	bne.n	8012de2 <prvSwitchTimerLists+0xe>
	pxCurrentTimerList = pxOverflowTimerList;
 8012e06:	4a14      	ldr	r2, [pc, #80]	; (8012e58 <prvSwitchTimerLists+0x84>)
 8012e08:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012e0a:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 8012e0c:	6031      	str	r1, [r6, #0]
}
 8012e0e:	b002      	add	sp, #8
 8012e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012e14:	69a0      	ldr	r0, [r4, #24]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012e16:	4629      	mov	r1, r5
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012e18:	2300      	movs	r3, #0
 8012e1a:	463a      	mov	r2, r7
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012e1c:	183d      	adds	r5, r7, r0
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012e1e:	4620      	mov	r0, r4
			if( xReloadTime > xNextExpireTime )
 8012e20:	42af      	cmp	r7, r5
 8012e22:	d205      	bcs.n	8012e30 <prvSwitchTimerLists+0x5c>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012e24:	6065      	str	r5, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012e26:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012e28:	6830      	ldr	r0, [r6, #0]
 8012e2a:	f7fe fa63 	bl	80112f4 <vListInsert>
 8012e2e:	e7e6      	b.n	8012dfe <prvSwitchTimerLists+0x2a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012e30:	f8cd 8000 	str.w	r8, [sp]
 8012e34:	4619      	mov	r1, r3
 8012e36:	f7ff ff99 	bl	8012d6c <xTimerGenericCommand>
				configASSERT( xResult );
 8012e3a:	2800      	cmp	r0, #0
 8012e3c:	d1df      	bne.n	8012dfe <prvSwitchTimerLists+0x2a>
 8012e3e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012e42:	b672      	cpsid	i
 8012e44:	f383 8811 	msr	BASEPRI, r3
 8012e48:	f3bf 8f6f 	isb	sy
 8012e4c:	f3bf 8f4f 	dsb	sy
 8012e50:	b662      	cpsie	i
 8012e52:	e7fe      	b.n	8012e52 <prvSwitchTimerLists+0x7e>
 8012e54:	20001824 	.word	0x20001824
 8012e58:	20001828 	.word	0x20001828

08012e5c <prvTimerTask>:
{
 8012e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e60:	4f82      	ldr	r7, [pc, #520]	; (801306c <prvTimerTask+0x210>)
 8012e62:	b087      	sub	sp, #28
 8012e64:	4e82      	ldr	r6, [pc, #520]	; (8013070 <prvTimerTask+0x214>)
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012e66:	f04f 0900 	mov.w	r9, #0
 8012e6a:	4c82      	ldr	r4, [pc, #520]	; (8013074 <prvTimerTask+0x218>)
 8012e6c:	f8df a20c 	ldr.w	sl, [pc, #524]	; 801307c <prvTimerTask+0x220>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012e70:	683b      	ldr	r3, [r7, #0]
 8012e72:	681d      	ldr	r5, [r3, #0]
 8012e74:	2d00      	cmp	r5, #0
 8012e76:	f000 8099 	beq.w	8012fac <prvTimerTask+0x150>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012e7a:	68db      	ldr	r3, [r3, #12]
 8012e7c:	681d      	ldr	r5, [r3, #0]
	vTaskSuspendAll();
 8012e7e:	f7ff f9f3 	bl	8012268 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8012e82:	f7ff f9f9 	bl	8012278 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8012e86:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8012e88:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8012e8a:	4298      	cmp	r0, r3
 8012e8c:	f0c0 8096 	bcc.w	8012fbc <prvTimerTask+0x160>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012e90:	4285      	cmp	r5, r0
	xLastTime = xTimeNow;
 8012e92:	6030      	str	r0, [r6, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012e94:	f240 80a5 	bls.w	8012fe2 <prvTimerTask+0x186>
 8012e98:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012e9a:	eba5 010b 	sub.w	r1, r5, fp
 8012e9e:	6820      	ldr	r0, [r4, #0]
 8012ea0:	f7fe ff84 	bl	8011dac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8012ea4:	f7ff faa0 	bl	80123e8 <xTaskResumeAll>
 8012ea8:	b938      	cbnz	r0, 8012eba <prvTimerTask+0x5e>
					portYIELD_WITHIN_API();
 8012eaa:	4b73      	ldr	r3, [pc, #460]	; (8013078 <prvTimerTask+0x21c>)
 8012eac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012eb0:	601a      	str	r2, [r3, #0]
 8012eb2:	f3bf 8f4f 	dsb	sy
 8012eb6:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012eba:	2200      	movs	r2, #0
 8012ebc:	a902      	add	r1, sp, #8
 8012ebe:	6820      	ldr	r0, [r4, #0]
 8012ec0:	f7fe fd70 	bl	80119a4 <xQueueReceive>
 8012ec4:	2800      	cmp	r0, #0
 8012ec6:	d0d3      	beq.n	8012e70 <prvTimerTask+0x14>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012ec8:	9b02      	ldr	r3, [sp, #8]
 8012eca:	9d04      	ldr	r5, [sp, #16]
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	da07      	bge.n	8012ee0 <prvTimerTask+0x84>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012ed0:	9b03      	ldr	r3, [sp, #12]
 8012ed2:	4628      	mov	r0, r5
 8012ed4:	9905      	ldr	r1, [sp, #20]
 8012ed6:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012ed8:	9b02      	ldr	r3, [sp, #8]
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	dbed      	blt.n	8012eba <prvTimerTask+0x5e>
 8012ede:	9d04      	ldr	r5, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012ee0:	696b      	ldr	r3, [r5, #20]
 8012ee2:	b113      	cbz	r3, 8012eea <prvTimerTask+0x8e>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012ee4:	1d28      	adds	r0, r5, #4
 8012ee6:	f7fe fa1f 	bl	8011328 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8012eea:	f7ff f9c5 	bl	8012278 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8012eee:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8012ef0:	4680      	mov	r8, r0
	if( xTimeNow < xLastTime )
 8012ef2:	4298      	cmp	r0, r3
 8012ef4:	d369      	bcc.n	8012fca <prvTimerTask+0x16e>
			switch( xMessage.xMessageID )
 8012ef6:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 8012ef8:	f8c6 8000 	str.w	r8, [r6]
			switch( xMessage.xMessageID )
 8012efc:	2b09      	cmp	r3, #9
 8012efe:	d8dc      	bhi.n	8012eba <prvTimerTask+0x5e>
 8012f00:	e8df f003 	tbb	[pc, r3]
 8012f04:	20272727 	.word	0x20272727
 8012f08:	2727050e 	.word	0x2727050e
 8012f0c:	0e20      	.short	0x0e20
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012f0e:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8012f12:	079a      	lsls	r2, r3, #30
 8012f14:	d57c      	bpl.n	8013010 <prvTimerTask+0x1b4>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012f16:	f023 0301 	bic.w	r3, r3, #1
 8012f1a:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8012f1e:	e7cc      	b.n	8012eba <prvTimerTask+0x5e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012f20:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012f24:	9903      	ldr	r1, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012f26:	f043 0301 	orr.w	r3, r3, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012f2a:	61a9      	str	r1, [r5, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012f2c:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012f30:	2900      	cmp	r1, #0
 8012f32:	f000 8090 	beq.w	8013056 <prvTimerTask+0x1fa>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012f36:	4441      	add	r1, r8
 8012f38:	4628      	mov	r0, r5
 8012f3a:	4643      	mov	r3, r8
 8012f3c:	4642      	mov	r2, r8
 8012f3e:	f7ff fe45 	bl	8012bcc <prvInsertTimerInActiveList>
 8012f42:	e7ba      	b.n	8012eba <prvTimerTask+0x5e>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012f44:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8012f48:	f023 0301 	bic.w	r3, r3, #1
 8012f4c:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8012f50:	e7b3      	b.n	8012eba <prvTimerTask+0x5e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012f52:	f895 c024 	ldrb.w	ip, [r5, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012f56:	4642      	mov	r2, r8
 8012f58:	9b03      	ldr	r3, [sp, #12]
 8012f5a:	4628      	mov	r0, r5
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012f5c:	f04c 0c01 	orr.w	ip, ip, #1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012f60:	69a9      	ldr	r1, [r5, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012f62:	f885 c024 	strb.w	ip, [r5, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012f66:	4419      	add	r1, r3
 8012f68:	f7ff fe30 	bl	8012bcc <prvInsertTimerInActiveList>
 8012f6c:	2800      	cmp	r0, #0
 8012f6e:	d0a4      	beq.n	8012eba <prvTimerTask+0x5e>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012f70:	6a2b      	ldr	r3, [r5, #32]
 8012f72:	4628      	mov	r0, r5
 8012f74:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012f76:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8012f7a:	0759      	lsls	r1, r3, #29
 8012f7c:	d59d      	bpl.n	8012eba <prvTimerTask+0x5e>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012f7e:	69aa      	ldr	r2, [r5, #24]
 8012f80:	2300      	movs	r3, #0
 8012f82:	4628      	mov	r0, r5
 8012f84:	9d03      	ldr	r5, [sp, #12]
 8012f86:	f8cd 9000 	str.w	r9, [sp]
 8012f8a:	4619      	mov	r1, r3
 8012f8c:	442a      	add	r2, r5
 8012f8e:	f7ff feed 	bl	8012d6c <xTimerGenericCommand>
							configASSERT( xResult );
 8012f92:	2800      	cmp	r0, #0
 8012f94:	d191      	bne.n	8012eba <prvTimerTask+0x5e>
 8012f96:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012f9a:	b672      	cpsid	i
 8012f9c:	f383 8811 	msr	BASEPRI, r3
 8012fa0:	f3bf 8f6f 	isb	sy
 8012fa4:	f3bf 8f4f 	dsb	sy
 8012fa8:	b662      	cpsie	i
 8012faa:	e7fe      	b.n	8012faa <prvTimerTask+0x14e>
	vTaskSuspendAll();
 8012fac:	f7ff f95c 	bl	8012268 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8012fb0:	f7ff f962 	bl	8012278 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8012fb4:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8012fb6:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8012fb8:	4298      	cmp	r0, r3
 8012fba:	d209      	bcs.n	8012fd0 <prvTimerTask+0x174>
		prvSwitchTimerLists();
 8012fbc:	f7ff ff0a 	bl	8012dd4 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8012fc0:	f8c6 b000 	str.w	fp, [r6]
			( void ) xTaskResumeAll();
 8012fc4:	f7ff fa10 	bl	80123e8 <xTaskResumeAll>
 8012fc8:	e777      	b.n	8012eba <prvTimerTask+0x5e>
		prvSwitchTimerLists();
 8012fca:	f7ff ff03 	bl	8012dd4 <prvSwitchTimerLists>
 8012fce:	e792      	b.n	8012ef6 <prvTimerTask+0x9a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012fd0:	f8da 3000 	ldr.w	r3, [sl]
	xLastTime = xTimeNow;
 8012fd4:	f8c6 b000 	str.w	fp, [r6]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012fd8:	681a      	ldr	r2, [r3, #0]
 8012fda:	fab2 f282 	clz	r2, r2
 8012fde:	0952      	lsrs	r2, r2, #5
 8012fe0:	e75b      	b.n	8012e9a <prvTimerTask+0x3e>
				( void ) xTaskResumeAll();
 8012fe2:	f7ff fa01 	bl	80123e8 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012fe6:	683b      	ldr	r3, [r7, #0]
 8012fe8:	68db      	ldr	r3, [r3, #12]
 8012fea:	f8d3 800c 	ldr.w	r8, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012fee:	f108 0004 	add.w	r0, r8, #4
 8012ff2:	f7fe f999 	bl	8011328 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012ff6:	f898 3024 	ldrb.w	r3, [r8, #36]	; 0x24
 8012ffa:	0758      	lsls	r0, r3, #29
 8012ffc:	d40c      	bmi.n	8013018 <prvTimerTask+0x1bc>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012ffe:	f023 0301 	bic.w	r3, r3, #1
 8013002:	f888 3024 	strb.w	r3, [r8, #36]	; 0x24
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013006:	f8d8 3020 	ldr.w	r3, [r8, #32]
 801300a:	4640      	mov	r0, r8
 801300c:	4798      	blx	r3
 801300e:	e754      	b.n	8012eba <prvTimerTask+0x5e>
							vPortFree( pxTimer );
 8013010:	4628      	mov	r0, r5
 8013012:	f000 faad 	bl	8013570 <vPortFree>
 8013016:	e750      	b.n	8012eba <prvTimerTask+0x5e>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013018:	f8d8 1018 	ldr.w	r1, [r8, #24]
 801301c:	465a      	mov	r2, fp
 801301e:	462b      	mov	r3, r5
 8013020:	4640      	mov	r0, r8
 8013022:	4429      	add	r1, r5
 8013024:	f7ff fdd2 	bl	8012bcc <prvInsertTimerInActiveList>
 8013028:	2800      	cmp	r0, #0
 801302a:	d0ec      	beq.n	8013006 <prvTimerTask+0x1aa>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801302c:	2300      	movs	r3, #0
 801302e:	f8cd 9000 	str.w	r9, [sp]
 8013032:	462a      	mov	r2, r5
 8013034:	4640      	mov	r0, r8
 8013036:	4619      	mov	r1, r3
 8013038:	f7ff fe98 	bl	8012d6c <xTimerGenericCommand>
			configASSERT( xResult );
 801303c:	2800      	cmp	r0, #0
 801303e:	d1e2      	bne.n	8013006 <prvTimerTask+0x1aa>
 8013040:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013044:	b672      	cpsid	i
 8013046:	f383 8811 	msr	BASEPRI, r3
 801304a:	f3bf 8f6f 	isb	sy
 801304e:	f3bf 8f4f 	dsb	sy
 8013052:	b662      	cpsie	i
 8013054:	e7fe      	b.n	8013054 <prvTimerTask+0x1f8>
 8013056:	f04f 0330 	mov.w	r3, #48	; 0x30
 801305a:	b672      	cpsid	i
 801305c:	f383 8811 	msr	BASEPRI, r3
 8013060:	f3bf 8f6f 	isb	sy
 8013064:	f3bf 8f4f 	dsb	sy
 8013068:	b662      	cpsie	i
 801306a:	e7fe      	b.n	801306a <prvTimerTask+0x20e>
 801306c:	20001824 	.word	0x20001824
 8013070:	200018f4 	.word	0x200018f4
 8013074:	20001940 	.word	0x20001940
 8013078:	e000ed04 	.word	0xe000ed04
 801307c:	20001828 	.word	0x20001828

08013080 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013080:	4b10      	ldr	r3, [pc, #64]	; (80130c4 <prvTaskExitError+0x44>)
{
 8013082:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8013084:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8013086:	681b      	ldr	r3, [r3, #0]
volatile uint32_t ulDummy = 0;
 8013088:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 801308a:	3301      	adds	r3, #1
 801308c:	d00a      	beq.n	80130a4 <prvTaskExitError+0x24>
 801308e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013092:	b672      	cpsid	i
 8013094:	f383 8811 	msr	BASEPRI, r3
 8013098:	f3bf 8f6f 	isb	sy
 801309c:	f3bf 8f4f 	dsb	sy
 80130a0:	b662      	cpsie	i
 80130a2:	e7fe      	b.n	80130a2 <prvTaskExitError+0x22>
 80130a4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80130a8:	b672      	cpsid	i
 80130aa:	f383 8811 	msr	BASEPRI, r3
 80130ae:	f3bf 8f6f 	isb	sy
 80130b2:	f3bf 8f4f 	dsb	sy
 80130b6:	b662      	cpsie	i
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80130b8:	9b01      	ldr	r3, [sp, #4]
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	d0fc      	beq.n	80130b8 <prvTaskExitError+0x38>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80130be:	b002      	add	sp, #8
 80130c0:	4770      	bx	lr
 80130c2:	bf00      	nop
 80130c4:	200003d0 	.word	0x200003d0

080130c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80130c8:	4808      	ldr	r0, [pc, #32]	; (80130ec <prvPortStartFirstTask+0x24>)
 80130ca:	6800      	ldr	r0, [r0, #0]
 80130cc:	6800      	ldr	r0, [r0, #0]
 80130ce:	f380 8808 	msr	MSP, r0
 80130d2:	f04f 0000 	mov.w	r0, #0
 80130d6:	f380 8814 	msr	CONTROL, r0
 80130da:	b662      	cpsie	i
 80130dc:	b661      	cpsie	f
 80130de:	f3bf 8f4f 	dsb	sy
 80130e2:	f3bf 8f6f 	isb	sy
 80130e6:	df00      	svc	0
 80130e8:	bf00      	nop
 80130ea:	0000      	.short	0x0000
 80130ec:	e000ed08 	.word	0xe000ed08

080130f0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80130f0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8013100 <vPortEnableVFP+0x10>
 80130f4:	6801      	ldr	r1, [r0, #0]
 80130f6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80130fa:	6001      	str	r1, [r0, #0]
 80130fc:	4770      	bx	lr
 80130fe:	0000      	.short	0x0000
 8013100:	e000ed88 	.word	0xe000ed88

08013104 <pxPortInitialiseStack>:
{
 8013104:	b470      	push	{r4, r5, r6}
 8013106:	4603      	mov	r3, r0
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013108:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801310c:	4d08      	ldr	r5, [pc, #32]	; (8013130 <pxPortInitialiseStack+0x2c>)
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801310e:	f06f 0402 	mvn.w	r4, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013112:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013116:	f840 2c20 	str.w	r2, [r0, #-32]
}
 801311a:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801311c:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801311e:	f843 6c04 	str.w	r6, [r3, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013122:	f843 5c0c 	str.w	r5, [r3, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013126:	f843 4c24 	str.w	r4, [r3, #-36]
}
 801312a:	bc70      	pop	{r4, r5, r6}
 801312c:	4770      	bx	lr
 801312e:	bf00      	nop
 8013130:	08013081 	.word	0x08013081
	...

08013140 <SVC_Handler>:
	__asm volatile (
 8013140:	4b07      	ldr	r3, [pc, #28]	; (8013160 <pxCurrentTCBConst2>)
 8013142:	6819      	ldr	r1, [r3, #0]
 8013144:	6808      	ldr	r0, [r1, #0]
 8013146:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801314a:	f380 8809 	msr	PSP, r0
 801314e:	f3bf 8f6f 	isb	sy
 8013152:	f04f 0000 	mov.w	r0, #0
 8013156:	f380 8811 	msr	BASEPRI, r0
 801315a:	4770      	bx	lr
 801315c:	f3af 8000 	nop.w

08013160 <pxCurrentTCBConst2>:
 8013160:	200016fc 	.word	0x200016fc

08013164 <vPortEnterCritical>:
 8013164:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013168:	b672      	cpsid	i
 801316a:	f383 8811 	msr	BASEPRI, r3
 801316e:	f3bf 8f6f 	isb	sy
 8013172:	f3bf 8f4f 	dsb	sy
 8013176:	b662      	cpsie	i
	uxCriticalNesting++;
 8013178:	4a0b      	ldr	r2, [pc, #44]	; (80131a8 <vPortEnterCritical+0x44>)
 801317a:	6813      	ldr	r3, [r2, #0]
 801317c:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 801317e:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8013180:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8013182:	d000      	beq.n	8013186 <vPortEnterCritical+0x22>
}
 8013184:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013186:	4b09      	ldr	r3, [pc, #36]	; (80131ac <vPortEnterCritical+0x48>)
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801318e:	d0f9      	beq.n	8013184 <vPortEnterCritical+0x20>
 8013190:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013194:	b672      	cpsid	i
 8013196:	f383 8811 	msr	BASEPRI, r3
 801319a:	f3bf 8f6f 	isb	sy
 801319e:	f3bf 8f4f 	dsb	sy
 80131a2:	b662      	cpsie	i
 80131a4:	e7fe      	b.n	80131a4 <vPortEnterCritical+0x40>
 80131a6:	bf00      	nop
 80131a8:	200003d0 	.word	0x200003d0
 80131ac:	e000ed04 	.word	0xe000ed04

080131b0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80131b0:	4a09      	ldr	r2, [pc, #36]	; (80131d8 <vPortExitCritical+0x28>)
 80131b2:	6813      	ldr	r3, [r2, #0]
 80131b4:	b953      	cbnz	r3, 80131cc <vPortExitCritical+0x1c>
 80131b6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80131ba:	b672      	cpsid	i
 80131bc:	f383 8811 	msr	BASEPRI, r3
 80131c0:	f3bf 8f6f 	isb	sy
 80131c4:	f3bf 8f4f 	dsb	sy
 80131c8:	b662      	cpsie	i
 80131ca:	e7fe      	b.n	80131ca <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 80131cc:	3b01      	subs	r3, #1
 80131ce:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80131d0:	b90b      	cbnz	r3, 80131d6 <vPortExitCritical+0x26>
	__asm volatile
 80131d2:	f383 8811 	msr	BASEPRI, r3
}
 80131d6:	4770      	bx	lr
 80131d8:	200003d0 	.word	0x200003d0
 80131dc:	00000000 	.word	0x00000000

080131e0 <PendSV_Handler>:
	__asm volatile
 80131e0:	f3ef 8009 	mrs	r0, PSP
 80131e4:	f3bf 8f6f 	isb	sy
 80131e8:	4b15      	ldr	r3, [pc, #84]	; (8013240 <pxCurrentTCBConst>)
 80131ea:	681a      	ldr	r2, [r3, #0]
 80131ec:	f01e 0f10 	tst.w	lr, #16
 80131f0:	bf08      	it	eq
 80131f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80131f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131fa:	6010      	str	r0, [r2, #0]
 80131fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013200:	f04f 0030 	mov.w	r0, #48	; 0x30
 8013204:	b672      	cpsid	i
 8013206:	f380 8811 	msr	BASEPRI, r0
 801320a:	f3bf 8f4f 	dsb	sy
 801320e:	f3bf 8f6f 	isb	sy
 8013212:	b662      	cpsie	i
 8013214:	f7ff f994 	bl	8012540 <vTaskSwitchContext>
 8013218:	f04f 0000 	mov.w	r0, #0
 801321c:	f380 8811 	msr	BASEPRI, r0
 8013220:	bc09      	pop	{r0, r3}
 8013222:	6819      	ldr	r1, [r3, #0]
 8013224:	6808      	ldr	r0, [r1, #0]
 8013226:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801322a:	f01e 0f10 	tst.w	lr, #16
 801322e:	bf08      	it	eq
 8013230:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013234:	f380 8809 	msr	PSP, r0
 8013238:	f3bf 8f6f 	isb	sy
 801323c:	4770      	bx	lr
 801323e:	bf00      	nop

08013240 <pxCurrentTCBConst>:
 8013240:	200016fc 	.word	0x200016fc

08013244 <SysTick_Handler>:
{
 8013244:	b508      	push	{r3, lr}
	__asm volatile
 8013246:	f04f 0330 	mov.w	r3, #48	; 0x30
 801324a:	b672      	cpsid	i
 801324c:	f383 8811 	msr	BASEPRI, r3
 8013250:	f3bf 8f6f 	isb	sy
 8013254:	f3bf 8f4f 	dsb	sy
 8013258:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 801325a:	f7ff f81b 	bl	8012294 <xTaskIncrementTick>
 801325e:	b118      	cbz	r0, 8013268 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013260:	4b03      	ldr	r3, [pc, #12]	; (8013270 <SysTick_Handler+0x2c>)
 8013262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013266:	601a      	str	r2, [r3, #0]
	__asm volatile
 8013268:	2300      	movs	r3, #0
 801326a:	f383 8811 	msr	BASEPRI, r3
}
 801326e:	bd08      	pop	{r3, pc}
 8013270:	e000ed04 	.word	0xe000ed04

08013274 <vPortSetupTimerInterrupt>:
{
 8013274:	b410      	push	{r4}
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013276:	2300      	movs	r3, #0
 8013278:	4a08      	ldr	r2, [pc, #32]	; (801329c <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801327a:	4c09      	ldr	r4, [pc, #36]	; (80132a0 <vPortSetupTimerInterrupt+0x2c>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801327c:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801327e:	4809      	ldr	r0, [pc, #36]	; (80132a4 <vPortSetupTimerInterrupt+0x30>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013280:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013282:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013284:	4c08      	ldr	r4, [pc, #32]	; (80132a8 <vPortSetupTimerInterrupt+0x34>)
 8013286:	6803      	ldr	r3, [r0, #0]
 8013288:	4808      	ldr	r0, [pc, #32]	; (80132ac <vPortSetupTimerInterrupt+0x38>)
 801328a:	fba4 4303 	umull	r4, r3, r4, r3
}
 801328e:	f85d 4b04 	ldr.w	r4, [sp], #4
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013292:	099b      	lsrs	r3, r3, #6
 8013294:	3b01      	subs	r3, #1
 8013296:	6003      	str	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013298:	6011      	str	r1, [r2, #0]
}
 801329a:	4770      	bx	lr
 801329c:	e000e010 	.word	0xe000e010
 80132a0:	e000e018 	.word	0xe000e018
 80132a4:	20000244 	.word	0x20000244
 80132a8:	10624dd3 	.word	0x10624dd3
 80132ac:	e000e014 	.word	0xe000e014

080132b0 <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80132b0:	4b2d      	ldr	r3, [pc, #180]	; (8013368 <xPortStartScheduler+0xb8>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80132b2:	492e      	ldr	r1, [pc, #184]	; (801336c <xPortStartScheduler+0xbc>)
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80132b4:	482e      	ldr	r0, [pc, #184]	; (8013370 <xPortStartScheduler+0xc0>)
{
 80132b6:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80132b8:	781a      	ldrb	r2, [r3, #0]
{
 80132ba:	b083      	sub	sp, #12
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80132bc:	25ff      	movs	r5, #255	; 0xff
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80132be:	2407      	movs	r4, #7
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80132c0:	b2d2      	uxtb	r2, r2
 80132c2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80132c4:	701d      	strb	r5, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80132c6:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80132c8:	6004      	str	r4, [r0, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80132ca:	b2db      	uxtb	r3, r3
 80132cc:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80132d0:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80132d4:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80132d8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80132dc:	700b      	strb	r3, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80132de:	0611      	lsls	r1, r2, #24
 80132e0:	d510      	bpl.n	8013304 <xPortStartScheduler+0x54>
 80132e2:	2306      	movs	r3, #6
 80132e4:	e000      	b.n	80132e8 <xPortStartScheduler+0x38>
 80132e6:	460b      	mov	r3, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80132e8:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80132ec:	1e59      	subs	r1, r3, #1
 80132ee:	0052      	lsls	r2, r2, #1
 80132f0:	b2d2      	uxtb	r2, r2
 80132f2:	f88d 2003 	strb.w	r2, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80132f6:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80132fa:	0612      	lsls	r2, r2, #24
 80132fc:	d4f3      	bmi.n	80132e6 <xPortStartScheduler+0x36>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80132fe:	2b03      	cmp	r3, #3
 8013300:	6003      	str	r3, [r0, #0]
 8013302:	d00a      	beq.n	801331a <xPortStartScheduler+0x6a>
	__asm volatile
 8013304:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013308:	b672      	cpsid	i
 801330a:	f383 8811 	msr	BASEPRI, r3
 801330e:	f3bf 8f6f 	isb	sy
 8013312:	f3bf 8f4f 	dsb	sy
 8013316:	b662      	cpsie	i
 8013318:	e7fe      	b.n	8013318 <xPortStartScheduler+0x68>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801331a:	9901      	ldr	r1, [sp, #4]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801331c:	021b      	lsls	r3, r3, #8
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801331e:	4a15      	ldr	r2, [pc, #84]	; (8013374 <xPortStartScheduler+0xc4>)
	uxCriticalNesting = 0;
 8013320:	2400      	movs	r4, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013322:	b2c9      	uxtb	r1, r1
 8013324:	4d10      	ldr	r5, [pc, #64]	; (8013368 <xPortStartScheduler+0xb8>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013326:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801332a:	6003      	str	r3, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801332c:	7029      	strb	r1, [r5, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801332e:	6813      	ldr	r3, [r2, #0]
 8013330:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8013334:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013336:	6813      	ldr	r3, [r2, #0]
 8013338:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801333c:	6013      	str	r3, [r2, #0]
	vPortSetupTimerInterrupt();
 801333e:	f7ff ff99 	bl	8013274 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8013342:	4b0d      	ldr	r3, [pc, #52]	; (8013378 <xPortStartScheduler+0xc8>)
 8013344:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8013346:	f7ff fed3 	bl	80130f0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801334a:	4a0c      	ldr	r2, [pc, #48]	; (801337c <xPortStartScheduler+0xcc>)
 801334c:	6813      	ldr	r3, [r2, #0]
 801334e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8013352:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8013354:	f7ff feb8 	bl	80130c8 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8013358:	f7ff f8f2 	bl	8012540 <vTaskSwitchContext>
	prvTaskExitError();
 801335c:	f7ff fe90 	bl	8013080 <prvTaskExitError>
}
 8013360:	4620      	mov	r0, r4
 8013362:	b003      	add	sp, #12
 8013364:	bd30      	pop	{r4, r5, pc}
 8013366:	bf00      	nop
 8013368:	e000e400 	.word	0xe000e400
 801336c:	20001948 	.word	0x20001948
 8013370:	2000194c 	.word	0x2000194c
 8013374:	e000ed20 	.word	0xe000ed20
 8013378:	200003d0 	.word	0x200003d0
 801337c:	e000ef34 	.word	0xe000ef34

08013380 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013380:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013384:	2b0f      	cmp	r3, #15
 8013386:	d910      	bls.n	80133aa <vPortValidateInterruptPriority+0x2a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013388:	4912      	ldr	r1, [pc, #72]	; (80133d4 <vPortValidateInterruptPriority+0x54>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 801338a:	4a13      	ldr	r2, [pc, #76]	; (80133d8 <vPortValidateInterruptPriority+0x58>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801338c:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 801338e:	7812      	ldrb	r2, [r2, #0]
 8013390:	429a      	cmp	r2, r3
 8013392:	d90a      	bls.n	80133aa <vPortValidateInterruptPriority+0x2a>
 8013394:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013398:	b672      	cpsid	i
 801339a:	f383 8811 	msr	BASEPRI, r3
 801339e:	f3bf 8f6f 	isb	sy
 80133a2:	f3bf 8f4f 	dsb	sy
 80133a6:	b662      	cpsie	i
 80133a8:	e7fe      	b.n	80133a8 <vPortValidateInterruptPriority+0x28>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80133aa:	4b0c      	ldr	r3, [pc, #48]	; (80133dc <vPortValidateInterruptPriority+0x5c>)
 80133ac:	4a0c      	ldr	r2, [pc, #48]	; (80133e0 <vPortValidateInterruptPriority+0x60>)
 80133ae:	681b      	ldr	r3, [r3, #0]
 80133b0:	6812      	ldr	r2, [r2, #0]
 80133b2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80133b6:	4293      	cmp	r3, r2
 80133b8:	d90a      	bls.n	80133d0 <vPortValidateInterruptPriority+0x50>
 80133ba:	f04f 0330 	mov.w	r3, #48	; 0x30
 80133be:	b672      	cpsid	i
 80133c0:	f383 8811 	msr	BASEPRI, r3
 80133c4:	f3bf 8f6f 	isb	sy
 80133c8:	f3bf 8f4f 	dsb	sy
 80133cc:	b662      	cpsie	i
 80133ce:	e7fe      	b.n	80133ce <vPortValidateInterruptPriority+0x4e>
	}
 80133d0:	4770      	bx	lr
 80133d2:	bf00      	nop
 80133d4:	e000e3f0 	.word	0xe000e3f0
 80133d8:	20001948 	.word	0x20001948
 80133dc:	e000ed0c 	.word	0xe000ed0c
 80133e0:	2000194c 	.word	0x2000194c

080133e4 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80133e4:	4b11      	ldr	r3, [pc, #68]	; (801342c <prvInsertBlockIntoFreeList+0x48>)
{
 80133e6:	b430      	push	{r4, r5}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80133e8:	681a      	ldr	r2, [r3, #0]
 80133ea:	4282      	cmp	r2, r0
 80133ec:	d201      	bcs.n	80133f2 <prvInsertBlockIntoFreeList+0xe>
 80133ee:	4613      	mov	r3, r2
 80133f0:	e7fa      	b.n	80133e8 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80133f2:	685c      	ldr	r4, [r3, #4]
 80133f4:	1919      	adds	r1, r3, r4
 80133f6:	4288      	cmp	r0, r1
 80133f8:	d103      	bne.n	8013402 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80133fa:	6841      	ldr	r1, [r0, #4]
 80133fc:	4618      	mov	r0, r3
 80133fe:	4421      	add	r1, r4
 8013400:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013402:	6844      	ldr	r4, [r0, #4]
 8013404:	1901      	adds	r1, r0, r4
 8013406:	428a      	cmp	r2, r1
 8013408:	d109      	bne.n	801341e <prvInsertBlockIntoFreeList+0x3a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801340a:	4909      	ldr	r1, [pc, #36]	; (8013430 <prvInsertBlockIntoFreeList+0x4c>)
 801340c:	6809      	ldr	r1, [r1, #0]
 801340e:	428a      	cmp	r2, r1
 8013410:	d005      	beq.n	801341e <prvInsertBlockIntoFreeList+0x3a>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013412:	e9d2 5100 	ldrd	r5, r1, [r2]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013416:	4421      	add	r1, r4
 8013418:	e9c0 5100 	strd	r5, r1, [r0]
 801341c:	e000      	b.n	8013420 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801341e:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013420:	4298      	cmp	r0, r3
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013422:	bc30      	pop	{r4, r5}
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013424:	bf18      	it	ne
 8013426:	6018      	strne	r0, [r3, #0]
}
 8013428:	4770      	bx	lr
 801342a:	bf00      	nop
 801342c:	20029960 	.word	0x20029960
 8013430:	20001950 	.word	0x20001950

08013434 <pvPortMalloc>:
{
 8013434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013438:	4604      	mov	r4, r0
	vTaskSuspendAll();
 801343a:	f7fe ff15 	bl	8012268 <vTaskSuspendAll>
		if( pxEnd == NULL )
 801343e:	4845      	ldr	r0, [pc, #276]	; (8013554 <pvPortMalloc+0x120>)
 8013440:	6803      	ldr	r3, [r0, #0]
 8013442:	2b00      	cmp	r3, #0
 8013444:	d037      	beq.n	80134b6 <pvPortMalloc+0x82>
 8013446:	4b44      	ldr	r3, [pc, #272]	; (8013558 <pvPortMalloc+0x124>)
 8013448:	681f      	ldr	r7, [r3, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 801344a:	423c      	tst	r4, r7
 801344c:	d156      	bne.n	80134fc <pvPortMalloc+0xc8>
			if( xWantedSize > 0 )
 801344e:	2c00      	cmp	r4, #0
 8013450:	d054      	beq.n	80134fc <pvPortMalloc+0xc8>
				xWantedSize += xHeapStructSize;
 8013452:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013456:	0759      	lsls	r1, r3, #29
 8013458:	d002      	beq.n	8013460 <pvPortMalloc+0x2c>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801345a:	f023 0307 	bic.w	r3, r3, #7
 801345e:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013460:	2b00      	cmp	r3, #0
 8013462:	d04b      	beq.n	80134fc <pvPortMalloc+0xc8>
 8013464:	f8df 8104 	ldr.w	r8, [pc, #260]	; 801356c <pvPortMalloc+0x138>
 8013468:	f8d8 6000 	ldr.w	r6, [r8]
 801346c:	429e      	cmp	r6, r3
 801346e:	d345      	bcc.n	80134fc <pvPortMalloc+0xc8>
				pxBlock = xStart.pxNextFreeBlock;
 8013470:	493a      	ldr	r1, [pc, #232]	; (801355c <pvPortMalloc+0x128>)
 8013472:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013474:	e003      	b.n	801347e <pvPortMalloc+0x4a>
 8013476:	6825      	ldr	r5, [r4, #0]
 8013478:	b125      	cbz	r5, 8013484 <pvPortMalloc+0x50>
 801347a:	4621      	mov	r1, r4
 801347c:	462c      	mov	r4, r5
 801347e:	6862      	ldr	r2, [r4, #4]
 8013480:	429a      	cmp	r2, r3
 8013482:	d3f8      	bcc.n	8013476 <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
 8013484:	6800      	ldr	r0, [r0, #0]
 8013486:	42a0      	cmp	r0, r4
 8013488:	d038      	beq.n	80134fc <pvPortMalloc+0xc8>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801348a:	eba2 0c03 	sub.w	ip, r2, r3
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 801348e:	6820      	ldr	r0, [r4, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013490:	680d      	ldr	r5, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013492:	f1bc 0f10 	cmp.w	ip, #16
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013496:	6008      	str	r0, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013498:	d93e      	bls.n	8013518 <pvPortMalloc+0xe4>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801349a:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 801349c:	0742      	lsls	r2, r0, #29
 801349e:	d035      	beq.n	801350c <pvPortMalloc+0xd8>
 80134a0:	f04f 0330 	mov.w	r3, #48	; 0x30
 80134a4:	b672      	cpsid	i
 80134a6:	f383 8811 	msr	BASEPRI, r3
 80134aa:	f3bf 8f6f 	isb	sy
 80134ae:	f3bf 8f4f 	dsb	sy
 80134b2:	b662      	cpsie	i
 80134b4:	e7fe      	b.n	80134b4 <pvPortMalloc+0x80>
	uxAddress = ( size_t ) ucHeap;
 80134b6:	4b2a      	ldr	r3, [pc, #168]	; (8013560 <pvPortMalloc+0x12c>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80134b8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
	uxAddress -= xHeapStructSize;
 80134bc:	4a29      	ldr	r2, [pc, #164]	; (8013564 <pvPortMalloc+0x130>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80134be:	075d      	lsls	r5, r3, #29
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80134c0:	4f29      	ldr	r7, [pc, #164]	; (8013568 <pvPortMalloc+0x134>)
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80134c2:	f022 0207 	bic.w	r2, r2, #7
	xStart.xBlockSize = ( size_t ) 0;
 80134c6:	f04f 0500 	mov.w	r5, #0
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80134ca:	bf18      	it	ne
 80134cc:	3307      	addne	r3, #7
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80134ce:	f8df c09c 	ldr.w	ip, [pc, #156]	; 801356c <pvPortMalloc+0x138>
	pxEnd = ( void * ) uxAddress;
 80134d2:	6002      	str	r2, [r0, #0]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80134d4:	bf18      	it	ne
 80134d6:	f023 0307 	bicne.w	r3, r3, #7
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80134da:	4619      	mov	r1, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80134dc:	1ad3      	subs	r3, r2, r3
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80134de:	603b      	str	r3, [r7, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80134e0:	4637      	mov	r7, r6
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80134e2:	f8cc 3000 	str.w	r3, [ip]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80134e6:	423c      	tst	r4, r7
	pxEnd->pxNextFreeBlock = NULL;
 80134e8:	e9c2 5500 	strd	r5, r5, [r2]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80134ec:	e9c1 2300 	strd	r2, r3, [r1]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80134f0:	4b1a      	ldr	r3, [pc, #104]	; (801355c <pvPortMalloc+0x128>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80134f2:	4a19      	ldr	r2, [pc, #100]	; (8013558 <pvPortMalloc+0x124>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80134f4:	e9c3 1500 	strd	r1, r5, [r3]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80134f8:	6016      	str	r6, [r2, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80134fa:	d0a8      	beq.n	801344e <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
 80134fc:	f7fe ff74 	bl	80123e8 <xTaskResumeAll>
			vApplicationMallocFailedHook();
 8013500:	2500      	movs	r5, #0
 8013502:	f7ed fb59 	bl	8000bb8 <vApplicationMallocFailedHook>
}
 8013506:	4628      	mov	r0, r5
 8013508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801350c:	f8c0 c004 	str.w	ip, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013510:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013512:	f7ff ff67 	bl	80133e4 <prvInsertBlockIntoFreeList>
 8013516:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013518:	4913      	ldr	r1, [pc, #76]	; (8013568 <pvPortMalloc+0x134>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801351a:	1ab6      	subs	r6, r6, r2
					pxBlock->pxNextFreeBlock = NULL;
 801351c:	2300      	movs	r3, #0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801351e:	433a      	orrs	r2, r7
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013520:	6808      	ldr	r0, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013522:	3508      	adds	r5, #8
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013524:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013528:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 801352a:	e9c4 3200 	strd	r3, r2, [r4]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801352e:	bf38      	it	cc
 8013530:	600e      	strcc	r6, [r1, #0]
	( void ) xTaskResumeAll();
 8013532:	f7fe ff59 	bl	80123e8 <xTaskResumeAll>
		if( pvReturn == NULL )
 8013536:	2d00      	cmp	r5, #0
 8013538:	d0e2      	beq.n	8013500 <pvPortMalloc+0xcc>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801353a:	076b      	lsls	r3, r5, #29
 801353c:	d0e3      	beq.n	8013506 <pvPortMalloc+0xd2>
 801353e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013542:	b672      	cpsid	i
 8013544:	f383 8811 	msr	BASEPRI, r3
 8013548:	f3bf 8f6f 	isb	sy
 801354c:	f3bf 8f4f 	dsb	sy
 8013550:	b662      	cpsie	i
 8013552:	e7fe      	b.n	8013552 <pvPortMalloc+0x11e>
 8013554:	20001950 	.word	0x20001950
 8013558:	20029954 	.word	0x20029954
 801355c:	20029960 	.word	0x20029960
 8013560:	20001954 	.word	0x20001954
 8013564:	2002994c 	.word	0x2002994c
 8013568:	2002995c 	.word	0x2002995c
 801356c:	20029958 	.word	0x20029958

08013570 <vPortFree>:
	if( pv != NULL )
 8013570:	b1f0      	cbz	r0, 80135b0 <vPortFree+0x40>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013572:	4a1b      	ldr	r2, [pc, #108]	; (80135e0 <vPortFree+0x70>)
 8013574:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8013578:	6812      	ldr	r2, [r2, #0]
 801357a:	4213      	tst	r3, r2
 801357c:	d10a      	bne.n	8013594 <vPortFree+0x24>
 801357e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013582:	b672      	cpsid	i
 8013584:	f383 8811 	msr	BASEPRI, r3
 8013588:	f3bf 8f6f 	isb	sy
 801358c:	f3bf 8f4f 	dsb	sy
 8013590:	b662      	cpsie	i
 8013592:	e7fe      	b.n	8013592 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013594:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8013598:	b159      	cbz	r1, 80135b2 <vPortFree+0x42>
 801359a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801359e:	b672      	cpsid	i
 80135a0:	f383 8811 	msr	BASEPRI, r3
 80135a4:	f3bf 8f6f 	isb	sy
 80135a8:	f3bf 8f4f 	dsb	sy
 80135ac:	b662      	cpsie	i
 80135ae:	e7fe      	b.n	80135ae <vPortFree+0x3e>
 80135b0:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80135b2:	ea23 0302 	bic.w	r3, r3, r2
{
 80135b6:	b510      	push	{r4, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80135b8:	f840 3c04 	str.w	r3, [r0, #-4]
 80135bc:	4604      	mov	r4, r0
				vTaskSuspendAll();
 80135be:	f7fe fe53 	bl	8012268 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80135c2:	4a08      	ldr	r2, [pc, #32]	; (80135e4 <vPortFree+0x74>)
 80135c4:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80135c8:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80135cc:	6811      	ldr	r1, [r2, #0]
 80135ce:	440b      	add	r3, r1
 80135d0:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80135d2:	f7ff ff07 	bl	80133e4 <prvInsertBlockIntoFreeList>
}
 80135d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 80135da:	f7fe bf05 	b.w	80123e8 <xTaskResumeAll>
 80135de:	bf00      	nop
 80135e0:	20029954 	.word	0x20029954
 80135e4:	20029958 	.word	0x20029958

080135e8 <pbuf_free_int>:
 */
static void
pbuf_free_int(void *p)
{
  struct pbuf *q = (struct pbuf *)p;
  pbuf_free(q);
 80135e8:	f003 b91e 	b.w	8016828 <pbuf_free>

080135ec <tcpip_thread>:
{
 80135ec:	b580      	push	{r7, lr}
  LOCK_TCPIP_CORE();
 80135ee:	483a      	ldr	r0, [pc, #232]	; (80136d8 <tcpip_thread+0xec>)
{
 80135f0:	b082      	sub	sp, #8
  LOCK_TCPIP_CORE();
 80135f2:	f00b febd 	bl	801f370 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80135f6:	4b39      	ldr	r3, [pc, #228]	; (80136dc <tcpip_thread+0xf0>)
 80135f8:	681b      	ldr	r3, [r3, #0]
 80135fa:	b113      	cbz	r3, 8013602 <tcpip_thread+0x16>
    tcpip_init_done(tcpip_init_done_arg);
 80135fc:	4a38      	ldr	r2, [pc, #224]	; (80136e0 <tcpip_thread+0xf4>)
 80135fe:	6810      	ldr	r0, [r2, #0]
 8013600:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8013602:	4d35      	ldr	r5, [pc, #212]	; (80136d8 <tcpip_thread+0xec>)
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8013604:	4e37      	ldr	r6, [pc, #220]	; (80136e4 <tcpip_thread+0xf8>)
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8013606:	4f38      	ldr	r7, [pc, #224]	; (80136e8 <tcpip_thread+0xfc>)
 8013608:	e010      	b.n	801362c <tcpip_thread+0x40>
  } else if (sleeptime == 0) {
 801360a:	b168      	cbz	r0, 8013628 <tcpip_thread+0x3c>
  UNLOCK_TCPIP_CORE();
 801360c:	4628      	mov	r0, r5
 801360e:	f00b feb5 	bl	801f37c <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8013612:	4622      	mov	r2, r4
 8013614:	a901      	add	r1, sp, #4
 8013616:	4630      	mov	r0, r6
 8013618:	f00b fe50 	bl	801f2bc <sys_arch_mbox_fetch>
 801361c:	4604      	mov	r4, r0
  LOCK_TCPIP_CORE();
 801361e:	4628      	mov	r0, r5
 8013620:	f00b fea6 	bl	801f370 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8013624:	3401      	adds	r4, #1
 8013626:	d111      	bne.n	801364c <tcpip_thread+0x60>
    sys_check_timeouts();
 8013628:	f008 f87e 	bl	801b728 <sys_check_timeouts>
  sleeptime = sys_timeouts_sleeptime();
 801362c:	f008 f8a0 	bl	801b770 <sys_timeouts_sleeptime>
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8013630:	1c43      	adds	r3, r0, #1
  sleeptime = sys_timeouts_sleeptime();
 8013632:	4604      	mov	r4, r0
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8013634:	d1e9      	bne.n	801360a <tcpip_thread+0x1e>
    UNLOCK_TCPIP_CORE();
 8013636:	4628      	mov	r0, r5
 8013638:	f00b fea0 	bl	801f37c <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 801363c:	2200      	movs	r2, #0
 801363e:	a901      	add	r1, sp, #4
 8013640:	4630      	mov	r0, r6
 8013642:	f00b fe3b 	bl	801f2bc <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8013646:	4628      	mov	r0, r5
 8013648:	f00b fe92 	bl	801f370 <sys_mutex_lock>
    if (msg == NULL) {
 801364c:	9c01      	ldr	r4, [sp, #4]
 801364e:	2c00      	cmp	r4, #0
 8013650:	d033      	beq.n	80136ba <tcpip_thread+0xce>
  switch (msg->type) {
 8013652:	7823      	ldrb	r3, [r4, #0]
 8013654:	2b04      	cmp	r3, #4
 8013656:	d837      	bhi.n	80136c8 <tcpip_thread+0xdc>
 8013658:	e8df f003 	tbb	[pc, r3]
 801365c:	070f1822 	.word	0x070f1822
 8013660:	03          	.byte	0x03
 8013661:	00          	.byte	0x00
      msg->msg.cb.function(msg->msg.cb.ctx);
 8013662:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8013666:	4798      	blx	r3
 8013668:	e7e0      	b.n	801362c <tcpip_thread+0x40>
      msg->msg.cb.function(msg->msg.cb.ctx);
 801366a:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 801366e:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8013670:	4621      	mov	r1, r4
 8013672:	2009      	movs	r0, #9
 8013674:	f002 fdfe 	bl	8016274 <memp_free>
 8013678:	e7d8      	b.n	801362c <tcpip_thread+0x40>
      sys_untimeout(msg->msg.tmo.h, msg->msg.tmo.arg);
 801367a:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 801367e:	f008 f835 	bl	801b6ec <sys_untimeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8013682:	4621      	mov	r1, r4
 8013684:	2009      	movs	r0, #9
 8013686:	f002 fdf5 	bl	8016274 <memp_free>
 801368a:	e7cf      	b.n	801362c <tcpip_thread+0x40>
      sys_timeout(msg->msg.tmo.msecs, msg->msg.tmo.h, msg->msg.tmo.arg);
 801368c:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8013690:	6860      	ldr	r0, [r4, #4]
 8013692:	f007 fff3 	bl	801b67c <sys_timeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8013696:	4621      	mov	r1, r4
 8013698:	2009      	movs	r0, #9
 801369a:	f002 fdeb 	bl	8016274 <memp_free>
 801369e:	e7c5      	b.n	801362c <tcpip_thread+0x40>
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 80136a0:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 80136a4:	6860      	ldr	r0, [r4, #4]
 80136a6:	4798      	blx	r3
 80136a8:	b110      	cbz	r0, 80136b0 <tcpip_thread+0xc4>
        pbuf_free(msg->msg.inp.p);
 80136aa:	6860      	ldr	r0, [r4, #4]
 80136ac:	f003 f8bc 	bl	8016828 <pbuf_free>
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80136b0:	4621      	mov	r1, r4
 80136b2:	200a      	movs	r0, #10
 80136b4:	f002 fdde 	bl	8016274 <memp_free>
 80136b8:	e7b8      	b.n	801362c <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80136ba:	463b      	mov	r3, r7
 80136bc:	2291      	movs	r2, #145	; 0x91
 80136be:	490b      	ldr	r1, [pc, #44]	; (80136ec <tcpip_thread+0x100>)
 80136c0:	480b      	ldr	r0, [pc, #44]	; (80136f0 <tcpip_thread+0x104>)
 80136c2:	f00d fa09 	bl	8020ad8 <iprintf>
      continue;
 80136c6:	e7b1      	b.n	801362c <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80136c8:	463b      	mov	r3, r7
 80136ca:	22cf      	movs	r2, #207	; 0xcf
 80136cc:	4907      	ldr	r1, [pc, #28]	; (80136ec <tcpip_thread+0x100>)
 80136ce:	4808      	ldr	r0, [pc, #32]	; (80136f0 <tcpip_thread+0x104>)
 80136d0:	f00d fa02 	bl	8020ad8 <iprintf>
 80136d4:	e7aa      	b.n	801362c <tcpip_thread+0x40>
 80136d6:	bf00      	nop
 80136d8:	2002ea70 	.word	0x2002ea70
 80136dc:	20029968 	.word	0x20029968
 80136e0:	2002996c 	.word	0x2002996c
 80136e4:	20029970 	.word	0x20029970
 80136e8:	08026b34 	.word	0x08026b34
 80136ec:	08026b64 	.word	0x08026b64
 80136f0:	08026a84 	.word	0x08026a84

080136f4 <tcpip_inpkt>:
{
 80136f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136f6:	4607      	mov	r7, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80136f8:	4814      	ldr	r0, [pc, #80]	; (801374c <tcpip_inpkt+0x58>)
{
 80136fa:	460e      	mov	r6, r1
 80136fc:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80136fe:	f00b fdff 	bl	801f300 <sys_mbox_valid>
 8013702:	b188      	cbz	r0, 8013728 <tcpip_inpkt+0x34>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8013704:	22fe      	movs	r2, #254	; 0xfe
 8013706:	4912      	ldr	r1, [pc, #72]	; (8013750 <tcpip_inpkt+0x5c>)
 8013708:	200a      	movs	r0, #10
 801370a:	f002 fd8f 	bl	801622c <memp_malloc_fn>
  if (msg == NULL) {
 801370e:	4604      	mov	r4, r0
 8013710:	b1c0      	cbz	r0, 8013744 <tcpip_inpkt+0x50>
  msg->type = TCPIP_MSG_INPKT;
 8013712:	2300      	movs	r3, #0
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8013714:	4601      	mov	r1, r0
  msg->msg.inp.input_fn = input_fn;
 8013716:	60c5      	str	r5, [r0, #12]
  msg->type = TCPIP_MSG_INPKT;
 8013718:	7003      	strb	r3, [r0, #0]
  msg->msg.inp.netif = inp;
 801371a:	e9c0 7601 	strd	r7, r6, [r0, #4]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801371e:	480b      	ldr	r0, [pc, #44]	; (801374c <tcpip_inpkt+0x58>)
 8013720:	f00b fdba 	bl	801f298 <sys_mbox_trypost>
 8013724:	b938      	cbnz	r0, 8013736 <tcpip_inpkt+0x42>
}
 8013726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8013728:	4b09      	ldr	r3, [pc, #36]	; (8013750 <tcpip_inpkt+0x5c>)
 801372a:	22fc      	movs	r2, #252	; 0xfc
 801372c:	4909      	ldr	r1, [pc, #36]	; (8013754 <tcpip_inpkt+0x60>)
 801372e:	480a      	ldr	r0, [pc, #40]	; (8013758 <tcpip_inpkt+0x64>)
 8013730:	f00d f9d2 	bl	8020ad8 <iprintf>
 8013734:	e7e6      	b.n	8013704 <tcpip_inpkt+0x10>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8013736:	4621      	mov	r1, r4
 8013738:	200a      	movs	r0, #10
 801373a:	f002 fd9b 	bl	8016274 <memp_free>
    return ERR_MEM;
 801373e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8013742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_MEM;
 8013744:	f04f 30ff 	mov.w	r0, #4294967295
}
 8013748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801374a:	bf00      	nop
 801374c:	20029970 	.word	0x20029970
 8013750:	08026b34 	.word	0x08026b34
 8013754:	08026b24 	.word	0x08026b24
 8013758:	08026a84 	.word	0x08026a84

0801375c <tcpip_input>:
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801375c:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 8013760:	f013 0f18 	tst.w	r3, #24
 8013764:	d102      	bne.n	801376c <tcpip_input+0x10>
    return tcpip_inpkt(p, inp, ip_input);
 8013766:	4a03      	ldr	r2, [pc, #12]	; (8013774 <tcpip_input+0x18>)
 8013768:	f7ff bfc4 	b.w	80136f4 <tcpip_inpkt>
    return tcpip_inpkt(p, inp, ethernet_input);
 801376c:	4a02      	ldr	r2, [pc, #8]	; (8013778 <tcpip_input+0x1c>)
 801376e:	f7ff bfc1 	b.w	80136f4 <tcpip_inpkt>
 8013772:	bf00      	nop
 8013774:	0801e23d 	.word	0x0801e23d
 8013778:	0801f111 	.word	0x0801f111

0801377c <tcpip_try_callback>:
{
 801377c:	b570      	push	{r4, r5, r6, lr}
 801377e:	4606      	mov	r6, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8013780:	4814      	ldr	r0, [pc, #80]	; (80137d4 <tcpip_try_callback+0x58>)
{
 8013782:	460d      	mov	r5, r1
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8013784:	f00b fdbc 	bl	801f300 <sys_mbox_valid>
 8013788:	b188      	cbz	r0, 80137ae <tcpip_try_callback+0x32>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 801378a:	f240 125f 	movw	r2, #351	; 0x15f
 801378e:	4912      	ldr	r1, [pc, #72]	; (80137d8 <tcpip_try_callback+0x5c>)
 8013790:	2009      	movs	r0, #9
 8013792:	f002 fd4b 	bl	801622c <memp_malloc_fn>
  if (msg == NULL) {
 8013796:	4604      	mov	r4, r0
 8013798:	b1c0      	cbz	r0, 80137cc <tcpip_try_callback+0x50>
  msg->type = TCPIP_MSG_CALLBACK;
 801379a:	2303      	movs	r3, #3
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801379c:	4601      	mov	r1, r0
  msg->msg.cb.ctx = ctx;
 801379e:	e9c0 6501 	strd	r6, r5, [r0, #4]
  msg->type = TCPIP_MSG_CALLBACK;
 80137a2:	7003      	strb	r3, [r0, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80137a4:	480b      	ldr	r0, [pc, #44]	; (80137d4 <tcpip_try_callback+0x58>)
 80137a6:	f00b fd77 	bl	801f298 <sys_mbox_trypost>
 80137aa:	b940      	cbnz	r0, 80137be <tcpip_try_callback+0x42>
}
 80137ac:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80137ae:	4b0a      	ldr	r3, [pc, #40]	; (80137d8 <tcpip_try_callback+0x5c>)
 80137b0:	f240 125d 	movw	r2, #349	; 0x15d
 80137b4:	4909      	ldr	r1, [pc, #36]	; (80137dc <tcpip_try_callback+0x60>)
 80137b6:	480a      	ldr	r0, [pc, #40]	; (80137e0 <tcpip_try_callback+0x64>)
 80137b8:	f00d f98e 	bl	8020ad8 <iprintf>
 80137bc:	e7e5      	b.n	801378a <tcpip_try_callback+0xe>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 80137be:	4621      	mov	r1, r4
 80137c0:	2009      	movs	r0, #9
 80137c2:	f002 fd57 	bl	8016274 <memp_free>
    return ERR_MEM;
 80137c6:	f04f 30ff 	mov.w	r0, #4294967295
}
 80137ca:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 80137cc:	f04f 30ff 	mov.w	r0, #4294967295
}
 80137d0:	bd70      	pop	{r4, r5, r6, pc}
 80137d2:	bf00      	nop
 80137d4:	20029970 	.word	0x20029970
 80137d8:	08026b34 	.word	0x08026b34
 80137dc:	08026b24 	.word	0x08026b24
 80137e0:	08026a84 	.word	0x08026a84

080137e4 <tcpip_init>:
{
 80137e4:	b530      	push	{r4, r5, lr}
 80137e6:	b083      	sub	sp, #12
 80137e8:	4605      	mov	r5, r0
 80137ea:	460c      	mov	r4, r1
  lwip_init();
 80137ec:	f001 ff9c 	bl	8015728 <lwip_init>
  tcpip_init_done = initfunc;
 80137f0:	4a12      	ldr	r2, [pc, #72]	; (801383c <tcpip_init+0x58>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80137f2:	2106      	movs	r1, #6
  tcpip_init_done_arg = arg;
 80137f4:	4b12      	ldr	r3, [pc, #72]	; (8013840 <tcpip_init+0x5c>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80137f6:	4813      	ldr	r0, [pc, #76]	; (8013844 <tcpip_init+0x60>)
  tcpip_init_done = initfunc;
 80137f8:	6015      	str	r5, [r2, #0]
  tcpip_init_done_arg = arg;
 80137fa:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80137fc:	f00b fd28 	bl	801f250 <sys_mbox_new>
 8013800:	b9a0      	cbnz	r0, 801382c <tcpip_init+0x48>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8013802:	4811      	ldr	r0, [pc, #68]	; (8013848 <tcpip_init+0x64>)
 8013804:	f00b fd8e 	bl	801f324 <sys_mutex_new>
 8013808:	b130      	cbz	r0, 8013818 <tcpip_init+0x34>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801380a:	4b10      	ldr	r3, [pc, #64]	; (801384c <tcpip_init+0x68>)
 801380c:	f240 2265 	movw	r2, #613	; 0x265
 8013810:	490f      	ldr	r1, [pc, #60]	; (8013850 <tcpip_init+0x6c>)
 8013812:	4810      	ldr	r0, [pc, #64]	; (8013854 <tcpip_init+0x70>)
 8013814:	f00d f960 	bl	8020ad8 <iprintf>
  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8013818:	2200      	movs	r2, #0
 801381a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801381e:	490e      	ldr	r1, [pc, #56]	; (8013858 <tcpip_init+0x74>)
 8013820:	9200      	str	r2, [sp, #0]
 8013822:	480e      	ldr	r0, [pc, #56]	; (801385c <tcpip_init+0x78>)
 8013824:	f00b fdae 	bl	801f384 <sys_thread_new>
}
 8013828:	b003      	add	sp, #12
 801382a:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801382c:	4b07      	ldr	r3, [pc, #28]	; (801384c <tcpip_init+0x68>)
 801382e:	f240 2261 	movw	r2, #609	; 0x261
 8013832:	490b      	ldr	r1, [pc, #44]	; (8013860 <tcpip_init+0x7c>)
 8013834:	4807      	ldr	r0, [pc, #28]	; (8013854 <tcpip_init+0x70>)
 8013836:	f00d f94f 	bl	8020ad8 <iprintf>
 801383a:	e7e2      	b.n	8013802 <tcpip_init+0x1e>
 801383c:	20029968 	.word	0x20029968
 8013840:	2002996c 	.word	0x2002996c
 8013844:	20029970 	.word	0x20029970
 8013848:	2002ea70 	.word	0x2002ea70
 801384c:	08026b34 	.word	0x08026b34
 8013850:	08026af0 	.word	0x08026af0
 8013854:	08026a84 	.word	0x08026a84
 8013858:	080135ed 	.word	0x080135ed
 801385c:	08026b14 	.word	0x08026b14
 8013860:	08026acc 	.word	0x08026acc

08013864 <pbuf_free_callback>:
 * @return ERR_OK if callback could be enqueued, an err_t if not
 */
err_t
pbuf_free_callback(struct pbuf *p)
{
  return tcpip_try_callback(pbuf_free_int, p);
 8013864:	4601      	mov	r1, r0
 8013866:	4801      	ldr	r0, [pc, #4]	; (801386c <pbuf_free_callback+0x8>)
 8013868:	f7ff bf88 	b.w	801377c <tcpip_try_callback>
 801386c:	080135e9 	.word	0x080135e9

08013870 <fs_open>:
err_t
fs_open(struct fs_file *file, const char *name)
{
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 8013870:	b1e8      	cbz	r0, 80138ae <fs_open+0x3e>
 8013872:	b1e1      	cbz	r1, 80138ae <fs_open+0x3e>
{
 8013874:	b570      	push	{r4, r5, r6, lr}
 8013876:	460d      	mov	r5, r1
 8013878:	4606      	mov	r6, r0
 801387a:	490f      	ldr	r1, [pc, #60]	; (80138b8 <fs_open+0x48>)
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 801387c:	4c0f      	ldr	r4, [pc, #60]	; (80138bc <fs_open+0x4c>)
 801387e:	e000      	b.n	8013882 <fs_open+0x12>
 8013880:	6861      	ldr	r1, [r4, #4]
    if (!strcmp(name, (const char *)f->name)) {
 8013882:	4628      	mov	r0, r5
 8013884:	f7ec fcdc 	bl	8000240 <strcmp>
 8013888:	b130      	cbz	r0, 8013898 <fs_open+0x28>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 801388a:	6824      	ldr	r4, [r4, #0]
 801388c:	2c00      	cmp	r4, #0
 801388e:	d1f7      	bne.n	8013880 <fs_open+0x10>
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
    }
  }
  /* file not found */
  return ERR_VAL;
 8013890:	f06f 0305 	mvn.w	r3, #5
}
 8013894:	4618      	mov	r0, r3
 8013896:	bd70      	pop	{r4, r5, r6, pc}
      file->len = f->len;
 8013898:	68e2      	ldr	r2, [r4, #12]
      return ERR_OK;
 801389a:	4603      	mov	r3, r0
      file->data = (const char *)f->data;
 801389c:	68a1      	ldr	r1, [r4, #8]
      file->pextension = NULL;
 801389e:	e9c6 2002 	strd	r2, r0, [r6, #8]
      file->len = f->len;
 80138a2:	e9c6 1200 	strd	r1, r2, [r6]
      file->flags = f->flags;
 80138a6:	7c22      	ldrb	r2, [r4, #16]
}
 80138a8:	4618      	mov	r0, r3
      file->flags = f->flags;
 80138aa:	7432      	strb	r2, [r6, #16]
}
 80138ac:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_ARG;
 80138ae:	f06f 030f 	mvn.w	r3, #15
}
 80138b2:	4618      	mov	r0, r3
 80138b4:	4770      	bx	lr
 80138b6:	bf00      	nop
 80138b8:	08031a08 	.word	0x08031a08
 80138bc:	0803cb74 	.word	0x0803cb74

080138c0 <fs_close>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 80138c0:	4770      	bx	lr
 80138c2:	bf00      	nop

080138c4 <fs_bytes_left>:
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
  return file->len - file->index;
 80138c4:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
}
 80138c8:	1a10      	subs	r0, r2, r0
 80138ca:	4770      	bx	lr

080138cc <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 80138cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
  len = *length;
 80138d0:	8814      	ldrh	r4, [r2, #0]
  if (len == 0) {
 80138d2:	b374      	cbz	r4, 8013932 <http_write+0x66>
 80138d4:	461f      	mov	r7, r3
  if (max_len < len) {
    len = max_len;
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 80138d6:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 80138d8:	4605      	mov	r5, r0
 80138da:	4690      	mov	r8, r2
 80138dc:	005b      	lsls	r3, r3, #1
 80138de:	f8b0 2064 	ldrh.w	r2, [r0, #100]	; 0x64
 80138e2:	460e      	mov	r6, r1
 80138e4:	b298      	uxth	r0, r3
 80138e6:	4290      	cmp	r0, r2
 80138e8:	bf28      	it	cs
 80138ea:	4610      	movcs	r0, r2
 80138ec:	4284      	cmp	r4, r0
 80138ee:	bf28      	it	cs
 80138f0:	4604      	movcs	r4, r0
    len = max_len;
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 80138f2:	463b      	mov	r3, r7
 80138f4:	4622      	mov	r2, r4
 80138f6:	4631      	mov	r1, r6
 80138f8:	4628      	mov	r0, r5
 80138fa:	f006 fd41 	bl	801a380 <tcp_write>
    if (err == ERR_MEM) {
 80138fe:	1c43      	adds	r3, r0, #1
 8013900:	d003      	beq.n	801390a <http_write+0x3e>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));

  if (err == ERR_OK) {
 8013902:	b950      	cbnz	r0, 801391a <http_write+0x4e>
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Sent %d bytes\n", len));
    *length = len;
 8013904:	f8a8 4000 	strh.w	r4, [r8]
 8013908:	e00a      	b.n	8013920 <http_write+0x54>
      if ((altcp_sndbuf(pcb) == 0) ||
 801390a:	f8b5 3064 	ldrh.w	r3, [r5, #100]	; 0x64
 801390e:	b123      	cbz	r3, 801391a <http_write+0x4e>
 8013910:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
        len /= 2;
 8013914:	0864      	lsrs	r4, r4, #1
      if ((altcp_sndbuf(pcb) == 0) ||
 8013916:	2b08      	cmp	r3, #8
 8013918:	d908      	bls.n	801392c <http_write+0x60>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Send failed with err %d (\"%s\")\n", err, lwip_strerr(err)));
    *length = 0;
 801391a:	2300      	movs	r3, #0
 801391c:	f8a8 3000 	strh.w	r3, [r8]

#if LWIP_HTTPD_SUPPORT_11_KEEPALIVE
  /* ensure nagle is normally enabled (only disabled for persistent connections
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
 8013920:	8b6b      	ldrh	r3, [r5, #26]
 8013922:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013926:	836b      	strh	r3, [r5, #26]
#endif

  return err;
}
 8013928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  } while ((err == ERR_MEM) && (len > 1));
 801392c:	2c01      	cmp	r4, #1
 801392e:	d8e0      	bhi.n	80138f2 <http_write+0x26>
 8013930:	e7f3      	b.n	801391a <http_write+0x4e>
    return ERR_OK;
 8013932:	4620      	mov	r0, r4
}
 8013934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013938 <http_state_eof>:
{
 8013938:	b510      	push	{r4, lr}
 801393a:	4604      	mov	r4, r0
  if (hs->handle) {
 801393c:	6940      	ldr	r0, [r0, #20]
 801393e:	b118      	cbz	r0, 8013948 <http_state_eof+0x10>
    fs_close(hs->handle);
 8013940:	f7ff ffbe 	bl	80138c0 <fs_close>
    hs->handle = NULL;
 8013944:	2300      	movs	r3, #0
 8013946:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 8013948:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801394a:	b118      	cbz	r0, 8013954 <http_state_eof+0x1c>
    HTTP_FREE_SSI_STATE(ssi);
 801394c:	f002 f8ac 	bl	8015aa8 <mem_free>
    hs->ssi = NULL;
 8013950:	2300      	movs	r3, #0
 8013952:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 8013954:	6a20      	ldr	r0, [r4, #32]
 8013956:	b118      	cbz	r0, 8013960 <http_state_eof+0x28>
    pbuf_free(hs->req);
 8013958:	f002 ff66 	bl	8016828 <pbuf_free>
    hs->req = NULL;
 801395c:	2300      	movs	r3, #0
 801395e:	6223      	str	r3, [r4, #32]
}
 8013960:	bd10      	pop	{r4, pc}
 8013962:	bf00      	nop

08013964 <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 8013964:	b538      	push	{r3, r4, r5, lr}
 8013966:	460d      	mov	r5, r1
  err_t err;

  *uri = "/404.html";
 8013968:	490c      	ldr	r1, [pc, #48]	; (801399c <http_get_404_file+0x38>)
  err = fs_open(&hs->file_handle, *uri);
 801396a:	4604      	mov	r4, r0
  *uri = "/404.html";
 801396c:	6029      	str	r1, [r5, #0]
  err = fs_open(&hs->file_handle, *uri);
 801396e:	f7ff ff7f 	bl	8013870 <fs_open>
  if (err != ERR_OK) {
 8013972:	b908      	cbnz	r0, 8013978 <http_get_404_file+0x14>
      }
    }
  }

  return &hs->file_handle;
}
 8013974:	4620      	mov	r0, r4
 8013976:	bd38      	pop	{r3, r4, r5, pc}
    *uri = "/404.htm";
 8013978:	4909      	ldr	r1, [pc, #36]	; (80139a0 <http_get_404_file+0x3c>)
    err = fs_open(&hs->file_handle, *uri);
 801397a:	4620      	mov	r0, r4
    *uri = "/404.htm";
 801397c:	6029      	str	r1, [r5, #0]
    err = fs_open(&hs->file_handle, *uri);
 801397e:	f7ff ff77 	bl	8013870 <fs_open>
    if (err != ERR_OK) {
 8013982:	2800      	cmp	r0, #0
 8013984:	d0f6      	beq.n	8013974 <http_get_404_file+0x10>
      *uri = "/404.shtml";
 8013986:	4907      	ldr	r1, [pc, #28]	; (80139a4 <http_get_404_file+0x40>)
      err = fs_open(&hs->file_handle, *uri);
 8013988:	4620      	mov	r0, r4
      *uri = "/404.shtml";
 801398a:	6029      	str	r1, [r5, #0]
      err = fs_open(&hs->file_handle, *uri);
 801398c:	f7ff ff70 	bl	8013870 <fs_open>
      if (err != ERR_OK) {
 8013990:	2800      	cmp	r0, #0
 8013992:	d0ef      	beq.n	8013974 <http_get_404_file+0x10>
        *uri = NULL;
 8013994:	2300      	movs	r3, #0
        return NULL;
 8013996:	461c      	mov	r4, r3
        *uri = NULL;
 8013998:	602b      	str	r3, [r5, #0]
        return NULL;
 801399a:	e7eb      	b.n	8013974 <http_get_404_file+0x10>
 801399c:	0803cbe4 	.word	0x0803cbe4
 80139a0:	0803cbf0 	.word	0x0803cbf0
 80139a4:	0803cbfc 	.word	0x0803cbfc

080139a8 <http_accept>:
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 80139a8:	bb82      	cbnz	r2, 8013a0c <http_accept+0x64>
{
 80139aa:	b570      	push	{r4, r5, r6, lr}
  if ((err != ERR_OK) || (pcb == NULL)) {
 80139ac:	fab1 f581 	clz	r5, r1
 80139b0:	096d      	lsrs	r5, r5, #5
 80139b2:	bb45      	cbnz	r5, 8013a06 <http_accept+0x5e>
 80139b4:	460c      	mov	r4, r1
    return ERR_VAL;
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 80139b6:	2101      	movs	r1, #1
 80139b8:	4620      	mov	r0, r4
 80139ba:	f003 fd81 	bl	80174c0 <tcp_setprio>
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 80139be:	2034      	movs	r0, #52	; 0x34
 80139c0:	f002 fa42 	bl	8015e48 <mem_malloc>
  if (ret != NULL) {
 80139c4:	4606      	mov	r6, r0
 80139c6:	b1d8      	cbz	r0, 8013a00 <http_accept+0x58>
  memset(hs, 0, sizeof(struct http_state));
 80139c8:	2234      	movs	r2, #52	; 0x34
 80139ca:	4629      	mov	r1, r5
 80139cc:	f00c f903 	bl	801fbd6 <memset>
  }
  hs->pcb = pcb;

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 80139d0:	4631      	mov	r1, r6
 80139d2:	4620      	mov	r0, r4
  hs->pcb = pcb;
 80139d4:	61f4      	str	r4, [r6, #28]
  altcp_arg(pcb, hs);
 80139d6:	f003 fda9 	bl	801752c <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 80139da:	4620      	mov	r0, r4
 80139dc:	490d      	ldr	r1, [pc, #52]	; (8013a14 <http_accept+0x6c>)
 80139de:	f003 fda9 	bl	8017534 <tcp_recv>
  altcp_err(pcb, http_err);
 80139e2:	4620      	mov	r0, r4
 80139e4:	490c      	ldr	r1, [pc, #48]	; (8013a18 <http_accept+0x70>)
 80139e6:	f003 fddd 	bl	80175a4 <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 80139ea:	2204      	movs	r2, #4
 80139ec:	4620      	mov	r0, r4
 80139ee:	490b      	ldr	r1, [pc, #44]	; (8013a1c <http_accept+0x74>)
 80139f0:	f003 fdfa 	bl	80175e8 <tcp_poll>
  altcp_sent(pcb, http_sent);
 80139f4:	4620      	mov	r0, r4
 80139f6:	490a      	ldr	r1, [pc, #40]	; (8013a20 <http_accept+0x78>)
 80139f8:	f003 fdb8 	bl	801756c <tcp_sent>

  return ERR_OK;
 80139fc:	4628      	mov	r0, r5
}
 80139fe:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 8013a00:	f04f 30ff 	mov.w	r0, #4294967295
}
 8013a04:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 8013a06:	f06f 0005 	mvn.w	r0, #5
}
 8013a0a:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 8013a0c:	f06f 0005 	mvn.w	r0, #5
}
 8013a10:	4770      	bx	lr
 8013a12:	bf00      	nop
 8013a14:	080145e1 	.word	0x080145e1
 8013a18:	08014a35 	.word	0x08014a35
 8013a1c:	08014589 	.word	0x08014589
 8013a20:	0801456d 	.word	0x0801456d

08013a24 <http_init_file>:
{
 8013a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a28:	b087      	sub	sp, #28
 8013a2a:	4604      	mov	r4, r0
  if (file != NULL) {
 8013a2c:	460d      	mov	r5, r1
{
 8013a2e:	f89d 7040 	ldrb.w	r7, [sp, #64]	; 0x40
 8013a32:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8013a34:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (file != NULL) {
 8013a38:	2900      	cmp	r1, #0
 8013a3a:	f000 80ad 	beq.w	8013b98 <http_init_file+0x174>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 8013a3e:	680b      	ldr	r3, [r1, #0]
 8013a40:	2b00      	cmp	r3, #0
 8013a42:	f000 80af 	beq.w	8013ba4 <http_init_file+0x180>
    if (tag_check) {
 8013a46:	2f00      	cmp	r7, #0
 8013a48:	d16e      	bne.n	8013b28 <http_init_file+0x104>
    hs->handle = file;
 8013a4a:	6165      	str	r5, [r4, #20]
    if (params != NULL) {
 8013a4c:	2e00      	cmp	r6, #0
 8013a4e:	d04e      	beq.n	8013aee <http_init_file+0xca>
 8013a50:	4b64      	ldr	r3, [pc, #400]	; (8013be4 <http_init_file+0x1c0>)
  if (!params || (params[0] == '\0')) {
 8013a52:	7837      	ldrb	r7, [r6, #0]
 8013a54:	9305      	str	r3, [sp, #20]
 8013a56:	2f00      	cmp	r7, #0
 8013a58:	d041      	beq.n	8013ade <http_init_file+0xba>
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8013a5a:	2700      	movs	r7, #0
 8013a5c:	f8df a188 	ldr.w	sl, [pc, #392]	; 8013be8 <http_init_file+0x1c4>
 8013a60:	4699      	mov	r9, r3
 8013a62:	46b3      	mov	fp, r6
 8013a64:	e016      	b.n	8013a94 <http_init_file+0x70>
      *pair = '\0';
 8013a66:	f04f 0300 	mov.w	r3, #0
 8013a6a:	f808 3b01 	strb.w	r3, [r8], #1
 8013a6e:	f1b8 0f00 	cmp.w	r8, #0
 8013a72:	bf08      	it	eq
 8013a74:	2600      	moveq	r6, #0
    equals = strchr(equals, '=');
 8013a76:	4658      	mov	r0, fp
 8013a78:	213d      	movs	r1, #61	; 0x3d
 8013a7a:	f00d fa1d 	bl	8020eb8 <strchr>
    if (equals) {
 8013a7e:	b338      	cbz	r0, 8013ad0 <http_init_file+0xac>
      *equals = '\0';
 8013a80:	f04f 0300 	mov.w	r3, #0
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8013a84:	46c3      	mov	fp, r8
 8013a86:	f109 0904 	add.w	r9, r9, #4
      *equals = '\0';
 8013a8a:	f800 3b01 	strb.w	r3, [r0], #1
      http_cgi_param_vals[loop] = equals + 1;
 8013a8e:	f849 0c04 	str.w	r0, [r9, #-4]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8013a92:	b326      	cbz	r6, 8013ade <http_init_file+0xba>
 8013a94:	3701      	adds	r7, #1
    pair = strchr(pair, '&');
 8013a96:	2126      	movs	r1, #38	; 0x26
 8013a98:	4658      	mov	r0, fp
    http_cgi_params[loop] = pair;
 8013a9a:	f84a bb04 	str.w	fp, [sl], #4
    pair = strchr(pair, '&');
 8013a9e:	f00d fa0b 	bl	8020eb8 <strchr>
 8013aa2:	2f0f      	cmp	r7, #15
    if (pair) {
 8013aa4:	4680      	mov	r8, r0
 8013aa6:	bfcc      	ite	gt
 8013aa8:	2600      	movgt	r6, #0
 8013aaa:	2601      	movle	r6, #1
 8013aac:	2800      	cmp	r0, #0
 8013aae:	d1da      	bne.n	8013a66 <http_init_file+0x42>
      pair = strchr(equals, ' ');
 8013ab0:	2120      	movs	r1, #32
 8013ab2:	4658      	mov	r0, fp
 8013ab4:	f00d fa00 	bl	8020eb8 <strchr>
      if (pair) {
 8013ab8:	2800      	cmp	r0, #0
 8013aba:	f000 8090 	beq.w	8013bde <http_init_file+0x1ba>
        *pair = '\0';
 8013abe:	f880 8000 	strb.w	r8, [r0]
    equals = strchr(equals, '=');
 8013ac2:	213d      	movs	r1, #61	; 0x3d
 8013ac4:	4658      	mov	r0, fp
        *pair = '\0';
 8013ac6:	4646      	mov	r6, r8
    equals = strchr(equals, '=');
 8013ac8:	f00d f9f6 	bl	8020eb8 <strchr>
    if (equals) {
 8013acc:	2800      	cmp	r0, #0
 8013ace:	d1d7      	bne.n	8013a80 <http_init_file+0x5c>
      http_cgi_param_vals[loop] = NULL;
 8013ad0:	f8c9 0000 	str.w	r0, [r9]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8013ad4:	46c3      	mov	fp, r8
 8013ad6:	f109 0904 	add.w	r9, r9, #4
 8013ada:	2e00      	cmp	r6, #0
 8013adc:	d1da      	bne.n	8013a94 <http_init_file+0x70>
      httpd_cgi_handler(file, uri, count, http_cgi_params, http_cgi_param_vals
 8013ade:	9b05      	ldr	r3, [sp, #20]
 8013ae0:	463a      	mov	r2, r7
 8013ae2:	9904      	ldr	r1, [sp, #16]
 8013ae4:	4628      	mov	r0, r5
 8013ae6:	9300      	str	r3, [sp, #0]
 8013ae8:	4b3f      	ldr	r3, [pc, #252]	; (8013be8 <http_init_file+0x1c4>)
 8013aea:	f7f1 fb75 	bl	80051d8 <httpd_cgi_handler>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8013aee:	e9d5 3200 	ldrd	r3, r2, [r5]
 8013af2:	2a00      	cmp	r2, #0
    hs->file = file->data;
 8013af4:	61a3      	str	r3, [r4, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8013af6:	db69      	blt.n	8013bcc <http_init_file+0x1a8>
    hs->retries = 0;
 8013af8:	2100      	movs	r1, #0
    LWIP_ASSERT("HTTP headers not included in file system",
 8013afa:	6963      	ldr	r3, [r4, #20]
      hs->left = (u32_t)file->len;
 8013afc:	6262      	str	r2, [r4, #36]	; 0x24
    hs->retries = 0;
 8013afe:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
    LWIP_ASSERT("HTTP headers not included in file system",
 8013b02:	7c1b      	ldrb	r3, [r3, #16]
 8013b04:	07d9      	lsls	r1, r3, #31
 8013b06:	d52a      	bpl.n	8013b5e <http_init_file+0x13a>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 8013b08:	9b03      	ldr	r3, [sp, #12]
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d136      	bne.n	8013b7c <http_init_file+0x158>
  if (hs->keepalive) {
 8013b0e:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8013b12:	b12b      	cbz	r3, 8013b20 <http_init_file+0xfc>
    if (hs->ssi != NULL) {
 8013b14:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d04f      	beq.n	8013bba <http_init_file+0x196>
      hs->keepalive = 0;
 8013b1a:	2300      	movs	r3, #0
 8013b1c:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
}
 8013b20:	2000      	movs	r0, #0
 8013b22:	b007      	add	sp, #28
 8013b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  struct http_ssi_state *ret = HTTP_ALLOC_SSI_STATE();
 8013b28:	f44f 7090 	mov.w	r0, #288	; 0x120
 8013b2c:	f002 f98c 	bl	8015e48 <mem_malloc>
  if (ret != NULL) {
 8013b30:	4607      	mov	r7, r0
 8013b32:	2800      	cmp	r0, #0
 8013b34:	d089      	beq.n	8013a4a <http_init_file+0x26>
    memset(ret, 0, sizeof(struct http_ssi_state));
 8013b36:	f44f 7290 	mov.w	r2, #288	; 0x120
 8013b3a:	2100      	movs	r1, #0
 8013b3c:	f00c f84b 	bl	801fbd6 <memset>
        ssi->tag_index = 0;
 8013b40:	2200      	movs	r2, #0
        ssi->parse_left = file->len;
 8013b42:	e9d5 3100 	ldrd	r3, r1, [r5]
        ssi->tag_index = 0;
 8013b46:	823a      	strh	r2, [r7, #16]
        ssi->tag_state = TAG_NONE;
 8013b48:	f887 211e 	strb.w	r2, [r7, #286]	; 0x11e
        ssi->parsed = file->data;
 8013b4c:	603b      	str	r3, [r7, #0]
        ssi->parse_left = file->len;
 8013b4e:	e9c7 3102 	strd	r3, r1, [r7, #8]
        hs->ssi = ssi;
 8013b52:	62e7      	str	r7, [r4, #44]	; 0x2c
    hs->handle = file;
 8013b54:	6165      	str	r5, [r4, #20]
    if (params != NULL) {
 8013b56:	2e00      	cmp	r6, #0
 8013b58:	f47f af7a 	bne.w	8013a50 <http_init_file+0x2c>
 8013b5c:	e7c7      	b.n	8013aee <http_init_file+0xca>
    LWIP_ASSERT("HTTP headers not included in file system",
 8013b5e:	4b23      	ldr	r3, [pc, #140]	; (8013bec <http_init_file+0x1c8>)
 8013b60:	f640 1244 	movw	r2, #2372	; 0x944
 8013b64:	4922      	ldr	r1, [pc, #136]	; (8013bf0 <http_init_file+0x1cc>)
 8013b66:	4823      	ldr	r0, [pc, #140]	; (8013bf4 <http_init_file+0x1d0>)
 8013b68:	f00c ffb6 	bl	8020ad8 <iprintf>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 8013b6c:	9b03      	ldr	r3, [sp, #12]
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	d0cd      	beq.n	8013b0e <http_init_file+0xea>
 8013b72:	6963      	ldr	r3, [r4, #20]
 8013b74:	7c1b      	ldrb	r3, [r3, #16]
 8013b76:	07db      	lsls	r3, r3, #31
 8013b78:	d5c9      	bpl.n	8013b0e <http_init_file+0xea>
 8013b7a:	6a62      	ldr	r2, [r4, #36]	; 0x24
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 8013b7c:	491e      	ldr	r1, [pc, #120]	; (8013bf8 <http_init_file+0x1d4>)
 8013b7e:	69a0      	ldr	r0, [r4, #24]
 8013b80:	f000 ffea 	bl	8014b58 <lwip_strnstr>
      if (file_start != NULL) {
 8013b84:	2800      	cmp	r0, #0
 8013b86:	d0c2      	beq.n	8013b0e <http_init_file+0xea>
        int diff = file_start + 4 - hs->file;
 8013b88:	3004      	adds	r0, #4
 8013b8a:	69a2      	ldr	r2, [r4, #24]
        hs->left -= (u32_t)diff;
 8013b8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
        int diff = file_start + 4 - hs->file;
 8013b8e:	1a82      	subs	r2, r0, r2
        hs->file += diff;
 8013b90:	61a0      	str	r0, [r4, #24]
        hs->left -= (u32_t)diff;
 8013b92:	1a9b      	subs	r3, r3, r2
 8013b94:	6263      	str	r3, [r4, #36]	; 0x24
 8013b96:	e7ba      	b.n	8013b0e <http_init_file+0xea>
    hs->file = NULL;
 8013b98:	e9c0 1105 	strd	r1, r1, [r0, #20]
    hs->left = 0;
 8013b9c:	6261      	str	r1, [r4, #36]	; 0x24
    hs->retries = 0;
 8013b9e:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
 8013ba2:	e7b4      	b.n	8013b0e <http_init_file+0xea>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 8013ba4:	4b11      	ldr	r3, [pc, #68]	; (8013bec <http_init_file+0x1c8>)
 8013ba6:	f640 120b 	movw	r2, #2315	; 0x90b
 8013baa:	4914      	ldr	r1, [pc, #80]	; (8013bfc <http_init_file+0x1d8>)
 8013bac:	4811      	ldr	r0, [pc, #68]	; (8013bf4 <http_init_file+0x1d0>)
 8013bae:	f00c ff93 	bl	8020ad8 <iprintf>
    if (tag_check) {
 8013bb2:	2f00      	cmp	r7, #0
 8013bb4:	f43f af49 	beq.w	8013a4a <http_init_file+0x26>
 8013bb8:	e7b6      	b.n	8013b28 <http_init_file+0x104>
      if ((hs->handle != NULL) &&
 8013bba:	6963      	ldr	r3, [r4, #20]
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d0af      	beq.n	8013b20 <http_init_file+0xfc>
 8013bc0:	7c1b      	ldrb	r3, [r3, #16]
 8013bc2:	f003 0303 	and.w	r3, r3, #3
 8013bc6:	2b01      	cmp	r3, #1
 8013bc8:	d1aa      	bne.n	8013b20 <http_init_file+0xfc>
 8013bca:	e7a6      	b.n	8013b1a <http_init_file+0xf6>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8013bcc:	f640 1234 	movw	r2, #2356	; 0x934
 8013bd0:	4b06      	ldr	r3, [pc, #24]	; (8013bec <http_init_file+0x1c8>)
 8013bd2:	490b      	ldr	r1, [pc, #44]	; (8013c00 <http_init_file+0x1dc>)
 8013bd4:	4807      	ldr	r0, [pc, #28]	; (8013bf4 <http_init_file+0x1d0>)
 8013bd6:	f00c ff7f 	bl	8020ad8 <iprintf>
 8013bda:	686a      	ldr	r2, [r5, #4]
 8013bdc:	e78c      	b.n	8013af8 <http_init_file+0xd4>
      if (pair) {
 8013bde:	4646      	mov	r6, r8
 8013be0:	e749      	b.n	8013a76 <http_init_file+0x52>
 8013be2:	bf00      	nop
 8013be4:	20029974 	.word	0x20029974
 8013be8:	200299b4 	.word	0x200299b4
 8013bec:	0803cc08 	.word	0x0803cc08
 8013bf0:	0803cc74 	.word	0x0803cc74
 8013bf4:	08026a84 	.word	0x08026a84
 8013bf8:	08024b0c 	.word	0x08024b0c
 8013bfc:	0803cc40 	.word	0x0803cc40
 8013c00:	0803cc54 	.word	0x0803cc54

08013c04 <http_find_file>:
{
 8013c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c08:	4605      	mov	r5, r0
 8013c0a:	b087      	sub	sp, #28
  size_t uri_len = strlen(uri);
 8013c0c:	4608      	mov	r0, r1
 8013c0e:	460c      	mov	r4, r1
{
 8013c10:	9105      	str	r1, [sp, #20]
 8013c12:	4690      	mov	r8, r2
 8013c14:	462e      	mov	r6, r5
  size_t uri_len = strlen(uri);
 8013c16:	f7ec fb1d 	bl	8000254 <strlen>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8013c1a:	4607      	mov	r7, r0
 8013c1c:	b118      	cbz	r0, 8013c26 <http_find_file+0x22>
 8013c1e:	1e43      	subs	r3, r0, #1
 8013c20:	5ce2      	ldrb	r2, [r4, r3]
 8013c22:	2a2f      	cmp	r2, #47	; 0x2f
 8013c24:	d064      	beq.n	8013cf0 <http_find_file+0xec>
  u8_t tag_check = 0;
 8013c26:	f04f 0900 	mov.w	r9, #0
    params = (char *)strchr(uri, '?');
 8013c2a:	213f      	movs	r1, #63	; 0x3f
 8013c2c:	4620      	mov	r0, r4
 8013c2e:	f00d f943 	bl	8020eb8 <strchr>
    if (params != NULL) {
 8013c32:	4607      	mov	r7, r0
 8013c34:	b118      	cbz	r0, 8013c3e <http_find_file+0x3a>
      *params = '\0';
 8013c36:	2300      	movs	r3, #0
 8013c38:	f807 3b01 	strb.w	r3, [r7], #1
 8013c3c:	9c05      	ldr	r4, [sp, #20]
    err = fs_open(&hs->file_handle, uri);
 8013c3e:	4621      	mov	r1, r4
 8013c40:	4628      	mov	r0, r5
 8013c42:	f7ff fe15 	bl	8013870 <fs_open>
    if (err == ERR_OK) {
 8013c46:	b998      	cbnz	r0, 8013c70 <http_find_file+0x6c>
    if (file != NULL) {
 8013c48:	b1ce      	cbz	r6, 8013c7e <http_find_file+0x7a>
      if (file->flags & FS_FILE_FLAGS_SSI) {
 8013c4a:	7c33      	ldrb	r3, [r6, #16]
 8013c4c:	9c05      	ldr	r4, [sp, #20]
 8013c4e:	f013 0908 	ands.w	r9, r3, #8
 8013c52:	d01b      	beq.n	8013c8c <http_find_file+0x88>
        tag_check = 1;
 8013c54:	f04f 0901 	mov.w	r9, #1
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 8013c58:	4623      	mov	r3, r4
 8013c5a:	4642      	mov	r2, r8
 8013c5c:	4631      	mov	r1, r6
 8013c5e:	9701      	str	r7, [sp, #4]
 8013c60:	f8cd 9000 	str.w	r9, [sp]
 8013c64:	4628      	mov	r0, r5
 8013c66:	f7ff fedd 	bl	8013a24 <http_init_file>
}
 8013c6a:	b007      	add	sp, #28
 8013c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      file = http_get_404_file(hs, &uri);
 8013c70:	a905      	add	r1, sp, #20
 8013c72:	4628      	mov	r0, r5
 8013c74:	f7ff fe76 	bl	8013964 <http_get_404_file>
 8013c78:	4606      	mov	r6, r0
    if (file != NULL) {
 8013c7a:	2e00      	cmp	r6, #0
 8013c7c:	d1e5      	bne.n	8013c4a <http_find_file+0x46>
    file = http_get_404_file(hs, &uri);
 8013c7e:	a905      	add	r1, sp, #20
 8013c80:	4628      	mov	r0, r5
 8013c82:	f7ff fe6f 	bl	8013964 <http_get_404_file>
 8013c86:	9c05      	ldr	r4, [sp, #20]
 8013c88:	4606      	mov	r6, r0
 8013c8a:	e7e5      	b.n	8013c58 <http_find_file+0x54>
    char *param = (char *)strstr(uri, "?");
 8013c8c:	213f      	movs	r1, #63	; 0x3f
 8013c8e:	4620      	mov	r0, r4
 8013c90:	f00d f912 	bl	8020eb8 <strchr>
    if (param != NULL) {
 8013c94:	4682      	mov	sl, r0
 8013c96:	b108      	cbz	r0, 8013c9c <http_find_file+0x98>
      *param = 0;
 8013c98:	f880 9000 	strb.w	r9, [r0]
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 8013c9c:	212e      	movs	r1, #46	; 0x2e
 8013c9e:	4620      	mov	r0, r4
 8013ca0:	f00d f90a 	bl	8020eb8 <strchr>
 8013ca4:	4681      	mov	r9, r0
 8013ca6:	b908      	cbnz	r0, 8013cac <http_find_file+0xa8>
 8013ca8:	e08b      	b.n	8013dc2 <http_find_file+0x1be>
 8013caa:	4681      	mov	r9, r0
 8013cac:	212e      	movs	r1, #46	; 0x2e
 8013cae:	f109 0001 	add.w	r0, r9, #1
 8013cb2:	f00d f901 	bl	8020eb8 <strchr>
 8013cb6:	2800      	cmp	r0, #0
 8013cb8:	d1f7      	bne.n	8013caa <http_find_file+0xa6>
 8013cba:	4c43      	ldr	r4, [pc, #268]	; (8013dc8 <http_find_file+0x1c4>)
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 8013cbc:	4648      	mov	r0, r9
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 8013cbe:	4943      	ldr	r1, [pc, #268]	; (8013dcc <http_find_file+0x1c8>)
 8013cc0:	f104 0b10 	add.w	fp, r4, #16
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 8013cc4:	f000 ff70 	bl	8014ba8 <lwip_stricmp>
 8013cc8:	b140      	cbz	r0, 8013cdc <http_find_file+0xd8>
    for (loop = 0; loop < NUM_SHTML_EXTENSIONS; loop++) {
 8013cca:	455c      	cmp	r4, fp
 8013ccc:	d04c      	beq.n	8013d68 <http_find_file+0x164>
 8013cce:	f854 1b04 	ldr.w	r1, [r4], #4
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 8013cd2:	4648      	mov	r0, r9
 8013cd4:	f000 ff68 	bl	8014ba8 <lwip_stricmp>
 8013cd8:	2800      	cmp	r0, #0
 8013cda:	d1f6      	bne.n	8013cca <http_find_file+0xc6>
        tag_check = 1;
 8013cdc:	f04f 0901 	mov.w	r9, #1
    if (param != NULL) {
 8013ce0:	f1ba 0f00 	cmp.w	sl, #0
 8013ce4:	d002      	beq.n	8013cec <http_find_file+0xe8>
      *param = '?';
 8013ce6:	233f      	movs	r3, #63	; 0x3f
 8013ce8:	f88a 3000 	strb.w	r3, [sl]
 8013cec:	9c05      	ldr	r4, [sp, #20]
 8013cee:	e7b3      	b.n	8013c58 <http_find_file+0x54>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8013cf0:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8013dd0 <http_find_file+0x1cc>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8013cf4:	4554      	cmp	r4, sl
 8013cf6:	d106      	bne.n	8013d06 <http_find_file+0x102>
 8013cf8:	f1a0 0201 	sub.w	r2, r0, #1
 8013cfc:	fab2 f282 	clz	r2, r2
 8013d00:	0952      	lsrs	r2, r2, #5
 8013d02:	2a00      	cmp	r2, #0
 8013d04:	d05a      	beq.n	8013dbc <http_find_file+0x1b8>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8013d06:	2b3f      	cmp	r3, #63	; 0x3f
 8013d08:	bf28      	it	cs
 8013d0a:	233f      	movcs	r3, #63	; 0x3f
    if (copy_len > 0) {
 8013d0c:	2f01      	cmp	r7, #1
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8013d0e:	9302      	str	r3, [sp, #8]
    if (copy_len > 0) {
 8013d10:	d008      	beq.n	8013d24 <http_find_file+0x120>
      MEMCPY(http_uri_buf, uri, copy_len);
 8013d12:	4621      	mov	r1, r4
 8013d14:	461a      	mov	r2, r3
 8013d16:	482e      	ldr	r0, [pc, #184]	; (8013dd0 <http_find_file+0x1cc>)
 8013d18:	461c      	mov	r4, r3
 8013d1a:	f00b ff38 	bl	801fb8e <memcpy>
      http_uri_buf[copy_len] = 0;
 8013d1e:	2300      	movs	r3, #0
 8013d20:	f80a 3004 	strb.w	r3, [sl, r4]
{
 8013d24:	f04f 0900 	mov.w	r9, #0
        file_name = http_uri_buf;
 8013d28:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 8013dd0 <http_find_file+0x1cc>
 8013d2c:	9603      	str	r6, [sp, #12]
 8013d2e:	9e02      	ldr	r6, [sp, #8]
 8013d30:	f8cd 8008 	str.w	r8, [sp, #8]
      if (copy_len > 0) {
 8013d34:	2f01      	cmp	r7, #1
        file_name = http_uri_buf;
 8013d36:	465c      	mov	r4, fp
      if (copy_len > 0) {
 8013d38:	d012      	beq.n	8013d60 <http_find_file+0x15c>
        if (len_left > 0) {
 8013d3a:	f1d6 033f 	rsbs	r3, r6, #63	; 0x3f
 8013d3e:	d116      	bne.n	8013d6e <http_find_file+0x16a>
      err = fs_open(&hs->file_handle, file_name);
 8013d40:	4621      	mov	r1, r4
 8013d42:	4628      	mov	r0, r5
 8013d44:	f7ff fd94 	bl	8013870 <fs_open>
      if (err == ERR_OK) {
 8013d48:	b358      	cbz	r0, 8013da2 <http_find_file+0x19e>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 8013d4a:	f109 0901 	add.w	r9, r9, #1
 8013d4e:	f1b9 0f05 	cmp.w	r9, #5
 8013d52:	d1ef      	bne.n	8013d34 <http_find_file+0x130>
 8013d54:	9c05      	ldr	r4, [sp, #20]
  u8_t tag_check = 0;
 8013d56:	f04f 0900 	mov.w	r9, #0
 8013d5a:	e9dd 8602 	ldrd	r8, r6, [sp, #8]
 8013d5e:	e764      	b.n	8013c2a <http_find_file+0x26>
        file_name = httpd_default_filenames[loop].name;
 8013d60:	4b1c      	ldr	r3, [pc, #112]	; (8013dd4 <http_find_file+0x1d0>)
 8013d62:	f853 4039 	ldr.w	r4, [r3, r9, lsl #3]
 8013d66:	e7eb      	b.n	8013d40 <http_find_file+0x13c>
  u8_t tag_check = 0;
 8013d68:	f04f 0900 	mov.w	r9, #0
 8013d6c:	e7b8      	b.n	8013ce0 <http_find_file+0xdc>
 8013d6e:	9304      	str	r3, [sp, #16]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8013d70:	eb0a 0806 	add.w	r8, sl, r6
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 8013d74:	4b17      	ldr	r3, [pc, #92]	; (8013dd4 <http_find_file+0x1d0>)
 8013d76:	f853 1039 	ldr.w	r1, [r3, r9, lsl #3]
 8013d7a:	4608      	mov	r0, r1
 8013d7c:	468a      	mov	sl, r1
 8013d7e:	f7ec fa69 	bl	8000254 <strlen>
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 8013d82:	9b04      	ldr	r3, [sp, #16]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8013d84:	4651      	mov	r1, sl
        file_name = http_uri_buf;
 8013d86:	46da      	mov	sl, fp
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 8013d88:	4283      	cmp	r3, r0
 8013d8a:	bf28      	it	cs
 8013d8c:	4603      	movcs	r3, r0
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8013d8e:	4640      	mov	r0, r8
 8013d90:	461a      	mov	r2, r3
 8013d92:	9304      	str	r3, [sp, #16]
 8013d94:	f00b fefb 	bl	801fb8e <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 8013d98:	2200      	movs	r2, #0
 8013d9a:	9b04      	ldr	r3, [sp, #16]
 8013d9c:	f808 2003 	strb.w	r2, [r8, r3]
 8013da0:	e7ce      	b.n	8013d40 <http_find_file+0x13c>
        tag_check = httpd_default_filenames[loop].shtml;
 8013da2:	4b0c      	ldr	r3, [pc, #48]	; (8013dd4 <http_find_file+0x1d0>)
        uri = file_name;
 8013da4:	9405      	str	r4, [sp, #20]
        tag_check = httpd_default_filenames[loop].shtml;
 8013da6:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8013daa:	e9dd 8602 	ldrd	r8, r6, [sp, #8]
 8013dae:	f899 9004 	ldrb.w	r9, [r9, #4]
  if (file == NULL) {
 8013db2:	2d00      	cmp	r5, #0
 8013db4:	f43f af39 	beq.w	8013c2a <http_find_file+0x26>
  char *params = NULL;
 8013db8:	4607      	mov	r7, r0
 8013dba:	e74d      	b.n	8013c58 <http_find_file+0x54>
 8013dbc:	4654      	mov	r4, sl
  u8_t tag_check = 0;
 8013dbe:	4691      	mov	r9, r2
 8013dc0:	e733      	b.n	8013c2a <http_find_file+0x26>
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 8013dc2:	46a1      	mov	r9, r4
 8013dc4:	e779      	b.n	8013cba <http_find_file+0xb6>
 8013dc6:	bf00      	nop
 8013dc8:	0803cb8c 	.word	0x0803cb8c
 8013dcc:	0803cbc4 	.word	0x0803cbc4
 8013dd0:	200299f4 	.word	0x200299f4
 8013dd4:	0803ce10 	.word	0x0803ce10

08013dd8 <http_post_rxpbuf>:
{
 8013dd8:	b570      	push	{r4, r5, r6, lr}
 8013dda:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8013ddc:	4604      	mov	r4, r0
  if (p != NULL) {
 8013dde:	b1d1      	cbz	r1, 8013e16 <http_post_rxpbuf+0x3e>
    if (hs->post_content_len_left < p->tot_len) {
 8013de0:	890a      	ldrh	r2, [r1, #8]
 8013de2:	429a      	cmp	r2, r3
      hs->post_content_len_left = 0;
 8013de4:	bf8c      	ite	hi
 8013de6:	2300      	movhi	r3, #0
      hs->post_content_len_left -= p->tot_len;
 8013de8:	1a9b      	subls	r3, r3, r2
 8013dea:	6303      	str	r3, [r0, #48]	; 0x30
    err = httpd_post_receive_data(hs, p);
 8013dec:	f7f1 faf4 	bl	80053d8 <httpd_post_receive_data>
  if (err != ERR_OK) {
 8013df0:	b180      	cbz	r0, 8013e14 <http_post_rxpbuf+0x3c>
    hs->post_content_len_left = 0;
 8013df2:	2300      	movs	r3, #0
 8013df4:	6323      	str	r3, [r4, #48]	; 0x30
  http_uri_buf[0] = 0;
 8013df6:	4d0a      	ldr	r5, [pc, #40]	; (8013e20 <http_post_rxpbuf+0x48>)
 8013df8:	2600      	movs	r6, #0
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8013dfa:	4620      	mov	r0, r4
 8013dfc:	223f      	movs	r2, #63	; 0x3f
 8013dfe:	4629      	mov	r1, r5
  http_uri_buf[0] = 0;
 8013e00:	702e      	strb	r6, [r5, #0]
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8013e02:	f7f1 faf9 	bl	80053f8 <httpd_post_finished>
  return http_find_file(hs, http_uri_buf, 0);
 8013e06:	4632      	mov	r2, r6
 8013e08:	4629      	mov	r1, r5
 8013e0a:	4620      	mov	r0, r4
}
 8013e0c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return http_find_file(hs, http_uri_buf, 0);
 8013e10:	f7ff bef8 	b.w	8013c04 <http_find_file>
 8013e14:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if (hs->post_content_len_left == 0) {
 8013e16:	2b00      	cmp	r3, #0
 8013e18:	d0ed      	beq.n	8013df6 <http_post_rxpbuf+0x1e>
}
 8013e1a:	2000      	movs	r0, #0
 8013e1c:	bd70      	pop	{r4, r5, r6, pc}
 8013e1e:	bf00      	nop
 8013e20:	200299f4 	.word	0x200299f4

08013e24 <http_find_error_file>:
  if (error_nr == 501) {
 8013e24:	f240 12f5 	movw	r2, #501	; 0x1f5
    uri3 = "/400.shtml";
 8013e28:	4b16      	ldr	r3, [pc, #88]	; (8013e84 <http_find_error_file+0x60>)
 8013e2a:	4291      	cmp	r1, r2
 8013e2c:	4a16      	ldr	r2, [pc, #88]	; (8013e88 <http_find_error_file+0x64>)
{
 8013e2e:	b5f0      	push	{r4, r5, r6, r7, lr}
    uri3 = "/400.shtml";
 8013e30:	4c16      	ldr	r4, [pc, #88]	; (8013e8c <http_find_error_file+0x68>)
 8013e32:	bf18      	it	ne
 8013e34:	461c      	movne	r4, r3
 8013e36:	4b16      	ldr	r3, [pc, #88]	; (8013e90 <http_find_error_file+0x6c>)
{
 8013e38:	b083      	sub	sp, #12
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 8013e3a:	4621      	mov	r1, r4
    uri3 = "/400.shtml";
 8013e3c:	4e15      	ldr	r6, [pc, #84]	; (8013e94 <http_find_error_file+0x70>)
 8013e3e:	4d16      	ldr	r5, [pc, #88]	; (8013e98 <http_find_error_file+0x74>)
 8013e40:	bf04      	itt	eq
 8013e42:	4616      	moveq	r6, r2
 8013e44:	461d      	moveq	r5, r3
{
 8013e46:	4607      	mov	r7, r0
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 8013e48:	f7ff fd12 	bl	8013870 <fs_open>
 8013e4c:	b128      	cbz	r0, 8013e5a <http_find_error_file+0x36>
  } else if (fs_open(&hs->file_handle, uri2) == ERR_OK) {
 8013e4e:	4629      	mov	r1, r5
 8013e50:	4638      	mov	r0, r7
 8013e52:	f7ff fd0d 	bl	8013870 <fs_open>
 8013e56:	b958      	cbnz	r0, 8013e70 <http_find_error_file+0x4c>
    uri = uri2;
 8013e58:	462c      	mov	r4, r5
  return http_init_file(hs, &hs->file_handle, 0, uri, 0, NULL);
 8013e5a:	2500      	movs	r5, #0
 8013e5c:	4623      	mov	r3, r4
 8013e5e:	4639      	mov	r1, r7
 8013e60:	4638      	mov	r0, r7
 8013e62:	9501      	str	r5, [sp, #4]
 8013e64:	462a      	mov	r2, r5
 8013e66:	9500      	str	r5, [sp, #0]
 8013e68:	f7ff fddc 	bl	8013a24 <http_init_file>
}
 8013e6c:	b003      	add	sp, #12
 8013e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  } else if (fs_open(&hs->file_handle, uri3) == ERR_OK) {
 8013e70:	4631      	mov	r1, r6
 8013e72:	4638      	mov	r0, r7
 8013e74:	f7ff fcfc 	bl	8013870 <fs_open>
 8013e78:	b908      	cbnz	r0, 8013e7e <http_find_error_file+0x5a>
    uri = uri3;
 8013e7a:	4634      	mov	r4, r6
 8013e7c:	e7ed      	b.n	8013e5a <http_find_error_file+0x36>
    return ERR_ARG;
 8013e7e:	f06f 000f 	mvn.w	r0, #15
 8013e82:	e7f3      	b.n	8013e6c <http_find_error_file+0x48>
 8013e84:	0803cbd8 	.word	0x0803cbd8
 8013e88:	0803cb9c 	.word	0x0803cb9c
 8013e8c:	0803cbb4 	.word	0x0803cbb4
 8013e90:	0803cba8 	.word	0x0803cba8
 8013e94:	0803cbc0 	.word	0x0803cbc0
 8013e98:	0803cbcc 	.word	0x0803cbcc

08013e9c <http_close_or_abort_conn.constprop.9>:
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
 8013e9c:	b538      	push	{r3, r4, r5, lr}
 8013e9e:	4604      	mov	r4, r0
  if (hs != NULL) {
 8013ea0:	460d      	mov	r5, r1
 8013ea2:	b381      	cbz	r1, 8013f06 <http_close_or_abort_conn.constprop.9+0x6a>
    if ((hs->post_content_len_left != 0)
 8013ea4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8013ea6:	bb33      	cbnz	r3, 8013ef6 <http_close_or_abort_conn.constprop.9+0x5a>
  altcp_arg(pcb, NULL);
 8013ea8:	2100      	movs	r1, #0
 8013eaa:	4620      	mov	r0, r4
 8013eac:	f003 fb3e 	bl	801752c <tcp_arg>
  altcp_recv(pcb, NULL);
 8013eb0:	2100      	movs	r1, #0
 8013eb2:	4620      	mov	r0, r4
 8013eb4:	f003 fb3e 	bl	8017534 <tcp_recv>
  altcp_err(pcb, NULL);
 8013eb8:	2100      	movs	r1, #0
 8013eba:	4620      	mov	r0, r4
 8013ebc:	f003 fb72 	bl	80175a4 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 8013ec0:	2200      	movs	r2, #0
 8013ec2:	4620      	mov	r0, r4
 8013ec4:	4611      	mov	r1, r2
 8013ec6:	f003 fb8f 	bl	80175e8 <tcp_poll>
  altcp_sent(pcb, NULL);
 8013eca:	2100      	movs	r1, #0
 8013ecc:	4620      	mov	r0, r4
 8013ece:	f003 fb4d 	bl	801756c <tcp_sent>
    http_state_eof(hs);
 8013ed2:	4628      	mov	r0, r5
 8013ed4:	f7ff fd30 	bl	8013938 <http_state_eof>
    HTTP_FREE_HTTP_STATE(hs);
 8013ed8:	4628      	mov	r0, r5
 8013eda:	f001 fde5 	bl	8015aa8 <mem_free>
  err = altcp_close(pcb);
 8013ede:	4620      	mov	r0, r4
 8013ee0:	f004 f988 	bl	80181f4 <tcp_close>
  if (err != ERR_OK) {
 8013ee4:	4605      	mov	r5, r0
 8013ee6:	b120      	cbz	r0, 8013ef2 <http_close_or_abort_conn.constprop.9+0x56>
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 8013ee8:	4620      	mov	r0, r4
 8013eea:	2204      	movs	r2, #4
 8013eec:	4910      	ldr	r1, [pc, #64]	; (8013f30 <http_close_or_abort_conn.constprop.9+0x94>)
 8013eee:	f003 fb7b 	bl	80175e8 <tcp_poll>
}
 8013ef2:	4628      	mov	r0, r5
 8013ef4:	bd38      	pop	{r3, r4, r5, pc}
      http_uri_buf[0] = 0;
 8013ef6:	490f      	ldr	r1, [pc, #60]	; (8013f34 <http_close_or_abort_conn.constprop.9+0x98>)
 8013ef8:	2300      	movs	r3, #0
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8013efa:	223f      	movs	r2, #63	; 0x3f
 8013efc:	4628      	mov	r0, r5
      http_uri_buf[0] = 0;
 8013efe:	700b      	strb	r3, [r1, #0]
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8013f00:	f7f1 fa7a 	bl	80053f8 <httpd_post_finished>
 8013f04:	e7d0      	b.n	8013ea8 <http_close_or_abort_conn.constprop.9+0xc>
  altcp_arg(pcb, NULL);
 8013f06:	f003 fb11 	bl	801752c <tcp_arg>
  altcp_recv(pcb, NULL);
 8013f0a:	4629      	mov	r1, r5
 8013f0c:	4620      	mov	r0, r4
 8013f0e:	f003 fb11 	bl	8017534 <tcp_recv>
  altcp_err(pcb, NULL);
 8013f12:	4629      	mov	r1, r5
 8013f14:	4620      	mov	r0, r4
 8013f16:	f003 fb45 	bl	80175a4 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 8013f1a:	4629      	mov	r1, r5
 8013f1c:	4620      	mov	r0, r4
 8013f1e:	462a      	mov	r2, r5
 8013f20:	f003 fb62 	bl	80175e8 <tcp_poll>
  altcp_sent(pcb, NULL);
 8013f24:	4629      	mov	r1, r5
 8013f26:	4620      	mov	r0, r4
 8013f28:	f003 fb20 	bl	801756c <tcp_sent>
 8013f2c:	e7d7      	b.n	8013ede <http_close_or_abort_conn.constprop.9+0x42>
 8013f2e:	bf00      	nop
 8013f30:	08014589 	.word	0x08014589
 8013f34:	200299f4 	.word	0x200299f4

08013f38 <http_eof>:
  if (hs->keepalive) {
 8013f38:	f891 2029 	ldrb.w	r2, [r1, #41]	; 0x29
 8013f3c:	b90a      	cbnz	r2, 8013f42 <http_eof+0xa>
  return http_close_or_abort_conn(pcb, hs, 0);
 8013f3e:	f7ff bfad 	b.w	8013e9c <http_close_or_abort_conn.constprop.9>
{
 8013f42:	b538      	push	{r3, r4, r5, lr}
 8013f44:	460c      	mov	r4, r1
 8013f46:	4605      	mov	r5, r0
    http_state_eof(hs);
 8013f48:	4608      	mov	r0, r1
 8013f4a:	f7ff fcf5 	bl	8013938 <http_state_eof>
  memset(hs, 0, sizeof(struct http_state));
 8013f4e:	2234      	movs	r2, #52	; 0x34
 8013f50:	2100      	movs	r1, #0
 8013f52:	4620      	mov	r0, r4
 8013f54:	f00b fe3f 	bl	801fbd6 <memset>
    hs->keepalive = 1;
 8013f58:	2301      	movs	r3, #1
    hs->pcb = pcb;
 8013f5a:	61e5      	str	r5, [r4, #28]
    hs->keepalive = 1;
 8013f5c:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
    altcp_nagle_disable(pcb);
 8013f60:	8b6b      	ldrh	r3, [r5, #26]
 8013f62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013f66:	836b      	strh	r3, [r5, #26]
}
 8013f68:	bd38      	pop	{r3, r4, r5, pc}
 8013f6a:	bf00      	nop

08013f6c <http_send>:
{
 8013f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f70:	b089      	sub	sp, #36	; 0x24
  if (hs == NULL) {
 8013f72:	2900      	cmp	r1, #0
 8013f74:	d05f      	beq.n	8014036 <http_send+0xca>
  if (hs->left == 0) {
 8013f76:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8013f78:	460d      	mov	r5, r1
 8013f7a:	4683      	mov	fp, r0
 8013f7c:	b323      	cbz	r3, 8013fc8 <http_send+0x5c>
  if (hs->ssi) {
 8013f7e:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 8013f80:	69a9      	ldr	r1, [r5, #24]
 8013f82:	2c00      	cmp	r4, #0
 8013f84:	d032      	beq.n	8013fec <http_send+0x80>
  if (ssi->parsed > hs->file) {
 8013f86:	6826      	ldr	r6, [r4, #0]
  len = altcp_sndbuf(pcb);
 8013f88:	f8bb 2064 	ldrh.w	r2, [fp, #100]	; 0x64
  if (ssi->parsed > hs->file) {
 8013f8c:	428e      	cmp	r6, r1
  len = altcp_sndbuf(pcb);
 8013f8e:	f8ad 201e 	strh.w	r2, [sp, #30]
  if (ssi->parsed > hs->file) {
 8013f92:	d955      	bls.n	8014040 <http_send+0xd4>
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8013f94:	1a76      	subs	r6, r6, r1
 8013f96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013f9a:	aa08      	add	r2, sp, #32
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8013f9c:	4658      	mov	r0, fp
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8013f9e:	429e      	cmp	r6, r3
 8013fa0:	bfa8      	it	ge
 8013fa2:	461e      	movge	r6, r3
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8013fa4:	2300      	movs	r3, #0
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8013fa6:	f822 6d02 	strh.w	r6, [r2, #-2]!
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8013faa:	f7ff fc8f 	bl	80138cc <http_write>
    if (err == ERR_OK) {
 8013fae:	4606      	mov	r6, r0
 8013fb0:	2800      	cmp	r0, #0
 8013fb2:	f000 81c0 	beq.w	8014336 <http_send+0x3ca>
    if (altcp_sndbuf(pcb) == 0) {
 8013fb6:	f8bb 3064 	ldrh.w	r3, [fp, #100]	; 0x64
  u8_t data_to_send = 0;
 8013fba:	2700      	movs	r7, #0
    if (altcp_sndbuf(pcb) == 0) {
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	f000 81c8 	beq.w	8014352 <http_send+0x3e6>
 8013fc2:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8013fc6:	e03d      	b.n	8014044 <http_send+0xd8>
  if (hs->handle == NULL) {
 8013fc8:	6948      	ldr	r0, [r1, #20]
 8013fca:	2800      	cmp	r0, #0
 8013fcc:	d02f      	beq.n	801402e <http_send+0xc2>
  bytes_left = fs_bytes_left(hs->handle);
 8013fce:	f7ff fc79 	bl	80138c4 <fs_bytes_left>
  if (bytes_left <= 0) {
 8013fd2:	2800      	cmp	r0, #0
 8013fd4:	dd2b      	ble.n	801402e <http_send+0xc2>
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 8013fd6:	49b2      	ldr	r1, [pc, #712]	; (80142a0 <http_send+0x334>)
 8013fd8:	f240 429d 	movw	r2, #1181	; 0x49d
 8013fdc:	4bb1      	ldr	r3, [pc, #708]	; (80142a4 <http_send+0x338>)
 8013fde:	48b2      	ldr	r0, [pc, #712]	; (80142a8 <http_send+0x33c>)
 8013fe0:	f00c fd7a 	bl	8020ad8 <iprintf>
  if (hs->ssi) {
 8013fe4:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 8013fe6:	69a9      	ldr	r1, [r5, #24]
 8013fe8:	2c00      	cmp	r4, #0
 8013fea:	d1cc      	bne.n	8013f86 <http_send+0x1a>
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8013fec:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8013ff0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013ff4:	6a6e      	ldr	r6, [r5, #36]	; 0x24
 8013ff6:	aa08      	add	r2, sp, #32
 8013ff8:	4286      	cmp	r6, r0
 8013ffa:	bf88      	it	hi
 8013ffc:	461e      	movhi	r6, r3
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8013ffe:	4623      	mov	r3, r4
 8014000:	4658      	mov	r0, fp
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8014002:	f822 6d02 	strh.w	r6, [r2, #-2]!
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8014006:	f7ff fc61 	bl	80138cc <http_write>
  if (err == ERR_OK) {
 801400a:	2800      	cmp	r0, #0
 801400c:	f040 8278 	bne.w	8014500 <http_send+0x594>
    hs->file += len;
 8014010:	f8bd 101e 	ldrh.w	r1, [sp, #30]
    data_to_send = 1;
 8014014:	2701      	movs	r7, #1
    hs->file += len;
 8014016:	69aa      	ldr	r2, [r5, #24]
    hs->left -= len;
 8014018:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    hs->file += len;
 801401a:	440a      	add	r2, r1
    hs->left -= len;
 801401c:	1a5b      	subs	r3, r3, r1
    hs->file += len;
 801401e:	61aa      	str	r2, [r5, #24]
    hs->left -= len;
 8014020:	626b      	str	r3, [r5, #36]	; 0x24
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 8014022:	b94b      	cbnz	r3, 8014038 <http_send+0xcc>
 8014024:	6968      	ldr	r0, [r5, #20]
 8014026:	f7ff fc4d 	bl	80138c4 <fs_bytes_left>
 801402a:	2800      	cmp	r0, #0
 801402c:	dc04      	bgt.n	8014038 <http_send+0xcc>
    http_eof(pcb, hs);
 801402e:	4629      	mov	r1, r5
 8014030:	4658      	mov	r0, fp
 8014032:	f7ff ff81 	bl	8013f38 <http_eof>
      return 0;
 8014036:	2700      	movs	r7, #0
}
 8014038:	4638      	mov	r0, r7
 801403a:	b009      	add	sp, #36	; 0x24
 801403c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  u8_t data_to_send = 0;
 8014040:	2700      	movs	r7, #0
  err_t err = ERR_OK;
 8014042:	463e      	mov	r6, r7
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8014044:	46d9      	mov	r9, fp
 8014046:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
              ssi->tag_index = 0;
 801404a:	f04f 0a00 	mov.w	sl, #0
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 801404e:	46bb      	mov	fp, r7
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8014050:	2b04      	cmp	r3, #4
 8014052:	d003      	beq.n	801405c <http_send+0xf0>
 8014054:	68e1      	ldr	r1, [r4, #12]
 8014056:	2900      	cmp	r1, #0
 8014058:	f000 8196 	beq.w	8014388 <http_send+0x41c>
 801405c:	2e00      	cmp	r6, #0
 801405e:	f040 8245 	bne.w	80144ec <http_send+0x580>
    if (len == 0) {
 8014062:	2a00      	cmp	r2, #0
 8014064:	f000 8248 	beq.w	80144f8 <http_send+0x58c>
    switch (ssi->tag_state) {
 8014068:	2b04      	cmp	r3, #4
 801406a:	d8f1      	bhi.n	8014050 <http_send+0xe4>
 801406c:	e8df f003 	tbb	[pc, r3]
 8014070:	253d606e 	.word	0x253d606e
 8014074:	03          	.byte	0x03
 8014075:	00          	.byte	0x00
        if (ssi->tag_end > hs->file) {
 8014076:	68a0      	ldr	r0, [r4, #8]
 8014078:	69a9      	ldr	r1, [r5, #24]
 801407a:	4288      	cmp	r0, r1
 801407c:	f240 8086 	bls.w	801418c <http_send+0x220>
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8014080:	6863      	ldr	r3, [r4, #4]
 8014082:	4299      	cmp	r1, r3
 8014084:	f200 8228 	bhi.w	80144d8 <http_send+0x56c>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8014088:	1a5a      	subs	r2, r3, r1
 801408a:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 801408e:	4282      	cmp	r2, r0
 8014090:	f340 80ed 	ble.w	801426e <http_send+0x302>
 8014094:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014098:	f8ad 301e 	strh.w	r3, [sp, #30]
            err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 801409c:	2300      	movs	r3, #0
 801409e:	f10d 021e 	add.w	r2, sp, #30
 80140a2:	4648      	mov	r0, r9
 80140a4:	f7ff fc12 	bl	80138cc <http_write>
          if (err == ERR_OK) {
 80140a8:	2800      	cmp	r0, #0
 80140aa:	f000 8184 	beq.w	80143b6 <http_send+0x44a>
 80140ae:	4606      	mov	r6, r0
 80140b0:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80140b4:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 80140b8:	e7ca      	b.n	8014050 <http_send+0xe4>
 80140ba:	6820      	ldr	r0, [r4, #0]
 80140bc:	68e7      	ldr	r7, [r4, #12]
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 80140be:	8a21      	ldrh	r1, [r4, #16]
 80140c0:	f810 cb01 	ldrb.w	ip, [r0], #1
 80140c4:	f107 3eff 	add.w	lr, r7, #4294967295
 80140c8:	2900      	cmp	r1, #0
 80140ca:	d14d      	bne.n	8014168 <http_send+0x1fc>
 80140cc:	f1ac 0709 	sub.w	r7, ip, #9
 80140d0:	b2ff      	uxtb	r7, r7
 80140d2:	2f17      	cmp	r7, #23
 80140d4:	d848      	bhi.n	8014168 <http_send+0x1fc>
 80140d6:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 80142b0 <http_send+0x344>
 80140da:	fa28 f707 	lsr.w	r7, r8, r7
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 80140de:	07ff      	lsls	r7, r7, #31
 80140e0:	d542      	bpl.n	8014168 <http_send+0x1fc>
          ssi->parse_left--;
 80140e2:	f8c4 e00c 	str.w	lr, [r4, #12]
          ssi->parsed++;
 80140e6:	6020      	str	r0, [r4, #0]
 80140e8:	e7b2      	b.n	8014050 <http_send+0xe4>
 80140ea:	6820      	ldr	r0, [r4, #0]
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 80140ec:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 80140f0:	f890 e000 	ldrb.w	lr, [r0]
 80140f4:	f1bc 0f00 	cmp.w	ip, #0
 80140f8:	d163      	bne.n	80141c2 <http_send+0x256>
 80140fa:	f1ae 0709 	sub.w	r7, lr, #9
 80140fe:	b2ff      	uxtb	r7, r7
 8014100:	2f17      	cmp	r7, #23
 8014102:	d94f      	bls.n	80141a4 <http_send+0x238>
 8014104:	68e1      	ldr	r1, [r4, #12]
 8014106:	f100 0801 	add.w	r8, r0, #1
 801410a:	3901      	subs	r1, #1
 801410c:	9101      	str	r1, [sp, #4]
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 801410e:	7d27      	ldrb	r7, [r4, #20]
 8014110:	4966      	ldr	r1, [pc, #408]	; (80142ac <http_send+0x340>)
 8014112:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 8014116:	687f      	ldr	r7, [r7, #4]
 8014118:	783f      	ldrb	r7, [r7, #0]
 801411a:	4577      	cmp	r7, lr
 801411c:	f000 80a2 	beq.w	8014264 <http_send+0x2f8>
            ssi->tag_name[ssi->tag_index++] = *ssi->parsed;
 8014120:	f10c 0701 	add.w	r7, ip, #1
 8014124:	44a4      	add	ip, r4
 8014126:	8227      	strh	r7, [r4, #16]
 8014128:	7800      	ldrb	r0, [r0, #0]
 801412a:	f88c 0016 	strb.w	r0, [ip, #22]
 801412e:	e09c      	b.n	801426a <http_send+0x2fe>
        if (http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index] == 0) {
 8014130:	495e      	ldr	r1, [pc, #376]	; (80142ac <http_send+0x340>)
 8014132:	7d20      	ldrb	r0, [r4, #20]
 8014134:	8a27      	ldrh	r7, [r4, #16]
 8014136:	f851 1030 	ldr.w	r1, [r1, r0, lsl #3]
 801413a:	5dc9      	ldrb	r1, [r1, r7]
 801413c:	2900      	cmp	r1, #0
 801413e:	f040 8082 	bne.w	8014246 <http_send+0x2da>
          ssi->tag_state = TAG_FOUND;
 8014142:	2302      	movs	r3, #2
          ssi->tag_index = 0;
 8014144:	8221      	strh	r1, [r4, #16]
          ssi->tag_state = TAG_FOUND;
 8014146:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
 801414a:	e783      	b.n	8014054 <http_send+0xe8>
          if (*ssi->parsed == http_ssi_tag_desc[tag_type].lead_in[0]) {
 801414c:	6821      	ldr	r1, [r4, #0]
 801414e:	7808      	ldrb	r0, [r1, #0]
 8014150:	283c      	cmp	r0, #60	; 0x3c
 8014152:	f000 81d7 	beq.w	8014504 <http_send+0x598>
 8014156:	282f      	cmp	r0, #47	; 0x2f
 8014158:	f000 81dd 	beq.w	8014516 <http_send+0x5aa>
        ssi->parse_left--;
 801415c:	68e0      	ldr	r0, [r4, #12]
        ssi->parsed++;
 801415e:	3101      	adds	r1, #1
        ssi->parse_left--;
 8014160:	3801      	subs	r0, #1
        ssi->parsed++;
 8014162:	6021      	str	r1, [r4, #0]
        ssi->parse_left--;
 8014164:	60e0      	str	r0, [r4, #12]
 8014166:	e773      	b.n	8014050 <http_send+0xe4>
        if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index]) {
 8014168:	f894 8014 	ldrb.w	r8, [r4, #20]
 801416c:	4f4f      	ldr	r7, [pc, #316]	; (80142ac <http_send+0x340>)
 801416e:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8014172:	687f      	ldr	r7, [r7, #4]
 8014174:	f817 8001 	ldrb.w	r8, [r7, r1]
 8014178:	45e0      	cmp	r8, ip
 801417a:	f000 809b 	beq.w	80142b4 <http_send+0x348>
          ssi->parse_left--;
 801417e:	f8c4 e00c 	str.w	lr, [r4, #12]
          ssi->tag_state = TAG_NONE;
 8014182:	2300      	movs	r3, #0
          ssi->parsed++;
 8014184:	6020      	str	r0, [r4, #0]
          ssi->tag_state = TAG_NONE;
 8014186:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
 801418a:	e763      	b.n	8014054 <http_send+0xe8>
          if (ssi->tag_index < ssi->tag_insert_len) {
 801418c:	8a21      	ldrh	r1, [r4, #16]
 801418e:	8a63      	ldrh	r3, [r4, #18]
 8014190:	4299      	cmp	r1, r3
 8014192:	f0c0 8189 	bcc.w	80144a8 <http_send+0x53c>
              ssi->tag_index = 0;
 8014196:	f8a4 a010 	strh.w	sl, [r4, #16]
              ssi->parsed = ssi->tag_end;
 801419a:	2300      	movs	r3, #0
              ssi->tag_state = TAG_NONE;
 801419c:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
              ssi->parsed = ssi->tag_end;
 80141a0:	6020      	str	r0, [r4, #0]
 80141a2:	e757      	b.n	8014054 <http_send+0xe8>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 80141a4:	4942      	ldr	r1, [pc, #264]	; (80142b0 <http_send+0x344>)
 80141a6:	f100 0801 	add.w	r8, r0, #1
 80141aa:	fa21 f707 	lsr.w	r7, r1, r7
 80141ae:	68e1      	ldr	r1, [r4, #12]
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 80141b0:	07ff      	lsls	r7, r7, #31
 80141b2:	f101 31ff 	add.w	r1, r1, #4294967295
 80141b6:	9101      	str	r1, [sp, #4]
 80141b8:	d5a9      	bpl.n	801410e <http_send+0x1a2>
        ssi->parse_left--;
 80141ba:	60e1      	str	r1, [r4, #12]
        ssi->parsed++;
 80141bc:	f8c4 8000 	str.w	r8, [r4]
 80141c0:	e746      	b.n	8014050 <http_send+0xe4>
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 80141c2:	4f3a      	ldr	r7, [pc, #232]	; (80142ac <http_send+0x340>)
 80141c4:	7d21      	ldrb	r1, [r4, #20]
 80141c6:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 80141ca:	6849      	ldr	r1, [r1, #4]
 80141cc:	f891 8000 	ldrb.w	r8, [r1]
 80141d0:	45f0      	cmp	r8, lr
 80141d2:	d01a      	beq.n	801420a <http_send+0x29e>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 80141d4:	f1ae 0e09 	sub.w	lr, lr, #9
 80141d8:	fa5f fe8e 	uxtb.w	lr, lr
 80141dc:	f1be 0f17 	cmp.w	lr, #23
 80141e0:	d90c      	bls.n	80141fc <http_send+0x290>
 80141e2:	68e1      	ldr	r1, [r4, #12]
          if (ssi->tag_index < LWIP_HTTPD_MAX_TAG_NAME_LEN) {
 80141e4:	f1bc 0f07 	cmp.w	ip, #7
 80141e8:	f100 0801 	add.w	r8, r0, #1
 80141ec:	f101 31ff 	add.w	r1, r1, #4294967295
 80141f0:	9101      	str	r1, [sp, #4]
 80141f2:	d995      	bls.n	8014120 <http_send+0x1b4>
            ssi->tag_state = TAG_NONE;
 80141f4:	2300      	movs	r3, #0
 80141f6:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
 80141fa:	e036      	b.n	801426a <http_send+0x2fe>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 80141fc:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 80142b0 <http_send+0x344>
 8014200:	fa28 fe0e 	lsr.w	lr, r8, lr
            (*ssi->parsed == '\n') || (*ssi->parsed == '\r')) {
 8014204:	f01e 0f01 	tst.w	lr, #1
 8014208:	d0eb      	beq.n	80141e2 <http_send+0x276>
            ssi->tag_state = TAG_LEADOUT;
 801420a:	2303      	movs	r3, #3
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 801420c:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
            ssi->tag_state = TAG_LEADOUT;
 8014210:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8014214:	f200 80a9 	bhi.w	801436a <http_send+0x3fe>
            ssi->tag_name[ssi->tag_index] = '\0';
 8014218:	eb04 030c 	add.w	r3, r4, ip
            ssi->tag_name_len = (u8_t)ssi->tag_index;
 801421c:	f884 c015 	strb.w	ip, [r4, #21]
 8014220:	f100 0801 	add.w	r8, r0, #1
            ssi->tag_name[ssi->tag_index] = '\0';
 8014224:	f883 a016 	strb.w	sl, [r3, #22]
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8014228:	780b      	ldrb	r3, [r1, #0]
 801422a:	7802      	ldrb	r2, [r0, #0]
 801422c:	429a      	cmp	r2, r3
 801422e:	f000 8092 	beq.w	8014356 <http_send+0x3ea>
 8014232:	68e1      	ldr	r1, [r4, #12]
              ssi->tag_index = 0;
 8014234:	f8a4 a010 	strh.w	sl, [r4, #16]
 8014238:	1e4b      	subs	r3, r1, #1
 801423a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 801423e:	9301      	str	r3, [sp, #4]
 8014240:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 8014244:	e011      	b.n	801426a <http_send+0x2fe>
          if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index]) {
 8014246:	6820      	ldr	r0, [r4, #0]
 8014248:	f890 c000 	ldrb.w	ip, [r0]
 801424c:	458c      	cmp	ip, r1
 801424e:	f000 8128 	beq.w	80144a2 <http_send+0x536>
            ssi->tag_state = TAG_NONE;
 8014252:	2300      	movs	r3, #0
 8014254:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
          ssi->parse_left--;
 8014258:	68e1      	ldr	r1, [r4, #12]
          ssi->parsed++;
 801425a:	3001      	adds	r0, #1
          ssi->parse_left--;
 801425c:	3901      	subs	r1, #1
          ssi->parsed++;
 801425e:	6020      	str	r0, [r4, #0]
          ssi->parse_left--;
 8014260:	60e1      	str	r1, [r4, #12]
 8014262:	e6f5      	b.n	8014050 <http_send+0xe4>
            ssi->tag_state = TAG_NONE;
 8014264:	2300      	movs	r3, #0
 8014266:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
        ssi->parse_left--;
 801426a:	9901      	ldr	r1, [sp, #4]
 801426c:	e7a5      	b.n	80141ba <http_send+0x24e>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 801426e:	b292      	uxth	r2, r2
 8014270:	f8ad 201e 	strh.w	r2, [sp, #30]
          if (len != 0) {
 8014274:	2a00      	cmp	r2, #0
 8014276:	f47f af11 	bne.w	801409c <http_send+0x130>
            if (ssi->tag_started <= hs->file) {
 801427a:	428b      	cmp	r3, r1
 801427c:	d805      	bhi.n	801428a <http_send+0x31e>
              len += (u16_t)(ssi->tag_end - ssi->tag_started);
 801427e:	68a0      	ldr	r0, [r4, #8]
 8014280:	1ac3      	subs	r3, r0, r3
 8014282:	441a      	add	r2, r3
 8014284:	b292      	uxth	r2, r2
 8014286:	f8ad 201e 	strh.w	r2, [sp, #30]
            hs->left -= len;
 801428a:	6a68      	ldr	r0, [r5, #36]	; 0x24
            hs->file += len;
 801428c:	4411      	add	r1, r2
 801428e:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
            data_to_send = 1;
 8014292:	f04f 0b01 	mov.w	fp, #1
            hs->left -= len;
 8014296:	1a80      	subs	r0, r0, r2
            hs->file += len;
 8014298:	61a9      	str	r1, [r5, #24]
            hs->left -= len;
 801429a:	6268      	str	r0, [r5, #36]	; 0x24
 801429c:	e6d8      	b.n	8014050 <http_send+0xe4>
 801429e:	bf00      	nop
 80142a0:	0803cd20 	.word	0x0803cd20
 80142a4:	0803cc08 	.word	0x0803cc08
 80142a8:	08026a84 	.word	0x08026a84
 80142ac:	0803ce00 	.word	0x0803ce00
 80142b0:	00800013 	.word	0x00800013
          ssi->tag_index++;
 80142b4:	3101      	adds	r1, #1
          ssi->parse_left--;
 80142b6:	f8c4 e00c 	str.w	lr, [r4, #12]
          ssi->parsed++;
 80142ba:	6020      	str	r0, [r4, #0]
          ssi->tag_index++;
 80142bc:	b289      	uxth	r1, r1
 80142be:	8221      	strh	r1, [r4, #16]
          if (http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index] == 0) {
 80142c0:	5c79      	ldrb	r1, [r7, r1]
 80142c2:	2900      	cmp	r1, #0
 80142c4:	f47f aec4 	bne.w	8014050 <http_send+0xe4>
  ssi = hs->ssi;
 80142c8:	f8d5 802c 	ldr.w	r8, [r5, #44]	; 0x2c
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 80142cc:	f1b8 0f00 	cmp.w	r8, #0
 80142d0:	f000 812e 	beq.w	8014530 <http_send+0x5c4>
  if (httpd_ssi_handler
 80142d4:	4b9a      	ldr	r3, [pc, #616]	; (8014540 <http_send+0x5d4>)
 80142d6:	f108 0116 	add.w	r1, r8, #22
 80142da:	681b      	ldr	r3, [r3, #0]
 80142dc:	9101      	str	r1, [sp, #4]
 80142de:	9302      	str	r3, [sp, #8]
 80142e0:	2b00      	cmp	r3, #0
 80142e2:	d070      	beq.n	80143c6 <http_send+0x45a>
      && httpd_tags && httpd_num_tags
 80142e4:	4b97      	ldr	r3, [pc, #604]	; (8014544 <http_send+0x5d8>)
 80142e6:	681b      	ldr	r3, [r3, #0]
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	d06c      	beq.n	80143c6 <http_send+0x45a>
 80142ec:	4a96      	ldr	r2, [pc, #600]	; (8014548 <http_send+0x5dc>)
 80142ee:	6812      	ldr	r2, [r2, #0]
    for (tag = 0; tag < httpd_num_tags; tag++) {
 80142f0:	2a00      	cmp	r2, #0
 80142f2:	dd68      	ble.n	80143c6 <http_send+0x45a>
 80142f4:	2700      	movs	r7, #0
 80142f6:	3b04      	subs	r3, #4
 80142f8:	9505      	str	r5, [sp, #20]
 80142fa:	463d      	mov	r5, r7
 80142fc:	4617      	mov	r7, r2
 80142fe:	e9cd 4603 	strd	r4, r6, [sp, #12]
 8014302:	461c      	mov	r4, r3
 8014304:	460e      	mov	r6, r1
 8014306:	e002      	b.n	801430e <http_send+0x3a2>
 8014308:	3501      	adds	r5, #1
 801430a:	42af      	cmp	r7, r5
 801430c:	d058      	beq.n	80143c0 <http_send+0x454>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 801430e:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8014312:	4630      	mov	r0, r6
 8014314:	f7eb ff94 	bl	8000240 <strcmp>
 8014318:	2800      	cmp	r0, #0
 801431a:	d1f5      	bne.n	8014308 <http_send+0x39c>
 801431c:	462f      	mov	r7, r5
        ssi->tag_insert_len = httpd_ssi_handler(tag, ssi->tag_insert,
 801431e:	22fe      	movs	r2, #254	; 0xfe
 8014320:	f108 011f 	add.w	r1, r8, #31
 8014324:	9b02      	ldr	r3, [sp, #8]
 8014326:	4638      	mov	r0, r7
 8014328:	9d05      	ldr	r5, [sp, #20]
 801432a:	e9dd 4603 	ldrd	r4, r6, [sp, #12]
 801432e:	4798      	blx	r3
 8014330:	f8a8 0012 	strh.w	r0, [r8, #18]
 8014334:	e082      	b.n	801443c <http_send+0x4d0>
      hs->file += len;
 8014336:	f8bd 101e 	ldrh.w	r1, [sp, #30]
      data_to_send = 1;
 801433a:	2701      	movs	r7, #1
      hs->left -= len;
 801433c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      hs->file += len;
 801433e:	69aa      	ldr	r2, [r5, #24]
      hs->left -= len;
 8014340:	1a5b      	subs	r3, r3, r1
      hs->file += len;
 8014342:	440a      	add	r2, r1
      hs->left -= len;
 8014344:	626b      	str	r3, [r5, #36]	; 0x24
    if (altcp_sndbuf(pcb) == 0) {
 8014346:	f8bb 3064 	ldrh.w	r3, [fp, #100]	; 0x64
      hs->file += len;
 801434a:	61aa      	str	r2, [r5, #24]
    if (altcp_sndbuf(pcb) == 0) {
 801434c:	2b00      	cmp	r3, #0
 801434e:	f47f ae38 	bne.w	8013fc2 <http_send+0x56>
 8014352:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8014354:	e665      	b.n	8014022 <http_send+0xb6>
              ssi->tag_index = 1;
 8014356:	2201      	movs	r2, #1
 8014358:	68e1      	ldr	r1, [r4, #12]
 801435a:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 801435e:	8222      	strh	r2, [r4, #16]
 8014360:	1e4a      	subs	r2, r1, #1
 8014362:	9201      	str	r2, [sp, #4]
 8014364:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8014368:	e77f      	b.n	801426a <http_send+0x2fe>
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 801436a:	4b78      	ldr	r3, [pc, #480]	; (801454c <http_send+0x5e0>)
 801436c:	f240 523a 	movw	r2, #1338	; 0x53a
 8014370:	4977      	ldr	r1, [pc, #476]	; (8014550 <http_send+0x5e4>)
 8014372:	4878      	ldr	r0, [pc, #480]	; (8014554 <http_send+0x5e8>)
 8014374:	f00c fbb0 	bl	8020ad8 <iprintf>
 8014378:	7d23      	ldrb	r3, [r4, #20]
 801437a:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 801437e:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
 8014382:	6820      	ldr	r0, [r4, #0]
 8014384:	6879      	ldr	r1, [r7, #4]
 8014386:	e747      	b.n	8014218 <http_send+0x2ac>
 8014388:	465f      	mov	r7, fp
 801438a:	46cb      	mov	fp, r9
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 801438c:	6824      	ldr	r4, [r4, #0]
 801438e:	69a9      	ldr	r1, [r5, #24]
 8014390:	428c      	cmp	r4, r1
 8014392:	d9de      	bls.n	8014352 <http_send+0x3e6>
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8014394:	1a64      	subs	r4, r4, r1
 8014396:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801439a:	aa08      	add	r2, sp, #32
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 801439c:	4658      	mov	r0, fp
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 801439e:	429c      	cmp	r4, r3
 80143a0:	bfa8      	it	ge
 80143a2:	461c      	movge	r4, r3
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80143a4:	2300      	movs	r3, #0
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80143a6:	f822 4d02 	strh.w	r4, [r2, #-2]!
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80143aa:	f7ff fa8f 	bl	80138cc <http_write>
    if (err == ERR_OK) {
 80143ae:	2800      	cmp	r0, #0
 80143b0:	f43f ae2e 	beq.w	8014010 <http_send+0xa4>
 80143b4:	e7cd      	b.n	8014352 <http_send+0x3e6>
 80143b6:	6863      	ldr	r3, [r4, #4]
 80143b8:	69a9      	ldr	r1, [r5, #24]
 80143ba:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80143be:	e75c      	b.n	801427a <http_send+0x30e>
 80143c0:	e9dd 4603 	ldrd	r4, r6, [sp, #12]
 80143c4:	9d05      	ldr	r5, [sp, #20]
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 80143c6:	9801      	ldr	r0, [sp, #4]
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 80143c8:	f108 071f 	add.w	r7, r8, #31
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 80143cc:	f7eb ff42 	bl	8000254 <strlen>
 80143d0:	2809      	cmp	r0, #9
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 80143d2:	f8df c194 	ldr.w	ip, [pc, #404]	; 8014568 <http_send+0x5fc>
 80143d6:	bf28      	it	cs
 80143d8:	2009      	movcs	r0, #9
 80143da:	9002      	str	r0, [sp, #8]
 80143dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80143e0:	f8bc c000 	ldrh.w	ip, [ip]
 80143e4:	f8c8 001f 	str.w	r0, [r8, #31]
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 80143e8:	f108 0031 	add.w	r0, r8, #49	; 0x31
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 80143ec:	f8a8 c02f 	strh.w	ip, [r8, #47]	; 0x2f
 80143f0:	f8c8 1023 	str.w	r1, [r8, #35]	; 0x23
 80143f4:	f8c8 2027 	str.w	r2, [r8, #39]	; 0x27
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 80143f8:	9901      	ldr	r1, [sp, #4]
 80143fa:	9a02      	ldr	r2, [sp, #8]
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 80143fc:	f8c8 302b 	str.w	r3, [r8, #43]	; 0x2b
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8014400:	f00b fbc5 	bl	801fb8e <memcpy>
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8014404:	9802      	ldr	r0, [sp, #8]
 8014406:	4b54      	ldr	r3, [pc, #336]	; (8014558 <http_send+0x5ec>)
 8014408:	f100 0131 	add.w	r1, r0, #49	; 0x31
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 801440c:	eb08 0e00 	add.w	lr, r8, r0
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8014410:	f8b3 c004 	ldrh.w	ip, [r3, #4]
 8014414:	eb08 0201 	add.w	r2, r8, r1
 8014418:	6818      	ldr	r0, [r3, #0]
 801441a:	799b      	ldrb	r3, [r3, #6]
 801441c:	f848 0001 	str.w	r0, [r8, r1]
  len = strlen(ssi->tag_insert);
 8014420:	4638      	mov	r0, r7
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8014422:	f8a2 c004 	strh.w	ip, [r2, #4]
 8014426:	7193      	strb	r3, [r2, #6]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8014428:	f88e a038 	strb.w	sl, [lr, #56]	; 0x38
  len = strlen(ssi->tag_insert);
 801442c:	f7eb ff12 	bl	8000254 <strlen>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8014430:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  len = strlen(ssi->tag_insert);
 8014434:	4607      	mov	r7, r0
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8014436:	d273      	bcs.n	8014520 <http_send+0x5b4>
  ssi->tag_insert_len = (u16_t)len;
 8014438:	f8a8 7012 	strh.w	r7, [r8, #18]
            if (ssi->tag_end > hs->file) {
 801443c:	69a9      	ldr	r1, [r5, #24]
            ssi->tag_state = TAG_SENDING;
 801443e:	2304      	movs	r3, #4
            ssi->tag_index = 0;
 8014440:	f8a4 a010 	strh.w	sl, [r4, #16]
            ssi->tag_state = TAG_SENDING;
 8014444:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            ssi->parsed = ssi->tag_started;
 8014448:	e9d4 0200 	ldrd	r0, r2, [r4]
            if (ssi->tag_end > hs->file) {
 801444c:	4288      	cmp	r0, r1
            ssi->tag_end = ssi->parsed;
 801444e:	60a0      	str	r0, [r4, #8]
            ssi->parsed = ssi->tag_started;
 8014450:	6022      	str	r2, [r4, #0]
            if (ssi->tag_end > hs->file) {
 8014452:	d962      	bls.n	801451a <http_send+0x5ae>
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8014454:	1a56      	subs	r6, r2, r1
 8014456:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801445a:	aa08      	add	r2, sp, #32
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 801445c:	4648      	mov	r0, r9
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 801445e:	429e      	cmp	r6, r3
 8014460:	bfa8      	it	ge
 8014462:	461e      	movge	r6, r3
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8014464:	2300      	movs	r3, #0
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8014466:	f822 6d02 	strh.w	r6, [r2, #-2]!
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 801446a:	f7ff fa2f 	bl	80138cc <http_write>
              if (err == ERR_OK) {
 801446e:	4606      	mov	r6, r0
 8014470:	2800      	cmp	r0, #0
 8014472:	f47f ae1d 	bne.w	80140b0 <http_send+0x144>
                if (ssi->tag_started <= hs->file) {
 8014476:	6860      	ldr	r0, [r4, #4]
 8014478:	69ab      	ldr	r3, [r5, #24]
 801447a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 801447e:	4298      	cmp	r0, r3
 8014480:	d805      	bhi.n	801448e <http_send+0x522>
                  len += (u16_t)(ssi->tag_end - ssi->tag_started);
 8014482:	68a1      	ldr	r1, [r4, #8]
 8014484:	1a09      	subs	r1, r1, r0
 8014486:	440a      	add	r2, r1
 8014488:	b292      	uxth	r2, r2
 801448a:	f8ad 201e 	strh.w	r2, [sp, #30]
                hs->left -= len;
 801448e:	6a69      	ldr	r1, [r5, #36]	; 0x24
                hs->file += len;
 8014490:	1898      	adds	r0, r3, r2
                data_to_send = 1;
 8014492:	f04f 0b01 	mov.w	fp, #1
 8014496:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
                hs->left -= len;
 801449a:	1a89      	subs	r1, r1, r2
                hs->file += len;
 801449c:	61a8      	str	r0, [r5, #24]
                hs->left -= len;
 801449e:	6269      	str	r1, [r5, #36]	; 0x24
 80144a0:	e5d6      	b.n	8014050 <http_send+0xe4>
            ssi->tag_index++;
 80144a2:	3701      	adds	r7, #1
 80144a4:	8227      	strh	r7, [r4, #16]
 80144a6:	e6d7      	b.n	8014258 <http_send+0x2ec>
            len = (ssi->tag_insert_len - ssi->tag_index);
 80144a8:	1a5e      	subs	r6, r3, r1
 80144aa:	aa08      	add	r2, sp, #32
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 80144ac:	311f      	adds	r1, #31
 80144ae:	2301      	movs	r3, #1
            len = (ssi->tag_insert_len - ssi->tag_index);
 80144b0:	f822 6d02 	strh.w	r6, [r2, #-2]!
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 80144b4:	4648      	mov	r0, r9
 80144b6:	4421      	add	r1, r4
 80144b8:	f7ff fa08 	bl	80138cc <http_write>
              ssi->tag_index += len;
 80144bc:	f8bd 201e 	ldrh.w	r2, [sp, #30]
            if (err == ERR_OK) {
 80144c0:	4606      	mov	r6, r0
 80144c2:	2800      	cmp	r0, #0
 80144c4:	f47f adf6 	bne.w	80140b4 <http_send+0x148>
              ssi->tag_index += len;
 80144c8:	8a21      	ldrh	r1, [r4, #16]
              data_to_send = 1;
 80144ca:	f04f 0b01 	mov.w	fp, #1
 80144ce:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
              ssi->tag_index += len;
 80144d2:	4411      	add	r1, r2
 80144d4:	8221      	strh	r1, [r4, #16]
 80144d6:	e5bb      	b.n	8014050 <http_send+0xe4>
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 80144d8:	4b1c      	ldr	r3, [pc, #112]	; (801454c <http_send+0x5e0>)
 80144da:	f240 52ac 	movw	r2, #1452	; 0x5ac
 80144de:	491f      	ldr	r1, [pc, #124]	; (801455c <http_send+0x5f0>)
 80144e0:	481c      	ldr	r0, [pc, #112]	; (8014554 <http_send+0x5e8>)
 80144e2:	f00c faf9 	bl	8020ad8 <iprintf>
 80144e6:	6863      	ldr	r3, [r4, #4]
 80144e8:	69a9      	ldr	r1, [r5, #24]
 80144ea:	e5cd      	b.n	8014088 <http_send+0x11c>
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 80144ec:	2b04      	cmp	r3, #4
 80144ee:	465f      	mov	r7, fp
 80144f0:	46cb      	mov	fp, r9
 80144f2:	f43f af2e 	beq.w	8014352 <http_send+0x3e6>
 80144f6:	e749      	b.n	801438c <http_send+0x420>
 80144f8:	465f      	mov	r7, fp
 80144fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80144fc:	46cb      	mov	fp, r9
 80144fe:	e590      	b.n	8014022 <http_send+0xb6>
  u8_t data_to_send = 0;
 8014500:	4627      	mov	r7, r4
 8014502:	e726      	b.n	8014352 <http_send+0x3e6>
        for (tag_type = 0; tag_type < LWIP_ARRAYSIZE(http_ssi_tag_desc); tag_type++) {
 8014504:	2300      	movs	r3, #0
            ssi->tag_state = TAG_LEADIN;
 8014506:	2001      	movs	r0, #1
            ssi->tag_type = tag_type;
 8014508:	7523      	strb	r3, [r4, #20]
            ssi->tag_started = ssi->parsed;
 801450a:	6061      	str	r1, [r4, #4]
 801450c:	4603      	mov	r3, r0
            ssi->tag_state = TAG_LEADIN;
 801450e:	f884 011e 	strb.w	r0, [r4, #286]	; 0x11e
            ssi->tag_index = 1;
 8014512:	8220      	strh	r0, [r4, #16]
 8014514:	e622      	b.n	801415c <http_send+0x1f0>
        for (tag_type = 0; tag_type < LWIP_ARRAYSIZE(http_ssi_tag_desc); tag_type++) {
 8014516:	2301      	movs	r3, #1
 8014518:	e7f5      	b.n	8014506 <http_send+0x59a>
 801451a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 801451e:	e59d      	b.n	801405c <http_send+0xf0>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8014520:	4b0a      	ldr	r3, [pc, #40]	; (801454c <http_send+0x5e0>)
 8014522:	f240 323f 	movw	r2, #831	; 0x33f
 8014526:	490e      	ldr	r1, [pc, #56]	; (8014560 <http_send+0x5f4>)
 8014528:	480a      	ldr	r0, [pc, #40]	; (8014554 <http_send+0x5e8>)
 801452a:	f00c fad5 	bl	8020ad8 <iprintf>
 801452e:	e783      	b.n	8014438 <http_send+0x4cc>
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 8014530:	4b06      	ldr	r3, [pc, #24]	; (801454c <http_send+0x5e0>)
 8014532:	f240 3206 	movw	r2, #774	; 0x306
 8014536:	490b      	ldr	r1, [pc, #44]	; (8014564 <http_send+0x5f8>)
 8014538:	4806      	ldr	r0, [pc, #24]	; (8014554 <http_send+0x5e8>)
 801453a:	f00c facd 	bl	8020ad8 <iprintf>
 801453e:	e6c9      	b.n	80142d4 <http_send+0x368>
 8014540:	20029e38 	.word	0x20029e38
 8014544:	20029e3c 	.word	0x20029e3c
 8014548:	20029a34 	.word	0x20029a34
 801454c:	0803cc08 	.word	0x0803cc08
 8014550:	0803cd58 	.word	0x0803cd58
 8014554:	08026a84 	.word	0x08026a84
 8014558:	0803cd90 	.word	0x0803cd90
 801455c:	0803cda8 	.word	0x0803cda8
 8014560:	0803cd98 	.word	0x0803cd98
 8014564:	0803cd70 	.word	0x0803cd70
 8014568:	0803cd7c 	.word	0x0803cd7c

0801456c <http_sent>:
  if (hs == NULL) {
 801456c:	b150      	cbz	r0, 8014584 <http_sent+0x18>
  hs->retries = 0;
 801456e:	2200      	movs	r2, #0
{
 8014570:	b508      	push	{r3, lr}
 8014572:	4603      	mov	r3, r0
 8014574:	4608      	mov	r0, r1
  hs->retries = 0;
 8014576:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  http_send(pcb, hs);
 801457a:	4619      	mov	r1, r3
 801457c:	f7ff fcf6 	bl	8013f6c <http_send>
}
 8014580:	2000      	movs	r0, #0
 8014582:	bd08      	pop	{r3, pc}
 8014584:	2000      	movs	r0, #0
 8014586:	4770      	bx	lr

08014588 <http_poll>:
{
 8014588:	b510      	push	{r4, lr}
 801458a:	460c      	mov	r4, r1
  if (hs == NULL) {
 801458c:	b1a8      	cbz	r0, 80145ba <http_poll+0x32>
    hs->retries++;
 801458e:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 8014592:	3301      	adds	r3, #1
 8014594:	b2db      	uxtb	r3, r3
    if (hs->retries == HTTPD_MAX_RETRIES) {
 8014596:	2b04      	cmp	r3, #4
    hs->retries++;
 8014598:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 801459c:	d019      	beq.n	80145d2 <http_poll+0x4a>
    if (hs->handle) {
 801459e:	6943      	ldr	r3, [r0, #20]
 80145a0:	b123      	cbz	r3, 80145ac <http_poll+0x24>
      if (http_send(pcb, hs)) {
 80145a2:	4601      	mov	r1, r0
 80145a4:	4620      	mov	r0, r4
 80145a6:	f7ff fce1 	bl	8013f6c <http_send>
 80145aa:	b908      	cbnz	r0, 80145b0 <http_poll+0x28>
  return ERR_OK;
 80145ac:	2000      	movs	r0, #0
}
 80145ae:	bd10      	pop	{r4, pc}
        altcp_output(pcb);
 80145b0:	4620      	mov	r0, r4
 80145b2:	f006 fd0f 	bl	801afd4 <tcp_output>
  return ERR_OK;
 80145b6:	2000      	movs	r0, #0
 80145b8:	e7f9      	b.n	80145ae <http_poll+0x26>
  return http_close_or_abort_conn(pcb, hs, 0);
 80145ba:	4601      	mov	r1, r0
 80145bc:	4620      	mov	r0, r4
 80145be:	f7ff fc6d 	bl	8013e9c <http_close_or_abort_conn.constprop.9>
    if (closed == ERR_MEM) {
 80145c2:	3001      	adds	r0, #1
 80145c4:	d1f2      	bne.n	80145ac <http_poll+0x24>
      altcp_abort(pcb);
 80145c6:	4620      	mov	r0, r4
 80145c8:	f003 fbfe 	bl	8017dc8 <tcp_abort>
      return ERR_ABRT;
 80145cc:	f06f 000c 	mvn.w	r0, #12
}
 80145d0:	bd10      	pop	{r4, pc}
  return http_close_or_abort_conn(pcb, hs, 0);
 80145d2:	4601      	mov	r1, r0
 80145d4:	4620      	mov	r0, r4
 80145d6:	f7ff fc61 	bl	8013e9c <http_close_or_abort_conn.constprop.9>
      return ERR_OK;
 80145da:	2000      	movs	r0, #0
}
 80145dc:	bd10      	pop	{r4, pc}
 80145de:	bf00      	nop

080145e0 <http_recv>:
{
 80145e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145e4:	4605      	mov	r5, r0
 80145e6:	b08d      	sub	sp, #52	; 0x34
 80145e8:	460e      	mov	r6, r1
 80145ea:	4614      	mov	r4, r2
  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 80145ec:	b99b      	cbnz	r3, 8014616 <http_recv+0x36>
 80145ee:	fab2 f782 	clz	r7, r2
 80145f2:	097f      	lsrs	r7, r7, #5
 80145f4:	b97f      	cbnz	r7, 8014616 <http_recv+0x36>
 80145f6:	8911      	ldrh	r1, [r2, #8]
 80145f8:	b1b8      	cbz	r0, 801462a <http_recv+0x4a>
    altcp_recved(pcb, p->tot_len);
 80145fa:	4630      	mov	r0, r6
 80145fc:	f002 ff08 	bl	8017410 <tcp_recved>
  if (hs->post_content_len_left > 0) {
 8014600:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8014602:	b9cb      	cbnz	r3, 8014638 <http_recv+0x58>
    if (hs->handle == NULL) {
 8014604:	696f      	ldr	r7, [r5, #20]
 8014606:	b32f      	cbz	r7, 8014654 <http_recv+0x74>
      pbuf_free(p);
 8014608:	4620      	mov	r0, r4
 801460a:	f002 f90d 	bl	8016828 <pbuf_free>
}
 801460e:	2000      	movs	r0, #0
 8014610:	b00d      	add	sp, #52	; 0x34
 8014612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (p != NULL) {
 8014616:	b93c      	cbnz	r4, 8014628 <http_recv+0x48>
  return http_close_or_abort_conn(pcb, hs, 0);
 8014618:	4629      	mov	r1, r5
 801461a:	4630      	mov	r0, r6
 801461c:	f7ff fc3e 	bl	8013e9c <http_close_or_abort_conn.constprop.9>
}
 8014620:	2000      	movs	r0, #0
 8014622:	b00d      	add	sp, #52	; 0x34
 8014624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014628:	8921      	ldrh	r1, [r4, #8]
      altcp_recved(pcb, p->tot_len);
 801462a:	4630      	mov	r0, r6
 801462c:	f002 fef0 	bl	8017410 <tcp_recved>
      pbuf_free(p);
 8014630:	4620      	mov	r0, r4
 8014632:	f002 f8f9 	bl	8016828 <pbuf_free>
 8014636:	e7ef      	b.n	8014618 <http_recv+0x38>
    hs->retries = 0;
 8014638:	f885 7028 	strb.w	r7, [r5, #40]	; 0x28
    http_post_rxpbuf(hs, p);
 801463c:	4621      	mov	r1, r4
 801463e:	4628      	mov	r0, r5
 8014640:	f7ff fbca 	bl	8013dd8 <http_post_rxpbuf>
    if (hs->post_content_len_left == 0) {
 8014644:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8014646:	2b00      	cmp	r3, #0
 8014648:	d1ea      	bne.n	8014620 <http_recv+0x40>
      http_send(pcb, hs);
 801464a:	4629      	mov	r1, r5
 801464c:	4630      	mov	r0, r6
 801464e:	f7ff fc8d 	bl	8013f6c <http_send>
 8014652:	e7e5      	b.n	8014620 <http_recv+0x40>
  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8014654:	69ab      	ldr	r3, [r5, #24]
 8014656:	6a28      	ldr	r0, [r5, #32]
 8014658:	2b00      	cmp	r3, #0
 801465a:	f040 814b 	bne.w	80148f4 <http_recv+0x314>
  if (hs->req == NULL) {
 801465e:	2800      	cmp	r0, #0
 8014660:	f000 80e9 	beq.w	8014836 <http_recv+0x256>
    pbuf_cat(hs->req, p);
 8014664:	4621      	mov	r1, r4
 8014666:	f002 fa67 	bl	8016b38 <pbuf_cat>
  pbuf_ref(p);
 801466a:	4620      	mov	r0, r4
 801466c:	f002 fa50 	bl	8016b10 <pbuf_ref>
  if (hs->req->next != NULL) {
 8014670:	6a28      	ldr	r0, [r5, #32]
 8014672:	6803      	ldr	r3, [r0, #0]
 8014674:	2b00      	cmp	r3, #0
 8014676:	f000 8110 	beq.w	801489a <http_recv+0x2ba>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 801467a:	8907      	ldrh	r7, [r0, #8]
 801467c:	f240 32ff 	movw	r2, #1023	; 0x3ff
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 8014680:	49bb      	ldr	r1, [pc, #748]	; (8014970 <http_recv+0x390>)
 8014682:	2300      	movs	r3, #0
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8014684:	4297      	cmp	r7, r2
    data = httpd_req_buf;
 8014686:	4688      	mov	r8, r1
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8014688:	bf28      	it	cs
 801468a:	4617      	movcs	r7, r2
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 801468c:	463a      	mov	r2, r7
 801468e:	f002 fb5b 	bl	8016d48 <pbuf_copy_partial>
  if (data_len >= MIN_REQ_LEN) {
 8014692:	2f06      	cmp	r7, #6
 8014694:	f240 80d1 	bls.w	801483a <http_recv+0x25a>
    crlf = lwip_strnstr(data, CRLF, data_len);
 8014698:	463a      	mov	r2, r7
 801469a:	49b6      	ldr	r1, [pc, #728]	; (8014974 <http_recv+0x394>)
 801469c:	4640      	mov	r0, r8
 801469e:	f000 fa5b 	bl	8014b58 <lwip_strnstr>
    if (crlf != NULL) {
 80146a2:	2800      	cmp	r0, #0
 80146a4:	f000 80c9 	beq.w	801483a <http_recv+0x25a>
      if (!strncmp(data, "GET ", 4)) {
 80146a8:	2204      	movs	r2, #4
 80146aa:	49b3      	ldr	r1, [pc, #716]	; (8014978 <http_recv+0x398>)
 80146ac:	4640      	mov	r0, r8
 80146ae:	f00d f98f 	bl	80219d0 <strncmp>
 80146b2:	9005      	str	r0, [sp, #20]
 80146b4:	2800      	cmp	r0, #0
 80146b6:	f040 80fa 	bne.w	80148ae <http_recv+0x2ce>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 80146ba:	f1a7 0a04 	sub.w	sl, r7, #4
 80146be:	f108 0b04 	add.w	fp, r8, #4
        sp1 = data + 3;
 80146c2:	f108 0303 	add.w	r3, r8, #3
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 80146c6:	49ad      	ldr	r1, [pc, #692]	; (801497c <http_recv+0x39c>)
 80146c8:	fa1f fa8a 	uxth.w	sl, sl
 80146cc:	4658      	mov	r0, fp
        sp1 = data + 3;
 80146ce:	9304      	str	r3, [sp, #16]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 80146d0:	4652      	mov	r2, sl
 80146d2:	f000 fa41 	bl	8014b58 <lwip_strnstr>
      if (sp2 == NULL) {
 80146d6:	9b05      	ldr	r3, [sp, #20]
 80146d8:	4681      	mov	r9, r0
 80146da:	2800      	cmp	r0, #0
 80146dc:	f000 811b 	beq.w	8014916 <http_recv+0x336>
      int is_09 = 0;
 80146e0:	469a      	mov	sl, r3
 80146e2:	9305      	str	r3, [sp, #20]
      if ((sp2 != 0) && (sp2 > sp1)) {
 80146e4:	f1b9 0f00 	cmp.w	r9, #0
 80146e8:	f000 80a7 	beq.w	801483a <http_recv+0x25a>
 80146ec:	9b04      	ldr	r3, [sp, #16]
 80146ee:	4599      	cmp	r9, r3
 80146f0:	f240 80a3 	bls.w	801483a <http_recv+0x25a>
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 80146f4:	463a      	mov	r2, r7
 80146f6:	49a2      	ldr	r1, [pc, #648]	; (8014980 <http_recv+0x3a0>)
 80146f8:	4640      	mov	r0, r8
 80146fa:	f000 fa2d 	bl	8014b58 <lwip_strnstr>
 80146fe:	2800      	cmp	r0, #0
 8014700:	f000 809b 	beq.w	801483a <http_recv+0x25a>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 8014704:	9b05      	ldr	r3, [sp, #20]
 8014706:	f1ba 0f00 	cmp.w	sl, #0
 801470a:	f000 8115 	beq.w	8014938 <http_recv+0x358>
            hs->keepalive = 0;
 801470e:	2200      	movs	r2, #0
 8014710:	f885 2029 	strb.w	r2, [r5, #41]	; 0x29
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 8014714:	eba9 020b 	sub.w	r2, r9, fp
          *sp1 = 0;
 8014718:	2100      	movs	r1, #0
 801471a:	9804      	ldr	r0, [sp, #16]
          uri[uri_len] = 0;
 801471c:	b292      	uxth	r2, r2
          *sp1 = 0;
 801471e:	7001      	strb	r1, [r0, #0]
          uri[uri_len] = 0;
 8014720:	eb0b 0002 	add.w	r0, fp, r2
 8014724:	f80b 1002 	strb.w	r1, [fp, r2]
 8014728:	9005      	str	r0, [sp, #20]
          if (is_post) {
 801472a:	2b00      	cmp	r3, #0
 801472c:	f000 80ec 	beq.w	8014908 <http_recv+0x328>
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 8014730:	f109 0301 	add.w	r3, r9, #1
 8014734:	4992      	ldr	r1, [pc, #584]	; (8014980 <http_recv+0x3a0>)
            struct pbuf *q = hs->req;
 8014736:	f8d5 a020 	ldr.w	sl, [r5, #32]
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 801473a:	eba3 0208 	sub.w	r2, r3, r8
 801473e:	4618      	mov	r0, r3
 8014740:	9306      	str	r3, [sp, #24]
 8014742:	1aba      	subs	r2, r7, r2
 8014744:	f000 fa08 	bl	8014b58 <lwip_strnstr>
  if (crlfcrlf != NULL) {
 8014748:	9008      	str	r0, [sp, #32]
 801474a:	2800      	cmp	r0, #0
 801474c:	f000 8166 	beq.w	8014a1c <http_recv+0x43c>
    char *scontent_len = lwip_strnstr(uri_end + 1, HTTP_HDR_CONTENT_LEN, crlfcrlf - (uri_end + 1));
 8014750:	9b06      	ldr	r3, [sp, #24]
 8014752:	498c      	ldr	r1, [pc, #560]	; (8014984 <http_recv+0x3a4>)
 8014754:	1ac2      	subs	r2, r0, r3
 8014756:	4618      	mov	r0, r3
 8014758:	f000 f9fe 	bl	8014b58 <lwip_strnstr>
    if (scontent_len != NULL) {
 801475c:	2800      	cmp	r0, #0
 801475e:	f000 80ff 	beq.w	8014960 <http_recv+0x380>
      char *scontent_len_end = lwip_strnstr(scontent_len + HTTP_HDR_CONTENT_LEN_LEN, CRLF, HTTP_HDR_CONTENT_LEN_DIGIT_MAX_LEN);
 8014762:	f100 0310 	add.w	r3, r0, #16
 8014766:	9009      	str	r0, [sp, #36]	; 0x24
 8014768:	220a      	movs	r2, #10
 801476a:	4982      	ldr	r1, [pc, #520]	; (8014974 <http_recv+0x394>)
 801476c:	4618      	mov	r0, r3
 801476e:	9307      	str	r3, [sp, #28]
 8014770:	f000 f9f2 	bl	8014b58 <lwip_strnstr>
      if (scontent_len_end != NULL) {
 8014774:	2800      	cmp	r0, #0
 8014776:	f000 80f3 	beq.w	8014960 <http_recv+0x380>
        content_len = atoi(content_len_num);
 801477a:	9b07      	ldr	r3, [sp, #28]
 801477c:	4618      	mov	r0, r3
 801477e:	f00b f895 	bl	801f8ac <atoi>
        if (content_len == 0) {
 8014782:	1e01      	subs	r1, r0, #0
 8014784:	9107      	str	r1, [sp, #28]
 8014786:	f000 80e3 	beq.w	8014950 <http_recv+0x370>
        if (content_len >= 0) {
 801478a:	f2c0 80e9 	blt.w	8014960 <http_recv+0x380>
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 801478e:	9b08      	ldr	r3, [sp, #32]
          u8_t post_auto_wnd = 1;
 8014790:	2001      	movs	r0, #1
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 8014792:	9a06      	ldr	r2, [sp, #24]
          u8_t post_auto_wnd = 1;
 8014794:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 8014798:	3304      	adds	r3, #4
          http_uri_buf[0] = 0;
 801479a:	f04f 0e00 	mov.w	lr, #0
          u8_t post_auto_wnd = 1;
 801479e:	f80c 0d01 	strb.w	r0, [ip, #-1]!
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80147a2:	4659      	mov	r1, fp
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80147a4:	eba3 0808 	sub.w	r8, r3, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 80147a8:	1a9b      	subs	r3, r3, r2
          http_uri_buf[0] = 0;
 80147aa:	4877      	ldr	r0, [pc, #476]	; (8014988 <http_recv+0x3a8>)
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80147ac:	f04f 0b3f 	mov.w	fp, #63	; 0x3f
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80147b0:	4547      	cmp	r7, r8
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80147b2:	9a06      	ldr	r2, [sp, #24]
          http_uri_buf[0] = 0;
 80147b4:	f880 e000 	strb.w	lr, [r0]
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80147b8:	bfb4      	ite	lt
 80147ba:	46b8      	movlt	r8, r7
 80147bc:	fa1f f888 	uxthge.w	r8, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 80147c0:	429f      	cmp	r7, r3
 80147c2:	bfa8      	it	ge
 80147c4:	b29f      	uxthge	r7, r3
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80147c6:	463b      	mov	r3, r7
          http_uri_buf[0] = 0;
 80147c8:	4607      	mov	r7, r0
          *crlfcrlf = 0;
 80147ca:	9808      	ldr	r0, [sp, #32]
 80147cc:	f880 e000 	strb.w	lr, [r0]
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80147d0:	4628      	mov	r0, r5
 80147d2:	9701      	str	r7, [sp, #4]
 80147d4:	9f07      	ldr	r7, [sp, #28]
 80147d6:	f8cd c00c 	str.w	ip, [sp, #12]
 80147da:	9700      	str	r7, [sp, #0]
 80147dc:	f8cd b008 	str.w	fp, [sp, #8]
 80147e0:	f7f0 fe02 	bl	80053e8 <httpd_post_begin>
          if (err == ERR_OK) {
 80147e4:	2800      	cmp	r0, #0
 80147e6:	f040 80f9 	bne.w	80149dc <http_recv+0x3fc>
            hs->post_content_len_left = (u32_t)content_len;
 80147ea:	632f      	str	r7, [r5, #48]	; 0x30
            while ((q != NULL) && (q->len <= start_offset)) {
 80147ec:	f1ba 0f00 	cmp.w	sl, #0
 80147f0:	d011      	beq.n	8014816 <http_recv+0x236>
 80147f2:	f8ba 300a 	ldrh.w	r3, [sl, #10]
 80147f6:	4598      	cmp	r8, r3
 80147f8:	f0c0 80d5 	bcc.w	80149a6 <http_recv+0x3c6>
 80147fc:	4652      	mov	r2, sl
 80147fe:	e003      	b.n	8014808 <http_recv+0x228>
 8014800:	8953      	ldrh	r3, [r2, #10]
 8014802:	4543      	cmp	r3, r8
 8014804:	f200 80ce 	bhi.w	80149a4 <http_recv+0x3c4>
              start_offset -= q->len;
 8014808:	eba8 0803 	sub.w	r8, r8, r3
              q = q->next;
 801480c:	6812      	ldr	r2, [r2, #0]
              start_offset -= q->len;
 801480e:	fa1f f888 	uxth.w	r8, r8
            while ((q != NULL) && (q->len <= start_offset)) {
 8014812:	2a00      	cmp	r2, #0
 8014814:	d1f4      	bne.n	8014800 <http_recv+0x220>
            } else if (hs->post_content_len_left == 0) {
 8014816:	9b07      	ldr	r3, [sp, #28]
 8014818:	2b00      	cmp	r3, #0
 801481a:	f000 80f4 	beq.w	8014a06 <http_recv+0x426>
        if (hs->req != NULL) {
 801481e:	6a28      	ldr	r0, [r5, #32]
 8014820:	2800      	cmp	r0, #0
 8014822:	f000 80ec 	beq.w	80149fe <http_recv+0x41e>
          pbuf_free(hs->req);
 8014826:	f001 ffff 	bl	8016828 <pbuf_free>
          hs->req = NULL;
 801482a:	2300      	movs	r3, #0
      pbuf_free(p);
 801482c:	4620      	mov	r0, r4
          hs->req = NULL;
 801482e:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 8014830:	f001 fffa 	bl	8016828 <pbuf_free>
 8014834:	e706      	b.n	8014644 <http_recv+0x64>
    hs->req = p;
 8014836:	622c      	str	r4, [r5, #32]
 8014838:	e717      	b.n	801466a <http_recv+0x8a>
  clen = pbuf_clen(hs->req);
 801483a:	6a28      	ldr	r0, [r5, #32]
 801483c:	f002 f95c 	bl	8016af8 <pbuf_clen>
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 8014840:	6a2b      	ldr	r3, [r5, #32]
 8014842:	891b      	ldrh	r3, [r3, #8]
 8014844:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014848:	d202      	bcs.n	8014850 <http_recv+0x270>
 801484a:	2805      	cmp	r0, #5
 801484c:	f67f aedc 	bls.w	8014608 <http_recv+0x28>
    return http_find_error_file(hs, 400);
 8014850:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8014854:	4628      	mov	r0, r5
 8014856:	f7ff fae5 	bl	8013e24 <http_find_error_file>
 801485a:	4607      	mov	r7, r0
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 801485c:	f107 0310 	add.w	r3, r7, #16
 8014860:	b2db      	uxtb	r3, r3
 8014862:	2b10      	cmp	r3, #16
 8014864:	d91d      	bls.n	80148a2 <http_recv+0x2c2>
 8014866:	4b49      	ldr	r3, [pc, #292]	; (801498c <http_recv+0x3ac>)
 8014868:	f640 2205 	movw	r2, #2565	; 0xa05
 801486c:	4948      	ldr	r1, [pc, #288]	; (8014990 <http_recv+0x3b0>)
 801486e:	4849      	ldr	r0, [pc, #292]	; (8014994 <http_recv+0x3b4>)
 8014870:	f00c f932 	bl	8020ad8 <iprintf>
      if (parsed != ERR_INPROGRESS) {
 8014874:	1d7b      	adds	r3, r7, #5
 8014876:	f43f aec7 	beq.w	8014608 <http_recv+0x28>
        if (hs->req != NULL) {
 801487a:	6a28      	ldr	r0, [r5, #32]
 801487c:	b118      	cbz	r0, 8014886 <http_recv+0x2a6>
          pbuf_free(hs->req);
 801487e:	f001 ffd3 	bl	8016828 <pbuf_free>
          hs->req = NULL;
 8014882:	2300      	movs	r3, #0
 8014884:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 8014886:	4620      	mov	r0, r4
 8014888:	f001 ffce 	bl	8016828 <pbuf_free>
      if (parsed == ERR_OK) {
 801488c:	2f00      	cmp	r7, #0
 801488e:	f43f aed9 	beq.w	8014644 <http_recv+0x64>
      } else if (parsed == ERR_ARG) {
 8014892:	3710      	adds	r7, #16
 8014894:	f43f aec0 	beq.w	8014618 <http_recv+0x38>
 8014898:	e6c2      	b.n	8014620 <http_recv+0x40>
    data = (char *)p->payload;
 801489a:	f8d4 8004 	ldr.w	r8, [r4, #4]
    data_len = p->len;
 801489e:	8967      	ldrh	r7, [r4, #10]
 80148a0:	e6f7      	b.n	8014692 <http_recv+0xb2>
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 80148a2:	4a3d      	ldr	r2, [pc, #244]	; (8014998 <http_recv+0x3b8>)
 80148a4:	fa22 f303 	lsr.w	r3, r2, r3
 80148a8:	07da      	lsls	r2, r3, #31
 80148aa:	d4e3      	bmi.n	8014874 <http_recv+0x294>
 80148ac:	e7db      	b.n	8014866 <http_recv+0x286>
      } else if (!strncmp(data, "POST ", 5)) {
 80148ae:	2205      	movs	r2, #5
 80148b0:	493a      	ldr	r1, [pc, #232]	; (801499c <http_recv+0x3bc>)
 80148b2:	4640      	mov	r0, r8
 80148b4:	f00d f88c 	bl	80219d0 <strncmp>
 80148b8:	4682      	mov	sl, r0
 80148ba:	b988      	cbnz	r0, 80148e0 <http_recv+0x300>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 80148bc:	1f7b      	subs	r3, r7, #5
        sp1 = data + 4;
 80148be:	f108 0204 	add.w	r2, r8, #4
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 80148c2:	f108 0b05 	add.w	fp, r8, #5
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 80148c6:	492d      	ldr	r1, [pc, #180]	; (801497c <http_recv+0x39c>)
 80148c8:	b29b      	uxth	r3, r3
        sp1 = data + 4;
 80148ca:	9204      	str	r2, [sp, #16]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 80148cc:	4658      	mov	r0, fp
 80148ce:	461a      	mov	r2, r3
 80148d0:	9305      	str	r3, [sp, #20]
 80148d2:	f000 f941 	bl	8014b58 <lwip_strnstr>
      if (sp2 == NULL) {
 80148d6:	9b05      	ldr	r3, [sp, #20]
 80148d8:	4681      	mov	r9, r0
 80148da:	b338      	cbz	r0, 801492c <http_recv+0x34c>
        is_post = 1;
 80148dc:	2301      	movs	r3, #1
 80148de:	e700      	b.n	80146e2 <http_recv+0x102>
        data[4] = 0;
 80148e0:	2300      	movs	r3, #0
        return http_find_error_file(hs, 501);
 80148e2:	f240 11f5 	movw	r1, #501	; 0x1f5
 80148e6:	4628      	mov	r0, r5
        data[4] = 0;
 80148e8:	f888 3004 	strb.w	r3, [r8, #4]
        return http_find_error_file(hs, 501);
 80148ec:	f7ff fa9a 	bl	8013e24 <http_find_error_file>
 80148f0:	4607      	mov	r7, r0
 80148f2:	e7b3      	b.n	801485c <http_recv+0x27c>
        if (hs->req != NULL) {
 80148f4:	2800      	cmp	r0, #0
 80148f6:	f43f ae87 	beq.w	8014608 <http_recv+0x28>
          pbuf_free(hs->req);
 80148fa:	f001 ff95 	bl	8016828 <pbuf_free>
          hs->req = NULL;
 80148fe:	622f      	str	r7, [r5, #32]
      pbuf_free(p);
 8014900:	4620      	mov	r0, r4
 8014902:	f001 ff91 	bl	8016828 <pbuf_free>
 8014906:	e68b      	b.n	8014620 <http_recv+0x40>
            return http_find_file(hs, uri, is_09);
 8014908:	4652      	mov	r2, sl
 801490a:	4659      	mov	r1, fp
 801490c:	4628      	mov	r0, r5
 801490e:	f7ff f979 	bl	8013c04 <http_find_file>
 8014912:	4607      	mov	r7, r0
 8014914:	e7a2      	b.n	801485c <http_recv+0x27c>
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8014916:	4652      	mov	r2, sl
 8014918:	4916      	ldr	r1, [pc, #88]	; (8014974 <http_recv+0x394>)
 801491a:	4658      	mov	r0, fp
 801491c:	9305      	str	r3, [sp, #20]
        is_09 = 1;
 801491e:	f04f 0a01 	mov.w	sl, #1
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8014922:	f000 f919 	bl	8014b58 <lwip_strnstr>
 8014926:	9b05      	ldr	r3, [sp, #20]
 8014928:	4681      	mov	r9, r0
 801492a:	e6da      	b.n	80146e2 <http_recv+0x102>
 801492c:	461a      	mov	r2, r3
 801492e:	4658      	mov	r0, fp
 8014930:	4910      	ldr	r1, [pc, #64]	; (8014974 <http_recv+0x394>)
 8014932:	f000 f911 	bl	8014b58 <lwip_strnstr>
 8014936:	e78b      	b.n	8014850 <http_recv+0x270>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 8014938:	463a      	mov	r2, r7
 801493a:	4919      	ldr	r1, [pc, #100]	; (80149a0 <http_recv+0x3c0>)
 801493c:	4640      	mov	r0, r8
 801493e:	f000 f90b 	bl	8014b58 <lwip_strnstr>
 8014942:	9b05      	ldr	r3, [sp, #20]
 8014944:	2800      	cmp	r0, #0
 8014946:	d050      	beq.n	80149ea <http_recv+0x40a>
            hs->keepalive = 1;
 8014948:	2201      	movs	r2, #1
 801494a:	f885 2029 	strb.w	r2, [r5, #41]	; 0x29
 801494e:	e6e1      	b.n	8014714 <http_recv+0x134>
          if ((content_len_num[0] != '0') || (content_len_num[1] != '\r')) {
 8014950:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014952:	7c13      	ldrb	r3, [r2, #16]
 8014954:	2b30      	cmp	r3, #48	; 0x30
 8014956:	d103      	bne.n	8014960 <http_recv+0x380>
 8014958:	7c53      	ldrb	r3, [r2, #17]
 801495a:	2b0d      	cmp	r3, #13
 801495c:	f43f af17 	beq.w	801478e <http_recv+0x1ae>
              *sp1 = ' ';
 8014960:	2320      	movs	r3, #32
 8014962:	9a04      	ldr	r2, [sp, #16]
 8014964:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 8014966:	9a05      	ldr	r2, [sp, #20]
              *sp2 = ' ';
 8014968:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 801496c:	7013      	strb	r3, [r2, #0]
 801496e:	e76f      	b.n	8014850 <http_recv+0x270>
 8014970:	20029a38 	.word	0x20029a38
 8014974:	08025bac 	.word	0x08025bac
 8014978:	0803cca0 	.word	0x0803cca0
 801497c:	080262a8 	.word	0x080262a8
 8014980:	08024b0c 	.word	0x08024b0c
 8014984:	0803cce0 	.word	0x0803cce0
 8014988:	200299f4 	.word	0x200299f4
 801498c:	0803cc08 	.word	0x0803cc08
 8014990:	0803ccf4 	.word	0x0803ccf4
 8014994:	08026a84 	.word	0x08026a84
 8014998:	00010901 	.word	0x00010901
 801499c:	0803cca8 	.word	0x0803cca8
 80149a0:	0803ccb0 	.word	0x0803ccb0
 80149a4:	4692      	mov	sl, r2
              pbuf_remove_header(q, start_offset);
 80149a6:	4641      	mov	r1, r8
 80149a8:	4650      	mov	r0, sl
 80149aa:	f001 ff01 	bl	80167b0 <pbuf_remove_header>
              pbuf_ref(q);
 80149ae:	4650      	mov	r0, sl
 80149b0:	f002 f8ae 	bl	8016b10 <pbuf_ref>
              return http_post_rxpbuf(hs, q);
 80149b4:	4651      	mov	r1, sl
 80149b6:	4628      	mov	r0, r5
 80149b8:	f7ff fa0e 	bl	8013dd8 <http_post_rxpbuf>
 80149bc:	4607      	mov	r7, r0
            if (err != ERR_OK) {
 80149be:	2f00      	cmp	r7, #0
 80149c0:	f43f af2d 	beq.w	801481e <http_recv+0x23e>
              *sp1 = ' ';
 80149c4:	2320      	movs	r3, #32
 80149c6:	9a04      	ldr	r2, [sp, #16]
            if (err == ERR_ARG) {
 80149c8:	f117 0f10 	cmn.w	r7, #16
              *sp1 = ' ';
 80149cc:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 80149ce:	9a05      	ldr	r2, [sp, #20]
              *sp2 = ' ';
 80149d0:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 80149d4:	7013      	strb	r3, [r2, #0]
            if (err == ERR_ARG) {
 80149d6:	f43f af3b 	beq.w	8014850 <http_recv+0x270>
 80149da:	e73f      	b.n	801485c <http_recv+0x27c>
            return http_find_file(hs, http_uri_buf, 0);
 80149dc:	2200      	movs	r2, #0
 80149de:	4913      	ldr	r1, [pc, #76]	; (8014a2c <http_recv+0x44c>)
 80149e0:	4628      	mov	r0, r5
 80149e2:	f7ff f90f 	bl	8013c04 <http_find_file>
 80149e6:	4607      	mov	r7, r0
 80149e8:	e7e9      	b.n	80149be <http_recv+0x3de>
                         lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE2, data_len))) {
 80149ea:	463a      	mov	r2, r7
 80149ec:	4910      	ldr	r1, [pc, #64]	; (8014a30 <http_recv+0x450>)
 80149ee:	4640      	mov	r0, r8
 80149f0:	9305      	str	r3, [sp, #20]
 80149f2:	f000 f8b1 	bl	8014b58 <lwip_strnstr>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 80149f6:	9b05      	ldr	r3, [sp, #20]
 80149f8:	2800      	cmp	r0, #0
 80149fa:	d1a5      	bne.n	8014948 <http_recv+0x368>
 80149fc:	e687      	b.n	801470e <http_recv+0x12e>
      pbuf_free(p);
 80149fe:	4620      	mov	r0, r4
 8014a00:	f001 ff12 	bl	8016828 <pbuf_free>
 8014a04:	e61e      	b.n	8014644 <http_recv+0x64>
              q = pbuf_alloc(PBUF_RAW, 0, PBUF_REF);
 8014a06:	9907      	ldr	r1, [sp, #28]
 8014a08:	2241      	movs	r2, #65	; 0x41
 8014a0a:	4608      	mov	r0, r1
 8014a0c:	f001 ff7a 	bl	8016904 <pbuf_alloc>
              return http_post_rxpbuf(hs, q);
 8014a10:	4601      	mov	r1, r0
 8014a12:	4628      	mov	r0, r5
 8014a14:	f7ff f9e0 	bl	8013dd8 <http_post_rxpbuf>
 8014a18:	4607      	mov	r7, r0
 8014a1a:	e7d0      	b.n	80149be <http_recv+0x3de>
              *sp1 = ' ';
 8014a1c:	2320      	movs	r3, #32
 8014a1e:	9a04      	ldr	r2, [sp, #16]
 8014a20:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 8014a22:	9a05      	ldr	r2, [sp, #20]
              *sp2 = ' ';
 8014a24:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 8014a28:	7013      	strb	r3, [r2, #0]
 8014a2a:	e5ed      	b.n	8014608 <http_recv+0x28>
 8014a2c:	200299f4 	.word	0x200299f4
 8014a30:	0803ccc8 	.word	0x0803ccc8

08014a34 <http_err>:
  if (hs != NULL) {
 8014a34:	b140      	cbz	r0, 8014a48 <http_err+0x14>
{
 8014a36:	b510      	push	{r4, lr}
 8014a38:	4604      	mov	r4, r0
    http_state_eof(hs);
 8014a3a:	f7fe ff7d 	bl	8013938 <http_state_eof>
    HTTP_FREE_HTTP_STATE(hs);
 8014a3e:	4620      	mov	r0, r4
}
 8014a40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HTTP_FREE_HTTP_STATE(hs);
 8014a44:	f001 b830 	b.w	8015aa8 <mem_free>
 8014a48:	4770      	bx	lr
 8014a4a:	bf00      	nop

08014a4c <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 8014a4c:	b510      	push	{r4, lr}
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 8014a4e:	202e      	movs	r0, #46	; 0x2e
 8014a50:	f003 fafe 	bl	8018050 <tcp_new_ip_type>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 8014a54:	b310      	cbz	r0, 8014a9c <httpd_init+0x50>
 8014a56:	4604      	mov	r4, r0
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 8014a58:	2101      	movs	r1, #1
 8014a5a:	f002 fd31 	bl	80174c0 <tcp_setprio>
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 8014a5e:	2250      	movs	r2, #80	; 0x50
 8014a60:	4917      	ldr	r1, [pc, #92]	; (8014ac0 <httpd_init+0x74>)
 8014a62:	4620      	mov	r0, r4
 8014a64:	f002 fbca 	bl	80171fc <tcp_bind>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 8014a68:	bb08      	cbnz	r0, 8014aae <httpd_init+0x62>
    pcb = altcp_listen(pcb);
 8014a6a:	4620      	mov	r0, r4
 8014a6c:	21ff      	movs	r1, #255	; 0xff
 8014a6e:	f002 fc93 	bl	8017398 <tcp_listen_with_backlog>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 8014a72:	4604      	mov	r4, r0
 8014a74:	b128      	cbz	r0, 8014a82 <httpd_init+0x36>
    altcp_accept(pcb, http_accept);
 8014a76:	4620      	mov	r0, r4
 8014a78:	4912      	ldr	r1, [pc, #72]	; (8014ac4 <httpd_init+0x78>)
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
}
 8014a7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    altcp_accept(pcb, http_accept);
 8014a7e:	f002 bdad 	b.w	80175dc <tcp_accept>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 8014a82:	4911      	ldr	r1, [pc, #68]	; (8014ac8 <httpd_init+0x7c>)
 8014a84:	f640 2259 	movw	r2, #2649	; 0xa59
 8014a88:	4b10      	ldr	r3, [pc, #64]	; (8014acc <httpd_init+0x80>)
 8014a8a:	4811      	ldr	r0, [pc, #68]	; (8014ad0 <httpd_init+0x84>)
 8014a8c:	f00c f824 	bl	8020ad8 <iprintf>
    altcp_accept(pcb, http_accept);
 8014a90:	4620      	mov	r0, r4
 8014a92:	490c      	ldr	r1, [pc, #48]	; (8014ac4 <httpd_init+0x78>)
}
 8014a94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    altcp_accept(pcb, http_accept);
 8014a98:	f002 bda0 	b.w	80175dc <tcp_accept>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 8014a9c:	4b0b      	ldr	r3, [pc, #44]	; (8014acc <httpd_init+0x80>)
 8014a9e:	f640 2272 	movw	r2, #2674	; 0xa72
 8014aa2:	490c      	ldr	r1, [pc, #48]	; (8014ad4 <httpd_init+0x88>)
 8014aa4:	480a      	ldr	r0, [pc, #40]	; (8014ad0 <httpd_init+0x84>)
}
 8014aa6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 8014aaa:	f00c b815 	b.w	8020ad8 <iprintf>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 8014aae:	4b07      	ldr	r3, [pc, #28]	; (8014acc <httpd_init+0x80>)
 8014ab0:	f640 2257 	movw	r2, #2647	; 0xa57
 8014ab4:	4908      	ldr	r1, [pc, #32]	; (8014ad8 <httpd_init+0x8c>)
 8014ab6:	4806      	ldr	r0, [pc, #24]	; (8014ad0 <httpd_init+0x84>)
 8014ab8:	f00c f80e 	bl	8020ad8 <iprintf>
 8014abc:	e7d5      	b.n	8014a6a <httpd_init+0x1e>
 8014abe:	bf00      	nop
 8014ac0:	0803f774 	.word	0x0803f774
 8014ac4:	080139a9 	.word	0x080139a9
 8014ac8:	0803ce70 	.word	0x0803ce70
 8014acc:	0803cc08 	.word	0x0803cc08
 8014ad0:	08026a84 	.word	0x08026a84
 8014ad4:	0803ce38 	.word	0x0803ce38
 8014ad8:	0803ce54 	.word	0x0803ce54

08014adc <http_set_ssi_handler>:
 * @param tags an array of SSI tag strings to search for in SSI-enabled files
 * @param num_tags number of tags in the 'tags' array
 */
void
http_set_ssi_handler(tSSIHandler ssi_handler, const char **tags, int num_tags)
{
 8014adc:	b570      	push	{r4, r5, r6, lr}
 8014ade:	460d      	mov	r5, r1
 8014ae0:	4614      	mov	r4, r2
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_set_ssi_handler\n"));

  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 8014ae2:	4606      	mov	r6, r0
 8014ae4:	b1c8      	cbz	r0, 8014b1a <http_set_ssi_handler+0x3e>
  httpd_ssi_handler = ssi_handler;
 8014ae6:	4b11      	ldr	r3, [pc, #68]	; (8014b2c <http_set_ssi_handler+0x50>)
 8014ae8:	601e      	str	r6, [r3, #0]

#if LWIP_HTTPD_SSI_RAW
  LWIP_UNUSED_ARG(tags);
  LWIP_UNUSED_ARG(num_tags);
#else /* LWIP_HTTPD_SSI_RAW */
  LWIP_ASSERT("no tags given", tags != NULL);
 8014aea:	b175      	cbz	r5, 8014b0a <http_set_ssi_handler+0x2e>
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 8014aec:	2c00      	cmp	r4, #0
 8014aee:	dd04      	ble.n	8014afa <http_set_ssi_handler+0x1e>

  httpd_tags = tags;
 8014af0:	4a0f      	ldr	r2, [pc, #60]	; (8014b30 <http_set_ssi_handler+0x54>)
  httpd_num_tags = num_tags;
 8014af2:	4b10      	ldr	r3, [pc, #64]	; (8014b34 <http_set_ssi_handler+0x58>)
  httpd_tags = tags;
 8014af4:	6015      	str	r5, [r2, #0]
  httpd_num_tags = num_tags;
 8014af6:	601c      	str	r4, [r3, #0]
#endif /* !LWIP_HTTPD_SSI_RAW */
}
 8014af8:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 8014afa:	4b0f      	ldr	r3, [pc, #60]	; (8014b38 <http_set_ssi_handler+0x5c>)
 8014afc:	f640 229f 	movw	r2, #2719	; 0xa9f
 8014b00:	490e      	ldr	r1, [pc, #56]	; (8014b3c <http_set_ssi_handler+0x60>)
 8014b02:	480f      	ldr	r0, [pc, #60]	; (8014b40 <http_set_ssi_handler+0x64>)
 8014b04:	f00b ffe8 	bl	8020ad8 <iprintf>
 8014b08:	e7f2      	b.n	8014af0 <http_set_ssi_handler+0x14>
  LWIP_ASSERT("no tags given", tags != NULL);
 8014b0a:	4b0b      	ldr	r3, [pc, #44]	; (8014b38 <http_set_ssi_handler+0x5c>)
 8014b0c:	f640 229e 	movw	r2, #2718	; 0xa9e
 8014b10:	490c      	ldr	r1, [pc, #48]	; (8014b44 <http_set_ssi_handler+0x68>)
 8014b12:	480b      	ldr	r0, [pc, #44]	; (8014b40 <http_set_ssi_handler+0x64>)
 8014b14:	f00b ffe0 	bl	8020ad8 <iprintf>
 8014b18:	e7e8      	b.n	8014aec <http_set_ssi_handler+0x10>
  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 8014b1a:	4b07      	ldr	r3, [pc, #28]	; (8014b38 <http_set_ssi_handler+0x5c>)
 8014b1c:	f640 2297 	movw	r2, #2711	; 0xa97
 8014b20:	4909      	ldr	r1, [pc, #36]	; (8014b48 <http_set_ssi_handler+0x6c>)
 8014b22:	4807      	ldr	r0, [pc, #28]	; (8014b40 <http_set_ssi_handler+0x64>)
 8014b24:	f00b ffd8 	bl	8020ad8 <iprintf>
 8014b28:	e7dd      	b.n	8014ae6 <http_set_ssi_handler+0xa>
 8014b2a:	bf00      	nop
 8014b2c:	20029e38 	.word	0x20029e38
 8014b30:	20029e3c 	.word	0x20029e3c
 8014b34:	20029a34 	.word	0x20029a34
 8014b38:	0803cc08 	.word	0x0803cc08
 8014b3c:	0803cde8 	.word	0x0803cde8
 8014b40:	08026a84 	.word	0x08026a84
 8014b44:	0803cdd8 	.word	0x0803cdd8
 8014b48:	0803cdc0 	.word	0x0803cdc0

08014b4c <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return PP_HTONS(n);
 8014b4c:	ba40      	rev16	r0, r0
}
 8014b4e:	b280      	uxth	r0, r0
 8014b50:	4770      	bx	lr
 8014b52:	bf00      	nop

08014b54 <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return PP_HTONL(n);
}
 8014b54:	ba00      	rev	r0, r0
 8014b56:	4770      	bx	lr

08014b58 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 8014b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b5c:	4604      	mov	r4, r0
  const char *p;
  size_t tokenlen = strlen(token);
 8014b5e:	4608      	mov	r0, r1
{
 8014b60:	4688      	mov	r8, r1
 8014b62:	4616      	mov	r6, r2
  size_t tokenlen = strlen(token);
 8014b64:	f7eb fb76 	bl	8000254 <strlen>
  if (tokenlen == 0) {
 8014b68:	b1c0      	cbz	r0, 8014b9c <lwip_strnstr+0x44>
 8014b6a:	4605      	mov	r5, r0
    return LWIP_CONST_CAST(char *, buffer);
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 8014b6c:	7820      	ldrb	r0, [r4, #0]
 8014b6e:	b1b0      	cbz	r0, 8014b9e <lwip_strnstr+0x46>
 8014b70:	4426      	add	r6, r4
 8014b72:	1963      	adds	r3, r4, r5
 8014b74:	429e      	cmp	r6, r3
 8014b76:	d314      	bcc.n	8014ba2 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 8014b78:	f898 7000 	ldrb.w	r7, [r8]
 8014b7c:	e005      	b.n	8014b8a <lwip_strnstr+0x32>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 8014b7e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8014b82:	1963      	adds	r3, r4, r5
 8014b84:	b158      	cbz	r0, 8014b9e <lwip_strnstr+0x46>
 8014b86:	429e      	cmp	r6, r3
 8014b88:	d30b      	bcc.n	8014ba2 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 8014b8a:	4287      	cmp	r7, r0
 8014b8c:	d1f7      	bne.n	8014b7e <lwip_strnstr+0x26>
 8014b8e:	462a      	mov	r2, r5
 8014b90:	4641      	mov	r1, r8
 8014b92:	4620      	mov	r0, r4
 8014b94:	f00c ff1c 	bl	80219d0 <strncmp>
 8014b98:	2800      	cmp	r0, #0
 8014b9a:	d1f0      	bne.n	8014b7e <lwip_strnstr+0x26>
 8014b9c:	4620      	mov	r0, r4
      return LWIP_CONST_CAST(char *, p);
    }
  }
  return NULL;
}
 8014b9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return NULL;
 8014ba2:	2000      	movs	r0, #0
}
 8014ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014ba8 <lwip_stricmp>:
lwip_stricmp(const char *str1, const char *str2)
{
  char c1, c2;

  do {
    c1 = *str1++;
 8014ba8:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 8014bac:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 8014bb0:	4293      	cmp	r3, r2
 8014bb2:	d01c      	beq.n	8014bee <lwip_stricmp+0x46>
{
 8014bb4:	b430      	push	{r4, r5}
 8014bb6:	f043 0420 	orr.w	r4, r3, #32
 8014bba:	f042 0520 	orr.w	r5, r2, #32
 8014bbe:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8014bc2:	2a19      	cmp	r2, #25
 8014bc4:	d810      	bhi.n	8014be8 <lwip_stricmp+0x40>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 8014bc6:	42ac      	cmp	r4, r5
 8014bc8:	d10e      	bne.n	8014be8 <lwip_stricmp+0x40>
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
  } while (c1 != 0);
 8014bca:	b1a3      	cbz	r3, 8014bf6 <lwip_stricmp+0x4e>
    c1 = *str1++;
 8014bcc:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 8014bd0:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 8014bd4:	4293      	cmp	r3, r2
 8014bd6:	d0f8      	beq.n	8014bca <lwip_stricmp+0x22>
 8014bd8:	f043 0420 	orr.w	r4, r3, #32
 8014bdc:	f042 0520 	orr.w	r5, r2, #32
 8014be0:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8014be4:	2a19      	cmp	r2, #25
 8014be6:	d9ee      	bls.n	8014bc6 <lwip_stricmp+0x1e>
        return 1;
 8014be8:	2001      	movs	r0, #1
  return 0;
}
 8014bea:	bc30      	pop	{r4, r5}
 8014bec:	4770      	bx	lr
  } while (c1 != 0);
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	d1da      	bne.n	8014ba8 <lwip_stricmp>
  return 0;
 8014bf2:	4618      	mov	r0, r3
}
 8014bf4:	4770      	bx	lr
  return 0;
 8014bf6:	4618      	mov	r0, r3
}
 8014bf8:	bc30      	pop	{r4, r5}
 8014bfa:	4770      	bx	lr

08014bfc <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 8014bfc:	b470      	push	{r4, r5, r6}
 8014bfe:	e005      	b.n	8014c0c <lwip_strnicmp+0x10>
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 8014c00:	42b5      	cmp	r5, r6
 8014c02:	d111      	bne.n	8014c28 <lwip_strnicmp+0x2c>
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
    len--;
  } while ((len != 0) && (c1 != 0));
 8014c04:	f112 32ff 	adds.w	r2, r2, #4294967295
 8014c08:	d011      	beq.n	8014c2e <lwip_strnicmp+0x32>
 8014c0a:	b183      	cbz	r3, 8014c2e <lwip_strnicmp+0x32>
    c1 = *str1++;
 8014c0c:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 8014c10:	f811 4b01 	ldrb.w	r4, [r1], #1
    if (c1 != c2) {
 8014c14:	42a3      	cmp	r3, r4
 8014c16:	d0f5      	beq.n	8014c04 <lwip_strnicmp+0x8>
 8014c18:	f043 0520 	orr.w	r5, r3, #32
 8014c1c:	f044 0620 	orr.w	r6, r4, #32
 8014c20:	f1a5 0461 	sub.w	r4, r5, #97	; 0x61
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8014c24:	2c19      	cmp	r4, #25
 8014c26:	d9eb      	bls.n	8014c00 <lwip_strnicmp+0x4>
        return 1;
 8014c28:	2001      	movs	r0, #1
  return 0;
}
 8014c2a:	bc70      	pop	{r4, r5, r6}
 8014c2c:	4770      	bx	lr
  return 0;
 8014c2e:	2000      	movs	r0, #0
}
 8014c30:	bc70      	pop	{r4, r5, r6}
 8014c32:	4770      	bx	lr

08014c34 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 8014c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014c38:	0106      	lsls	r6, r0, #4
 8014c3a:	4c24      	ldr	r4, [pc, #144]	; (8014ccc <dns_call_found+0x98>)
 8014c3c:	4605      	mov	r5, r0
 8014c3e:	468a      	mov	sl, r1
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 8014c40:	eb06 0800 	add.w	r8, r6, r0
 8014c44:	4f22      	ldr	r7, [pc, #136]	; (8014cd0 <dns_call_found+0x9c>)
 8014c46:	f104 0930 	add.w	r9, r4, #48	; 0x30
 8014c4a:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8014c4e:	f108 0810 	add.w	r8, r8, #16
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 8014c52:	6823      	ldr	r3, [r4, #0]
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 8014c54:	4651      	mov	r1, sl
 8014c56:	eb07 0008 	add.w	r0, r7, r8
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 8014c5a:	b133      	cbz	r3, 8014c6a <dns_call_found+0x36>
 8014c5c:	7a22      	ldrb	r2, [r4, #8]
 8014c5e:	42aa      	cmp	r2, r5
 8014c60:	d103      	bne.n	8014c6a <dns_call_found+0x36>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 8014c62:	6862      	ldr	r2, [r4, #4]
 8014c64:	4798      	blx	r3
      /* flush this entry */
      dns_requests[i].found = NULL;
 8014c66:	2300      	movs	r3, #0
 8014c68:	6023      	str	r3, [r4, #0]
 8014c6a:	340c      	adds	r4, #12
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8014c6c:	454c      	cmp	r4, r9
 8014c6e:	d1f0      	bne.n	8014c52 <dns_call_found+0x1e>
 8014c70:	1973      	adds	r3, r6, r5
 8014c72:	2400      	movs	r4, #0
 8014c74:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 8014c78:	4f15      	ldr	r7, [pc, #84]	; (8014cd0 <dns_call_found+0x9c>)
 8014c7a:	7bd9      	ldrb	r1, [r3, #15]
 8014c7c:	463a      	mov	r2, r7
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (i == idx) {
 8014c7e:	b2e3      	uxtb	r3, r4
 8014c80:	3401      	adds	r4, #1
 8014c82:	42ab      	cmp	r3, r5
 8014c84:	d002      	beq.n	8014c8c <dns_call_found+0x58>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 8014c86:	7a93      	ldrb	r3, [r2, #10]
 8014c88:	2b02      	cmp	r3, #2
 8014c8a:	d015      	beq.n	8014cb8 <dns_call_found+0x84>
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8014c8c:	2c04      	cmp	r4, #4
 8014c8e:	f502 7288 	add.w	r2, r2, #272	; 0x110
 8014c92:	d1f4      	bne.n	8014c7e <dns_call_found+0x4a>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
        break;
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 8014c94:	2903      	cmp	r1, #3
 8014c96:	d80d      	bhi.n	8014cb4 <dns_call_found+0x80>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8014c98:	4435      	add	r5, r6
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 8014c9a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 8014cd4 <dns_call_found+0xa0>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8014c9e:	eb07 1705 	add.w	r7, r7, r5, lsl #4
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 8014ca2:	f858 0021 	ldr.w	r0, [r8, r1, lsl #2]
 8014ca6:	f007 f8d9 	bl	801be5c <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8014caa:	2200      	movs	r2, #0
 8014cac:	7bfb      	ldrb	r3, [r7, #15]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 8014cae:	73fc      	strb	r4, [r7, #15]
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8014cb0:	f848 2023 	str.w	r2, [r8, r3, lsl #2]
  }
#endif
}
 8014cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 8014cb8:	7bd3      	ldrb	r3, [r2, #15]
 8014cba:	428b      	cmp	r3, r1
 8014cbc:	d1e6      	bne.n	8014c8c <dns_call_found+0x58>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 8014cbe:	4435      	add	r5, r6
 8014cc0:	2304      	movs	r3, #4
 8014cc2:	eb07 1705 	add.w	r7, r7, r5, lsl #4
 8014cc6:	73fb      	strb	r3, [r7, #15]
 8014cc8:	e7f4      	b.n	8014cb4 <dns_call_found+0x80>
 8014cca:	bf00      	nop
 8014ccc:	20029e54 	.word	0x20029e54
 8014cd0:	20029e90 	.word	0x20029e90
 8014cd4:	20029e44 	.word	0x20029e44

08014cd8 <dns_send>:
{
 8014cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 8014cdc:	0103      	lsls	r3, r0, #4
{
 8014cde:	b087      	sub	sp, #28
 8014ce0:	4681      	mov	r9, r0
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 8014ce2:	181c      	adds	r4, r3, r0
 8014ce4:	9301      	str	r3, [sp, #4]
 8014ce6:	4b60      	ldr	r3, [pc, #384]	; (8014e68 <dns_send+0x190>)
 8014ce8:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8014cec:	7ae3      	ldrb	r3, [r4, #11]
 8014cee:	2b01      	cmp	r3, #1
 8014cf0:	d907      	bls.n	8014d02 <dns_send+0x2a>
 8014cf2:	4b5e      	ldr	r3, [pc, #376]	; (8014e6c <dns_send+0x194>)
 8014cf4:	f240 22fa 	movw	r2, #762	; 0x2fa
 8014cf8:	495d      	ldr	r1, [pc, #372]	; (8014e70 <dns_send+0x198>)
 8014cfa:	485e      	ldr	r0, [pc, #376]	; (8014e74 <dns_send+0x19c>)
 8014cfc:	f00b feec 	bl	8020ad8 <iprintf>
 8014d00:	7ae3      	ldrb	r3, [r4, #11]
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 8014d02:	4a5d      	ldr	r2, [pc, #372]	; (8014e78 <dns_send+0x1a0>)
 8014d04:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8014d08:	2c00      	cmp	r4, #0
 8014d0a:	f000 8099 	beq.w	8014e40 <dns_send+0x168>
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 8014d0e:	9b01      	ldr	r3, [sp, #4]
 8014d10:	4e55      	ldr	r6, [pc, #340]	; (8014e68 <dns_send+0x190>)
 8014d12:	eb03 0409 	add.w	r4, r3, r9
 8014d16:	0124      	lsls	r4, r4, #4
 8014d18:	f104 0510 	add.w	r5, r4, #16
 8014d1c:	4435      	add	r5, r6
 8014d1e:	4628      	mov	r0, r5
 8014d20:	f7eb fa98 	bl	8000254 <strlen>
 8014d24:	f100 0112 	add.w	r1, r0, #18
 8014d28:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014d2c:	2036      	movs	r0, #54	; 0x36
 8014d2e:	b289      	uxth	r1, r1
 8014d30:	f001 fde8 	bl	8016904 <pbuf_alloc>
  if (p != NULL) {
 8014d34:	4680      	mov	r8, r0
 8014d36:	2800      	cmp	r0, #0
 8014d38:	f000 8093 	beq.w	8014e62 <dns_send+0x18a>
    hdr.id = lwip_htons(entry->txid);
 8014d3c:	4434      	add	r4, r6
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8014d3e:	2300      	movs	r3, #0
    query_idx = SIZEOF_DNS_HDR;
 8014d40:	260c      	movs	r6, #12
    --hostname;
 8014d42:	3d01      	subs	r5, #1
    hdr.id = lwip_htons(entry->txid);
 8014d44:	8920      	ldrh	r0, [r4, #8]
      if (query_idx + n + 1 > 0xFFFF) {
 8014d46:	f64f 7bfe 	movw	fp, #65534	; 0xfffe
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8014d4a:	9304      	str	r3, [sp, #16]
 8014d4c:	9303      	str	r3, [sp, #12]
 8014d4e:	9305      	str	r3, [sp, #20]
    hdr.id = lwip_htons(entry->txid);
 8014d50:	f7ff fefc 	bl	8014b4c <lwip_htons>
    hdr.flags1 = DNS_FLAG1_RD;
 8014d54:	2201      	movs	r2, #1
    hdr.numquestions = PP_HTONS(1);
 8014d56:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdr.id = lwip_htons(entry->txid);
 8014d5a:	f8ad 000c 	strh.w	r0, [sp, #12]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8014d5e:	eb0d 0106 	add.w	r1, sp, r6
    hdr.flags1 = DNS_FLAG1_RD;
 8014d62:	f88d 200e 	strb.w	r2, [sp, #14]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8014d66:	4640      	mov	r0, r8
 8014d68:	4632      	mov	r2, r6
    hdr.numquestions = PP_HTONS(1);
 8014d6a:	f8ad 3010 	strh.w	r3, [sp, #16]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8014d6e:	f002 f83f 	bl	8016df0 <pbuf_take>
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014d72:	786b      	ldrb	r3, [r5, #1]
      ++hostname;
 8014d74:	1c6f      	adds	r7, r5, #1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014d76:	2b2e      	cmp	r3, #46	; 0x2e
 8014d78:	d051      	beq.n	8014e1e <dns_send+0x146>
 8014d7a:	2b00      	cmp	r3, #0
 8014d7c:	d04f      	beq.n	8014e1e <dns_send+0x146>
      ++hostname;
 8014d7e:	463d      	mov	r5, r7
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014d80:	2400      	movs	r4, #0
 8014d82:	e000      	b.n	8014d86 <dns_send+0xae>
 8014d84:	b12b      	cbz	r3, 8014d92 <dns_send+0xba>
 8014d86:	f815 3f01 	ldrb.w	r3, [r5, #1]!
        ++n;
 8014d8a:	3401      	adds	r4, #1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014d8c:	2b2e      	cmp	r3, #46	; 0x2e
        ++n;
 8014d8e:	b2e4      	uxtb	r4, r4
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014d90:	d1f8      	bne.n	8014d84 <dns_send+0xac>
 8014d92:	4623      	mov	r3, r4
 8014d94:	eba5 0a07 	sub.w	sl, r5, r7
      if (query_idx + n + 1 > 0xFFFF) {
 8014d98:	4433      	add	r3, r6
 8014d9a:	fa1f fa8a 	uxth.w	sl, sl
 8014d9e:	455b      	cmp	r3, fp
 8014da0:	dc45      	bgt.n	8014e2e <dns_send+0x156>
      pbuf_put_at(p, query_idx, n);
 8014da2:	4622      	mov	r2, r4
 8014da4:	4631      	mov	r1, r6
 8014da6:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 8014da8:	4434      	add	r4, r6
      pbuf_put_at(p, query_idx, n);
 8014daa:	f002 f8ef 	bl	8016f8c <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 8014dae:	1c73      	adds	r3, r6, #1
      query_idx = (u16_t)(query_idx + n + 1);
 8014db0:	b2a4      	uxth	r4, r4
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 8014db2:	4652      	mov	r2, sl
 8014db4:	4639      	mov	r1, r7
 8014db6:	b29b      	uxth	r3, r3
 8014db8:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 8014dba:	1c66      	adds	r6, r4, #1
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 8014dbc:	f002 f880 	bl	8016ec0 <pbuf_take_at>
    } while (*hostname != 0);
 8014dc0:	782a      	ldrb	r2, [r5, #0]
      query_idx = (u16_t)(query_idx + n + 1);
 8014dc2:	b2b6      	uxth	r6, r6
    } while (*hostname != 0);
 8014dc4:	2a00      	cmp	r2, #0
 8014dc6:	d1d4      	bne.n	8014d72 <dns_send+0x9a>
    pbuf_put_at(p, query_idx, 0);
 8014dc8:	4631      	mov	r1, r6
 8014dca:	4640      	mov	r0, r8
 8014dcc:	f002 f8de 	bl	8016f8c <pbuf_put_at>
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8014dd0:	a906      	add	r1, sp, #24
    query_idx++;
 8014dd2:	1ca3      	adds	r3, r4, #2
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8014dd4:	f04f 2001 	mov.w	r0, #16777472	; 0x1000100
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 8014dd8:	2204      	movs	r2, #4
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8014dda:	4d27      	ldr	r5, [pc, #156]	; (8014e78 <dns_send+0x1a0>)
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8014ddc:	f841 0d10 	str.w	r0, [r1, #-16]!
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 8014de0:	b29b      	uxth	r3, r3
 8014de2:	4640      	mov	r0, r8
 8014de4:	f002 f86c 	bl	8016ec0 <pbuf_take_at>
      dst = &dns_servers[entry->server_idx];
 8014de8:	9b01      	ldr	r3, [sp, #4]
 8014dea:	4a1f      	ldr	r2, [pc, #124]	; (8014e68 <dns_send+0x190>)
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8014dec:	4641      	mov	r1, r8
      dst = &dns_servers[entry->server_idx];
 8014dee:	444b      	add	r3, r9
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8014df0:	4822      	ldr	r0, [pc, #136]	; (8014e7c <dns_send+0x1a4>)
      dst = &dns_servers[entry->server_idx];
 8014df2:	4699      	mov	r9, r3
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8014df4:	2335      	movs	r3, #53	; 0x35
      dst = &dns_servers[entry->server_idx];
 8014df6:	eb02 1a09 	add.w	sl, r2, r9, lsl #4
 8014dfa:	f89a 200b 	ldrb.w	r2, [sl, #11]
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8014dfe:	f89a 400f 	ldrb.w	r4, [sl, #15]
 8014e02:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8014e06:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8014e0a:	f006 ff81 	bl	801bd10 <udp_sendto>
 8014e0e:	4605      	mov	r5, r0
    pbuf_free(p);
 8014e10:	4640      	mov	r0, r8
 8014e12:	f001 fd09 	bl	8016828 <pbuf_free>
}
 8014e16:	4628      	mov	r0, r5
 8014e18:	b007      	add	sp, #28
 8014e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014e1e:	f04f 0a00 	mov.w	sl, #0
      ++hostname;
 8014e22:	463d      	mov	r5, r7
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014e24:	4653      	mov	r3, sl
 8014e26:	4654      	mov	r4, sl
      if (query_idx + n + 1 > 0xFFFF) {
 8014e28:	4433      	add	r3, r6
 8014e2a:	455b      	cmp	r3, fp
 8014e2c:	ddb9      	ble.n	8014da2 <dns_send+0xca>
  return ERR_VAL;
 8014e2e:	f06f 0505 	mvn.w	r5, #5
  pbuf_free(p);
 8014e32:	4640      	mov	r0, r8
 8014e34:	f001 fcf8 	bl	8016828 <pbuf_free>
}
 8014e38:	4628      	mov	r0, r5
 8014e3a:	b007      	add	sp, #28
 8014e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dns_call_found(idx, NULL);
 8014e40:	4648      	mov	r0, r9
 8014e42:	4621      	mov	r1, r4
 8014e44:	f7ff fef6 	bl	8014c34 <dns_call_found>
    entry->state = DNS_STATE_UNUSED;
 8014e48:	9b01      	ldr	r3, [sp, #4]
    return ERR_OK;
 8014e4a:	4625      	mov	r5, r4
    entry->state = DNS_STATE_UNUSED;
 8014e4c:	444b      	add	r3, r9
}
 8014e4e:	4628      	mov	r0, r5
    entry->state = DNS_STATE_UNUSED;
 8014e50:	4699      	mov	r9, r3
 8014e52:	4b05      	ldr	r3, [pc, #20]	; (8014e68 <dns_send+0x190>)
 8014e54:	eb03 1a09 	add.w	sl, r3, r9, lsl #4
 8014e58:	f88a 400a 	strb.w	r4, [sl, #10]
}
 8014e5c:	b007      	add	sp, #28
 8014e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = ERR_MEM;
 8014e62:	f04f 35ff 	mov.w	r5, #4294967295
 8014e66:	e7d6      	b.n	8014e16 <dns_send+0x13e>
 8014e68:	20029e90 	.word	0x20029e90
 8014e6c:	0803cf40 	.word	0x0803cf40
 8014e70:	0803cf70 	.word	0x0803cf70
 8014e74:	08026a84 	.word	0x08026a84
 8014e78:	20029e88 	.word	0x20029e88
 8014e7c:	20029e44 	.word	0x20029e44

08014e80 <dns_check_entry>:
dns_check_entry(u8_t i)
{
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8014e80:	2803      	cmp	r0, #3
{
 8014e82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e86:	4604      	mov	r4, r0
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8014e88:	d84a      	bhi.n	8014f20 <dns_check_entry+0xa0>

  switch (entry->state) {
 8014e8a:	0125      	lsls	r5, r4, #4
 8014e8c:	4e39      	ldr	r6, [pc, #228]	; (8014f74 <dns_check_entry+0xf4>)
 8014e8e:	192b      	adds	r3, r5, r4
 8014e90:	eb06 1303 	add.w	r3, r6, r3, lsl #4
 8014e94:	7a9b      	ldrb	r3, [r3, #10]
 8014e96:	2b03      	cmp	r3, #3
 8014e98:	d84e      	bhi.n	8014f38 <dns_check_entry+0xb8>
 8014e9a:	e8df f003 	tbb	[pc, r3]
 8014e9e:	100e      	.short	0x100e
 8014ea0:	022c      	.short	0x022c
        }
      }
      break;
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 8014ea2:	192b      	adds	r3, r5, r4
 8014ea4:	011b      	lsls	r3, r3, #4
 8014ea6:	58f2      	ldr	r2, [r6, r3]
 8014ea8:	b112      	cbz	r2, 8014eb0 <dns_check_entry+0x30>
 8014eaa:	3a01      	subs	r2, #1
 8014eac:	50f2      	str	r2, [r6, r3]
 8014eae:	b922      	cbnz	r2, 8014eba <dns_check_entry+0x3a>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 8014eb0:	442c      	add	r4, r5
 8014eb2:	2300      	movs	r3, #0
 8014eb4:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 8014eb8:	72b3      	strb	r3, [r6, #10]
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
      break;
  }
}
 8014eba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014ebe:	4f2e      	ldr	r7, [pc, #184]	; (8014f78 <dns_check_entry+0xf8>)
  txid = (u16_t)DNS_RAND_TXID();
 8014ec0:	f00b fe9a 	bl	8020bf8 <rand>
 8014ec4:	4b2b      	ldr	r3, [pc, #172]	; (8014f74 <dns_check_entry+0xf4>)
 8014ec6:	b281      	uxth	r1, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8014ec8:	7a9a      	ldrb	r2, [r3, #10]
 8014eca:	2a02      	cmp	r2, #2
 8014ecc:	d030      	beq.n	8014f30 <dns_check_entry+0xb0>
 8014ece:	f503 7388 	add.w	r3, r3, #272	; 0x110
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8014ed2:	429f      	cmp	r7, r3
 8014ed4:	d1f8      	bne.n	8014ec8 <dns_check_entry+0x48>
      entry->txid = dns_create_txid();
 8014ed6:	4425      	add	r5, r4
      err = dns_send(i);
 8014ed8:	4620      	mov	r0, r4
      entry->server_idx = 0;
 8014eda:	2201      	movs	r2, #1
      entry->state = DNS_STATE_ASKING;
 8014edc:	2402      	movs	r4, #2
      entry->txid = dns_create_txid();
 8014ede:	012d      	lsls	r5, r5, #4
 8014ee0:	f105 0308 	add.w	r3, r5, #8
 8014ee4:	4435      	add	r5, r6
 8014ee6:	441e      	add	r6, r3
 8014ee8:	8129      	strh	r1, [r5, #8]
      entry->state = DNS_STATE_ASKING;
 8014eea:	8074      	strh	r4, [r6, #2]
      entry->server_idx = 0;
 8014eec:	80b2      	strh	r2, [r6, #4]
}
 8014eee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      err = dns_send(i);
 8014ef2:	f7ff bef1 	b.w	8014cd8 <dns_send>
      if (--entry->tmr == 0) {
 8014ef6:	192a      	adds	r2, r5, r4
 8014ef8:	eb06 1202 	add.w	r2, r6, r2, lsl #4
 8014efc:	7b13      	ldrb	r3, [r2, #12]
 8014efe:	3b01      	subs	r3, #1
 8014f00:	b2db      	uxtb	r3, r3
 8014f02:	7313      	strb	r3, [r2, #12]
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	d1d8      	bne.n	8014eba <dns_check_entry+0x3a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 8014f08:	7b53      	ldrb	r3, [r2, #13]
 8014f0a:	3301      	adds	r3, #1
 8014f0c:	b2db      	uxtb	r3, r3
 8014f0e:	2b04      	cmp	r3, #4
 8014f10:	7353      	strb	r3, [r2, #13]
 8014f12:	d01a      	beq.n	8014f4a <dns_check_entry+0xca>
          entry->tmr = entry->retries;
 8014f14:	7313      	strb	r3, [r2, #12]
        err = dns_send(i);
 8014f16:	4620      	mov	r0, r4
}
 8014f18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        err = dns_send(i);
 8014f1c:	f7ff bedc 	b.w	8014cd8 <dns_send>
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8014f20:	4b16      	ldr	r3, [pc, #88]	; (8014f7c <dns_check_entry+0xfc>)
 8014f22:	f240 421c 	movw	r2, #1052	; 0x41c
 8014f26:	4916      	ldr	r1, [pc, #88]	; (8014f80 <dns_check_entry+0x100>)
 8014f28:	4816      	ldr	r0, [pc, #88]	; (8014f84 <dns_check_entry+0x104>)
 8014f2a:	f00b fdd5 	bl	8020ad8 <iprintf>
 8014f2e:	e7ac      	b.n	8014e8a <dns_check_entry+0xa>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8014f30:	891a      	ldrh	r2, [r3, #8]
 8014f32:	428a      	cmp	r2, r1
 8014f34:	d1cb      	bne.n	8014ece <dns_check_entry+0x4e>
 8014f36:	e7c3      	b.n	8014ec0 <dns_check_entry+0x40>
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 8014f38:	4b10      	ldr	r3, [pc, #64]	; (8014f7c <dns_check_entry+0xfc>)
 8014f3a:	f240 425b 	movw	r2, #1115	; 0x45b
 8014f3e:	4912      	ldr	r1, [pc, #72]	; (8014f88 <dns_check_entry+0x108>)
 8014f40:	4810      	ldr	r0, [pc, #64]	; (8014f84 <dns_check_entry+0x104>)
}
 8014f42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 8014f46:	f00b bdc7 	b.w	8020ad8 <iprintf>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 8014f4a:	7ad3      	ldrb	r3, [r2, #11]
 8014f4c:	b93b      	cbnz	r3, 8014f5e <dns_check_entry+0xde>
 8014f4e:	490f      	ldr	r1, [pc, #60]	; (8014f8c <dns_check_entry+0x10c>)
 8014f50:	6849      	ldr	r1, [r1, #4]
 8014f52:	b121      	cbz	r1, 8014f5e <dns_check_entry+0xde>
            entry->server_idx++;
 8014f54:	2101      	movs	r1, #1
            entry->retries = 0;
 8014f56:	7353      	strb	r3, [r2, #13]
            entry->server_idx++;
 8014f58:	72d1      	strb	r1, [r2, #11]
            entry->tmr = 1;
 8014f5a:	7311      	strb	r1, [r2, #12]
 8014f5c:	e7db      	b.n	8014f16 <dns_check_entry+0x96>
            dns_call_found(i, NULL);
 8014f5e:	4620      	mov	r0, r4
            entry->state = DNS_STATE_UNUSED;
 8014f60:	442c      	add	r4, r5
            dns_call_found(i, NULL);
 8014f62:	2100      	movs	r1, #0
 8014f64:	f7ff fe66 	bl	8014c34 <dns_call_found>
            entry->state = DNS_STATE_UNUSED;
 8014f68:	2300      	movs	r3, #0
 8014f6a:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 8014f6e:	72b3      	strb	r3, [r6, #10]
            break;
 8014f70:	e7a3      	b.n	8014eba <dns_check_entry+0x3a>
 8014f72:	bf00      	nop
 8014f74:	20029e90 	.word	0x20029e90
 8014f78:	2002a2d0 	.word	0x2002a2d0
 8014f7c:	0803cf40 	.word	0x0803cf40
 8014f80:	0803cf04 	.word	0x0803cf04
 8014f84:	08026a84 	.word	0x08026a84
 8014f88:	0803cf20 	.word	0x0803cf20
 8014f8c:	20029e88 	.word	0x20029e88

08014f90 <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8014f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f94:	4699      	mov	r9, r3
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 8014f96:	8913      	ldrh	r3, [r2, #8]
{
 8014f98:	b08d      	sub	sp, #52	; 0x34
 8014f9a:	4614      	mov	r4, r2
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 8014f9c:	2b0f      	cmp	r3, #15
 8014f9e:	d908      	bls.n	8014fb2 <dns_recv+0x22>
    /* free pbuf and return */
    goto ignore_packet;
  }

  /* copy dns payload inside static buffer for processing */
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 8014fa0:	2300      	movs	r3, #0
 8014fa2:	220c      	movs	r2, #12
 8014fa4:	a906      	add	r1, sp, #24
 8014fa6:	4620      	mov	r0, r4
 8014fa8:	f001 fece 	bl	8016d48 <pbuf_copy_partial>
 8014fac:	280c      	cmp	r0, #12
 8014fae:	4606      	mov	r6, r0
 8014fb0:	d005      	beq.n	8014fbe <dns_recv+0x2e>
    }
  }

ignore_packet:
  /* deallocate memory and return */
  pbuf_free(p);
 8014fb2:	4620      	mov	r0, r4
 8014fb4:	f001 fc38 	bl	8016828 <pbuf_free>
  return;
}
 8014fb8:	b00d      	add	sp, #52	; 0x34
 8014fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fbe:	f8df 8300 	ldr.w	r8, [pc, #768]	; 80152c0 <dns_recv+0x330>
    txid = lwip_htons(hdr.id);
 8014fc2:	2500      	movs	r5, #0
 8014fc4:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 8014fc8:	f7ff fdc0 	bl	8014b4c <lwip_htons>
 8014fcc:	4643      	mov	r3, r8
 8014fce:	b2ef      	uxtb	r7, r5
      if ((entry->state == DNS_STATE_ASKING) &&
 8014fd0:	7a9a      	ldrb	r2, [r3, #10]
 8014fd2:	2a02      	cmp	r2, #2
 8014fd4:	d008      	beq.n	8014fe8 <dns_recv+0x58>
 8014fd6:	3501      	adds	r5, #1
 8014fd8:	f503 7388 	add.w	r3, r3, #272	; 0x110
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8014fdc:	2d04      	cmp	r5, #4
 8014fde:	d0e8      	beq.n	8014fb2 <dns_recv+0x22>
      if ((entry->state == DNS_STATE_ASKING) &&
 8014fe0:	7a9a      	ldrb	r2, [r3, #10]
 8014fe2:	b2ef      	uxtb	r7, r5
 8014fe4:	2a02      	cmp	r2, #2
 8014fe6:	d1f6      	bne.n	8014fd6 <dns_recv+0x46>
 8014fe8:	891a      	ldrh	r2, [r3, #8]
 8014fea:	4282      	cmp	r2, r0
 8014fec:	d1f3      	bne.n	8014fd6 <dns_recv+0x46>
        nquestions = lwip_htons(hdr.numquestions);
 8014fee:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 8014ff2:	f7ff fdab 	bl	8014b4c <lwip_htons>
 8014ff6:	4682      	mov	sl, r0
        nanswers   = lwip_htons(hdr.numanswers);
 8014ff8:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 8014ffc:	f7ff fda6 	bl	8014b4c <lwip_htons>
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 8015000:	f89d 301a 	ldrb.w	r3, [sp, #26]
        nanswers   = lwip_htons(hdr.numanswers);
 8015004:	4683      	mov	fp, r0
        if (nquestions != 1) {
 8015006:	09db      	lsrs	r3, r3, #7
 8015008:	d0d3      	beq.n	8014fb2 <dns_recv+0x22>
 801500a:	f1ba 0f01 	cmp.w	sl, #1
 801500e:	d1d0      	bne.n	8014fb2 <dns_recv+0x22>
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 8015010:	eb05 1305 	add.w	r3, r5, r5, lsl #4
 8015014:	49a8      	ldr	r1, [pc, #672]	; (80152b8 <dns_recv+0x328>)
 8015016:	f8d9 2000 	ldr.w	r2, [r9]
 801501a:	eb08 1303 	add.w	r3, r8, r3, lsl #4
 801501e:	7adb      	ldrb	r3, [r3, #11]
 8015020:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8015024:	429a      	cmp	r2, r3
 8015026:	d1c4      	bne.n	8014fb2 <dns_recv+0x22>
 8015028:	f44f 7388 	mov.w	r3, #272	; 0x110
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 801502c:	9502      	str	r5, [sp, #8]
 801502e:	fb03 f305 	mul.w	r3, r3, r5
 8015032:	4625      	mov	r5, r4
 8015034:	9301      	str	r3, [sp, #4]
 8015036:	3310      	adds	r3, #16
 8015038:	4443      	add	r3, r8
 801503a:	9300      	str	r3, [sp, #0]
    n = pbuf_try_get_at(p, response_offset);
 801503c:	4631      	mov	r1, r6
 801503e:	4628      	mov	r0, r5
 8015040:	f001 ff90 	bl	8016f64 <pbuf_try_get_at>
    if ((n < 0) || (response_offset == 0xFFFF)) {
 8015044:	2800      	cmp	r0, #0
 8015046:	db3c      	blt.n	80150c2 <dns_recv+0x132>
 8015048:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801504c:	429e      	cmp	r6, r3
 801504e:	d038      	beq.n	80150c2 <dns_recv+0x132>
    if ((n & 0xc0) == 0xc0) {
 8015050:	f000 02c0 	and.w	r2, r0, #192	; 0xc0
    response_offset++;
 8015054:	1c73      	adds	r3, r6, #1
    if ((n & 0xc0) == 0xc0) {
 8015056:	2ac0      	cmp	r2, #192	; 0xc0
    response_offset++;
 8015058:	b29e      	uxth	r6, r3
    if ((n & 0xc0) == 0xc0) {
 801505a:	d032      	beq.n	80150c2 <dns_recv+0x132>
      while (n > 0) {
 801505c:	b398      	cbz	r0, 80150c6 <dns_recv+0x136>
 801505e:	9c00      	ldr	r4, [sp, #0]
 8015060:	eb04 0a00 	add.w	sl, r4, r0
 8015064:	e026      	b.n	80150b4 <dns_recv+0x124>
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8015066:	f814 2b01 	ldrb.w	r2, [r4], #1
 801506a:	9200      	str	r2, [sp, #0]
 801506c:	f00a fd50 	bl	801fb10 <__locale_ctype_ptr>
 8015070:	9a00      	ldr	r2, [sp, #0]
        ++query;
 8015072:	9400      	str	r4, [sp, #0]
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8015074:	4410      	add	r0, r2
 8015076:	7843      	ldrb	r3, [r0, #1]
 8015078:	f003 0303 	and.w	r3, r3, #3
 801507c:	2b01      	cmp	r3, #1
 801507e:	bf08      	it	eq
 8015080:	3220      	addeq	r2, #32
 8015082:	9203      	str	r2, [sp, #12]
 8015084:	f00a fd44 	bl	801fb10 <__locale_ctype_ptr>
 8015088:	fa5f f389 	uxtb.w	r3, r9
 801508c:	9a03      	ldr	r2, [sp, #12]
        response_offset++;
 801508e:	f106 0c01 	add.w	ip, r6, #1
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8015092:	4418      	add	r0, r3
 8015094:	7841      	ldrb	r1, [r0, #1]
 8015096:	f001 0103 	and.w	r1, r1, #3
 801509a:	2901      	cmp	r1, #1
 801509c:	bf08      	it	eq
 801509e:	3320      	addeq	r3, #32
        if (response_offset == 0xFFFF) {
 80150a0:	429a      	cmp	r2, r3
 80150a2:	d10e      	bne.n	80150c2 <dns_recv+0x132>
 80150a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80150a8:	429e      	cmp	r6, r3
        response_offset++;
 80150aa:	fa1f f68c 	uxth.w	r6, ip
        if (response_offset == 0xFFFF) {
 80150ae:	d008      	beq.n	80150c2 <dns_recv+0x132>
      while (n > 0) {
 80150b0:	45a2      	cmp	sl, r4
 80150b2:	d008      	beq.n	80150c6 <dns_recv+0x136>
        int c = pbuf_try_get_at(p, response_offset);
 80150b4:	4631      	mov	r1, r6
 80150b6:	4628      	mov	r0, r5
 80150b8:	f001 ff54 	bl	8016f64 <pbuf_try_get_at>
        if (c < 0) {
 80150bc:	f1b0 0900 	subs.w	r9, r0, #0
 80150c0:	dad1      	bge.n	8015066 <dns_recv+0xd6>
 80150c2:	462c      	mov	r4, r5
 80150c4:	e775      	b.n	8014fb2 <dns_recv+0x22>
      ++query;
 80150c6:	9b00      	ldr	r3, [sp, #0]
    n = pbuf_try_get_at(p, response_offset);
 80150c8:	4631      	mov	r1, r6
 80150ca:	4628      	mov	r0, r5
      ++query;
 80150cc:	3301      	adds	r3, #1
 80150ce:	9300      	str	r3, [sp, #0]
    n = pbuf_try_get_at(p, response_offset);
 80150d0:	f001 ff48 	bl	8016f64 <pbuf_try_get_at>
    if (n < 0) {
 80150d4:	2800      	cmp	r0, #0
 80150d6:	dbf4      	blt.n	80150c2 <dns_recv+0x132>
  } while (n != 0);
 80150d8:	d1b0      	bne.n	801503c <dns_recv+0xac>
  if (response_offset == 0xFFFF) {
 80150da:	f64f 79ff 	movw	r9, #65535	; 0xffff
 80150de:	462c      	mov	r4, r5
 80150e0:	9d02      	ldr	r5, [sp, #8]
 80150e2:	454e      	cmp	r6, r9
 80150e4:	f43f af65 	beq.w	8014fb2 <dns_recv+0x22>
  return (u16_t)(response_offset + 1);
 80150e8:	f106 0a01 	add.w	sl, r6, #1
 80150ec:	fa1f fa8a 	uxth.w	sl, sl
        if (res_idx == 0xFFFF) {
 80150f0:	45ca      	cmp	sl, r9
 80150f2:	f43f af5e 	beq.w	8014fb2 <dns_recv+0x22>
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 80150f6:	4653      	mov	r3, sl
 80150f8:	2204      	movs	r2, #4
 80150fa:	a904      	add	r1, sp, #16
 80150fc:	4620      	mov	r0, r4
 80150fe:	f001 fe23 	bl	8016d48 <pbuf_copy_partial>
 8015102:	2804      	cmp	r0, #4
 8015104:	f47f af55 	bne.w	8014fb2 <dns_recv+0x22>
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 8015108:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 801510c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015110:	f47f af4f 	bne.w	8014fb2 <dns_recv+0x22>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 8015114:	f8bd 3010 	ldrh.w	r3, [sp, #16]
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 8015118:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801511c:	f47f af49 	bne.w	8014fb2 <dns_recv+0x22>
 8015120:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8015124:	459a      	cmp	sl, r3
 8015126:	f63f af44 	bhi.w	8014fb2 <dns_recv+0x22>
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 801512a:	f89d 301b 	ldrb.w	r3, [sp, #27]
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 801512e:	3605      	adds	r6, #5
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 8015130:	071b      	lsls	r3, r3, #28
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 8015132:	b2b6      	uxth	r6, r6
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 8015134:	d04d      	beq.n	80151d2 <dns_recv+0x242>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 8015136:	f44f 7388 	mov.w	r3, #272	; 0x110
 801513a:	fb03 8305 	mla	r3, r3, r5, r8
 801513e:	7adb      	ldrb	r3, [r3, #11]
 8015140:	2b00      	cmp	r3, #0
 8015142:	d16e      	bne.n	8015222 <dns_recv+0x292>
 8015144:	4b5c      	ldr	r3, [pc, #368]	; (80152b8 <dns_recv+0x328>)
 8015146:	685b      	ldr	r3, [r3, #4]
 8015148:	2b00      	cmp	r3, #0
 801514a:	d06a      	beq.n	8015222 <dns_recv+0x292>
            entry->tmr     = 1;
 801514c:	f44f 7388 	mov.w	r3, #272	; 0x110
 8015150:	f240 3201 	movw	r2, #769	; 0x301
            dns_check_entry(i);
 8015154:	4638      	mov	r0, r7
            entry->tmr     = 1;
 8015156:	fb03 8505 	mla	r5, r3, r5, r8
 801515a:	81aa      	strh	r2, [r5, #12]
            dns_check_entry(i);
 801515c:	f7ff fe90 	bl	8014e80 <dns_check_entry>
            goto ignore_packet;
 8015160:	e727      	b.n	8014fb2 <dns_recv+0x22>
    n = pbuf_try_get_at(p, offset++);
 8015162:	4656      	mov	r6, sl
  if (offset == 0xFFFF) {
 8015164:	454e      	cmp	r6, r9
 8015166:	f43f af24 	beq.w	8014fb2 <dns_recv+0x22>
  return (u16_t)(offset + 1);
 801516a:	f106 0a01 	add.w	sl, r6, #1
 801516e:	fa1f fa8a 	uxth.w	sl, sl
            if (res_idx == 0xFFFF) {
 8015172:	45ca      	cmp	sl, r9
 8015174:	f43f af1d 	beq.w	8014fb2 <dns_recv+0x22>
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 8015178:	4653      	mov	r3, sl
 801517a:	220a      	movs	r2, #10
 801517c:	a909      	add	r1, sp, #36	; 0x24
 801517e:	4620      	mov	r0, r4
 8015180:	f001 fde2 	bl	8016d48 <pbuf_copy_partial>
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 8015184:	280a      	cmp	r0, #10
 8015186:	f47f af14 	bne.w	8014fb2 <dns_recv+0x22>
 801518a:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 801518e:	459a      	cmp	sl, r3
 8015190:	f63f af0f 	bhi.w	8014fb2 <dns_recv+0x22>
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 8015194:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 8015198:	360b      	adds	r6, #11
 801519a:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 801519e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 80151a2:	b2b6      	uxth	r6, r6
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 80151a4:	d104      	bne.n	80151b0 <dns_recv+0x220>
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 80151a6:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 80151aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80151ae:	d046      	beq.n	801523e <dns_recv+0x2ae>
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 80151b0:	f7ff fccc 	bl	8014b4c <lwip_htons>
 80151b4:	4430      	add	r0, r6
 80151b6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80151ba:	f6bf aefa 	bge.w	8014fb2 <dns_recv+0x22>
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 80151be:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            --nanswers;
 80151c2:	f10b 3bff 	add.w	fp, fp, #4294967295
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 80151c6:	f7ff fcc1 	bl	8014b4c <lwip_htons>
 80151ca:	4406      	add	r6, r0
            --nanswers;
 80151cc:	fa1f fb8b 	uxth.w	fp, fp
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 80151d0:	b2b6      	uxth	r6, r6
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 80151d2:	f1bb 0f00 	cmp.w	fp, #0
 80151d6:	d024      	beq.n	8015222 <dns_recv+0x292>
 80151d8:	8923      	ldrh	r3, [r4, #8]
 80151da:	42b3      	cmp	r3, r6
 80151dc:	d812      	bhi.n	8015204 <dns_recv+0x274>
 80151de:	e020      	b.n	8015222 <dns_recv+0x292>
      offset = (u16_t)(offset + n);
 80151e0:	b29e      	uxth	r6, r3
    if ((n < 0) || (offset == 0)) {
 80151e2:	f1ba 0f00 	cmp.w	sl, #0
 80151e6:	f43f aee4 	beq.w	8014fb2 <dns_recv+0x22>
    if ((n & 0xc0) == 0xc0) {
 80151ea:	2ac0      	cmp	r2, #192	; 0xc0
    n = pbuf_try_get_at(p, offset);
 80151ec:	4631      	mov	r1, r6
    if ((n & 0xc0) == 0xc0) {
 80151ee:	d0b8      	beq.n	8015162 <dns_recv+0x1d2>
      if (offset + n >= p->tot_len) {
 80151f0:	8922      	ldrh	r2, [r4, #8]
 80151f2:	4293      	cmp	r3, r2
 80151f4:	f6bf aedd 	bge.w	8014fb2 <dns_recv+0x22>
    n = pbuf_try_get_at(p, offset);
 80151f8:	f001 feb4 	bl	8016f64 <pbuf_try_get_at>
    if (n < 0) {
 80151fc:	2800      	cmp	r0, #0
 80151fe:	f6ff aed8 	blt.w	8014fb2 <dns_recv+0x22>
  } while (n != 0);
 8015202:	d0af      	beq.n	8015164 <dns_recv+0x1d4>
    n = pbuf_try_get_at(p, offset++);
 8015204:	f106 0a01 	add.w	sl, r6, #1
 8015208:	4631      	mov	r1, r6
 801520a:	4620      	mov	r0, r4
 801520c:	f001 feaa 	bl	8016f64 <pbuf_try_get_at>
    if ((n < 0) || (offset == 0)) {
 8015210:	1e03      	subs	r3, r0, #0
    n = pbuf_try_get_at(p, offset++);
 8015212:	fa1f fa8a 	uxth.w	sl, sl
    n = pbuf_try_get_at(p, offset);
 8015216:	4620      	mov	r0, r4
    if ((n & 0xc0) == 0xc0) {
 8015218:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
      if (offset + n >= p->tot_len) {
 801521c:	4453      	add	r3, sl
    if ((n < 0) || (offset == 0)) {
 801521e:	dadf      	bge.n	80151e0 <dns_recv+0x250>
 8015220:	e6c7      	b.n	8014fb2 <dns_recv+0x22>
        pbuf_free(p);
 8015222:	4620      	mov	r0, r4
 8015224:	f001 fb00 	bl	8016828 <pbuf_free>
        dns_call_found(i, NULL);
 8015228:	4638      	mov	r0, r7
 801522a:	2100      	movs	r1, #0
 801522c:	f7ff fd02 	bl	8014c34 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 8015230:	f44f 7388 	mov.w	r3, #272	; 0x110
 8015234:	2200      	movs	r2, #0
 8015236:	fb03 8505 	mla	r5, r3, r5, r8
 801523a:	72aa      	strb	r2, [r5, #10]
        return;
 801523c:	e6bc      	b.n	8014fb8 <dns_recv+0x28>
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 801523e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8015242:	d1b5      	bne.n	80151b0 <dns_recv+0x220>
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 8015244:	4633      	mov	r3, r6
 8015246:	2204      	movs	r2, #4
 8015248:	a905      	add	r1, sp, #20
 801524a:	4620      	mov	r0, r4
 801524c:	f001 fd7c 	bl	8016d48 <pbuf_copy_partial>
 8015250:	2804      	cmp	r0, #4
 8015252:	f47f aeae 	bne.w	8014fb2 <dns_recv+0x22>
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 8015256:	f44f 7388 	mov.w	r3, #272	; 0x110
                  pbuf_free(p);
 801525a:	4620      	mov	r0, r4
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 801525c:	9a05      	ldr	r2, [sp, #20]
 801525e:	fb03 f405 	mul.w	r4, r3, r5
 8015262:	eb08 0604 	add.w	r6, r8, r4
 8015266:	6072      	str	r2, [r6, #4]
                  pbuf_free(p);
 8015268:	f001 fade 	bl	8016828 <pbuf_free>
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 801526c:	980a      	ldr	r0, [sp, #40]	; 0x28
 801526e:	f7ff fc71 	bl	8014b54 <lwip_htonl>
  if (entry->ttl > DNS_MAX_TTL) {
 8015272:	4b12      	ldr	r3, [pc, #72]	; (80152bc <dns_recv+0x32c>)
  dns_call_found(idx, &entry->ipaddr);
 8015274:	9901      	ldr	r1, [sp, #4]
  entry->state = DNS_STATE_DONE;
 8015276:	2203      	movs	r2, #3
  if (entry->ttl > DNS_MAX_TTL) {
 8015278:	4298      	cmp	r0, r3
  entry->ttl = ttl;
 801527a:	f848 0004 	str.w	r0, [r8, r4]
  dns_call_found(idx, &entry->ipaddr);
 801527e:	f101 0104 	add.w	r1, r1, #4
  entry->state = DNS_STATE_DONE;
 8015282:	72b2      	strb	r2, [r6, #10]
    entry->ttl = DNS_MAX_TTL;
 8015284:	bf88      	it	hi
 8015286:	f848 3004 	strhi.w	r3, [r8, r4]
  dns_call_found(idx, &entry->ipaddr);
 801528a:	4638      	mov	r0, r7
 801528c:	4441      	add	r1, r8
 801528e:	f7ff fcd1 	bl	8014c34 <dns_call_found>
  if (entry->ttl == 0) {
 8015292:	f44f 7388 	mov.w	r3, #272	; 0x110
 8015296:	fb03 f505 	mul.w	r5, r3, r5
 801529a:	f858 3005 	ldr.w	r3, [r8, r5]
 801529e:	44a8      	add	r8, r5
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	f47f ae89 	bne.w	8014fb8 <dns_recv+0x28>
    if (entry->state == DNS_STATE_DONE) {
 80152a6:	f898 200a 	ldrb.w	r2, [r8, #10]
 80152aa:	2a03      	cmp	r2, #3
 80152ac:	f47f ae84 	bne.w	8014fb8 <dns_recv+0x28>
      entry->state = DNS_STATE_UNUSED;
 80152b0:	f888 300a 	strb.w	r3, [r8, #10]
 80152b4:	e680      	b.n	8014fb8 <dns_recv+0x28>
 80152b6:	bf00      	nop
 80152b8:	20029e88 	.word	0x20029e88
 80152bc:	00093a80 	.word	0x00093a80
 80152c0:	20029e90 	.word	0x20029e90

080152c4 <dns_init>:
}
 80152c4:	4770      	bx	lr
 80152c6:	bf00      	nop

080152c8 <dns_setserver>:
  if (numdns < DNS_MAX_SERVERS) {
 80152c8:	2801      	cmp	r0, #1
 80152ca:	d900      	bls.n	80152ce <dns_setserver+0x6>
}
 80152cc:	4770      	bx	lr
    if (dnsserver != NULL) {
 80152ce:	b121      	cbz	r1, 80152da <dns_setserver+0x12>
      dns_servers[numdns] = (*dnsserver);
 80152d0:	680a      	ldr	r2, [r1, #0]
 80152d2:	4b05      	ldr	r3, [pc, #20]	; (80152e8 <dns_setserver+0x20>)
 80152d4:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 80152d8:	4770      	bx	lr
      dns_servers[numdns] = *IP_ADDR_ANY;
 80152da:	4a04      	ldr	r2, [pc, #16]	; (80152ec <dns_setserver+0x24>)
 80152dc:	4b02      	ldr	r3, [pc, #8]	; (80152e8 <dns_setserver+0x20>)
 80152de:	6812      	ldr	r2, [r2, #0]
 80152e0:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
 80152e4:	4770      	bx	lr
 80152e6:	bf00      	nop
 80152e8:	20029e88 	.word	0x20029e88
 80152ec:	0803f774 	.word	0x0803f774

080152f0 <dns_tmr>:
{
 80152f0:	b508      	push	{r3, lr}
    dns_check_entry(i);
 80152f2:	2000      	movs	r0, #0
 80152f4:	f7ff fdc4 	bl	8014e80 <dns_check_entry>
 80152f8:	2001      	movs	r0, #1
 80152fa:	f7ff fdc1 	bl	8014e80 <dns_check_entry>
 80152fe:	2002      	movs	r0, #2
 8015300:	f7ff fdbe 	bl	8014e80 <dns_check_entry>
 8015304:	2003      	movs	r0, #3
}
 8015306:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dns_check_entry(i);
 801530a:	f7ff bdb9 	b.w	8014e80 <dns_check_entry>
 801530e:	bf00      	nop

08015310 <dns_gethostbyname_addrtype>:
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 8015310:	2900      	cmp	r1, #0
 8015312:	f000 8139 	beq.w	8015588 <dns_gethostbyname_addrtype+0x278>
{
 8015316:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if ((addr == NULL) ||
 801531a:	fab0 f580 	clz	r5, r0
{
 801531e:	b083      	sub	sp, #12
 8015320:	4604      	mov	r4, r0
  if ((addr == NULL) ||
 8015322:	096d      	lsrs	r5, r5, #5
 8015324:	2d00      	cmp	r5, #0
 8015326:	f040 808c 	bne.w	8015442 <dns_gethostbyname_addrtype+0x132>
      (!hostname) || (!hostname[0])) {
 801532a:	7806      	ldrb	r6, [r0, #0]
 801532c:	2e00      	cmp	r6, #0
 801532e:	f000 8088 	beq.w	8015442 <dns_gethostbyname_addrtype+0x132>
 8015332:	468b      	mov	fp, r1
 8015334:	461f      	mov	r7, r3
 8015336:	4616      	mov	r6, r2
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 8015338:	f7ea ff8c 	bl	8000254 <strlen>
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 801533c:	28ff      	cmp	r0, #255	; 0xff
  hostnamelen = strlen(hostname);
 801533e:	4680      	mov	r8, r0
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 8015340:	d87f      	bhi.n	8015442 <dns_gethostbyname_addrtype+0x132>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 8015342:	4659      	mov	r1, fp
 8015344:	4620      	mov	r0, r4
 8015346:	f009 f985 	bl	801e654 <ip4addr_aton>
 801534a:	b118      	cbz	r0, 8015354 <dns_gethostbyname_addrtype+0x44>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 801534c:	4628      	mov	r0, r5
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 801534e:	b003      	add	sp, #12
 8015350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015354:	f8df a244 	ldr.w	sl, [pc, #580]	; 801559c <dns_gethostbyname_addrtype+0x28c>
  if (ipaddr_aton(hostname, addr)) {
 8015358:	4605      	mov	r5, r0
 801535a:	46d1      	mov	r9, sl
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 801535c:	f899 300a 	ldrb.w	r3, [r9, #10]
 8015360:	2b03      	cmp	r3, #3
 8015362:	d03b      	beq.n	80153dc <dns_gethostbyname_addrtype+0xcc>
 8015364:	3501      	adds	r5, #1
 8015366:	f509 7988 	add.w	r9, r9, #272	; 0x110
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 801536a:	2d04      	cmp	r5, #4
 801536c:	d1f6      	bne.n	801535c <dns_gethostbyname_addrtype+0x4c>
    if (ip_addr_isany_val(dns_servers[0])) {
 801536e:	4b88      	ldr	r3, [pc, #544]	; (8015590 <dns_gethostbyname_addrtype+0x280>)
 8015370:	681b      	ldr	r3, [r3, #0]
 8015372:	2b00      	cmp	r3, #0
 8015374:	f000 80f2 	beq.w	801555c <dns_gethostbyname_addrtype+0x24c>
 8015378:	f8df b220 	ldr.w	fp, [pc, #544]	; 801559c <dns_gethostbyname_addrtype+0x28c>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801537c:	2500      	movs	r5, #0
 801537e:	4b85      	ldr	r3, [pc, #532]	; (8015594 <dns_gethostbyname_addrtype+0x284>)
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8015380:	f89b 200a 	ldrb.w	r2, [fp, #10]
 8015384:	2a02      	cmp	r2, #2
 8015386:	d045      	beq.n	8015414 <dns_gethostbyname_addrtype+0x104>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8015388:	3501      	adds	r5, #1
 801538a:	f50b 7b88 	add.w	fp, fp, #272	; 0x110
 801538e:	b2ed      	uxtb	r5, r5
 8015390:	2d04      	cmp	r5, #4
 8015392:	d1f5      	bne.n	8015380 <dns_gethostbyname_addrtype+0x70>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 8015394:	2300      	movs	r3, #0
 8015396:	4a80      	ldr	r2, [pc, #512]	; (8015598 <dns_gethostbyname_addrtype+0x288>)
  lseqi = DNS_TABLE_SIZE;
 8015398:	4629      	mov	r1, r5
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 801539a:	7810      	ldrb	r0, [r2, #0]
  lseq = 0;
 801539c:	469c      	mov	ip, r3
    if (entry->state == DNS_STATE_UNUSED) {
 801539e:	f89a 200a 	ldrb.w	r2, [sl, #10]
 80153a2:	fa5f fb83 	uxtb.w	fp, r3
 80153a6:	2a00      	cmp	r2, #0
 80153a8:	f000 80a9 	beq.w	80154fe <dns_gethostbyname_addrtype+0x1ee>
    if (entry->state == DNS_STATE_DONE) {
 80153ac:	2a03      	cmp	r2, #3
 80153ae:	f103 0301 	add.w	r3, r3, #1
 80153b2:	d026      	beq.n	8015402 <dns_gethostbyname_addrtype+0xf2>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 80153b4:	2b04      	cmp	r3, #4
 80153b6:	f50a 7a88 	add.w	sl, sl, #272	; 0x110
 80153ba:	d1f0      	bne.n	801539e <dns_gethostbyname_addrtype+0x8e>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 80153bc:	2904      	cmp	r1, #4
 80153be:	d008      	beq.n	80153d2 <dns_gethostbyname_addrtype+0xc2>
 80153c0:	eb01 1301 	add.w	r3, r1, r1, lsl #4
 80153c4:	4a75      	ldr	r2, [pc, #468]	; (801559c <dns_gethostbyname_addrtype+0x28c>)
 80153c6:	eb02 1903 	add.w	r9, r2, r3, lsl #4
 80153ca:	f899 300a 	ldrb.w	r3, [r9, #10]
 80153ce:	2b03      	cmp	r3, #3
 80153d0:	d03a      	beq.n	8015448 <dns_gethostbyname_addrtype+0x138>
      return ERR_MEM;
 80153d2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80153d6:	b003      	add	sp, #12
 80153d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 80153dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80153e0:	f109 0110 	add.w	r1, r9, #16
 80153e4:	4620      	mov	r0, r4
 80153e6:	f7ff fc09 	bl	8014bfc <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 80153ea:	2800      	cmp	r0, #0
 80153ec:	d1ba      	bne.n	8015364 <dns_gethostbyname_addrtype+0x54>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 80153ee:	4b6b      	ldr	r3, [pc, #428]	; (801559c <dns_gethostbyname_addrtype+0x28c>)
 80153f0:	eb05 1505 	add.w	r5, r5, r5, lsl #4
 80153f4:	eb03 1905 	add.w	r9, r3, r5, lsl #4
 80153f8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80153fc:	f8cb 3000 	str.w	r3, [fp]
 8015400:	e7a5      	b.n	801534e <dns_gethostbyname_addrtype+0x3e>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 8015402:	f89a 200e 	ldrb.w	r2, [sl, #14]
 8015406:	1a82      	subs	r2, r0, r2
 8015408:	b2d2      	uxtb	r2, r2
      if (age > lseq) {
 801540a:	4562      	cmp	r2, ip
 801540c:	d9d2      	bls.n	80153b4 <dns_gethostbyname_addrtype+0xa4>
 801540e:	4659      	mov	r1, fp
 8015410:	4694      	mov	ip, r2
 8015412:	e7cf      	b.n	80153b4 <dns_gethostbyname_addrtype+0xa4>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 8015414:	f44f 7280 	mov.w	r2, #256	; 0x100
 8015418:	f10b 0110 	add.w	r1, fp, #16
 801541c:	4620      	mov	r0, r4
 801541e:	9300      	str	r3, [sp, #0]
 8015420:	f7ff fbec 	bl	8014bfc <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8015424:	9b00      	ldr	r3, [sp, #0]
 8015426:	2800      	cmp	r0, #0
 8015428:	d1ae      	bne.n	8015388 <dns_gethostbyname_addrtype+0x78>
        if (dns_requests[r].found == 0) {
 801542a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 801542e:	3001      	adds	r0, #1
 8015430:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015434:	0092      	lsls	r2, r2, #2
 8015436:	2900      	cmp	r1, #0
 8015438:	f000 8095 	beq.w	8015566 <dns_gethostbyname_addrtype+0x256>
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801543c:	2804      	cmp	r0, #4
 801543e:	d1f4      	bne.n	801542a <dns_gethostbyname_addrtype+0x11a>
 8015440:	e7a2      	b.n	8015388 <dns_gethostbyname_addrtype+0x78>
    return ERR_ARG;
 8015442:	f06f 000f 	mvn.w	r0, #15
 8015446:	e782      	b.n	801534e <dns_gethostbyname_addrtype+0x3e>
      entry = &dns_table[i];
 8015448:	468b      	mov	fp, r1
 801544a:	f8cd 9000 	str.w	r9, [sp]
 801544e:	f04f 0900 	mov.w	r9, #0
    if (dns_requests[r].found == NULL) {
 8015452:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8015456:	4b4f      	ldr	r3, [pc, #316]	; (8015594 <dns_gethostbyname_addrtype+0x284>)
 8015458:	eb0a 0209 	add.w	r2, sl, r9
 801545c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015460:	0092      	lsls	r2, r2, #2
 8015462:	b12b      	cbz	r3, 8015470 <dns_gethostbyname_addrtype+0x160>
 8015464:	f109 0901 	add.w	r9, r9, #1
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8015468:	f1b9 0f04 	cmp.w	r9, #4
 801546c:	d1f1      	bne.n	8015452 <dns_gethostbyname_addrtype+0x142>
 801546e:	e7b0      	b.n	80153d2 <dns_gethostbyname_addrtype+0xc2>
 8015470:	4611      	mov	r1, r2
  req->dns_table_idx = i;
 8015472:	4a48      	ldr	r2, [pc, #288]	; (8015594 <dns_gethostbyname_addrtype+0x284>)
  entry->state = DNS_STATE_NEW;
 8015474:	f04f 0e01 	mov.w	lr, #1
  req->dns_table_idx = i;
 8015478:	eb02 0c01 	add.w	ip, r2, r1
 801547c:	9101      	str	r1, [sp, #4]
  MEMCPY(entry->name, name, namelen);
 801547e:	4621      	mov	r1, r4
  entry->seqno = dns_seqno;
 8015480:	9c00      	ldr	r4, [sp, #0]
  req->found = found;
 8015482:	4a44      	ldr	r2, [pc, #272]	; (8015594 <dns_gethostbyname_addrtype+0x284>)
  entry->seqno = dns_seqno;
 8015484:	73a0      	strb	r0, [r4, #14]
  req->found = found;
 8015486:	9801      	ldr	r0, [sp, #4]
  req->arg   = callback_arg;
 8015488:	f8cc 7004 	str.w	r7, [ip, #4]
  req->found = found;
 801548c:	5016      	str	r6, [r2, r0]
  MEMCPY(entry->name, name, namelen);
 801548e:	4626      	mov	r6, r4
 8015490:	4620      	mov	r0, r4
 8015492:	4642      	mov	r2, r8
  entry->state = DNS_STATE_NEW;
 8015494:	4637      	mov	r7, r6
 8015496:	f886 e00a 	strb.w	lr, [r6, #10]
 801549a:	4e41      	ldr	r6, [pc, #260]	; (80155a0 <dns_gethostbyname_addrtype+0x290>)
  MEMCPY(entry->name, name, namelen);
 801549c:	3010      	adds	r0, #16
  req->dns_table_idx = i;
 801549e:	f88c b008 	strb.w	fp, [ip, #8]
  entry->name[namelen] = 0;
 80154a2:	461c      	mov	r4, r3
 80154a4:	9301      	str	r3, [sp, #4]
 80154a6:	44b8      	add	r8, r7
  MEMCPY(entry->name, name, namelen);
 80154a8:	f00a fb71 	bl	801fb8e <memcpy>
  entry->name[namelen] = 0;
 80154ac:	9b01      	ldr	r3, [sp, #4]
 80154ae:	4632      	mov	r2, r6
 80154b0:	f888 3010 	strb.w	r3, [r8, #16]
    if (dns_pcbs[i] == NULL) {
 80154b4:	f852 3b04 	ldr.w	r3, [r2], #4
 80154b8:	b2e7      	uxtb	r7, r4
 80154ba:	b33b      	cbz	r3, 801550c <dns_gethostbyname_addrtype+0x1fc>
 80154bc:	3401      	adds	r4, #1
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 80154be:	2c04      	cmp	r4, #4
 80154c0:	d1f8      	bne.n	80154b4 <dns_gethostbyname_addrtype+0x1a4>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 80154c2:	4938      	ldr	r1, [pc, #224]	; (80155a4 <dns_gethostbyname_addrtype+0x294>)
 80154c4:	780f      	ldrb	r7, [r1, #0]
 80154c6:	3701      	adds	r7, #1
 80154c8:	b2ff      	uxtb	r7, r7
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 80154ca:	2f03      	cmp	r7, #3
 80154cc:	463b      	mov	r3, r7
 80154ce:	d901      	bls.n	80154d4 <dns_gethostbyname_addrtype+0x1c4>
 80154d0:	2700      	movs	r7, #0
      idx = 0;
 80154d2:	463b      	mov	r3, r7
    if (dns_pcbs[idx] != NULL) {
 80154d4:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 80154d8:	1c7a      	adds	r2, r7, #1
 80154da:	3d01      	subs	r5, #1
    if (dns_pcbs[idx] != NULL) {
 80154dc:	2b00      	cmp	r3, #0
 80154de:	d140      	bne.n	8015562 <dns_gethostbyname_addrtype+0x252>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 80154e0:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 80154e4:	b2d7      	uxtb	r7, r2
 80154e6:	d1f0      	bne.n	80154ca <dns_gethostbyname_addrtype+0x1ba>
    entry->state = DNS_STATE_UNUSED;
 80154e8:	9a00      	ldr	r2, [sp, #0]
    req->found = NULL;
 80154ea:	44d1      	add	r9, sl
  entry->pcb_idx = dns_alloc_pcb();
 80154ec:	2304      	movs	r3, #4
    req->found = NULL;
 80154ee:	4929      	ldr	r1, [pc, #164]	; (8015594 <dns_gethostbyname_addrtype+0x284>)
    entry->state = DNS_STATE_UNUSED;
 80154f0:	7295      	strb	r5, [r2, #10]
    return ERR_MEM;
 80154f2:	f04f 30ff 	mov.w	r0, #4294967295
    req->found = NULL;
 80154f6:	f841 5029 	str.w	r5, [r1, r9, lsl #2]
  entry->pcb_idx = dns_alloc_pcb();
 80154fa:	73d3      	strb	r3, [r2, #15]
 80154fc:	e727      	b.n	801534e <dns_gethostbyname_addrtype+0x3e>
    entry = &dns_table[i];
 80154fe:	eb03 1303 	add.w	r3, r3, r3, lsl #4
 8015502:	4a26      	ldr	r2, [pc, #152]	; (801559c <dns_gethostbyname_addrtype+0x28c>)
 8015504:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8015508:	9300      	str	r3, [sp, #0]
 801550a:	e7a0      	b.n	801544e <dns_gethostbyname_addrtype+0x13e>
  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 801550c:	202e      	movs	r0, #46	; 0x2e
 801550e:	f006 fce5 	bl	801bedc <udp_new_ip_type>
  if (pcb == NULL) {
 8015512:	4680      	mov	r8, r0
 8015514:	b3a8      	cbz	r0, 8015582 <dns_gethostbyname_addrtype+0x272>
    u16_t port = (u16_t)DNS_RAND_TXID();
 8015516:	f00b fb6f 	bl	8020bf8 <rand>
 801551a:	b282      	uxth	r2, r0
    if (DNS_PORT_ALLOWED(port)) {
 801551c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8015520:	d3f9      	bcc.n	8015516 <dns_gethostbyname_addrtype+0x206>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 8015522:	4921      	ldr	r1, [pc, #132]	; (80155a8 <dns_gethostbyname_addrtype+0x298>)
 8015524:	4640      	mov	r0, r8
 8015526:	f006 fa63 	bl	801b9f0 <udp_bind>
  } while (err == ERR_USE);
 801552a:	f110 0f08 	cmn.w	r0, #8
 801552e:	d0f2      	beq.n	8015516 <dns_gethostbyname_addrtype+0x206>
  if (err != ERR_OK) {
 8015530:	bb00      	cbnz	r0, 8015574 <dns_gethostbyname_addrtype+0x264>
  udp_recv(pcb, dns_recv, NULL);
 8015532:	4602      	mov	r2, r0
 8015534:	491d      	ldr	r1, [pc, #116]	; (80155ac <dns_gethostbyname_addrtype+0x29c>)
 8015536:	4640      	mov	r0, r8
 8015538:	f006 fc7e 	bl	801be38 <udp_recv>
      dns_last_pcb_idx = i;
 801553c:	4b19      	ldr	r3, [pc, #100]	; (80155a4 <dns_gethostbyname_addrtype+0x294>)
    dns_pcbs[i] = dns_alloc_random_port();
 801553e:	f846 8024 	str.w	r8, [r6, r4, lsl #2]
      dns_last_pcb_idx = i;
 8015542:	701f      	strb	r7, [r3, #0]
  dns_seqno++;
 8015544:	4a14      	ldr	r2, [pc, #80]	; (8015598 <dns_gethostbyname_addrtype+0x288>)
  dns_check_entry(i);
 8015546:	4658      	mov	r0, fp
  entry->pcb_idx = dns_alloc_pcb();
 8015548:	9900      	ldr	r1, [sp, #0]
  dns_seqno++;
 801554a:	7813      	ldrb	r3, [r2, #0]
  entry->pcb_idx = dns_alloc_pcb();
 801554c:	73cf      	strb	r7, [r1, #15]
  dns_seqno++;
 801554e:	3301      	adds	r3, #1
 8015550:	7013      	strb	r3, [r2, #0]
  dns_check_entry(i);
 8015552:	f7ff fc95 	bl	8014e80 <dns_check_entry>
  return ERR_INPROGRESS;
 8015556:	f06f 0004 	mvn.w	r0, #4
 801555a:	e6f8      	b.n	801534e <dns_gethostbyname_addrtype+0x3e>
      return ERR_VAL;
 801555c:	f06f 0005 	mvn.w	r0, #5
 8015560:	e6f5      	b.n	801534e <dns_gethostbyname_addrtype+0x3e>
      dns_last_pcb_idx = idx;
 8015562:	700f      	strb	r7, [r1, #0]
 8015564:	e7ee      	b.n	8015544 <dns_gethostbyname_addrtype+0x234>
          dns_requests[r].found = found;
 8015566:	1899      	adds	r1, r3, r2
 8015568:	509e      	str	r6, [r3, r2]
          return ERR_INPROGRESS;
 801556a:	f06f 0004 	mvn.w	r0, #4
          dns_requests[r].arg = callback_arg;
 801556e:	604f      	str	r7, [r1, #4]
          dns_requests[r].dns_table_idx = i;
 8015570:	720d      	strb	r5, [r1, #8]
 8015572:	e6ec      	b.n	801534e <dns_gethostbyname_addrtype+0x3e>
    udp_remove(pcb);
 8015574:	4640      	mov	r0, r8
 8015576:	f006 fc71 	bl	801be5c <udp_remove>
    dns_pcbs[i] = dns_alloc_random_port();
 801557a:	2300      	movs	r3, #0
 801557c:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
 8015580:	e79f      	b.n	80154c2 <dns_gethostbyname_addrtype+0x1b2>
 8015582:	f846 8024 	str.w	r8, [r6, r4, lsl #2]
 8015586:	e79c      	b.n	80154c2 <dns_gethostbyname_addrtype+0x1b2>
    return ERR_ARG;
 8015588:	f06f 000f 	mvn.w	r0, #15
}
 801558c:	4770      	bx	lr
 801558e:	bf00      	nop
 8015590:	20029e88 	.word	0x20029e88
 8015594:	20029e54 	.word	0x20029e54
 8015598:	20029e84 	.word	0x20029e84
 801559c:	20029e90 	.word	0x20029e90
 80155a0:	20029e44 	.word	0x20029e44
 80155a4:	20029e40 	.word	0x20029e40
 80155a8:	0803f774 	.word	0x0803f774
 80155ac:	08014f91 	.word	0x08014f91

080155b0 <dns_gethostbyname>:
{
 80155b0:	b510      	push	{r4, lr}
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 80155b2:	2400      	movs	r4, #0
{
 80155b4:	b082      	sub	sp, #8
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 80155b6:	9400      	str	r4, [sp, #0]
 80155b8:	f7ff feaa 	bl	8015310 <dns_gethostbyname_addrtype>
}
 80155bc:	b002      	add	sp, #8
 80155be:	bd10      	pop	{r4, pc}

080155c0 <lwip_standard_chksum>:
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
  const u8_t *pb = (const u8_t *)dataptr;
  const u16_t *ps;
  u16_t t = 0;
 80155c0:	2300      	movs	r3, #0
{
 80155c2:	b470      	push	{r4, r5, r6}
  u32_t sum = 0;
  int odd = ((mem_ptr_t)pb & 1);

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 80155c4:	4299      	cmp	r1, r3
{
 80155c6:	b083      	sub	sp, #12
  int odd = ((mem_ptr_t)pb & 1);
 80155c8:	f000 0601 	and.w	r6, r0, #1
  u16_t t = 0;
 80155cc:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (odd && len > 0) {
 80155d0:	dd05      	ble.n	80155de <lwip_standard_chksum+0x1e>
 80155d2:	b126      	cbz	r6, 80155de <lwip_standard_chksum+0x1e>
    ((u8_t *)&t)[1] = *pb++;
 80155d4:	7803      	ldrb	r3, [r0, #0]
    len--;
 80155d6:	3901      	subs	r1, #1
    ((u8_t *)&t)[1] = *pb++;
 80155d8:	3001      	adds	r0, #1
 80155da:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
  while (len > 1) {
 80155de:	2901      	cmp	r1, #1
 80155e0:	dd26      	ble.n	8015630 <lwip_standard_chksum+0x70>
 80155e2:	3902      	subs	r1, #2
  u32_t sum = 0;
 80155e4:	2300      	movs	r3, #0
 80155e6:	084d      	lsrs	r5, r1, #1
 80155e8:	1c6c      	adds	r4, r5, #1
 80155ea:	eb00 0444 	add.w	r4, r0, r4, lsl #1
    sum += *ps++;
 80155ee:	f830 2b02 	ldrh.w	r2, [r0], #2
  while (len > 1) {
 80155f2:	4284      	cmp	r4, r0
    sum += *ps++;
 80155f4:	4413      	add	r3, r2
  while (len > 1) {
 80155f6:	d1fa      	bne.n	80155ee <lwip_standard_chksum+0x2e>
 80155f8:	ebc5 75c5 	rsb	r5, r5, r5, lsl #31
 80155fc:	eb01 0145 	add.w	r1, r1, r5, lsl #1
    len -= 2;
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 8015600:	2901      	cmp	r1, #1
 8015602:	d102      	bne.n	801560a <lwip_standard_chksum+0x4a>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 8015604:	7802      	ldrb	r2, [r0, #0]
 8015606:	f88d 2006 	strb.w	r2, [sp, #6]
  }

  /* Add end bytes */
  sum += t;
 801560a:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 801560e:	4403      	add	r3, r0

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 8015610:	b298      	uxth	r0, r3
 8015612:	eb00 4313 	add.w	r3, r0, r3, lsr #16
  sum = FOLD_U32T(sum);
 8015616:	b298      	uxth	r0, r3
 8015618:	eb00 4013 	add.w	r0, r0, r3, lsr #16

  /* Swap if alignment was odd */
  if (odd) {
 801561c:	b126      	cbz	r6, 8015628 <lwip_standard_chksum+0x68>
    sum = SWAP_BYTES_IN_WORD(sum);
 801561e:	0203      	lsls	r3, r0, #8
 8015620:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8015624:	b29b      	uxth	r3, r3
 8015626:	4318      	orrs	r0, r3
  }

  return (u16_t)sum;
}
 8015628:	b280      	uxth	r0, r0
 801562a:	b003      	add	sp, #12
 801562c:	bc70      	pop	{r4, r5, r6}
 801562e:	4770      	bx	lr
  u32_t sum = 0;
 8015630:	2300      	movs	r3, #0
 8015632:	e7e5      	b.n	8015600 <lwip_standard_chksum+0x40>

08015634 <inet_chksum_pseudo>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pseudo(struct pbuf *p, u8_t proto, u16_t proto_len,
                   const ip4_addr_t *src, const ip4_addr_t *dest)
{
 8015634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015638:	9d06      	ldr	r5, [sp, #24]
 801563a:	4617      	mov	r7, r2
  u32_t acc;
  u32_t addr;

  addr = ip4_addr_get_u32(src);
 801563c:	681c      	ldr	r4, [r3, #0]
{
 801563e:	4688      	mov	r8, r1
  acc = (addr & 0xffffUL);
  acc = (u32_t)(acc + ((addr >> 16) & 0xffffUL));
  addr = ip4_addr_get_u32(dest);
 8015640:	682b      	ldr	r3, [r5, #0]
  acc = (u32_t)(acc + (addr & 0xffffUL));
  acc = (u32_t)(acc + ((addr >> 16) & 0xffffUL));
 8015642:	0c1a      	lsrs	r2, r3, #16
 8015644:	fa12 f383 	uxtah	r3, r2, r3
 8015648:	fa13 f384 	uxtah	r3, r3, r4
 801564c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
  /* fold down to 16 bits */
  acc = FOLD_U32T(acc);
 8015650:	b29c      	uxth	r4, r3
 8015652:	eb04 4313 	add.w	r3, r4, r3, lsr #16
  acc = FOLD_U32T(acc);
 8015656:	b29c      	uxth	r4, r3
 8015658:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  for (q = p; q != NULL; q = q->next) {
 801565c:	b1f8      	cbz	r0, 801569e <inet_chksum_pseudo+0x6a>
 801565e:	4605      	mov	r5, r0
  int swapped = 0;
 8015660:	2600      	movs	r6, #0
    acc += LWIP_CHKSUM(q->payload, q->len);
 8015662:	8969      	ldrh	r1, [r5, #10]
 8015664:	6868      	ldr	r0, [r5, #4]
 8015666:	f7ff ffab 	bl	80155c0 <lwip_standard_chksum>
 801566a:	4404      	add	r4, r0
    if (q->len % 2 != 0) {
 801566c:	896b      	ldrh	r3, [r5, #10]
    acc = FOLD_U32T(acc);
 801566e:	b2a0      	uxth	r0, r4
    if (q->len % 2 != 0) {
 8015670:	f013 0f01 	tst.w	r3, #1
    acc = FOLD_U32T(acc);
 8015674:	eb00 4414 	add.w	r4, r0, r4, lsr #16
      acc = SWAP_BYTES_IN_WORD(acc);
 8015678:	ea4f 2004 	mov.w	r0, r4, lsl #8
 801567c:	f3c4 2307 	ubfx	r3, r4, #8, #8
    if (q->len % 2 != 0) {
 8015680:	d004      	beq.n	801568c <inet_chksum_pseudo+0x58>
      acc = SWAP_BYTES_IN_WORD(acc);
 8015682:	b280      	uxth	r0, r0
 8015684:	f086 0601 	eor.w	r6, r6, #1
 8015688:	ea40 0403 	orr.w	r4, r0, r3
  for (q = p; q != NULL; q = q->next) {
 801568c:	682d      	ldr	r5, [r5, #0]
 801568e:	2d00      	cmp	r5, #0
 8015690:	d1e7      	bne.n	8015662 <inet_chksum_pseudo+0x2e>
  if (swapped) {
 8015692:	b126      	cbz	r6, 801569e <inet_chksum_pseudo+0x6a>
    acc = SWAP_BYTES_IN_WORD(acc);
 8015694:	0223      	lsls	r3, r4, #8
 8015696:	f3c4 2407 	ubfx	r4, r4, #8, #8
 801569a:	b29b      	uxth	r3, r3
 801569c:	431c      	orrs	r4, r3
  acc += (u32_t)lwip_htons((u16_t)proto);
 801569e:	4640      	mov	r0, r8
 80156a0:	f7ff fa54 	bl	8014b4c <lwip_htons>
 80156a4:	4605      	mov	r5, r0
  acc += (u32_t)lwip_htons(proto_len);
 80156a6:	4638      	mov	r0, r7
 80156a8:	f7ff fa50 	bl	8014b4c <lwip_htons>
 80156ac:	4428      	add	r0, r5
 80156ae:	4404      	add	r4, r0
  acc = FOLD_U32T(acc);
 80156b0:	b2a0      	uxth	r0, r4
 80156b2:	eb00 4414 	add.w	r4, r0, r4, lsr #16
  acc = FOLD_U32T(acc);
 80156b6:	b2a0      	uxth	r0, r4
 80156b8:	eb00 4014 	add.w	r0, r0, r4, lsr #16
  return (u16_t)~(acc & 0xffffUL);
 80156bc:	43c0      	mvns	r0, r0

  return inet_cksum_pseudo_base(p, proto, proto_len, acc);
}
 80156be:	b280      	uxth	r0, r0
 80156c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080156c4 <ip_chksum_pseudo>:
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  {
    return inet_chksum_pseudo(p, proto, proto_len, ip_2_ip4(src), ip_2_ip4(dest));
 80156c4:	f7ff bfb6 	b.w	8015634 <inet_chksum_pseudo>

080156c8 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 80156c8:	b508      	push	{r3, lr}
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 80156ca:	f7ff ff79 	bl	80155c0 <lwip_standard_chksum>
 80156ce:	43c0      	mvns	r0, r0
}
 80156d0:	b280      	uxth	r0, r0
 80156d2:	bd08      	pop	{r3, pc}

080156d4 <inet_chksum_pbuf>:
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;

  acc = 0;
  for (q = p; q != NULL; q = q->next) {
 80156d4:	b320      	cbz	r0, 8015720 <inet_chksum_pbuf+0x4c>
{
 80156d6:	b570      	push	{r4, r5, r6, lr}
  int swapped = 0;
 80156d8:	2600      	movs	r6, #0
 80156da:	4605      	mov	r5, r0
  acc = 0;
 80156dc:	4634      	mov	r4, r6
    acc += LWIP_CHKSUM(q->payload, q->len);
 80156de:	8969      	ldrh	r1, [r5, #10]
 80156e0:	6868      	ldr	r0, [r5, #4]
 80156e2:	f7ff ff6d 	bl	80155c0 <lwip_standard_chksum>
 80156e6:	4404      	add	r4, r0
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 80156e8:	896b      	ldrh	r3, [r5, #10]
    acc = FOLD_U32T(acc);
 80156ea:	b2a0      	uxth	r0, r4
    if (q->len % 2 != 0) {
 80156ec:	f013 0f01 	tst.w	r3, #1
    acc = FOLD_U32T(acc);
 80156f0:	eb00 4414 	add.w	r4, r0, r4, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 80156f4:	ea4f 2004 	mov.w	r0, r4, lsl #8
 80156f8:	f3c4 2307 	ubfx	r3, r4, #8, #8
    if (q->len % 2 != 0) {
 80156fc:	d004      	beq.n	8015708 <inet_chksum_pbuf+0x34>
      acc = SWAP_BYTES_IN_WORD(acc);
 80156fe:	b280      	uxth	r0, r0
 8015700:	f086 0601 	eor.w	r6, r6, #1
 8015704:	ea40 0403 	orr.w	r4, r0, r3
  for (q = p; q != NULL; q = q->next) {
 8015708:	682d      	ldr	r5, [r5, #0]
 801570a:	2d00      	cmp	r5, #0
 801570c:	d1e7      	bne.n	80156de <inet_chksum_pbuf+0xa>
    }
  }

  if (swapped) {
 801570e:	b126      	cbz	r6, 801571a <inet_chksum_pbuf+0x46>
    acc = SWAP_BYTES_IN_WORD(acc);
 8015710:	0220      	lsls	r0, r4, #8
 8015712:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8015716:	b280      	uxth	r0, r0
 8015718:	4304      	orrs	r4, r0
 801571a:	43e4      	mvns	r4, r4
 801571c:	b2a0      	uxth	r0, r4
  }
  return (u16_t)~(acc & 0xffffUL);
}
 801571e:	bd70      	pop	{r4, r5, r6, pc}
  for (q = p; q != NULL; q = q->next) {
 8015720:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 8015724:	4770      	bx	lr
 8015726:	bf00      	nop

08015728 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8015728:	b508      	push	{r3, lr}
#ifndef LWIP_SKIP_PACKING_CHECK
  LWIP_ASSERT("Struct packing not implemented correctly. Check your lwIP port.", sizeof(struct packed_struct_test) == PACKED_STRUCT_TEST_EXPECTED_SIZE);
#endif

  /* Modules initialization */
  stats_init();
 801572a:	f001 fcd3 	bl	80170d4 <stats_init>
#if !NO_SYS
  sys_init();
 801572e:	f009 fded 	bl	801f30c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8015732:	f000 f97b 	bl	8015a2c <mem_init>
  memp_init();
 8015736:	f000 fd5d 	bl	80161f4 <memp_init>
  pbuf_init();
  netif_init();
 801573a:	f000 fe21 	bl	8016380 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801573e:	f006 f829 	bl	801b794 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8015742:	f001 fd31 	bl	80171a8 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 8015746:	f7ff fdbd 	bl	80152c4 <dns_init>
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 801574a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 801574e:	f005 bfb3 	b.w	801b6b8 <sys_timeouts_init>
 8015752:	bf00      	nop

08015754 <mem_link_valid>:
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
  nmem = ptr_to_mem(mem->next);
  pmem = ptr_to_mem(mem->prev);
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8015754:	f642 63e0 	movw	r3, #12000	; 0x2ee0
  pmem = ptr_to_mem(mem->prev);
 8015758:	8841      	ldrh	r1, [r0, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801575a:	4299      	cmp	r1, r3
{
 801575c:	b430      	push	{r4, r5}
  nmem = ptr_to_mem(mem->next);
 801575e:	8804      	ldrh	r4, [r0, #0]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8015760:	d804      	bhi.n	801576c <mem_link_valid+0x18>
 8015762:	429c      	cmp	r4, r3
 8015764:	bf94      	ite	ls
 8015766:	2300      	movls	r3, #0
 8015768:	2301      	movhi	r3, #1
 801576a:	b113      	cbz	r3, 8015772 <mem_link_valid+0x1e>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
    return 0;
 801576c:	2000      	movs	r0, #0
  }
  return 1;
}
 801576e:	bc30      	pop	{r4, r5}
 8015770:	4770      	bx	lr
  return (mem_size_t)((u8_t *)mem - ram);
 8015772:	4a0b      	ldr	r2, [pc, #44]	; (80157a0 <mem_link_valid+0x4c>)
 8015774:	6815      	ldr	r5, [r2, #0]
 8015776:	1b40      	subs	r0, r0, r5
 8015778:	b282      	uxth	r2, r0
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801577a:	4291      	cmp	r1, r2
 801577c:	d002      	beq.n	8015784 <mem_link_valid+0x30>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801577e:	5a69      	ldrh	r1, [r5, r1]
 8015780:	4291      	cmp	r1, r2
 8015782:	d1f3      	bne.n	801576c <mem_link_valid+0x18>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8015784:	4b07      	ldr	r3, [pc, #28]	; (80157a4 <mem_link_valid+0x50>)
  return (struct mem *)(void *)&ram[ptr];
 8015786:	442c      	add	r4, r5
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8015788:	681b      	ldr	r3, [r3, #0]
 801578a:	42a3      	cmp	r3, r4
 801578c:	d006      	beq.n	801579c <mem_link_valid+0x48>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801578e:	8860      	ldrh	r0, [r4, #2]
 8015790:	1a80      	subs	r0, r0, r2
 8015792:	fab0 f080 	clz	r0, r0
}
 8015796:	bc30      	pop	{r4, r5}
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8015798:	0940      	lsrs	r0, r0, #5
}
 801579a:	4770      	bx	lr
  return 1;
 801579c:	2001      	movs	r0, #1
 801579e:	e7e6      	b.n	801576e <mem_link_valid+0x1a>
 80157a0:	2002a2dc 	.word	0x2002a2dc
 80157a4:	2002a2e0 	.word	0x2002a2e0

080157a8 <mem_sanity>:

#if MEM_SANITY_CHECK
static void
mem_sanity(void)
{
 80157a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  struct mem *mem;
  u8_t last_used;

  /* begin with first element here */
  mem = (struct mem *)ram;
 80157ac:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8015960 <mem_sanity+0x1b8>
 80157b0:	f8d8 6000 	ldr.w	r6, [r8]
  LWIP_ASSERT("heap element used valid", (mem->used == 0) || (mem->used == 1));
 80157b4:	7935      	ldrb	r5, [r6, #4]
 80157b6:	2d01      	cmp	r5, #1
 80157b8:	d907      	bls.n	80157ca <mem_sanity+0x22>
 80157ba:	4b60      	ldr	r3, [pc, #384]	; (801593c <mem_sanity+0x194>)
 80157bc:	f240 223f 	movw	r2, #575	; 0x23f
 80157c0:	495f      	ldr	r1, [pc, #380]	; (8015940 <mem_sanity+0x198>)
 80157c2:	4860      	ldr	r0, [pc, #384]	; (8015944 <mem_sanity+0x19c>)
 80157c4:	f00b f988 	bl	8020ad8 <iprintf>
 80157c8:	7935      	ldrb	r5, [r6, #4]
  last_used = mem->used;
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 80157ca:	8873      	ldrh	r3, [r6, #2]
 80157cc:	2b00      	cmp	r3, #0
 80157ce:	f040 80ac 	bne.w	801592a <mem_sanity+0x182>
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 80157d2:	8834      	ldrh	r4, [r6, #0]
 80157d4:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 80157d8:	429c      	cmp	r4, r3
 80157da:	f200 809d 	bhi.w	8015918 <mem_sanity+0x170>
  return (struct mem *)(void *)&ram[ptr];
 80157de:	f8d8 3000 	ldr.w	r3, [r8]
 80157e2:	441c      	add	r4, r3
  LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

  /* check all elements before the end of the heap */
  for (mem = ptr_to_mem(mem->next);
 80157e4:	429c      	cmp	r4, r3
 80157e6:	d965      	bls.n	80158b4 <mem_sanity+0x10c>
       ((u8_t *)mem > ram) && (mem < ram_end);
 80157e8:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8015964 <mem_sanity+0x1bc>
 80157ec:	f8d9 2000 	ldr.w	r2, [r9]
 80157f0:	4294      	cmp	r4, r2
 80157f2:	d25f      	bcs.n	80158b4 <mem_sanity+0x10c>
       mem = ptr_to_mem(mem->next)) {
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 80157f4:	4f51      	ldr	r7, [pc, #324]	; (801593c <mem_sanity+0x194>)
 80157f6:	f8df a170 	ldr.w	sl, [pc, #368]	; 8015968 <mem_sanity+0x1c0>
 80157fa:	4e52      	ldr	r6, [pc, #328]	; (8015944 <mem_sanity+0x19c>)
 80157fc:	e017      	b.n	801582e <mem_sanity+0x86>
    LWIP_ASSERT("heap element prev ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->prev) == ptr_to_mem(mem->prev)));
    LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

    if (last_used == 0) {
      /* 2 unused elements in a row? */
      LWIP_ASSERT("heap element unused?", mem->used == 1);
 80157fe:	2b01      	cmp	r3, #1
 8015800:	d006      	beq.n	8015810 <mem_sanity+0x68>
 8015802:	463b      	mov	r3, r7
 8015804:	f240 2251 	movw	r2, #593	; 0x251
 8015808:	494f      	ldr	r1, [pc, #316]	; (8015948 <mem_sanity+0x1a0>)
 801580a:	4630      	mov	r0, r6
 801580c:	f00b f964 	bl	8020ad8 <iprintf>
    } else {
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
    }

    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 8015810:	4620      	mov	r0, r4
 8015812:	f7ff ff9f 	bl	8015754 <mem_link_valid>
 8015816:	b388      	cbz	r0, 801587c <mem_sanity+0xd4>
  return (struct mem *)(void *)&ram[ptr];
 8015818:	f8d8 3000 	ldr.w	r3, [r8]
 801581c:	8822      	ldrh	r2, [r4, #0]

    /* used/unused altering */
    last_used = mem->used;
 801581e:	7925      	ldrb	r5, [r4, #4]
  return (struct mem *)(void *)&ram[ptr];
 8015820:	189c      	adds	r4, r3, r2
  for (mem = ptr_to_mem(mem->next);
 8015822:	42a3      	cmp	r3, r4
 8015824:	d246      	bcs.n	80158b4 <mem_sanity+0x10c>
       ((u8_t *)mem > ram) && (mem < ram_end);
 8015826:	f8d9 2000 	ldr.w	r2, [r9]
 801582a:	42a2      	cmp	r2, r4
 801582c:	d942      	bls.n	80158b4 <mem_sanity+0x10c>
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 801582e:	1ce3      	adds	r3, r4, #3
 8015830:	f023 0303 	bic.w	r3, r3, #3
 8015834:	429c      	cmp	r4, r3
 8015836:	d006      	beq.n	8015846 <mem_sanity+0x9e>
 8015838:	463b      	mov	r3, r7
 801583a:	f240 2249 	movw	r2, #585	; 0x249
 801583e:	4651      	mov	r1, sl
 8015840:	4630      	mov	r0, r6
 8015842:	f00b f949 	bl	8020ad8 <iprintf>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 8015846:	8862      	ldrh	r2, [r4, #2]
 8015848:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 801584c:	429a      	cmp	r2, r3
 801584e:	d81d      	bhi.n	801588c <mem_sanity+0xe4>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8015850:	8822      	ldrh	r2, [r4, #0]
 8015852:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8015856:	429a      	cmp	r2, r3
 8015858:	d824      	bhi.n	80158a4 <mem_sanity+0xfc>
 801585a:	7923      	ldrb	r3, [r4, #4]
    if (last_used == 0) {
 801585c:	2d00      	cmp	r5, #0
 801585e:	d0ce      	beq.n	80157fe <mem_sanity+0x56>
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
 8015860:	2b01      	cmp	r3, #1
 8015862:	d9d5      	bls.n	8015810 <mem_sanity+0x68>
 8015864:	463b      	mov	r3, r7
 8015866:	f240 2253 	movw	r2, #595	; 0x253
 801586a:	4938      	ldr	r1, [pc, #224]	; (801594c <mem_sanity+0x1a4>)
 801586c:	4630      	mov	r0, r6
 801586e:	f00b f933 	bl	8020ad8 <iprintf>
    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 8015872:	4620      	mov	r0, r4
 8015874:	f7ff ff6e 	bl	8015754 <mem_link_valid>
 8015878:	2800      	cmp	r0, #0
 801587a:	d1cd      	bne.n	8015818 <mem_sanity+0x70>
 801587c:	463b      	mov	r3, r7
 801587e:	f240 2256 	movw	r2, #598	; 0x256
 8015882:	4933      	ldr	r1, [pc, #204]	; (8015950 <mem_sanity+0x1a8>)
 8015884:	4630      	mov	r0, r6
 8015886:	f00b f927 	bl	8020ad8 <iprintf>
 801588a:	e7c5      	b.n	8015818 <mem_sanity+0x70>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 801588c:	463b      	mov	r3, r7
 801588e:	f240 224a 	movw	r2, #586	; 0x24a
 8015892:	4930      	ldr	r1, [pc, #192]	; (8015954 <mem_sanity+0x1ac>)
 8015894:	4630      	mov	r0, r6
 8015896:	f00b f91f 	bl	8020ad8 <iprintf>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 801589a:	8822      	ldrh	r2, [r4, #0]
 801589c:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 80158a0:	429a      	cmp	r2, r3
 80158a2:	d9da      	bls.n	801585a <mem_sanity+0xb2>
 80158a4:	463b      	mov	r3, r7
 80158a6:	f240 224b 	movw	r2, #587	; 0x24b
 80158aa:	492b      	ldr	r1, [pc, #172]	; (8015958 <mem_sanity+0x1b0>)
 80158ac:	4630      	mov	r0, r6
 80158ae:	f00b f913 	bl	8020ad8 <iprintf>
 80158b2:	e7d2      	b.n	801585a <mem_sanity+0xb2>
  return (struct mem *)(void *)&ram[ptr];
 80158b4:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80158b8:	441a      	add	r2, r3
  }
  LWIP_ASSERT("heap end ptr sanity", mem == ptr_to_mem(MEM_SIZE_ALIGNED));
 80158ba:	4294      	cmp	r4, r2
 80158bc:	d006      	beq.n	80158cc <mem_sanity+0x124>
 80158be:	4b1f      	ldr	r3, [pc, #124]	; (801593c <mem_sanity+0x194>)
 80158c0:	f240 225b 	movw	r2, #603	; 0x25b
 80158c4:	4925      	ldr	r1, [pc, #148]	; (801595c <mem_sanity+0x1b4>)
 80158c6:	481f      	ldr	r0, [pc, #124]	; (8015944 <mem_sanity+0x19c>)
 80158c8:	f00b f906 	bl	8020ad8 <iprintf>
  LWIP_ASSERT("heap element used valid", mem->used == 1);
 80158cc:	7923      	ldrb	r3, [r4, #4]
 80158ce:	2b01      	cmp	r3, #1
 80158d0:	d006      	beq.n	80158e0 <mem_sanity+0x138>
 80158d2:	4b1a      	ldr	r3, [pc, #104]	; (801593c <mem_sanity+0x194>)
 80158d4:	f44f 7217 	mov.w	r2, #604	; 0x25c
 80158d8:	4919      	ldr	r1, [pc, #100]	; (8015940 <mem_sanity+0x198>)
 80158da:	481a      	ldr	r0, [pc, #104]	; (8015944 <mem_sanity+0x19c>)
 80158dc:	f00b f8fc 	bl	8020ad8 <iprintf>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == MEM_SIZE_ALIGNED);
 80158e0:	8862      	ldrh	r2, [r4, #2]
 80158e2:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 80158e6:	429a      	cmp	r2, r3
 80158e8:	d006      	beq.n	80158f8 <mem_sanity+0x150>
 80158ea:	4b14      	ldr	r3, [pc, #80]	; (801593c <mem_sanity+0x194>)
 80158ec:	f240 225d 	movw	r2, #605	; 0x25d
 80158f0:	4918      	ldr	r1, [pc, #96]	; (8015954 <mem_sanity+0x1ac>)
 80158f2:	4814      	ldr	r0, [pc, #80]	; (8015944 <mem_sanity+0x19c>)
 80158f4:	f00b f8f0 	bl	8020ad8 <iprintf>
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 80158f8:	8822      	ldrh	r2, [r4, #0]
 80158fa:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 80158fe:	429a      	cmp	r2, r3
 8015900:	d008      	beq.n	8015914 <mem_sanity+0x16c>
 8015902:	4b0e      	ldr	r3, [pc, #56]	; (801593c <mem_sanity+0x194>)
 8015904:	f240 225e 	movw	r2, #606	; 0x25e
 8015908:	4913      	ldr	r1, [pc, #76]	; (8015958 <mem_sanity+0x1b0>)
 801590a:	480e      	ldr	r0, [pc, #56]	; (8015944 <mem_sanity+0x19c>)
}
 801590c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 8015910:	f00b b8e2 	b.w	8020ad8 <iprintf>
}
 8015914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8015918:	4b08      	ldr	r3, [pc, #32]	; (801593c <mem_sanity+0x194>)
 801591a:	f240 2242 	movw	r2, #578	; 0x242
 801591e:	490e      	ldr	r1, [pc, #56]	; (8015958 <mem_sanity+0x1b0>)
 8015920:	4808      	ldr	r0, [pc, #32]	; (8015944 <mem_sanity+0x19c>)
 8015922:	f00b f8d9 	bl	8020ad8 <iprintf>
 8015926:	8834      	ldrh	r4, [r6, #0]
 8015928:	e759      	b.n	80157de <mem_sanity+0x36>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 801592a:	4b04      	ldr	r3, [pc, #16]	; (801593c <mem_sanity+0x194>)
 801592c:	f240 2241 	movw	r2, #577	; 0x241
 8015930:	4908      	ldr	r1, [pc, #32]	; (8015954 <mem_sanity+0x1ac>)
 8015932:	4804      	ldr	r0, [pc, #16]	; (8015944 <mem_sanity+0x19c>)
 8015934:	f00b f8d0 	bl	8020ad8 <iprintf>
 8015938:	e74b      	b.n	80157d2 <mem_sanity+0x2a>
 801593a:	bf00      	nop
 801593c:	0803d1a4 	.word	0x0803d1a4
 8015940:	0803d1d4 	.word	0x0803d1d4
 8015944:	08026a84 	.word	0x08026a84
 8015948:	0803d23c 	.word	0x0803d23c
 801594c:	0803d254 	.word	0x0803d254
 8015950:	0803d270 	.word	0x0803d270
 8015954:	0803d1ec 	.word	0x0803d1ec
 8015958:	0803d208 	.word	0x0803d208
 801595c:	0803d288 	.word	0x0803d288
 8015960:	2002a2dc 	.word	0x2002a2dc
 8015964:	2002a2e0 	.word	0x2002a2e0
 8015968:	0803d224 	.word	0x0803d224

0801596c <mem_overflow_check_raw>:
{
 801596c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015970:	1e4c      	subs	r4, r1, #1
 8015972:	310f      	adds	r1, #15
 8015974:	b0a3      	sub	sp, #140	; 0x8c
 8015976:	4606      	mov	r6, r0
 8015978:	4615      	mov	r5, r2
 801597a:	4699      	mov	r9, r3
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 801597c:	f8df 8078 	ldr.w	r8, [pc, #120]	; 80159f8 <mem_overflow_check_raw+0x8c>
 8015980:	4404      	add	r4, r0
 8015982:	180f      	adds	r7, r1, r0
      LWIP_ASSERT(errstr, 0);
 8015984:	f8df b074 	ldr.w	fp, [pc, #116]	; 80159fc <mem_overflow_check_raw+0x90>
 8015988:	f8df a074 	ldr.w	sl, [pc, #116]	; 8015a00 <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 801598c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 8015990:	4642      	mov	r2, r8
 8015992:	2180      	movs	r1, #128	; 0x80
 8015994:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 8015996:	2bcd      	cmp	r3, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 8015998:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 801599a:	d009      	beq.n	80159b0 <mem_overflow_check_raw+0x44>
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 801599c:	f8cd 9000 	str.w	r9, [sp]
 80159a0:	f00b f9be 	bl	8020d20 <sniprintf>
      LWIP_ASSERT(errstr, 0);
 80159a4:	465b      	mov	r3, fp
 80159a6:	a902      	add	r1, sp, #8
 80159a8:	226d      	movs	r2, #109	; 0x6d
 80159aa:	4650      	mov	r0, sl
 80159ac:	f00b f894 	bl	8020ad8 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_AFTER_ALIGNED; k++) {
 80159b0:	42bc      	cmp	r4, r7
 80159b2:	d1eb      	bne.n	801598c <mem_overflow_check_raw+0x20>
 80159b4:	f1a6 0411 	sub.w	r4, r6, #17
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 80159b8:	4f0e      	ldr	r7, [pc, #56]	; (80159f4 <mem_overflow_check_raw+0x88>)
 80159ba:	3e01      	subs	r6, #1
      LWIP_ASSERT(errstr, 0);
 80159bc:	f8df a03c 	ldr.w	sl, [pc, #60]	; 80159fc <mem_overflow_check_raw+0x90>
 80159c0:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8015a00 <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 80159c4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 80159c8:	463a      	mov	r2, r7
 80159ca:	2180      	movs	r1, #128	; 0x80
 80159cc:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 80159ce:	2bcd      	cmp	r3, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 80159d0:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 80159d2:	d009      	beq.n	80159e8 <mem_overflow_check_raw+0x7c>
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 80159d4:	f8cd 9000 	str.w	r9, [sp]
 80159d8:	f00b f9a2 	bl	8020d20 <sniprintf>
      LWIP_ASSERT(errstr, 0);
 80159dc:	4653      	mov	r3, sl
 80159de:	a902      	add	r1, sp, #8
 80159e0:	2278      	movs	r2, #120	; 0x78
 80159e2:	4640      	mov	r0, r8
 80159e4:	f00b f878 	bl	8020ad8 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_BEFORE_ALIGNED; k++) {
 80159e8:	42b4      	cmp	r4, r6
 80159ea:	d1eb      	bne.n	80159c4 <mem_overflow_check_raw+0x58>
}
 80159ec:	b023      	add	sp, #140	; 0x8c
 80159ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159f2:	bf00      	nop
 80159f4:	0803d184 	.word	0x0803d184
 80159f8:	0803d164 	.word	0x0803d164
 80159fc:	0803d1a4 	.word	0x0803d1a4
 8015a00:	08026a84 	.word	0x08026a84

08015a04 <mem_overflow_init_raw>:
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 8015a04:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  m = (u8_t *)p + size;
 8015a08:	1842      	adds	r2, r0, r1
{
 8015a0a:	b410      	push	{r4}
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 8015a0c:	f840 3c10 	str.w	r3, [r0, #-16]
 8015a10:	f840 3c0c 	str.w	r3, [r0, #-12]
 8015a14:	f840 3c08 	str.w	r3, [r0, #-8]
 8015a18:	f840 3c04 	str.w	r3, [r0, #-4]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 8015a1c:	5043      	str	r3, [r0, r1]
 8015a1e:	6053      	str	r3, [r2, #4]
 8015a20:	6093      	str	r3, [r2, #8]
 8015a22:	60d3      	str	r3, [r2, #12]
}
 8015a24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015a28:	4770      	bx	lr
 8015a2a:	bf00      	nop

08015a2c <mem_init>:
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8015a2c:	4b14      	ldr	r3, [pc, #80]	; (8015a80 <mem_init+0x54>)
  ram_end->prev = MEM_SIZE_ALIGNED;
 8015a2e:	f642 60e4 	movw	r0, #12004	; 0x2ee4
  mem->prev = 0;
 8015a32:	2100      	movs	r1, #0
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8015a34:	4a13      	ldr	r2, [pc, #76]	; (8015a84 <mem_init+0x58>)
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8015a36:	f023 0303 	bic.w	r3, r3, #3
{
 8015a3a:	b570      	push	{r4, r5, r6, lr}
  mem->next = MEM_SIZE_ALIGNED;
 8015a3c:	f642 64e0 	movw	r4, #12000	; 0x2ee0
  ram_end->prev = MEM_SIZE_ALIGNED;
 8015a40:	2501      	movs	r5, #1
  ram_end->next = MEM_SIZE_ALIGNED;
 8015a42:	4e11      	ldr	r6, [pc, #68]	; (8015a88 <mem_init+0x5c>)
  mem->prev = 0;
 8015a44:	7119      	strb	r1, [r3, #4]
  return (struct mem *)(void *)&ram[ptr];
 8015a46:	1919      	adds	r1, r3, r4
  mem->next = MEM_SIZE_ALIGNED;
 8015a48:	601c      	str	r4, [r3, #0]
  ram_end->next = MEM_SIZE_ALIGNED;
 8015a4a:	511e      	str	r6, [r3, r4]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8015a4c:	541d      	strb	r5, [r3, r0]
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8015a4e:	4d0f      	ldr	r5, [pc, #60]	; (8015a8c <mem_init+0x60>)
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8015a50:	6011      	str	r1, [r2, #0]
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8015a52:	602b      	str	r3, [r5, #0]
  MEM_SANITY();
 8015a54:	f7ff fea8 	bl	80157a8 <mem_sanity>
  lfree = (struct mem *)(void *)ram;
 8015a58:	682a      	ldr	r2, [r5, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 8015a5a:	490d      	ldr	r1, [pc, #52]	; (8015a90 <mem_init+0x64>)
  lfree = (struct mem *)(void *)ram;
 8015a5c:	4b0d      	ldr	r3, [pc, #52]	; (8015a94 <mem_init+0x68>)
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8015a5e:	480e      	ldr	r0, [pc, #56]	; (8015a98 <mem_init+0x6c>)
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 8015a60:	f8a1 40aa 	strh.w	r4, [r1, #170]	; 0xaa
  lfree = (struct mem *)(void *)ram;
 8015a64:	601a      	str	r2, [r3, #0]
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8015a66:	f009 fc5d 	bl	801f324 <sys_mutex_new>
 8015a6a:	b900      	cbnz	r0, 8015a6e <mem_init+0x42>
}
 8015a6c:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8015a6e:	4b0b      	ldr	r3, [pc, #44]	; (8015a9c <mem_init+0x70>)
 8015a70:	f240 221f 	movw	r2, #543	; 0x21f
 8015a74:	490a      	ldr	r1, [pc, #40]	; (8015aa0 <mem_init+0x74>)
 8015a76:	480b      	ldr	r0, [pc, #44]	; (8015aa4 <mem_init+0x78>)
}
 8015a78:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8015a7c:	f00b b82c 	b.w	8020ad8 <iprintf>
 8015a80:	2002ea8f 	.word	0x2002ea8f
 8015a84:	2002a2e0 	.word	0x2002a2e0
 8015a88:	2ee02ee0 	.word	0x2ee02ee0
 8015a8c:	2002a2dc 	.word	0x2002a2dc
 8015a90:	2003e16c 	.word	0x2003e16c
 8015a94:	2002a2d0 	.word	0x2002a2d0
 8015a98:	2002a2d8 	.word	0x2002a2d8
 8015a9c:	0803d1a4 	.word	0x0803d1a4
 8015aa0:	0803d0a8 	.word	0x0803d0a8
 8015aa4:	08026a84 	.word	0x08026a84

08015aa8 <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8015aa8:	b300      	cbz	r0, 8015aec <mem_free+0x44>
{
 8015aaa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8015aae:	f010 0803 	ands.w	r8, r0, #3
 8015ab2:	4604      	mov	r4, r0
 8015ab4:	d11b      	bne.n	8015aee <mem_free+0x46>

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8015ab6:	4e5e      	ldr	r6, [pc, #376]	; (8015c30 <mem_free+0x188>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8015ab8:	f1a0 0518 	sub.w	r5, r0, #24
  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8015abc:	6833      	ldr	r3, [r6, #0]
 8015abe:	42ab      	cmp	r3, r5
 8015ac0:	d805      	bhi.n	8015ace <mem_free+0x26>
 8015ac2:	4f5c      	ldr	r7, [pc, #368]	; (8015c34 <mem_free+0x18c>)
 8015ac4:	f100 030c 	add.w	r3, r0, #12
 8015ac8:	683a      	ldr	r2, [r7, #0]
 8015aca:	429a      	cmp	r2, r3
 8015acc:	d214      	bcs.n	8015af8 <mem_free+0x50>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8015ace:	4b5a      	ldr	r3, [pc, #360]	; (8015c38 <mem_free+0x190>)
 8015ad0:	f240 227f 	movw	r2, #639	; 0x27f
 8015ad4:	4959      	ldr	r1, [pc, #356]	; (8015c3c <mem_free+0x194>)
    MEM_STATS_INC_LOCKED(illegal);
    return;
  }

  if (!mem_link_valid(mem)) {
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8015ad6:	485a      	ldr	r0, [pc, #360]	; (8015c40 <mem_free+0x198>)
 8015ad8:	f00a fffe 	bl	8020ad8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015adc:	4a59      	ldr	r2, [pc, #356]	; (8015c44 <mem_free+0x19c>)
 8015ade:	f8b2 30b0 	ldrh.w	r3, [r2, #176]	; 0xb0
 8015ae2:	3301      	adds	r3, #1
 8015ae4:	f8a2 30b0 	strh.w	r3, [r2, #176]	; 0xb0
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 8015ae8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015aec:	4770      	bx	lr
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8015aee:	4b52      	ldr	r3, [pc, #328]	; (8015c38 <mem_free+0x190>)
 8015af0:	f240 2273 	movw	r2, #627	; 0x273
 8015af4:	4954      	ldr	r1, [pc, #336]	; (8015c48 <mem_free+0x1a0>)
 8015af6:	e7ee      	b.n	8015ad6 <mem_free+0x2e>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 8015af8:	4b54      	ldr	r3, [pc, #336]	; (8015c4c <mem_free+0x1a4>)
 8015afa:	4a55      	ldr	r2, [pc, #340]	; (8015c50 <mem_free+0x1a8>)
 8015afc:	f830 1c12 	ldrh.w	r1, [r0, #-18]
 8015b00:	f7ff ff34 	bl	801596c <mem_overflow_check_raw>
  if (!mem->used) {
 8015b04:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 8015b08:	2b00      	cmp	r3, #0
 8015b0a:	d06e      	beq.n	8015bea <mem_free+0x142>
  if (!mem_link_valid(mem)) {
 8015b0c:	4628      	mov	r0, r5
 8015b0e:	f7ff fe21 	bl	8015754 <mem_link_valid>
 8015b12:	2800      	cmp	r0, #0
 8015b14:	d06e      	beq.n	8015bf4 <mem_free+0x14c>
  if (mem < lfree) {
 8015b16:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8015c70 <mem_free+0x1c8>
  mem->used = 0;
 8015b1a:	f804 8c14 	strb.w	r8, [r4, #-20]
  if (mem < lfree) {
 8015b1e:	f8d9 3000 	ldr.w	r3, [r9]
 8015b22:	42ab      	cmp	r3, r5
 8015b24:	d901      	bls.n	8015b2a <mem_free+0x82>
    lfree = mem;
 8015b26:	f8c9 5000 	str.w	r5, [r9]
  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 8015b2a:	4846      	ldr	r0, [pc, #280]	; (8015c44 <mem_free+0x19c>)
 8015b2c:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 8015b30:	f8b0 20ac 	ldrh.w	r2, [r0, #172]	; 0xac
 8015b34:	6831      	ldr	r1, [r6, #0]
 8015b36:	1ad2      	subs	r2, r2, r3
 8015b38:	eba5 0c01 	sub.w	ip, r5, r1
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8015b3c:	42a9      	cmp	r1, r5
  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 8015b3e:	4462      	add	r2, ip
 8015b40:	f8a0 20ac 	strh.w	r2, [r0, #172]	; 0xac
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8015b44:	d83a      	bhi.n	8015bbc <mem_free+0x114>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8015b46:	683a      	ldr	r2, [r7, #0]
 8015b48:	4295      	cmp	r5, r2
 8015b4a:	d258      	bcs.n	8015bfe <mem_free+0x156>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8015b4c:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8015b50:	4293      	cmp	r3, r2
 8015b52:	d85c      	bhi.n	8015c0e <mem_free+0x166>
  return (struct mem *)(void *)&ram[ptr];
 8015b54:	6832      	ldr	r2, [r6, #0]
 8015b56:	4413      	add	r3, r2
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8015b58:	429d      	cmp	r5, r3
 8015b5a:	d013      	beq.n	8015b84 <mem_free+0xdc>
 8015b5c:	7919      	ldrb	r1, [r3, #4]
 8015b5e:	b989      	cbnz	r1, 8015b84 <mem_free+0xdc>
 8015b60:	6839      	ldr	r1, [r7, #0]
 8015b62:	428b      	cmp	r3, r1
 8015b64:	d00e      	beq.n	8015b84 <mem_free+0xdc>
    if (lfree == nmem) {
 8015b66:	f8d9 1000 	ldr.w	r1, [r9]
 8015b6a:	428b      	cmp	r3, r1
 8015b6c:	d05c      	beq.n	8015c28 <mem_free+0x180>
    mem->next = nmem->next;
 8015b6e:	8818      	ldrh	r0, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8015b70:	f642 61e0 	movw	r1, #12000	; 0x2ee0
    mem->next = nmem->next;
 8015b74:	f824 0c18 	strh.w	r0, [r4, #-24]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8015b78:	881b      	ldrh	r3, [r3, #0]
 8015b7a:	428b      	cmp	r3, r1
 8015b7c:	d002      	beq.n	8015b84 <mem_free+0xdc>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8015b7e:	4413      	add	r3, r2
  return (mem_size_t)((u8_t *)mem - ram);
 8015b80:	1aa9      	subs	r1, r5, r2
 8015b82:	8059      	strh	r1, [r3, #2]
  pmem = ptr_to_mem(mem->prev);
 8015b84:	f834 1c16 	ldrh.w	r1, [r4, #-22]
  return (struct mem *)(void *)&ram[ptr];
 8015b88:	1853      	adds	r3, r2, r1
  if (pmem != mem && pmem->used == 0) {
 8015b8a:	429d      	cmp	r5, r3
 8015b8c:	d010      	beq.n	8015bb0 <mem_free+0x108>
 8015b8e:	7918      	ldrb	r0, [r3, #4]
 8015b90:	b970      	cbnz	r0, 8015bb0 <mem_free+0x108>
    if (lfree == mem) {
 8015b92:	f8d9 0000 	ldr.w	r0, [r9]
 8015b96:	4285      	cmp	r5, r0
 8015b98:	d043      	beq.n	8015c22 <mem_free+0x17a>
    pmem->next = mem->next;
 8015b9a:	f834 3c18 	ldrh.w	r3, [r4, #-24]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8015b9e:	f642 60e0 	movw	r0, #12000	; 0x2ee0
    pmem->next = mem->next;
 8015ba2:	5253      	strh	r3, [r2, r1]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8015ba4:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 8015ba8:	4283      	cmp	r3, r0
 8015baa:	d001      	beq.n	8015bb0 <mem_free+0x108>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8015bac:	441a      	add	r2, r3
 8015bae:	8051      	strh	r1, [r2, #2]
  MEM_SANITY();
 8015bb0:	f7ff fdfa 	bl	80157a8 <mem_sanity>
  mem_free_count = 1;
 8015bb4:	4b27      	ldr	r3, [pc, #156]	; (8015c54 <mem_free+0x1ac>)
 8015bb6:	2201      	movs	r2, #1
 8015bb8:	701a      	strb	r2, [r3, #0]
 8015bba:	e795      	b.n	8015ae8 <mem_free+0x40>
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8015bbc:	4b1e      	ldr	r3, [pc, #120]	; (8015c38 <mem_free+0x190>)
 8015bbe:	f240 12df 	movw	r2, #479	; 0x1df
 8015bc2:	4925      	ldr	r1, [pc, #148]	; (8015c58 <mem_free+0x1b0>)
 8015bc4:	481e      	ldr	r0, [pc, #120]	; (8015c40 <mem_free+0x198>)
 8015bc6:	f00a ff87 	bl	8020ad8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8015bca:	683b      	ldr	r3, [r7, #0]
 8015bcc:	429d      	cmp	r5, r3
 8015bce:	d216      	bcs.n	8015bfe <mem_free+0x156>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8015bd0:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 8015bd4:	b133      	cbz	r3, 8015be4 <mem_free+0x13c>
 8015bd6:	4b18      	ldr	r3, [pc, #96]	; (8015c38 <mem_free+0x190>)
 8015bd8:	f240 12e1 	movw	r2, #481	; 0x1e1
 8015bdc:	491f      	ldr	r1, [pc, #124]	; (8015c5c <mem_free+0x1b4>)
 8015bde:	4818      	ldr	r0, [pc, #96]	; (8015c40 <mem_free+0x198>)
 8015be0:	f00a ff7a 	bl	8020ad8 <iprintf>
 8015be4:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 8015be8:	e7b0      	b.n	8015b4c <mem_free+0xa4>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8015bea:	4b13      	ldr	r3, [pc, #76]	; (8015c38 <mem_free+0x190>)
 8015bec:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8015bf0:	491b      	ldr	r1, [pc, #108]	; (8015c60 <mem_free+0x1b8>)
 8015bf2:	e770      	b.n	8015ad6 <mem_free+0x2e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8015bf4:	4b10      	ldr	r3, [pc, #64]	; (8015c38 <mem_free+0x190>)
 8015bf6:	f240 2295 	movw	r2, #661	; 0x295
 8015bfa:	491a      	ldr	r1, [pc, #104]	; (8015c64 <mem_free+0x1bc>)
 8015bfc:	e76b      	b.n	8015ad6 <mem_free+0x2e>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8015bfe:	4b0e      	ldr	r3, [pc, #56]	; (8015c38 <mem_free+0x190>)
 8015c00:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8015c04:	4918      	ldr	r1, [pc, #96]	; (8015c68 <mem_free+0x1c0>)
 8015c06:	480e      	ldr	r0, [pc, #56]	; (8015c40 <mem_free+0x198>)
 8015c08:	f00a ff66 	bl	8020ad8 <iprintf>
 8015c0c:	e7e0      	b.n	8015bd0 <mem_free+0x128>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8015c0e:	4b0a      	ldr	r3, [pc, #40]	; (8015c38 <mem_free+0x190>)
 8015c10:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8015c14:	4915      	ldr	r1, [pc, #84]	; (8015c6c <mem_free+0x1c4>)
 8015c16:	480a      	ldr	r0, [pc, #40]	; (8015c40 <mem_free+0x198>)
 8015c18:	f00a ff5e 	bl	8020ad8 <iprintf>
 8015c1c:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 8015c20:	e798      	b.n	8015b54 <mem_free+0xac>
      lfree = pmem;
 8015c22:	f8c9 3000 	str.w	r3, [r9]
 8015c26:	e7b8      	b.n	8015b9a <mem_free+0xf2>
      lfree = mem;
 8015c28:	f8c9 5000 	str.w	r5, [r9]
 8015c2c:	e79f      	b.n	8015b6e <mem_free+0xc6>
 8015c2e:	bf00      	nop
 8015c30:	2002a2dc 	.word	0x2002a2dc
 8015c34:	2002a2e0 	.word	0x2002a2e0
 8015c38:	0803d1a4 	.word	0x0803d1a4
 8015c3c:	0803cfac 	.word	0x0803cfac
 8015c40:	08026a84 	.word	0x08026a84
 8015c44:	2003e16c 	.word	0x2003e16c
 8015c48:	0803cf88 	.word	0x0803cf88
 8015c4c:	08024b10 	.word	0x08024b10
 8015c50:	0803cfc8 	.word	0x0803cfc8
 8015c54:	2002a2d4 	.word	0x2002a2d4
 8015c58:	0803d02c 	.word	0x0803d02c
 8015c5c:	0803d060 	.word	0x0803d060
 8015c60:	0803cfd0 	.word	0x0803cfd0
 8015c64:	0803cff8 	.word	0x0803cff8
 8015c68:	0803d044 	.word	0x0803d044
 8015c6c:	0803d07c 	.word	0x0803d07c
 8015c70:	2002a2d0 	.word	0x2002a2d0

08015c74 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8015c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8015c78:	1ccc      	adds	r4, r1, #3
    newsize = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8015c7a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8015c7e:	f024 0403 	bic.w	r4, r4, #3
 8015c82:	b2a4      	uxth	r4, r4
 8015c84:	2c0c      	cmp	r4, #12
 8015c86:	bf38      	it	cc
 8015c88:	240c      	movcc	r4, #12
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 8015c8a:	3420      	adds	r4, #32
 8015c8c:	b2a4      	uxth	r4, r4
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8015c8e:	429c      	cmp	r4, r3
 8015c90:	d87a      	bhi.n	8015d88 <mem_trim+0x114>
 8015c92:	42a1      	cmp	r1, r4
 8015c94:	d878      	bhi.n	8015d88 <mem_trim+0x114>
    return NULL;
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8015c96:	4f60      	ldr	r7, [pc, #384]	; (8015e18 <mem_trim+0x1a4>)
 8015c98:	4605      	mov	r5, r0
 8015c9a:	460e      	mov	r6, r1
 8015c9c:	683b      	ldr	r3, [r7, #0]
 8015c9e:	4283      	cmp	r3, r0
 8015ca0:	d85a      	bhi.n	8015d58 <mem_trim+0xe4>
 8015ca2:	4b5e      	ldr	r3, [pc, #376]	; (8015e1c <mem_trim+0x1a8>)
 8015ca4:	681b      	ldr	r3, [r3, #0]
 8015ca6:	4283      	cmp	r3, r0
 8015ca8:	d956      	bls.n	8015d58 <mem_trim+0xe4>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 8015caa:	4b5d      	ldr	r3, [pc, #372]	; (8015e20 <mem_trim+0x1ac>)
 8015cac:	4628      	mov	r0, r5
 8015cae:	4a5d      	ldr	r2, [pc, #372]	; (8015e24 <mem_trim+0x1b0>)
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8015cb0:	f1a5 0818 	sub.w	r8, r5, #24
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 8015cb4:	f835 1c12 	ldrh.w	r1, [r5, #-18]
 8015cb8:	f7ff fe58 	bl	801596c <mem_overflow_check_raw>
  return (mem_size_t)((u8_t *)mem - ram);
 8015cbc:	683b      	ldr	r3, [r7, #0]
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8015cbe:	f835 2c18 	ldrh.w	r2, [r5, #-24]
  return (mem_size_t)((u8_t *)mem - ram);
 8015cc2:	eba8 0803 	sub.w	r8, r8, r3
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8015cc6:	f1a2 0928 	sub.w	r9, r2, #40	; 0x28
  return (mem_size_t)((u8_t *)mem - ram);
 8015cca:	fa1f f888 	uxth.w	r8, r8
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8015cce:	eba9 0908 	sub.w	r9, r9, r8
 8015cd2:	fa1f f989 	uxth.w	r9, r9
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8015cd6:	454c      	cmp	r4, r9
 8015cd8:	d858      	bhi.n	8015d8c <mem_trim+0x118>
  if (newsize > size) {
    /* not supported */
    return NULL;
  }
  if (newsize == size) {
 8015cda:	f000 8084 	beq.w	8015de6 <mem_trim+0x172>
  return (struct mem *)(void *)&ram[ptr];
 8015cde:	eb03 0a02 	add.w	sl, r3, r2

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
  if (mem2->used == 0) {
 8015ce2:	f89a 1004 	ldrb.w	r1, [sl, #4]
 8015ce6:	2900      	cmp	r1, #0
 8015ce8:	d159      	bne.n	8015d9e <mem_trim+0x12a>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015cea:	f642 61e0 	movw	r1, #12000	; 0x2ee0
 8015cee:	428a      	cmp	r2, r1
 8015cf0:	d07d      	beq.n	8015dee <mem_trim+0x17a>
    /* remember the old next pointer */
    next = mem2->next;
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015cf2:	f108 0208 	add.w	r2, r8, #8
    if (lfree == mem2) {
 8015cf6:	484c      	ldr	r0, [pc, #304]	; (8015e28 <mem_trim+0x1b4>)
    next = mem2->next;
 8015cf8:	f8ba 7000 	ldrh.w	r7, [sl]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015cfc:	4422      	add	r2, r4
    if (lfree == mem2) {
 8015cfe:	f8d0 c000 	ldr.w	ip, [r0]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015d02:	b292      	uxth	r2, r2
    if (lfree == mem2) {
 8015d04:	45d4      	cmp	ip, sl
 8015d06:	eb03 0102 	add.w	r1, r3, r2
 8015d0a:	d06e      	beq.n	8015dea <mem_trim+0x176>
      lfree = ptr_to_mem(ptr2);
    }
    mem2 = ptr_to_mem(ptr2);
    mem2->used = 0;
 8015d0c:	f04f 0c00 	mov.w	ip, #0
    /* restore the next pointer */
    mem2->next = next;
 8015d10:	800f      	strh	r7, [r1, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8015d12:	f8a1 8002 	strh.w	r8, [r1, #2]
    /* link mem to it */
    mem->next = ptr2;
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015d16:	f642 60e0 	movw	r0, #12000	; 0x2ee0
    mem2->used = 0;
 8015d1a:	f881 c004 	strb.w	ip, [r1, #4]
    mem->next = ptr2;
 8015d1e:	f825 2c18 	strh.w	r2, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015d22:	8809      	ldrh	r1, [r1, #0]
 8015d24:	4281      	cmp	r1, r0
 8015d26:	d001      	beq.n	8015d2c <mem_trim+0xb8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8015d28:	440b      	add	r3, r1
 8015d2a:	805a      	strh	r2, [r3, #2]
    mem2->prev = ptr;
    mem->next = ptr2;
    if (mem2->next != MEM_SIZE_ALIGNED) {
      ptr_to_mem(mem2->next)->prev = ptr2;
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
 8015d2c:	4a3f      	ldr	r2, [pc, #252]	; (8015e2c <mem_trim+0x1b8>)
 8015d2e:	f8b2 30ac 	ldrh.w	r3, [r2, #172]	; 0xac
 8015d32:	441c      	add	r4, r3
 8015d34:	eba4 0909 	sub.w	r9, r4, r9
 8015d38:	f8a2 90ac 	strh.w	r9, [r2, #172]	; 0xac
  mem_overflow_init_raw(p, user_size);
 8015d3c:	4628      	mov	r0, r5
 8015d3e:	4631      	mov	r1, r6
  mem->user_size = user_size;
 8015d40:	f825 6c12 	strh.w	r6, [r5, #-18]
  mem_overflow_init_raw(p, user_size);
 8015d44:	f7ff fe5e 	bl	8015a04 <mem_overflow_init_raw>
    -> the remaining space stays unused since it is too small
  } */
#if MEM_OVERFLOW_CHECK
  mem_overflow_init_element(mem, new_size);
#endif
  MEM_SANITY();
 8015d48:	f7ff fd2e 	bl	80157a8 <mem_sanity>
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
 8015d4c:	4b38      	ldr	r3, [pc, #224]	; (8015e30 <mem_trim+0x1bc>)
 8015d4e:	2201      	movs	r2, #1
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 8015d50:	4628      	mov	r0, r5
  mem_free_count = 1;
 8015d52:	701a      	strb	r2, [r3, #0]
}
 8015d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8015d58:	4b36      	ldr	r3, [pc, #216]	; (8015e34 <mem_trim+0x1c0>)
 8015d5a:	f240 22d2 	movw	r2, #722	; 0x2d2
 8015d5e:	4936      	ldr	r1, [pc, #216]	; (8015e38 <mem_trim+0x1c4>)
 8015d60:	4836      	ldr	r0, [pc, #216]	; (8015e3c <mem_trim+0x1c8>)
 8015d62:	f00a feb9 	bl	8020ad8 <iprintf>
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8015d66:	683b      	ldr	r3, [r7, #0]
 8015d68:	42ab      	cmp	r3, r5
 8015d6a:	d908      	bls.n	8015d7e <mem_trim+0x10a>
    MEM_STATS_INC_LOCKED(illegal);
 8015d6c:	4a2f      	ldr	r2, [pc, #188]	; (8015e2c <mem_trim+0x1b8>)
    return rmem;
 8015d6e:	4628      	mov	r0, r5
    MEM_STATS_INC_LOCKED(illegal);
 8015d70:	f8b2 30b0 	ldrh.w	r3, [r2, #176]	; 0xb0
 8015d74:	3301      	adds	r3, #1
 8015d76:	f8a2 30b0 	strh.w	r3, [r2, #176]	; 0xb0
}
 8015d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8015d7e:	4b27      	ldr	r3, [pc, #156]	; (8015e1c <mem_trim+0x1a8>)
 8015d80:	681b      	ldr	r3, [r3, #0]
 8015d82:	429d      	cmp	r5, r3
 8015d84:	d2f2      	bcs.n	8015d6c <mem_trim+0xf8>
 8015d86:	e790      	b.n	8015caa <mem_trim+0x36>
    return NULL;
 8015d88:	2000      	movs	r0, #0
 8015d8a:	e7f6      	b.n	8015d7a <mem_trim+0x106>
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8015d8c:	4b29      	ldr	r3, [pc, #164]	; (8015e34 <mem_trim+0x1c0>)
 8015d8e:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8015d92:	492b      	ldr	r1, [pc, #172]	; (8015e40 <mem_trim+0x1cc>)
 8015d94:	4829      	ldr	r0, [pc, #164]	; (8015e3c <mem_trim+0x1c8>)
 8015d96:	f00a fe9f 	bl	8020ad8 <iprintf>
    return NULL;
 8015d9a:	2000      	movs	r0, #0
 8015d9c:	e7ed      	b.n	8015d7a <mem_trim+0x106>
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8015d9e:	f104 0114 	add.w	r1, r4, #20
 8015da2:	4549      	cmp	r1, r9
 8015da4:	d8ca      	bhi.n	8015d3c <mem_trim+0xc8>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015da6:	f108 0a08 	add.w	sl, r8, #8
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015daa:	f642 61e0 	movw	r1, #12000	; 0x2ee0
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015dae:	44a2      	add	sl, r4
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015db0:	428a      	cmp	r2, r1
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015db2:	fa1f fa8a 	uxth.w	sl, sl
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015db6:	d023      	beq.n	8015e00 <mem_trim+0x18c>
    if (mem2 < lfree) {
 8015db8:	481b      	ldr	r0, [pc, #108]	; (8015e28 <mem_trim+0x1b4>)
  return (struct mem *)(void *)&ram[ptr];
 8015dba:	eb03 010a 	add.w	r1, r3, sl
    if (mem2 < lfree) {
 8015dbe:	6807      	ldr	r7, [r0, #0]
 8015dc0:	428f      	cmp	r7, r1
 8015dc2:	d900      	bls.n	8015dc6 <mem_trim+0x152>
      lfree = mem2;
 8015dc4:	6001      	str	r1, [r0, #0]
    mem2->used = 0;
 8015dc6:	2700      	movs	r7, #0
    mem2->next = mem->next;
 8015dc8:	800a      	strh	r2, [r1, #0]
    mem2->prev = ptr;
 8015dca:	f8a1 8002 	strh.w	r8, [r1, #2]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015dce:	f642 60e0 	movw	r0, #12000	; 0x2ee0
    mem2->used = 0;
 8015dd2:	710f      	strb	r7, [r1, #4]
    mem->next = ptr2;
 8015dd4:	f825 ac18 	strh.w	sl, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015dd8:	880a      	ldrh	r2, [r1, #0]
 8015dda:	4282      	cmp	r2, r0
 8015ddc:	d0a6      	beq.n	8015d2c <mem_trim+0xb8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8015dde:	4413      	add	r3, r2
 8015de0:	f8a3 a002 	strh.w	sl, [r3, #2]
 8015de4:	e7a2      	b.n	8015d2c <mem_trim+0xb8>
 8015de6:	4628      	mov	r0, r5
 8015de8:	e7c7      	b.n	8015d7a <mem_trim+0x106>
      lfree = ptr_to_mem(ptr2);
 8015dea:	6001      	str	r1, [r0, #0]
 8015dec:	e78e      	b.n	8015d0c <mem_trim+0x98>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015dee:	4b11      	ldr	r3, [pc, #68]	; (8015e34 <mem_trim+0x1c0>)
 8015df0:	f240 22f5 	movw	r2, #757	; 0x2f5
 8015df4:	4913      	ldr	r1, [pc, #76]	; (8015e44 <mem_trim+0x1d0>)
 8015df6:	4811      	ldr	r0, [pc, #68]	; (8015e3c <mem_trim+0x1c8>)
 8015df8:	f00a fe6e 	bl	8020ad8 <iprintf>
 8015dfc:	683b      	ldr	r3, [r7, #0]
 8015dfe:	e778      	b.n	8015cf2 <mem_trim+0x7e>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015e00:	4b0c      	ldr	r3, [pc, #48]	; (8015e34 <mem_trim+0x1c0>)
 8015e02:	f240 3216 	movw	r2, #790	; 0x316
 8015e06:	490f      	ldr	r1, [pc, #60]	; (8015e44 <mem_trim+0x1d0>)
 8015e08:	480c      	ldr	r0, [pc, #48]	; (8015e3c <mem_trim+0x1c8>)
 8015e0a:	f00a fe65 	bl	8020ad8 <iprintf>
 8015e0e:	683b      	ldr	r3, [r7, #0]
 8015e10:	f835 2c18 	ldrh.w	r2, [r5, #-24]
 8015e14:	e7d0      	b.n	8015db8 <mem_trim+0x144>
 8015e16:	bf00      	nop
 8015e18:	2002a2dc 	.word	0x2002a2dc
 8015e1c:	2002a2e0 	.word	0x2002a2e0
 8015e20:	08024b10 	.word	0x08024b10
 8015e24:	0803cfc8 	.word	0x0803cfc8
 8015e28:	2002a2d0 	.word	0x2002a2d0
 8015e2c:	2003e16c 	.word	0x2003e16c
 8015e30:	2002a2d4 	.word	0x2002a2d4
 8015e34:	0803d1a4 	.word	0x0803d1a4
 8015e38:	0803d29c 	.word	0x0803d29c
 8015e3c:	08026a84 	.word	0x08026a84
 8015e40:	0803d2b4 	.word	0x0803d2b4
 8015e44:	0803d2d4 	.word	0x0803d2d4

08015e48 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8015e48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8015e4c:	2800      	cmp	r0, #0
 8015e4e:	f000 80e0 	beq.w	8016012 <mem_malloc+0x1ca>
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8015e52:	f100 0a03 	add.w	sl, r0, #3
    size = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8015e56:	f642 64e0 	movw	r4, #12000	; 0x2ee0
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8015e5a:	f02a 0a03 	bic.w	sl, sl, #3
 8015e5e:	fa1f fa8a 	uxth.w	sl, sl
 8015e62:	f1ba 0f0c 	cmp.w	sl, #12
 8015e66:	bf38      	it	cc
 8015e68:	f04f 0a0c 	movcc.w	sl, #12
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 8015e6c:	f10a 0720 	add.w	r7, sl, #32
 8015e70:	b2bf      	uxth	r7, r7
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8015e72:	42a7      	cmp	r7, r4
 8015e74:	f200 80cd 	bhi.w	8016012 <mem_malloc+0x1ca>
 8015e78:	42b8      	cmp	r0, r7
 8015e7a:	bf94      	ite	ls
 8015e7c:	2500      	movls	r5, #0
 8015e7e:	2501      	movhi	r5, #1
 8015e80:	2d00      	cmp	r5, #0
 8015e82:	f040 80c6 	bne.w	8016012 <mem_malloc+0x1ca>
 8015e86:	4681      	mov	r9, r0
    return NULL;
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8015e88:	4871      	ldr	r0, [pc, #452]	; (8016050 <mem_malloc+0x208>)
 8015e8a:	f009 fa71 	bl	801f370 <sys_mutex_lock>
  return (mem_size_t)((u8_t *)mem - ram);
 8015e8e:	4b71      	ldr	r3, [pc, #452]	; (8016054 <mem_malloc+0x20c>)
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
      mem_free_count = 0;
 8015e90:	46ae      	mov	lr, r5
 8015e92:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 8016080 <mem_malloc+0x238>
 8015e96:	eba4 0c07 	sub.w	ip, r4, r7
  return (mem_size_t)((u8_t *)mem - ram);
 8015e9a:	6818      	ldr	r0, [r3, #0]
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8015e9c:	f06f 0b07 	mvn.w	fp, #7
      mem_free_count = 0;
 8015ea0:	4d6d      	ldr	r5, [pc, #436]	; (8016058 <mem_malloc+0x210>)
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015ea2:	f8d8 6000 	ldr.w	r6, [r8]
  return (mem_size_t)((u8_t *)mem - ram);
 8015ea6:	1a36      	subs	r6, r6, r0
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015ea8:	b2b3      	uxth	r3, r6
 8015eaa:	459c      	cmp	ip, r3
  return (mem_size_t)((u8_t *)mem - ram);
 8015eac:	461e      	mov	r6, r3
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015eae:	d918      	bls.n	8015ee2 <mem_malloc+0x9a>
      mem_free_count = 0;
 8015eb0:	f885 e000 	strb.w	lr, [r5]
  return (struct mem *)(void *)&ram[ptr];
 8015eb4:	18c4      	adds	r4, r0, r3
      if (mem_free_count != 0) {
 8015eb6:	782a      	ldrb	r2, [r5, #0]
 8015eb8:	b132      	cbz	r2, 8015ec8 <mem_malloc+0x80>
 8015eba:	e7f2      	b.n	8015ea2 <mem_malloc+0x5a>
      mem_free_count = 0;
 8015ebc:	f885 e000 	strb.w	lr, [r5]
 8015ec0:	461e      	mov	r6, r3
      if (mem_free_count != 0) {
 8015ec2:	782a      	ldrb	r2, [r5, #0]
 8015ec4:	2a00      	cmp	r2, #0
 8015ec6:	d1ec      	bne.n	8015ea2 <mem_malloc+0x5a>
      if ((!mem->used) &&
 8015ec8:	7921      	ldrb	r1, [r4, #4]
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8015eca:	ebab 0303 	sub.w	r3, fp, r3
 8015ece:	8822      	ldrh	r2, [r4, #0]
      if ((!mem->used) &&
 8015ed0:	b911      	cbnz	r1, 8015ed8 <mem_malloc+0x90>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8015ed2:	4413      	add	r3, r2
      if ((!mem->used) &&
 8015ed4:	42bb      	cmp	r3, r7
 8015ed6:	d211      	bcs.n	8015efc <mem_malloc+0xb4>
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015ed8:	4594      	cmp	ip, r2
 8015eda:	4613      	mov	r3, r2
  return (struct mem *)(void *)&ram[ptr];
 8015edc:	eb00 0402 	add.w	r4, r0, r2
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015ee0:	d8ec      	bhi.n	8015ebc <mem_malloc+0x74>
    }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
 8015ee2:	4a5e      	ldr	r2, [pc, #376]	; (801605c <mem_malloc+0x214>)
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8015ee4:	2500      	movs	r5, #0
  sys_mutex_unlock(&mem_mutex);
 8015ee6:	485a      	ldr	r0, [pc, #360]	; (8016050 <mem_malloc+0x208>)
  MEM_STATS_INC(err);
 8015ee8:	f8b2 30a8 	ldrh.w	r3, [r2, #168]	; 0xa8
 8015eec:	3301      	adds	r3, #1
 8015eee:	f8a2 30a8 	strh.w	r3, [r2, #168]	; 0xa8
  sys_mutex_unlock(&mem_mutex);
 8015ef2:	f009 fa43 	bl	801f37c <sys_mutex_unlock>
}
 8015ef6:	4628      	mov	r0, r5
 8015ef8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8015efc:	f107 0114 	add.w	r1, r7, #20
 8015f00:	428b      	cmp	r3, r1
 8015f02:	d258      	bcs.n	8015fb6 <mem_malloc+0x16e>
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 8015f04:	4955      	ldr	r1, [pc, #340]	; (801605c <mem_malloc+0x214>)
          mem->used = 1;
 8015f06:	2301      	movs	r3, #1
 8015f08:	7123      	strb	r3, [r4, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 8015f0a:	f8b1 30ac 	ldrh.w	r3, [r1, #172]	; 0xac
 8015f0e:	f8b1 c0ae 	ldrh.w	ip, [r1, #174]	; 0xae
 8015f12:	4413      	add	r3, r2
 8015f14:	1b9b      	subs	r3, r3, r6
 8015f16:	b29b      	uxth	r3, r3
 8015f18:	459c      	cmp	ip, r3
 8015f1a:	f8a1 30ac 	strh.w	r3, [r1, #172]	; 0xac
 8015f1e:	bf38      	it	cc
 8015f20:	f8a1 30ae 	strhcc.w	r3, [r1, #174]	; 0xae
          while (cur->used && cur != ram_end) {
 8015f24:	4e4e      	ldr	r6, [pc, #312]	; (8016060 <mem_malloc+0x218>)
            mem_free_count = 0;
 8015f26:	f04f 0c00 	mov.w	ip, #0
          while (cur->used && cur != ram_end) {
 8015f2a:	6831      	ldr	r1, [r6, #0]
        if (mem == lfree) {
 8015f2c:	f8d8 3000 	ldr.w	r3, [r8]
 8015f30:	42a3      	cmp	r3, r4
 8015f32:	d11b      	bne.n	8015f6c <mem_malloc+0x124>
          struct mem *cur = lfree;
 8015f34:	f8d8 3000 	ldr.w	r3, [r8]
          while (cur->used && cur != ram_end) {
 8015f38:	791a      	ldrb	r2, [r3, #4]
 8015f3a:	b94a      	cbnz	r2, 8015f50 <mem_malloc+0x108>
 8015f3c:	e00b      	b.n	8015f56 <mem_malloc+0x10e>
            mem_free_count = 0;
 8015f3e:	f885 c000 	strb.w	ip, [r5]
            if (mem_free_count != 0) {
 8015f42:	782a      	ldrb	r2, [r5, #0]
 8015f44:	2a00      	cmp	r2, #0
 8015f46:	d1f1      	bne.n	8015f2c <mem_malloc+0xe4>
  return (struct mem *)(void *)&ram[ptr];
 8015f48:	881b      	ldrh	r3, [r3, #0]
 8015f4a:	4403      	add	r3, r0
          while (cur->used && cur != ram_end) {
 8015f4c:	791a      	ldrb	r2, [r3, #4]
 8015f4e:	b112      	cbz	r2, 8015f56 <mem_malloc+0x10e>
 8015f50:	4299      	cmp	r1, r3
 8015f52:	d1f4      	bne.n	8015f3e <mem_malloc+0xf6>
 8015f54:	460b      	mov	r3, r1
          lfree = cur;
 8015f56:	f8c8 3000 	str.w	r3, [r8]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8015f5a:	f8d8 3000 	ldr.w	r3, [r8]
 8015f5e:	428b      	cmp	r3, r1
 8015f60:	d004      	beq.n	8015f6c <mem_malloc+0x124>
 8015f62:	f8d8 3000 	ldr.w	r3, [r8]
 8015f66:	791b      	ldrb	r3, [r3, #4]
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	d15e      	bne.n	801602a <mem_malloc+0x1e2>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8015f6c:	3708      	adds	r7, #8
        sys_mutex_unlock(&mem_mutex);
 8015f6e:	4838      	ldr	r0, [pc, #224]	; (8016050 <mem_malloc+0x208>)
 8015f70:	f009 fa04 	bl	801f37c <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8015f74:	6833      	ldr	r3, [r6, #0]
 8015f76:	4427      	add	r7, r4
 8015f78:	42bb      	cmp	r3, r7
 8015f7a:	d34e      	bcc.n	801601a <mem_malloc+0x1d2>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8015f7c:	07a3      	lsls	r3, r4, #30
 8015f7e:	d00d      	beq.n	8015f9c <mem_malloc+0x154>
 8015f80:	4b38      	ldr	r3, [pc, #224]	; (8016064 <mem_malloc+0x21c>)
 8015f82:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 8015f86:	4938      	ldr	r1, [pc, #224]	; (8016068 <mem_malloc+0x220>)
 8015f88:	4838      	ldr	r0, [pc, #224]	; (801606c <mem_malloc+0x224>)
 8015f8a:	f00a fda5 	bl	8020ad8 <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8015f8e:	4b35      	ldr	r3, [pc, #212]	; (8016064 <mem_malloc+0x21c>)
 8015f90:	f240 32be 	movw	r2, #958	; 0x3be
 8015f94:	4936      	ldr	r1, [pc, #216]	; (8016070 <mem_malloc+0x228>)
 8015f96:	4835      	ldr	r0, [pc, #212]	; (801606c <mem_malloc+0x224>)
 8015f98:	f00a fd9e 	bl	8020ad8 <iprintf>
  void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8015f9c:	f104 0518 	add.w	r5, r4, #24
  mem_overflow_init_raw(p, user_size);
 8015fa0:	4649      	mov	r1, r9
  mem->user_size = user_size;
 8015fa2:	f8a4 9006 	strh.w	r9, [r4, #6]
  mem_overflow_init_raw(p, user_size);
 8015fa6:	4628      	mov	r0, r5
 8015fa8:	f7ff fd2c 	bl	8015a04 <mem_overflow_init_raw>
        MEM_SANITY();
 8015fac:	f7ff fbfc 	bl	80157a8 <mem_sanity>
}
 8015fb0:	4628      	mov	r0, r5
 8015fb2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8015fb6:	f10a 0a28 	add.w	sl, sl, #40	; 0x28
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8015fba:	f642 63e0 	movw	r3, #12000	; 0x2ee0
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8015fbe:	44b2      	add	sl, r6
 8015fc0:	fa1f fa8a 	uxth.w	sl, sl
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8015fc4:	459a      	cmp	sl, r3
 8015fc6:	d038      	beq.n	801603a <mem_malloc+0x1f2>
  return (struct mem *)(void *)&ram[ptr];
 8015fc8:	eb00 030a 	add.w	r3, r0, sl
          mem2->used = 0;
 8015fcc:	2100      	movs	r1, #0
          mem->used = 1;
 8015fce:	f04f 0c01 	mov.w	ip, #1
          mem2->used = 0;
 8015fd2:	7119      	strb	r1, [r3, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 8015fd4:	f642 61e0 	movw	r1, #12000	; 0x2ee0
          mem2->next = mem->next;
 8015fd8:	f820 200a 	strh.w	r2, [r0, sl]
          mem2->prev = ptr;
 8015fdc:	805e      	strh	r6, [r3, #2]
          mem->next = ptr2;
 8015fde:	f8a4 a000 	strh.w	sl, [r4]
          mem->used = 1;
 8015fe2:	f884 c004 	strb.w	ip, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 8015fe6:	f830 300a 	ldrh.w	r3, [r0, sl]
 8015fea:	428b      	cmp	r3, r1
 8015fec:	d002      	beq.n	8015ff4 <mem_malloc+0x1ac>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8015fee:	4403      	add	r3, r0
 8015ff0:	f8a3 a002 	strh.w	sl, [r3, #2]
          MEM_STATS_INC_USED(used, (size + SIZEOF_STRUCT_MEM));
 8015ff4:	4a19      	ldr	r2, [pc, #100]	; (801605c <mem_malloc+0x214>)
 8015ff6:	f8b2 30ac 	ldrh.w	r3, [r2, #172]	; 0xac
 8015ffa:	f8b2 10ae 	ldrh.w	r1, [r2, #174]	; 0xae
 8015ffe:	3308      	adds	r3, #8
 8016000:	443b      	add	r3, r7
 8016002:	b29b      	uxth	r3, r3
 8016004:	4299      	cmp	r1, r3
 8016006:	f8a2 30ac 	strh.w	r3, [r2, #172]	; 0xac
 801600a:	d28b      	bcs.n	8015f24 <mem_malloc+0xdc>
 801600c:	f8a2 30ae 	strh.w	r3, [r2, #174]	; 0xae
 8016010:	e788      	b.n	8015f24 <mem_malloc+0xdc>
    return NULL;
 8016012:	2500      	movs	r5, #0
}
 8016014:	4628      	mov	r0, r5
 8016016:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801601a:	4b12      	ldr	r3, [pc, #72]	; (8016064 <mem_malloc+0x21c>)
 801601c:	f240 32ba 	movw	r2, #954	; 0x3ba
 8016020:	4914      	ldr	r1, [pc, #80]	; (8016074 <mem_malloc+0x22c>)
 8016022:	4812      	ldr	r0, [pc, #72]	; (801606c <mem_malloc+0x224>)
 8016024:	f00a fd58 	bl	8020ad8 <iprintf>
 8016028:	e7a8      	b.n	8015f7c <mem_malloc+0x134>
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801602a:	4b0e      	ldr	r3, [pc, #56]	; (8016064 <mem_malloc+0x21c>)
 801602c:	f240 32b5 	movw	r2, #949	; 0x3b5
 8016030:	4911      	ldr	r1, [pc, #68]	; (8016078 <mem_malloc+0x230>)
 8016032:	480e      	ldr	r0, [pc, #56]	; (801606c <mem_malloc+0x224>)
 8016034:	f00a fd50 	bl	8020ad8 <iprintf>
 8016038:	e798      	b.n	8015f6c <mem_malloc+0x124>
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801603a:	4b0a      	ldr	r3, [pc, #40]	; (8016064 <mem_malloc+0x21c>)
 801603c:	f240 3287 	movw	r2, #903	; 0x387
 8016040:	490e      	ldr	r1, [pc, #56]	; (801607c <mem_malloc+0x234>)
 8016042:	480a      	ldr	r0, [pc, #40]	; (801606c <mem_malloc+0x224>)
 8016044:	f00a fd48 	bl	8020ad8 <iprintf>
 8016048:	4b02      	ldr	r3, [pc, #8]	; (8016054 <mem_malloc+0x20c>)
 801604a:	8822      	ldrh	r2, [r4, #0]
 801604c:	6818      	ldr	r0, [r3, #0]
 801604e:	e7bb      	b.n	8015fc8 <mem_malloc+0x180>
 8016050:	2002a2d8 	.word	0x2002a2d8
 8016054:	2002a2dc 	.word	0x2002a2dc
 8016058:	2002a2d4 	.word	0x2002a2d4
 801605c:	2003e16c 	.word	0x2003e16c
 8016060:	2002a2e0 	.word	0x2002a2e0
 8016064:	0803d1a4 	.word	0x0803d1a4
 8016068:	0803d110 	.word	0x0803d110
 801606c:	08026a84 	.word	0x08026a84
 8016070:	0803d140 	.word	0x0803d140
 8016074:	0803d0e0 	.word	0x0803d0e0
 8016078:	0803d0c4 	.word	0x0803d0c4
 801607c:	0803d2d4 	.word	0x0803d2d4
 8016080:	2002a2d0 	.word	0x2002a2d0

08016084 <memp_overflow_check_all>:
 *
 * @see memp_overflow_check_element for a description of the check
 */
static void
memp_overflow_check_all(void)
{
 8016084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016088:	f8df 8054 	ldr.w	r8, [pc, #84]	; 80160e0 <memp_overflow_check_all+0x5c>
 801608c:	2308      	movs	r3, #8
 801608e:	4d11      	ldr	r5, [pc, #68]	; (80160d4 <memp_overflow_check_all+0x50>)
 8016090:	f108 093c 	add.w	r9, r8, #60	; 0x3c
 8016094:	4e10      	ldr	r6, [pc, #64]	; (80160d8 <memp_overflow_check_all+0x54>)
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 8016096:	4f11      	ldr	r7, [pc, #68]	; (80160dc <memp_overflow_check_all+0x58>)
  struct memp *p;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);

  for (i = 0; i < MEMP_MAX; ++i) {
    p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 8016098:	3503      	adds	r5, #3
 801609a:	f025 0503 	bic.w	r5, r5, #3
    for (j = 0; j < memp_pools[i]->num; ++j) {
 801609e:	b183      	cbz	r3, 80160c2 <memp_overflow_check_all+0x3e>
 80160a0:	8931      	ldrh	r1, [r6, #8]
 80160a2:	2400      	movs	r4, #0
 80160a4:	3401      	adds	r4, #1
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 80160a6:	6833      	ldr	r3, [r6, #0]
 80160a8:	463a      	mov	r2, r7
 80160aa:	f105 001c 	add.w	r0, r5, #28
 80160ae:	f7ff fc5d 	bl	801596c <mem_overflow_check_raw>
      memp_overflow_check_element(p, memp_pools[i]);
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 80160b2:	8931      	ldrh	r1, [r6, #8]
    for (j = 0; j < memp_pools[i]->num; ++j) {
 80160b4:	b2a4      	uxth	r4, r4
 80160b6:	8973      	ldrh	r3, [r6, #10]
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 80160b8:	f101 022c 	add.w	r2, r1, #44	; 0x2c
    for (j = 0; j < memp_pools[i]->num; ++j) {
 80160bc:	42a3      	cmp	r3, r4
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 80160be:	4415      	add	r5, r2
    for (j = 0; j < memp_pools[i]->num; ++j) {
 80160c0:	d8f0      	bhi.n	80160a4 <memp_overflow_check_all+0x20>
  for (i = 0; i < MEMP_MAX; ++i) {
 80160c2:	45c1      	cmp	r9, r8
 80160c4:	d004      	beq.n	80160d0 <memp_overflow_check_all+0x4c>
 80160c6:	f858 6b04 	ldr.w	r6, [r8], #4
 80160ca:	68f5      	ldr	r5, [r6, #12]
 80160cc:	8973      	ldrh	r3, [r6, #10]
 80160ce:	e7e3      	b.n	8016098 <memp_overflow_check_all+0x14>
    }
  }
  SYS_ARCH_UNPROTECT(old_level);
}
 80160d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80160d4:	20032360 	.word	0x20032360
 80160d8:	0803d3f4 	.word	0x0803d3f4
 80160dc:	0803d4e4 	.word	0x0803d4e4
 80160e0:	0803d4f0 	.word	0x0803d4f0

080160e4 <do_memp_malloc_pool_fn.isra.3>:

static void *
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 80160e4:	b570      	push	{r4, r5, r6, lr}
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 80160e6:	680c      	ldr	r4, [r1, #0]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80160e8:	b1e4      	cbz	r4, 8016124 <do_memp_malloc_pool_fn.isra.3+0x40>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80160ea:	6826      	ldr	r6, [r4, #0]
 80160ec:	4605      	mov	r5, r0
#if MEMP_OVERFLOW_CHECK
    memp->next = NULL;
 80160ee:	2000      	movs	r0, #0
    *desc->tab = memp->next;
 80160f0:	600e      	str	r6, [r1, #0]
    memp->next = NULL;
 80160f2:	6020      	str	r0, [r4, #0]
#endif /* MEMP_OVERFLOW_CHECK */
#endif /* !MEMP_MEM_MALLOC */
#if MEMP_OVERFLOW_CHECK
    memp->file = file;
    memp->line = line;
 80160f4:	e9c4 2301 	strd	r2, r3, [r4, #4]
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80160f8:	07a3      	lsls	r3, r4, #30
 80160fa:	d10b      	bne.n	8016114 <do_memp_malloc_pool_fn.isra.3+0x30>
                ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
#if MEMP_STATS
    desc->stats->used++;
 80160fc:	682a      	ldr	r2, [r5, #0]
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 80160fe:	f104 001c 	add.w	r0, r4, #28
    desc->stats->used++;
 8016102:	8893      	ldrh	r3, [r2, #4]
    if (desc->stats->used > desc->stats->max) {
 8016104:	88d1      	ldrh	r1, [r2, #6]
    desc->stats->used++;
 8016106:	3301      	adds	r3, #1
 8016108:	b29b      	uxth	r3, r3
    if (desc->stats->used > desc->stats->max) {
 801610a:	4299      	cmp	r1, r3
    desc->stats->used++;
 801610c:	8093      	strh	r3, [r2, #4]
      desc->stats->max = desc->stats->used;
 801610e:	bf38      	it	cc
 8016110:	80d3      	strhcc	r3, [r2, #6]
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
}
 8016112:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8016114:	4b06      	ldr	r3, [pc, #24]	; (8016130 <do_memp_malloc_pool_fn.isra.3+0x4c>)
 8016116:	f240 1219 	movw	r2, #281	; 0x119
 801611a:	4906      	ldr	r1, [pc, #24]	; (8016134 <do_memp_malloc_pool_fn.isra.3+0x50>)
 801611c:	4806      	ldr	r0, [pc, #24]	; (8016138 <do_memp_malloc_pool_fn.isra.3+0x54>)
 801611e:	f00a fcdb 	bl	8020ad8 <iprintf>
 8016122:	e7eb      	b.n	80160fc <do_memp_malloc_pool_fn.isra.3+0x18>
    desc->stats->err++;
 8016124:	6802      	ldr	r2, [r0, #0]
 8016126:	4620      	mov	r0, r4
 8016128:	8813      	ldrh	r3, [r2, #0]
 801612a:	3301      	adds	r3, #1
 801612c:	8013      	strh	r3, [r2, #0]
}
 801612e:	bd70      	pop	{r4, r5, r6, pc}
 8016130:	0803d314 	.word	0x0803d314
 8016134:	0803d344 	.word	0x0803d344
 8016138:	08026a84 	.word	0x08026a84

0801613c <do_memp_free_pool.isra.5>:
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801613c:	0793      	lsls	r3, r2, #30
do_memp_free_pool(const struct memp_desc *desc, void *mem)
 801613e:	b570      	push	{r4, r5, r6, lr}
 8016140:	4614      	mov	r4, r2
 8016142:	4606      	mov	r6, r0
 8016144:	460d      	mov	r5, r1
  LWIP_ASSERT("memp_free: mem properly aligned",
 8016146:	d122      	bne.n	801618e <do_memp_free_pool.isra.5+0x52>
#if MEMP_OVERFLOW_CHECK == 1
  memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

#if MEMP_STATS
  desc->stats->used--;
 8016148:	6830      	ldr	r0, [r6, #0]
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801614a:	f1a4 021c 	sub.w	r2, r4, #28
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 801614e:	6829      	ldr	r1, [r5, #0]
  desc->stats->used--;
 8016150:	8883      	ldrh	r3, [r0, #4]
  memp->next = *desc->tab;
 8016152:	680d      	ldr	r5, [r1, #0]
  desc->stats->used--;
 8016154:	3b01      	subs	r3, #1
 8016156:	8083      	strh	r3, [r0, #4]
  memp->next = *desc->tab;
 8016158:	f844 5c1c 	str.w	r5, [r4, #-28]
  *desc->tab = memp;
 801615c:	600a      	str	r2, [r1, #0]
  if (t != NULL) {
 801615e:	b162      	cbz	r2, 801617a <do_memp_free_pool.isra.5+0x3e>
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 8016160:	f854 3c1c 	ldr.w	r3, [r4, #-28]
 8016164:	b14a      	cbz	r2, 801617a <do_memp_free_pool.isra.5+0x3e>
 8016166:	b143      	cbz	r3, 801617a <do_memp_free_pool.isra.5+0x3e>
      if (t == h) {
 8016168:	429a      	cmp	r2, r3
 801616a:	d007      	beq.n	801617c <do_memp_free_pool.isra.5+0x40>
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 801616c:	681b      	ldr	r3, [r3, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 801616e:	6812      	ldr	r2, [r2, #0]
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 8016170:	2b00      	cmp	r3, #0
 8016172:	d0f7      	beq.n	8016164 <do_memp_free_pool.isra.5+0x28>
 8016174:	681b      	ldr	r3, [r3, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 8016176:	2a00      	cmp	r2, #0
 8016178:	d1f5      	bne.n	8016166 <do_memp_free_pool.isra.5+0x2a>
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 801617a:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 801617c:	4b08      	ldr	r3, [pc, #32]	; (80161a0 <do_memp_free_pool.isra.5+0x64>)
 801617e:	f240 1285 	movw	r2, #389	; 0x185
 8016182:	4908      	ldr	r1, [pc, #32]	; (80161a4 <do_memp_free_pool.isra.5+0x68>)
 8016184:	4808      	ldr	r0, [pc, #32]	; (80161a8 <do_memp_free_pool.isra.5+0x6c>)
}
 8016186:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 801618a:	f00a bca5 	b.w	8020ad8 <iprintf>
  LWIP_ASSERT("memp_free: mem properly aligned",
 801618e:	4b04      	ldr	r3, [pc, #16]	; (80161a0 <do_memp_free_pool.isra.5+0x64>)
 8016190:	f240 126d 	movw	r2, #365	; 0x16d
 8016194:	4905      	ldr	r1, [pc, #20]	; (80161ac <do_memp_free_pool.isra.5+0x70>)
 8016196:	4804      	ldr	r0, [pc, #16]	; (80161a8 <do_memp_free_pool.isra.5+0x6c>)
 8016198:	f00a fc9e 	bl	8020ad8 <iprintf>
 801619c:	e7d4      	b.n	8016148 <do_memp_free_pool.isra.5+0xc>
 801619e:	bf00      	nop
 80161a0:	0803d314 	.word	0x0803d314
 80161a4:	0803d308 	.word	0x0803d308
 80161a8:	08026a84 	.word	0x08026a84
 80161ac:	0803d2e8 	.word	0x0803d2e8

080161b0 <memp_init_pool>:
{
 80161b0:	b570      	push	{r4, r5, r6, lr}
  *desc->tab = NULL;
 80161b2:	2200      	movs	r2, #0
{
 80161b4:	4605      	mov	r5, r0
  *desc->tab = NULL;
 80161b6:	e9d0 4303 	ldrd	r4, r3, [r0, #12]
  for (i = 0; i < desc->num; ++i) {
 80161ba:	8940      	ldrh	r0, [r0, #10]
  *desc->tab = NULL;
 80161bc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 80161be:	b1a8      	cbz	r0, 80161ec <memp_init_pool+0x3c>
 80161c0:	3403      	adds	r4, #3
 80161c2:	8929      	ldrh	r1, [r5, #8]
 80161c4:	4616      	mov	r6, r2
 80161c6:	f024 0403 	bic.w	r4, r4, #3
 80161ca:	e001      	b.n	80161d0 <memp_init_pool+0x20>
 80161cc:	692b      	ldr	r3, [r5, #16]
 80161ce:	681a      	ldr	r2, [r3, #0]
    memp->next = *desc->tab;
 80161d0:	6022      	str	r2, [r4, #0]
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 80161d2:	f104 001c 	add.w	r0, r4, #28
    *desc->tab = memp;
 80161d6:	601c      	str	r4, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 80161d8:	3601      	adds	r6, #1
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 80161da:	f7ff fc13 	bl	8015a04 <mem_overflow_init_raw>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80161de:	8929      	ldrh	r1, [r5, #8]
  for (i = 0; i < desc->num; ++i) {
 80161e0:	8968      	ldrh	r0, [r5, #10]
                                   + MEM_SANITY_REGION_AFTER_ALIGNED
 80161e2:	f101 032c 	add.w	r3, r1, #44	; 0x2c
  for (i = 0; i < desc->num; ++i) {
 80161e6:	42b0      	cmp	r0, r6
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80161e8:	441c      	add	r4, r3
  for (i = 0; i < desc->num; ++i) {
 80161ea:	dcef      	bgt.n	80161cc <memp_init_pool+0x1c>
  desc->stats->avail = desc->num;
 80161ec:	686b      	ldr	r3, [r5, #4]
 80161ee:	8058      	strh	r0, [r3, #2]
}
 80161f0:	bd70      	pop	{r4, r5, r6, pc}
 80161f2:	bf00      	nop

080161f4 <memp_init>:
{
 80161f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80161f6:	4c0a      	ldr	r4, [pc, #40]	; (8016220 <memp_init+0x2c>)
 80161f8:	4e0a      	ldr	r6, [pc, #40]	; (8016224 <memp_init+0x30>)
 80161fa:	f104 0740 	add.w	r7, r4, #64	; 0x40
 80161fe:	4d0a      	ldr	r5, [pc, #40]	; (8016228 <memp_init+0x34>)
 8016200:	e001      	b.n	8016206 <memp_init+0x12>
 8016202:	f856 5b04 	ldr.w	r5, [r6], #4
    memp_init_pool(memp_pools[i]);
 8016206:	4628      	mov	r0, r5
 8016208:	f7ff ffd2 	bl	80161b0 <memp_init_pool>
    lwip_stats.memp[i] = memp_pools[i]->stats;
 801620c:	686b      	ldr	r3, [r5, #4]
 801620e:	f844 3b04 	str.w	r3, [r4], #4
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8016212:	42bc      	cmp	r4, r7
 8016214:	d1f5      	bne.n	8016202 <memp_init+0xe>
}
 8016216:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  memp_overflow_check_all();
 801621a:	f7ff bf33 	b.w	8016084 <memp_overflow_check_all>
 801621e:	bf00      	nop
 8016220:	2003e220 	.word	0x2003e220
 8016224:	0803d4f0 	.word	0x0803d4f0
 8016228:	0803d3f4 	.word	0x0803d3f4

0801622c <memp_malloc_fn>:
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801622c:	280f      	cmp	r0, #15
{
 801622e:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8016230:	d80f      	bhi.n	8016252 <memp_malloc_fn+0x26>
 8016232:	460d      	mov	r5, r1
 8016234:	4616      	mov	r6, r2
 8016236:	4604      	mov	r4, r0
  memp_overflow_check_all();
 8016238:	f7ff ff24 	bl	8016084 <memp_overflow_check_all>
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 801623c:	4909      	ldr	r1, [pc, #36]	; (8016264 <memp_malloc_fn+0x38>)
 801623e:	4633      	mov	r3, r6
 8016240:	462a      	mov	r2, r5
 8016242:	f851 0024 	ldr.w	r0, [r1, r4, lsl #2]
}
 8016246:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 801624a:	6901      	ldr	r1, [r0, #16]
 801624c:	3004      	adds	r0, #4
 801624e:	f7ff bf49 	b.w	80160e4 <do_memp_malloc_pool_fn.isra.3>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8016252:	4b05      	ldr	r3, [pc, #20]	; (8016268 <memp_malloc_fn+0x3c>)
 8016254:	f240 1257 	movw	r2, #343	; 0x157
 8016258:	4904      	ldr	r1, [pc, #16]	; (801626c <memp_malloc_fn+0x40>)
 801625a:	4805      	ldr	r0, [pc, #20]	; (8016270 <memp_malloc_fn+0x44>)
 801625c:	f00a fc3c 	bl	8020ad8 <iprintf>
}
 8016260:	2000      	movs	r0, #0
 8016262:	bd70      	pop	{r4, r5, r6, pc}
 8016264:	0803d4ec 	.word	0x0803d4ec
 8016268:	0803d314 	.word	0x0803d314
 801626c:	0803d4c4 	.word	0x0803d4c4
 8016270:	08026a84 	.word	0x08026a84

08016274 <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8016274:	280f      	cmp	r0, #15
 8016276:	d811      	bhi.n	801629c <memp_free+0x28>

  if (mem == NULL) {
 8016278:	b179      	cbz	r1, 801629a <memp_free+0x26>
{
 801627a:	b570      	push	{r4, r5, r6, lr}
 801627c:	460d      	mov	r5, r1
 801627e:	4604      	mov	r4, r0
    return;
  }

#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
 8016280:	f7ff ff00 	bl	8016084 <memp_overflow_check_all>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8016284:	4b09      	ldr	r3, [pc, #36]	; (80162ac <memp_free+0x38>)
 8016286:	462a      	mov	r2, r5
 8016288:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 801628c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  do_memp_free_pool(memp_pools[type], mem);
 8016290:	f100 0110 	add.w	r1, r0, #16
 8016294:	3004      	adds	r0, #4
 8016296:	f7ff bf51 	b.w	801613c <do_memp_free_pool.isra.5>
 801629a:	4770      	bx	lr
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801629c:	4b04      	ldr	r3, [pc, #16]	; (80162b0 <memp_free+0x3c>)
 801629e:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 80162a2:	4904      	ldr	r1, [pc, #16]	; (80162b4 <memp_free+0x40>)
 80162a4:	4804      	ldr	r0, [pc, #16]	; (80162b8 <memp_free+0x44>)
 80162a6:	f00a bc17 	b.w	8020ad8 <iprintf>
 80162aa:	bf00      	nop
 80162ac:	0803d4ec 	.word	0x0803d4ec
 80162b0:	0803d314 	.word	0x0803d314
 80162b4:	0803d4a8 	.word	0x0803d4a8
 80162b8:	08026a84 	.word	0x08026a84

080162bc <netif_null_output_ip4>:
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
}
 80162bc:	f06f 000b 	mvn.w	r0, #11
 80162c0:	4770      	bx	lr
 80162c2:	bf00      	nop

080162c4 <netif_issue_reports>:
{
 80162c4:	b538      	push	{r3, r4, r5, lr}
 80162c6:	460d      	mov	r5, r1
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80162c8:	4604      	mov	r4, r0
 80162ca:	b198      	cbz	r0, 80162f4 <netif_issue_reports+0x30>
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80162cc:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80162d0:	f003 0205 	and.w	r2, r3, #5
 80162d4:	2a05      	cmp	r2, #5
 80162d6:	d000      	beq.n	80162da <netif_issue_reports+0x16>
}
 80162d8:	bd38      	pop	{r3, r4, r5, pc}
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80162da:	07ea      	lsls	r2, r5, #31
 80162dc:	d5fc      	bpl.n	80162d8 <netif_issue_reports+0x14>
 80162de:	6862      	ldr	r2, [r4, #4]
 80162e0:	2a00      	cmp	r2, #0
 80162e2:	d0f9      	beq.n	80162d8 <netif_issue_reports+0x14>
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80162e4:	071b      	lsls	r3, r3, #28
 80162e6:	d5f7      	bpl.n	80162d8 <netif_issue_reports+0x14>
      etharp_gratuitous(netif);
 80162e8:	1d21      	adds	r1, r4, #4
 80162ea:	4620      	mov	r0, r4
}
 80162ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      etharp_gratuitous(netif);
 80162f0:	f007 bdd6 	b.w	801dea0 <etharp_request>
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80162f4:	4b03      	ldr	r3, [pc, #12]	; (8016304 <netif_issue_reports+0x40>)
 80162f6:	f240 326d 	movw	r2, #877	; 0x36d
 80162fa:	4903      	ldr	r1, [pc, #12]	; (8016308 <netif_issue_reports+0x44>)
 80162fc:	4803      	ldr	r0, [pc, #12]	; (801630c <netif_issue_reports+0x48>)
 80162fe:	f00a fbeb 	bl	8020ad8 <iprintf>
 8016302:	e7e3      	b.n	80162cc <netif_issue_reports+0x8>
 8016304:	0803d674 	.word	0x0803d674
 8016308:	0803d6a8 	.word	0x0803d6a8
 801630c:	08026a84 	.word	0x08026a84

08016310 <netif_do_set_ipaddr>:
{
 8016310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016312:	4604      	mov	r4, r0
 8016314:	b083      	sub	sp, #12
 8016316:	4617      	mov	r7, r2
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8016318:	460d      	mov	r5, r1
 801631a:	b319      	cbz	r1, 8016364 <netif_do_set_ipaddr+0x54>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 801631c:	6863      	ldr	r3, [r4, #4]
 801631e:	682a      	ldr	r2, [r5, #0]
 8016320:	429a      	cmp	r2, r3
 8016322:	d01c      	beq.n	801635e <netif_do_set_ipaddr+0x4e>
    *ip_2_ip4(&new_addr) = *ipaddr;
 8016324:	ae02      	add	r6, sp, #8
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8016326:	603b      	str	r3, [r7, #0]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8016328:	4638      	mov	r0, r7
    *ip_2_ip4(&new_addr) = *ipaddr;
 801632a:	f846 2d04 	str.w	r2, [r6, #-4]!
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 801632e:	4631      	mov	r1, r6
 8016330:	f002 f928 	bl	8018584 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8016334:	4631      	mov	r1, r6
 8016336:	4638      	mov	r0, r7
 8016338:	f005 fdd2 	bl	801bee0 <udp_netif_ip_addr_changed>
  raw_netif_ip_addr_changed(old_addr, new_addr);
 801633c:	4631      	mov	r1, r6
 801633e:	4638      	mov	r0, r7
 8016340:	f000 feae 	bl	80170a0 <raw_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8016344:	682b      	ldr	r3, [r5, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8016346:	2101      	movs	r1, #1
 8016348:	4620      	mov	r0, r4
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801634a:	6063      	str	r3, [r4, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801634c:	f7ff ffba 	bl	80162c4 <netif_issue_reports>
    NETIF_STATUS_CALLBACK(netif);
 8016350:	69e3      	ldr	r3, [r4, #28]
 8016352:	b10b      	cbz	r3, 8016358 <netif_do_set_ipaddr+0x48>
 8016354:	4620      	mov	r0, r4
 8016356:	4798      	blx	r3
    return 1; /* address changed */
 8016358:	2001      	movs	r0, #1
}
 801635a:	b003      	add	sp, #12
 801635c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return 0; /* address unchanged */
 801635e:	2000      	movs	r0, #0
}
 8016360:	b003      	add	sp, #12
 8016362:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8016364:	4b03      	ldr	r3, [pc, #12]	; (8016374 <netif_do_set_ipaddr+0x64>)
 8016366:	f240 12cb 	movw	r2, #459	; 0x1cb
 801636a:	4903      	ldr	r1, [pc, #12]	; (8016378 <netif_do_set_ipaddr+0x68>)
 801636c:	4803      	ldr	r0, [pc, #12]	; (801637c <netif_do_set_ipaddr+0x6c>)
 801636e:	f00a fbb3 	bl	8020ad8 <iprintf>
 8016372:	e7d3      	b.n	801631c <netif_do_set_ipaddr+0xc>
 8016374:	0803d674 	.word	0x0803d674
 8016378:	0803d664 	.word	0x0803d664
 801637c:	08026a84 	.word	0x08026a84

08016380 <netif_init>:
}
 8016380:	4770      	bx	lr
 8016382:	bf00      	nop

08016384 <netif_set_addr>:
{
 8016384:	b5f0      	push	{r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY4;
 8016386:	4c14      	ldr	r4, [pc, #80]	; (80163d8 <netif_set_addr+0x54>)
{
 8016388:	b083      	sub	sp, #12
 801638a:	4605      	mov	r5, r0
    ipaddr = IP4_ADDR_ANY4;
 801638c:	2900      	cmp	r1, #0
 801638e:	bf14      	ite	ne
 8016390:	460e      	movne	r6, r1
 8016392:	4626      	moveq	r6, r4
    netmask = IP4_ADDR_ANY4;
 8016394:	2a00      	cmp	r2, #0
 8016396:	bf14      	ite	ne
 8016398:	4617      	movne	r7, r2
 801639a:	4627      	moveq	r7, r4
    gw = IP4_ADDR_ANY4;
 801639c:	2b00      	cmp	r3, #0
 801639e:	bf18      	it	ne
 80163a0:	461c      	movne	r4, r3
  remove = ip4_addr_isany(ipaddr);
 80163a2:	6833      	ldr	r3, [r6, #0]
 80163a4:	b193      	cbz	r3, 80163cc <netif_set_addr+0x48>
 80163a6:	2200      	movs	r2, #0
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 80163a8:	683b      	ldr	r3, [r7, #0]
 80163aa:	68a9      	ldr	r1, [r5, #8]
 80163ac:	428b      	cmp	r3, r1
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80163ae:	68e9      	ldr	r1, [r5, #12]
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 80163b0:	bf18      	it	ne
 80163b2:	60ab      	strne	r3, [r5, #8]
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80163b4:	6823      	ldr	r3, [r4, #0]
 80163b6:	428b      	cmp	r3, r1
    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80163b8:	bf18      	it	ne
 80163ba:	60eb      	strne	r3, [r5, #12]
  if (!remove) {
 80163bc:	b922      	cbnz	r2, 80163c8 <netif_set_addr+0x44>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80163be:	4631      	mov	r1, r6
 80163c0:	4628      	mov	r0, r5
 80163c2:	aa01      	add	r2, sp, #4
 80163c4:	f7ff ffa4 	bl	8016310 <netif_do_set_ipaddr>
}
 80163c8:	b003      	add	sp, #12
 80163ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80163cc:	aa01      	add	r2, sp, #4
 80163ce:	4631      	mov	r1, r6
 80163d0:	f7ff ff9e 	bl	8016310 <netif_do_set_ipaddr>
 80163d4:	2201      	movs	r2, #1
 80163d6:	e7e7      	b.n	80163a8 <netif_set_addr+0x24>
 80163d8:	0803f774 	.word	0x0803f774

080163dc <netif_add>:
{
 80163dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80163e0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80163e2:	4606      	mov	r6, r0
 80163e4:	2800      	cmp	r0, #0
 80163e6:	f000 8087 	beq.w	80164f8 <netif_add+0x11c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80163ea:	2f00      	cmp	r7, #0
 80163ec:	d07b      	beq.n	80164e6 <netif_add+0x10a>
 80163ee:	4688      	mov	r8, r1
  netif->num = netif_num;
 80163f0:	f8df b130 	ldr.w	fp, [pc, #304]	; 8016524 <netif_add+0x148>
  netif->state = state;
 80163f4:	990a      	ldr	r1, [sp, #40]	; 0x28
  ip_addr_set_zero_ip4(&netif->ip_addr);
 80163f6:	2400      	movs	r4, #0
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 80163f8:	4d44      	ldr	r5, [pc, #272]	; (801650c <netif_add+0x130>)
  netif->state = state;
 80163fa:	6241      	str	r1, [r0, #36]	; 0x24
  netif->num = netif_num;
 80163fc:	f89b e000 	ldrb.w	lr, [fp]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8016400:	42a3      	cmp	r3, r4
 8016402:	bf08      	it	eq
 8016404:	462b      	moveq	r3, r5
  netif->input = input;
 8016406:	990c      	ldr	r1, [sp, #48]	; 0x30
  netif_set_addr(netif, ipaddr, netmask, gw);
 8016408:	42a2      	cmp	r2, r4
 801640a:	bf08      	it	eq
 801640c:	462a      	moveq	r2, r5
  netif->output = netif_null_output_ip4;
 801640e:	f8df c118 	ldr.w	ip, [pc, #280]	; 8016528 <netif_add+0x14c>
  netif->input = input;
 8016412:	6101      	str	r1, [r0, #16]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8016414:	45a0      	cmp	r8, r4
 8016416:	bf14      	ite	ne
 8016418:	4641      	movne	r1, r8
 801641a:	4629      	moveq	r1, r5
  netif->num = netif_num;
 801641c:	f880 e038 	strb.w	lr, [r0, #56]	; 0x38
  ip_addr_set_zero_ip4(&netif->gw);
 8016420:	60c4      	str	r4, [r0, #12]
  netif->mtu = 0;
 8016422:	8584      	strh	r4, [r0, #44]	; 0x2c
  netif->flags = 0;
 8016424:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  memset(netif->client_data, 0, sizeof(netif->client_data));
 8016428:	6284      	str	r4, [r0, #40]	; 0x28
  netif->output = netif_null_output_ip4;
 801642a:	f8c0 c014 	str.w	ip, [r0, #20]
  ip_addr_set_zero_ip4(&netif->netmask);
 801642e:	e9c0 4401 	strd	r4, r4, [r0, #4]
  netif->link_callback = NULL;
 8016432:	e9c0 4407 	strd	r4, r4, [r0, #28]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8016436:	f7ff ffa5 	bl	8016384 <netif_set_addr>
  if (init(netif) != ERR_OK) {
 801643a:	4630      	mov	r0, r6
 801643c:	47b8      	blx	r7
 801643e:	2800      	cmp	r0, #0
 8016440:	d14f      	bne.n	80164e2 <netif_add+0x106>
 8016442:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 8016446:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 801652c <netif_add+0x150>
        LWIP_ASSERT("netif already added", netif2 != netif);
 801644a:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8016518 <netif_add+0x13c>
 801644e:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8016530 <netif_add+0x154>
 8016452:	4f2f      	ldr	r7, [pc, #188]	; (8016510 <netif_add+0x134>)
      if (netif->num == 255) {
 8016454:	2bff      	cmp	r3, #255	; 0xff
 8016456:	d102      	bne.n	801645e <netif_add+0x82>
        netif->num = 0;
 8016458:	2300      	movs	r3, #0
 801645a:	f886 3038 	strb.w	r3, [r6, #56]	; 0x38
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801645e:	f8d9 4000 	ldr.w	r4, [r9]
 8016462:	b3b4      	cbz	r4, 80164d2 <netif_add+0xf6>
      num_netifs = 0;
 8016464:	2500      	movs	r5, #0
 8016466:	e007      	b.n	8016478 <netif_add+0x9c>
        if (netif2->num == netif->num) {
 8016468:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 801646c:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
 8016470:	4293      	cmp	r3, r2
 8016472:	d014      	beq.n	801649e <netif_add+0xc2>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8016474:	6824      	ldr	r4, [r4, #0]
 8016476:	b1fc      	cbz	r4, 80164b8 <netif_add+0xdc>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8016478:	42a6      	cmp	r6, r4
        num_netifs++;
 801647a:	f105 0501 	add.w	r5, r5, #1
        LWIP_ASSERT("netif already added", netif2 != netif);
 801647e:	d013      	beq.n	80164a8 <netif_add+0xcc>
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8016480:	2dff      	cmp	r5, #255	; 0xff
 8016482:	ddf1      	ble.n	8016468 <netif_add+0x8c>
 8016484:	4643      	mov	r3, r8
 8016486:	f240 128d 	movw	r2, #397	; 0x18d
 801648a:	4922      	ldr	r1, [pc, #136]	; (8016514 <netif_add+0x138>)
 801648c:	4638      	mov	r0, r7
 801648e:	f00a fb23 	bl	8020ad8 <iprintf>
        if (netif2->num == netif->num) {
 8016492:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8016496:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
 801649a:	4293      	cmp	r3, r2
 801649c:	d1ea      	bne.n	8016474 <netif_add+0x98>
          netif->num++;
 801649e:	3301      	adds	r3, #1
 80164a0:	b2db      	uxtb	r3, r3
 80164a2:	f886 3038 	strb.w	r3, [r6, #56]	; 0x38
 80164a6:	e7d5      	b.n	8016454 <netif_add+0x78>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80164a8:	4643      	mov	r3, r8
 80164aa:	f240 128b 	movw	r2, #395	; 0x18b
 80164ae:	4651      	mov	r1, sl
 80164b0:	4638      	mov	r0, r7
 80164b2:	f00a fb11 	bl	8020ad8 <iprintf>
 80164b6:	e7e3      	b.n	8016480 <netif_add+0xa4>
  if (netif->num == 254) {
 80164b8:	2afe      	cmp	r2, #254	; 0xfe
 80164ba:	f8d9 4000 	ldr.w	r4, [r9]
 80164be:	d00c      	beq.n	80164da <netif_add+0xfe>
    netif_num = (u8_t)(netif->num + 1);
 80164c0:	3201      	adds	r2, #1
 80164c2:	f88b 2000 	strb.w	r2, [fp]
  return netif;
 80164c6:	4630      	mov	r0, r6
  netif->next = netif_list;
 80164c8:	6034      	str	r4, [r6, #0]
  netif_list = netif;
 80164ca:	f8c9 6000 	str.w	r6, [r9]
}
 80164ce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80164d2:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
  if (netif->num == 254) {
 80164d6:	2afe      	cmp	r2, #254	; 0xfe
 80164d8:	d1f2      	bne.n	80164c0 <netif_add+0xe4>
    netif_num = 0;
 80164da:	2300      	movs	r3, #0
 80164dc:	f88b 3000 	strb.w	r3, [fp]
 80164e0:	e7f1      	b.n	80164c6 <netif_add+0xea>
    return NULL;
 80164e2:	4620      	mov	r0, r4
 80164e4:	e7f3      	b.n	80164ce <netif_add+0xf2>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80164e6:	4b0c      	ldr	r3, [pc, #48]	; (8016518 <netif_add+0x13c>)
 80164e8:	f44f 7294 	mov.w	r2, #296	; 0x128
 80164ec:	490b      	ldr	r1, [pc, #44]	; (801651c <netif_add+0x140>)
 80164ee:	4808      	ldr	r0, [pc, #32]	; (8016510 <netif_add+0x134>)
 80164f0:	f00a faf2 	bl	8020ad8 <iprintf>
 80164f4:	4638      	mov	r0, r7
 80164f6:	e7ea      	b.n	80164ce <netif_add+0xf2>
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80164f8:	4b07      	ldr	r3, [pc, #28]	; (8016518 <netif_add+0x13c>)
 80164fa:	f240 1227 	movw	r2, #295	; 0x127
 80164fe:	4908      	ldr	r1, [pc, #32]	; (8016520 <netif_add+0x144>)
 8016500:	4803      	ldr	r0, [pc, #12]	; (8016510 <netif_add+0x134>)
 8016502:	f00a fae9 	bl	8020ad8 <iprintf>
 8016506:	4630      	mov	r0, r6
 8016508:	e7e1      	b.n	80164ce <netif_add+0xf2>
 801650a:	bf00      	nop
 801650c:	0803f774 	.word	0x0803f774
 8016510:	08026a84 	.word	0x08026a84
 8016514:	0803d634 	.word	0x0803d634
 8016518:	0803d674 	.word	0x0803d674
 801651c:	0803d5fc 	.word	0x0803d5fc
 8016520:	0803d5e0 	.word	0x0803d5e0
 8016524:	2002a3e4 	.word	0x2002a3e4
 8016528:	080162bd 	.word	0x080162bd
 801652c:	2003e160 	.word	0x2003e160
 8016530:	0803d620 	.word	0x0803d620

08016534 <netif_set_default>:
  netif_default = netif;
 8016534:	4b01      	ldr	r3, [pc, #4]	; (801653c <netif_set_default+0x8>)
 8016536:	6018      	str	r0, [r3, #0]
}
 8016538:	4770      	bx	lr
 801653a:	bf00      	nop
 801653c:	2003e164 	.word	0x2003e164

08016540 <netif_set_up>:
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8016540:	b198      	cbz	r0, 801656a <netif_set_up+0x2a>
{
 8016542:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_UP)) {
 8016544:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8016548:	4604      	mov	r4, r0
 801654a:	07d3      	lsls	r3, r2, #31
 801654c:	d40c      	bmi.n	8016568 <netif_set_up+0x28>
    netif_set_flags(netif, NETIF_FLAG_UP);
 801654e:	f042 0201 	orr.w	r2, r2, #1
    NETIF_STATUS_CALLBACK(netif);
 8016552:	69c3      	ldr	r3, [r0, #28]
    netif_set_flags(netif, NETIF_FLAG_UP);
 8016554:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    NETIF_STATUS_CALLBACK(netif);
 8016558:	b103      	cbz	r3, 801655c <netif_set_up+0x1c>
 801655a:	4798      	blx	r3
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801655c:	4620      	mov	r0, r4
 801655e:	2103      	movs	r1, #3
}
 8016560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8016564:	f7ff beae 	b.w	80162c4 <netif_issue_reports>
}
 8016568:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801656a:	4b03      	ldr	r3, [pc, #12]	; (8016578 <netif_set_up+0x38>)
 801656c:	f44f 7254 	mov.w	r2, #848	; 0x350
 8016570:	4902      	ldr	r1, [pc, #8]	; (801657c <netif_set_up+0x3c>)
 8016572:	4803      	ldr	r0, [pc, #12]	; (8016580 <netif_set_up+0x40>)
 8016574:	f00a bab0 	b.w	8020ad8 <iprintf>
 8016578:	0803d674 	.word	0x0803d674
 801657c:	0803d734 	.word	0x0803d734
 8016580:	08026a84 	.word	0x08026a84

08016584 <netif_set_down>:
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8016584:	b190      	cbz	r0, 80165ac <netif_set_down+0x28>
{
 8016586:	b510      	push	{r4, lr}
  if (netif->flags & NETIF_FLAG_UP) {
 8016588:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 801658c:	4604      	mov	r4, r0
 801658e:	07d1      	lsls	r1, r2, #31
 8016590:	d50b      	bpl.n	80165aa <netif_set_down+0x26>
    netif_clear_flags(netif, NETIF_FLAG_UP);
 8016592:	f022 0301 	bic.w	r3, r2, #1
 8016596:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801659a:	0713      	lsls	r3, r2, #28
 801659c:	d40d      	bmi.n	80165ba <netif_set_down+0x36>
    NETIF_STATUS_CALLBACK(netif);
 801659e:	69e3      	ldr	r3, [r4, #28]
 80165a0:	b11b      	cbz	r3, 80165aa <netif_set_down+0x26>
 80165a2:	4620      	mov	r0, r4
}
 80165a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_STATUS_CALLBACK(netif);
 80165a8:	4718      	bx	r3
}
 80165aa:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80165ac:	4b04      	ldr	r3, [pc, #16]	; (80165c0 <netif_set_down+0x3c>)
 80165ae:	f240 329b 	movw	r2, #923	; 0x39b
 80165b2:	4904      	ldr	r1, [pc, #16]	; (80165c4 <netif_set_down+0x40>)
 80165b4:	4804      	ldr	r0, [pc, #16]	; (80165c8 <netif_set_down+0x44>)
 80165b6:	f00a ba8f 	b.w	8020ad8 <iprintf>
      etharp_cleanup_netif(netif);
 80165ba:	f007 f9c3 	bl	801d944 <etharp_cleanup_netif>
 80165be:	e7ee      	b.n	801659e <netif_set_down+0x1a>
 80165c0:	0803d674 	.word	0x0803d674
 80165c4:	0803d6cc 	.word	0x0803d6cc
 80165c8:	08026a84 	.word	0x08026a84

080165cc <netif_set_status_callback>:
  if (netif) {
 80165cc:	b100      	cbz	r0, 80165d0 <netif_set_status_callback+0x4>
    netif->status_callback = status_callback;
 80165ce:	61c1      	str	r1, [r0, #28]
}
 80165d0:	4770      	bx	lr
 80165d2:	bf00      	nop

080165d4 <netif_set_link_up>:
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80165d4:	b1b8      	cbz	r0, 8016606 <netif_set_link_up+0x32>
{
 80165d6:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80165d8:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 80165dc:	4604      	mov	r4, r0
 80165de:	0753      	lsls	r3, r2, #29
 80165e0:	d500      	bpl.n	80165e4 <netif_set_link_up+0x10>
}
 80165e2:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80165e4:	f042 0204 	orr.w	r2, r2, #4
 80165e8:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    dhcp_network_changed(netif);
 80165ec:	f006 fc9c 	bl	801cf28 <dhcp_network_changed>
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80165f0:	2103      	movs	r1, #3
 80165f2:	4620      	mov	r0, r4
 80165f4:	f7ff fe66 	bl	80162c4 <netif_issue_reports>
    NETIF_LINK_CALLBACK(netif);
 80165f8:	6a23      	ldr	r3, [r4, #32]
 80165fa:	2b00      	cmp	r3, #0
 80165fc:	d0f1      	beq.n	80165e2 <netif_set_link_up+0xe>
 80165fe:	4620      	mov	r0, r4
}
 8016600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 8016604:	4718      	bx	r3
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8016606:	4b03      	ldr	r3, [pc, #12]	; (8016614 <netif_set_link_up+0x40>)
 8016608:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 801660c:	4902      	ldr	r1, [pc, #8]	; (8016618 <netif_set_link_up+0x44>)
 801660e:	4803      	ldr	r0, [pc, #12]	; (801661c <netif_set_link_up+0x48>)
 8016610:	f00a ba62 	b.w	8020ad8 <iprintf>
 8016614:	0803d674 	.word	0x0803d674
 8016618:	0803d710 	.word	0x0803d710
 801661c:	08026a84 	.word	0x08026a84

08016620 <netif_set_link_down>:
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8016620:	b158      	cbz	r0, 801663a <netif_set_link_down+0x1a>
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8016622:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8016626:	0759      	lsls	r1, r3, #29
 8016628:	d506      	bpl.n	8016638 <netif_set_link_down+0x18>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 801662a:	f023 0304 	bic.w	r3, r3, #4
    NETIF_LINK_CALLBACK(netif);
 801662e:	6a01      	ldr	r1, [r0, #32]
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8016630:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    NETIF_LINK_CALLBACK(netif);
 8016634:	b101      	cbz	r1, 8016638 <netif_set_link_down+0x18>
 8016636:	4708      	bx	r1
}
 8016638:	4770      	bx	lr
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801663a:	4b03      	ldr	r3, [pc, #12]	; (8016648 <netif_set_link_down+0x28>)
 801663c:	f240 4206 	movw	r2, #1030	; 0x406
 8016640:	4902      	ldr	r1, [pc, #8]	; (801664c <netif_set_link_down+0x2c>)
 8016642:	4803      	ldr	r0, [pc, #12]	; (8016650 <netif_set_link_down+0x30>)
 8016644:	f00a ba48 	b.w	8020ad8 <iprintf>
 8016648:	0803d674 	.word	0x0803d674
 801664c:	0803d6ec 	.word	0x0803d6ec
 8016650:	08026a84 	.word	0x08026a84

08016654 <netif_set_link_callback>:
  if (netif) {
 8016654:	b100      	cbz	r0, 8016658 <netif_set_link_callback+0x4>
    netif->link_callback = link_callback;
 8016656:	6201      	str	r1, [r0, #32]
}
 8016658:	4770      	bx	lr
 801665a:	bf00      	nop

0801665c <netif_get_by_index>:
{
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 801665c:	b1a0      	cbz	r0, 8016688 <netif_get_by_index+0x2c>
    NETIF_FOREACH(netif) {
 801665e:	4b0b      	ldr	r3, [pc, #44]	; (801668c <netif_get_by_index+0x30>)
 8016660:	681a      	ldr	r2, [r3, #0]
 8016662:	b17a      	cbz	r2, 8016684 <netif_get_by_index+0x28>
      if (idx == netif_get_index(netif)) {
 8016664:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 8016668:	3301      	adds	r3, #1
 801666a:	b2db      	uxtb	r3, r3
 801666c:	4298      	cmp	r0, r3
 801666e:	d106      	bne.n	801667e <netif_get_by_index+0x22>
 8016670:	e008      	b.n	8016684 <netif_get_by_index+0x28>
 8016672:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 8016676:	3301      	adds	r3, #1
 8016678:	b2db      	uxtb	r3, r3
 801667a:	4283      	cmp	r3, r0
 801667c:	d002      	beq.n	8016684 <netif_get_by_index+0x28>
    NETIF_FOREACH(netif) {
 801667e:	6812      	ldr	r2, [r2, #0]
 8016680:	2a00      	cmp	r2, #0
 8016682:	d1f6      	bne.n	8016672 <netif_get_by_index+0x16>
      }
    }
  }

  return NULL;
}
 8016684:	4610      	mov	r0, r2
 8016686:	4770      	bx	lr
  return NULL;
 8016688:	4602      	mov	r2, r0
 801668a:	e7fb      	b.n	8016684 <netif_get_by_index+0x28>
 801668c:	2003e160 	.word	0x2003e160

08016690 <pbuf_free_ooseq_callback>:
pbuf_free_ooseq(void)
{
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8016690:	4907      	ldr	r1, [pc, #28]	; (80166b0 <pbuf_free_ooseq_callback+0x20>)
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8016692:	2200      	movs	r2, #0
 8016694:	4b07      	ldr	r3, [pc, #28]	; (80166b4 <pbuf_free_ooseq_callback+0x24>)
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8016696:	6808      	ldr	r0, [r1, #0]
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8016698:	701a      	strb	r2, [r3, #0]
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801669a:	b910      	cbnz	r0, 80166a2 <pbuf_free_ooseq_callback+0x12>
 801669c:	e006      	b.n	80166ac <pbuf_free_ooseq_callback+0x1c>
 801669e:	68c0      	ldr	r0, [r0, #12]
 80166a0:	b120      	cbz	r0, 80166ac <pbuf_free_ooseq_callback+0x1c>
    if (pcb->ooseq != NULL) {
 80166a2:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80166a4:	2b00      	cmp	r3, #0
 80166a6:	d0fa      	beq.n	801669e <pbuf_free_ooseq_callback+0xe>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 80166a8:	f001 bf96 	b.w	80185d8 <tcp_free_ooseq>
static void
pbuf_free_ooseq_callback(void *arg)
{
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
}
 80166ac:	4770      	bx	lr
 80166ae:	bf00      	nop
 80166b0:	2003e278 	.word	0x2003e278
 80166b4:	2003e168 	.word	0x2003e168

080166b8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80166b8:	b538      	push	{r3, r4, r5, lr}
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80166ba:	b308      	cbz	r0, 8016700 <pbuf_add_header_impl+0x48>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80166bc:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 80166c0:	d21b      	bcs.n	80166fa <pbuf_add_header_impl+0x42>
    return 1;
  }
  if (header_size_increment == 0) {
 80166c2:	b191      	cbz	r1, 80166ea <pbuf_add_header_impl+0x32>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_increment;
 80166c4:	b28c      	uxth	r4, r1
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 80166c6:	8903      	ldrh	r3, [r0, #8]
 80166c8:	4423      	add	r3, r4
 80166ca:	b29b      	uxth	r3, r3
 80166cc:	429c      	cmp	r4, r3
 80166ce:	d814      	bhi.n	80166fa <pbuf_add_header_impl+0x42>
  }

  type_internal = p->type_internal;

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 80166d0:	f990 500c 	ldrsb.w	r5, [r0, #12]
 80166d4:	2d00      	cmp	r5, #0
 80166d6:	db0a      	blt.n	80166ee <pbuf_add_header_impl+0x36>
      return 1;
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 80166d8:	b17a      	cbz	r2, 80166fa <pbuf_add_header_impl+0x42>
      payload = (u8_t *)p->payload - header_size_increment;
 80166da:	6842      	ldr	r2, [r0, #4]
 80166dc:	1a52      	subs	r2, r2, r1
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
  p->len = (u16_t)(p->len + increment_magnitude);
 80166de:	8945      	ldrh	r5, [r0, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);


  return 0;
 80166e0:	2100      	movs	r1, #0
  p->payload = payload;
 80166e2:	6042      	str	r2, [r0, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 80166e4:	442c      	add	r4, r5
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80166e6:	8103      	strh	r3, [r0, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 80166e8:	8144      	strh	r4, [r0, #10]
}
 80166ea:	4608      	mov	r0, r1
 80166ec:	bd38      	pop	{r3, r4, r5, pc}
    payload = (u8_t *)p->payload - header_size_increment;
 80166ee:	6842      	ldr	r2, [r0, #4]
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80166f0:	f100 0510 	add.w	r5, r0, #16
    payload = (u8_t *)p->payload - header_size_increment;
 80166f4:	1a52      	subs	r2, r2, r1
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80166f6:	42aa      	cmp	r2, r5
 80166f8:	d2f1      	bcs.n	80166de <pbuf_add_header_impl+0x26>
    return 1;
 80166fa:	2101      	movs	r1, #1
}
 80166fc:	4608      	mov	r0, r1
 80166fe:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 8016700:	4b04      	ldr	r3, [pc, #16]	; (8016714 <pbuf_add_header_impl+0x5c>)
 8016702:	f240 12df 	movw	r2, #479	; 0x1df
 8016706:	4904      	ldr	r1, [pc, #16]	; (8016718 <pbuf_add_header_impl+0x60>)
 8016708:	4804      	ldr	r0, [pc, #16]	; (801671c <pbuf_add_header_impl+0x64>)
 801670a:	f00a f9e5 	bl	8020ad8 <iprintf>
    return 1;
 801670e:	2101      	movs	r1, #1
}
 8016710:	4608      	mov	r0, r1
 8016712:	bd38      	pop	{r3, r4, r5, pc}
 8016714:	0803d750 	.word	0x0803d750
 8016718:	0803f128 	.word	0x0803f128
 801671c:	08026a84 	.word	0x08026a84

08016720 <pbuf_alloc_reference>:
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8016720:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 8016724:	2b01      	cmp	r3, #1
{
 8016726:	b570      	push	{r4, r5, r6, lr}
 8016728:	4614      	mov	r4, r2
 801672a:	4606      	mov	r6, r0
 801672c:	460d      	mov	r5, r1
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801672e:	d111      	bne.n	8016754 <pbuf_alloc_reference+0x34>
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8016730:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 8016734:	490b      	ldr	r1, [pc, #44]	; (8016764 <pbuf_alloc_reference+0x44>)
 8016736:	200e      	movs	r0, #14
 8016738:	f7ff fd78 	bl	801622c <memp_malloc_fn>
  if (p == NULL) {
 801673c:	b148      	cbz	r0, 8016752 <pbuf_alloc_reference+0x32>
  p->next = NULL;
 801673e:	2300      	movs	r3, #0
  p->ref = 1;
 8016740:	2201      	movs	r2, #1
  p->payload = payload;
 8016742:	6046      	str	r6, [r0, #4]
  p->tot_len = tot_len;
 8016744:	8105      	strh	r5, [r0, #8]
  p->len = len;
 8016746:	8145      	strh	r5, [r0, #10]
  p->type_internal = (u8_t)type;
 8016748:	7304      	strb	r4, [r0, #12]
  p->next = NULL;
 801674a:	6003      	str	r3, [r0, #0]
  p->flags = flags;
 801674c:	7343      	strb	r3, [r0, #13]
  p->if_idx = NETIF_NO_INDEX;
 801674e:	73c3      	strb	r3, [r0, #15]
  p->ref = 1;
 8016750:	7382      	strb	r2, [r0, #14]
}
 8016752:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8016754:	4b03      	ldr	r3, [pc, #12]	; (8016764 <pbuf_alloc_reference+0x44>)
 8016756:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 801675a:	4903      	ldr	r1, [pc, #12]	; (8016768 <pbuf_alloc_reference+0x48>)
 801675c:	4803      	ldr	r0, [pc, #12]	; (801676c <pbuf_alloc_reference+0x4c>)
 801675e:	f00a f9bb 	bl	8020ad8 <iprintf>
 8016762:	e7e5      	b.n	8016730 <pbuf_alloc_reference+0x10>
 8016764:	0803d750 	.word	0x0803d750
 8016768:	0803d79c 	.word	0x0803d79c
 801676c:	08026a84 	.word	0x08026a84

08016770 <pbuf_alloced_custom>:
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8016770:	3003      	adds	r0, #3
 8016772:	f020 0003 	bic.w	r0, r0, #3
{
 8016776:	b470      	push	{r4, r5, r6}
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8016778:	180e      	adds	r6, r1, r0
{
 801677a:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 801677e:	9c03      	ldr	r4, [sp, #12]
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8016780:	42ae      	cmp	r6, r5
 8016782:	d80f      	bhi.n	80167a4 <pbuf_alloced_custom+0x34>
  if (payload_mem != NULL) {
 8016784:	b104      	cbz	r4, 8016788 <pbuf_alloced_custom+0x18>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8016786:	4404      	add	r4, r0
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8016788:	4618      	mov	r0, r3
  p->flags = flags;
 801678a:	2602      	movs	r6, #2
  p->next = NULL;
 801678c:	2300      	movs	r3, #0
  p->ref = 1;
 801678e:	2501      	movs	r5, #1
  p->payload = payload;
 8016790:	6044      	str	r4, [r0, #4]
  p->tot_len = tot_len;
 8016792:	8101      	strh	r1, [r0, #8]
  p->len = len;
 8016794:	8141      	strh	r1, [r0, #10]
  p->type_internal = (u8_t)type;
 8016796:	7302      	strb	r2, [r0, #12]
  p->flags = flags;
 8016798:	7346      	strb	r6, [r0, #13]
  p->ref = 1;
 801679a:	7385      	strb	r5, [r0, #14]
  p->next = NULL;
 801679c:	6003      	str	r3, [r0, #0]
  p->if_idx = NETIF_NO_INDEX;
 801679e:	73c3      	strb	r3, [r0, #15]
}
 80167a0:	bc70      	pop	{r4, r5, r6}
 80167a2:	4770      	bx	lr
    return NULL;
 80167a4:	2000      	movs	r0, #0
 80167a6:	e7fb      	b.n	80167a0 <pbuf_alloced_custom+0x30>

080167a8 <pbuf_add_header>:
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80167a8:	2200      	movs	r2, #0
 80167aa:	f7ff bf85 	b.w	80166b8 <pbuf_add_header_impl>
 80167ae:	bf00      	nop

080167b0 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80167b0:	b538      	push	{r3, r4, r5, lr}
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80167b2:	b1a8      	cbz	r0, 80167e0 <pbuf_remove_header+0x30>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80167b4:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 80167b8:	d20f      	bcs.n	80167da <pbuf_remove_header+0x2a>
    return 1;
  }
  if (header_size_decrement == 0) {
 80167ba:	b161      	cbz	r1, 80167d6 <pbuf_remove_header+0x26>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80167bc:	b28a      	uxth	r2, r1
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80167be:	8943      	ldrh	r3, [r0, #10]
 80167c0:	4293      	cmp	r3, r2
 80167c2:	d317      	bcc.n	80167f4 <pbuf_remove_header+0x44>
  /* remember current payload pointer */
  payload = p->payload;
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80167c4:	6845      	ldr	r5, [r0, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 80167c6:	1a9b      	subs	r3, r3, r2
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80167c8:	8904      	ldrh	r4, [r0, #8]
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80167ca:	440d      	add	r5, r1

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80167cc:	2100      	movs	r1, #0
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80167ce:	1aa2      	subs	r2, r4, r2
  p->len = (u16_t)(p->len - increment_magnitude);
 80167d0:	8143      	strh	r3, [r0, #10]
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80167d2:	6045      	str	r5, [r0, #4]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80167d4:	8102      	strh	r2, [r0, #8]
}
 80167d6:	4608      	mov	r0, r1
 80167d8:	bd38      	pop	{r3, r4, r5, pc}
    return 1;
 80167da:	2101      	movs	r1, #1
}
 80167dc:	4608      	mov	r0, r1
 80167de:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 80167e0:	4b09      	ldr	r3, [pc, #36]	; (8016808 <pbuf_remove_header+0x58>)
 80167e2:	f240 224b 	movw	r2, #587	; 0x24b
 80167e6:	4909      	ldr	r1, [pc, #36]	; (801680c <pbuf_remove_header+0x5c>)
 80167e8:	4809      	ldr	r0, [pc, #36]	; (8016810 <pbuf_remove_header+0x60>)
 80167ea:	f00a f975 	bl	8020ad8 <iprintf>
    return 1;
 80167ee:	2101      	movs	r1, #1
}
 80167f0:	4608      	mov	r0, r1
 80167f2:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80167f4:	4907      	ldr	r1, [pc, #28]	; (8016814 <pbuf_remove_header+0x64>)
 80167f6:	f240 2255 	movw	r2, #597	; 0x255
 80167fa:	4b03      	ldr	r3, [pc, #12]	; (8016808 <pbuf_remove_header+0x58>)
 80167fc:	4804      	ldr	r0, [pc, #16]	; (8016810 <pbuf_remove_header+0x60>)
 80167fe:	f00a f96b 	bl	8020ad8 <iprintf>
 8016802:	2101      	movs	r1, #1
 8016804:	e7e7      	b.n	80167d6 <pbuf_remove_header+0x26>
 8016806:	bf00      	nop
 8016808:	0803d750 	.word	0x0803d750
 801680c:	0803f128 	.word	0x0803f128
 8016810:	08026a84 	.word	0x08026a84
 8016814:	0803d9d0 	.word	0x0803d9d0

08016818 <pbuf_header_force>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
  if (header_size_increment < 0) {
 8016818:	1e0b      	subs	r3, r1, #0
 801681a:	db02      	blt.n	8016822 <pbuf_header_force+0xa>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801681c:	2201      	movs	r2, #1
 801681e:	f7ff bf4b 	b.w	80166b8 <pbuf_add_header_impl>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8016822:	4259      	negs	r1, r3
 8016824:	f7ff bfc4 	b.w	80167b0 <pbuf_remove_header>

08016828 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8016828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 801682c:	4604      	mov	r4, r0
 801682e:	2800      	cmp	r0, #0
 8016830:	d050      	beq.n	80168d4 <pbuf_free+0xac>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8016832:	2500      	movs	r5, #0
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8016834:	4f2d      	ldr	r7, [pc, #180]	; (80168ec <pbuf_free+0xc4>)
 8016836:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 8016900 <pbuf_free+0xd8>
 801683a:	4e2d      	ldr	r6, [pc, #180]	; (80168f0 <pbuf_free+0xc8>)
 801683c:	e008      	b.n	8016850 <pbuf_free+0x28>
      alloc_src = pbuf_get_allocsrc(p);
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801683e:	6923      	ldr	r3, [r4, #16]
 8016840:	2b00      	cmp	r3, #0
 8016842:	d039      	beq.n	80168b8 <pbuf_free+0x90>
        pc->custom_free_function(p);
 8016844:	4620      	mov	r0, r4
 8016846:	4798      	blx	r3
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
        }
      }
      count++;
 8016848:	3501      	adds	r5, #1
  while (p != NULL) {
 801684a:	464c      	mov	r4, r9
      count++;
 801684c:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 801684e:	b1d4      	cbz	r4, 8016886 <pbuf_free+0x5e>
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8016850:	7ba3      	ldrb	r3, [r4, #14]
 8016852:	b1db      	cbz	r3, 801688c <pbuf_free+0x64>
    ref = --(p->ref);
 8016854:	3b01      	subs	r3, #1
 8016856:	b2db      	uxtb	r3, r3
 8016858:	73a3      	strb	r3, [r4, #14]
    if (ref == 0) {
 801685a:	b9a3      	cbnz	r3, 8016886 <pbuf_free+0x5e>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801685c:	7b63      	ldrb	r3, [r4, #13]
      q = p->next;
 801685e:	f8d4 9000 	ldr.w	r9, [r4]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8016862:	079b      	lsls	r3, r3, #30
 8016864:	d4eb      	bmi.n	801683e <pbuf_free+0x16>
      alloc_src = pbuf_get_allocsrc(p);
 8016866:	7b23      	ldrb	r3, [r4, #12]
 8016868:	f003 030f 	and.w	r3, r3, #15
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801686c:	2b02      	cmp	r3, #2
 801686e:	d01e      	beq.n	80168ae <pbuf_free+0x86>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8016870:	2b01      	cmp	r3, #1
 8016872:	d02a      	beq.n	80168ca <pbuf_free+0xa2>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8016874:	b99b      	cbnz	r3, 801689e <pbuf_free+0x76>
          mem_free(p);
 8016876:	4620      	mov	r0, r4
      count++;
 8016878:	3501      	adds	r5, #1
  while (p != NULL) {
 801687a:	464c      	mov	r4, r9
          mem_free(p);
 801687c:	f7ff f914 	bl	8015aa8 <mem_free>
      count++;
 8016880:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 8016882:	2c00      	cmp	r4, #0
 8016884:	d1e4      	bne.n	8016850 <pbuf_free+0x28>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 8016886:	4628      	mov	r0, r5
 8016888:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801688c:	463b      	mov	r3, r7
 801688e:	f240 22f1 	movw	r2, #753	; 0x2f1
 8016892:	4641      	mov	r1, r8
 8016894:	4630      	mov	r0, r6
 8016896:	f00a f91f 	bl	8020ad8 <iprintf>
 801689a:	7ba3      	ldrb	r3, [r4, #14]
 801689c:	e7da      	b.n	8016854 <pbuf_free+0x2c>
          LWIP_ASSERT("invalid pbuf type", 0);
 801689e:	463b      	mov	r3, r7
 80168a0:	f240 320f 	movw	r2, #783	; 0x30f
 80168a4:	4913      	ldr	r1, [pc, #76]	; (80168f4 <pbuf_free+0xcc>)
 80168a6:	4630      	mov	r0, r6
 80168a8:	f00a f916 	bl	8020ad8 <iprintf>
 80168ac:	e7cc      	b.n	8016848 <pbuf_free+0x20>
          memp_free(MEMP_PBUF_POOL, p);
 80168ae:	4621      	mov	r1, r4
 80168b0:	200f      	movs	r0, #15
 80168b2:	f7ff fcdf 	bl	8016274 <memp_free>
 80168b6:	e7c7      	b.n	8016848 <pbuf_free+0x20>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80168b8:	463b      	mov	r3, r7
 80168ba:	f240 22ff 	movw	r2, #767	; 0x2ff
 80168be:	490e      	ldr	r1, [pc, #56]	; (80168f8 <pbuf_free+0xd0>)
 80168c0:	4630      	mov	r0, r6
 80168c2:	f00a f909 	bl	8020ad8 <iprintf>
 80168c6:	6923      	ldr	r3, [r4, #16]
 80168c8:	e7bc      	b.n	8016844 <pbuf_free+0x1c>
          memp_free(MEMP_PBUF, p);
 80168ca:	4621      	mov	r1, r4
 80168cc:	200e      	movs	r0, #14
 80168ce:	f7ff fcd1 	bl	8016274 <memp_free>
 80168d2:	e7b9      	b.n	8016848 <pbuf_free+0x20>
    return 0;
 80168d4:	4605      	mov	r5, r0
    LWIP_ASSERT("p != NULL", p != NULL);
 80168d6:	4b05      	ldr	r3, [pc, #20]	; (80168ec <pbuf_free+0xc4>)
 80168d8:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 80168dc:	4907      	ldr	r1, [pc, #28]	; (80168fc <pbuf_free+0xd4>)
 80168de:	4804      	ldr	r0, [pc, #16]	; (80168f0 <pbuf_free+0xc8>)
 80168e0:	f00a f8fa 	bl	8020ad8 <iprintf>
}
 80168e4:	4628      	mov	r0, r5
 80168e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80168ea:	bf00      	nop
 80168ec:	0803d750 	.word	0x0803d750
 80168f0:	08026a84 	.word	0x08026a84
 80168f4:	0803d95c 	.word	0x0803d95c
 80168f8:	0803d938 	.word	0x0803d938
 80168fc:	0803f128 	.word	0x0803f128
 8016900:	0803d920 	.word	0x0803d920

08016904 <pbuf_alloc>:
  switch (type) {
 8016904:	2a41      	cmp	r2, #65	; 0x41
{
 8016906:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801690a:	4688      	mov	r8, r1
  switch (type) {
 801690c:	d06a      	beq.n	80169e4 <pbuf_alloc+0xe0>
 801690e:	d95c      	bls.n	80169ca <pbuf_alloc+0xc6>
 8016910:	f5b2 7fc1 	cmp.w	r2, #386	; 0x182
 8016914:	fa1f f980 	uxth.w	r9, r0
 8016918:	d027      	beq.n	801696a <pbuf_alloc+0x66>
 801691a:	f5b2 7f20 	cmp.w	r2, #640	; 0x280
 801691e:	d156      	bne.n	80169ce <pbuf_alloc+0xca>
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8016920:	f109 0303 	add.w	r3, r9, #3
 8016924:	1cca      	adds	r2, r1, #3
 8016926:	4605      	mov	r5, r0
 8016928:	f022 0203 	bic.w	r2, r2, #3
 801692c:	f023 0303 	bic.w	r3, r3, #3
 8016930:	4413      	add	r3, r2
 8016932:	b29b      	uxth	r3, r3
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8016934:	f103 0010 	add.w	r0, r3, #16
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8016938:	4293      	cmp	r3, r2
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801693a:	b280      	uxth	r0, r0
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801693c:	d358      	bcc.n	80169f0 <pbuf_alloc+0xec>
 801693e:	4282      	cmp	r2, r0
 8016940:	d856      	bhi.n	80169f0 <pbuf_alloc+0xec>
      p = (struct pbuf *)mem_malloc(alloc_len);
 8016942:	f7ff fa81 	bl	8015e48 <mem_malloc>
      if (p == NULL) {
 8016946:	4604      	mov	r4, r0
 8016948:	b160      	cbz	r0, 8016964 <pbuf_alloc+0x60>
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801694a:	4405      	add	r5, r0
  p->next = NULL;
 801694c:	2200      	movs	r2, #0
  p->type_internal = (u8_t)type;
 801694e:	4b35      	ldr	r3, [pc, #212]	; (8016a24 <pbuf_alloc+0x120>)
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8016950:	3513      	adds	r5, #19
  p->tot_len = tot_len;
 8016952:	f8a0 8008 	strh.w	r8, [r0, #8]
  p->len = len;
 8016956:	f8a0 800a 	strh.w	r8, [r0, #10]
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801695a:	f025 0503 	bic.w	r5, r5, #3
  p->next = NULL;
 801695e:	6002      	str	r2, [r0, #0]
  p->type_internal = (u8_t)type;
 8016960:	60c3      	str	r3, [r0, #12]
  p->payload = payload;
 8016962:	6045      	str	r5, [r0, #4]
}
 8016964:	4620      	mov	r0, r4
 8016966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      last = NULL;
 801696a:	2500      	movs	r5, #0
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801696c:	4e2e      	ldr	r6, [pc, #184]	; (8016a28 <pbuf_alloc+0x124>)
  p->type_internal = (u8_t)type;
 801696e:	4f2f      	ldr	r7, [pc, #188]	; (8016a2c <pbuf_alloc+0x128>)
      p = NULL;
 8016970:	462c      	mov	r4, r5
 8016972:	e00a      	b.n	801698a <pbuf_alloc+0x86>
          last->next = q;
 8016974:	6028      	str	r0, [r5, #0]
        rem_len = (u16_t)(rem_len - qlen);
 8016976:	eba8 0101 	sub.w	r1, r8, r1
 801697a:	4605      	mov	r5, r0
        offset = 0;
 801697c:	f04f 0900 	mov.w	r9, #0
        rem_len = (u16_t)(rem_len - qlen);
 8016980:	fa1f f881 	uxth.w	r8, r1
      } while (rem_len > 0);
 8016984:	f1b8 0f00 	cmp.w	r8, #0
 8016988:	d0ec      	beq.n	8016964 <pbuf_alloc+0x60>
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801698a:	22f3      	movs	r2, #243	; 0xf3
 801698c:	4631      	mov	r1, r6
 801698e:	200f      	movs	r0, #15
 8016990:	f7ff fc4c 	bl	801622c <memp_malloc_fn>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8016994:	f109 0303 	add.w	r3, r9, #3
  p->next = NULL;
 8016998:	2200      	movs	r2, #0
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801699a:	4481      	add	r9, r0
        if (q == NULL) {
 801699c:	b360      	cbz	r0, 80169f8 <pbuf_alloc+0xf4>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801699e:	f023 0103 	bic.w	r1, r3, #3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80169a2:	f109 0913 	add.w	r9, r9, #19
  p->next = NULL;
 80169a6:	6002      	str	r2, [r0, #0]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80169a8:	f5c1 7114 	rsb	r1, r1, #592	; 0x250
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80169ac:	f029 0303 	bic.w	r3, r9, #3
  p->tot_len = tot_len;
 80169b0:	f8a0 8008 	strh.w	r8, [r0, #8]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80169b4:	b289      	uxth	r1, r1
  p->type_internal = (u8_t)type;
 80169b6:	60c7      	str	r7, [r0, #12]
  p->payload = payload;
 80169b8:	6043      	str	r3, [r0, #4]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80169ba:	4541      	cmp	r1, r8
 80169bc:	bf28      	it	cs
 80169be:	4641      	movcs	r1, r8
  p->len = len;
 80169c0:	8141      	strh	r1, [r0, #10]
        if (p == NULL) {
 80169c2:	2c00      	cmp	r4, #0
 80169c4:	d1d6      	bne.n	8016974 <pbuf_alloc+0x70>
 80169c6:	4604      	mov	r4, r0
 80169c8:	e7d5      	b.n	8016976 <pbuf_alloc+0x72>
  switch (type) {
 80169ca:	2a01      	cmp	r2, #1
 80169cc:	d00a      	beq.n	80169e4 <pbuf_alloc+0xe0>
      return NULL;
 80169ce:	2400      	movs	r4, #0
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80169d0:	4b15      	ldr	r3, [pc, #84]	; (8016a28 <pbuf_alloc+0x124>)
 80169d2:	f240 1227 	movw	r2, #295	; 0x127
 80169d6:	4916      	ldr	r1, [pc, #88]	; (8016a30 <pbuf_alloc+0x12c>)
 80169d8:	4816      	ldr	r0, [pc, #88]	; (8016a34 <pbuf_alloc+0x130>)
 80169da:	f00a f87d 	bl	8020ad8 <iprintf>
}
 80169de:	4620      	mov	r0, r4
 80169e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      p = pbuf_alloc_reference(NULL, length, type);
 80169e4:	4641      	mov	r1, r8
 80169e6:	2000      	movs	r0, #0
}
 80169e8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      p = pbuf_alloc_reference(NULL, length, type);
 80169ec:	f7ff be98 	b.w	8016720 <pbuf_alloc_reference>
          return NULL;
 80169f0:	2400      	movs	r4, #0
}
 80169f2:	4620      	mov	r0, r4
 80169f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  queued = pbuf_free_ooseq_pending;
 80169f8:	4d0f      	ldr	r5, [pc, #60]	; (8016a38 <pbuf_alloc+0x134>)
  pbuf_free_ooseq_pending = 1;
 80169fa:	2201      	movs	r2, #1
  queued = pbuf_free_ooseq_pending;
 80169fc:	782b      	ldrb	r3, [r5, #0]
  pbuf_free_ooseq_pending = 1;
 80169fe:	702a      	strb	r2, [r5, #0]
  if (!queued) {
 8016a00:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 8016a04:	b133      	cbz	r3, 8016a14 <pbuf_alloc+0x110>
          if (p) {
 8016a06:	2c00      	cmp	r4, #0
 8016a08:	d0f2      	beq.n	80169f0 <pbuf_alloc+0xec>
            pbuf_free(p);
 8016a0a:	4620      	mov	r0, r4
          return NULL;
 8016a0c:	2400      	movs	r4, #0
            pbuf_free(p);
 8016a0e:	f7ff ff0b 	bl	8016828 <pbuf_free>
 8016a12:	e7a7      	b.n	8016964 <pbuf_alloc+0x60>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8016a14:	4631      	mov	r1, r6
 8016a16:	4809      	ldr	r0, [pc, #36]	; (8016a3c <pbuf_alloc+0x138>)
 8016a18:	f7fc feb0 	bl	801377c <tcpip_try_callback>
 8016a1c:	2800      	cmp	r0, #0
 8016a1e:	d0f2      	beq.n	8016a06 <pbuf_alloc+0x102>
 8016a20:	702e      	strb	r6, [r5, #0]
 8016a22:	e7f0      	b.n	8016a06 <pbuf_alloc+0x102>
 8016a24:	00010080 	.word	0x00010080
 8016a28:	0803d750 	.word	0x0803d750
 8016a2c:	00010082 	.word	0x00010082
 8016a30:	0803d780 	.word	0x0803d780
 8016a34:	08026a84 	.word	0x08026a84
 8016a38:	2003e168 	.word	0x2003e168
 8016a3c:	08016691 	.word	0x08016691

08016a40 <pbuf_realloc>:
{
 8016a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016a44:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8016a46:	4604      	mov	r4, r0
 8016a48:	2800      	cmp	r0, #0
 8016a4a:	d043      	beq.n	8016ad4 <pbuf_realloc+0x94>
  if (new_len >= p->tot_len) {
 8016a4c:	8926      	ldrh	r6, [r4, #8]
 8016a4e:	42ae      	cmp	r6, r5
 8016a50:	d928      	bls.n	8016aa4 <pbuf_realloc+0x64>
  shrink = (u16_t)(p->tot_len - new_len);
 8016a52:	1b76      	subs	r6, r6, r5
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8016a54:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8016ae8 <pbuf_realloc+0xa8>
 8016a58:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8016af4 <pbuf_realloc+0xb4>
  shrink = (u16_t)(p->tot_len - new_len);
 8016a5c:	b2b6      	uxth	r6, r6
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8016a5e:	4f21      	ldr	r7, [pc, #132]	; (8016ae4 <pbuf_realloc+0xa4>)
  while (rem_len > q->len) {
 8016a60:	8961      	ldrh	r1, [r4, #10]
 8016a62:	42a9      	cmp	r1, r5
 8016a64:	d211      	bcs.n	8016a8a <pbuf_realloc+0x4a>
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8016a66:	8923      	ldrh	r3, [r4, #8]
    rem_len = (u16_t)(rem_len - q->len);
 8016a68:	1a69      	subs	r1, r5, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8016a6a:	1b9b      	subs	r3, r3, r6
    rem_len = (u16_t)(rem_len - q->len);
 8016a6c:	b28d      	uxth	r5, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8016a6e:	8123      	strh	r3, [r4, #8]
    q = q->next;
 8016a70:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8016a72:	2c00      	cmp	r4, #0
 8016a74:	d1f4      	bne.n	8016a60 <pbuf_realloc+0x20>
 8016a76:	4641      	mov	r1, r8
 8016a78:	464b      	mov	r3, r9
 8016a7a:	f240 12af 	movw	r2, #431	; 0x1af
 8016a7e:	4638      	mov	r0, r7
 8016a80:	f00a f82a 	bl	8020ad8 <iprintf>
  while (rem_len > q->len) {
 8016a84:	8961      	ldrh	r1, [r4, #10]
 8016a86:	42a9      	cmp	r1, r5
 8016a88:	d3ed      	bcc.n	8016a66 <pbuf_realloc+0x26>
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8016a8a:	7b23      	ldrb	r3, [r4, #12]
 8016a8c:	071a      	lsls	r2, r3, #28
 8016a8e:	d101      	bne.n	8016a94 <pbuf_realloc+0x54>
 8016a90:	42a9      	cmp	r1, r5
 8016a92:	d109      	bne.n	8016aa8 <pbuf_realloc+0x68>
  if (q->next != NULL) {
 8016a94:	6820      	ldr	r0, [r4, #0]
  q->len = rem_len;
 8016a96:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 8016a98:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 8016a9a:	b108      	cbz	r0, 8016aa0 <pbuf_realloc+0x60>
    pbuf_free(q->next);
 8016a9c:	f7ff fec4 	bl	8016828 <pbuf_free>
  q->next = NULL;
 8016aa0:	2300      	movs	r3, #0
 8016aa2:	6023      	str	r3, [r4, #0]
}
 8016aa4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8016aa8:	7b63      	ldrb	r3, [r4, #13]
 8016aaa:	079b      	lsls	r3, r3, #30
 8016aac:	d4f2      	bmi.n	8016a94 <pbuf_realloc+0x54>
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8016aae:	6863      	ldr	r3, [r4, #4]
 8016ab0:	4620      	mov	r0, r4
 8016ab2:	1b1c      	subs	r4, r3, r4
 8016ab4:	1929      	adds	r1, r5, r4
 8016ab6:	b289      	uxth	r1, r1
 8016ab8:	f7ff f8dc 	bl	8015c74 <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8016abc:	4604      	mov	r4, r0
 8016abe:	2800      	cmp	r0, #0
 8016ac0:	d1e8      	bne.n	8016a94 <pbuf_realloc+0x54>
 8016ac2:	4b09      	ldr	r3, [pc, #36]	; (8016ae8 <pbuf_realloc+0xa8>)
 8016ac4:	f240 12bd 	movw	r2, #445	; 0x1bd
 8016ac8:	4908      	ldr	r1, [pc, #32]	; (8016aec <pbuf_realloc+0xac>)
 8016aca:	4806      	ldr	r0, [pc, #24]	; (8016ae4 <pbuf_realloc+0xa4>)
 8016acc:	f00a f804 	bl	8020ad8 <iprintf>
  q->len = rem_len;
 8016ad0:	8164      	strh	r4, [r4, #10]
 8016ad2:	deff      	udf	#255	; 0xff
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8016ad4:	4b04      	ldr	r3, [pc, #16]	; (8016ae8 <pbuf_realloc+0xa8>)
 8016ad6:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8016ada:	4905      	ldr	r1, [pc, #20]	; (8016af0 <pbuf_realloc+0xb0>)
 8016adc:	4801      	ldr	r0, [pc, #4]	; (8016ae4 <pbuf_realloc+0xa4>)
 8016ade:	f009 fffb 	bl	8020ad8 <iprintf>
 8016ae2:	e7b3      	b.n	8016a4c <pbuf_realloc+0xc>
 8016ae4:	08026a84 	.word	0x08026a84
 8016ae8:	0803d750 	.word	0x0803d750
 8016aec:	0803d9a0 	.word	0x0803d9a0
 8016af0:	0803d970 	.word	0x0803d970
 8016af4:	0803d988 	.word	0x0803d988

08016af8 <pbuf_clen>:
pbuf_clen(const struct pbuf *p)
{
  u16_t len;

  len = 0;
  while (p != NULL) {
 8016af8:	b138      	cbz	r0, 8016b0a <pbuf_clen+0x12>
  len = 0;
 8016afa:	2300      	movs	r3, #0
    ++len;
 8016afc:	3301      	adds	r3, #1
    p = p->next;
 8016afe:	6800      	ldr	r0, [r0, #0]
    ++len;
 8016b00:	b29b      	uxth	r3, r3
  while (p != NULL) {
 8016b02:	2800      	cmp	r0, #0
 8016b04:	d1fa      	bne.n	8016afc <pbuf_clen+0x4>
  }
  return len;
}
 8016b06:	4618      	mov	r0, r3
 8016b08:	4770      	bx	lr
  len = 0;
 8016b0a:	4603      	mov	r3, r0
}
 8016b0c:	4618      	mov	r0, r3
 8016b0e:	4770      	bx	lr

08016b10 <pbuf_ref>:
 */
void
pbuf_ref(struct pbuf *p)
{
  /* pbuf given? */
  if (p != NULL) {
 8016b10:	b120      	cbz	r0, 8016b1c <pbuf_ref+0xc>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8016b12:	7b83      	ldrb	r3, [r0, #14]
 8016b14:	3301      	adds	r3, #1
 8016b16:	b2db      	uxtb	r3, r3
 8016b18:	7383      	strb	r3, [r0, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8016b1a:	b103      	cbz	r3, 8016b1e <pbuf_ref+0xe>
  }
}
 8016b1c:	4770      	bx	lr
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8016b1e:	4b03      	ldr	r3, [pc, #12]	; (8016b2c <pbuf_ref+0x1c>)
 8016b20:	f240 3242 	movw	r2, #834	; 0x342
 8016b24:	4902      	ldr	r1, [pc, #8]	; (8016b30 <pbuf_ref+0x20>)
 8016b26:	4803      	ldr	r0, [pc, #12]	; (8016b34 <pbuf_ref+0x24>)
 8016b28:	f009 bfd6 	b.w	8020ad8 <iprintf>
 8016b2c:	0803d750 	.word	0x0803d750
 8016b30:	0803d9bc 	.word	0x0803d9bc
 8016b34:	08026a84 	.word	0x08026a84

08016b38 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8016b38:	b570      	push	{r4, r5, r6, lr}
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8016b3a:	b338      	cbz	r0, 8016b8c <pbuf_cat+0x54>
 8016b3c:	460d      	mov	r5, r1
 8016b3e:	b329      	cbz	r1, 8016b8c <pbuf_cat+0x54>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8016b40:	6804      	ldr	r4, [r0, #0]
 8016b42:	b90c      	cbnz	r4, 8016b48 <pbuf_cat+0x10>
 8016b44:	e02b      	b.n	8016b9e <pbuf_cat+0x66>
 8016b46:	4614      	mov	r4, r2
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8016b48:	8903      	ldrh	r3, [r0, #8]
 8016b4a:	8929      	ldrh	r1, [r5, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8016b4c:	6822      	ldr	r2, [r4, #0]
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8016b4e:	440b      	add	r3, r1
 8016b50:	8103      	strh	r3, [r0, #8]
 8016b52:	4620      	mov	r0, r4
  for (p = h; p->next != NULL; p = p->next) {
 8016b54:	2a00      	cmp	r2, #0
 8016b56:	d1f6      	bne.n	8016b46 <pbuf_cat+0xe>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8016b58:	8963      	ldrh	r3, [r4, #10]
 8016b5a:	8922      	ldrh	r2, [r4, #8]
 8016b5c:	429a      	cmp	r2, r3
 8016b5e:	d010      	beq.n	8016b82 <pbuf_cat+0x4a>
 8016b60:	4b12      	ldr	r3, [pc, #72]	; (8016bac <pbuf_cat+0x74>)
 8016b62:	f240 3262 	movw	r2, #866	; 0x362
 8016b66:	4912      	ldr	r1, [pc, #72]	; (8016bb0 <pbuf_cat+0x78>)
 8016b68:	4812      	ldr	r0, [pc, #72]	; (8016bb4 <pbuf_cat+0x7c>)
 8016b6a:	f009 ffb5 	bl	8020ad8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8016b6e:	6823      	ldr	r3, [r4, #0]
 8016b70:	b133      	cbz	r3, 8016b80 <pbuf_cat+0x48>
 8016b72:	4b0e      	ldr	r3, [pc, #56]	; (8016bac <pbuf_cat+0x74>)
 8016b74:	f240 3263 	movw	r2, #867	; 0x363
 8016b78:	490f      	ldr	r1, [pc, #60]	; (8016bb8 <pbuf_cat+0x80>)
 8016b7a:	480e      	ldr	r0, [pc, #56]	; (8016bb4 <pbuf_cat+0x7c>)
 8016b7c:	f009 ffac 	bl	8020ad8 <iprintf>
 8016b80:	8923      	ldrh	r3, [r4, #8]
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8016b82:	892a      	ldrh	r2, [r5, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8016b84:	6025      	str	r5, [r4, #0]
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8016b86:	4413      	add	r3, r2
 8016b88:	8123      	strh	r3, [r4, #8]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8016b8a:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8016b8c:	4b07      	ldr	r3, [pc, #28]	; (8016bac <pbuf_cat+0x74>)
 8016b8e:	f240 325a 	movw	r2, #858	; 0x35a
 8016b92:	490a      	ldr	r1, [pc, #40]	; (8016bbc <pbuf_cat+0x84>)
 8016b94:	4807      	ldr	r0, [pc, #28]	; (8016bb4 <pbuf_cat+0x7c>)
}
 8016b96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8016b9a:	f009 bf9d 	b.w	8020ad8 <iprintf>
  for (p = h; p->next != NULL; p = p->next) {
 8016b9e:	4604      	mov	r4, r0
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8016ba0:	8963      	ldrh	r3, [r4, #10]
 8016ba2:	8922      	ldrh	r2, [r4, #8]
 8016ba4:	429a      	cmp	r2, r3
 8016ba6:	d1db      	bne.n	8016b60 <pbuf_cat+0x28>
 8016ba8:	e7eb      	b.n	8016b82 <pbuf_cat+0x4a>
 8016baa:	bf00      	nop
 8016bac:	0803d750 	.word	0x0803d750
 8016bb0:	0803d7e8 	.word	0x0803d7e8
 8016bb4:	08026a84 	.word	0x08026a84
 8016bb8:	0803d818 	.word	0x0803d818
 8016bbc:	0803d7b0 	.word	0x0803d7b0

08016bc0 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8016bc0:	b510      	push	{r4, lr}
 8016bc2:	460c      	mov	r4, r1
  pbuf_cat(h, t);
 8016bc4:	f7ff ffb8 	bl	8016b38 <pbuf_cat>
  if (p != NULL) {
 8016bc8:	b124      	cbz	r4, 8016bd4 <pbuf_chain+0x14>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8016bca:	7ba3      	ldrb	r3, [r4, #14]
 8016bcc:	3301      	adds	r3, #1
 8016bce:	b2db      	uxtb	r3, r3
 8016bd0:	73a3      	strb	r3, [r4, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8016bd2:	b103      	cbz	r3, 8016bd6 <pbuf_chain+0x16>
  /* t is now referenced by h */
  pbuf_ref(t);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8016bd4:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8016bd6:	4b04      	ldr	r3, [pc, #16]	; (8016be8 <pbuf_chain+0x28>)
 8016bd8:	f240 3242 	movw	r2, #834	; 0x342
 8016bdc:	4903      	ldr	r1, [pc, #12]	; (8016bec <pbuf_chain+0x2c>)
 8016bde:	4804      	ldr	r0, [pc, #16]	; (8016bf0 <pbuf_chain+0x30>)
}
 8016be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8016be4:	f009 bf78 	b.w	8020ad8 <iprintf>
 8016be8:	0803d750 	.word	0x0803d750
 8016bec:	0803d9bc 	.word	0x0803d9bc
 8016bf0:	08026a84 	.word	0x08026a84

08016bf4 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8016bf4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8016bf8:	2800      	cmp	r0, #0
 8016bfa:	f000 808c 	beq.w	8016d16 <pbuf_copy+0x122>
 8016bfe:	fab1 f681 	clz	r6, r1
 8016c02:	460f      	mov	r7, r1
 8016c04:	0976      	lsrs	r6, r6, #5
 8016c06:	2e00      	cmp	r6, #0
 8016c08:	f040 8085 	bne.w	8016d16 <pbuf_copy+0x122>
 8016c0c:	8902      	ldrh	r2, [r0, #8]
 8016c0e:	4605      	mov	r5, r0
 8016c10:	890b      	ldrh	r3, [r1, #8]
 8016c12:	429a      	cmp	r2, r3
 8016c14:	d37f      	bcc.n	8016d16 <pbuf_copy+0x122>
 8016c16:	8943      	ldrh	r3, [r0, #10]
  size_t offset_to = 0, offset_from = 0, len;
 8016c18:	46b0      	mov	r8, r6
 8016c1a:	894c      	ldrh	r4, [r1, #10]
      len = p_to->len - offset_to;
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8016c1c:	f8df a10c 	ldr.w	sl, [pc, #268]	; 8016d2c <pbuf_copy+0x138>
 8016c20:	f8df b120 	ldr.w	fp, [pc, #288]	; 8016d44 <pbuf_copy+0x150>
 8016c24:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8016d34 <pbuf_copy+0x140>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8016c28:	eba3 0308 	sub.w	r3, r3, r8
 8016c2c:	1ba4      	subs	r4, r4, r6
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8016c2e:	6868      	ldr	r0, [r5, #4]
 8016c30:	429c      	cmp	r4, r3
 8016c32:	6879      	ldr	r1, [r7, #4]
 8016c34:	4440      	add	r0, r8
 8016c36:	bf28      	it	cs
 8016c38:	461c      	movcs	r4, r3
 8016c3a:	4431      	add	r1, r6
 8016c3c:	4622      	mov	r2, r4
    offset_to += len;
 8016c3e:	44a0      	add	r8, r4
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8016c40:	f008 ffa5 	bl	801fb8e <memcpy>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8016c44:	896b      	ldrh	r3, [r5, #10]
    offset_from += len;
 8016c46:	4426      	add	r6, r4
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8016c48:	4598      	cmp	r8, r3
 8016c4a:	d83d      	bhi.n	8016cc8 <pbuf_copy+0xd4>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8016c4c:	897b      	ldrh	r3, [r7, #10]
 8016c4e:	429e      	cmp	r6, r3
 8016c50:	d831      	bhi.n	8016cb6 <pbuf_copy+0xc2>
    if (offset_from >= p_from->len) {
 8016c52:	429e      	cmp	r6, r3
 8016c54:	d301      	bcc.n	8016c5a <pbuf_copy+0x66>
      /* on to next p_from (if any) */
      offset_from = 0;
      p_from = p_from->next;
 8016c56:	683f      	ldr	r7, [r7, #0]
      offset_from = 0;
 8016c58:	2600      	movs	r6, #0
    }
    if (offset_to == p_to->len) {
 8016c5a:	896b      	ldrh	r3, [r5, #10]
 8016c5c:	4598      	cmp	r8, r3
 8016c5e:	d011      	beq.n	8016c84 <pbuf_copy+0x90>
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8016c60:	2f00      	cmp	r7, #0
 8016c62:	d03b      	beq.n	8016cdc <pbuf_copy+0xe8>
 8016c64:	897c      	ldrh	r4, [r7, #10]
 8016c66:	893b      	ldrh	r3, [r7, #8]
 8016c68:	429c      	cmp	r4, r3
 8016c6a:	d016      	beq.n	8016c9a <pbuf_copy+0xa6>
 8016c6c:	896b      	ldrh	r3, [r5, #10]
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8016c6e:	892a      	ldrh	r2, [r5, #8]
 8016c70:	429a      	cmp	r2, r3
 8016c72:	d1d9      	bne.n	8016c28 <pbuf_copy+0x34>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8016c74:	682a      	ldr	r2, [r5, #0]
 8016c76:	2a00      	cmp	r2, #0
 8016c78:	d137      	bne.n	8016cea <pbuf_copy+0xf6>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8016c7a:	2f00      	cmp	r7, #0
 8016c7c:	d1d4      	bne.n	8016c28 <pbuf_copy+0x34>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8016c7e:	2000      	movs	r0, #0
}
 8016c80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p_to = p_to->next;
 8016c84:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8016c86:	b90d      	cbnz	r5, 8016c8c <pbuf_copy+0x98>
 8016c88:	2f00      	cmp	r7, #0
 8016c8a:	d139      	bne.n	8016d00 <pbuf_copy+0x10c>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8016c8c:	b327      	cbz	r7, 8016cd8 <pbuf_copy+0xe4>
 8016c8e:	897c      	ldrh	r4, [r7, #10]
      offset_to = 0;
 8016c90:	f04f 0800 	mov.w	r8, #0
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8016c94:	893b      	ldrh	r3, [r7, #8]
 8016c96:	429c      	cmp	r4, r3
 8016c98:	d1e8      	bne.n	8016c6c <pbuf_copy+0x78>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8016c9a:	683b      	ldr	r3, [r7, #0]
 8016c9c:	2b00      	cmp	r3, #0
 8016c9e:	d0e5      	beq.n	8016c6c <pbuf_copy+0x78>
 8016ca0:	4b22      	ldr	r3, [pc, #136]	; (8016d2c <pbuf_copy+0x138>)
 8016ca2:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8016ca6:	4922      	ldr	r1, [pc, #136]	; (8016d30 <pbuf_copy+0x13c>)
 8016ca8:	4822      	ldr	r0, [pc, #136]	; (8016d34 <pbuf_copy+0x140>)
 8016caa:	f009 ff15 	bl	8020ad8 <iprintf>
 8016cae:	f06f 0005 	mvn.w	r0, #5
}
 8016cb2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8016cb6:	4653      	mov	r3, sl
 8016cb8:	f240 32da 	movw	r2, #986	; 0x3da
 8016cbc:	491e      	ldr	r1, [pc, #120]	; (8016d38 <pbuf_copy+0x144>)
 8016cbe:	4648      	mov	r0, r9
 8016cc0:	f009 ff0a 	bl	8020ad8 <iprintf>
 8016cc4:	897b      	ldrh	r3, [r7, #10]
 8016cc6:	e7c4      	b.n	8016c52 <pbuf_copy+0x5e>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8016cc8:	4653      	mov	r3, sl
 8016cca:	f240 32d9 	movw	r2, #985	; 0x3d9
 8016cce:	4659      	mov	r1, fp
 8016cd0:	4648      	mov	r0, r9
 8016cd2:	f009 ff01 	bl	8020ad8 <iprintf>
 8016cd6:	e7b9      	b.n	8016c4c <pbuf_copy+0x58>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8016cd8:	2d00      	cmp	r5, #0
 8016cda:	d0d0      	beq.n	8016c7e <pbuf_copy+0x8a>
 8016cdc:	892a      	ldrh	r2, [r5, #8]
 8016cde:	896b      	ldrh	r3, [r5, #10]
 8016ce0:	429a      	cmp	r2, r3
 8016ce2:	d1cc      	bne.n	8016c7e <pbuf_copy+0x8a>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8016ce4:	6828      	ldr	r0, [r5, #0]
 8016ce6:	2800      	cmp	r0, #0
 8016ce8:	d0ca      	beq.n	8016c80 <pbuf_copy+0x8c>
 8016cea:	4b10      	ldr	r3, [pc, #64]	; (8016d2c <pbuf_copy+0x138>)
 8016cec:	f240 32ef 	movw	r2, #1007	; 0x3ef
 8016cf0:	490f      	ldr	r1, [pc, #60]	; (8016d30 <pbuf_copy+0x13c>)
 8016cf2:	4810      	ldr	r0, [pc, #64]	; (8016d34 <pbuf_copy+0x140>)
 8016cf4:	f009 fef0 	bl	8020ad8 <iprintf>
 8016cf8:	f06f 0005 	mvn.w	r0, #5
}
 8016cfc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8016d00:	4b0a      	ldr	r3, [pc, #40]	; (8016d2c <pbuf_copy+0x138>)
 8016d02:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8016d06:	490d      	ldr	r1, [pc, #52]	; (8016d3c <pbuf_copy+0x148>)
 8016d08:	480a      	ldr	r0, [pc, #40]	; (8016d34 <pbuf_copy+0x140>)
 8016d0a:	f009 fee5 	bl	8020ad8 <iprintf>
 8016d0e:	f06f 000f 	mvn.w	r0, #15
}
 8016d12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8016d16:	4b05      	ldr	r3, [pc, #20]	; (8016d2c <pbuf_copy+0x138>)
 8016d18:	f240 32ca 	movw	r2, #970	; 0x3ca
 8016d1c:	4908      	ldr	r1, [pc, #32]	; (8016d40 <pbuf_copy+0x14c>)
 8016d1e:	4805      	ldr	r0, [pc, #20]	; (8016d34 <pbuf_copy+0x140>)
 8016d20:	f009 feda 	bl	8020ad8 <iprintf>
 8016d24:	f06f 000f 	mvn.w	r0, #15
 8016d28:	e7aa      	b.n	8016c80 <pbuf_copy+0x8c>
 8016d2a:	bf00      	nop
 8016d2c:	0803d750 	.word	0x0803d750
 8016d30:	0803d8b0 	.word	0x0803d8b0
 8016d34:	08026a84 	.word	0x08026a84
 8016d38:	0803d884 	.word	0x0803d884
 8016d3c:	0803d8a0 	.word	0x0803d8a0
 8016d40:	0803d83c 	.word	0x0803d83c
 8016d44:	0803d86c 	.word	0x0803d86c

08016d48 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8016d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const struct pbuf *p;
  u16_t left = 0;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8016d4c:	4605      	mov	r5, r0
 8016d4e:	b368      	cbz	r0, 8016dac <pbuf_copy_partial+0x64>
 8016d50:	460f      	mov	r7, r1
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8016d52:	2900      	cmp	r1, #0
 8016d54:	d035      	beq.n	8016dc2 <pbuf_copy_partial+0x7a>
 8016d56:	4690      	mov	r8, r2

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8016d58:	2a00      	cmp	r2, #0
 8016d5a:	d03d      	beq.n	8016dd8 <pbuf_copy_partial+0x90>
  u16_t left = 0;
 8016d5c:	2600      	movs	r6, #0
 8016d5e:	e009      	b.n	8016d74 <pbuf_copy_partial+0x2c>
    if ((offset != 0) && (offset >= p->len)) {
 8016d60:	429a      	cmp	r2, r3
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8016d62:	eba3 0102 	sub.w	r1, r3, r2
    if ((offset != 0) && (offset >= p->len)) {
 8016d66:	d809      	bhi.n	8016d7c <pbuf_copy_partial+0x34>
      offset = (u16_t)(offset - p->len);
 8016d68:	b28b      	uxth	r3, r1
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8016d6a:	682d      	ldr	r5, [r5, #0]
 8016d6c:	f1b8 0f00 	cmp.w	r8, #0
 8016d70:	d019      	beq.n	8016da6 <pbuf_copy_partial+0x5e>
 8016d72:	b1c5      	cbz	r5, 8016da6 <pbuf_copy_partial+0x5e>
      buf_copy_len = (u16_t)(p->len - offset);
      if (buf_copy_len > len) {
        buf_copy_len = len;
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8016d74:	19b8      	adds	r0, r7, r6
 8016d76:	896a      	ldrh	r2, [r5, #10]
    if ((offset != 0) && (offset >= p->len)) {
 8016d78:	2b00      	cmp	r3, #0
 8016d7a:	d1f1      	bne.n	8016d60 <pbuf_copy_partial+0x18>
      buf_copy_len = (u16_t)(p->len - offset);
 8016d7c:	1ad4      	subs	r4, r2, r3
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8016d7e:	6869      	ldr	r1, [r5, #4]
      buf_copy_len = (u16_t)(p->len - offset);
 8016d80:	b2a4      	uxth	r4, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8016d82:	4419      	add	r1, r3
 8016d84:	4544      	cmp	r4, r8
 8016d86:	bf28      	it	cs
 8016d88:	4644      	movcs	r4, r8
 8016d8a:	4622      	mov	r2, r4
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8016d8c:	4426      	add	r6, r4
      left = (u16_t)(left + buf_copy_len);
      len = (u16_t)(len - buf_copy_len);
 8016d8e:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8016d92:	f008 fefc 	bl	801fb8e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8016d96:	b2b6      	uxth	r6, r6
      offset = 0;
 8016d98:	2300      	movs	r3, #0
      len = (u16_t)(len - buf_copy_len);
 8016d9a:	fa1f f884 	uxth.w	r8, r4
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8016d9e:	682d      	ldr	r5, [r5, #0]
 8016da0:	f1b8 0f00 	cmp.w	r8, #0
 8016da4:	d1e5      	bne.n	8016d72 <pbuf_copy_partial+0x2a>
    }
  }
  return copied_total;
}
 8016da6:	4630      	mov	r0, r6
 8016da8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8016dac:	4606      	mov	r6, r0
 8016dae:	4b0c      	ldr	r3, [pc, #48]	; (8016de0 <pbuf_copy_partial+0x98>)
 8016db0:	f240 420a 	movw	r2, #1034	; 0x40a
 8016db4:	490b      	ldr	r1, [pc, #44]	; (8016de4 <pbuf_copy_partial+0x9c>)
 8016db6:	480c      	ldr	r0, [pc, #48]	; (8016de8 <pbuf_copy_partial+0xa0>)
 8016db8:	f009 fe8e 	bl	8020ad8 <iprintf>
}
 8016dbc:	4630      	mov	r0, r6
 8016dbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8016dc2:	463e      	mov	r6, r7
 8016dc4:	4b06      	ldr	r3, [pc, #24]	; (8016de0 <pbuf_copy_partial+0x98>)
 8016dc6:	f240 420b 	movw	r2, #1035	; 0x40b
 8016dca:	4908      	ldr	r1, [pc, #32]	; (8016dec <pbuf_copy_partial+0xa4>)
 8016dcc:	4806      	ldr	r0, [pc, #24]	; (8016de8 <pbuf_copy_partial+0xa0>)
 8016dce:	f009 fe83 	bl	8020ad8 <iprintf>
}
 8016dd2:	4630      	mov	r0, r6
 8016dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  u16_t left = 0;
 8016dd8:	4616      	mov	r6, r2
}
 8016dda:	4630      	mov	r0, r6
 8016ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016de0:	0803d750 	.word	0x0803d750
 8016de4:	0803d8dc 	.word	0x0803d8dc
 8016de8:	08026a84 	.word	0x08026a84
 8016dec:	0803d8fc 	.word	0x0803d8fc

08016df0 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 8016df0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
  size_t copied_total = 0;

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8016df4:	2800      	cmp	r0, #0
 8016df6:	d04a      	beq.n	8016e8e <pbuf_take+0x9e>
 8016df8:	460f      	mov	r7, r1
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8016dfa:	2900      	cmp	r1, #0
 8016dfc:	d03d      	beq.n	8016e7a <pbuf_take+0x8a>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8016dfe:	8903      	ldrh	r3, [r0, #8]
 8016e00:	4690      	mov	r8, r2
 8016e02:	4604      	mov	r4, r0
 8016e04:	4293      	cmp	r3, r2
 8016e06:	d32e      	bcc.n	8016e66 <pbuf_take+0x76>
  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
    return ERR_ARG;
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8016e08:	b352      	cbz	r2, 8016e60 <pbuf_take+0x70>
 8016e0a:	4615      	mov	r5, r2
  size_t copied_total = 0;
 8016e0c:	2600      	movs	r6, #0
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8016e0e:	f8df b098 	ldr.w	fp, [pc, #152]	; 8016ea8 <pbuf_take+0xb8>
 8016e12:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 8016ebc <pbuf_take+0xcc>
    buf_copy_len = total_copy_len;
    if (buf_copy_len > p->len) {
 8016e16:	8963      	ldrh	r3, [r4, #10]
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8016e18:	19b9      	adds	r1, r7, r6
 8016e1a:	6860      	ldr	r0, [r4, #4]
 8016e1c:	42ab      	cmp	r3, r5
 8016e1e:	bf28      	it	cs
 8016e20:	462b      	movcs	r3, r5
 8016e22:	4699      	mov	r9, r3
 8016e24:	461a      	mov	r2, r3
    total_copy_len -= buf_copy_len;
    copied_total += buf_copy_len;
 8016e26:	441e      	add	r6, r3
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8016e28:	f008 feb1 	bl	801fb8e <memcpy>
  for (p = buf; total_copy_len != 0; p = p->next) {
 8016e2c:	ebb5 0509 	subs.w	r5, r5, r9
 8016e30:	6824      	ldr	r4, [r4, #0]
 8016e32:	d009      	beq.n	8016e48 <pbuf_take+0x58>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8016e34:	2c00      	cmp	r4, #0
 8016e36:	d1ee      	bne.n	8016e16 <pbuf_take+0x26>
 8016e38:	465b      	mov	r3, fp
 8016e3a:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8016e3e:	4651      	mov	r1, sl
 8016e40:	4818      	ldr	r0, [pc, #96]	; (8016ea4 <pbuf_take+0xb4>)
 8016e42:	f009 fe49 	bl	8020ad8 <iprintf>
 8016e46:	e7e6      	b.n	8016e16 <pbuf_take+0x26>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 8016e48:	45b0      	cmp	r8, r6
 8016e4a:	d009      	beq.n	8016e60 <pbuf_take+0x70>
 8016e4c:	4b16      	ldr	r3, [pc, #88]	; (8016ea8 <pbuf_take+0xb8>)
 8016e4e:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 8016e52:	4916      	ldr	r1, [pc, #88]	; (8016eac <pbuf_take+0xbc>)
 8016e54:	4813      	ldr	r0, [pc, #76]	; (8016ea4 <pbuf_take+0xb4>)
 8016e56:	f009 fe3f 	bl	8020ad8 <iprintf>
  return ERR_OK;
 8016e5a:	4628      	mov	r0, r5
}
 8016e5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_OK;
 8016e60:	2000      	movs	r0, #0
}
 8016e62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8016e66:	4b10      	ldr	r3, [pc, #64]	; (8016ea8 <pbuf_take+0xb8>)
 8016e68:	f240 42b5 	movw	r2, #1205	; 0x4b5
 8016e6c:	4910      	ldr	r1, [pc, #64]	; (8016eb0 <pbuf_take+0xc0>)
 8016e6e:	480d      	ldr	r0, [pc, #52]	; (8016ea4 <pbuf_take+0xb4>)
 8016e70:	f009 fe32 	bl	8020ad8 <iprintf>
 8016e74:	f04f 30ff 	mov.w	r0, #4294967295
 8016e78:	e7f0      	b.n	8016e5c <pbuf_take+0x6c>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8016e7a:	4b0b      	ldr	r3, [pc, #44]	; (8016ea8 <pbuf_take+0xb8>)
 8016e7c:	f240 42b4 	movw	r2, #1204	; 0x4b4
 8016e80:	490c      	ldr	r1, [pc, #48]	; (8016eb4 <pbuf_take+0xc4>)
 8016e82:	4808      	ldr	r0, [pc, #32]	; (8016ea4 <pbuf_take+0xb4>)
 8016e84:	f009 fe28 	bl	8020ad8 <iprintf>
 8016e88:	f06f 000f 	mvn.w	r0, #15
 8016e8c:	e7e6      	b.n	8016e5c <pbuf_take+0x6c>
  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8016e8e:	4b06      	ldr	r3, [pc, #24]	; (8016ea8 <pbuf_take+0xb8>)
 8016e90:	f240 42b3 	movw	r2, #1203	; 0x4b3
 8016e94:	4908      	ldr	r1, [pc, #32]	; (8016eb8 <pbuf_take+0xc8>)
 8016e96:	4803      	ldr	r0, [pc, #12]	; (8016ea4 <pbuf_take+0xb4>)
 8016e98:	f009 fe1e 	bl	8020ad8 <iprintf>
 8016e9c:	f06f 000f 	mvn.w	r0, #15
 8016ea0:	e7dc      	b.n	8016e5c <pbuf_take+0x6c>
 8016ea2:	bf00      	nop
 8016ea4:	08026a84 	.word	0x08026a84
 8016ea8:	0803d750 	.word	0x0803d750
 8016eac:	0803da5c 	.word	0x0803da5c
 8016eb0:	0803da24 	.word	0x0803da24
 8016eb4:	0803da08 	.word	0x0803da08
 8016eb8:	0803d9f0 	.word	0x0803d9f0
 8016ebc:	0803da44 	.word	0x0803da44

08016ec0 <pbuf_take_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8016ec0:	b380      	cbz	r0, 8016f24 <pbuf_take_at+0x64>
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 8016ec2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016ec4:	4604      	mov	r4, r0
  while ((q != NULL) && (q->len <= offset_left)) {
 8016ec6:	8940      	ldrh	r0, [r0, #10]
 8016ec8:	460e      	mov	r6, r1
 8016eca:	4615      	mov	r5, r2
 8016ecc:	4283      	cmp	r3, r0
 8016ece:	d203      	bcs.n	8016ed8 <pbuf_take_at+0x18>
 8016ed0:	e00a      	b.n	8016ee8 <pbuf_take_at+0x28>
 8016ed2:	8960      	ldrh	r0, [r4, #10]
 8016ed4:	4298      	cmp	r0, r3
 8016ed6:	d807      	bhi.n	8016ee8 <pbuf_take_at+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 8016ed8:	1a1b      	subs	r3, r3, r0
    q = q->next;
 8016eda:	6824      	ldr	r4, [r4, #0]
    offset_left = (u16_t)(offset_left - q->len);
 8016edc:	b29b      	uxth	r3, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 8016ede:	2c00      	cmp	r4, #0
 8016ee0:	d1f7      	bne.n	8016ed2 <pbuf_take_at+0x12>
    if (remaining_len > 0) {
      return pbuf_take(q->next, src_ptr, remaining_len);
    }
    return ERR_OK;
  }
  return ERR_MEM;
 8016ee2:	f04f 30ff 	mov.w	r0, #4294967295
}
 8016ee6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 8016ee8:	8921      	ldrh	r1, [r4, #8]
 8016eea:	195a      	adds	r2, r3, r5
 8016eec:	4291      	cmp	r1, r2
 8016eee:	dbf8      	blt.n	8016ee2 <pbuf_take_at+0x22>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 8016ef0:	8962      	ldrh	r2, [r4, #10]
 8016ef2:	6860      	ldr	r0, [r4, #4]
 8016ef4:	1ad2      	subs	r2, r2, r3
 8016ef6:	4418      	add	r0, r3
 8016ef8:	42aa      	cmp	r2, r5
 8016efa:	da0d      	bge.n	8016f18 <pbuf_take_at+0x58>
 8016efc:	b297      	uxth	r7, r2
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 8016efe:	4631      	mov	r1, r6
 8016f00:	463a      	mov	r2, r7
 8016f02:	f008 fe44 	bl	801fb8e <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 8016f06:	1be8      	subs	r0, r5, r7
 8016f08:	b282      	uxth	r2, r0
    if (remaining_len > 0) {
 8016f0a:	b14a      	cbz	r2, 8016f20 <pbuf_take_at+0x60>
      return pbuf_take(q->next, src_ptr, remaining_len);
 8016f0c:	19f1      	adds	r1, r6, r7
 8016f0e:	6820      	ldr	r0, [r4, #0]
}
 8016f10:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      return pbuf_take(q->next, src_ptr, remaining_len);
 8016f14:	f7ff bf6c 	b.w	8016df0 <pbuf_take>
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 8016f18:	462a      	mov	r2, r5
 8016f1a:	4631      	mov	r1, r6
 8016f1c:	f008 fe37 	bl	801fb8e <memcpy>
    return ERR_OK;
 8016f20:	2000      	movs	r0, #0
}
 8016f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return ERR_MEM;
 8016f24:	f04f 30ff 	mov.w	r0, #4294967295
}
 8016f28:	4770      	bx	lr
 8016f2a:	bf00      	nop

08016f2c <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8016f2c:	b538      	push	{r3, r4, r5, lr}
 8016f2e:	4614      	mov	r4, r2
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8016f30:	460a      	mov	r2, r1
 8016f32:	8921      	ldrh	r1, [r4, #8]
 8016f34:	f7ff fce6 	bl	8016904 <pbuf_alloc>
  if (q == NULL) {
 8016f38:	4605      	mov	r5, r0
 8016f3a:	b150      	cbz	r0, 8016f52 <pbuf_clone+0x26>
    return NULL;
  }
  err = pbuf_copy(q, p);
 8016f3c:	4621      	mov	r1, r4
 8016f3e:	f7ff fe59 	bl	8016bf4 <pbuf_copy>
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8016f42:	b130      	cbz	r0, 8016f52 <pbuf_clone+0x26>
 8016f44:	4b04      	ldr	r3, [pc, #16]	; (8016f58 <pbuf_clone+0x2c>)
 8016f46:	f240 5224 	movw	r2, #1316	; 0x524
 8016f4a:	4904      	ldr	r1, [pc, #16]	; (8016f5c <pbuf_clone+0x30>)
 8016f4c:	4804      	ldr	r0, [pc, #16]	; (8016f60 <pbuf_clone+0x34>)
 8016f4e:	f009 fdc3 	bl	8020ad8 <iprintf>
  return q;
}
 8016f52:	4628      	mov	r0, r5
 8016f54:	bd38      	pop	{r3, r4, r5, pc}
 8016f56:	bf00      	nop
 8016f58:	0803d750 	.word	0x0803d750
 8016f5c:	0803d828 	.word	0x0803d828
 8016f60:	08026a84 	.word	0x08026a84

08016f64 <pbuf_try_get_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8016f64:	b158      	cbz	r0, 8016f7e <pbuf_try_get_at+0x1a>
 8016f66:	8943      	ldrh	r3, [r0, #10]
 8016f68:	4299      	cmp	r1, r3
 8016f6a:	d203      	bcs.n	8016f74 <pbuf_try_get_at+0x10>
 8016f6c:	e00a      	b.n	8016f84 <pbuf_try_get_at+0x20>
 8016f6e:	8943      	ldrh	r3, [r0, #10]
 8016f70:	428b      	cmp	r3, r1
 8016f72:	d807      	bhi.n	8016f84 <pbuf_try_get_at+0x20>
    offset_left = (u16_t)(offset_left - q->len);
 8016f74:	1ac9      	subs	r1, r1, r3
    q = q->next;
 8016f76:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 8016f78:	b289      	uxth	r1, r1
  while ((q != NULL) && (q->len <= offset_left)) {
 8016f7a:	2800      	cmp	r0, #0
 8016f7c:	d1f7      	bne.n	8016f6e <pbuf_try_get_at+0xa>

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    return ((u8_t *)q->payload)[q_idx];
  }
  return -1;
 8016f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8016f82:	4770      	bx	lr
    return ((u8_t *)q->payload)[q_idx];
 8016f84:	6843      	ldr	r3, [r0, #4]
 8016f86:	5c58      	ldrb	r0, [r3, r1]
}
 8016f88:	4770      	bx	lr
 8016f8a:	bf00      	nop

08016f8c <pbuf_put_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8016f8c:	b158      	cbz	r0, 8016fa6 <pbuf_put_at+0x1a>
 8016f8e:	8943      	ldrh	r3, [r0, #10]
 8016f90:	4299      	cmp	r1, r3
 8016f92:	d203      	bcs.n	8016f9c <pbuf_put_at+0x10>
 8016f94:	e008      	b.n	8016fa8 <pbuf_put_at+0x1c>
 8016f96:	8943      	ldrh	r3, [r0, #10]
 8016f98:	428b      	cmp	r3, r1
 8016f9a:	d805      	bhi.n	8016fa8 <pbuf_put_at+0x1c>
    offset_left = (u16_t)(offset_left - q->len);
 8016f9c:	1ac9      	subs	r1, r1, r3
    q = q->next;
 8016f9e:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 8016fa0:	b289      	uxth	r1, r1
  while ((q != NULL) && (q->len <= offset_left)) {
 8016fa2:	2800      	cmp	r0, #0
 8016fa4:	d1f7      	bne.n	8016f96 <pbuf_put_at+0xa>

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    ((u8_t *)q->payload)[q_idx] = data;
  }
}
 8016fa6:	4770      	bx	lr
    ((u8_t *)q->payload)[q_idx] = data;
 8016fa8:	6843      	ldr	r3, [r0, #4]
 8016faa:	545a      	strb	r2, [r3, r1]
}
 8016fac:	4770      	bx	lr
 8016fae:	bf00      	nop

08016fb0 <raw_input>:
 *           caller).
 *
 */
raw_input_state_t
raw_input(struct pbuf *p, struct netif *inp)
{
 8016fb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct raw_pcb *pcb, *prev;
  s16_t proto;
  raw_input_state_t ret = RAW_INPUT_NONE;
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8016fb4:	4b34      	ldr	r3, [pc, #208]	; (8017088 <raw_input+0xd8>)
{
 8016fb6:	4680      	mov	r8, r0
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
  }
#endif /* LWIP_IPV4 */

  prev = NULL;
  pcb = raw_pcbs;
 8016fb8:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 801709c <raw_input+0xec>
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8016fbc:	6819      	ldr	r1, [r3, #0]
 8016fbe:	6958      	ldr	r0, [r3, #20]
 8016fc0:	f007 fb2e 	bl	801e620 <ip4_addr_isbroadcast_u32>
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 8016fc4:	f8d8 3004 	ldr.w	r3, [r8, #4]
  pcb = raw_pcbs;
 8016fc8:	f8db 4000 	ldr.w	r4, [fp]
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 8016fcc:	7a5d      	ldrb	r5, [r3, #9]
  /* loop through all raw pcbs until the packet is eaten by one */
  /* this allows multiple pcbs to match against the packet by design */
  while (pcb != NULL) {
 8016fce:	2c00      	cmp	r4, #0
 8016fd0:	d04b      	beq.n	801706a <raw_input+0xba>
 8016fd2:	4681      	mov	r9, r0
  raw_input_state_t ret = RAW_INPUT_NONE;
 8016fd4:	2000      	movs	r0, #0
 8016fd6:	46ca      	mov	sl, r9
  prev = NULL;
 8016fd8:	4606      	mov	r6, r0
 8016fda:	e004      	b.n	8016fe6 <raw_input+0x36>
      }
      /* no receive callback function was set for this raw PCB */
    }
    /* drop the packet */
    prev = pcb;
    pcb = pcb->next;
 8016fdc:	68e3      	ldr	r3, [r4, #12]
 8016fde:	4626      	mov	r6, r4
  while (pcb != NULL) {
 8016fe0:	2b00      	cmp	r3, #0
 8016fe2:	d037      	beq.n	8017054 <raw_input+0xa4>
 8016fe4:	461c      	mov	r4, r3
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8016fe6:	7c23      	ldrb	r3, [r4, #16]
 8016fe8:	42ab      	cmp	r3, r5
 8016fea:	d1f7      	bne.n	8016fdc <raw_input+0x2c>
 8016fec:	7a22      	ldrb	r2, [r4, #8]
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016fee:	b13a      	cbz	r2, 8017000 <raw_input+0x50>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8016ff0:	4b25      	ldr	r3, [pc, #148]	; (8017088 <raw_input+0xd8>)
 8016ff2:	685b      	ldr	r3, [r3, #4]
 8016ff4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016ff8:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016ffa:	b2db      	uxtb	r3, r3
 8016ffc:	429a      	cmp	r2, r3
 8016ffe:	d1ed      	bne.n	8016fdc <raw_input+0x2c>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8017000:	6823      	ldr	r3, [r4, #0]
    if (broadcast != 0) {
 8017002:	f1ba 0f00 	cmp.w	sl, #0
 8017006:	d027      	beq.n	8017058 <raw_input+0xa8>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip))) {
 8017008:	2b00      	cmp	r3, #0
 801700a:	d1e7      	bne.n	8016fdc <raw_input+0x2c>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 801700c:	7c63      	ldrb	r3, [r4, #17]
 801700e:	07db      	lsls	r3, r3, #31
 8017010:	d504      	bpl.n	801701c <raw_input+0x6c>
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 8017012:	4b1d      	ldr	r3, [pc, #116]	; (8017088 <raw_input+0xd8>)
 8017014:	6862      	ldr	r2, [r4, #4]
 8017016:	691b      	ldr	r3, [r3, #16]
 8017018:	429a      	cmp	r2, r3
 801701a:	d1df      	bne.n	8016fdc <raw_input+0x2c>
      if (pcb->recv != NULL) {
 801701c:	f8d4 9014 	ldr.w	r9, [r4, #20]
 8017020:	f1b9 0f00 	cmp.w	r9, #0
 8017024:	d0da      	beq.n	8016fdc <raw_input+0x2c>
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8017026:	4b19      	ldr	r3, [pc, #100]	; (801708c <raw_input+0xdc>)
 8017028:	4642      	mov	r2, r8
 801702a:	4621      	mov	r1, r4
 801702c:	69a0      	ldr	r0, [r4, #24]
        void *old_payload = p->payload;
 801702e:	f8d8 7004 	ldr.w	r7, [r8, #4]
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8017032:	47c8      	blx	r9
        if (eaten != 0) {
 8017034:	b9d8      	cbnz	r0, 801706e <raw_input+0xbe>
          LWIP_ASSERT("raw pcb recv callback altered pbuf payload pointer without eating packet",
 8017036:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801703a:	42bb      	cmp	r3, r7
 801703c:	d013      	beq.n	8017066 <raw_input+0xb6>
 801703e:	4b14      	ldr	r3, [pc, #80]	; (8017090 <raw_input+0xe0>)
 8017040:	22c1      	movs	r2, #193	; 0xc1
 8017042:	4914      	ldr	r1, [pc, #80]	; (8017094 <raw_input+0xe4>)
 8017044:	4626      	mov	r6, r4
 8017046:	4814      	ldr	r0, [pc, #80]	; (8017098 <raw_input+0xe8>)
 8017048:	f009 fd46 	bl	8020ad8 <iprintf>
    pcb = pcb->next;
 801704c:	68e3      	ldr	r3, [r4, #12]
        ret = RAW_INPUT_DELIVERED;
 801704e:	2002      	movs	r0, #2
  while (pcb != NULL) {
 8017050:	2b00      	cmp	r3, #0
 8017052:	d1c7      	bne.n	8016fe4 <raw_input+0x34>
  }
  return ret;
}
 8017054:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) ||
 8017058:	2b00      	cmp	r3, #0
 801705a:	d0d7      	beq.n	801700c <raw_input+0x5c>
 801705c:	4a0a      	ldr	r2, [pc, #40]	; (8017088 <raw_input+0xd8>)
 801705e:	6952      	ldr	r2, [r2, #20]
 8017060:	4293      	cmp	r3, r2
 8017062:	d1bb      	bne.n	8016fdc <raw_input+0x2c>
 8017064:	e7d2      	b.n	801700c <raw_input+0x5c>
        ret = RAW_INPUT_DELIVERED;
 8017066:	2002      	movs	r0, #2
 8017068:	e7b8      	b.n	8016fdc <raw_input+0x2c>
  raw_input_state_t ret = RAW_INPUT_NONE;
 801706a:	4620      	mov	r0, r4
 801706c:	e7f2      	b.n	8017054 <raw_input+0xa4>
          if (prev != NULL) {
 801706e:	b146      	cbz	r6, 8017082 <raw_input+0xd2>
            prev->next = pcb->next;
 8017070:	68e2      	ldr	r2, [r4, #12]
          return RAW_INPUT_EATEN;
 8017072:	2001      	movs	r0, #1
            pcb->next = raw_pcbs;
 8017074:	f8db 3000 	ldr.w	r3, [fp]
            prev->next = pcb->next;
 8017078:	60f2      	str	r2, [r6, #12]
            raw_pcbs = pcb;
 801707a:	f8cb 4000 	str.w	r4, [fp]
            pcb->next = raw_pcbs;
 801707e:	60e3      	str	r3, [r4, #12]
 8017080:	e7e8      	b.n	8017054 <raw_input+0xa4>
          return RAW_INPUT_EATEN;
 8017082:	2001      	movs	r0, #1
 8017084:	e7e6      	b.n	8017054 <raw_input+0xa4>
 8017086:	bf00      	nop
 8017088:	2002ea74 	.word	0x2002ea74
 801708c:	2002ea84 	.word	0x2002ea84
 8017090:	0803da74 	.word	0x0803da74
 8017094:	0803daa4 	.word	0x0803daa4
 8017098:	08026a84 	.word	0x08026a84
 801709c:	2002a3e8 	.word	0x2002a3e8

080170a0 <raw_netif_ip_addr_changed>:
 */
void raw_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct raw_pcb *rpcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80170a0:	b1a8      	cbz	r0, 80170ce <raw_netif_ip_addr_changed+0x2e>
 80170a2:	6802      	ldr	r2, [r0, #0]
 80170a4:	b199      	cbz	r1, 80170ce <raw_netif_ip_addr_changed+0x2e>
 80170a6:	b192      	cbz	r2, 80170ce <raw_netif_ip_addr_changed+0x2e>
 80170a8:	680b      	ldr	r3, [r1, #0]
 80170aa:	b183      	cbz	r3, 80170ce <raw_netif_ip_addr_changed+0x2e>
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 80170ac:	4b08      	ldr	r3, [pc, #32]	; (80170d0 <raw_netif_ip_addr_changed+0x30>)
 80170ae:	681b      	ldr	r3, [r3, #0]
 80170b0:	b16b      	cbz	r3, 80170ce <raw_netif_ip_addr_changed+0x2e>
{
 80170b2:	b410      	push	{r4}
 80170b4:	e000      	b.n	80170b8 <raw_netif_ip_addr_changed+0x18>
 80170b6:	6802      	ldr	r2, [r0, #0]
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&rpcb->local_ip, old_addr)) {
 80170b8:	681c      	ldr	r4, [r3, #0]
 80170ba:	4294      	cmp	r4, r2
 80170bc:	d101      	bne.n	80170c2 <raw_netif_ip_addr_changed+0x22>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(rpcb->local_ip, *new_addr);
 80170be:	680a      	ldr	r2, [r1, #0]
 80170c0:	601a      	str	r2, [r3, #0]
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 80170c2:	68db      	ldr	r3, [r3, #12]
 80170c4:	2b00      	cmp	r3, #0
 80170c6:	d1f6      	bne.n	80170b6 <raw_netif_ip_addr_changed+0x16>
      }
    }
  }
}
 80170c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80170cc:	4770      	bx	lr
 80170ce:	4770      	bx	lr
 80170d0:	2002a3e8 	.word	0x2002a3e8

080170d4 <stats_init>:
#ifdef LWIP_DEBUG
#if MEM_STATS
  lwip_stats.mem.name = "MEM";
#endif /* MEM_STATS */
#endif /* LWIP_DEBUG */
}
 80170d4:	4770      	bx	lr
 80170d6:	bf00      	nop

080170d8 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 80170d8:	f8df c060 	ldr.w	ip, [pc, #96]	; 801713c <tcp_new_port+0x64>
 80170dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80170e0:	b4f0      	push	{r4, r5, r6, r7}
 80170e2:	f8bc 0000 	ldrh.w	r0, [ip]
  u16_t n = 0;
  struct tcp_pcb *pcb;

again:
  tcp_port++;
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 80170e6:	f64f 76ff 	movw	r6, #65535	; 0xffff
 80170ea:	4f11      	ldr	r7, [pc, #68]	; (8017130 <tcp_new_port+0x58>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 80170ec:	4d11      	ldr	r5, [pc, #68]	; (8017134 <tcp_new_port+0x5c>)
  tcp_port++;
 80170ee:	3001      	adds	r0, #1
 80170f0:	4c11      	ldr	r4, [pc, #68]	; (8017138 <tcp_new_port+0x60>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 80170f2:	462b      	mov	r3, r5
  tcp_port++;
 80170f4:	b280      	uxth	r0, r0
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 80170f6:	42b0      	cmp	r0, r6
 80170f8:	bf08      	it	eq
 80170fa:	f44f 4040 	moveq.w	r0, #49152	; 0xc000
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80170fe:	681b      	ldr	r3, [r3, #0]
 8017100:	b913      	cbnz	r3, 8017108 <tcp_new_port+0x30>
 8017102:	e00c      	b.n	801711e <tcp_new_port+0x46>
 8017104:	68db      	ldr	r3, [r3, #12]
 8017106:	b153      	cbz	r3, 801711e <tcp_new_port+0x46>
      if (pcb->local_port == tcp_port) {
 8017108:	8ada      	ldrh	r2, [r3, #22]
 801710a:	4282      	cmp	r2, r0
 801710c:	d1fa      	bne.n	8017104 <tcp_new_port+0x2c>
 801710e:	3901      	subs	r1, #1
 8017110:	b289      	uxth	r1, r1
        n++;
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8017112:	2900      	cmp	r1, #0
 8017114:	d1eb      	bne.n	80170ee <tcp_new_port+0x16>
 8017116:	f8ac 0000 	strh.w	r0, [ip]
          return 0;
 801711a:	4608      	mov	r0, r1
 801711c:	e006      	b.n	801712c <tcp_new_port+0x54>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801711e:	42a7      	cmp	r7, r4
 8017120:	d002      	beq.n	8017128 <tcp_new_port+0x50>
 8017122:	f854 3b04 	ldr.w	r3, [r4], #4
 8017126:	e7ea      	b.n	80170fe <tcp_new_port+0x26>
 8017128:	f8ac 0000 	strh.w	r0, [ip]
        goto again;
      }
    }
  }
  return tcp_port;
}
 801712c:	bcf0      	pop	{r4, r5, r6, r7}
 801712e:	4770      	bx	lr
 8017130:	0803ddf0 	.word	0x0803ddf0
 8017134:	2003e280 	.word	0x2003e280
 8017138:	0803dde4 	.word	0x0803dde4
 801713c:	200003d8 	.word	0x200003d8

08017140 <tcp_close_shutdown_fin>:
{
 8017140:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8017142:	4604      	mov	r4, r0
 8017144:	b310      	cbz	r0, 801718c <tcp_close_shutdown_fin+0x4c>
  switch (pcb->state) {
 8017146:	7d23      	ldrb	r3, [r4, #20]
 8017148:	2b04      	cmp	r3, #4
 801714a:	d005      	beq.n	8017158 <tcp_close_shutdown_fin+0x18>
 801714c:	2b07      	cmp	r3, #7
 801714e:	d00e      	beq.n	801716e <tcp_close_shutdown_fin+0x2e>
 8017150:	2b03      	cmp	r3, #3
 8017152:	d001      	beq.n	8017158 <tcp_close_shutdown_fin+0x18>
      return ERR_OK;
 8017154:	2000      	movs	r0, #0
}
 8017156:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 8017158:	4620      	mov	r0, r4
 801715a:	f003 fdcd 	bl	801acf8 <tcp_send_fin>
      if (err == ERR_OK) {
 801715e:	b950      	cbnz	r0, 8017176 <tcp_close_shutdown_fin+0x36>
        pcb->state = FIN_WAIT_1;
 8017160:	2305      	movs	r3, #5
 8017162:	7523      	strb	r3, [r4, #20]
    tcp_output(pcb);
 8017164:	4620      	mov	r0, r4
 8017166:	f003 ff35 	bl	801afd4 <tcp_output>
 801716a:	2000      	movs	r0, #0
}
 801716c:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 801716e:	4620      	mov	r0, r4
 8017170:	f003 fdc2 	bl	801acf8 <tcp_send_fin>
      if (err == ERR_OK) {
 8017174:	b138      	cbz	r0, 8017186 <tcp_close_shutdown_fin+0x46>
  } else if (err == ERR_MEM) {
 8017176:	1c43      	adds	r3, r0, #1
 8017178:	d1ed      	bne.n	8017156 <tcp_close_shutdown_fin+0x16>
    tcp_set_flags(pcb, TF_CLOSEPEND);
 801717a:	8b63      	ldrh	r3, [r4, #26]
    return ERR_OK;
 801717c:	2000      	movs	r0, #0
    tcp_set_flags(pcb, TF_CLOSEPEND);
 801717e:	f043 0308 	orr.w	r3, r3, #8
 8017182:	8363      	strh	r3, [r4, #26]
}
 8017184:	bd10      	pop	{r4, pc}
        pcb->state = LAST_ACK;
 8017186:	2309      	movs	r3, #9
 8017188:	7523      	strb	r3, [r4, #20]
 801718a:	e7eb      	b.n	8017164 <tcp_close_shutdown_fin+0x24>
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801718c:	4b03      	ldr	r3, [pc, #12]	; (801719c <tcp_close_shutdown_fin+0x5c>)
 801718e:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8017192:	4903      	ldr	r1, [pc, #12]	; (80171a0 <tcp_close_shutdown_fin+0x60>)
 8017194:	4803      	ldr	r0, [pc, #12]	; (80171a4 <tcp_close_shutdown_fin+0x64>)
 8017196:	f009 fc9f 	bl	8020ad8 <iprintf>
 801719a:	e7d4      	b.n	8017146 <tcp_close_shutdown_fin+0x6>
 801719c:	0803dc20 	.word	0x0803dc20
 80171a0:	0803dc50 	.word	0x0803dc50
 80171a4:	08026a84 	.word	0x08026a84

080171a8 <tcp_init>:
{
 80171a8:	b508      	push	{r3, lr}
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80171aa:	f009 fd25 	bl	8020bf8 <rand>
 80171ae:	4b02      	ldr	r3, [pc, #8]	; (80171b8 <tcp_init+0x10>)
 80171b0:	4a02      	ldr	r2, [pc, #8]	; (80171bc <tcp_init+0x14>)
 80171b2:	4303      	orrs	r3, r0
 80171b4:	8013      	strh	r3, [r2, #0]
}
 80171b6:	bd08      	pop	{r3, pc}
 80171b8:	ffffc000 	.word	0xffffc000
 80171bc:	200003d8 	.word	0x200003d8

080171c0 <tcp_free>:
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80171c0:	7d03      	ldrb	r3, [r0, #20]
 80171c2:	2b01      	cmp	r3, #1
{
 80171c4:	b510      	push	{r4, lr}
 80171c6:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80171c8:	d005      	beq.n	80171d6 <tcp_free+0x16>
  memp_free(MEMP_TCP_PCB, pcb);
 80171ca:	4621      	mov	r1, r4
 80171cc:	2002      	movs	r0, #2
}
 80171ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 80171d2:	f7ff b84f 	b.w	8016274 <memp_free>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80171d6:	4906      	ldr	r1, [pc, #24]	; (80171f0 <tcp_free+0x30>)
 80171d8:	22d4      	movs	r2, #212	; 0xd4
 80171da:	4b06      	ldr	r3, [pc, #24]	; (80171f4 <tcp_free+0x34>)
 80171dc:	4806      	ldr	r0, [pc, #24]	; (80171f8 <tcp_free+0x38>)
 80171de:	f009 fc7b 	bl	8020ad8 <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 80171e2:	4621      	mov	r1, r4
 80171e4:	2002      	movs	r0, #2
}
 80171e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 80171ea:	f7ff b843 	b.w	8016274 <memp_free>
 80171ee:	bf00      	nop
 80171f0:	0803dd14 	.word	0x0803dd14
 80171f4:	0803dc20 	.word	0x0803dc20
 80171f8:	08026a84 	.word	0x08026a84

080171fc <tcp_bind>:
{
 80171fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY;
 80171fe:	4d25      	ldr	r5, [pc, #148]	; (8017294 <tcp_bind+0x98>)
 8017200:	2900      	cmp	r1, #0
 8017202:	bf18      	it	ne
 8017204:	460d      	movne	r5, r1
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8017206:	2800      	cmp	r0, #0
 8017208:	d03a      	beq.n	8017280 <tcp_bind+0x84>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801720a:	7d01      	ldrb	r1, [r0, #20]
 801720c:	4606      	mov	r6, r0
 801720e:	bb69      	cbnz	r1, 801726c <tcp_bind+0x70>
  if (port == 0) {
 8017210:	b30a      	cbz	r2, 8017256 <tcp_bind+0x5a>
 8017212:	4b21      	ldr	r3, [pc, #132]	; (8017298 <tcp_bind+0x9c>)
 8017214:	4f21      	ldr	r7, [pc, #132]	; (801729c <tcp_bind+0xa0>)
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8017216:	681b      	ldr	r3, [r3, #0]
 8017218:	b913      	cbnz	r3, 8017220 <tcp_bind+0x24>
 801721a:	e00d      	b.n	8017238 <tcp_bind+0x3c>
 801721c:	68db      	ldr	r3, [r3, #12]
 801721e:	b15b      	cbz	r3, 8017238 <tcp_bind+0x3c>
        if (cpcb->local_port == port) {
 8017220:	8ad8      	ldrh	r0, [r3, #22]
 8017222:	4290      	cmp	r0, r2
 8017224:	d1fa      	bne.n	801721c <tcp_bind+0x20>
                (ip_addr_isany(&cpcb->local_ip) ||
 8017226:	6818      	ldr	r0, [r3, #0]
 8017228:	b118      	cbz	r0, 8017232 <tcp_bind+0x36>
                 ip_addr_isany(ipaddr) ||
 801722a:	682c      	ldr	r4, [r5, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801722c:	b10c      	cbz	r4, 8017232 <tcp_bind+0x36>
 801722e:	42a0      	cmp	r0, r4
 8017230:	d1f4      	bne.n	801721c <tcp_bind+0x20>
              return ERR_USE;
 8017232:	f06f 0007 	mvn.w	r0, #7
}
 8017236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    for (i = 0; i < max_pcb_list; i++) {
 8017238:	3101      	adds	r1, #1
 801723a:	2904      	cmp	r1, #4
 801723c:	d113      	bne.n	8017266 <tcp_bind+0x6a>
  if (!ip_addr_isany(ipaddr)
 801723e:	682b      	ldr	r3, [r5, #0]
 8017240:	b103      	cbz	r3, 8017244 <tcp_bind+0x48>
    ip_addr_set(&pcb->local_ip, ipaddr);
 8017242:	6033      	str	r3, [r6, #0]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8017244:	4b16      	ldr	r3, [pc, #88]	; (80172a0 <tcp_bind+0xa4>)
  pcb->local_port = port;
 8017246:	82f2      	strh	r2, [r6, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8017248:	681a      	ldr	r2, [r3, #0]
 801724a:	601e      	str	r6, [r3, #0]
 801724c:	60f2      	str	r2, [r6, #12]
 801724e:	f004 f9f5 	bl	801b63c <tcp_timer_needed>
  return ERR_OK;
 8017252:	2000      	movs	r0, #0
}
 8017254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    port = tcp_new_port();
 8017256:	f7ff ff3f 	bl	80170d8 <tcp_new_port>
    if (port == 0) {
 801725a:	4602      	mov	r2, r0
 801725c:	2800      	cmp	r0, #0
 801725e:	d1ee      	bne.n	801723e <tcp_bind+0x42>
      return ERR_BUF;
 8017260:	f06f 0001 	mvn.w	r0, #1
}
 8017264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017266:	f857 3021 	ldr.w	r3, [r7, r1, lsl #2]
 801726a:	e7d4      	b.n	8017216 <tcp_bind+0x1a>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801726c:	4b0d      	ldr	r3, [pc, #52]	; (80172a4 <tcp_bind+0xa8>)
 801726e:	f240 22ab 	movw	r2, #683	; 0x2ab
 8017272:	490d      	ldr	r1, [pc, #52]	; (80172a8 <tcp_bind+0xac>)
 8017274:	480d      	ldr	r0, [pc, #52]	; (80172ac <tcp_bind+0xb0>)
 8017276:	f009 fc2f 	bl	8020ad8 <iprintf>
 801727a:	f06f 0005 	mvn.w	r0, #5
}
 801727e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8017280:	4b08      	ldr	r3, [pc, #32]	; (80172a4 <tcp_bind+0xa8>)
 8017282:	f240 22a9 	movw	r2, #681	; 0x2a9
 8017286:	490a      	ldr	r1, [pc, #40]	; (80172b0 <tcp_bind+0xb4>)
 8017288:	4808      	ldr	r0, [pc, #32]	; (80172ac <tcp_bind+0xb0>)
 801728a:	f009 fc25 	bl	8020ad8 <iprintf>
 801728e:	f06f 000f 	mvn.w	r0, #15
}
 8017292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017294:	0803f774 	.word	0x0803f774
 8017298:	2003e280 	.word	0x2003e280
 801729c:	0803dde0 	.word	0x0803dde0
 80172a0:	2003e284 	.word	0x2003e284
 80172a4:	0803dc20 	.word	0x0803dc20
 80172a8:	0803db88 	.word	0x0803db88
 80172ac:	08026a84 	.word	0x08026a84
 80172b0:	0803db70 	.word	0x0803db70

080172b4 <tcp_listen_with_backlog_and_err>:
{
 80172b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80172b6:	4616      	mov	r6, r2
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 80172b8:	4605      	mov	r5, r0
 80172ba:	2800      	cmp	r0, #0
 80172bc:	d053      	beq.n	8017366 <tcp_listen_with_backlog_and_err+0xb2>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 80172be:	7d07      	ldrb	r7, [r0, #20]
 80172c0:	2f00      	cmp	r7, #0
 80172c2:	d145      	bne.n	8017350 <tcp_listen_with_backlog_and_err+0x9c>
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 80172c4:	f240 3272 	movw	r2, #882	; 0x372
 80172c8:	492c      	ldr	r1, [pc, #176]	; (801737c <tcp_listen_with_backlog_and_err+0xc8>)
 80172ca:	2003      	movs	r0, #3
 80172cc:	f7fe ffae 	bl	801622c <memp_malloc_fn>
  if (lpcb == NULL) {
 80172d0:	4604      	mov	r4, r0
 80172d2:	2800      	cmp	r0, #0
 80172d4:	d033      	beq.n	801733e <tcp_listen_with_backlog_and_err+0x8a>
  lpcb->callback_arg = pcb->callback_arg;
 80172d6:	6929      	ldr	r1, [r5, #16]
  lpcb->state = LISTEN;
 80172d8:	2201      	movs	r2, #1
  lpcb->local_port = pcb->local_port;
 80172da:	8aeb      	ldrh	r3, [r5, #22]
  lpcb->callback_arg = pcb->callback_arg;
 80172dc:	6101      	str	r1, [r0, #16]
  lpcb->local_port = pcb->local_port;
 80172de:	82c3      	strh	r3, [r0, #22]
  lpcb->state = LISTEN;
 80172e0:	7502      	strb	r2, [r0, #20]
  lpcb->prio = pcb->prio;
 80172e2:	7d6a      	ldrb	r2, [r5, #21]
 80172e4:	7542      	strb	r2, [r0, #21]
  lpcb->so_options = pcb->so_options;
 80172e6:	7a6a      	ldrb	r2, [r5, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 80172e8:	7207      	strb	r7, [r0, #8]
  lpcb->so_options = pcb->so_options;
 80172ea:	7242      	strb	r2, [r0, #9]
  lpcb->ttl = pcb->ttl;
 80172ec:	7aea      	ldrb	r2, [r5, #11]
 80172ee:	72c2      	strb	r2, [r0, #11]
  lpcb->tos = pcb->tos;
 80172f0:	7aaa      	ldrb	r2, [r5, #10]
 80172f2:	7282      	strb	r2, [r0, #10]
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 80172f4:	682a      	ldr	r2, [r5, #0]
 80172f6:	6002      	str	r2, [r0, #0]
  if (pcb->local_port != 0) {
 80172f8:	b18b      	cbz	r3, 801731e <tcp_listen_with_backlog_and_err+0x6a>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 80172fa:	4b21      	ldr	r3, [pc, #132]	; (8017380 <tcp_listen_with_backlog_and_err+0xcc>)
 80172fc:	681a      	ldr	r2, [r3, #0]
 80172fe:	42aa      	cmp	r2, r5
 8017300:	d009      	beq.n	8017316 <tcp_listen_with_backlog_and_err+0x62>
 8017302:	b152      	cbz	r2, 801731a <tcp_listen_with_backlog_and_err+0x66>
 8017304:	68d3      	ldr	r3, [r2, #12]
 8017306:	429d      	cmp	r5, r3
 8017308:	d01c      	beq.n	8017344 <tcp_listen_with_backlog_and_err+0x90>
 801730a:	b133      	cbz	r3, 801731a <tcp_listen_with_backlog_and_err+0x66>
 801730c:	68da      	ldr	r2, [r3, #12]
 801730e:	42aa      	cmp	r2, r5
 8017310:	d019      	beq.n	8017346 <tcp_listen_with_backlog_and_err+0x92>
 8017312:	4613      	mov	r3, r2
 8017314:	e7f9      	b.n	801730a <tcp_listen_with_backlog_and_err+0x56>
 8017316:	68ea      	ldr	r2, [r5, #12]
 8017318:	601a      	str	r2, [r3, #0]
 801731a:	2300      	movs	r3, #0
 801731c:	60eb      	str	r3, [r5, #12]
  tcp_free(pcb);
 801731e:	4628      	mov	r0, r5
 8017320:	f7ff ff4e 	bl	80171c0 <tcp_free>
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8017324:	4b17      	ldr	r3, [pc, #92]	; (8017384 <tcp_listen_with_backlog_and_err+0xd0>)
  lpcb->accept = tcp_accept_null;
 8017326:	4918      	ldr	r1, [pc, #96]	; (8017388 <tcp_listen_with_backlog_and_err+0xd4>)
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8017328:	681a      	ldr	r2, [r3, #0]
  lpcb->accept = tcp_accept_null;
 801732a:	61a1      	str	r1, [r4, #24]
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801732c:	60e2      	str	r2, [r4, #12]
 801732e:	601c      	str	r4, [r3, #0]
 8017330:	f004 f984 	bl	801b63c <tcp_timer_needed>
  res = ERR_OK;
 8017334:	2300      	movs	r3, #0
  if (err != NULL) {
 8017336:	b106      	cbz	r6, 801733a <tcp_listen_with_backlog_and_err+0x86>
    *err = res;
 8017338:	7033      	strb	r3, [r6, #0]
}
 801733a:	4620      	mov	r0, r4
 801733c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    res = ERR_MEM;
 801733e:	f04f 33ff 	mov.w	r3, #4294967295
 8017342:	e7f8      	b.n	8017336 <tcp_listen_with_backlog_and_err+0x82>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8017344:	4613      	mov	r3, r2
 8017346:	68ea      	ldr	r2, [r5, #12]
 8017348:	60da      	str	r2, [r3, #12]
 801734a:	2300      	movs	r3, #0
 801734c:	60eb      	str	r3, [r5, #12]
 801734e:	e7e6      	b.n	801731e <tcp_listen_with_backlog_and_err+0x6a>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8017350:	4b0a      	ldr	r3, [pc, #40]	; (801737c <tcp_listen_with_backlog_and_err+0xc8>)
 8017352:	f240 325a 	movw	r2, #858	; 0x35a
 8017356:	490d      	ldr	r1, [pc, #52]	; (801738c <tcp_listen_with_backlog_and_err+0xd8>)
  struct tcp_pcb_listen *lpcb = NULL;
 8017358:	2400      	movs	r4, #0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 801735a:	480d      	ldr	r0, [pc, #52]	; (8017390 <tcp_listen_with_backlog_and_err+0xdc>)
 801735c:	f009 fbbc 	bl	8020ad8 <iprintf>
 8017360:	f06f 030e 	mvn.w	r3, #14
 8017364:	e7e7      	b.n	8017336 <tcp_listen_with_backlog_and_err+0x82>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8017366:	4b05      	ldr	r3, [pc, #20]	; (801737c <tcp_listen_with_backlog_and_err+0xc8>)
 8017368:	f240 3259 	movw	r2, #857	; 0x359
 801736c:	4909      	ldr	r1, [pc, #36]	; (8017394 <tcp_listen_with_backlog_and_err+0xe0>)
  struct tcp_pcb_listen *lpcb = NULL;
 801736e:	4604      	mov	r4, r0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8017370:	4807      	ldr	r0, [pc, #28]	; (8017390 <tcp_listen_with_backlog_and_err+0xdc>)
 8017372:	f009 fbb1 	bl	8020ad8 <iprintf>
 8017376:	f06f 030f 	mvn.w	r3, #15
 801737a:	e7dc      	b.n	8017336 <tcp_listen_with_backlog_and_err+0x82>
 801737c:	0803dc20 	.word	0x0803dc20
 8017380:	2003e284 	.word	0x2003e284
 8017384:	2003e280 	.word	0x2003e280
 8017388:	08017dd1 	.word	0x08017dd1
 801738c:	0803dd58 	.word	0x0803dd58
 8017390:	08026a84 	.word	0x08026a84
 8017394:	0803dd28 	.word	0x0803dd28

08017398 <tcp_listen_with_backlog>:
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 8017398:	2200      	movs	r2, #0
 801739a:	f7ff bf8b 	b.w	80172b4 <tcp_listen_with_backlog_and_err>
 801739e:	bf00      	nop

080173a0 <tcp_update_rcv_ann_wnd>:
{
 80173a0:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80173a2:	4604      	mov	r4, r0
 80173a4:	b1a8      	cbz	r0, 80173d2 <tcp_update_rcv_ann_wnd+0x32>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80173a6:	8d21      	ldrh	r1, [r4, #40]	; 0x28
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80173a8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80173aa:	8e63      	ldrh	r3, [r4, #50]	; 0x32
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80173ac:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80173ae:	1a88      	subs	r0, r1, r2
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80173b0:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 80173b4:	4428      	add	r0, r5
 80173b6:	bf94      	ite	ls
 80173b8:	1ac3      	subls	r3, r0, r3
 80173ba:	f5a0 6386 	subhi.w	r3, r0, #1072	; 0x430
 80173be:	2b00      	cmp	r3, #0
 80173c0:	db01      	blt.n	80173c6 <tcp_update_rcv_ann_wnd+0x26>
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80173c2:	8561      	strh	r1, [r4, #42]	; 0x2a
}
 80173c4:	bd38      	pop	{r3, r4, r5, pc}
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80173c6:	1aab      	subs	r3, r5, r2
 80173c8:	2b00      	cmp	r3, #0
 80173ca:	dd0a      	ble.n	80173e2 <tcp_update_rcv_ann_wnd+0x42>
      pcb->rcv_ann_wnd = 0;
 80173cc:	2000      	movs	r0, #0
 80173ce:	8560      	strh	r0, [r4, #42]	; 0x2a
}
 80173d0:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80173d2:	4b0b      	ldr	r3, [pc, #44]	; (8017400 <tcp_update_rcv_ann_wnd+0x60>)
 80173d4:	f240 32a6 	movw	r2, #934	; 0x3a6
 80173d8:	490a      	ldr	r1, [pc, #40]	; (8017404 <tcp_update_rcv_ann_wnd+0x64>)
 80173da:	480b      	ldr	r0, [pc, #44]	; (8017408 <tcp_update_rcv_ann_wnd+0x68>)
 80173dc:	f009 fb7c 	bl	8020ad8 <iprintf>
 80173e0:	e7e1      	b.n	80173a6 <tcp_update_rcv_ann_wnd+0x6>
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80173e2:	1b55      	subs	r5, r2, r5
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80173e4:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 80173e8:	d202      	bcs.n	80173f0 <tcp_update_rcv_ann_wnd+0x50>
    return 0;
 80173ea:	2000      	movs	r0, #0
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80173ec:	8565      	strh	r5, [r4, #42]	; 0x2a
}
 80173ee:	bd38      	pop	{r3, r4, r5, pc}
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80173f0:	4b03      	ldr	r3, [pc, #12]	; (8017400 <tcp_update_rcv_ann_wnd+0x60>)
 80173f2:	f240 32b6 	movw	r2, #950	; 0x3b6
 80173f6:	4905      	ldr	r1, [pc, #20]	; (801740c <tcp_update_rcv_ann_wnd+0x6c>)
 80173f8:	4803      	ldr	r0, [pc, #12]	; (8017408 <tcp_update_rcv_ann_wnd+0x68>)
 80173fa:	f009 fb6d 	bl	8020ad8 <iprintf>
 80173fe:	e7f4      	b.n	80173ea <tcp_update_rcv_ann_wnd+0x4a>
 8017400:	0803dc20 	.word	0x0803dc20
 8017404:	0803e1ac 	.word	0x0803e1ac
 8017408:	08026a84 	.word	0x08026a84
 801740c:	0803e1d0 	.word	0x0803e1d0

08017410 <tcp_recved>:
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8017410:	b378      	cbz	r0, 8017472 <tcp_recved+0x62>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8017412:	7d03      	ldrb	r3, [r0, #20]
 8017414:	2b01      	cmp	r3, #1
{
 8017416:	b570      	push	{r4, r5, r6, lr}
 8017418:	4604      	mov	r4, r0
 801741a:	460d      	mov	r5, r1
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801741c:	d021      	beq.n	8017462 <tcp_recved+0x52>
  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 801741e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8017420:	1959      	adds	r1, r3, r5
 8017422:	b289      	uxth	r1, r1
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8017424:	428b      	cmp	r3, r1
 8017426:	d802      	bhi.n	801742e <tcp_recved+0x1e>
 8017428:	f5b1 6f06 	cmp.w	r1, #2144	; 0x860
 801742c:	d909      	bls.n	8017442 <tcp_recved+0x32>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801742e:	f44f 6306 	mov.w	r3, #2144	; 0x860
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8017432:	4620      	mov	r0, r4
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8017434:	8523      	strh	r3, [r4, #40]	; 0x28
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8017436:	f7ff ffb3 	bl	80173a0 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801743a:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 801743e:	d207      	bcs.n	8017450 <tcp_recved+0x40>
}
 8017440:	bd70      	pop	{r4, r5, r6, pc}
    pcb->rcv_wnd = rcv_wnd;
 8017442:	8521      	strh	r1, [r4, #40]	; 0x28
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8017444:	4620      	mov	r0, r4
 8017446:	f7ff ffab 	bl	80173a0 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801744a:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 801744e:	d3f7      	bcc.n	8017440 <tcp_recved+0x30>
    tcp_ack_now(pcb);
 8017450:	8b63      	ldrh	r3, [r4, #26]
    tcp_output(pcb);
 8017452:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 8017454:	f043 0302 	orr.w	r3, r3, #2
 8017458:	8363      	strh	r3, [r4, #26]
}
 801745a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    tcp_output(pcb);
 801745e:	f003 bdb9 	b.w	801afd4 <tcp_output>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8017462:	4b07      	ldr	r3, [pc, #28]	; (8017480 <tcp_recved+0x70>)
 8017464:	f240 32d3 	movw	r2, #979	; 0x3d3
 8017468:	4906      	ldr	r1, [pc, #24]	; (8017484 <tcp_recved+0x74>)
 801746a:	4807      	ldr	r0, [pc, #28]	; (8017488 <tcp_recved+0x78>)
 801746c:	f009 fb34 	bl	8020ad8 <iprintf>
 8017470:	e7d5      	b.n	801741e <tcp_recved+0xe>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8017472:	4b03      	ldr	r3, [pc, #12]	; (8017480 <tcp_recved+0x70>)
 8017474:	f240 32cf 	movw	r2, #975	; 0x3cf
 8017478:	4904      	ldr	r1, [pc, #16]	; (801748c <tcp_recved+0x7c>)
 801747a:	4803      	ldr	r0, [pc, #12]	; (8017488 <tcp_recved+0x78>)
 801747c:	f009 bb2c 	b.w	8020ad8 <iprintf>
 8017480:	0803dc20 	.word	0x0803dc20
 8017484:	0803df58 	.word	0x0803df58
 8017488:	08026a84 	.word	0x08026a84
 801748c:	0803df40 	.word	0x0803df40

08017490 <tcp_seg_free>:
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
  if (seg != NULL) {
 8017490:	b158      	cbz	r0, 80174aa <tcp_seg_free+0x1a>
{
 8017492:	b510      	push	{r4, lr}
 8017494:	4604      	mov	r4, r0
    if (seg->p != NULL) {
 8017496:	6840      	ldr	r0, [r0, #4]
 8017498:	b108      	cbz	r0, 801749e <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 801749a:	f7ff f9c5 	bl	8016828 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 801749e:	4621      	mov	r1, r4
 80174a0:	2004      	movs	r0, #4
  }
}
 80174a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 80174a6:	f7fe bee5 	b.w	8016274 <memp_free>
 80174aa:	4770      	bx	lr

080174ac <tcp_segs_free>:
  while (seg != NULL) {
 80174ac:	b138      	cbz	r0, 80174be <tcp_segs_free+0x12>
{
 80174ae:	b510      	push	{r4, lr}
    struct tcp_seg *next = seg->next;
 80174b0:	6804      	ldr	r4, [r0, #0]
    tcp_seg_free(seg);
 80174b2:	f7ff ffed 	bl	8017490 <tcp_seg_free>
  while (seg != NULL) {
 80174b6:	4620      	mov	r0, r4
 80174b8:	2c00      	cmp	r4, #0
 80174ba:	d1f9      	bne.n	80174b0 <tcp_segs_free+0x4>
}
 80174bc:	bd10      	pop	{r4, pc}
 80174be:	4770      	bx	lr

080174c0 <tcp_setprio>:
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 80174c0:	b108      	cbz	r0, 80174c6 <tcp_setprio+0x6>

  pcb->prio = prio;
 80174c2:	7541      	strb	r1, [r0, #21]
}
 80174c4:	4770      	bx	lr
  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 80174c6:	4b03      	ldr	r3, [pc, #12]	; (80174d4 <tcp_setprio+0x14>)
 80174c8:	f44f 62ce 	mov.w	r2, #1648	; 0x670
 80174cc:	4902      	ldr	r1, [pc, #8]	; (80174d8 <tcp_setprio+0x18>)
 80174ce:	4803      	ldr	r0, [pc, #12]	; (80174dc <tcp_setprio+0x1c>)
 80174d0:	f009 bb02 	b.w	8020ad8 <iprintf>
 80174d4:	0803dc20 	.word	0x0803dc20
 80174d8:	0803dfc4 	.word	0x0803dfc4
 80174dc:	08026a84 	.word	0x08026a84

080174e0 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 80174e0:	b538      	push	{r3, r4, r5, lr}
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 80174e2:	4605      	mov	r5, r0
 80174e4:	b1a0      	cbz	r0, 8017510 <tcp_seg_copy+0x30>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 80174e6:	f240 6284 	movw	r2, #1668	; 0x684
 80174ea:	490d      	ldr	r1, [pc, #52]	; (8017520 <tcp_seg_copy+0x40>)
 80174ec:	2004      	movs	r0, #4
 80174ee:	f7fe fe9d 	bl	801622c <memp_malloc_fn>
  if (cseg == NULL) {
 80174f2:	4604      	mov	r4, r0
 80174f4:	b150      	cbz	r0, 801750c <tcp_seg_copy+0x2c>
    return NULL;
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 80174f6:	6828      	ldr	r0, [r5, #0]
 80174f8:	6869      	ldr	r1, [r5, #4]
 80174fa:	68aa      	ldr	r2, [r5, #8]
 80174fc:	68eb      	ldr	r3, [r5, #12]
 80174fe:	6020      	str	r0, [r4, #0]
 8017500:	6061      	str	r1, [r4, #4]
 8017502:	60a2      	str	r2, [r4, #8]
 8017504:	60e3      	str	r3, [r4, #12]
  pbuf_ref(cseg->p);
 8017506:	6860      	ldr	r0, [r4, #4]
 8017508:	f7ff fb02 	bl	8016b10 <pbuf_ref>
  return cseg;
}
 801750c:	4620      	mov	r0, r4
 801750e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8017510:	4b03      	ldr	r3, [pc, #12]	; (8017520 <tcp_seg_copy+0x40>)
 8017512:	f240 6282 	movw	r2, #1666	; 0x682
 8017516:	4903      	ldr	r1, [pc, #12]	; (8017524 <tcp_seg_copy+0x44>)
 8017518:	4803      	ldr	r0, [pc, #12]	; (8017528 <tcp_seg_copy+0x48>)
 801751a:	f009 fadd 	bl	8020ad8 <iprintf>
 801751e:	e7e2      	b.n	80174e6 <tcp_seg_copy+0x6>
 8017520:	0803dc20 	.word	0x0803dc20
 8017524:	0803df80 	.word	0x0803df80
 8017528:	08026a84 	.word	0x08026a84

0801752c <tcp_arg>:
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 801752c:	b100      	cbz	r0, 8017530 <tcp_arg+0x4>
    pcb->callback_arg = arg;
 801752e:	6101      	str	r1, [r0, #16]
  }
}
 8017530:	4770      	bx	lr
 8017532:	bf00      	nop

08017534 <tcp_recv>:
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8017534:	b140      	cbz	r0, 8017548 <tcp_recv+0x14>
{
 8017536:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8017538:	7d03      	ldrb	r3, [r0, #20]
 801753a:	4604      	mov	r4, r0
 801753c:	460d      	mov	r5, r1
 801753e:	2b01      	cmp	r3, #1
 8017540:	d003      	beq.n	801754a <tcp_recv+0x16>
    pcb->recv = recv;
 8017542:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  }
}
 8017546:	bd38      	pop	{r3, r4, r5, pc}
 8017548:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 801754a:	4b05      	ldr	r3, [pc, #20]	; (8017560 <tcp_recv+0x2c>)
 801754c:	f240 72df 	movw	r2, #2015	; 0x7df
 8017550:	4904      	ldr	r1, [pc, #16]	; (8017564 <tcp_recv+0x30>)
 8017552:	4805      	ldr	r0, [pc, #20]	; (8017568 <tcp_recv+0x34>)
 8017554:	f009 fac0 	bl	8020ad8 <iprintf>
    pcb->recv = recv;
 8017558:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 801755c:	bd38      	pop	{r3, r4, r5, pc}
 801755e:	bf00      	nop
 8017560:	0803dc20 	.word	0x0803dc20
 8017564:	0803defc 	.word	0x0803defc
 8017568:	08026a84 	.word	0x08026a84

0801756c <tcp_sent>:
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801756c:	b140      	cbz	r0, 8017580 <tcp_sent+0x14>
{
 801756e:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8017570:	7d03      	ldrb	r3, [r0, #20]
 8017572:	4604      	mov	r4, r0
 8017574:	460d      	mov	r5, r1
 8017576:	2b01      	cmp	r3, #1
 8017578:	d003      	beq.n	8017582 <tcp_sent+0x16>
    pcb->sent = sent;
 801757a:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  }
}
 801757e:	bd38      	pop	{r3, r4, r5, pc}
 8017580:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8017582:	4b05      	ldr	r3, [pc, #20]	; (8017598 <tcp_sent+0x2c>)
 8017584:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8017588:	4904      	ldr	r1, [pc, #16]	; (801759c <tcp_sent+0x30>)
 801758a:	4805      	ldr	r0, [pc, #20]	; (80175a0 <tcp_sent+0x34>)
 801758c:	f009 faa4 	bl	8020ad8 <iprintf>
    pcb->sent = sent;
 8017590:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 8017594:	bd38      	pop	{r3, r4, r5, pc}
 8017596:	bf00      	nop
 8017598:	0803dc20 	.word	0x0803dc20
 801759c:	0803df9c 	.word	0x0803df9c
 80175a0:	08026a84 	.word	0x08026a84

080175a4 <tcp_err>:
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80175a4:	b140      	cbz	r0, 80175b8 <tcp_err+0x14>
{
 80175a6:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80175a8:	7d03      	ldrb	r3, [r0, #20]
 80175aa:	4604      	mov	r4, r0
 80175ac:	460d      	mov	r5, r1
 80175ae:	2b01      	cmp	r3, #1
 80175b0:	d003      	beq.n	80175ba <tcp_err+0x16>
    pcb->errf = err;
 80175b2:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
  }
}
 80175b6:	bd38      	pop	{r3, r4, r5, pc}
 80175b8:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80175ba:	4b05      	ldr	r3, [pc, #20]	; (80175d0 <tcp_err+0x2c>)
 80175bc:	f640 020d 	movw	r2, #2061	; 0x80d
 80175c0:	4904      	ldr	r1, [pc, #16]	; (80175d4 <tcp_err+0x30>)
 80175c2:	4805      	ldr	r0, [pc, #20]	; (80175d8 <tcp_err+0x34>)
 80175c4:	f009 fa88 	bl	8020ad8 <iprintf>
    pcb->errf = err;
 80175c8:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 80175cc:	bd38      	pop	{r3, r4, r5, pc}
 80175ce:	bf00      	nop
 80175d0:	0803dc20 	.word	0x0803dc20
 80175d4:	0803dcec 	.word	0x0803dcec
 80175d8:	08026a84 	.word	0x08026a84

080175dc <tcp_accept>:
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 80175dc:	b118      	cbz	r0, 80175e6 <tcp_accept+0xa>
 80175de:	7d03      	ldrb	r3, [r0, #20]
 80175e0:	2b01      	cmp	r3, #1
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
    lpcb->accept = accept;
 80175e2:	bf08      	it	eq
 80175e4:	6181      	streq	r1, [r0, #24]
  }
}
 80175e6:	4770      	bx	lr

080175e8 <tcp_poll>:
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 80175e8:	b1a8      	cbz	r0, 8017616 <tcp_poll+0x2e>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 80175ea:	7d03      	ldrb	r3, [r0, #20]
 80175ec:	2b01      	cmp	r3, #1
{
 80175ee:	b570      	push	{r4, r5, r6, lr}
 80175f0:	4604      	mov	r4, r0
 80175f2:	4615      	mov	r5, r2
 80175f4:	460e      	mov	r6, r1
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 80175f6:	d003      	beq.n	8017600 <tcp_poll+0x18>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 80175f8:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 80175fc:	7765      	strb	r5, [r4, #29]
}
 80175fe:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8017600:	4b08      	ldr	r3, [pc, #32]	; (8017624 <tcp_poll+0x3c>)
 8017602:	f640 023e 	movw	r2, #2110	; 0x83e
 8017606:	4908      	ldr	r1, [pc, #32]	; (8017628 <tcp_poll+0x40>)
 8017608:	4808      	ldr	r0, [pc, #32]	; (801762c <tcp_poll+0x44>)
 801760a:	f009 fa65 	bl	8020ad8 <iprintf>
  pcb->poll = poll;
 801760e:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  pcb->pollinterval = interval;
 8017612:	7765      	strb	r5, [r4, #29]
}
 8017614:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8017616:	4b03      	ldr	r3, [pc, #12]	; (8017624 <tcp_poll+0x3c>)
 8017618:	f640 023d 	movw	r2, #2109	; 0x83d
 801761c:	4904      	ldr	r1, [pc, #16]	; (8017630 <tcp_poll+0x48>)
 801761e:	4803      	ldr	r0, [pc, #12]	; (801762c <tcp_poll+0x44>)
 8017620:	f009 ba5a 	b.w	8020ad8 <iprintf>
 8017624:	0803dc20 	.word	0x0803dc20
 8017628:	0803deb4 	.word	0x0803deb4
 801762c:	08026a84 	.word	0x08026a84
 8017630:	0803de9c 	.word	0x0803de9c

08017634 <tcp_pcb_purge>:
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8017634:	2800      	cmp	r0, #0
 8017636:	d02f      	beq.n	8017698 <tcp_pcb_purge+0x64>

  if (pcb->state != CLOSED &&
 8017638:	7d03      	ldrb	r3, [r0, #20]
      pcb->state != TIME_WAIT &&
 801763a:	2b0a      	cmp	r3, #10
 801763c:	d02b      	beq.n	8017696 <tcp_pcb_purge+0x62>
 801763e:	2b01      	cmp	r3, #1
 8017640:	d929      	bls.n	8017696 <tcp_pcb_purge+0x62>
{
 8017642:	b570      	push	{r4, r5, r6, lr}
 8017644:	4604      	mov	r4, r0

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8017646:	6f80      	ldr	r0, [r0, #120]	; 0x78
 8017648:	b118      	cbz	r0, 8017652 <tcp_pcb_purge+0x1e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801764a:	f7ff f8ed 	bl	8016828 <pbuf_free>
      pcb->refused_data = NULL;
 801764e:	2300      	movs	r3, #0
 8017650:	67a3      	str	r3, [r4, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8017652:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8017654:	b130      	cbz	r0, 8017664 <tcp_pcb_purge+0x30>
    struct tcp_seg *next = seg->next;
 8017656:	6805      	ldr	r5, [r0, #0]
    tcp_seg_free(seg);
 8017658:	f7ff ff1a 	bl	8017490 <tcp_seg_free>
  while (seg != NULL) {
 801765c:	4628      	mov	r0, r5
 801765e:	2d00      	cmp	r5, #0
 8017660:	d1f9      	bne.n	8017656 <tcp_pcb_purge+0x22>
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
  if (pcb->ooseq) {
    tcp_segs_free(pcb->ooseq);
    pcb->ooseq = NULL;
 8017662:	6765      	str	r5, [r4, #116]	; 0x74
    pcb->rtime = -1;
 8017664:	f64f 73ff 	movw	r3, #65535	; 0xffff
    tcp_segs_free(pcb->unsent);
 8017668:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    pcb->rtime = -1;
 801766a:	8623      	strh	r3, [r4, #48]	; 0x30
  while (seg != NULL) {
 801766c:	b128      	cbz	r0, 801767a <tcp_pcb_purge+0x46>
    struct tcp_seg *next = seg->next;
 801766e:	6805      	ldr	r5, [r0, #0]
    tcp_seg_free(seg);
 8017670:	f7ff ff0e 	bl	8017490 <tcp_seg_free>
  while (seg != NULL) {
 8017674:	4628      	mov	r0, r5
 8017676:	2d00      	cmp	r5, #0
 8017678:	d1f9      	bne.n	801766e <tcp_pcb_purge+0x3a>
    tcp_segs_free(pcb->unacked);
 801767a:	6f20      	ldr	r0, [r4, #112]	; 0x70
  while (seg != NULL) {
 801767c:	b128      	cbz	r0, 801768a <tcp_pcb_purge+0x56>
    struct tcp_seg *next = seg->next;
 801767e:	6805      	ldr	r5, [r0, #0]
    tcp_seg_free(seg);
 8017680:	f7ff ff06 	bl	8017490 <tcp_seg_free>
  while (seg != NULL) {
 8017684:	4628      	mov	r0, r5
 8017686:	2d00      	cmp	r5, #0
 8017688:	d1f9      	bne.n	801767e <tcp_pcb_purge+0x4a>
    pcb->unacked = pcb->unsent = NULL;
 801768a:	2300      	movs	r3, #0
 801768c:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
    pcb->unsent_oversize = 0;
 8017690:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
}
 8017694:	bd70      	pop	{r4, r5, r6, pc}
 8017696:	4770      	bx	lr
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8017698:	4b03      	ldr	r3, [pc, #12]	; (80176a8 <tcp_pcb_purge+0x74>)
 801769a:	f640 0251 	movw	r2, #2129	; 0x851
 801769e:	4903      	ldr	r1, [pc, #12]	; (80176ac <tcp_pcb_purge+0x78>)
 80176a0:	4803      	ldr	r0, [pc, #12]	; (80176b0 <tcp_pcb_purge+0x7c>)
 80176a2:	f009 ba19 	b.w	8020ad8 <iprintf>
 80176a6:	bf00      	nop
 80176a8:	0803dc20 	.word	0x0803dc20
 80176ac:	0803ddf0 	.word	0x0803ddf0
 80176b0:	08026a84 	.word	0x08026a84

080176b4 <tcp_slowtmr>:
{
 80176b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 80176b8:	4e9d      	ldr	r6, [pc, #628]	; (8017930 <tcp_slowtmr+0x27c>)
{
 80176ba:	b087      	sub	sp, #28
  ++tcp_timer_ctr;
 80176bc:	f8df 829c 	ldr.w	r8, [pc, #668]	; 801795c <tcp_slowtmr+0x2a8>
  ++tcp_ticks;
 80176c0:	6832      	ldr	r2, [r6, #0]
  ++tcp_timer_ctr;
 80176c2:	f898 3000 	ldrb.w	r3, [r8]
  ++tcp_ticks;
 80176c6:	3201      	adds	r2, #1
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80176c8:	f8df 9294 	ldr.w	r9, [pc, #660]	; 8017960 <tcp_slowtmr+0x2ac>
  ++tcp_timer_ctr;
 80176cc:	3301      	adds	r3, #1
  ++tcp_ticks;
 80176ce:	6032      	str	r2, [r6, #0]
  ++tcp_timer_ctr;
 80176d0:	f888 3000 	strb.w	r3, [r8]
  pcb = tcp_active_pcbs;
 80176d4:	4b97      	ldr	r3, [pc, #604]	; (8017934 <tcp_slowtmr+0x280>)
 80176d6:	681c      	ldr	r4, [r3, #0]
  while (pcb != NULL) {
 80176d8:	2c00      	cmp	r4, #0
 80176da:	d07f      	beq.n	80177dc <tcp_slowtmr+0x128>
  prev = NULL;
 80176dc:	2700      	movs	r7, #0
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80176de:	7d23      	ldrb	r3, [r4, #20]
 80176e0:	2b00      	cmp	r3, #0
 80176e2:	f000 80f6 	beq.w	80178d2 <tcp_slowtmr+0x21e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80176e6:	2b01      	cmp	r3, #1
 80176e8:	f000 80fe 	beq.w	80178e8 <tcp_slowtmr+0x234>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80176ec:	2b0a      	cmp	r3, #10
 80176ee:	f000 8106 	beq.w	80178fe <tcp_slowtmr+0x24a>
    if (pcb->last_timer == tcp_timer_ctr) {
 80176f2:	f898 2000 	ldrb.w	r2, [r8]
 80176f6:	7fa3      	ldrb	r3, [r4, #30]
 80176f8:	4293      	cmp	r3, r2
 80176fa:	f000 810d 	beq.w	8017918 <tcp_slowtmr+0x264>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80176fe:	7d23      	ldrb	r3, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 8017700:	77a2      	strb	r2, [r4, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8017702:	2b02      	cmp	r3, #2
 8017704:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 8017708:	f000 810c 	beq.w	8017924 <tcp_slowtmr+0x270>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801770c:	2a0b      	cmp	r2, #11
 801770e:	f240 80c7 	bls.w	80178a0 <tcp_slowtmr+0x1ec>
      ++pcb_remove;
 8017712:	2501      	movs	r5, #1
    if (pcb->state == FIN_WAIT_2) {
 8017714:	2b06      	cmp	r3, #6
 8017716:	f000 80b6 	beq.w	8017886 <tcp_slowtmr+0x1d2>
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801771a:	f894 a009 	ldrb.w	sl, [r4, #9]
 801771e:	f01a 0a08 	ands.w	sl, sl, #8
 8017722:	d01d      	beq.n	8017760 <tcp_slowtmr+0xac>
 8017724:	2b04      	cmp	r3, #4
 8017726:	d007      	beq.n	8017738 <tcp_slowtmr+0x84>
 8017728:	f1a3 0307 	sub.w	r3, r3, #7
 801772c:	fab3 f383 	clz	r3, r3
 8017730:	095b      	lsrs	r3, r3, #5
 8017732:	2b00      	cmp	r3, #0
 8017734:	f000 80b1 	beq.w	801789a <tcp_slowtmr+0x1e6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017738:	6832      	ldr	r2, [r6, #0]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801773a:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 801773e:	4b7e      	ldr	r3, [pc, #504]	; (8017938 <tcp_slowtmr+0x284>)
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017740:	9205      	str	r2, [sp, #20]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8017742:	4403      	add	r3, r0
 8017744:	4a7d      	ldr	r2, [pc, #500]	; (801793c <tcp_slowtmr+0x288>)
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017746:	6a21      	ldr	r1, [r4, #32]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8017748:	fba2 2303 	umull	r2, r3, r2, r3
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801774c:	9a05      	ldr	r2, [sp, #20]
 801774e:	1a52      	subs	r2, r2, r1
 8017750:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 8017754:	f240 8157 	bls.w	8017a06 <tcp_slowtmr+0x352>
        ++pcb_remove;
 8017758:	3501      	adds	r5, #1
        ++pcb_reset;
 801775a:	f04f 0a01 	mov.w	sl, #1
        ++pcb_remove;
 801775e:	b2ed      	uxtb	r5, r5
    if (pcb->ooseq != NULL &&
 8017760:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8017762:	b148      	cbz	r0, 8017778 <tcp_slowtmr+0xc4>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8017764:	6833      	ldr	r3, [r6, #0]
 8017766:	6a22      	ldr	r2, [r4, #32]
 8017768:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 801776c:	1a9b      	subs	r3, r3, r2
 801776e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    if (pcb->ooseq != NULL &&
 8017772:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
 8017776:	d252      	bcs.n	801781e <tcp_slowtmr+0x16a>
    if (pcb->state == SYN_RCVD) {
 8017778:	7d23      	ldrb	r3, [r4, #20]
 801777a:	2b03      	cmp	r3, #3
 801777c:	d05b      	beq.n	8017836 <tcp_slowtmr+0x182>
    if (pcb->state == LAST_ACK) {
 801777e:	2b09      	cmp	r3, #9
 8017780:	d15e      	bne.n	8017840 <tcp_slowtmr+0x18c>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8017782:	6833      	ldr	r3, [r6, #0]
 8017784:	6a22      	ldr	r2, [r4, #32]
 8017786:	1a9b      	subs	r3, r3, r2
 8017788:	2bf0      	cmp	r3, #240	; 0xf0
 801778a:	d959      	bls.n	8017840 <tcp_slowtmr+0x18c>
      tcp_pcb_purge(pcb);
 801778c:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 801778e:	f8d4 b090 	ldr.w	fp, [r4, #144]	; 0x90
      tcp_pcb_purge(pcb);
 8017792:	f7ff ff4f 	bl	8017634 <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8017796:	4b67      	ldr	r3, [pc, #412]	; (8017934 <tcp_slowtmr+0x280>)
 8017798:	681b      	ldr	r3, [r3, #0]
      if (prev != NULL) {
 801779a:	2f00      	cmp	r7, #0
 801779c:	f000 8197 	beq.w	8017ace <tcp_slowtmr+0x41a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80177a0:	42a3      	cmp	r3, r4
 80177a2:	f000 81aa 	beq.w	8017afa <tcp_slowtmr+0x446>
        prev->next = pcb->next;
 80177a6:	68e3      	ldr	r3, [r4, #12]
 80177a8:	60fb      	str	r3, [r7, #12]
      if (pcb_reset) {
 80177aa:	f1ba 0f00 	cmp.w	sl, #0
 80177ae:	f040 8157 	bne.w	8017a60 <tcp_slowtmr+0x3ac>
      tcp_free(pcb2);
 80177b2:	4620      	mov	r0, r4
      tcp_active_pcbs_changed = 0;
 80177b4:	4d62      	ldr	r5, [pc, #392]	; (8017940 <tcp_slowtmr+0x28c>)
      pcb = pcb->next;
 80177b6:	e9d4 4a03 	ldrd	r4, sl, [r4, #12]
      tcp_free(pcb2);
 80177ba:	f7ff fd01 	bl	80171c0 <tcp_free>
      tcp_active_pcbs_changed = 0;
 80177be:	2300      	movs	r3, #0
 80177c0:	702b      	strb	r3, [r5, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 80177c2:	f1bb 0f00 	cmp.w	fp, #0
 80177c6:	d007      	beq.n	80177d8 <tcp_slowtmr+0x124>
 80177c8:	4650      	mov	r0, sl
 80177ca:	f06f 010c 	mvn.w	r1, #12
 80177ce:	47d8      	blx	fp
      if (tcp_active_pcbs_changed) {
 80177d0:	782b      	ldrb	r3, [r5, #0]
 80177d2:	2b00      	cmp	r3, #0
 80177d4:	f47f af7e 	bne.w	80176d4 <tcp_slowtmr+0x20>
  while (pcb != NULL) {
 80177d8:	2c00      	cmp	r4, #0
 80177da:	d180      	bne.n	80176de <tcp_slowtmr+0x2a>
  pcb = tcp_tw_pcbs;
 80177dc:	4f59      	ldr	r7, [pc, #356]	; (8017944 <tcp_slowtmr+0x290>)
 80177de:	683c      	ldr	r4, [r7, #0]
  while (pcb != NULL) {
 80177e0:	b1d4      	cbz	r4, 8017818 <tcp_slowtmr+0x164>
  prev = NULL;
 80177e2:	2500      	movs	r5, #0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80177e4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8017960 <tcp_slowtmr+0x2ac>
 80177e8:	f8df a178 	ldr.w	sl, [pc, #376]	; 8017964 <tcp_slowtmr+0x2b0>
 80177ec:	f8df 815c 	ldr.w	r8, [pc, #348]	; 801794c <tcp_slowtmr+0x298>
 80177f0:	7d23      	ldrb	r3, [r4, #20]
 80177f2:	2b0a      	cmp	r3, #10
 80177f4:	d006      	beq.n	8017804 <tcp_slowtmr+0x150>
 80177f6:	464b      	mov	r3, r9
 80177f8:	f240 52a1 	movw	r2, #1441	; 0x5a1
 80177fc:	4651      	mov	r1, sl
 80177fe:	4640      	mov	r0, r8
 8017800:	f009 f96a 	bl	8020ad8 <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8017804:	6833      	ldr	r3, [r6, #0]
 8017806:	6a22      	ldr	r2, [r4, #32]
 8017808:	1a9b      	subs	r3, r3, r2
 801780a:	2bf0      	cmp	r3, #240	; 0xf0
 801780c:	f200 8114 	bhi.w	8017a38 <tcp_slowtmr+0x384>
      pcb = pcb->next;
 8017810:	4625      	mov	r5, r4
 8017812:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 8017814:	2c00      	cmp	r4, #0
 8017816:	d1eb      	bne.n	80177f0 <tcp_slowtmr+0x13c>
}
 8017818:	b007      	add	sp, #28
 801781a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    struct tcp_seg *next = seg->next;
 801781e:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 8017822:	f7ff fe35 	bl	8017490 <tcp_seg_free>
  while (seg != NULL) {
 8017826:	4658      	mov	r0, fp
 8017828:	2800      	cmp	r0, #0
 801782a:	d1f8      	bne.n	801781e <tcp_slowtmr+0x16a>
    if (pcb->state == SYN_RCVD) {
 801782c:	7d23      	ldrb	r3, [r4, #20]
    pcb->ooseq = NULL;
 801782e:	f8c4 b074 	str.w	fp, [r4, #116]	; 0x74
    if (pcb->state == SYN_RCVD) {
 8017832:	2b03      	cmp	r3, #3
 8017834:	d1a3      	bne.n	801777e <tcp_slowtmr+0xca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017836:	6833      	ldr	r3, [r6, #0]
 8017838:	6a22      	ldr	r2, [r4, #32]
 801783a:	1a9b      	subs	r3, r3, r2
 801783c:	2b28      	cmp	r3, #40	; 0x28
 801783e:	d8a5      	bhi.n	801778c <tcp_slowtmr+0xd8>
    if (pcb_remove) {
 8017840:	2d00      	cmp	r5, #0
 8017842:	d1a3      	bne.n	801778c <tcp_slowtmr+0xd8>
      ++prev->polltmr;
 8017844:	7f23      	ldrb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8017846:	7f62      	ldrb	r2, [r4, #29]
      ++prev->polltmr;
 8017848:	3301      	adds	r3, #1
      pcb = pcb->next;
 801784a:	f8d4 a00c 	ldr.w	sl, [r4, #12]
      ++prev->polltmr;
 801784e:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 8017850:	429a      	cmp	r2, r3
      ++prev->polltmr;
 8017852:	7723      	strb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8017854:	d811      	bhi.n	801787a <tcp_slowtmr+0x1c6>
        tcp_active_pcbs_changed = 0;
 8017856:	4f3a      	ldr	r7, [pc, #232]	; (8017940 <tcp_slowtmr+0x28c>)
        TCP_EVENT_POLL(prev, err);
 8017858:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        prev->polltmr = 0;
 801785c:	7725      	strb	r5, [r4, #28]
        tcp_active_pcbs_changed = 0;
 801785e:	703d      	strb	r5, [r7, #0]
        TCP_EVENT_POLL(prev, err);
 8017860:	2b00      	cmp	r3, #0
 8017862:	f000 810a 	beq.w	8017a7a <tcp_slowtmr+0x3c6>
 8017866:	4621      	mov	r1, r4
 8017868:	6920      	ldr	r0, [r4, #16]
 801786a:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 801786c:	783b      	ldrb	r3, [r7, #0]
 801786e:	2b00      	cmp	r3, #0
 8017870:	f47f af30 	bne.w	80176d4 <tcp_slowtmr+0x20>
        if (err == ERR_OK) {
 8017874:	2800      	cmp	r0, #0
 8017876:	f000 8100 	beq.w	8017a7a <tcp_slowtmr+0x3c6>
 801787a:	4627      	mov	r7, r4
      pcb = pcb->next;
 801787c:	4654      	mov	r4, sl
  while (pcb != NULL) {
 801787e:	2c00      	cmp	r4, #0
 8017880:	f47f af2d 	bne.w	80176de <tcp_slowtmr+0x2a>
 8017884:	e7aa      	b.n	80177dc <tcp_slowtmr+0x128>
      if (pcb->flags & TF_RXCLOSED) {
 8017886:	8b63      	ldrh	r3, [r4, #26]
 8017888:	06db      	lsls	r3, r3, #27
 801788a:	d506      	bpl.n	801789a <tcp_slowtmr+0x1e6>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801788c:	6833      	ldr	r3, [r6, #0]
 801788e:	6a22      	ldr	r2, [r4, #32]
 8017890:	1a9b      	subs	r3, r3, r2
 8017892:	2b28      	cmp	r3, #40	; 0x28
 8017894:	d901      	bls.n	801789a <tcp_slowtmr+0x1e6>
          ++pcb_remove;
 8017896:	3501      	adds	r5, #1
 8017898:	b2ed      	uxtb	r5, r5
    pcb_reset = 0;
 801789a:	f04f 0a00 	mov.w	sl, #0
 801789e:	e75f      	b.n	8017760 <tcp_slowtmr+0xac>
      if (pcb->persist_backoff > 0) {
 80178a0:	f894 5099 	ldrb.w	r5, [r4, #153]	; 0x99
 80178a4:	2d00      	cmp	r5, #0
 80178a6:	d05f      	beq.n	8017968 <tcp_slowtmr+0x2b4>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 80178a8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80178aa:	b133      	cbz	r3, 80178ba <tcp_slowtmr+0x206>
 80178ac:	464b      	mov	r3, r9
 80178ae:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80178b2:	4925      	ldr	r1, [pc, #148]	; (8017948 <tcp_slowtmr+0x294>)
 80178b4:	4825      	ldr	r0, [pc, #148]	; (801794c <tcp_slowtmr+0x298>)
 80178b6:	f009 f90f 	bl	8020ad8 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80178ba:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80178bc:	2b00      	cmp	r3, #0
 80178be:	f000 8131 	beq.w	8017b24 <tcp_slowtmr+0x470>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80178c2:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 80178c6:	2b0b      	cmp	r3, #11
 80178c8:	f240 80e0 	bls.w	8017a8c <tcp_slowtmr+0x3d8>
 80178cc:	7d23      	ldrb	r3, [r4, #20]
          ++pcb_remove; /* max probes reached */
 80178ce:	2501      	movs	r5, #1
 80178d0:	e720      	b.n	8017714 <tcp_slowtmr+0x60>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80178d2:	464b      	mov	r3, r9
 80178d4:	f240 42be 	movw	r2, #1214	; 0x4be
 80178d8:	491d      	ldr	r1, [pc, #116]	; (8017950 <tcp_slowtmr+0x29c>)
 80178da:	481c      	ldr	r0, [pc, #112]	; (801794c <tcp_slowtmr+0x298>)
 80178dc:	f009 f8fc 	bl	8020ad8 <iprintf>
 80178e0:	7d23      	ldrb	r3, [r4, #20]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80178e2:	2b01      	cmp	r3, #1
 80178e4:	f47f af02 	bne.w	80176ec <tcp_slowtmr+0x38>
 80178e8:	464b      	mov	r3, r9
 80178ea:	f240 42bf 	movw	r2, #1215	; 0x4bf
 80178ee:	4919      	ldr	r1, [pc, #100]	; (8017954 <tcp_slowtmr+0x2a0>)
 80178f0:	4816      	ldr	r0, [pc, #88]	; (801794c <tcp_slowtmr+0x298>)
 80178f2:	f009 f8f1 	bl	8020ad8 <iprintf>
 80178f6:	7d23      	ldrb	r3, [r4, #20]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80178f8:	2b0a      	cmp	r3, #10
 80178fa:	f47f aefa 	bne.w	80176f2 <tcp_slowtmr+0x3e>
 80178fe:	464b      	mov	r3, r9
 8017900:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8017904:	4914      	ldr	r1, [pc, #80]	; (8017958 <tcp_slowtmr+0x2a4>)
 8017906:	4811      	ldr	r0, [pc, #68]	; (801794c <tcp_slowtmr+0x298>)
 8017908:	f009 f8e6 	bl	8020ad8 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801790c:	f898 2000 	ldrb.w	r2, [r8]
 8017910:	7fa3      	ldrb	r3, [r4, #30]
 8017912:	4293      	cmp	r3, r2
 8017914:	f47f aef3 	bne.w	80176fe <tcp_slowtmr+0x4a>
      continue;
 8017918:	4627      	mov	r7, r4
      pcb = pcb->next;
 801791a:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 801791c:	2c00      	cmp	r4, #0
 801791e:	f47f aede 	bne.w	80176de <tcp_slowtmr+0x2a>
 8017922:	e75b      	b.n	80177dc <tcp_slowtmr+0x128>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8017924:	2a05      	cmp	r2, #5
 8017926:	d9bb      	bls.n	80178a0 <tcp_slowtmr+0x1ec>
    pcb_reset = 0;
 8017928:	f04f 0a00 	mov.w	sl, #0
      ++pcb_remove;
 801792c:	2501      	movs	r5, #1
 801792e:	e717      	b.n	8017760 <tcp_slowtmr+0xac>
 8017930:	2003e27c 	.word	0x2003e27c
 8017934:	2003e278 	.word	0x2003e278
 8017938:	000a4cb8 	.word	0x000a4cb8
 801793c:	10624dd3 	.word	0x10624dd3
 8017940:	2003e274 	.word	0x2003e274
 8017944:	2003e288 	.word	0x2003e288
 8017948:	0803e068 	.word	0x0803e068
 801794c:	08026a84 	.word	0x08026a84
 8017950:	0803dfe0 	.word	0x0803dfe0
 8017954:	0803e00c 	.word	0x0803e00c
 8017958:	0803e038 	.word	0x0803e038
 801795c:	2002a3ed 	.word	0x2002a3ed
 8017960:	0803dc20 	.word	0x0803dc20
 8017964:	0803e12c 	.word	0x0803e12c
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8017968:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 801796c:	2a00      	cmp	r2, #0
 801796e:	db06      	blt.n	801797e <tcp_slowtmr+0x2ca>
 8017970:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8017974:	428a      	cmp	r2, r1
 8017976:	d002      	beq.n	801797e <tcp_slowtmr+0x2ca>
          ++pcb->rtime;
 8017978:	3201      	adds	r2, #1
 801797a:	b212      	sxth	r2, r2
 801797c:	8622      	strh	r2, [r4, #48]	; 0x30
        if (pcb->rtime >= pcb->rto) {
 801797e:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 8017982:	4291      	cmp	r1, r2
 8017984:	f73f aec6 	bgt.w	8017714 <tcp_slowtmr+0x60>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8017988:	4620      	mov	r0, r4
 801798a:	f003 f9e9 	bl	801ad60 <tcp_rexmit_rto_prepare>
 801798e:	2800      	cmp	r0, #0
 8017990:	f040 80d0 	bne.w	8017b34 <tcp_slowtmr+0x480>
 8017994:	7d23      	ldrb	r3, [r4, #20]
            if (pcb->state != SYN_SENT) {
 8017996:	2b02      	cmp	r3, #2
 8017998:	d016      	beq.n	80179c8 <tcp_slowtmr+0x314>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 801799a:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 801799e:	f647 71ff 	movw	r1, #32767	; 0x7fff
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80179a2:	f8df c1f8 	ldr.w	ip, [pc, #504]	; 8017b9c <tcp_slowtmr+0x4e8>
 80179a6:	2a0c      	cmp	r2, #12
 80179a8:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
 80179ac:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 80179b0:	bf28      	it	cs
 80179b2:	220c      	movcs	r2, #12
 80179b4:	eb03 03e0 	add.w	r3, r3, r0, asr #3
 80179b8:	f81c 2002 	ldrb.w	r2, [ip, r2]
 80179bc:	4093      	lsls	r3, r2
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80179be:	428b      	cmp	r3, r1
 80179c0:	bfa8      	it	ge
 80179c2:	460b      	movge	r3, r1
 80179c4:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80179c8:	f8b4 0048 	ldrh.w	r0, [r4, #72]	; 0x48
            pcb->rtime = 0;
 80179cc:	2200      	movs	r2, #0
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80179ce:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80179d2:	8e61      	ldrh	r1, [r4, #50]	; 0x32
            pcb->ssthresh = eff_wnd >> 1;
 80179d4:	4283      	cmp	r3, r0
            pcb->rtime = 0;
 80179d6:	8622      	strh	r2, [r4, #48]	; 0x30
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80179d8:	ea4f 0241 	mov.w	r2, r1, lsl #1
            pcb->cwnd = pcb->mss;
 80179dc:	f8a4 1048 	strh.w	r1, [r4, #72]	; 0x48
            pcb->ssthresh = eff_wnd >> 1;
 80179e0:	bf28      	it	cs
 80179e2:	4603      	movcs	r3, r0
            tcp_rexmit_rto_commit(pcb);
 80179e4:	4620      	mov	r0, r4
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80179e6:	b292      	uxth	r2, r2
            pcb->ssthresh = eff_wnd >> 1;
 80179e8:	085b      	lsrs	r3, r3, #1
 80179ea:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80179ee:	4293      	cmp	r3, r2
            pcb->bytes_acked = 0;
 80179f0:	f04f 0300 	mov.w	r3, #0
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 80179f4:	bf38      	it	cc
 80179f6:	f8a4 204a 	strhcc.w	r2, [r4, #74]	; 0x4a
            pcb->bytes_acked = 0;
 80179fa:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
            tcp_rexmit_rto_commit(pcb);
 80179fe:	f003 fce1 	bl	801b3c4 <tcp_rexmit_rto_commit>
 8017a02:	7d23      	ldrb	r3, [r4, #20]
 8017a04:	e686      	b.n	8017714 <tcp_slowtmr+0x60>
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8017a06:	495b      	ldr	r1, [pc, #364]	; (8017b74 <tcp_slowtmr+0x4c0>)
 8017a08:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
 8017a0c:	fb01 0303 	mla	r3, r1, r3, r0
                 / TCP_SLOW_INTERVAL) {
 8017a10:	4959      	ldr	r1, [pc, #356]	; (8017b78 <tcp_slowtmr+0x4c4>)
 8017a12:	fba1 1303 	umull	r1, r3, r1, r3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017a16:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 8017a1a:	f67f af3e 	bls.w	801789a <tcp_slowtmr+0x1e6>
        err = tcp_keepalive(pcb);
 8017a1e:	4620      	mov	r0, r4
 8017a20:	f003 fd0a 	bl	801b438 <tcp_keepalive>
        if (err == ERR_OK) {
 8017a24:	2800      	cmp	r0, #0
 8017a26:	f47f af38 	bne.w	801789a <tcp_slowtmr+0x1e6>
          pcb->keep_cnt_sent++;
 8017a2a:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
    pcb_reset = 0;
 8017a2e:	4682      	mov	sl, r0
          pcb->keep_cnt_sent++;
 8017a30:	3301      	adds	r3, #1
 8017a32:	f884 309b 	strb.w	r3, [r4, #155]	; 0x9b
 8017a36:	e693      	b.n	8017760 <tcp_slowtmr+0xac>
      tcp_pcb_purge(pcb);
 8017a38:	4620      	mov	r0, r4
 8017a3a:	f7ff fdfb 	bl	8017634 <tcp_pcb_purge>
      if (prev != NULL) {
 8017a3e:	2d00      	cmp	r5, #0
 8017a40:	d063      	beq.n	8017b0a <tcp_slowtmr+0x456>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8017a42:	683b      	ldr	r3, [r7, #0]
 8017a44:	42a3      	cmp	r3, r4
 8017a46:	f000 8086 	beq.w	8017b56 <tcp_slowtmr+0x4a2>
        prev->next = pcb->next;
 8017a4a:	68e3      	ldr	r3, [r4, #12]
 8017a4c:	60eb      	str	r3, [r5, #12]
 8017a4e:	68e3      	ldr	r3, [r4, #12]
      tcp_free(pcb2);
 8017a50:	4620      	mov	r0, r4
      pcb = pcb->next;
 8017a52:	461c      	mov	r4, r3
      tcp_free(pcb2);
 8017a54:	f7ff fbb4 	bl	80171c0 <tcp_free>
  while (pcb != NULL) {
 8017a58:	2c00      	cmp	r4, #0
 8017a5a:	f47f aec9 	bne.w	80177f0 <tcp_slowtmr+0x13c>
 8017a5e:	e6db      	b.n	8017818 <tcp_slowtmr+0x164>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8017a60:	8b25      	ldrh	r5, [r4, #24]
 8017a62:	1d20      	adds	r0, r4, #4
 8017a64:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8017a66:	4623      	mov	r3, r4
 8017a68:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8017a6a:	9502      	str	r5, [sp, #8]
 8017a6c:	8ae5      	ldrh	r5, [r4, #22]
 8017a6e:	9000      	str	r0, [sp, #0]
 8017a70:	4620      	mov	r0, r4
 8017a72:	9501      	str	r5, [sp, #4]
 8017a74:	f003 fa32 	bl	801aedc <tcp_rst>
 8017a78:	e69b      	b.n	80177b2 <tcp_slowtmr+0xfe>
          tcp_output(prev);
 8017a7a:	4620      	mov	r0, r4
 8017a7c:	4627      	mov	r7, r4
      pcb = pcb->next;
 8017a7e:	4654      	mov	r4, sl
          tcp_output(prev);
 8017a80:	f003 faa8 	bl	801afd4 <tcp_output>
  while (pcb != NULL) {
 8017a84:	2c00      	cmp	r4, #0
 8017a86:	f47f ae2a 	bne.w	80176de <tcp_slowtmr+0x2a>
 8017a8a:	e6a7      	b.n	80177dc <tcp_slowtmr+0x128>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8017a8c:	4a3b      	ldr	r2, [pc, #236]	; (8017b7c <tcp_slowtmr+0x4c8>)
 8017a8e:	f894 1099 	ldrb.w	r1, [r4, #153]	; 0x99
          if (pcb->persist_cnt < backoff_cnt) {
 8017a92:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8017a96:	440a      	add	r2, r1
 8017a98:	f812 2c01 	ldrb.w	r2, [r2, #-1]
          if (pcb->persist_cnt < backoff_cnt) {
 8017a9c:	4293      	cmp	r3, r2
 8017a9e:	d323      	bcc.n	8017ae8 <tcp_slowtmr+0x434>
            if (pcb->snd_wnd == 0) {
 8017aa0:	f8b4 5060 	ldrh.w	r5, [r4, #96]	; 0x60
 8017aa4:	2d00      	cmp	r5, #0
 8017aa6:	d04f      	beq.n	8017b48 <tcp_slowtmr+0x494>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8017aa8:	4629      	mov	r1, r5
 8017aaa:	4620      	mov	r0, r4
 8017aac:	f002 ff9a 	bl	801a9e4 <tcp_split_unsent_seg>
 8017ab0:	2800      	cmp	r0, #0
 8017ab2:	d058      	beq.n	8017b66 <tcp_slowtmr+0x4b2>
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8017ab4:	f894 2099 	ldrb.w	r2, [r4, #153]	; 0x99
              pcb->persist_cnt = 0;
 8017ab8:	2500      	movs	r5, #0
 8017aba:	7d23      	ldrb	r3, [r4, #20]
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8017abc:	2a06      	cmp	r2, #6
              pcb->persist_cnt = 0;
 8017abe:	f884 5098 	strb.w	r5, [r4, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8017ac2:	f63f ae27 	bhi.w	8017714 <tcp_slowtmr+0x60>
                pcb->persist_backoff++;
 8017ac6:	3201      	adds	r2, #1
 8017ac8:	f884 2099 	strb.w	r2, [r4, #153]	; 0x99
 8017acc:	e622      	b.n	8017714 <tcp_slowtmr+0x60>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8017ace:	42a3      	cmp	r3, r4
 8017ad0:	d006      	beq.n	8017ae0 <tcp_slowtmr+0x42c>
 8017ad2:	464b      	mov	r3, r9
 8017ad4:	f240 5271 	movw	r2, #1393	; 0x571
 8017ad8:	4929      	ldr	r1, [pc, #164]	; (8017b80 <tcp_slowtmr+0x4cc>)
 8017ada:	482a      	ldr	r0, [pc, #168]	; (8017b84 <tcp_slowtmr+0x4d0>)
 8017adc:	f008 fffc 	bl	8020ad8 <iprintf>
        tcp_active_pcbs = pcb->next;
 8017ae0:	68e3      	ldr	r3, [r4, #12]
 8017ae2:	4a29      	ldr	r2, [pc, #164]	; (8017b88 <tcp_slowtmr+0x4d4>)
 8017ae4:	6013      	str	r3, [r2, #0]
 8017ae6:	e660      	b.n	80177aa <tcp_slowtmr+0xf6>
            pcb->persist_cnt++;
 8017ae8:	3301      	adds	r3, #1
 8017aea:	b2db      	uxtb	r3, r3
          if (pcb->persist_cnt >= backoff_cnt) {
 8017aec:	4293      	cmp	r3, r2
            pcb->persist_cnt++;
 8017aee:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8017af2:	d2d5      	bcs.n	8017aa0 <tcp_slowtmr+0x3ec>
 8017af4:	7d23      	ldrb	r3, [r4, #20]
    pcb_remove = 0;
 8017af6:	2500      	movs	r5, #0
 8017af8:	e60c      	b.n	8017714 <tcp_slowtmr+0x60>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8017afa:	464b      	mov	r3, r9
 8017afc:	f240 526d 	movw	r2, #1389	; 0x56d
 8017b00:	4922      	ldr	r1, [pc, #136]	; (8017b8c <tcp_slowtmr+0x4d8>)
 8017b02:	4820      	ldr	r0, [pc, #128]	; (8017b84 <tcp_slowtmr+0x4d0>)
 8017b04:	f008 ffe8 	bl	8020ad8 <iprintf>
 8017b08:	e64d      	b.n	80177a6 <tcp_slowtmr+0xf2>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8017b0a:	683b      	ldr	r3, [r7, #0]
 8017b0c:	42a3      	cmp	r3, r4
 8017b0e:	d006      	beq.n	8017b1e <tcp_slowtmr+0x46a>
 8017b10:	464b      	mov	r3, r9
 8017b12:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8017b16:	491e      	ldr	r1, [pc, #120]	; (8017b90 <tcp_slowtmr+0x4dc>)
 8017b18:	4640      	mov	r0, r8
 8017b1a:	f008 ffdd 	bl	8020ad8 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8017b1e:	68e3      	ldr	r3, [r4, #12]
 8017b20:	603b      	str	r3, [r7, #0]
 8017b22:	e795      	b.n	8017a50 <tcp_slowtmr+0x39c>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8017b24:	464b      	mov	r3, r9
 8017b26:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8017b2a:	491a      	ldr	r1, [pc, #104]	; (8017b94 <tcp_slowtmr+0x4e0>)
 8017b2c:	4815      	ldr	r0, [pc, #84]	; (8017b84 <tcp_slowtmr+0x4d0>)
 8017b2e:	f008 ffd3 	bl	8020ad8 <iprintf>
 8017b32:	e6c6      	b.n	80178c2 <tcp_slowtmr+0x20e>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8017b34:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8017b36:	7d23      	ldrb	r3, [r4, #20]
 8017b38:	2a00      	cmp	r2, #0
 8017b3a:	f47f adeb 	bne.w	8017714 <tcp_slowtmr+0x60>
 8017b3e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8017b40:	2a00      	cmp	r2, #0
 8017b42:	f47f af28 	bne.w	8017996 <tcp_slowtmr+0x2e2>
 8017b46:	e5e5      	b.n	8017714 <tcp_slowtmr+0x60>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8017b48:	4620      	mov	r0, r4
 8017b4a:	f003 fc9f 	bl	801b48c <tcp_zero_window_probe>
 8017b4e:	2800      	cmp	r0, #0
 8017b50:	d0b0      	beq.n	8017ab4 <tcp_slowtmr+0x400>
 8017b52:	7d23      	ldrb	r3, [r4, #20]
 8017b54:	e5de      	b.n	8017714 <tcp_slowtmr+0x60>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8017b56:	464b      	mov	r3, r9
 8017b58:	f240 52af 	movw	r2, #1455	; 0x5af
 8017b5c:	490e      	ldr	r1, [pc, #56]	; (8017b98 <tcp_slowtmr+0x4e4>)
 8017b5e:	4640      	mov	r0, r8
 8017b60:	f008 ffba 	bl	8020ad8 <iprintf>
 8017b64:	e771      	b.n	8017a4a <tcp_slowtmr+0x396>
                if (tcp_output(pcb) == ERR_OK) {
 8017b66:	4620      	mov	r0, r4
 8017b68:	f003 fa34 	bl	801afd4 <tcp_output>
 8017b6c:	2800      	cmp	r0, #0
 8017b6e:	d1a1      	bne.n	8017ab4 <tcp_slowtmr+0x400>
    pcb_remove = 0;
 8017b70:	4605      	mov	r5, r0
 8017b72:	e7ee      	b.n	8017b52 <tcp_slowtmr+0x49e>
 8017b74:	000124f8 	.word	0x000124f8
 8017b78:	10624dd3 	.word	0x10624dd3
 8017b7c:	0803de94 	.word	0x0803de94
 8017b80:	0803e100 	.word	0x0803e100
 8017b84:	08026a84 	.word	0x08026a84
 8017b88:	2003e278 	.word	0x2003e278
 8017b8c:	0803e0d4 	.word	0x0803e0d4
 8017b90:	0803e184 	.word	0x0803e184
 8017b94:	0803e09c 	.word	0x0803e09c
 8017b98:	0803e15c 	.word	0x0803e15c
 8017b9c:	0803db60 	.word	0x0803db60

08017ba0 <tcp_pcb_remove>:
{
 8017ba0:	b538      	push	{r3, r4, r5, lr}
 8017ba2:	4605      	mov	r5, r0
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8017ba4:	460c      	mov	r4, r1
 8017ba6:	2900      	cmp	r1, #0
 8017ba8:	d04f      	beq.n	8017c4a <tcp_pcb_remove+0xaa>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8017baa:	2d00      	cmp	r5, #0
 8017bac:	d056      	beq.n	8017c5c <tcp_pcb_remove+0xbc>
  TCP_RMV(pcblist, pcb);
 8017bae:	682a      	ldr	r2, [r5, #0]
 8017bb0:	42a2      	cmp	r2, r4
 8017bb2:	d047      	beq.n	8017c44 <tcp_pcb_remove+0xa4>
 8017bb4:	b14a      	cbz	r2, 8017bca <tcp_pcb_remove+0x2a>
 8017bb6:	68d3      	ldr	r3, [r2, #12]
 8017bb8:	429c      	cmp	r4, r3
 8017bba:	d03f      	beq.n	8017c3c <tcp_pcb_remove+0x9c>
 8017bbc:	b12b      	cbz	r3, 8017bca <tcp_pcb_remove+0x2a>
 8017bbe:	68da      	ldr	r2, [r3, #12]
 8017bc0:	42a2      	cmp	r2, r4
 8017bc2:	d03c      	beq.n	8017c3e <tcp_pcb_remove+0x9e>
 8017bc4:	4613      	mov	r3, r2
 8017bc6:	2b00      	cmp	r3, #0
 8017bc8:	d1f9      	bne.n	8017bbe <tcp_pcb_remove+0x1e>
 8017bca:	2300      	movs	r3, #0
  tcp_pcb_purge(pcb);
 8017bcc:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 8017bce:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 8017bd0:	f7ff fd30 	bl	8017634 <tcp_pcb_purge>
  if ((pcb->state != TIME_WAIT) &&
 8017bd4:	7d23      	ldrb	r3, [r4, #20]
 8017bd6:	2b0a      	cmp	r3, #10
 8017bd8:	d02a      	beq.n	8017c30 <tcp_pcb_remove+0x90>
 8017bda:	2b01      	cmp	r3, #1
 8017bdc:	d028      	beq.n	8017c30 <tcp_pcb_remove+0x90>
      (pcb->flags & TF_ACK_DELAY)) {
 8017bde:	8b63      	ldrh	r3, [r4, #26]
      (pcb->state != LISTEN) &&
 8017be0:	07da      	lsls	r2, r3, #31
 8017be2:	d41e      	bmi.n	8017c22 <tcp_pcb_remove+0x82>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8017be4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8017be6:	b133      	cbz	r3, 8017bf6 <tcp_pcb_remove+0x56>
 8017be8:	4b20      	ldr	r3, [pc, #128]	; (8017c6c <tcp_pcb_remove+0xcc>)
 8017bea:	f640 0293 	movw	r2, #2195	; 0x893
 8017bee:	4920      	ldr	r1, [pc, #128]	; (8017c70 <tcp_pcb_remove+0xd0>)
 8017bf0:	4820      	ldr	r0, [pc, #128]	; (8017c74 <tcp_pcb_remove+0xd4>)
 8017bf2:	f008 ff71 	bl	8020ad8 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8017bf6:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8017bf8:	b133      	cbz	r3, 8017c08 <tcp_pcb_remove+0x68>
 8017bfa:	4b1c      	ldr	r3, [pc, #112]	; (8017c6c <tcp_pcb_remove+0xcc>)
 8017bfc:	f640 0294 	movw	r2, #2196	; 0x894
 8017c00:	491d      	ldr	r1, [pc, #116]	; (8017c78 <tcp_pcb_remove+0xd8>)
 8017c02:	481c      	ldr	r0, [pc, #112]	; (8017c74 <tcp_pcb_remove+0xd4>)
 8017c04:	f008 ff68 	bl	8020ad8 <iprintf>
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8017c08:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8017c0a:	b133      	cbz	r3, 8017c1a <tcp_pcb_remove+0x7a>
 8017c0c:	4b17      	ldr	r3, [pc, #92]	; (8017c6c <tcp_pcb_remove+0xcc>)
 8017c0e:	f640 0296 	movw	r2, #2198	; 0x896
 8017c12:	491a      	ldr	r1, [pc, #104]	; (8017c7c <tcp_pcb_remove+0xdc>)
 8017c14:	4817      	ldr	r0, [pc, #92]	; (8017c74 <tcp_pcb_remove+0xd4>)
 8017c16:	f008 ff5f 	bl	8020ad8 <iprintf>
  pcb->state = CLOSED;
 8017c1a:	2300      	movs	r3, #0
 8017c1c:	7523      	strb	r3, [r4, #20]
  pcb->local_port = 0;
 8017c1e:	82e3      	strh	r3, [r4, #22]
}
 8017c20:	bd38      	pop	{r3, r4, r5, pc}
    tcp_ack_now(pcb);
 8017c22:	f043 0302 	orr.w	r3, r3, #2
    tcp_output(pcb);
 8017c26:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 8017c28:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 8017c2a:	f003 f9d3 	bl	801afd4 <tcp_output>
 8017c2e:	7d23      	ldrb	r3, [r4, #20]
  if (pcb->state != LISTEN) {
 8017c30:	2b01      	cmp	r3, #1
 8017c32:	d0f2      	beq.n	8017c1a <tcp_pcb_remove+0x7a>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8017c34:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8017c36:	2b00      	cmp	r3, #0
 8017c38:	d1d6      	bne.n	8017be8 <tcp_pcb_remove+0x48>
 8017c3a:	e7dc      	b.n	8017bf6 <tcp_pcb_remove+0x56>
  TCP_RMV(pcblist, pcb);
 8017c3c:	4613      	mov	r3, r2
 8017c3e:	68e2      	ldr	r2, [r4, #12]
 8017c40:	60da      	str	r2, [r3, #12]
 8017c42:	e7c2      	b.n	8017bca <tcp_pcb_remove+0x2a>
 8017c44:	68e3      	ldr	r3, [r4, #12]
 8017c46:	602b      	str	r3, [r5, #0]
 8017c48:	e7bf      	b.n	8017bca <tcp_pcb_remove+0x2a>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8017c4a:	4b08      	ldr	r3, [pc, #32]	; (8017c6c <tcp_pcb_remove+0xcc>)
 8017c4c:	f640 0283 	movw	r2, #2179	; 0x883
 8017c50:	490b      	ldr	r1, [pc, #44]	; (8017c80 <tcp_pcb_remove+0xe0>)
 8017c52:	4808      	ldr	r0, [pc, #32]	; (8017c74 <tcp_pcb_remove+0xd4>)
 8017c54:	f008 ff40 	bl	8020ad8 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8017c58:	2d00      	cmp	r5, #0
 8017c5a:	d1a8      	bne.n	8017bae <tcp_pcb_remove+0xe>
 8017c5c:	4b03      	ldr	r3, [pc, #12]	; (8017c6c <tcp_pcb_remove+0xcc>)
 8017c5e:	f640 0284 	movw	r2, #2180	; 0x884
 8017c62:	4908      	ldr	r1, [pc, #32]	; (8017c84 <tcp_pcb_remove+0xe4>)
 8017c64:	4803      	ldr	r0, [pc, #12]	; (8017c74 <tcp_pcb_remove+0xd4>)
 8017c66:	f008 ff37 	bl	8020ad8 <iprintf>
 8017c6a:	e7a0      	b.n	8017bae <tcp_pcb_remove+0xe>
 8017c6c:	0803dc20 	.word	0x0803dc20
 8017c70:	0803de48 	.word	0x0803de48
 8017c74:	08026a84 	.word	0x08026a84
 8017c78:	0803de60 	.word	0x0803de60
 8017c7c:	0803de7c 	.word	0x0803de7c
 8017c80:	0803de0c 	.word	0x0803de0c
 8017c84:	0803de28 	.word	0x0803de28

08017c88 <tcp_abandon>:
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8017c88:	2800      	cmp	r0, #0
 8017c8a:	d07e      	beq.n	8017d8a <tcp_abandon+0x102>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8017c8c:	7d03      	ldrb	r3, [r0, #20]
 8017c8e:	2b01      	cmp	r3, #1
{
 8017c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c94:	460d      	mov	r5, r1
 8017c96:	b085      	sub	sp, #20
 8017c98:	4604      	mov	r4, r0
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8017c9a:	d062      	beq.n	8017d62 <tcp_abandon+0xda>
  if (pcb->state == TIME_WAIT) {
 8017c9c:	2b0a      	cmp	r3, #10
 8017c9e:	d06a      	beq.n	8017d76 <tcp_abandon+0xee>
    seqno = pcb->snd_nxt;
 8017ca0:	f8d4 9050 	ldr.w	r9, [r4, #80]	; 0x50
    ackno = pcb->rcv_nxt;
 8017ca4:	f8d4 a024 	ldr.w	sl, [r4, #36]	; 0x24
    errf = pcb->errf;
 8017ca8:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
    errf_arg = pcb->callback_arg;
 8017cac:	f8d4 8010 	ldr.w	r8, [r4, #16]
 8017cb0:	8ae7      	ldrh	r7, [r4, #22]
    if (pcb->state == CLOSED) {
 8017cb2:	b98b      	cbnz	r3, 8017cd8 <tcp_abandon+0x50>
      if (pcb->local_port != 0) {
 8017cb4:	2f00      	cmp	r7, #0
 8017cb6:	d03f      	beq.n	8017d38 <tcp_abandon+0xb0>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017cb8:	4b3b      	ldr	r3, [pc, #236]	; (8017da8 <tcp_abandon+0x120>)
 8017cba:	681a      	ldr	r2, [r3, #0]
 8017cbc:	42a2      	cmp	r2, r4
 8017cbe:	d049      	beq.n	8017d54 <tcp_abandon+0xcc>
 8017cc0:	2a00      	cmp	r2, #0
 8017cc2:	d049      	beq.n	8017d58 <tcp_abandon+0xd0>
 8017cc4:	68d3      	ldr	r3, [r2, #12]
 8017cc6:	429c      	cmp	r4, r3
 8017cc8:	d066      	beq.n	8017d98 <tcp_abandon+0x110>
 8017cca:	2b00      	cmp	r3, #0
 8017ccc:	d044      	beq.n	8017d58 <tcp_abandon+0xd0>
 8017cce:	68da      	ldr	r2, [r3, #12]
 8017cd0:	42a2      	cmp	r2, r4
 8017cd2:	d062      	beq.n	8017d9a <tcp_abandon+0x112>
 8017cd4:	4613      	mov	r3, r2
 8017cd6:	e7f8      	b.n	8017cca <tcp_abandon+0x42>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8017cd8:	4621      	mov	r1, r4
 8017cda:	4834      	ldr	r0, [pc, #208]	; (8017dac <tcp_abandon+0x124>)
 8017cdc:	f7ff ff60 	bl	8017ba0 <tcp_pcb_remove>
 8017ce0:	4b33      	ldr	r3, [pc, #204]	; (8017db0 <tcp_abandon+0x128>)
 8017ce2:	2201      	movs	r2, #1
 8017ce4:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 8017ce6:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8017ce8:	b130      	cbz	r0, 8017cf8 <tcp_abandon+0x70>
    struct tcp_seg *next = seg->next;
 8017cea:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 8017cee:	f7ff fbcf 	bl	8017490 <tcp_seg_free>
  while (seg != NULL) {
 8017cf2:	4658      	mov	r0, fp
 8017cf4:	2800      	cmp	r0, #0
 8017cf6:	d1f8      	bne.n	8017cea <tcp_abandon+0x62>
    if (pcb->unsent != NULL) {
 8017cf8:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8017cfa:	b130      	cbz	r0, 8017d0a <tcp_abandon+0x82>
    struct tcp_seg *next = seg->next;
 8017cfc:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 8017d00:	f7ff fbc6 	bl	8017490 <tcp_seg_free>
  while (seg != NULL) {
 8017d04:	4658      	mov	r0, fp
 8017d06:	2800      	cmp	r0, #0
 8017d08:	d1f8      	bne.n	8017cfc <tcp_abandon+0x74>
    if (pcb->ooseq != NULL) {
 8017d0a:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8017d0c:	b130      	cbz	r0, 8017d1c <tcp_abandon+0x94>
    struct tcp_seg *next = seg->next;
 8017d0e:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 8017d12:	f7ff fbbd 	bl	8017490 <tcp_seg_free>
  while (seg != NULL) {
 8017d16:	4658      	mov	r0, fp
 8017d18:	2800      	cmp	r0, #0
 8017d1a:	d1f8      	bne.n	8017d0e <tcp_abandon+0x86>
    if (send_rst) {
 8017d1c:	b975      	cbnz	r5, 8017d3c <tcp_abandon+0xb4>
    tcp_free(pcb);
 8017d1e:	4620      	mov	r0, r4
 8017d20:	f7ff fa4e 	bl	80171c0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8017d24:	2e00      	cmp	r6, #0
 8017d26:	d03b      	beq.n	8017da0 <tcp_abandon+0x118>
 8017d28:	4640      	mov	r0, r8
 8017d2a:	f06f 010c 	mvn.w	r1, #12
 8017d2e:	4633      	mov	r3, r6
}
 8017d30:	b005      	add	sp, #20
 8017d32:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8017d36:	4718      	bx	r3
    int send_rst = 0;
 8017d38:	461d      	mov	r5, r3
 8017d3a:	e7d4      	b.n	8017ce6 <tcp_abandon+0x5e>
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8017d3c:	8b23      	ldrh	r3, [r4, #24]
 8017d3e:	1d25      	adds	r5, r4, #4
 8017d40:	4652      	mov	r2, sl
 8017d42:	4649      	mov	r1, r9
 8017d44:	9302      	str	r3, [sp, #8]
 8017d46:	4620      	mov	r0, r4
 8017d48:	4623      	mov	r3, r4
 8017d4a:	9701      	str	r7, [sp, #4]
 8017d4c:	9500      	str	r5, [sp, #0]
 8017d4e:	f003 f8c5 	bl	801aedc <tcp_rst>
 8017d52:	e7e4      	b.n	8017d1e <tcp_abandon+0x96>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017d54:	68e2      	ldr	r2, [r4, #12]
 8017d56:	601a      	str	r2, [r3, #0]
 8017d58:	2300      	movs	r3, #0
    u16_t local_port = 0;
 8017d5a:	461f      	mov	r7, r3
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017d5c:	60e3      	str	r3, [r4, #12]
    int send_rst = 0;
 8017d5e:	461d      	mov	r5, r3
 8017d60:	e7c1      	b.n	8017ce6 <tcp_abandon+0x5e>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8017d62:	4b14      	ldr	r3, [pc, #80]	; (8017db4 <tcp_abandon+0x12c>)
 8017d64:	f240 2241 	movw	r2, #577	; 0x241
 8017d68:	4913      	ldr	r1, [pc, #76]	; (8017db8 <tcp_abandon+0x130>)
 8017d6a:	4814      	ldr	r0, [pc, #80]	; (8017dbc <tcp_abandon+0x134>)
 8017d6c:	f008 feb4 	bl	8020ad8 <iprintf>
 8017d70:	7d23      	ldrb	r3, [r4, #20]
  if (pcb->state == TIME_WAIT) {
 8017d72:	2b0a      	cmp	r3, #10
 8017d74:	d194      	bne.n	8017ca0 <tcp_abandon+0x18>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8017d76:	4621      	mov	r1, r4
 8017d78:	4811      	ldr	r0, [pc, #68]	; (8017dc0 <tcp_abandon+0x138>)
 8017d7a:	f7ff ff11 	bl	8017ba0 <tcp_pcb_remove>
    tcp_free(pcb);
 8017d7e:	4620      	mov	r0, r4
}
 8017d80:	b005      	add	sp, #20
 8017d82:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    tcp_free(pcb);
 8017d86:	f7ff ba1b 	b.w	80171c0 <tcp_free>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8017d8a:	4b0a      	ldr	r3, [pc, #40]	; (8017db4 <tcp_abandon+0x12c>)
 8017d8c:	f240 223d 	movw	r2, #573	; 0x23d
 8017d90:	490c      	ldr	r1, [pc, #48]	; (8017dc4 <tcp_abandon+0x13c>)
 8017d92:	480a      	ldr	r0, [pc, #40]	; (8017dbc <tcp_abandon+0x134>)
 8017d94:	f008 bea0 	b.w	8020ad8 <iprintf>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017d98:	4613      	mov	r3, r2
 8017d9a:	68e2      	ldr	r2, [r4, #12]
 8017d9c:	60da      	str	r2, [r3, #12]
 8017d9e:	e7db      	b.n	8017d58 <tcp_abandon+0xd0>
}
 8017da0:	b005      	add	sp, #20
 8017da2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017da6:	bf00      	nop
 8017da8:	2003e284 	.word	0x2003e284
 8017dac:	2003e278 	.word	0x2003e278
 8017db0:	2003e274 	.word	0x2003e274
 8017db4:	0803dc20 	.word	0x0803dc20
 8017db8:	0803db0c 	.word	0x0803db0c
 8017dbc:	08026a84 	.word	0x08026a84
 8017dc0:	2003e288 	.word	0x2003e288
 8017dc4:	0803daf0 	.word	0x0803daf0

08017dc8 <tcp_abort>:
  tcp_abandon(pcb, 1);
 8017dc8:	2101      	movs	r1, #1
 8017dca:	f7ff bf5d 	b.w	8017c88 <tcp_abandon>
 8017dce:	bf00      	nop

08017dd0 <tcp_accept_null>:
{
 8017dd0:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8017dd2:	460c      	mov	r4, r1
 8017dd4:	b131      	cbz	r1, 8017de4 <tcp_accept_null+0x14>
  tcp_abandon(pcb, 1);
 8017dd6:	4620      	mov	r0, r4
 8017dd8:	2101      	movs	r1, #1
 8017dda:	f7ff ff55 	bl	8017c88 <tcp_abandon>
}
 8017dde:	f06f 000c 	mvn.w	r0, #12
 8017de2:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8017de4:	4b06      	ldr	r3, [pc, #24]	; (8017e00 <tcp_accept_null+0x30>)
 8017de6:	f240 320f 	movw	r2, #783	; 0x30f
 8017dea:	4906      	ldr	r1, [pc, #24]	; (8017e04 <tcp_accept_null+0x34>)
 8017dec:	4806      	ldr	r0, [pc, #24]	; (8017e08 <tcp_accept_null+0x38>)
 8017dee:	f008 fe73 	bl	8020ad8 <iprintf>
  tcp_abandon(pcb, 1);
 8017df2:	4620      	mov	r0, r4
 8017df4:	2101      	movs	r1, #1
 8017df6:	f7ff ff47 	bl	8017c88 <tcp_abandon>
}
 8017dfa:	f06f 000c 	mvn.w	r0, #12
 8017dfe:	bd10      	pop	{r4, pc}
 8017e00:	0803dc20 	.word	0x0803dc20
 8017e04:	0803db40 	.word	0x0803db40
 8017e08:	08026a84 	.word	0x08026a84

08017e0c <tcp_netif_ip_addr_changed_pcblist>:
{
 8017e0c:	b570      	push	{r4, r5, r6, lr}
 8017e0e:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8017e10:	4606      	mov	r6, r0
 8017e12:	b178      	cbz	r0, 8017e34 <tcp_netif_ip_addr_changed_pcblist+0x28>
  while (pcb != NULL) {
 8017e14:	b13c      	cbz	r4, 8017e26 <tcp_netif_ip_addr_changed_pcblist+0x1a>
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8017e16:	6822      	ldr	r2, [r4, #0]
 8017e18:	6833      	ldr	r3, [r6, #0]
 8017e1a:	68e5      	ldr	r5, [r4, #12]
 8017e1c:	429a      	cmp	r2, r3
 8017e1e:	d003      	beq.n	8017e28 <tcp_netif_ip_addr_changed_pcblist+0x1c>
  while (pcb != NULL) {
 8017e20:	462c      	mov	r4, r5
 8017e22:	2c00      	cmp	r4, #0
 8017e24:	d1f7      	bne.n	8017e16 <tcp_netif_ip_addr_changed_pcblist+0xa>
}
 8017e26:	bd70      	pop	{r4, r5, r6, pc}
  tcp_abandon(pcb, 1);
 8017e28:	4620      	mov	r0, r4
 8017e2a:	2101      	movs	r1, #1
 8017e2c:	f7ff ff2c 	bl	8017c88 <tcp_abandon>
  while (pcb != NULL) {
 8017e30:	462c      	mov	r4, r5
 8017e32:	e7f6      	b.n	8017e22 <tcp_netif_ip_addr_changed_pcblist+0x16>
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8017e34:	4b03      	ldr	r3, [pc, #12]	; (8017e44 <tcp_netif_ip_addr_changed_pcblist+0x38>)
 8017e36:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8017e3a:	4903      	ldr	r1, [pc, #12]	; (8017e48 <tcp_netif_ip_addr_changed_pcblist+0x3c>)
 8017e3c:	4803      	ldr	r0, [pc, #12]	; (8017e4c <tcp_netif_ip_addr_changed_pcblist+0x40>)
 8017e3e:	f008 fe4b 	bl	8020ad8 <iprintf>
 8017e42:	e7e7      	b.n	8017e14 <tcp_netif_ip_addr_changed_pcblist+0x8>
 8017e44:	0803dc20 	.word	0x0803dc20
 8017e48:	0803dd90 	.word	0x0803dd90
 8017e4c:	08026a84 	.word	0x08026a84

08017e50 <tcp_kill_state>:
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017e50:	4b0f      	ldr	r3, [pc, #60]	; (8017e90 <tcp_kill_state+0x40>)
 8017e52:	6819      	ldr	r1, [r3, #0]
 8017e54:	b1d1      	cbz	r1, 8017e8c <tcp_kill_state+0x3c>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017e56:	4b0f      	ldr	r3, [pc, #60]	; (8017e94 <tcp_kill_state+0x44>)
  inactivity = 0;
 8017e58:	2200      	movs	r2, #0
{
 8017e5a:	b430      	push	{r4, r5}
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017e5c:	681d      	ldr	r5, [r3, #0]
  inactive = NULL;
 8017e5e:	4614      	mov	r4, r2
 8017e60:	e001      	b.n	8017e66 <tcp_kill_state+0x16>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017e62:	68c9      	ldr	r1, [r1, #12]
 8017e64:	b159      	cbz	r1, 8017e7e <tcp_kill_state+0x2e>
    if (pcb->state == state) {
 8017e66:	7d0b      	ldrb	r3, [r1, #20]
 8017e68:	4283      	cmp	r3, r0
 8017e6a:	d1fa      	bne.n	8017e62 <tcp_kill_state+0x12>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017e6c:	6a0b      	ldr	r3, [r1, #32]
 8017e6e:	1aeb      	subs	r3, r5, r3
 8017e70:	4293      	cmp	r3, r2
 8017e72:	d3f6      	bcc.n	8017e62 <tcp_kill_state+0x12>
 8017e74:	460c      	mov	r4, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017e76:	68c9      	ldr	r1, [r1, #12]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017e78:	461a      	mov	r2, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017e7a:	2900      	cmp	r1, #0
 8017e7c:	d1f3      	bne.n	8017e66 <tcp_kill_state+0x16>
  if (inactive != NULL) {
 8017e7e:	b11c      	cbz	r4, 8017e88 <tcp_kill_state+0x38>
    tcp_abandon(inactive, 0);
 8017e80:	4620      	mov	r0, r4
}
 8017e82:	bc30      	pop	{r4, r5}
    tcp_abandon(inactive, 0);
 8017e84:	f7ff bf00 	b.w	8017c88 <tcp_abandon>
}
 8017e88:	bc30      	pop	{r4, r5}
 8017e8a:	4770      	bx	lr
 8017e8c:	4770      	bx	lr
 8017e8e:	bf00      	nop
 8017e90:	2003e278 	.word	0x2003e278
 8017e94:	2003e27c 	.word	0x2003e27c

08017e98 <tcp_alloc>:
{
 8017e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017e9a:	f44f 62e6 	mov.w	r2, #1840	; 0x730
{
 8017e9e:	4604      	mov	r4, r0
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017ea0:	495f      	ldr	r1, [pc, #380]	; (8018020 <tcp_alloc+0x188>)
 8017ea2:	2002      	movs	r0, #2
 8017ea4:	f7fe f9c2 	bl	801622c <memp_malloc_fn>
  if (pcb == NULL) {
 8017ea8:	b340      	cbz	r0, 8017efc <tcp_alloc+0x64>
 8017eaa:	4603      	mov	r3, r0
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8017eac:	229c      	movs	r2, #156	; 0x9c
 8017eae:	2100      	movs	r1, #0
 8017eb0:	4618      	mov	r0, r3
    pcb->ttl = TCP_TTL;
 8017eb2:	26ff      	movs	r6, #255	; 0xff
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8017eb4:	f007 fe8f 	bl	801fbd6 <memset>
    pcb->last_timer = tcp_timer_ctr;
 8017eb8:	4a5a      	ldr	r2, [pc, #360]	; (8018024 <tcp_alloc+0x18c>)
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8017eba:	4603      	mov	r3, r0
    pcb->tmr = tcp_ticks;
 8017ebc:	485a      	ldr	r0, [pc, #360]	; (8018028 <tcp_alloc+0x190>)
    pcb->snd_buf = TCP_SND_BUF;
 8017ebe:	f44f 6186 	mov.w	r1, #1072	; 0x430
    pcb->tmr = tcp_ticks;
 8017ec2:	6805      	ldr	r5, [r0, #0]
    pcb->last_timer = tcp_timer_ctr;
 8017ec4:	7810      	ldrb	r0, [r2, #0]
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8017ec6:	2206      	movs	r2, #6
    pcb->prio = prio;
 8017ec8:	755c      	strb	r4, [r3, #21]
    pcb->cwnd = 1;
 8017eca:	2401      	movs	r4, #1
    pcb->last_timer = tcp_timer_ctr;
 8017ecc:	7798      	strb	r0, [r3, #30]
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8017ece:	4857      	ldr	r0, [pc, #348]	; (801802c <tcp_alloc+0x194>)
    pcb->tmr = tcp_ticks;
 8017ed0:	621d      	str	r5, [r3, #32]
    pcb->snd_buf = TCP_SND_BUF;
 8017ed2:	f8a3 1064 	strh.w	r1, [r3, #100]	; 0x64
    pcb->ssthresh = TCP_SND_BUF;
 8017ed6:	f8a3 104a 	strh.w	r1, [r3, #74]	; 0x4a
    pcb->rtime = -1;
 8017eda:	4d55      	ldr	r5, [pc, #340]	; (8018030 <tcp_alloc+0x198>)
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8017edc:	6298      	str	r0, [r3, #40]	; 0x28
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8017ede:	4955      	ldr	r1, [pc, #340]	; (8018034 <tcp_alloc+0x19c>)
    pcb->recv = tcp_recv_null;
 8017ee0:	4855      	ldr	r0, [pc, #340]	; (8018038 <tcp_alloc+0x1a0>)
    pcb->ttl = TCP_TTL;
 8017ee2:	72de      	strb	r6, [r3, #11]
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8017ee4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8017ee8:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8017eea:	631d      	str	r5, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8017eec:	f8a3 4048 	strh.w	r4, [r3, #72]	; 0x48
    pcb->recv = tcp_recv_null;
 8017ef0:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8017ef4:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
}
 8017ef8:	4618      	mov	r0, r3
 8017efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8017efc:	4d4f      	ldr	r5, [pc, #316]	; (801803c <tcp_alloc+0x1a4>)
 8017efe:	682b      	ldr	r3, [r5, #0]
  while (pcb != NULL) {
 8017f00:	b913      	cbnz	r3, 8017f08 <tcp_alloc+0x70>
 8017f02:	e00e      	b.n	8017f22 <tcp_alloc+0x8a>
 8017f04:	4633      	mov	r3, r6
 8017f06:	b166      	cbz	r6, 8017f22 <tcp_alloc+0x8a>
    if (pcb->flags & TF_CLOSEPEND) {
 8017f08:	8b5a      	ldrh	r2, [r3, #26]
    struct tcp_pcb *next = pcb->next;
 8017f0a:	68de      	ldr	r6, [r3, #12]
    if (pcb->flags & TF_CLOSEPEND) {
 8017f0c:	0711      	lsls	r1, r2, #28
 8017f0e:	d5f9      	bpl.n	8017f04 <tcp_alloc+0x6c>
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8017f10:	f022 0208 	bic.w	r2, r2, #8
      tcp_close_shutdown_fin(pcb);
 8017f14:	4618      	mov	r0, r3
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8017f16:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8017f18:	f7ff f912 	bl	8017140 <tcp_close_shutdown_fin>
  while (pcb != NULL) {
 8017f1c:	4633      	mov	r3, r6
 8017f1e:	2e00      	cmp	r6, #0
 8017f20:	d1f2      	bne.n	8017f08 <tcp_alloc+0x70>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017f22:	4b47      	ldr	r3, [pc, #284]	; (8018040 <tcp_alloc+0x1a8>)
 8017f24:	681b      	ldr	r3, [r3, #0]
 8017f26:	b193      	cbz	r3, 8017f4e <tcp_alloc+0xb6>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017f28:	4a3f      	ldr	r2, [pc, #252]	; (8018028 <tcp_alloc+0x190>)
 8017f2a:	4618      	mov	r0, r3
 8017f2c:	6a19      	ldr	r1, [r3, #32]
 8017f2e:	6816      	ldr	r6, [r2, #0]
 8017f30:	1a71      	subs	r1, r6, r1
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017f32:	68db      	ldr	r3, [r3, #12]
 8017f34:	b143      	cbz	r3, 8017f48 <tcp_alloc+0xb0>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017f36:	6a1a      	ldr	r2, [r3, #32]
 8017f38:	1ab2      	subs	r2, r6, r2
 8017f3a:	428a      	cmp	r2, r1
 8017f3c:	d3f9      	bcc.n	8017f32 <tcp_alloc+0x9a>
 8017f3e:	4618      	mov	r0, r3
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017f40:	68db      	ldr	r3, [r3, #12]
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017f42:	4611      	mov	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017f44:	2b00      	cmp	r3, #0
 8017f46:	d1f6      	bne.n	8017f36 <tcp_alloc+0x9e>
  tcp_abandon(pcb, 1);
 8017f48:	2101      	movs	r1, #1
 8017f4a:	f7ff fe9d 	bl	8017c88 <tcp_abandon>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017f4e:	f240 7239 	movw	r2, #1849	; 0x739
 8017f52:	4933      	ldr	r1, [pc, #204]	; (8018020 <tcp_alloc+0x188>)
 8017f54:	2002      	movs	r0, #2
 8017f56:	f7fe f969 	bl	801622c <memp_malloc_fn>
    if (pcb == NULL) {
 8017f5a:	4603      	mov	r3, r0
 8017f5c:	b130      	cbz	r0, 8017f6c <tcp_alloc+0xd4>
 8017f5e:	4a39      	ldr	r2, [pc, #228]	; (8018044 <tcp_alloc+0x1ac>)
 8017f60:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 8017f64:	880a      	ldrh	r2, [r1, #0]
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 8017f66:	3a01      	subs	r2, #1
 8017f68:	800a      	strh	r2, [r1, #0]
 8017f6a:	e79f      	b.n	8017eac <tcp_alloc+0x14>
      tcp_kill_state(LAST_ACK);
 8017f6c:	2009      	movs	r0, #9
 8017f6e:	f7ff ff6f 	bl	8017e50 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017f72:	f240 723f 	movw	r2, #1855	; 0x73f
 8017f76:	492a      	ldr	r1, [pc, #168]	; (8018020 <tcp_alloc+0x188>)
 8017f78:	2002      	movs	r0, #2
 8017f7a:	f7fe f957 	bl	801622c <memp_malloc_fn>
      if (pcb == NULL) {
 8017f7e:	4603      	mov	r3, r0
 8017f80:	b138      	cbz	r0, 8017f92 <tcp_alloc+0xfa>
 8017f82:	4a30      	ldr	r2, [pc, #192]	; (8018044 <tcp_alloc+0x1ac>)
 8017f84:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 8017f88:	880a      	ldrh	r2, [r1, #0]
        MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 8017f8a:	3a01      	subs	r2, #1
 8017f8c:	b292      	uxth	r2, r2
 8017f8e:	800a      	strh	r2, [r1, #0]
 8017f90:	e7e9      	b.n	8017f66 <tcp_alloc+0xce>
        tcp_kill_state(CLOSING);
 8017f92:	2008      	movs	r0, #8
 8017f94:	f7ff ff5c 	bl	8017e50 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017f98:	f240 7245 	movw	r2, #1861	; 0x745
 8017f9c:	4920      	ldr	r1, [pc, #128]	; (8018020 <tcp_alloc+0x188>)
 8017f9e:	2002      	movs	r0, #2
 8017fa0:	f7fe f944 	bl	801622c <memp_malloc_fn>
        if (pcb == NULL) {
 8017fa4:	4603      	mov	r3, r0
 8017fa6:	b138      	cbz	r0, 8017fb8 <tcp_alloc+0x120>
 8017fa8:	4a26      	ldr	r2, [pc, #152]	; (8018044 <tcp_alloc+0x1ac>)
          MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 8017faa:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 8017fae:	880a      	ldrh	r2, [r1, #0]
 8017fb0:	3a01      	subs	r2, #1
 8017fb2:	b292      	uxth	r2, r2
 8017fb4:	800a      	strh	r2, [r1, #0]
 8017fb6:	e7e8      	b.n	8017f8a <tcp_alloc+0xf2>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8017fb8:	0622      	lsls	r2, r4, #24
 8017fba:	d42f      	bmi.n	801801c <tcp_alloc+0x184>
  if (mprio == 0) {
 8017fbc:	b1ec      	cbz	r4, 8017ffa <tcp_alloc+0x162>
 8017fbe:	4622      	mov	r2, r4
  mprio--;
 8017fc0:	1e51      	subs	r1, r2, #1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017fc2:	682a      	ldr	r2, [r5, #0]
  mprio--;
 8017fc4:	b2c9      	uxtb	r1, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017fc6:	b1c2      	cbz	r2, 8017ffa <tcp_alloc+0x162>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8017fc8:	4817      	ldr	r0, [pc, #92]	; (8018028 <tcp_alloc+0x190>)
  inactivity = 0;
 8017fca:	2700      	movs	r7, #0
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8017fcc:	6806      	ldr	r6, [r0, #0]
 8017fce:	e005      	b.n	8017fdc <tcp_alloc+0x144>
 8017fd0:	6a15      	ldr	r5, [r2, #32]
      inactivity = tcp_ticks - pcb->tmr;
 8017fd2:	1b77      	subs	r7, r6, r5
    if ((pcb->prio < mprio) ||
 8017fd4:	4601      	mov	r1, r0
      inactivity = tcp_ticks - pcb->tmr;
 8017fd6:	4613      	mov	r3, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017fd8:	68d2      	ldr	r2, [r2, #12]
 8017fda:	b14a      	cbz	r2, 8017ff0 <tcp_alloc+0x158>
    if ((pcb->prio < mprio) ||
 8017fdc:	7d50      	ldrb	r0, [r2, #21]
 8017fde:	4281      	cmp	r1, r0
 8017fe0:	d8f6      	bhi.n	8017fd0 <tcp_alloc+0x138>
 8017fe2:	d1f9      	bne.n	8017fd8 <tcp_alloc+0x140>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8017fe4:	6a15      	ldr	r5, [r2, #32]
 8017fe6:	eba6 0c05 	sub.w	ip, r6, r5
 8017fea:	4567      	cmp	r7, ip
 8017fec:	d8f4      	bhi.n	8017fd8 <tcp_alloc+0x140>
 8017fee:	e7f0      	b.n	8017fd2 <tcp_alloc+0x13a>
  if (inactive != NULL) {
 8017ff0:	b11b      	cbz	r3, 8017ffa <tcp_alloc+0x162>
  tcp_abandon(pcb, 1);
 8017ff2:	4618      	mov	r0, r3
 8017ff4:	2101      	movs	r1, #1
 8017ff6:	f7ff fe47 	bl	8017c88 <tcp_abandon>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017ffa:	f240 724b 	movw	r2, #1867	; 0x74b
 8017ffe:	4908      	ldr	r1, [pc, #32]	; (8018020 <tcp_alloc+0x188>)
 8018000:	2002      	movs	r0, #2
 8018002:	f7fe f913 	bl	801622c <memp_malloc_fn>
          if (pcb != NULL) {
 8018006:	4603      	mov	r3, r0
 8018008:	2800      	cmp	r0, #0
 801800a:	f43f af75 	beq.w	8017ef8 <tcp_alloc+0x60>
            MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 801800e:	4a0d      	ldr	r2, [pc, #52]	; (8018044 <tcp_alloc+0x1ac>)
 8018010:	f8d2 00bc 	ldr.w	r0, [r2, #188]	; 0xbc
 8018014:	8801      	ldrh	r1, [r0, #0]
 8018016:	3901      	subs	r1, #1
 8018018:	8001      	strh	r1, [r0, #0]
 801801a:	e7c6      	b.n	8017faa <tcp_alloc+0x112>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801801c:	227f      	movs	r2, #127	; 0x7f
 801801e:	e7cf      	b.n	8017fc0 <tcp_alloc+0x128>
 8018020:	0803dc20 	.word	0x0803dc20
 8018024:	2002a3ed 	.word	0x2002a3ed
 8018028:	2003e27c 	.word	0x2003e27c
 801802c:	08600860 	.word	0x08600860
 8018030:	0218ffff 	.word	0x0218ffff
 8018034:	006ddd00 	.word	0x006ddd00
 8018038:	08018231 	.word	0x08018231
 801803c:	2003e278 	.word	0x2003e278
 8018040:	2003e288 	.word	0x2003e288
 8018044:	2003e16c 	.word	0x2003e16c

08018048 <tcp_new>:
  return tcp_alloc(TCP_PRIO_NORMAL);
 8018048:	2040      	movs	r0, #64	; 0x40
 801804a:	f7ff bf25 	b.w	8017e98 <tcp_alloc>
 801804e:	bf00      	nop

08018050 <tcp_new_ip_type>:
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8018050:	2040      	movs	r0, #64	; 0x40
 8018052:	f7ff bf21 	b.w	8017e98 <tcp_alloc>
 8018056:	bf00      	nop

08018058 <tcp_close_shutdown>:
{
 8018058:	b530      	push	{r4, r5, lr}
 801805a:	460d      	mov	r5, r1
 801805c:	b085      	sub	sp, #20
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801805e:	4604      	mov	r4, r0
 8018060:	2800      	cmp	r0, #0
 8018062:	d070      	beq.n	8018146 <tcp_close_shutdown+0xee>
 8018064:	7d23      	ldrb	r3, [r4, #20]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8018066:	b11d      	cbz	r5, 8018070 <tcp_close_shutdown+0x18>
 8018068:	2b04      	cmp	r3, #4
 801806a:	d013      	beq.n	8018094 <tcp_close_shutdown+0x3c>
 801806c:	2b07      	cmp	r3, #7
 801806e:	d011      	beq.n	8018094 <tcp_close_shutdown+0x3c>
  switch (pcb->state) {
 8018070:	2b01      	cmp	r3, #1
 8018072:	d070      	beq.n	8018156 <tcp_close_shutdown+0xfe>
 8018074:	d331      	bcc.n	80180da <tcp_close_shutdown+0x82>
 8018076:	2b02      	cmp	r3, #2
 8018078:	d15f      	bne.n	801813a <tcp_close_shutdown+0xe2>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801807a:	4853      	ldr	r0, [pc, #332]	; (80181c8 <tcp_close_shutdown+0x170>)
 801807c:	4621      	mov	r1, r4
 801807e:	f7ff fd8f 	bl	8017ba0 <tcp_pcb_remove>
 8018082:	4b52      	ldr	r3, [pc, #328]	; (80181cc <tcp_close_shutdown+0x174>)
 8018084:	2201      	movs	r2, #1
      tcp_free(pcb);
 8018086:	4620      	mov	r0, r4
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8018088:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 801808a:	f7ff f899 	bl	80171c0 <tcp_free>
}
 801808e:	2000      	movs	r0, #0
 8018090:	b005      	add	sp, #20
 8018092:	bd30      	pop	{r4, r5, pc}
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8018094:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8018096:	2a00      	cmp	r2, #0
 8018098:	d031      	beq.n	80180fe <tcp_close_shutdown+0xa6>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801809a:	8b63      	ldrh	r3, [r4, #26]
 801809c:	06db      	lsls	r3, r3, #27
 801809e:	d533      	bpl.n	8018108 <tcp_close_shutdown+0xb0>
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80180a0:	8b25      	ldrh	r5, [r4, #24]
 80180a2:	1d20      	adds	r0, r4, #4
 80180a4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80180a6:	4623      	mov	r3, r4
 80180a8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80180aa:	9502      	str	r5, [sp, #8]
 80180ac:	8ae5      	ldrh	r5, [r4, #22]
 80180ae:	9000      	str	r0, [sp, #0]
 80180b0:	4620      	mov	r0, r4
 80180b2:	9501      	str	r5, [sp, #4]
 80180b4:	f002 ff12 	bl	801aedc <tcp_rst>
      tcp_pcb_purge(pcb);
 80180b8:	4620      	mov	r0, r4
 80180ba:	f7ff fabb 	bl	8017634 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80180be:	4b42      	ldr	r3, [pc, #264]	; (80181c8 <tcp_close_shutdown+0x170>)
 80180c0:	681a      	ldr	r2, [r3, #0]
 80180c2:	42a2      	cmp	r2, r4
 80180c4:	d028      	beq.n	8018118 <tcp_close_shutdown+0xc0>
 80180c6:	b34a      	cbz	r2, 801811c <tcp_close_shutdown+0xc4>
 80180c8:	68d3      	ldr	r3, [r2, #12]
 80180ca:	429c      	cmp	r4, r3
 80180cc:	d06a      	beq.n	80181a4 <tcp_close_shutdown+0x14c>
 80180ce:	b32b      	cbz	r3, 801811c <tcp_close_shutdown+0xc4>
 80180d0:	68da      	ldr	r2, [r3, #12]
 80180d2:	42a2      	cmp	r2, r4
 80180d4:	d067      	beq.n	80181a6 <tcp_close_shutdown+0x14e>
 80180d6:	4613      	mov	r3, r2
 80180d8:	e7f9      	b.n	80180ce <tcp_close_shutdown+0x76>
      if (pcb->local_port != 0) {
 80180da:	8ae3      	ldrh	r3, [r4, #22]
 80180dc:	b33b      	cbz	r3, 801812e <tcp_close_shutdown+0xd6>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80180de:	4b3c      	ldr	r3, [pc, #240]	; (80181d0 <tcp_close_shutdown+0x178>)
 80180e0:	681a      	ldr	r2, [r3, #0]
 80180e2:	42a2      	cmp	r2, r4
 80180e4:	d06c      	beq.n	80181c0 <tcp_close_shutdown+0x168>
 80180e6:	2a00      	cmp	r2, #0
 80180e8:	d059      	beq.n	801819e <tcp_close_shutdown+0x146>
 80180ea:	68d3      	ldr	r3, [r2, #12]
 80180ec:	429c      	cmp	r4, r3
 80180ee:	d053      	beq.n	8018198 <tcp_close_shutdown+0x140>
 80180f0:	2b00      	cmp	r3, #0
 80180f2:	d054      	beq.n	801819e <tcp_close_shutdown+0x146>
 80180f4:	68da      	ldr	r2, [r3, #12]
 80180f6:	42a2      	cmp	r2, r4
 80180f8:	d04f      	beq.n	801819a <tcp_close_shutdown+0x142>
 80180fa:	4613      	mov	r3, r2
 80180fc:	e7f8      	b.n	80180f0 <tcp_close_shutdown+0x98>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80180fe:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8018100:	f5b2 6f06 	cmp.w	r2, #2144	; 0x860
 8018104:	d1c9      	bne.n	801809a <tcp_close_shutdown+0x42>
 8018106:	e7b3      	b.n	8018070 <tcp_close_shutdown+0x18>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8018108:	4b32      	ldr	r3, [pc, #200]	; (80181d4 <tcp_close_shutdown+0x17c>)
 801810a:	f44f 72b2 	mov.w	r2, #356	; 0x164
 801810e:	4932      	ldr	r1, [pc, #200]	; (80181d8 <tcp_close_shutdown+0x180>)
 8018110:	4832      	ldr	r0, [pc, #200]	; (80181dc <tcp_close_shutdown+0x184>)
 8018112:	f008 fce1 	bl	8020ad8 <iprintf>
 8018116:	e7c3      	b.n	80180a0 <tcp_close_shutdown+0x48>
      TCP_RMV_ACTIVE(pcb);
 8018118:	68e2      	ldr	r2, [r4, #12]
 801811a:	601a      	str	r2, [r3, #0]
      if (tcp_input_pcb == pcb) {
 801811c:	4b30      	ldr	r3, [pc, #192]	; (80181e0 <tcp_close_shutdown+0x188>)
      TCP_RMV_ACTIVE(pcb);
 801811e:	2000      	movs	r0, #0
 8018120:	4a2a      	ldr	r2, [pc, #168]	; (80181cc <tcp_close_shutdown+0x174>)
 8018122:	2101      	movs	r1, #1
      if (tcp_input_pcb == pcb) {
 8018124:	681b      	ldr	r3, [r3, #0]
      TCP_RMV_ACTIVE(pcb);
 8018126:	60e0      	str	r0, [r4, #12]
      if (tcp_input_pcb == pcb) {
 8018128:	42a3      	cmp	r3, r4
      TCP_RMV_ACTIVE(pcb);
 801812a:	7011      	strb	r1, [r2, #0]
      if (tcp_input_pcb == pcb) {
 801812c:	d03e      	beq.n	80181ac <tcp_close_shutdown+0x154>
        tcp_free(pcb);
 801812e:	4620      	mov	r0, r4
 8018130:	f7ff f846 	bl	80171c0 <tcp_free>
}
 8018134:	2000      	movs	r0, #0
 8018136:	b005      	add	sp, #20
 8018138:	bd30      	pop	{r4, r5, pc}
      return tcp_close_shutdown_fin(pcb);
 801813a:	4620      	mov	r0, r4
}
 801813c:	b005      	add	sp, #20
 801813e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      return tcp_close_shutdown_fin(pcb);
 8018142:	f7fe bffd 	b.w	8017140 <tcp_close_shutdown_fin>
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8018146:	4b23      	ldr	r3, [pc, #140]	; (80181d4 <tcp_close_shutdown+0x17c>)
 8018148:	f44f 72af 	mov.w	r2, #350	; 0x15e
 801814c:	4925      	ldr	r1, [pc, #148]	; (80181e4 <tcp_close_shutdown+0x18c>)
 801814e:	4823      	ldr	r0, [pc, #140]	; (80181dc <tcp_close_shutdown+0x184>)
 8018150:	f008 fcc2 	bl	8020ad8 <iprintf>
 8018154:	e786      	b.n	8018064 <tcp_close_shutdown+0xc>
  switch (pcb->state) {
 8018156:	4619      	mov	r1, r3
      pcb->listener = NULL;
 8018158:	2000      	movs	r0, #0
  switch (pcb->state) {
 801815a:	4b1d      	ldr	r3, [pc, #116]	; (80181d0 <tcp_close_shutdown+0x178>)
 801815c:	4d22      	ldr	r5, [pc, #136]	; (80181e8 <tcp_close_shutdown+0x190>)
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801815e:	681b      	ldr	r3, [r3, #0]
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8018160:	b133      	cbz	r3, 8018170 <tcp_close_shutdown+0x118>
    if (pcb->listener == lpcb) {
 8018162:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8018164:	4294      	cmp	r4, r2
      pcb->listener = NULL;
 8018166:	bf08      	it	eq
 8018168:	67d8      	streq	r0, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801816a:	68db      	ldr	r3, [r3, #12]
 801816c:	2b00      	cmp	r3, #0
 801816e:	d1f8      	bne.n	8018162 <tcp_close_shutdown+0x10a>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8018170:	3101      	adds	r1, #1
 8018172:	2904      	cmp	r1, #4
 8018174:	d002      	beq.n	801817c <tcp_close_shutdown+0x124>
 8018176:	f855 3021 	ldr.w	r3, [r5, r1, lsl #2]
 801817a:	e7f0      	b.n	801815e <tcp_close_shutdown+0x106>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 801817c:	4621      	mov	r1, r4
 801817e:	481b      	ldr	r0, [pc, #108]	; (80181ec <tcp_close_shutdown+0x194>)
 8018180:	f7ff fd0e 	bl	8017ba0 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8018184:	7d23      	ldrb	r3, [r4, #20]
 8018186:	2b01      	cmp	r3, #1
 8018188:	d013      	beq.n	80181b2 <tcp_close_shutdown+0x15a>
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 801818a:	4621      	mov	r1, r4
 801818c:	2003      	movs	r0, #3
 801818e:	f7fe f871 	bl	8016274 <memp_free>
}
 8018192:	2000      	movs	r0, #0
 8018194:	b005      	add	sp, #20
 8018196:	bd30      	pop	{r4, r5, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8018198:	4613      	mov	r3, r2
 801819a:	68e2      	ldr	r2, [r4, #12]
 801819c:	60da      	str	r2, [r3, #12]
 801819e:	2300      	movs	r3, #0
 80181a0:	60e3      	str	r3, [r4, #12]
 80181a2:	e7c4      	b.n	801812e <tcp_close_shutdown+0xd6>
      TCP_RMV_ACTIVE(pcb);
 80181a4:	4613      	mov	r3, r2
 80181a6:	68e2      	ldr	r2, [r4, #12]
 80181a8:	60da      	str	r2, [r3, #12]
 80181aa:	e7b7      	b.n	801811c <tcp_close_shutdown+0xc4>
        tcp_trigger_input_pcb_close();
 80181ac:	f001 ff02 	bl	8019fb4 <tcp_trigger_input_pcb_close>
 80181b0:	e76d      	b.n	801808e <tcp_close_shutdown+0x36>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80181b2:	4b08      	ldr	r3, [pc, #32]	; (80181d4 <tcp_close_shutdown+0x17c>)
 80181b4:	22df      	movs	r2, #223	; 0xdf
 80181b6:	490e      	ldr	r1, [pc, #56]	; (80181f0 <tcp_close_shutdown+0x198>)
 80181b8:	4808      	ldr	r0, [pc, #32]	; (80181dc <tcp_close_shutdown+0x184>)
 80181ba:	f008 fc8d 	bl	8020ad8 <iprintf>
 80181be:	e7e4      	b.n	801818a <tcp_close_shutdown+0x132>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80181c0:	68e2      	ldr	r2, [r4, #12]
 80181c2:	601a      	str	r2, [r3, #0]
 80181c4:	e7eb      	b.n	801819e <tcp_close_shutdown+0x146>
 80181c6:	bf00      	nop
 80181c8:	2003e278 	.word	0x2003e278
 80181cc:	2003e274 	.word	0x2003e274
 80181d0:	2003e284 	.word	0x2003e284
 80181d4:	0803dc20 	.word	0x0803dc20
 80181d8:	0803dbe8 	.word	0x0803dbe8
 80181dc:	08026a84 	.word	0x08026a84
 80181e0:	2003e28c 	.word	0x2003e28c
 80181e4:	0803dbc8 	.word	0x0803dbc8
 80181e8:	0803dde0 	.word	0x0803dde0
 80181ec:	2003e280 	.word	0x2003e280
 80181f0:	0803dc04 	.word	0x0803dc04

080181f4 <tcp_close>:
{
 80181f4:	b508      	push	{r3, lr}
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80181f6:	b158      	cbz	r0, 8018210 <tcp_close+0x1c>
  if (pcb->state != LISTEN) {
 80181f8:	7d03      	ldrb	r3, [r0, #20]
 80181fa:	2b01      	cmp	r3, #1
 80181fc:	d003      	beq.n	8018206 <tcp_close+0x12>
    tcp_set_flags(pcb, TF_RXCLOSED);
 80181fe:	8b43      	ldrh	r3, [r0, #26]
 8018200:	f043 0310 	orr.w	r3, r3, #16
 8018204:	8343      	strh	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 8018206:	2101      	movs	r1, #1
}
 8018208:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return tcp_close_shutdown(pcb, 1);
 801820c:	f7ff bf24 	b.w	8018058 <tcp_close_shutdown>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8018210:	4b04      	ldr	r3, [pc, #16]	; (8018224 <tcp_close+0x30>)
 8018212:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8018216:	4904      	ldr	r1, [pc, #16]	; (8018228 <tcp_close+0x34>)
 8018218:	4804      	ldr	r0, [pc, #16]	; (801822c <tcp_close+0x38>)
 801821a:	f008 fc5d 	bl	8020ad8 <iprintf>
}
 801821e:	f06f 000f 	mvn.w	r0, #15
 8018222:	bd08      	pop	{r3, pc}
 8018224:	0803dc20 	.word	0x0803dc20
 8018228:	0803dbb0 	.word	0x0803dbb0
 801822c:	08026a84 	.word	0x08026a84

08018230 <tcp_recv_null>:
{
 8018230:	b510      	push	{r4, lr}
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8018232:	b191      	cbz	r1, 801825a <tcp_recv_null+0x2a>
 8018234:	4614      	mov	r4, r2
  if (p != NULL) {
 8018236:	b912      	cbnz	r2, 801823e <tcp_recv_null+0xe>
  } else if (err == ERR_OK) {
 8018238:	b153      	cbz	r3, 8018250 <tcp_recv_null+0x20>
  return ERR_OK;
 801823a:	4610      	mov	r0, r2
}
 801823c:	bd10      	pop	{r4, pc}
    tcp_recved(pcb, p->tot_len);
 801823e:	4608      	mov	r0, r1
 8018240:	8911      	ldrh	r1, [r2, #8]
 8018242:	f7ff f8e5 	bl	8017410 <tcp_recved>
    pbuf_free(p);
 8018246:	4620      	mov	r0, r4
 8018248:	f7fe faee 	bl	8016828 <pbuf_free>
  return ERR_OK;
 801824c:	2000      	movs	r0, #0
}
 801824e:	bd10      	pop	{r4, pc}
    return tcp_close(pcb);
 8018250:	4608      	mov	r0, r1
}
 8018252:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return tcp_close(pcb);
 8018256:	f7ff bfcd 	b.w	80181f4 <tcp_close>
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801825a:	4b05      	ldr	r3, [pc, #20]	; (8018270 <tcp_recv_null+0x40>)
 801825c:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8018260:	4904      	ldr	r1, [pc, #16]	; (8018274 <tcp_recv_null+0x44>)
 8018262:	4805      	ldr	r0, [pc, #20]	; (8018278 <tcp_recv_null+0x48>)
 8018264:	f008 fc38 	bl	8020ad8 <iprintf>
 8018268:	f06f 000f 	mvn.w	r0, #15
}
 801826c:	bd10      	pop	{r4, pc}
 801826e:	bf00      	nop
 8018270:	0803dc20 	.word	0x0803dc20
 8018274:	0803df24 	.word	0x0803df24
 8018278:	08026a84 	.word	0x08026a84

0801827c <tcp_process_refused_data>:
{
 801827c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801827e:	2800      	cmp	r0, #0
 8018280:	d035      	beq.n	80182ee <tcp_process_refused_data+0x72>
    u8_t refused_flags = pcb->refused_data->flags;
 8018282:	6f86      	ldr	r6, [r0, #120]	; 0x78
    pcb->refused_data = NULL;
 8018284:	2300      	movs	r3, #0
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8018286:	f8d0 5084 	ldr.w	r5, [r0, #132]	; 0x84
 801828a:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 801828c:	7b77      	ldrb	r7, [r6, #13]
    pcb->refused_data = NULL;
 801828e:	6783      	str	r3, [r0, #120]	; 0x78
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8018290:	b31d      	cbz	r5, 80182da <tcp_process_refused_data+0x5e>
 8018292:	4601      	mov	r1, r0
 8018294:	4632      	mov	r2, r6
 8018296:	6900      	ldr	r0, [r0, #16]
 8018298:	47a8      	blx	r5
 801829a:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 801829c:	b135      	cbz	r5, 80182ac <tcp_process_refused_data+0x30>
    } else if (err == ERR_ABRT) {
 801829e:	350d      	adds	r5, #13
 80182a0:	d017      	beq.n	80182d2 <tcp_process_refused_data+0x56>
      return ERR_INPROGRESS;
 80182a2:	f06f 0504 	mvn.w	r5, #4
      pcb->refused_data = refused_data;
 80182a6:	67a6      	str	r6, [r4, #120]	; 0x78
}
 80182a8:	4628      	mov	r0, r5
 80182aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 80182ac:	06bb      	lsls	r3, r7, #26
 80182ae:	d5fb      	bpl.n	80182a8 <tcp_process_refused_data+0x2c>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80182b0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80182b2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80182b6:	d001      	beq.n	80182bc <tcp_process_refused_data+0x40>
          pcb->rcv_wnd++;
 80182b8:	3301      	adds	r3, #1
 80182ba:	8523      	strh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 80182bc:	f8d4 6084 	ldr.w	r6, [r4, #132]	; 0x84
 80182c0:	2e00      	cmp	r6, #0
 80182c2:	d0f1      	beq.n	80182a8 <tcp_process_refused_data+0x2c>
 80182c4:	2300      	movs	r3, #0
 80182c6:	4621      	mov	r1, r4
 80182c8:	6920      	ldr	r0, [r4, #16]
 80182ca:	461a      	mov	r2, r3
 80182cc:	47b0      	blx	r6
        if (err == ERR_ABRT) {
 80182ce:	300d      	adds	r0, #13
 80182d0:	d1ea      	bne.n	80182a8 <tcp_process_refused_data+0x2c>
          return ERR_ABRT;
 80182d2:	f06f 050c 	mvn.w	r5, #12
}
 80182d6:	4628      	mov	r0, r5
 80182d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80182da:	462b      	mov	r3, r5
 80182dc:	4628      	mov	r0, r5
 80182de:	4632      	mov	r2, r6
 80182e0:	4621      	mov	r1, r4
 80182e2:	f7ff ffa5 	bl	8018230 <tcp_recv_null>
 80182e6:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 80182e8:	2d00      	cmp	r5, #0
 80182ea:	d1d8      	bne.n	801829e <tcp_process_refused_data+0x22>
 80182ec:	e7de      	b.n	80182ac <tcp_process_refused_data+0x30>
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80182ee:	4b05      	ldr	r3, [pc, #20]	; (8018304 <tcp_process_refused_data+0x88>)
 80182f0:	f240 6209 	movw	r2, #1545	; 0x609
 80182f4:	4904      	ldr	r1, [pc, #16]	; (8018308 <tcp_process_refused_data+0x8c>)
 80182f6:	f06f 050f 	mvn.w	r5, #15
 80182fa:	4804      	ldr	r0, [pc, #16]	; (801830c <tcp_process_refused_data+0x90>)
 80182fc:	f008 fbec 	bl	8020ad8 <iprintf>
 8018300:	e7d2      	b.n	80182a8 <tcp_process_refused_data+0x2c>
 8018302:	bf00      	nop
 8018304:	0803dc20 	.word	0x0803dc20
 8018308:	0803ded4 	.word	0x0803ded4
 801830c:	08026a84 	.word	0x08026a84

08018310 <tcp_fasttmr>:
{
 8018310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 8018314:	4d1c      	ldr	r5, [pc, #112]	; (8018388 <tcp_fasttmr+0x78>)
        tcp_active_pcbs_changed = 0;
 8018316:	2700      	movs	r7, #0
 8018318:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8018390 <tcp_fasttmr+0x80>
  ++tcp_timer_ctr;
 801831c:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 801831e:	4e1b      	ldr	r6, [pc, #108]	; (801838c <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 8018320:	3301      	adds	r3, #1
 8018322:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 8018324:	f8d8 4000 	ldr.w	r4, [r8]
  while (pcb != NULL) {
 8018328:	b1bc      	cbz	r4, 801835a <tcp_fasttmr+0x4a>
    if (pcb->last_timer != tcp_timer_ctr) {
 801832a:	782a      	ldrb	r2, [r5, #0]
 801832c:	7fa3      	ldrb	r3, [r4, #30]
 801832e:	4293      	cmp	r3, r2
 8018330:	d015      	beq.n	801835e <tcp_fasttmr+0x4e>
      if (pcb->flags & TF_ACK_DELAY) {
 8018332:	8b63      	ldrh	r3, [r4, #26]
      pcb->last_timer = tcp_timer_ctr;
 8018334:	77a2      	strb	r2, [r4, #30]
      if (pcb->flags & TF_ACK_DELAY) {
 8018336:	07d9      	lsls	r1, r3, #31
 8018338:	d41a      	bmi.n	8018370 <tcp_fasttmr+0x60>
      if (pcb->flags & TF_CLOSEPEND) {
 801833a:	071a      	lsls	r2, r3, #28
 801833c:	d411      	bmi.n	8018362 <tcp_fasttmr+0x52>
      if (pcb->refused_data != NULL) {
 801833e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
      next = pcb->next;
 8018340:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 8018344:	b133      	cbz	r3, 8018354 <tcp_fasttmr+0x44>
        tcp_process_refused_data(pcb);
 8018346:	4620      	mov	r0, r4
        tcp_active_pcbs_changed = 0;
 8018348:	7037      	strb	r7, [r6, #0]
        tcp_process_refused_data(pcb);
 801834a:	f7ff ff97 	bl	801827c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 801834e:	7833      	ldrb	r3, [r6, #0]
 8018350:	2b00      	cmp	r3, #0
 8018352:	d1e7      	bne.n	8018324 <tcp_fasttmr+0x14>
      pcb = next;
 8018354:	464c      	mov	r4, r9
  while (pcb != NULL) {
 8018356:	2c00      	cmp	r4, #0
 8018358:	d1e7      	bne.n	801832a <tcp_fasttmr+0x1a>
}
 801835a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      pcb = pcb->next;
 801835e:	68e4      	ldr	r4, [r4, #12]
 8018360:	e7e2      	b.n	8018328 <tcp_fasttmr+0x18>
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8018362:	f023 0308 	bic.w	r3, r3, #8
        tcp_close_shutdown_fin(pcb);
 8018366:	4620      	mov	r0, r4
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8018368:	8363      	strh	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 801836a:	f7fe fee9 	bl	8017140 <tcp_close_shutdown_fin>
 801836e:	e7e6      	b.n	801833e <tcp_fasttmr+0x2e>
        tcp_ack_now(pcb);
 8018370:	f043 0302 	orr.w	r3, r3, #2
        tcp_output(pcb);
 8018374:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 8018376:	8363      	strh	r3, [r4, #26]
        tcp_output(pcb);
 8018378:	f002 fe2c 	bl	801afd4 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801837c:	8b63      	ldrh	r3, [r4, #26]
 801837e:	f023 0303 	bic.w	r3, r3, #3
 8018382:	b29b      	uxth	r3, r3
 8018384:	8363      	strh	r3, [r4, #26]
 8018386:	e7d8      	b.n	801833a <tcp_fasttmr+0x2a>
 8018388:	2002a3ed 	.word	0x2002a3ed
 801838c:	2003e274 	.word	0x2003e274
 8018390:	2003e278 	.word	0x2003e278

08018394 <tcp_tmr>:
{
 8018394:	b508      	push	{r3, lr}
  tcp_fasttmr();
 8018396:	f7ff ffbb 	bl	8018310 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 801839a:	4a06      	ldr	r2, [pc, #24]	; (80183b4 <tcp_tmr+0x20>)
 801839c:	7813      	ldrb	r3, [r2, #0]
 801839e:	3301      	adds	r3, #1
 80183a0:	b2db      	uxtb	r3, r3
 80183a2:	7013      	strb	r3, [r2, #0]
 80183a4:	07db      	lsls	r3, r3, #31
 80183a6:	d400      	bmi.n	80183aa <tcp_tmr+0x16>
}
 80183a8:	bd08      	pop	{r3, pc}
 80183aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 80183ae:	f7ff b981 	b.w	80176b4 <tcp_slowtmr>
 80183b2:	bf00      	nop
 80183b4:	2002a3ec 	.word	0x2002a3ec

080183b8 <tcp_next_iss>:
{
 80183b8:	b508      	push	{r3, lr}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80183ba:	b130      	cbz	r0, 80183ca <tcp_next_iss+0x12>
  iss += tcp_ticks;       /* XXX */
 80183bc:	4b07      	ldr	r3, [pc, #28]	; (80183dc <tcp_next_iss+0x24>)
 80183be:	4a08      	ldr	r2, [pc, #32]	; (80183e0 <tcp_next_iss+0x28>)
 80183c0:	6818      	ldr	r0, [r3, #0]
 80183c2:	6812      	ldr	r2, [r2, #0]
 80183c4:	4410      	add	r0, r2
 80183c6:	6018      	str	r0, [r3, #0]
}
 80183c8:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80183ca:	4b06      	ldr	r3, [pc, #24]	; (80183e4 <tcp_next_iss+0x2c>)
 80183cc:	f640 02af 	movw	r2, #2223	; 0x8af
 80183d0:	4905      	ldr	r1, [pc, #20]	; (80183e8 <tcp_next_iss+0x30>)
 80183d2:	4806      	ldr	r0, [pc, #24]	; (80183ec <tcp_next_iss+0x34>)
 80183d4:	f008 fb80 	bl	8020ad8 <iprintf>
 80183d8:	e7f0      	b.n	80183bc <tcp_next_iss+0x4>
 80183da:	bf00      	nop
 80183dc:	200003d4 	.word	0x200003d4
 80183e0:	2003e27c 	.word	0x2003e27c
 80183e4:	0803dc20 	.word	0x0803dc20
 80183e8:	0803ddc4 	.word	0x0803ddc4
 80183ec:	08026a84 	.word	0x08026a84

080183f0 <tcp_eff_send_mss_netif>:
{
 80183f0:	b538      	push	{r3, r4, r5, lr}
 80183f2:	4605      	mov	r5, r0
 80183f4:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80183f6:	b172      	cbz	r2, 8018416 <tcp_eff_send_mss_netif+0x26>
    if (outif == NULL) {
 80183f8:	b144      	cbz	r4, 801840c <tcp_eff_send_mss_netif+0x1c>
    mtu = outif->mtu;
 80183fa:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
  if (mtu != 0) {
 80183fc:	b133      	cbz	r3, 801840c <tcp_eff_send_mss_netif+0x1c>
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80183fe:	2b28      	cmp	r3, #40	; 0x28
 8018400:	d906      	bls.n	8018410 <tcp_eff_send_mss_netif+0x20>
 8018402:	3b28      	subs	r3, #40	; 0x28
 8018404:	b29b      	uxth	r3, r3
 8018406:	429d      	cmp	r5, r3
 8018408:	bf28      	it	cs
 801840a:	461d      	movcs	r5, r3
}
 801840c:	4628      	mov	r0, r5
 801840e:	bd38      	pop	{r3, r4, r5, pc}
 8018410:	2500      	movs	r5, #0
 8018412:	4628      	mov	r0, r5
 8018414:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8018416:	4b04      	ldr	r3, [pc, #16]	; (8018428 <tcp_eff_send_mss_netif+0x38>)
 8018418:	f640 02c5 	movw	r2, #2245	; 0x8c5
 801841c:	4903      	ldr	r1, [pc, #12]	; (801842c <tcp_eff_send_mss_netif+0x3c>)
 801841e:	4804      	ldr	r0, [pc, #16]	; (8018430 <tcp_eff_send_mss_netif+0x40>)
 8018420:	f008 fb5a 	bl	8020ad8 <iprintf>
 8018424:	e7e8      	b.n	80183f8 <tcp_eff_send_mss_netif+0x8>
 8018426:	bf00      	nop
 8018428:	0803dc20 	.word	0x0803dc20
 801842c:	0803dcc4 	.word	0x0803dcc4
 8018430:	08026a84 	.word	0x08026a84

08018434 <tcp_connect>:
{
 8018434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8018436:	2800      	cmp	r0, #0
 8018438:	d07d      	beq.n	8018536 <tcp_connect+0x102>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801843a:	2900      	cmp	r1, #0
 801843c:	f000 8085 	beq.w	801854a <tcp_connect+0x116>
 8018440:	461f      	mov	r7, r3
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8018442:	7d03      	ldrb	r3, [r0, #20]
 8018444:	4604      	mov	r4, r0
 8018446:	2b00      	cmp	r3, #0
 8018448:	d165      	bne.n	8018516 <tcp_connect+0xe2>
  ip_addr_set(&pcb->remote_ip, ipaddr);
 801844a:	680b      	ldr	r3, [r1, #0]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801844c:	7a00      	ldrb	r0, [r0, #8]
  ip_addr_set(&pcb->remote_ip, ipaddr);
 801844e:	6063      	str	r3, [r4, #4]
  pcb->remote_port = port;
 8018450:	8322      	strh	r2, [r4, #24]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8018452:	2800      	cmp	r0, #0
 8018454:	d046      	beq.n	80184e4 <tcp_connect+0xb0>
    netif = netif_get_by_index(pcb->netif_idx);
 8018456:	f7fe f901 	bl	801665c <netif_get_by_index>
 801845a:	4605      	mov	r5, r0
  if (netif == NULL) {
 801845c:	2d00      	cmp	r5, #0
 801845e:	d067      	beq.n	8018530 <tcp_connect+0xfc>
  if (ip_addr_isany(&pcb->local_ip)) {
 8018460:	6823      	ldr	r3, [r4, #0]
 8018462:	b90b      	cbnz	r3, 8018468 <tcp_connect+0x34>
    ip_addr_copy(pcb->local_ip, *local_ip);
 8018464:	686b      	ldr	r3, [r5, #4]
 8018466:	6023      	str	r3, [r4, #0]
  old_local_port = pcb->local_port;
 8018468:	8ae6      	ldrh	r6, [r4, #22]
  if (pcb->local_port == 0) {
 801846a:	b926      	cbnz	r6, 8018476 <tcp_connect+0x42>
    pcb->local_port = tcp_new_port();
 801846c:	f7fe fe34 	bl	80170d8 <tcp_new_port>
 8018470:	82e0      	strh	r0, [r4, #22]
    if (pcb->local_port == 0) {
 8018472:	2800      	cmp	r0, #0
 8018474:	d059      	beq.n	801852a <tcp_connect+0xf6>
  iss = tcp_next_iss(pcb);
 8018476:	4620      	mov	r0, r4
 8018478:	f7ff ff9e 	bl	80183b8 <tcp_next_iss>
  pcb->rcv_nxt = 0;
 801847c:	2200      	movs	r2, #0
  pcb->lastack = iss - 1;
 801847e:	1e43      	subs	r3, r0, #1
  pcb->rcv_nxt = 0;
 8018480:	f8df e0fc 	ldr.w	lr, [pc, #252]	; 8018580 <tcp_connect+0x14c>
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 8018484:	4629      	mov	r1, r5
  pcb->snd_wnd = TCP_WND;
 8018486:	f44f 6c06 	mov.w	ip, #2144	; 0x860
  pcb->mss = INITIAL_MSS;
 801848a:	f44f 7506 	mov.w	r5, #536	; 0x218
  pcb->snd_nxt = iss;
 801848e:	6520      	str	r0, [r4, #80]	; 0x50
  pcb->rcv_nxt = 0;
 8018490:	6262      	str	r2, [r4, #36]	; 0x24
  pcb->lastack = iss - 1;
 8018492:	6463      	str	r3, [r4, #68]	; 0x44
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 8018494:	4628      	mov	r0, r5
  pcb->snd_wl2 = iss - 1;
 8018496:	65a3      	str	r3, [r4, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 8018498:	65e3      	str	r3, [r4, #92]	; 0x5c
  pcb->snd_wnd = TCP_WND;
 801849a:	f8a4 c060 	strh.w	ip, [r4, #96]	; 0x60
  pcb->mss = INITIAL_MSS;
 801849e:	8665      	strh	r5, [r4, #50]	; 0x32
  pcb->rcv_nxt = 0;
 80184a0:	e9c4 e20a 	strd	lr, r2, [r4, #40]	; 0x28
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 80184a4:	1d22      	adds	r2, r4, #4
 80184a6:	f7ff ffa3 	bl	80183f0 <tcp_eff_send_mss_netif>
  pcb->cwnd = 1;
 80184aa:	2301      	movs	r3, #1
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 80184ac:	8660      	strh	r0, [r4, #50]	; 0x32
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 80184ae:	2102      	movs	r1, #2
  pcb->connected = connected;
 80184b0:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 80184b4:	4620      	mov	r0, r4
  pcb->cwnd = 1;
 80184b6:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 80184ba:	f002 fb71 	bl	801aba0 <tcp_enqueue_flags>
  if (ret == ERR_OK) {
 80184be:	4605      	mov	r5, r0
 80184c0:	bb18      	cbnz	r0, 801850a <tcp_connect+0xd6>
    pcb->state = SYN_SENT;
 80184c2:	2302      	movs	r3, #2
 80184c4:	7523      	strb	r3, [r4, #20]
    if (old_local_port != 0) {
 80184c6:	b1a6      	cbz	r6, 80184f2 <tcp_connect+0xbe>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 80184c8:	4b25      	ldr	r3, [pc, #148]	; (8018560 <tcp_connect+0x12c>)
 80184ca:	681a      	ldr	r2, [r3, #0]
 80184cc:	42a2      	cmp	r2, r4
 80184ce:	d00e      	beq.n	80184ee <tcp_connect+0xba>
 80184d0:	b17a      	cbz	r2, 80184f2 <tcp_connect+0xbe>
 80184d2:	68d3      	ldr	r3, [r2, #12]
 80184d4:	429c      	cmp	r4, r3
 80184d6:	d01a      	beq.n	801850e <tcp_connect+0xda>
 80184d8:	b15b      	cbz	r3, 80184f2 <tcp_connect+0xbe>
 80184da:	68da      	ldr	r2, [r3, #12]
 80184dc:	42a2      	cmp	r2, r4
 80184de:	d017      	beq.n	8018510 <tcp_connect+0xdc>
 80184e0:	4613      	mov	r3, r2
 80184e2:	e7f9      	b.n	80184d8 <tcp_connect+0xa4>
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 80184e4:	1d20      	adds	r0, r4, #4
 80184e6:	f005 fe71 	bl	801e1cc <ip4_route>
 80184ea:	4605      	mov	r5, r0
 80184ec:	e7b6      	b.n	801845c <tcp_connect+0x28>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 80184ee:	68e2      	ldr	r2, [r4, #12]
 80184f0:	601a      	str	r2, [r3, #0]
    TCP_REG_ACTIVE(pcb);
 80184f2:	4b1c      	ldr	r3, [pc, #112]	; (8018564 <tcp_connect+0x130>)
 80184f4:	681a      	ldr	r2, [r3, #0]
 80184f6:	601c      	str	r4, [r3, #0]
 80184f8:	60e2      	str	r2, [r4, #12]
 80184fa:	f003 f89f 	bl	801b63c <tcp_timer_needed>
 80184fe:	4b1a      	ldr	r3, [pc, #104]	; (8018568 <tcp_connect+0x134>)
 8018500:	2201      	movs	r2, #1
    tcp_output(pcb);
 8018502:	4620      	mov	r0, r4
    TCP_REG_ACTIVE(pcb);
 8018504:	701a      	strb	r2, [r3, #0]
    tcp_output(pcb);
 8018506:	f002 fd65 	bl	801afd4 <tcp_output>
}
 801850a:	4628      	mov	r0, r5
 801850c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801850e:	4613      	mov	r3, r2
 8018510:	68e2      	ldr	r2, [r4, #12]
 8018512:	60da      	str	r2, [r3, #12]
 8018514:	e7ed      	b.n	80184f2 <tcp_connect+0xbe>
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8018516:	4b15      	ldr	r3, [pc, #84]	; (801856c <tcp_connect+0x138>)
 8018518:	f44f 6287 	mov.w	r2, #1080	; 0x438
 801851c:	4914      	ldr	r1, [pc, #80]	; (8018570 <tcp_connect+0x13c>)
 801851e:	f06f 0509 	mvn.w	r5, #9
 8018522:	4814      	ldr	r0, [pc, #80]	; (8018574 <tcp_connect+0x140>)
 8018524:	f008 fad8 	bl	8020ad8 <iprintf>
 8018528:	e7ef      	b.n	801850a <tcp_connect+0xd6>
      return ERR_BUF;
 801852a:	f06f 0501 	mvn.w	r5, #1
 801852e:	e7ec      	b.n	801850a <tcp_connect+0xd6>
    return ERR_RTE;
 8018530:	f06f 0503 	mvn.w	r5, #3
 8018534:	e7e9      	b.n	801850a <tcp_connect+0xd6>
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8018536:	4b0d      	ldr	r3, [pc, #52]	; (801856c <tcp_connect+0x138>)
 8018538:	f240 4235 	movw	r2, #1077	; 0x435
 801853c:	490e      	ldr	r1, [pc, #56]	; (8018578 <tcp_connect+0x144>)
 801853e:	f06f 050f 	mvn.w	r5, #15
 8018542:	480c      	ldr	r0, [pc, #48]	; (8018574 <tcp_connect+0x140>)
 8018544:	f008 fac8 	bl	8020ad8 <iprintf>
 8018548:	e7df      	b.n	801850a <tcp_connect+0xd6>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801854a:	4b08      	ldr	r3, [pc, #32]	; (801856c <tcp_connect+0x138>)
 801854c:	f240 4236 	movw	r2, #1078	; 0x436
 8018550:	490a      	ldr	r1, [pc, #40]	; (801857c <tcp_connect+0x148>)
 8018552:	f06f 050f 	mvn.w	r5, #15
 8018556:	4807      	ldr	r0, [pc, #28]	; (8018574 <tcp_connect+0x140>)
 8018558:	f008 fabe 	bl	8020ad8 <iprintf>
 801855c:	e7d5      	b.n	801850a <tcp_connect+0xd6>
 801855e:	bf00      	nop
 8018560:	2003e284 	.word	0x2003e284
 8018564:	2003e278 	.word	0x2003e278
 8018568:	2003e274 	.word	0x2003e274
 801856c:	0803dc20 	.word	0x0803dc20
 8018570:	0803dc94 	.word	0x0803dc94
 8018574:	08026a84 	.word	0x08026a84
 8018578:	0803dc5c 	.word	0x0803dc5c
 801857c:	0803dc78 	.word	0x0803dc78
 8018580:	08600860 	.word	0x08600860

08018584 <tcp_netif_ip_addr_changed>:
  if (!ip_addr_isany(old_addr)) {
 8018584:	b308      	cbz	r0, 80185ca <tcp_netif_ip_addr_changed+0x46>
 8018586:	6802      	ldr	r2, [r0, #0]
{
 8018588:	b538      	push	{r3, r4, r5, lr}
 801858a:	4605      	mov	r5, r0
  if (!ip_addr_isany(old_addr)) {
 801858c:	b902      	cbnz	r2, 8018590 <tcp_netif_ip_addr_changed+0xc>
}
 801858e:	bd38      	pop	{r3, r4, r5, pc}
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8018590:	4b0e      	ldr	r3, [pc, #56]	; (80185cc <tcp_netif_ip_addr_changed+0x48>)
 8018592:	460c      	mov	r4, r1
 8018594:	6819      	ldr	r1, [r3, #0]
 8018596:	f7ff fc39 	bl	8017e0c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 801859a:	4b0d      	ldr	r3, [pc, #52]	; (80185d0 <tcp_netif_ip_addr_changed+0x4c>)
 801859c:	4628      	mov	r0, r5
 801859e:	6819      	ldr	r1, [r3, #0]
 80185a0:	f7ff fc34 	bl	8017e0c <tcp_netif_ip_addr_changed_pcblist>
    if (!ip_addr_isany(new_addr)) {
 80185a4:	2c00      	cmp	r4, #0
 80185a6:	d0f2      	beq.n	801858e <tcp_netif_ip_addr_changed+0xa>
 80185a8:	6823      	ldr	r3, [r4, #0]
 80185aa:	2b00      	cmp	r3, #0
 80185ac:	d0ef      	beq.n	801858e <tcp_netif_ip_addr_changed+0xa>
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80185ae:	4b09      	ldr	r3, [pc, #36]	; (80185d4 <tcp_netif_ip_addr_changed+0x50>)
 80185b0:	681b      	ldr	r3, [r3, #0]
 80185b2:	2b00      	cmp	r3, #0
 80185b4:	d0eb      	beq.n	801858e <tcp_netif_ip_addr_changed+0xa>
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80185b6:	6819      	ldr	r1, [r3, #0]
 80185b8:	682a      	ldr	r2, [r5, #0]
 80185ba:	4291      	cmp	r1, r2
 80185bc:	d101      	bne.n	80185c2 <tcp_netif_ip_addr_changed+0x3e>
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80185be:	6822      	ldr	r2, [r4, #0]
 80185c0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80185c2:	68db      	ldr	r3, [r3, #12]
 80185c4:	2b00      	cmp	r3, #0
 80185c6:	d1f6      	bne.n	80185b6 <tcp_netif_ip_addr_changed+0x32>
}
 80185c8:	bd38      	pop	{r3, r4, r5, pc}
 80185ca:	4770      	bx	lr
 80185cc:	2003e278 	.word	0x2003e278
 80185d0:	2003e284 	.word	0x2003e284
 80185d4:	2003e280 	.word	0x2003e280

080185d8 <tcp_free_ooseq>:
{
 80185d8:	b538      	push	{r3, r4, r5, lr}
 80185da:	4605      	mov	r5, r0
  if (pcb->ooseq) {
 80185dc:	6f40      	ldr	r0, [r0, #116]	; 0x74
 80185de:	b130      	cbz	r0, 80185ee <tcp_free_ooseq+0x16>
    struct tcp_seg *next = seg->next;
 80185e0:	6804      	ldr	r4, [r0, #0]
    tcp_seg_free(seg);
 80185e2:	f7fe ff55 	bl	8017490 <tcp_seg_free>
  while (seg != NULL) {
 80185e6:	4620      	mov	r0, r4
 80185e8:	2c00      	cmp	r4, #0
 80185ea:	d1f9      	bne.n	80185e0 <tcp_free_ooseq+0x8>
    pcb->ooseq = NULL;
 80185ec:	676c      	str	r4, [r5, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 80185ee:	bd38      	pop	{r3, r4, r5, pc}

080185f0 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80185f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80185f4:	4606      	mov	r6, r0
 80185f6:	2800      	cmp	r0, #0
 80185f8:	f000 808a 	beq.w	8018710 <tcp_parseopt+0x120>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80185fc:	4b51      	ldr	r3, [pc, #324]	; (8018744 <tcp_parseopt+0x154>)
 80185fe:	881f      	ldrh	r7, [r3, #0]
 8018600:	2f00      	cmp	r7, #0
 8018602:	d063      	beq.n	80186cc <tcp_parseopt+0xdc>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018604:	4a50      	ldr	r2, [pc, #320]	; (8018748 <tcp_parseopt+0x158>)
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018606:	2300      	movs	r3, #0
 8018608:	4c50      	ldr	r4, [pc, #320]	; (801874c <tcp_parseopt+0x15c>)
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801860a:	f8b2 c000 	ldrh.w	ip, [r2]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801860e:	461a      	mov	r2, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018610:	484f      	ldr	r0, [pc, #316]	; (8018750 <tcp_parseopt+0x160>)
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8018612:	4950      	ldr	r1, [pc, #320]	; (8018754 <tcp_parseopt+0x164>)
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8018614:	fa5f fa8c 	uxtb.w	sl, ip
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018618:	8023      	strh	r3, [r4, #0]
 801861a:	461c      	mov	r4, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801861c:	6805      	ldr	r5, [r0, #0]
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801861e:	f8d1 8000 	ldr.w	r8, [r1]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018622:	4613      	mov	r3, r2
 8018624:	f04f 0e00 	mov.w	lr, #0
    return tcphdr_opt2[idx];
 8018628:	eba2 090a 	sub.w	r9, r2, sl
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801862c:	eb02 000e 	add.w	r0, r2, lr
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018630:	429f      	cmp	r7, r3
  u16_t optidx = tcp_optidx++;
 8018632:	f103 0101 	add.w	r1, r3, #1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018636:	fa1f fb80 	uxth.w	fp, r0
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801863a:	d977      	bls.n	801872c <tcp_parseopt+0x13c>
  u16_t optidx = tcp_optidx++;
 801863c:	b289      	uxth	r1, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801863e:	2d00      	cmp	r5, #0
 8018640:	d034      	beq.n	80186ac <tcp_parseopt+0xbc>
    return tcphdr_opt2[idx];
 8018642:	eb09 040e 	add.w	r4, r9, lr
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018646:	45dc      	cmp	ip, fp
    return tcphdr_opt2[idx];
 8018648:	b2e4      	uxtb	r4, r4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801864a:	d831      	bhi.n	80186b0 <tcp_parseopt+0xc0>
    return tcphdr_opt2[idx];
 801864c:	f815 b004 	ldrb.w	fp, [r5, r4]
      u8_t opt = tcp_get_next_optbyte();
      switch (opt) {
 8018650:	f1bb 0f01 	cmp.w	fp, #1
 8018654:	d032      	beq.n	80186bc <tcp_parseopt+0xcc>
 8018656:	d371      	bcc.n	801873c <tcp_parseopt+0x14c>
 8018658:	f1bb 0f02 	cmp.w	fp, #2
 801865c:	d138      	bne.n	80186d0 <tcp_parseopt+0xe0>
  u16_t optidx = tcp_optidx++;
 801865e:	1c98      	adds	r0, r3, #2
 8018660:	b280      	uxth	r0, r0
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018662:	b10d      	cbz	r5, 8018668 <tcp_parseopt+0x78>
 8018664:	4561      	cmp	r1, ip
 8018666:	d23e      	bcs.n	80186e6 <tcp_parseopt+0xf6>
    return opts[optidx];
 8018668:	4441      	add	r1, r8
 801866a:	7d0a      	ldrb	r2, [r1, #20]
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801866c:	2a04      	cmp	r2, #4
 801866e:	d162      	bne.n	8018736 <tcp_parseopt+0x146>
 8018670:	1c42      	adds	r2, r0, #1
 8018672:	42ba      	cmp	r2, r7
 8018674:	da5f      	bge.n	8018736 <tcp_parseopt+0x146>
  u16_t optidx = tcp_optidx++;
 8018676:	1cd9      	adds	r1, r3, #3
 8018678:	1d1a      	adds	r2, r3, #4
 801867a:	b289      	uxth	r1, r1
 801867c:	b292      	uxth	r2, r2
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801867e:	2d00      	cmp	r5, #0
 8018680:	d04e      	beq.n	8018720 <tcp_parseopt+0x130>
 8018682:	4584      	cmp	ip, r0
 8018684:	d939      	bls.n	80186fa <tcp_parseopt+0x10a>
    return opts[optidx];
 8018686:	4440      	add	r0, r8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018688:	458c      	cmp	ip, r1
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801868a:	7d03      	ldrb	r3, [r0, #20]
 801868c:	ea4f 2303 	mov.w	r3, r3, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018690:	d83b      	bhi.n	801870a <tcp_parseopt+0x11a>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8018692:	eba1 010a 	sub.w	r1, r1, sl
    return tcphdr_opt2[idx];
 8018696:	b2c9      	uxtb	r1, r1
 8018698:	5c69      	ldrb	r1, [r5, r1]
          mss |= tcp_get_next_optbyte();
 801869a:	430b      	orrs	r3, r1
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801869c:	1e59      	subs	r1, r3, #1
 801869e:	f5b1 7f06 	cmp.w	r1, #536	; 0x218
 80186a2:	bf28      	it	cs
 80186a4:	f44f 7306 	movcs.w	r3, #536	; 0x218
 80186a8:	8673      	strh	r3, [r6, #50]	; 0x32
          break;
 80186aa:	e01a      	b.n	80186e2 <tcp_parseopt+0xf2>
 80186ac:	eb02 000e 	add.w	r0, r2, lr
    return opts[optidx];
 80186b0:	4440      	add	r0, r8
 80186b2:	f890 b014 	ldrb.w	fp, [r0, #20]
      switch (opt) {
 80186b6:	f1bb 0f01 	cmp.w	fp, #1
 80186ba:	d1cc      	bne.n	8018656 <tcp_parseopt+0x66>
 80186bc:	f10e 0e01 	add.w	lr, lr, #1
  u16_t optidx = tcp_optidx++;
 80186c0:	460b      	mov	r3, r1
 80186c2:	465c      	mov	r4, fp
 80186c4:	e7b2      	b.n	801862c <tcp_parseopt+0x3c>
 80186c6:	3302      	adds	r3, #2
 80186c8:	4a20      	ldr	r2, [pc, #128]	; (801874c <tcp_parseopt+0x15c>)
 80186ca:	8013      	strh	r3, [r2, #0]
             can skip past them. */
          tcp_optidx += data - 2;
      }
    }
  }
}
 80186cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80186d0:	b10d      	cbz	r5, 80186d6 <tcp_parseopt+0xe6>
 80186d2:	4561      	cmp	r1, ip
 80186d4:	d20c      	bcs.n	80186f0 <tcp_parseopt+0x100>
    return opts[optidx];
 80186d6:	4441      	add	r1, r8
 80186d8:	7d0a      	ldrb	r2, [r1, #20]
          if (data < 2) {
 80186da:	2a01      	cmp	r2, #1
 80186dc:	d9f3      	bls.n	80186c6 <tcp_parseopt+0xd6>
          tcp_optidx += data - 2;
 80186de:	441a      	add	r2, r3
 80186e0:	b292      	uxth	r2, r2
 80186e2:	2401      	movs	r4, #1
 80186e4:	e79d      	b.n	8018622 <tcp_parseopt+0x32>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80186e6:	eba1 010a 	sub.w	r1, r1, sl
    return tcphdr_opt2[idx];
 80186ea:	b2c9      	uxtb	r1, r1
 80186ec:	5c6a      	ldrb	r2, [r5, r1]
 80186ee:	e7bd      	b.n	801866c <tcp_parseopt+0x7c>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80186f0:	eba1 010a 	sub.w	r1, r1, sl
    return tcphdr_opt2[idx];
 80186f4:	b2c9      	uxtb	r1, r1
 80186f6:	5c6a      	ldrb	r2, [r5, r1]
 80186f8:	e7ef      	b.n	80186da <tcp_parseopt+0xea>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80186fa:	eba0 000a 	sub.w	r0, r0, sl
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80186fe:	458c      	cmp	ip, r1
    return tcphdr_opt2[idx];
 8018700:	b2c0      	uxtb	r0, r0
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8018702:	5c2b      	ldrb	r3, [r5, r0]
 8018704:	ea4f 2303 	mov.w	r3, r3, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018708:	d9c3      	bls.n	8018692 <tcp_parseopt+0xa2>
    return opts[optidx];
 801870a:	4441      	add	r1, r8
 801870c:	7d09      	ldrb	r1, [r1, #20]
 801870e:	e7c4      	b.n	801869a <tcp_parseopt+0xaa>
  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8018710:	4b11      	ldr	r3, [pc, #68]	; (8018758 <tcp_parseopt+0x168>)
 8018712:	f240 727d 	movw	r2, #1917	; 0x77d
 8018716:	4911      	ldr	r1, [pc, #68]	; (801875c <tcp_parseopt+0x16c>)
 8018718:	4811      	ldr	r0, [pc, #68]	; (8018760 <tcp_parseopt+0x170>)
 801871a:	f008 f9dd 	bl	8020ad8 <iprintf>
 801871e:	e76d      	b.n	80185fc <tcp_parseopt+0xc>
    return opts[optidx];
 8018720:	4440      	add	r0, r8
 8018722:	4441      	add	r1, r8
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8018724:	7d03      	ldrb	r3, [r0, #20]
    return opts[optidx];
 8018726:	7d09      	ldrb	r1, [r1, #20]
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8018728:	021b      	lsls	r3, r3, #8
 801872a:	e7b6      	b.n	801869a <tcp_parseopt+0xaa>
 801872c:	2c00      	cmp	r4, #0
 801872e:	d0cd      	beq.n	80186cc <tcp_parseopt+0xdc>
 8018730:	4a06      	ldr	r2, [pc, #24]	; (801874c <tcp_parseopt+0x15c>)
 8018732:	8013      	strh	r3, [r2, #0]
 8018734:	e7ca      	b.n	80186cc <tcp_parseopt+0xdc>
 8018736:	4b05      	ldr	r3, [pc, #20]	; (801874c <tcp_parseopt+0x15c>)
 8018738:	8018      	strh	r0, [r3, #0]
 801873a:	e7c7      	b.n	80186cc <tcp_parseopt+0xdc>
 801873c:	4b03      	ldr	r3, [pc, #12]	; (801874c <tcp_parseopt+0x15c>)
 801873e:	8019      	strh	r1, [r3, #0]
 8018740:	e7c4      	b.n	80186cc <tcp_parseopt+0xdc>
 8018742:	bf00      	nop
 8018744:	2002a428 	.word	0x2002a428
 8018748:	2002a420 	.word	0x2002a420
 801874c:	2002a418 	.word	0x2002a418
 8018750:	2002a424 	.word	0x2002a424
 8018754:	2002a41c 	.word	0x2002a41c
 8018758:	0803e464 	.word	0x0803e464
 801875c:	0803e498 	.word	0x0803e498
 8018760:	08026a84 	.word	0x08026a84

08018764 <tcp_oos_insert_segment>:
{
 8018764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018766:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8018768:	4605      	mov	r5, r0
 801876a:	2800      	cmp	r0, #0
 801876c:	d03e      	beq.n	80187ec <tcp_oos_insert_segment+0x88>
  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801876e:	68eb      	ldr	r3, [r5, #12]
 8018770:	8998      	ldrh	r0, [r3, #12]
 8018772:	f7fc f9eb 	bl	8014b4c <lwip_htons>
 8018776:	07c2      	lsls	r2, r0, #31
 8018778:	d432      	bmi.n	80187e0 <tcp_oos_insert_segment+0x7c>
 801877a:	4e20      	ldr	r6, [pc, #128]	; (80187fc <tcp_oos_insert_segment+0x98>)
 801877c:	e005      	b.n	801878a <tcp_oos_insert_segment+0x26>
      next = next->next;
 801877e:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 8018780:	4620      	mov	r0, r4
 8018782:	f7fe fe85 	bl	8017490 <tcp_seg_free>
 8018786:	463c      	mov	r4, r7
    while (next &&
 8018788:	b1ef      	cbz	r7, 80187c6 <tcp_oos_insert_segment+0x62>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801878a:	68e1      	ldr	r1, [r4, #12]
 801878c:	8923      	ldrh	r3, [r4, #8]
 801878e:	6848      	ldr	r0, [r1, #4]
 8018790:	6837      	ldr	r7, [r6, #0]
 8018792:	892a      	ldrh	r2, [r5, #8]
 8018794:	4403      	add	r3, r0
 8018796:	443a      	add	r2, r7
 8018798:	1ad3      	subs	r3, r2, r3
    while (next &&
 801879a:	2b00      	cmp	r3, #0
 801879c:	db15      	blt.n	80187ca <tcp_oos_insert_segment+0x66>
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801879e:	8988      	ldrh	r0, [r1, #12]
 80187a0:	f7fc f9d4 	bl	8014b4c <lwip_htons>
 80187a4:	07c3      	lsls	r3, r0, #31
 80187a6:	d5ea      	bpl.n	801877e <tcp_oos_insert_segment+0x1a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80187a8:	68eb      	ldr	r3, [r5, #12]
 80187aa:	2001      	movs	r0, #1
 80187ac:	899f      	ldrh	r7, [r3, #12]
 80187ae:	f7fc f9cd 	bl	8014b4c <lwip_htons>
 80187b2:	68eb      	ldr	r3, [r5, #12]
 80187b4:	4338      	orrs	r0, r7
      next = next->next;
 80187b6:	6827      	ldr	r7, [r4, #0]
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80187b8:	8198      	strh	r0, [r3, #12]
      tcp_seg_free(old_seg);
 80187ba:	4620      	mov	r0, r4
 80187bc:	f7fe fe68 	bl	8017490 <tcp_seg_free>
 80187c0:	463c      	mov	r4, r7
    while (next &&
 80187c2:	2f00      	cmp	r7, #0
 80187c4:	d1e1      	bne.n	801878a <tcp_oos_insert_segment+0x26>
  cseg->next = next;
 80187c6:	602c      	str	r4, [r5, #0]
}
 80187c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80187ca:	1a12      	subs	r2, r2, r0
    if (next &&
 80187cc:	2a00      	cmp	r2, #0
 80187ce:	ddfa      	ble.n	80187c6 <tcp_oos_insert_segment+0x62>
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80187d0:	1bc1      	subs	r1, r0, r7
      pbuf_realloc(cseg->p, cseg->len);
 80187d2:	6868      	ldr	r0, [r5, #4]
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80187d4:	b289      	uxth	r1, r1
 80187d6:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80187d8:	f7fe f932 	bl	8016a40 <pbuf_realloc>
  cseg->next = next;
 80187dc:	602c      	str	r4, [r5, #0]
}
 80187de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_segs_free(next);
 80187e0:	4620      	mov	r0, r4
    next = NULL;
 80187e2:	2400      	movs	r4, #0
    tcp_segs_free(next);
 80187e4:	f7fe fe62 	bl	80174ac <tcp_segs_free>
  cseg->next = next;
 80187e8:	602c      	str	r4, [r5, #0]
}
 80187ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80187ec:	4b04      	ldr	r3, [pc, #16]	; (8018800 <tcp_oos_insert_segment+0x9c>)
 80187ee:	f240 421f 	movw	r2, #1055	; 0x41f
 80187f2:	4904      	ldr	r1, [pc, #16]	; (8018804 <tcp_oos_insert_segment+0xa0>)
 80187f4:	4804      	ldr	r0, [pc, #16]	; (8018808 <tcp_oos_insert_segment+0xa4>)
 80187f6:	f008 f96f 	bl	8020ad8 <iprintf>
 80187fa:	e7b8      	b.n	801876e <tcp_oos_insert_segment+0xa>
 80187fc:	2002a414 	.word	0x2002a414
 8018800:	0803e464 	.word	0x0803e464
 8018804:	0803e43c 	.word	0x0803e43c
 8018808:	08026a84 	.word	0x08026a84

0801880c <tcp_input_delayed_close>:
{
 801880c:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801880e:	4604      	mov	r4, r0
 8018810:	b930      	cbnz	r0, 8018820 <tcp_input_delayed_close+0x14>
 8018812:	4b0f      	ldr	r3, [pc, #60]	; (8018850 <tcp_input_delayed_close+0x44>)
 8018814:	f240 225a 	movw	r2, #602	; 0x25a
 8018818:	490e      	ldr	r1, [pc, #56]	; (8018854 <tcp_input_delayed_close+0x48>)
 801881a:	480f      	ldr	r0, [pc, #60]	; (8018858 <tcp_input_delayed_close+0x4c>)
 801881c:	f008 f95c 	bl	8020ad8 <iprintf>
  if (recv_flags & TF_CLOSED) {
 8018820:	4b0e      	ldr	r3, [pc, #56]	; (801885c <tcp_input_delayed_close+0x50>)
 8018822:	7818      	ldrb	r0, [r3, #0]
 8018824:	f010 0010 	ands.w	r0, r0, #16
 8018828:	d011      	beq.n	801884e <tcp_input_delayed_close+0x42>
    if (!(pcb->flags & TF_RXCLOSED)) {
 801882a:	8b63      	ldrh	r3, [r4, #26]
 801882c:	06db      	lsls	r3, r3, #27
 801882e:	d406      	bmi.n	801883e <tcp_input_delayed_close+0x32>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8018830:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8018834:	b11b      	cbz	r3, 801883e <tcp_input_delayed_close+0x32>
 8018836:	f06f 010e 	mvn.w	r1, #14
 801883a:	6920      	ldr	r0, [r4, #16]
 801883c:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801883e:	4621      	mov	r1, r4
 8018840:	4807      	ldr	r0, [pc, #28]	; (8018860 <tcp_input_delayed_close+0x54>)
 8018842:	f7ff f9ad 	bl	8017ba0 <tcp_pcb_remove>
    tcp_free(pcb);
 8018846:	4620      	mov	r0, r4
 8018848:	f7fe fcba 	bl	80171c0 <tcp_free>
 801884c:	2001      	movs	r0, #1
}
 801884e:	bd10      	pop	{r4, pc}
 8018850:	0803e464 	.word	0x0803e464
 8018854:	0803e414 	.word	0x0803e414
 8018858:	08026a84 	.word	0x08026a84
 801885c:	2002a410 	.word	0x2002a410
 8018860:	2003e278 	.word	0x2003e278

08018864 <tcp_free_acked_segments.isra.1>:
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
 8018864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018868:	b083      	sub	sp, #12
 801886a:	9201      	str	r2, [sp, #4]
  while (seg_list != NULL &&
 801886c:	2900      	cmp	r1, #0
 801886e:	d03e      	beq.n	80188ee <tcp_free_acked_segments.isra.1+0x8a>
 8018870:	4606      	mov	r6, r0
 8018872:	460c      	mov	r4, r1
 8018874:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8018928 <tcp_free_acked_segments.isra.1+0xc4>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8018878:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 801891c <tcp_free_acked_segments.isra.1+0xb8>
 801887c:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 801892c <tcp_free_acked_segments.isra.1+0xc8>
 8018880:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 8018924 <tcp_free_acked_segments.isra.1+0xc0>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8018884:	68e3      	ldr	r3, [r4, #12]
 8018886:	6858      	ldr	r0, [r3, #4]
 8018888:	f7fc f964 	bl	8014b54 <lwip_htonl>
 801888c:	68e3      	ldr	r3, [r4, #12]
 801888e:	4605      	mov	r5, r0
 8018890:	8927      	ldrh	r7, [r4, #8]
 8018892:	8998      	ldrh	r0, [r3, #12]
 8018894:	f7fc f95a 	bl	8014b4c <lwip_htons>
 8018898:	f8d8 3000 	ldr.w	r3, [r8]
 801889c:	f010 0003 	ands.w	r0, r0, #3
 80188a0:	eba5 0503 	sub.w	r5, r5, r3
 80188a4:	bf18      	it	ne
 80188a6:	2001      	movne	r0, #1
 80188a8:	443d      	add	r5, r7
 80188aa:	4428      	add	r0, r5
  while (seg_list != NULL &&
 80188ac:	2800      	cmp	r0, #0
 80188ae:	dc2e      	bgt.n	801890e <tcp_free_acked_segments.isra.1+0xaa>
    seg_list = seg_list->next;
 80188b0:	e9d4 5000 	ldrd	r5, r0, [r4]
    clen = pbuf_clen(next->p);
 80188b4:	f7fe f920 	bl	8016af8 <pbuf_clen>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80188b8:	8833      	ldrh	r3, [r6, #0]
    clen = pbuf_clen(next->p);
 80188ba:	4607      	mov	r7, r0
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80188bc:	4298      	cmp	r0, r3
 80188be:	d81d      	bhi.n	80188fc <tcp_free_acked_segments.isra.1+0x98>
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80188c0:	4a15      	ldr	r2, [pc, #84]	; (8018918 <tcp_free_acked_segments.isra.1+0xb4>)
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80188c2:	1bdf      	subs	r7, r3, r7
    tcp_seg_free(next);
 80188c4:	4620      	mov	r0, r4
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80188c6:	8811      	ldrh	r1, [r2, #0]
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80188c8:	8037      	strh	r7, [r6, #0]
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80188ca:	8923      	ldrh	r3, [r4, #8]
  while (seg_list != NULL &&
 80188cc:	462c      	mov	r4, r5
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80188ce:	440b      	add	r3, r1
 80188d0:	8013      	strh	r3, [r2, #0]
    tcp_seg_free(next);
 80188d2:	f7fe fddd 	bl	8017490 <tcp_seg_free>
    if (pcb->snd_queuelen != 0) {
 80188d6:	8833      	ldrh	r3, [r6, #0]
 80188d8:	b16b      	cbz	r3, 80188f6 <tcp_free_acked_segments.isra.1+0x92>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80188da:	b965      	cbnz	r5, 80188f6 <tcp_free_acked_segments.isra.1+0x92>
 80188dc:	9b01      	ldr	r3, [sp, #4]
 80188de:	b953      	cbnz	r3, 80188f6 <tcp_free_acked_segments.isra.1+0x92>
 80188e0:	4b0e      	ldr	r3, [pc, #56]	; (801891c <tcp_free_acked_segments.isra.1+0xb8>)
 80188e2:	f240 4262 	movw	r2, #1122	; 0x462
 80188e6:	490e      	ldr	r1, [pc, #56]	; (8018920 <tcp_free_acked_segments.isra.1+0xbc>)
 80188e8:	480e      	ldr	r0, [pc, #56]	; (8018924 <tcp_free_acked_segments.isra.1+0xc0>)
 80188ea:	f008 f8f5 	bl	8020ad8 <iprintf>
  while (seg_list != NULL &&
 80188ee:	2000      	movs	r0, #0
}
 80188f0:	b003      	add	sp, #12
 80188f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (seg_list != NULL &&
 80188f6:	2d00      	cmp	r5, #0
 80188f8:	d1c4      	bne.n	8018884 <tcp_free_acked_segments.isra.1+0x20>
 80188fa:	e7f8      	b.n	80188ee <tcp_free_acked_segments.isra.1+0x8a>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80188fc:	465b      	mov	r3, fp
 80188fe:	f240 4257 	movw	r2, #1111	; 0x457
 8018902:	4651      	mov	r1, sl
 8018904:	4648      	mov	r0, r9
 8018906:	f008 f8e7 	bl	8020ad8 <iprintf>
 801890a:	8833      	ldrh	r3, [r6, #0]
 801890c:	e7d8      	b.n	80188c0 <tcp_free_acked_segments.isra.1+0x5c>
  while (seg_list != NULL &&
 801890e:	4620      	mov	r0, r4
}
 8018910:	b003      	add	sp, #12
 8018912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018916:	bf00      	nop
 8018918:	2002a408 	.word	0x2002a408
 801891c:	0803e464 	.word	0x0803e464
 8018920:	0803e214 	.word	0x0803e214
 8018924:	08026a84 	.word	0x08026a84
 8018928:	2002a3f0 	.word	0x2002a3f0
 801892c:	0803e1ec 	.word	0x0803e1ec

08018930 <tcp_receive>:
{
 8018930:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8018934:	4604      	mov	r4, r0
 8018936:	2800      	cmp	r0, #0
 8018938:	f000 8119 	beq.w	8018b6e <tcp_receive+0x23e>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801893c:	7d23      	ldrb	r3, [r4, #20]
 801893e:	2b03      	cmp	r3, #3
 8018940:	f240 8085 	bls.w	8018a4e <tcp_receive+0x11e>
  if (flags & TCP_ACK) {
 8018944:	4bb5      	ldr	r3, [pc, #724]	; (8018c1c <tcp_receive+0x2ec>)
 8018946:	4db6      	ldr	r5, [pc, #728]	; (8018c20 <tcp_receive+0x2f0>)
 8018948:	781a      	ldrb	r2, [r3, #0]
 801894a:	682b      	ldr	r3, [r5, #0]
 801894c:	06d6      	lsls	r6, r2, #27
 801894e:	d46a      	bmi.n	8018a26 <tcp_receive+0xf6>
 8018950:	4eb4      	ldr	r6, [pc, #720]	; (8018c24 <tcp_receive+0x2f4>)
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8018952:	8832      	ldrh	r2, [r6, #0]
 8018954:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8018956:	2a00      	cmp	r2, #0
 8018958:	d055      	beq.n	8018a06 <tcp_receive+0xd6>
 801895a:	7d20      	ldrb	r0, [r4, #20]
 801895c:	2806      	cmp	r0, #6
 801895e:	d852      	bhi.n	8018a06 <tcp_receive+0xd6>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8018960:	1acf      	subs	r7, r1, r3
 8018962:	2f01      	cmp	r7, #1
 8018964:	d406      	bmi.n	8018974 <tcp_receive+0x44>
 8018966:	1a8a      	subs	r2, r1, r2
 8018968:	f1c3 0001 	rsb	r0, r3, #1
 801896c:	4402      	add	r2, r0
 801896e:	2a00      	cmp	r2, #0
 8018970:	f340 81c5 	ble.w	8018cfe <tcp_receive+0x3ce>
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8018974:	1a5a      	subs	r2, r3, r1
 8018976:	2a00      	cmp	r2, #0
 8018978:	f2c0 8101 	blt.w	8018b7e <tcp_receive+0x24e>
 801897c:	f103 0c01 	add.w	ip, r3, #1
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018980:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 8018982:	ebac 0201 	sub.w	r2, ip, r1
 8018986:	1a12      	subs	r2, r2, r0
 8018988:	2a00      	cmp	r2, #0
 801898a:	f340 80fd 	ble.w	8018b88 <tcp_receive+0x258>
        tcp_send_empty_ack(pcb);
 801898e:	4620      	mov	r0, r4
}
 8018990:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        tcp_send_empty_ack(pcb);
 8018994:	f002 baea 	b.w	801af6c <tcp_send_empty_ack>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8018998:	ebac 0102 	sub.w	r1, ip, r2
 801899c:	2900      	cmp	r1, #0
 801899e:	da4e      	bge.n	8018a3e <tcp_receive+0x10e>
 80189a0:	49a1      	ldr	r1, [pc, #644]	; (8018c28 <tcp_receive+0x2f8>)
 80189a2:	6809      	ldr	r1, [r1, #0]
 80189a4:	89c9      	ldrh	r1, [r1, #14]
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80189a6:	f8b4 0062 	ldrh.w	r0, [r4, #98]	; 0x62
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80189aa:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80189ae:	4288      	cmp	r0, r1
      pcb->snd_wl2 = ackno;
 80189b0:	e9c4 3215 	strd	r3, r2, [r4, #84]	; 0x54
        pcb->snd_wnd_max = pcb->snd_wnd;
 80189b4:	bf38      	it	cc
 80189b6:	f8a4 1062 	strhcc.w	r1, [r4, #98]	; 0x62
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80189ba:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80189bc:	1a11      	subs	r1, r2, r0
 80189be:	2900      	cmp	r1, #0
 80189c0:	dc4d      	bgt.n	8018a5e <tcp_receive+0x12e>
      if (tcplen == 0) {
 80189c2:	4e98      	ldr	r6, [pc, #608]	; (8018c24 <tcp_receive+0x2f4>)
 80189c4:	8831      	ldrh	r1, [r6, #0]
 80189c6:	2900      	cmp	r1, #0
 80189c8:	d15a      	bne.n	8018a80 <tcp_receive+0x150>
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80189ca:	f8b4 8060 	ldrh.w	r8, [r4, #96]	; 0x60
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80189ce:	44f4      	add	ip, lr
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80189d0:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80189d2:	4441      	add	r1, r8
 80189d4:	4561      	cmp	r1, ip
 80189d6:	d153      	bne.n	8018a80 <tcp_receive+0x150>
          if (pcb->rtime >= 0) {
 80189d8:	8e21      	ldrh	r1, [r4, #48]	; 0x30
            if (pcb->lastack == ackno) {
 80189da:	0bc9      	lsrs	r1, r1, #15
 80189dc:	d150      	bne.n	8018a80 <tcp_receive+0x150>
 80189de:	4290      	cmp	r0, r2
 80189e0:	d14e      	bne.n	8018a80 <tcp_receive+0x150>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80189e2:	f894 1043 	ldrb.w	r1, [r4, #67]	; 0x43
 80189e6:	29ff      	cmp	r1, #255	; 0xff
 80189e8:	f000 83c2 	beq.w	8019170 <tcp_receive+0x840>
                ++pcb->dupacks;
 80189ec:	3101      	adds	r1, #1
 80189ee:	b2c9      	uxtb	r1, r1
              if (pcb->dupacks > 3) {
 80189f0:	2903      	cmp	r1, #3
                ++pcb->dupacks;
 80189f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
              if (pcb->dupacks > 3) {
 80189f6:	f200 83bb 	bhi.w	8019170 <tcp_receive+0x840>
              if (pcb->dupacks >= 3) {
 80189fa:	f000 83c4 	beq.w	8019186 <tcp_receive+0x856>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80189fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018a00:	2900      	cmp	r1, #0
 8018a02:	d137      	bne.n	8018a74 <tcp_receive+0x144>
 8018a04:	6a61      	ldr	r1, [r4, #36]	; 0x24
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8018a06:	1a5a      	subs	r2, r3, r1
 8018a08:	2a00      	cmp	r2, #0
 8018a0a:	db06      	blt.n	8018a1a <tcp_receive+0xea>
 8018a0c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8018a0e:	f1c2 0201 	rsb	r2, r2, #1
 8018a12:	4413      	add	r3, r2
 8018a14:	1a5b      	subs	r3, r3, r1
 8018a16:	2b00      	cmp	r3, #0
 8018a18:	dd03      	ble.n	8018a22 <tcp_receive+0xf2>
      tcp_ack_now(pcb);
 8018a1a:	8b63      	ldrh	r3, [r4, #26]
 8018a1c:	f043 0302 	orr.w	r3, r3, #2
 8018a20:	8363      	strh	r3, [r4, #26]
}
 8018a22:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8018a26:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8018a28:	4f80      	ldr	r7, [pc, #512]	; (8018c2c <tcp_receive+0x2fc>)
 8018a2a:	1ac8      	subs	r0, r1, r3
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8018a2c:	f8b4 e060 	ldrh.w	lr, [r4, #96]	; 0x60
 8018a30:	683a      	ldr	r2, [r7, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8018a32:	2800      	cmp	r0, #0
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8018a34:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8018a38:	dbb2      	blt.n	80189a0 <tcp_receive+0x70>
 8018a3a:	4299      	cmp	r1, r3
 8018a3c:	d0ac      	beq.n	8018998 <tcp_receive+0x68>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8018a3e:	4594      	cmp	ip, r2
 8018a40:	d1bb      	bne.n	80189ba <tcp_receive+0x8a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8018a42:	4979      	ldr	r1, [pc, #484]	; (8018c28 <tcp_receive+0x2f8>)
 8018a44:	6809      	ldr	r1, [r1, #0]
 8018a46:	89c9      	ldrh	r1, [r1, #14]
 8018a48:	458e      	cmp	lr, r1
 8018a4a:	d2b6      	bcs.n	80189ba <tcp_receive+0x8a>
 8018a4c:	e7ab      	b.n	80189a6 <tcp_receive+0x76>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8018a4e:	4b78      	ldr	r3, [pc, #480]	; (8018c30 <tcp_receive+0x300>)
 8018a50:	f240 427c 	movw	r2, #1148	; 0x47c
 8018a54:	4977      	ldr	r1, [pc, #476]	; (8018c34 <tcp_receive+0x304>)
 8018a56:	4878      	ldr	r0, [pc, #480]	; (8018c38 <tcp_receive+0x308>)
 8018a58:	f008 f83e 	bl	8020ad8 <iprintf>
 8018a5c:	e772      	b.n	8018944 <tcp_receive+0x14>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018a5e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8018a60:	1ad3      	subs	r3, r2, r3
 8018a62:	2b00      	cmp	r3, #0
 8018a64:	dd10      	ble.n	8018a88 <tcp_receive+0x158>
      tcp_send_empty_ack(pcb);
 8018a66:	4620      	mov	r0, r4
 8018a68:	4e6e      	ldr	r6, [pc, #440]	; (8018c24 <tcp_receive+0x2f4>)
 8018a6a:	f002 fa7f 	bl	801af6c <tcp_send_empty_ack>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8018a6e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018a70:	b121      	cbz	r1, 8018a7c <tcp_receive+0x14c>
 8018a72:	683a      	ldr	r2, [r7, #0]
 8018a74:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8018a76:	1a9a      	subs	r2, r3, r2
 8018a78:	2a00      	cmp	r2, #0
 8018a7a:	db57      	blt.n	8018b2c <tcp_receive+0x1fc>
 8018a7c:	682b      	ldr	r3, [r5, #0]
 8018a7e:	e768      	b.n	8018952 <tcp_receive+0x22>
        pcb->dupacks = 0;
 8018a80:	2300      	movs	r3, #0
 8018a82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018a86:	e7f2      	b.n	8018a6e <tcp_receive+0x13e>
      if (pcb->flags & TF_INFR) {
 8018a88:	8b63      	ldrh	r3, [r4, #26]
 8018a8a:	0758      	lsls	r0, r3, #29
 8018a8c:	d509      	bpl.n	8018aa2 <tcp_receive+0x172>
        tcp_clear_flags(pcb, TF_INFR);
 8018a8e:	f023 0304 	bic.w	r3, r3, #4
        pcb->cwnd = pcb->ssthresh;
 8018a92:	f8b4 604a 	ldrh.w	r6, [r4, #74]	; 0x4a
        pcb->bytes_acked = 0;
 8018a96:	2000      	movs	r0, #0
        tcp_clear_flags(pcb, TF_INFR);
 8018a98:	8363      	strh	r3, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 8018a9a:	f8a4 6048 	strh.w	r6, [r4, #72]	; 0x48
        pcb->bytes_acked = 0;
 8018a9e:	f8a4 006a 	strh.w	r0, [r4, #106]	; 0x6a
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8018aa2:	f9b4 603c 	ldrsh.w	r6, [r4, #60]	; 0x3c
      pcb->nrtx = 0;
 8018aa6:	2000      	movs	r0, #0
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8018aa8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      pcb->lastack = ackno;
 8018aaa:	6462      	str	r2, [r4, #68]	; 0x44
      if (pcb->state >= ESTABLISHED) {
 8018aac:	7d22      	ldrb	r2, [r4, #20]
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8018aae:	eb03 03e6 	add.w	r3, r3, r6, asr #3
      pcb->nrtx = 0;
 8018ab2:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
      if (pcb->state >= ESTABLISHED) {
 8018ab6:	2a03      	cmp	r2, #3
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8018ab8:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      pcb->dupacks = 0;
 8018abc:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
      if (pcb->state >= ESTABLISHED) {
 8018ac0:	f200 81c7 	bhi.w	8018e52 <tcp_receive+0x522>
 8018ac4:	f104 0666 	add.w	r6, r4, #102	; 0x66
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8018ac8:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	; 0x6c
 8018acc:	4630      	mov	r0, r6
 8018ace:	f7ff fec9 	bl	8018864 <tcp_free_acked_segments.isra.1>
 8018ad2:	4602      	mov	r2, r0
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8018ad4:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8018ad6:	4630      	mov	r0, r6
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8018ad8:	6722      	str	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8018ada:	f7ff fec3 	bl	8018864 <tcp_free_acked_segments.isra.1>
      if (pcb->unacked == NULL) {
 8018ade:	6f22      	ldr	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8018ae0:	66e0      	str	r0, [r4, #108]	; 0x6c
      if (pcb->unacked == NULL) {
 8018ae2:	2a00      	cmp	r2, #0
 8018ae4:	f000 8299 	beq.w	801901a <tcp_receive+0x6ea>
        pcb->rtime = 0;
 8018ae8:	2300      	movs	r3, #0
 8018aea:	8623      	strh	r3, [r4, #48]	; 0x30
      pcb->polltmr = 0;
 8018aec:	2300      	movs	r3, #0
 8018aee:	7723      	strb	r3, [r4, #28]
      if (pcb->unsent == NULL) {
 8018af0:	2800      	cmp	r0, #0
 8018af2:	f000 828f 	beq.w	8019014 <tcp_receive+0x6e4>
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8018af6:	4951      	ldr	r1, [pc, #324]	; (8018c3c <tcp_receive+0x30c>)
 8018af8:	f8b4 3064 	ldrh.w	r3, [r4, #100]	; 0x64
 8018afc:	880e      	ldrh	r6, [r1, #0]
      if (pcb->flags & TF_RTO) {
 8018afe:	8b61      	ldrh	r1, [r4, #26]
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8018b00:	4433      	add	r3, r6
      if (pcb->flags & TF_RTO) {
 8018b02:	050e      	lsls	r6, r1, #20
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8018b04:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      if (pcb->flags & TF_RTO) {
 8018b08:	d52f      	bpl.n	8018b6a <tcp_receive+0x23a>
        if (pcb->unacked == NULL) {
 8018b0a:	2a00      	cmp	r2, #0
 8018b0c:	f000 82a1 	beq.w	8019052 <tcp_receive+0x722>
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8018b10:	68d3      	ldr	r3, [r2, #12]
 8018b12:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
 8018b14:	6858      	ldr	r0, [r3, #4]
 8018b16:	f7fc f81d 	bl	8014b54 <lwip_htonl>
 8018b1a:	1a30      	subs	r0, r6, r0
 8018b1c:	2800      	cmp	r0, #0
 8018b1e:	dc24      	bgt.n	8018b6a <tcp_receive+0x23a>
          tcp_clear_flags(pcb, TF_RTO);
 8018b20:	8b63      	ldrh	r3, [r4, #26]
 8018b22:	4e40      	ldr	r6, [pc, #256]	; (8018c24 <tcp_receive+0x2f4>)
 8018b24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8018b28:	8363      	strh	r3, [r4, #26]
 8018b2a:	e7a0      	b.n	8018a6e <tcp_receive+0x13e>
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8018b2c:	4b44      	ldr	r3, [pc, #272]	; (8018c40 <tcp_receive+0x310>)
      m = (s16_t)(m - (pcb->sa >> 3));
 8018b2e:	f9b4 203c 	ldrsh.w	r2, [r4, #60]	; 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8018b32:	681b      	ldr	r3, [r3, #0]
 8018b34:	1a59      	subs	r1, r3, r1
      m = (s16_t)(m - (pcb->sa >> 3));
 8018b36:	eba1 01e2 	sub.w	r1, r1, r2, asr #3
 8018b3a:	b289      	uxth	r1, r1
      pcb->sa = (s16_t)(pcb->sa + m);
 8018b3c:	440a      	add	r2, r1
      m = (s16_t)(m - (pcb->sa >> 3));
 8018b3e:	b208      	sxth	r0, r1
      pcb->sa = (s16_t)(pcb->sa + m);
 8018b40:	b212      	sxth	r2, r2
      if (m < 0) {
 8018b42:	2800      	cmp	r0, #0
      pcb->sa = (s16_t)(pcb->sa + m);
 8018b44:	87a2      	strh	r2, [r4, #60]	; 0x3c
      if (m < 0) {
 8018b46:	da01      	bge.n	8018b4c <tcp_receive+0x21c>
        m = (s16_t) - m;
 8018b48:	4249      	negs	r1, r1
 8018b4a:	b208      	sxth	r0, r1
      m = (s16_t)(m - (pcb->sv >> 2));
 8018b4c:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
      pcb->rttest = 0;
 8018b50:	2700      	movs	r7, #0
      pcb->sv = (s16_t)(pcb->sv + m);
 8018b52:	eba3 01a3 	sub.w	r1, r3, r3, asr #2
      pcb->rttest = 0;
 8018b56:	6367      	str	r7, [r4, #52]	; 0x34
 8018b58:	682b      	ldr	r3, [r5, #0]
      pcb->sv = (s16_t)(pcb->sv + m);
 8018b5a:	4401      	add	r1, r0
 8018b5c:	b289      	uxth	r1, r1
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8018b5e:	eb01 02e2 	add.w	r2, r1, r2, asr #3
      pcb->sv = (s16_t)(pcb->sv + m);
 8018b62:	87e1      	strh	r1, [r4, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8018b64:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
 8018b68:	e6f3      	b.n	8018952 <tcp_receive+0x22>
 8018b6a:	4e2e      	ldr	r6, [pc, #184]	; (8018c24 <tcp_receive+0x2f4>)
 8018b6c:	e77f      	b.n	8018a6e <tcp_receive+0x13e>
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8018b6e:	4b30      	ldr	r3, [pc, #192]	; (8018c30 <tcp_receive+0x300>)
 8018b70:	f240 427b 	movw	r2, #1147	; 0x47b
 8018b74:	4933      	ldr	r1, [pc, #204]	; (8018c44 <tcp_receive+0x314>)
 8018b76:	4830      	ldr	r0, [pc, #192]	; (8018c38 <tcp_receive+0x308>)
 8018b78:	f007 ffae 	bl	8020ad8 <iprintf>
 8018b7c:	e6de      	b.n	801893c <tcp_receive+0xc>
        tcp_ack_now(pcb);
 8018b7e:	8b63      	ldrh	r3, [r4, #26]
 8018b80:	f043 0302 	orr.w	r3, r3, #2
 8018b84:	8363      	strh	r3, [r4, #26]
 8018b86:	e702      	b.n	801898e <tcp_receive+0x5e>
      if (pcb->rcv_nxt == seqno) {
 8018b88:	428b      	cmp	r3, r1
 8018b8a:	f000 8363 	beq.w	8019254 <tcp_receive+0x924>
        if (pcb->ooseq == NULL) {
 8018b8e:	6f67      	ldr	r7, [r4, #116]	; 0x74
 8018b90:	2f00      	cmp	r7, #0
 8018b92:	f000 827f 	beq.w	8019094 <tcp_receive+0x764>
            if (seqno == next->tcphdr->seqno) {
 8018b96:	68f8      	ldr	r0, [r7, #12]
          struct tcp_seg *next, *prev = NULL;
 8018b98:	f04f 0800 	mov.w	r8, #0
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8018b9c:	f103 3eff 	add.w	lr, r3, #4294967295
            if (seqno == next->tcphdr->seqno) {
 8018ba0:	6842      	ldr	r2, [r0, #4]
 8018ba2:	429a      	cmp	r2, r3
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8018ba4:	ebac 0902 	sub.w	r9, ip, r2
            if (seqno == next->tcphdr->seqno) {
 8018ba8:	d018      	beq.n	8018bdc <tcp_receive+0x2ac>
              if (prev == NULL) {
 8018baa:	f1b8 0f00 	cmp.w	r8, #0
 8018bae:	d02a      	beq.n	8018c06 <tcp_receive+0x2d6>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8018bb0:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8018bb4:	6849      	ldr	r1, [r1, #4]
 8018bb6:	ebae 0101 	sub.w	r1, lr, r1
 8018bba:	2900      	cmp	r1, #0
 8018bbc:	db03      	blt.n	8018bc6 <tcp_receive+0x296>
 8018bbe:	f1b9 0f00 	cmp.w	r9, #0
 8018bc2:	f340 8270 	ble.w	80190a6 <tcp_receive+0x776>
              if (next->next == NULL &&
 8018bc6:	6839      	ldr	r1, [r7, #0]
 8018bc8:	46b8      	mov	r8, r7
 8018bca:	2900      	cmp	r1, #0
 8018bcc:	d03e      	beq.n	8018c4c <tcp_receive+0x31c>
 8018bce:	460f      	mov	r7, r1
            if (seqno == next->tcphdr->seqno) {
 8018bd0:	68f8      	ldr	r0, [r7, #12]
 8018bd2:	6842      	ldr	r2, [r0, #4]
 8018bd4:	429a      	cmp	r2, r3
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8018bd6:	ebac 0902 	sub.w	r9, ip, r2
            if (seqno == next->tcphdr->seqno) {
 8018bda:	d1e6      	bne.n	8018baa <tcp_receive+0x27a>
              if (inseg.len > next->len) {
 8018bdc:	481a      	ldr	r0, [pc, #104]	; (8018c48 <tcp_receive+0x318>)
 8018bde:	893b      	ldrh	r3, [r7, #8]
 8018be0:	8902      	ldrh	r2, [r0, #8]
 8018be2:	429a      	cmp	r2, r3
 8018be4:	f67f aed3 	bls.w	801898e <tcp_receive+0x5e>
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018be8:	f7fe fc7a 	bl	80174e0 <tcp_seg_copy>
                if (cseg != NULL) {
 8018bec:	2800      	cmp	r0, #0
 8018bee:	f43f aece 	beq.w	801898e <tcp_receive+0x5e>
                  if (prev != NULL) {
 8018bf2:	f1b8 0f00 	cmp.w	r8, #0
 8018bf6:	f000 8315 	beq.w	8019224 <tcp_receive+0x8f4>
                    prev->next = cseg;
 8018bfa:	f8c8 0000 	str.w	r0, [r8]
                    tcp_oos_insert_segment(cseg, next);
 8018bfe:	4639      	mov	r1, r7
 8018c00:	f7ff fdb0 	bl	8018764 <tcp_oos_insert_segment>
 8018c04:	e6c3      	b.n	801898e <tcp_receive+0x5e>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8018c06:	1a99      	subs	r1, r3, r2
 8018c08:	2900      	cmp	r1, #0
 8018c0a:	dadc      	bge.n	8018bc6 <tcp_receive+0x296>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018c0c:	480e      	ldr	r0, [pc, #56]	; (8018c48 <tcp_receive+0x318>)
 8018c0e:	f7fe fc67 	bl	80174e0 <tcp_seg_copy>
                  if (cseg != NULL) {
 8018c12:	2800      	cmp	r0, #0
 8018c14:	f43f aebb 	beq.w	801898e <tcp_receive+0x5e>
                    pcb->ooseq = cseg;
 8018c18:	6760      	str	r0, [r4, #116]	; 0x74
 8018c1a:	e7f0      	b.n	8018bfe <tcp_receive+0x2ce>
 8018c1c:	2002a3f4 	.word	0x2002a3f4
 8018c20:	2002a414 	.word	0x2002a414
 8018c24:	2002a42a 	.word	0x2002a42a
 8018c28:	2002a41c 	.word	0x2002a41c
 8018c2c:	2002a3f0 	.word	0x2002a3f0
 8018c30:	0803e464 	.word	0x0803e464
 8018c34:	0803e4d0 	.word	0x0803e4d0
 8018c38:	08026a84 	.word	0x08026a84
 8018c3c:	2002a408 	.word	0x2002a408
 8018c40:	2003e27c 	.word	0x2003e27c
 8018c44:	0803e4b4 	.word	0x0803e4b4
 8018c48:	2002a3f8 	.word	0x2002a3f8
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8018c4c:	1a9b      	subs	r3, r3, r2
              if (next->next == NULL &&
 8018c4e:	2b00      	cmp	r3, #0
 8018c50:	f77f ae9d 	ble.w	801898e <tcp_receive+0x5e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8018c54:	8980      	ldrh	r0, [r0, #12]
 8018c56:	f7fb ff79 	bl	8014b4c <lwip_htons>
 8018c5a:	07c2      	lsls	r2, r0, #31
 8018c5c:	f53f ae97 	bmi.w	801898e <tcp_receive+0x5e>
                next->next = tcp_seg_copy(&inseg);
 8018c60:	48b0      	ldr	r0, [pc, #704]	; (8018f24 <tcp_receive+0x5f4>)
 8018c62:	f7fe fc3d 	bl	80174e0 <tcp_seg_copy>
 8018c66:	6038      	str	r0, [r7, #0]
                if (next->next != NULL) {
 8018c68:	2800      	cmp	r0, #0
 8018c6a:	f43f ae90 	beq.w	801898e <tcp_receive+0x5e>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8018c6e:	68fb      	ldr	r3, [r7, #12]
 8018c70:	893a      	ldrh	r2, [r7, #8]
 8018c72:	6859      	ldr	r1, [r3, #4]
 8018c74:	682b      	ldr	r3, [r5, #0]
 8018c76:	440a      	add	r2, r1
 8018c78:	1ad2      	subs	r2, r2, r3
 8018c7a:	2a00      	cmp	r2, #0
 8018c7c:	dd05      	ble.n	8018c8a <tcp_receive+0x35a>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8018c7e:	1a5b      	subs	r3, r3, r1
                    pbuf_realloc(next->p, next->len);
 8018c80:	6878      	ldr	r0, [r7, #4]
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8018c82:	b299      	uxth	r1, r3
 8018c84:	8139      	strh	r1, [r7, #8]
                    pbuf_realloc(next->p, next->len);
 8018c86:	f7fd fedb 	bl	8016a40 <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8018c8a:	682a      	ldr	r2, [r5, #0]
 8018c8c:	8833      	ldrh	r3, [r6, #0]
 8018c8e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8018c90:	4413      	add	r3, r2
 8018c92:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8018c94:	1a5b      	subs	r3, r3, r1
 8018c96:	1a9b      	subs	r3, r3, r2
 8018c98:	2b00      	cmp	r3, #0
 8018c9a:	f77f ae78 	ble.w	801898e <tcp_receive+0x5e>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8018c9e:	683b      	ldr	r3, [r7, #0]
 8018ca0:	68db      	ldr	r3, [r3, #12]
 8018ca2:	8998      	ldrh	r0, [r3, #12]
 8018ca4:	f7fb ff52 	bl	8014b4c <lwip_htons>
 8018ca8:	07c3      	lsls	r3, r0, #31
 8018caa:	f100 82bf 	bmi.w	801922c <tcp_receive+0x8fc>
 8018cae:	683a      	ldr	r2, [r7, #0]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8018cb0:	6828      	ldr	r0, [r5, #0]
 8018cb2:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 8018cb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018cb6:	1a09      	subs	r1, r1, r0
                    pbuf_realloc(next->next->p, next->next->len);
 8018cb8:	6850      	ldr	r0, [r2, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8018cba:	4419      	add	r1, r3
 8018cbc:	b289      	uxth	r1, r1
 8018cbe:	8111      	strh	r1, [r2, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8018cc0:	f7fd febe 	bl	8016a40 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8018cc4:	683b      	ldr	r3, [r7, #0]
 8018cc6:	68da      	ldr	r2, [r3, #12]
 8018cc8:	891f      	ldrh	r7, [r3, #8]
 8018cca:	8990      	ldrh	r0, [r2, #12]
 8018ccc:	f7fb ff3e 	bl	8014b4c <lwip_htons>
 8018cd0:	f010 0303 	ands.w	r3, r0, #3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018cd4:	6829      	ldr	r1, [r5, #0]
                    tcplen = TCP_TCPLEN(next->next);
 8018cd6:	bf18      	it	ne
 8018cd8:	2301      	movne	r3, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018cda:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8018cdc:	6a60      	ldr	r0, [r4, #36]	; 0x24
                    tcplen = TCP_TCPLEN(next->next);
 8018cde:	443b      	add	r3, r7
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018ce0:	4402      	add	r2, r0
                    tcplen = TCP_TCPLEN(next->next);
 8018ce2:	b29b      	uxth	r3, r3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018ce4:	4419      	add	r1, r3
                    tcplen = TCP_TCPLEN(next->next);
 8018ce6:	8033      	strh	r3, [r6, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018ce8:	4291      	cmp	r1, r2
 8018cea:	f43f ae50 	beq.w	801898e <tcp_receive+0x5e>
 8018cee:	4b8e      	ldr	r3, [pc, #568]	; (8018f28 <tcp_receive+0x5f8>)
 8018cf0:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8018cf4:	498d      	ldr	r1, [pc, #564]	; (8018f2c <tcp_receive+0x5fc>)
 8018cf6:	488e      	ldr	r0, [pc, #568]	; (8018f30 <tcp_receive+0x600>)
 8018cf8:	f007 feee 	bl	8020ad8 <iprintf>
 8018cfc:	e647      	b.n	801898e <tcp_receive+0x5e>
      struct pbuf *p = inseg.p;
 8018cfe:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8018f24 <tcp_receive+0x5f4>
 8018d02:	f8d9 8004 	ldr.w	r8, [r9, #4]
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8018d06:	f1b8 0f00 	cmp.w	r8, #0
 8018d0a:	f000 817b 	beq.w	8019004 <tcp_receive+0x6d4>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8018d0e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8018d12:	429f      	cmp	r7, r3
 8018d14:	f200 80c5 	bhi.w	8018ea2 <tcp_receive+0x572>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8018d18:	f8d9 3004 	ldr.w	r3, [r9, #4]
      off = (u16_t)off32;
 8018d1c:	b2bf      	uxth	r7, r7
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8018d1e:	891a      	ldrh	r2, [r3, #8]
 8018d20:	42ba      	cmp	r2, r7
 8018d22:	f0c0 80b3 	bcc.w	8018e8c <tcp_receive+0x55c>
      inseg.len -= off;
 8018d26:	f8b9 1008 	ldrh.w	r1, [r9, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8018d2a:	1bd2      	subs	r2, r2, r7
      while (p->len < off) {
 8018d2c:	f8b8 300a 	ldrh.w	r3, [r8, #10]
      inseg.len -= off;
 8018d30:	1bc9      	subs	r1, r1, r7
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8018d32:	b292      	uxth	r2, r2
      while (p->len < off) {
 8018d34:	429f      	cmp	r7, r3
      inseg.len -= off;
 8018d36:	f8a9 1008 	strh.w	r1, [r9, #8]
      while (p->len < off) {
 8018d3a:	d90c      	bls.n	8018d56 <tcp_receive+0x426>
        p->len = 0;
 8018d3c:	2100      	movs	r1, #0
        off -= p->len;
 8018d3e:	1afb      	subs	r3, r7, r3
        p->len = 0;
 8018d40:	f8a8 100a 	strh.w	r1, [r8, #10]
        p->tot_len = new_tot_len;
 8018d44:	f8a8 2008 	strh.w	r2, [r8, #8]
        p = p->next;
 8018d48:	f8d8 8000 	ldr.w	r8, [r8]
        off -= p->len;
 8018d4c:	b29f      	uxth	r7, r3
      while (p->len < off) {
 8018d4e:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 8018d52:	42bb      	cmp	r3, r7
 8018d54:	d3f3      	bcc.n	8018d3e <tcp_receive+0x40e>
      pbuf_remove_header(p, off);
 8018d56:	4639      	mov	r1, r7
 8018d58:	4640      	mov	r0, r8
 8018d5a:	f7fd fd29 	bl	80167b0 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8018d5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018d60:	f8d9 100c 	ldr.w	r1, [r9, #12]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018d64:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8018d66:	602b      	str	r3, [r5, #0]
 8018d68:	604b      	str	r3, [r1, #4]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018d6a:	2a00      	cmp	r2, #0
 8018d6c:	f43f ae0f 	beq.w	801898e <tcp_receive+0x5e>
        tcplen = TCP_TCPLEN(&inseg);
 8018d70:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018d74:	f8b9 7008 	ldrh.w	r7, [r9, #8]
 8018d78:	8998      	ldrh	r0, [r3, #12]
 8018d7a:	f7fb fee7 	bl	8014b4c <lwip_htons>
 8018d7e:	f010 0303 	ands.w	r3, r0, #3
        if (tcplen > pcb->rcv_wnd) {
 8018d82:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        tcplen = TCP_TCPLEN(&inseg);
 8018d84:	bf18      	it	ne
 8018d86:	2301      	movne	r3, #1
 8018d88:	443b      	add	r3, r7
 8018d8a:	b29b      	uxth	r3, r3
        if (tcplen > pcb->rcv_wnd) {
 8018d8c:	429a      	cmp	r2, r3
        tcplen = TCP_TCPLEN(&inseg);
 8018d8e:	8033      	strh	r3, [r6, #0]
        if (tcplen > pcb->rcv_wnd) {
 8018d90:	f0c0 81a9 	bcc.w	80190e6 <tcp_receive+0x7b6>
        if (pcb->ooseq != NULL) {
 8018d94:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8018d96:	2b00      	cmp	r3, #0
 8018d98:	f000 8092 	beq.w	8018ec0 <tcp_receive+0x590>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018d9c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018da0:	8998      	ldrh	r0, [r3, #12]
 8018da2:	f7fb fed3 	bl	8014b4c <lwip_htons>
 8018da6:	07c0      	lsls	r0, r0, #31
 8018da8:	f100 8087 	bmi.w	8018eba <tcp_receive+0x58a>
 8018dac:	8833      	ldrh	r3, [r6, #0]
 8018dae:	f8d5 c000 	ldr.w	ip, [r5]
            struct tcp_seg *next = pcb->ooseq;
 8018db2:	f8d4 8074 	ldr.w	r8, [r4, #116]	; 0x74
 8018db6:	eb03 020c 	add.w	r2, r3, ip
            while (next &&
 8018dba:	f1b8 0f00 	cmp.w	r8, #0
 8018dbe:	f000 8233 	beq.w	8019228 <tcp_receive+0x8f8>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8018dc2:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8018dc6:	f8b8 1008 	ldrh.w	r1, [r8, #8]
 8018dca:	f8d0 a004 	ldr.w	sl, [r0, #4]
 8018dce:	eba2 0e0a 	sub.w	lr, r2, sl
 8018dd2:	ebae 0101 	sub.w	r1, lr, r1
            while (next &&
 8018dd6:	2900      	cmp	r1, #0
 8018dd8:	da19      	bge.n	8018e0e <tcp_receive+0x4de>
 8018dda:	e1d8      	b.n	801918e <tcp_receive+0x85e>
              next = next->next;
 8018ddc:	f8d8 7000 	ldr.w	r7, [r8]
              tcp_seg_free(tmp);
 8018de0:	4640      	mov	r0, r8
 8018de2:	f7fe fb55 	bl	8017490 <tcp_seg_free>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8018de6:	8833      	ldrh	r3, [r6, #0]
 8018de8:	46b8      	mov	r8, r7
            while (next &&
 8018dea:	2f00      	cmp	r7, #0
 8018dec:	f000 8207 	beq.w	80191fe <tcp_receive+0x8ce>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8018df0:	f8d5 c000 	ldr.w	ip, [r5]
 8018df4:	68f8      	ldr	r0, [r7, #12]
 8018df6:	eb03 020c 	add.w	r2, r3, ip
 8018dfa:	8939      	ldrh	r1, [r7, #8]
 8018dfc:	f8d0 a004 	ldr.w	sl, [r0, #4]
 8018e00:	eba2 0e0a 	sub.w	lr, r2, sl
 8018e04:	ebae 0101 	sub.w	r1, lr, r1
            while (next &&
 8018e08:	2900      	cmp	r1, #0
 8018e0a:	f2c0 81c1 	blt.w	8019190 <tcp_receive+0x860>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8018e0e:	8980      	ldrh	r0, [r0, #12]
 8018e10:	f7fb fe9c 	bl	8014b4c <lwip_htons>
 8018e14:	07c1      	lsls	r1, r0, #31
 8018e16:	d5e1      	bpl.n	8018ddc <tcp_receive+0x4ac>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8018e18:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018e1c:	8998      	ldrh	r0, [r3, #12]
 8018e1e:	f7fb fe95 	bl	8014b4c <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8018e22:	0782      	lsls	r2, r0, #30
 8018e24:	d4da      	bmi.n	8018ddc <tcp_receive+0x4ac>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8018e26:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018e2a:	2001      	movs	r0, #1
 8018e2c:	899f      	ldrh	r7, [r3, #12]
 8018e2e:	f7fb fe8d 	bl	8014b4c <lwip_htons>
 8018e32:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018e36:	4338      	orrs	r0, r7
                tcplen = TCP_TCPLEN(&inseg);
 8018e38:	f8b9 7008 	ldrh.w	r7, [r9, #8]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8018e3c:	b280      	uxth	r0, r0
 8018e3e:	8198      	strh	r0, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8018e40:	f7fb fe84 	bl	8014b4c <lwip_htons>
 8018e44:	f010 0003 	ands.w	r0, r0, #3
 8018e48:	bf18      	it	ne
 8018e4a:	2001      	movne	r0, #1
 8018e4c:	4407      	add	r7, r0
 8018e4e:	8037      	strh	r7, [r6, #0]
 8018e50:	e7c4      	b.n	8018ddc <tcp_receive+0x4ac>
        if (pcb->cwnd < pcb->ssthresh) {
 8018e52:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8018e56:	b289      	uxth	r1, r1
        if (pcb->cwnd < pcb->ssthresh) {
 8018e58:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 8018e5c:	4293      	cmp	r3, r2
 8018e5e:	f240 80e0 	bls.w	8019022 <tcp_receive+0x6f2>
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8018e62:	8b60      	ldrh	r0, [r4, #26]
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8018e64:	8e63      	ldrh	r3, [r4, #50]	; 0x32
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8018e66:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8018e6a:	bf0c      	ite	eq
 8018e6c:	2002      	moveq	r0, #2
 8018e6e:	2001      	movne	r0, #1
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8018e70:	fb13 f300 	smulbb	r3, r3, r0
 8018e74:	b29b      	uxth	r3, r3
          TCP_WND_INC(pcb->cwnd, increase);
 8018e76:	428b      	cmp	r3, r1
 8018e78:	bf94      	ite	ls
 8018e7a:	18d1      	addls	r1, r2, r3
 8018e7c:	1851      	addhi	r1, r2, r1
 8018e7e:	b289      	uxth	r1, r1
 8018e80:	428a      	cmp	r2, r1
 8018e82:	f200 80f6 	bhi.w	8019072 <tcp_receive+0x742>
 8018e86:	f8a4 1048 	strh.w	r1, [r4, #72]	; 0x48
 8018e8a:	e61b      	b.n	8018ac4 <tcp_receive+0x194>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8018e8c:	4b26      	ldr	r3, [pc, #152]	; (8018f28 <tcp_receive+0x5f8>)
 8018e8e:	f240 5297 	movw	r2, #1431	; 0x597
 8018e92:	4928      	ldr	r1, [pc, #160]	; (8018f34 <tcp_receive+0x604>)
 8018e94:	4826      	ldr	r0, [pc, #152]	; (8018f30 <tcp_receive+0x600>)
 8018e96:	f007 fe1f 	bl	8020ad8 <iprintf>
 8018e9a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8018e9e:	891a      	ldrh	r2, [r3, #8]
 8018ea0:	e741      	b.n	8018d26 <tcp_receive+0x3f6>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8018ea2:	4b21      	ldr	r3, [pc, #132]	; (8018f28 <tcp_receive+0x5f8>)
 8018ea4:	f240 5295 	movw	r2, #1429	; 0x595
 8018ea8:	4923      	ldr	r1, [pc, #140]	; (8018f38 <tcp_receive+0x608>)
 8018eaa:	4821      	ldr	r0, [pc, #132]	; (8018f30 <tcp_receive+0x600>)
 8018eac:	f007 fe14 	bl	8020ad8 <iprintf>
 8018eb0:	e732      	b.n	8018d18 <tcp_receive+0x3e8>
              pcb->ooseq = pcb->ooseq->next;
 8018eb2:	6803      	ldr	r3, [r0, #0]
 8018eb4:	6763      	str	r3, [r4, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8018eb6:	f7fe faeb 	bl	8017490 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8018eba:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8018ebc:	2800      	cmp	r0, #0
 8018ebe:	d1f8      	bne.n	8018eb2 <tcp_receive+0x582>
 8018ec0:	8833      	ldrh	r3, [r6, #0]
 8018ec2:	682a      	ldr	r2, [r5, #0]
 8018ec4:	441a      	add	r2, r3
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8018ec6:	8d21      	ldrh	r1, [r4, #40]	; 0x28
        pcb->rcv_nxt = seqno + tcplen;
 8018ec8:	6262      	str	r2, [r4, #36]	; 0x24
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8018eca:	4299      	cmp	r1, r3
 8018ecc:	f0c0 8146 	bcc.w	801915c <tcp_receive+0x82c>
        pcb->rcv_wnd -= tcplen;
 8018ed0:	1acb      	subs	r3, r1, r3
        tcp_update_rcv_ann_wnd(pcb);
 8018ed2:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 8018ed4:	8523      	strh	r3, [r4, #40]	; 0x28
        tcp_update_rcv_ann_wnd(pcb);
 8018ed6:	f7fe fa63 	bl	80173a0 <tcp_update_rcv_ann_wnd>
        if (inseg.p->tot_len > 0) {
 8018eda:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8018ede:	891a      	ldrh	r2, [r3, #8]
 8018ee0:	b122      	cbz	r2, 8018eec <tcp_receive+0x5bc>
          recv_data = inseg.p;
 8018ee2:	4916      	ldr	r1, [pc, #88]	; (8018f3c <tcp_receive+0x60c>)
          inseg.p = NULL;
 8018ee4:	2200      	movs	r2, #0
          recv_data = inseg.p;
 8018ee6:	600b      	str	r3, [r1, #0]
          inseg.p = NULL;
 8018ee8:	f8c9 2004 	str.w	r2, [r9, #4]
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018eec:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018ef0:	8998      	ldrh	r0, [r3, #12]
 8018ef2:	f7fb fe2b 	bl	8014b4c <lwip_htons>
 8018ef6:	07c6      	lsls	r6, r0, #31
 8018ef8:	d504      	bpl.n	8018f04 <tcp_receive+0x5d4>
          recv_flags |= TF_GOT_FIN;
 8018efa:	4a11      	ldr	r2, [pc, #68]	; (8018f40 <tcp_receive+0x610>)
 8018efc:	7813      	ldrb	r3, [r2, #0]
 8018efe:	f043 0320 	orr.w	r3, r3, #32
 8018f02:	7013      	strb	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 8018f04:	6f66      	ldr	r6, [r4, #116]	; 0x74
 8018f06:	2e00      	cmp	r6, #0
 8018f08:	f000 80b8 	beq.w	801907c <tcp_receive+0x74c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8018f0c:	68f3      	ldr	r3, [r6, #12]
 8018f0e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8018f10:	6859      	ldr	r1, [r3, #4]
        while (pcb->ooseq != NULL &&
 8018f12:	428a      	cmp	r2, r1
 8018f14:	f040 80b2 	bne.w	801907c <tcp_receive+0x74c>
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018f18:	f8df 900c 	ldr.w	r9, [pc, #12]	; 8018f28 <tcp_receive+0x5f8>
 8018f1c:	f8df 8024 	ldr.w	r8, [pc, #36]	; 8018f44 <tcp_receive+0x614>
 8018f20:	4f03      	ldr	r7, [pc, #12]	; (8018f30 <tcp_receive+0x600>)
 8018f22:	e04a      	b.n	8018fba <tcp_receive+0x68a>
 8018f24:	2002a3f8 	.word	0x2002a3f8
 8018f28:	0803e464 	.word	0x0803e464
 8018f2c:	0803e51c 	.word	0x0803e51c
 8018f30:	08026a84 	.word	0x08026a84
 8018f34:	0803e50c 	.word	0x0803e50c
 8018f38:	0803e4fc 	.word	0x0803e4fc
 8018f3c:	2002a40c 	.word	0x2002a40c
 8018f40:	2002a410 	.word	0x2002a410
 8018f44:	0803e5b0 	.word	0x0803e5b0
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8018f48:	68f3      	ldr	r3, [r6, #12]
 8018f4a:	f8b6 a008 	ldrh.w	sl, [r6, #8]
 8018f4e:	8998      	ldrh	r0, [r3, #12]
 8018f50:	f7fb fdfc 	bl	8014b4c <lwip_htons>
 8018f54:	f010 0303 	ands.w	r3, r0, #3
 8018f58:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 8018f5a:	4620      	mov	r0, r4
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8018f5c:	bf18      	it	ne
 8018f5e:	2301      	movne	r3, #1
 8018f60:	4453      	add	r3, sl
 8018f62:	1ad3      	subs	r3, r2, r3
 8018f64:	8523      	strh	r3, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 8018f66:	f7fe fa1b 	bl	80173a0 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 8018f6a:	6871      	ldr	r1, [r6, #4]
 8018f6c:	890b      	ldrh	r3, [r1, #8]
 8018f6e:	b13b      	cbz	r3, 8018f80 <tcp_receive+0x650>
            if (recv_data) {
 8018f70:	4bba      	ldr	r3, [pc, #744]	; (801925c <tcp_receive+0x92c>)
 8018f72:	6818      	ldr	r0, [r3, #0]
 8018f74:	2800      	cmp	r0, #0
 8018f76:	d06a      	beq.n	801904e <tcp_receive+0x71e>
              pbuf_cat(recv_data, cseg->p);
 8018f78:	f7fd fdde 	bl	8016b38 <pbuf_cat>
            cseg->p = NULL;
 8018f7c:	2300      	movs	r3, #0
 8018f7e:	6073      	str	r3, [r6, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018f80:	68f3      	ldr	r3, [r6, #12]
 8018f82:	8998      	ldrh	r0, [r3, #12]
 8018f84:	f7fb fde2 	bl	8014b4c <lwip_htons>
 8018f88:	07c0      	lsls	r0, r0, #31
 8018f8a:	d509      	bpl.n	8018fa0 <tcp_receive+0x670>
            recv_flags |= TF_GOT_FIN;
 8018f8c:	4ab4      	ldr	r2, [pc, #720]	; (8019260 <tcp_receive+0x930>)
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8018f8e:	7d21      	ldrb	r1, [r4, #20]
            recv_flags |= TF_GOT_FIN;
 8018f90:	7813      	ldrb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8018f92:	2904      	cmp	r1, #4
            recv_flags |= TF_GOT_FIN;
 8018f94:	f043 0320 	orr.w	r3, r3, #32
 8018f98:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8018f9a:	d101      	bne.n	8018fa0 <tcp_receive+0x670>
              pcb->state = CLOSE_WAIT;
 8018f9c:	2307      	movs	r3, #7
 8018f9e:	7523      	strb	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 8018fa0:	6833      	ldr	r3, [r6, #0]
          tcp_seg_free(cseg);
 8018fa2:	4630      	mov	r0, r6
          pcb->ooseq = cseg->next;
 8018fa4:	6763      	str	r3, [r4, #116]	; 0x74
          tcp_seg_free(cseg);
 8018fa6:	f7fe fa73 	bl	8017490 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8018faa:	6f66      	ldr	r6, [r4, #116]	; 0x74
 8018fac:	2e00      	cmp	r6, #0
 8018fae:	d065      	beq.n	801907c <tcp_receive+0x74c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8018fb0:	68f3      	ldr	r3, [r6, #12]
        while (pcb->ooseq != NULL &&
 8018fb2:	6a61      	ldr	r1, [r4, #36]	; 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8018fb4:	685a      	ldr	r2, [r3, #4]
        while (pcb->ooseq != NULL &&
 8018fb6:	428a      	cmp	r2, r1
 8018fb8:	d160      	bne.n	801907c <tcp_receive+0x74c>
          seqno = pcb->ooseq->tcphdr->seqno;
 8018fba:	602a      	str	r2, [r5, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018fbc:	8998      	ldrh	r0, [r3, #12]
 8018fbe:	f8b6 a008 	ldrh.w	sl, [r6, #8]
 8018fc2:	f7fb fdc3 	bl	8014b4c <lwip_htons>
 8018fc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018fc8:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018fcc:	68f2      	ldr	r2, [r6, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018fce:	bf18      	it	ne
 8018fd0:	2001      	movne	r0, #1
 8018fd2:	449a      	add	sl, r3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018fd4:	f8b4 b028 	ldrh.w	fp, [r4, #40]	; 0x28
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018fd8:	4450      	add	r0, sl
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018fda:	f8b6 a008 	ldrh.w	sl, [r6, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018fde:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018fe0:	8990      	ldrh	r0, [r2, #12]
 8018fe2:	f7fb fdb3 	bl	8014b4c <lwip_htons>
 8018fe6:	f010 0003 	ands.w	r0, r0, #3
 8018fea:	bf18      	it	ne
 8018fec:	2001      	movne	r0, #1
 8018fee:	4450      	add	r0, sl
 8018ff0:	4583      	cmp	fp, r0
 8018ff2:	d2a9      	bcs.n	8018f48 <tcp_receive+0x618>
 8018ff4:	464b      	mov	r3, r9
 8018ff6:	f240 622c 	movw	r2, #1580	; 0x62c
 8018ffa:	4641      	mov	r1, r8
 8018ffc:	4638      	mov	r0, r7
 8018ffe:	f007 fd6b 	bl	8020ad8 <iprintf>
 8019002:	e7a1      	b.n	8018f48 <tcp_receive+0x618>
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8019004:	4b97      	ldr	r3, [pc, #604]	; (8019264 <tcp_receive+0x934>)
 8019006:	f240 5294 	movw	r2, #1428	; 0x594
 801900a:	4997      	ldr	r1, [pc, #604]	; (8019268 <tcp_receive+0x938>)
 801900c:	4897      	ldr	r0, [pc, #604]	; (801926c <tcp_receive+0x93c>)
 801900e:	f007 fd63 	bl	8020ad8 <iprintf>
 8019012:	e67c      	b.n	8018d0e <tcp_receive+0x3de>
        pcb->unsent_oversize = 0;
 8019014:	f8a4 0068 	strh.w	r0, [r4, #104]	; 0x68
 8019018:	e56d      	b.n	8018af6 <tcp_receive+0x1c6>
        pcb->rtime = -1;
 801901a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801901e:	8623      	strh	r3, [r4, #48]	; 0x30
 8019020:	e564      	b.n	8018aec <tcp_receive+0x1bc>
          TCP_WND_INC(pcb->bytes_acked, acked);
 8019022:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8019026:	4419      	add	r1, r3
 8019028:	b289      	uxth	r1, r1
 801902a:	428b      	cmp	r3, r1
 801902c:	d82f      	bhi.n	801908e <tcp_receive+0x75e>
          if (pcb->bytes_acked >= pcb->cwnd) {
 801902e:	428a      	cmp	r2, r1
          TCP_WND_INC(pcb->bytes_acked, acked);
 8019030:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8019034:	f63f ad46 	bhi.w	8018ac4 <tcp_receive+0x194>
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8019038:	8e63      	ldrh	r3, [r4, #50]	; 0x32
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801903a:	1a89      	subs	r1, r1, r2
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801903c:	4413      	add	r3, r2
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801903e:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8019042:	b29b      	uxth	r3, r3
 8019044:	429a      	cmp	r2, r3
 8019046:	d814      	bhi.n	8019072 <tcp_receive+0x742>
 8019048:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 801904c:	e53a      	b.n	8018ac4 <tcp_receive+0x194>
              recv_data = cseg->p;
 801904e:	6019      	str	r1, [r3, #0]
 8019050:	e794      	b.n	8018f7c <tcp_receive+0x64c>
          if ((pcb->unsent == NULL) ||
 8019052:	b148      	cbz	r0, 8019068 <tcp_receive+0x738>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8019054:	68c3      	ldr	r3, [r0, #12]
 8019056:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
 8019058:	6858      	ldr	r0, [r3, #4]
 801905a:	f7fb fd7b 	bl	8014b54 <lwip_htonl>
 801905e:	1a30      	subs	r0, r6, r0
          if ((pcb->unsent == NULL) ||
 8019060:	2800      	cmp	r0, #0
 8019062:	f73f ad82 	bgt.w	8018b6a <tcp_receive+0x23a>
 8019066:	8b61      	ldrh	r1, [r4, #26]
            tcp_clear_flags(pcb, TF_RTO);
 8019068:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 801906c:	4e80      	ldr	r6, [pc, #512]	; (8019270 <tcp_receive+0x940>)
 801906e:	8361      	strh	r1, [r4, #26]
 8019070:	e4fd      	b.n	8018a6e <tcp_receive+0x13e>
          TCP_WND_INC(pcb->cwnd, increase);
 8019072:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019076:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 801907a:	e523      	b.n	8018ac4 <tcp_receive+0x194>
        tcp_ack(pcb);
 801907c:	8b63      	ldrh	r3, [r4, #26]
 801907e:	07d9      	lsls	r1, r3, #31
 8019080:	d50d      	bpl.n	801909e <tcp_receive+0x76e>
 8019082:	f023 0301 	bic.w	r3, r3, #1
 8019086:	f043 0302 	orr.w	r3, r3, #2
 801908a:	8363      	strh	r3, [r4, #26]
 801908c:	e4c9      	b.n	8018a22 <tcp_receive+0xf2>
          if (pcb->bytes_acked >= pcb->cwnd) {
 801908e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8019092:	e7d1      	b.n	8019038 <tcp_receive+0x708>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8019094:	4877      	ldr	r0, [pc, #476]	; (8019274 <tcp_receive+0x944>)
 8019096:	f7fe fa23 	bl	80174e0 <tcp_seg_copy>
 801909a:	6760      	str	r0, [r4, #116]	; 0x74
 801909c:	e477      	b.n	801898e <tcp_receive+0x5e>
        tcp_ack(pcb);
 801909e:	f043 0301 	orr.w	r3, r3, #1
 80190a2:	8363      	strh	r3, [r4, #26]
 80190a4:	e4bd      	b.n	8018a22 <tcp_receive+0xf2>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80190a6:	4873      	ldr	r0, [pc, #460]	; (8019274 <tcp_receive+0x944>)
 80190a8:	f7fe fa1a 	bl	80174e0 <tcp_seg_copy>
                  if (cseg != NULL) {
 80190ac:	4606      	mov	r6, r0
 80190ae:	2800      	cmp	r0, #0
 80190b0:	f43f ac6d 	beq.w	801898e <tcp_receive+0x5e>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80190b4:	f8d8 200c 	ldr.w	r2, [r8, #12]
 80190b8:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 80190bc:	6851      	ldr	r1, [r2, #4]
 80190be:	682a      	ldr	r2, [r5, #0]
 80190c0:	440b      	add	r3, r1
 80190c2:	1a9b      	subs	r3, r3, r2
 80190c4:	2b00      	cmp	r3, #0
 80190c6:	dd07      	ble.n	80190d8 <tcp_receive+0x7a8>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80190c8:	1a52      	subs	r2, r2, r1
                      pbuf_realloc(prev->p, prev->len);
 80190ca:	f8d8 0004 	ldr.w	r0, [r8, #4]
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80190ce:	b291      	uxth	r1, r2
 80190d0:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 80190d4:	f7fd fcb4 	bl	8016a40 <pbuf_realloc>
                    prev->next = cseg;
 80190d8:	f8c8 6000 	str.w	r6, [r8]
                    tcp_oos_insert_segment(cseg, next);
 80190dc:	4639      	mov	r1, r7
 80190de:	4630      	mov	r0, r6
 80190e0:	f7ff fb40 	bl	8018764 <tcp_oos_insert_segment>
 80190e4:	e453      	b.n	801898e <tcp_receive+0x5e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80190e6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80190ea:	8998      	ldrh	r0, [r3, #12]
 80190ec:	f7fb fd2e 	bl	8014b4c <lwip_htons>
 80190f0:	07c2      	lsls	r2, r0, #31
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80190f2:	f8d9 300c 	ldr.w	r3, [r9, #12]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80190f6:	f100 8085 	bmi.w	8019204 <tcp_receive+0x8d4>
 80190fa:	8998      	ldrh	r0, [r3, #12]
          inseg.len = (u16_t)pcb->rcv_wnd;
 80190fc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80190fe:	f8a9 3008 	strh.w	r3, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8019102:	f7fb fd23 	bl	8014b4c <lwip_htons>
 8019106:	0787      	lsls	r7, r0, #30
            inseg.len -= 1;
 8019108:	f8b9 1008 	ldrh.w	r1, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801910c:	d503      	bpl.n	8019116 <tcp_receive+0x7e6>
            inseg.len -= 1;
 801910e:	3901      	subs	r1, #1
 8019110:	b289      	uxth	r1, r1
 8019112:	f8a9 1008 	strh.w	r1, [r9, #8]
          pbuf_realloc(inseg.p, inseg.len);
 8019116:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801911a:	f7fd fc91 	bl	8016a40 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801911e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8019122:	f8b9 7008 	ldrh.w	r7, [r9, #8]
 8019126:	8998      	ldrh	r0, [r3, #12]
 8019128:	f7fb fd10 	bl	8014b4c <lwip_htons>
 801912c:	f010 0303 	ands.w	r3, r0, #3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8019130:	682a      	ldr	r2, [r5, #0]
          tcplen = TCP_TCPLEN(&inseg);
 8019132:	bf18      	it	ne
 8019134:	2301      	movne	r3, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8019136:	f8b4 c028 	ldrh.w	ip, [r4, #40]	; 0x28
 801913a:	6a61      	ldr	r1, [r4, #36]	; 0x24
          tcplen = TCP_TCPLEN(&inseg);
 801913c:	443b      	add	r3, r7
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801913e:	4461      	add	r1, ip
          tcplen = TCP_TCPLEN(&inseg);
 8019140:	b29b      	uxth	r3, r3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8019142:	441a      	add	r2, r3
          tcplen = TCP_TCPLEN(&inseg);
 8019144:	8033      	strh	r3, [r6, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8019146:	428a      	cmp	r2, r1
 8019148:	f43f ae24 	beq.w	8018d94 <tcp_receive+0x464>
 801914c:	4b45      	ldr	r3, [pc, #276]	; (8019264 <tcp_receive+0x934>)
 801914e:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8019152:	4949      	ldr	r1, [pc, #292]	; (8019278 <tcp_receive+0x948>)
 8019154:	4845      	ldr	r0, [pc, #276]	; (801926c <tcp_receive+0x93c>)
 8019156:	f007 fcbf 	bl	8020ad8 <iprintf>
 801915a:	e61b      	b.n	8018d94 <tcp_receive+0x464>
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801915c:	4b41      	ldr	r3, [pc, #260]	; (8019264 <tcp_receive+0x934>)
 801915e:	f240 6207 	movw	r2, #1543	; 0x607
 8019162:	4946      	ldr	r1, [pc, #280]	; (801927c <tcp_receive+0x94c>)
 8019164:	4841      	ldr	r0, [pc, #260]	; (801926c <tcp_receive+0x93c>)
 8019166:	f007 fcb7 	bl	8020ad8 <iprintf>
 801916a:	8833      	ldrh	r3, [r6, #0]
 801916c:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 801916e:	e6af      	b.n	8018ed0 <tcp_receive+0x5a0>
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8019170:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 8019174:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8019176:	4413      	add	r3, r2
 8019178:	b29b      	uxth	r3, r3
 801917a:	429a      	cmp	r2, r3
 801917c:	d901      	bls.n	8019182 <tcp_receive+0x852>
 801917e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019182:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
                tcp_rexmit_fast(pcb);
 8019186:	4620      	mov	r0, r4
 8019188:	f001 fe6e 	bl	801ae68 <tcp_rexmit_fast>
 801918c:	e46f      	b.n	8018a6e <tcp_receive+0x13e>
            while (next &&
 801918e:	4647      	mov	r7, r8
            if (next &&
 8019190:	f1be 0f00 	cmp.w	lr, #0
 8019194:	dc01      	bgt.n	801919a <tcp_receive+0x86a>
            pcb->ooseq = next;
 8019196:	6767      	str	r7, [r4, #116]	; 0x74
 8019198:	e695      	b.n	8018ec6 <tcp_receive+0x596>
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801919a:	f8d9 300c 	ldr.w	r3, [r9, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801919e:	ebaa 0c0c 	sub.w	ip, sl, ip
 80191a2:	f8a9 c008 	strh.w	ip, [r9, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80191a6:	8998      	ldrh	r0, [r3, #12]
 80191a8:	f7fb fcd0 	bl	8014b4c <lwip_htons>
 80191ac:	0783      	lsls	r3, r0, #30
 80191ae:	d504      	bpl.n	80191ba <tcp_receive+0x88a>
                inseg.len -= 1;
 80191b0:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 80191b4:	3b01      	subs	r3, #1
 80191b6:	f8a9 3008 	strh.w	r3, [r9, #8]
              pbuf_realloc(inseg.p, inseg.len);
 80191ba:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 80191be:	f8d9 0004 	ldr.w	r0, [r9, #4]
 80191c2:	f7fd fc3d 	bl	8016a40 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80191c6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80191ca:	f8b9 8008 	ldrh.w	r8, [r9, #8]
 80191ce:	8998      	ldrh	r0, [r3, #12]
 80191d0:	f7fb fcbc 	bl	8014b4c <lwip_htons>
 80191d4:	f010 0303 	ands.w	r3, r0, #3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80191d8:	682a      	ldr	r2, [r5, #0]
              tcplen = TCP_TCPLEN(&inseg);
 80191da:	bf18      	it	ne
 80191dc:	2301      	movne	r3, #1
 80191de:	4443      	add	r3, r8
 80191e0:	b29b      	uxth	r3, r3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80191e2:	1899      	adds	r1, r3, r2
 80191e4:	68fa      	ldr	r2, [r7, #12]
              tcplen = TCP_TCPLEN(&inseg);
 80191e6:	8033      	strh	r3, [r6, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80191e8:	6852      	ldr	r2, [r2, #4]
 80191ea:	4291      	cmp	r1, r2
 80191ec:	d0d3      	beq.n	8019196 <tcp_receive+0x866>
 80191ee:	4b1d      	ldr	r3, [pc, #116]	; (8019264 <tcp_receive+0x934>)
 80191f0:	f240 52fd 	movw	r2, #1533	; 0x5fd
 80191f4:	4922      	ldr	r1, [pc, #136]	; (8019280 <tcp_receive+0x950>)
 80191f6:	481d      	ldr	r0, [pc, #116]	; (801926c <tcp_receive+0x93c>)
 80191f8:	f007 fc6e 	bl	8020ad8 <iprintf>
 80191fc:	8833      	ldrh	r3, [r6, #0]
 80191fe:	682a      	ldr	r2, [r5, #0]
 8019200:	441a      	add	r2, r3
 8019202:	e7c8      	b.n	8019196 <tcp_receive+0x866>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8019204:	899f      	ldrh	r7, [r3, #12]
 8019206:	4638      	mov	r0, r7
 8019208:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 801920c:	f7fb fc9e 	bl	8014b4c <lwip_htons>
 8019210:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 8019214:	f7fb fc9a 	bl	8014b4c <lwip_htons>
 8019218:	4338      	orrs	r0, r7
 801921a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801921e:	b280      	uxth	r0, r0
 8019220:	8198      	strh	r0, [r3, #12]
 8019222:	e76b      	b.n	80190fc <tcp_receive+0x7cc>
                    pcb->ooseq = cseg;
 8019224:	6760      	str	r0, [r4, #116]	; 0x74
 8019226:	e4ea      	b.n	8018bfe <tcp_receive+0x2ce>
            while (next &&
 8019228:	4647      	mov	r7, r8
 801922a:	e7b4      	b.n	8019196 <tcp_receive+0x866>
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801922c:	683b      	ldr	r3, [r7, #0]
 801922e:	68db      	ldr	r3, [r3, #12]
 8019230:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 8019234:	4640      	mov	r0, r8
 8019236:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 801923a:	f7fb fc87 	bl	8014b4c <lwip_htons>
 801923e:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 8019242:	f7fb fc83 	bl	8014b4c <lwip_htons>
 8019246:	683a      	ldr	r2, [r7, #0]
 8019248:	ea48 0800 	orr.w	r8, r8, r0
 801924c:	68d3      	ldr	r3, [r2, #12]
 801924e:	f8a3 800c 	strh.w	r8, [r3, #12]
 8019252:	e52d      	b.n	8018cb0 <tcp_receive+0x380>
 8019254:	f8df 901c 	ldr.w	r9, [pc, #28]	; 8019274 <tcp_receive+0x944>
 8019258:	e58a      	b.n	8018d70 <tcp_receive+0x440>
 801925a:	bf00      	nop
 801925c:	2002a40c 	.word	0x2002a40c
 8019260:	2002a410 	.word	0x2002a410
 8019264:	0803e464 	.word	0x0803e464
 8019268:	0803e4ec 	.word	0x0803e4ec
 801926c:	08026a84 	.word	0x08026a84
 8019270:	2002a42a 	.word	0x2002a42a
 8019274:	2002a3f8 	.word	0x2002a3f8
 8019278:	0803e51c 	.word	0x0803e51c
 801927c:	0803e590 	.word	0x0803e590
 8019280:	0803e554 	.word	0x0803e554

08019284 <tcp_input>:
{
 8019284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8019288:	4605      	mov	r5, r0
{
 801928a:	b087      	sub	sp, #28
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801928c:	2800      	cmp	r0, #0
 801928e:	d040      	beq.n	8019312 <tcp_input+0x8e>
  TCP_STATS_INC(tcp.recv);
 8019290:	4cbf      	ldr	r4, [pc, #764]	; (8019590 <tcp_input+0x30c>)
  if (p->len < TCP_HLEN) {
 8019292:	896a      	ldrh	r2, [r5, #10]
  TCP_STATS_INC(tcp.recv);
 8019294:	f8b4 3092 	ldrh.w	r3, [r4, #146]	; 0x92
  tcphdr = (struct tcp_hdr *)p->payload;
 8019298:	6869      	ldr	r1, [r5, #4]
  if (p->len < TCP_HLEN) {
 801929a:	2a13      	cmp	r2, #19
  tcphdr = (struct tcp_hdr *)p->payload;
 801929c:	4ebd      	ldr	r6, [pc, #756]	; (8019594 <tcp_input+0x310>)
  TCP_STATS_INC(tcp.recv);
 801929e:	f103 0301 	add.w	r3, r3, #1
  tcphdr = (struct tcp_hdr *)p->payload;
 80192a2:	6031      	str	r1, [r6, #0]
  TCP_STATS_INC(tcp.recv);
 80192a4:	f8a4 3092 	strh.w	r3, [r4, #146]	; 0x92
  if (p->len < TCP_HLEN) {
 80192a8:	d80f      	bhi.n	80192ca <tcp_input+0x46>
      TCP_STATS_INC(tcp.lenerr);
 80192aa:	f8b4 309a 	ldrh.w	r3, [r4, #154]	; 0x9a
 80192ae:	3301      	adds	r3, #1
 80192b0:	f8a4 309a 	strh.w	r3, [r4, #154]	; 0x9a
  TCP_STATS_INC(tcp.drop);
 80192b4:	f8b4 3096 	ldrh.w	r3, [r4, #150]	; 0x96
  pbuf_free(p);
 80192b8:	4628      	mov	r0, r5
  TCP_STATS_INC(tcp.drop);
 80192ba:	3301      	adds	r3, #1
 80192bc:	f8a4 3096 	strh.w	r3, [r4, #150]	; 0x96
}
 80192c0:	b007      	add	sp, #28
 80192c2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 80192c6:	f7fd baaf 	b.w	8016828 <pbuf_free>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80192ca:	4fb3      	ldr	r7, [pc, #716]	; (8019598 <tcp_input+0x314>)
 80192cc:	6839      	ldr	r1, [r7, #0]
 80192ce:	6978      	ldr	r0, [r7, #20]
 80192d0:	f005 f9a6 	bl	801e620 <ip4_addr_isbroadcast_u32>
 80192d4:	b9b8      	cbnz	r0, 8019306 <tcp_input+0x82>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80192d6:	697b      	ldr	r3, [r7, #20]
 80192d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80192dc:	2be0      	cmp	r3, #224	; 0xe0
 80192de:	d012      	beq.n	8019306 <tcp_input+0x82>
    u16_t chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 80192e0:	f107 0014 	add.w	r0, r7, #20
 80192e4:	f107 0910 	add.w	r9, r7, #16
 80192e8:	892a      	ldrh	r2, [r5, #8]
 80192ea:	2106      	movs	r1, #6
 80192ec:	9000      	str	r0, [sp, #0]
 80192ee:	464b      	mov	r3, r9
 80192f0:	4628      	mov	r0, r5
 80192f2:	f7fc f9e7 	bl	80156c4 <ip_chksum_pseudo>
    if (chksum != 0) {
 80192f6:	4680      	mov	r8, r0
 80192f8:	b190      	cbz	r0, 8019320 <tcp_input+0x9c>
      TCP_STATS_INC(tcp.chkerr);
 80192fa:	f8b4 3098 	ldrh.w	r3, [r4, #152]	; 0x98
 80192fe:	3301      	adds	r3, #1
 8019300:	f8a4 3098 	strh.w	r3, [r4, #152]	; 0x98
      goto dropped;
 8019304:	e7d6      	b.n	80192b4 <tcp_input+0x30>
    TCP_STATS_INC(tcp.proterr);
 8019306:	f8b4 30a0 	ldrh.w	r3, [r4, #160]	; 0xa0
 801930a:	3301      	adds	r3, #1
 801930c:	f8a4 30a0 	strh.w	r3, [r4, #160]	; 0xa0
    goto dropped;
 8019310:	e7d0      	b.n	80192b4 <tcp_input+0x30>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8019312:	4ba2      	ldr	r3, [pc, #648]	; (801959c <tcp_input+0x318>)
 8019314:	2283      	movs	r2, #131	; 0x83
 8019316:	49a2      	ldr	r1, [pc, #648]	; (80195a0 <tcp_input+0x31c>)
 8019318:	48a2      	ldr	r0, [pc, #648]	; (80195a4 <tcp_input+0x320>)
 801931a:	f007 fbdd 	bl	8020ad8 <iprintf>
 801931e:	e7b7      	b.n	8019290 <tcp_input+0xc>
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8019320:	6833      	ldr	r3, [r6, #0]
 8019322:	8998      	ldrh	r0, [r3, #12]
 8019324:	f7fb fc12 	bl	8014b4c <lwip_htons>
 8019328:	0a81      	lsrs	r1, r0, #10
 801932a:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801932e:	2913      	cmp	r1, #19
 8019330:	d9bb      	bls.n	80192aa <tcp_input+0x26>
 8019332:	b28b      	uxth	r3, r1
 8019334:	892a      	ldrh	r2, [r5, #8]
 8019336:	429a      	cmp	r2, r3
 8019338:	d3b7      	bcc.n	80192aa <tcp_input+0x26>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801933a:	f1a3 0214 	sub.w	r2, r3, #20
  if (p->len >= hdrlen_bytes) {
 801933e:	8968      	ldrh	r0, [r5, #10]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8019340:	f8df a294 	ldr.w	sl, [pc, #660]	; 80195d8 <tcp_input+0x354>
  tcphdr_opt2 = NULL;
 8019344:	f8df b294 	ldr.w	fp, [pc, #660]	; 80195dc <tcp_input+0x358>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8019348:	b292      	uxth	r2, r2
  if (p->len >= hdrlen_bytes) {
 801934a:	4298      	cmp	r0, r3
  tcphdr_opt2 = NULL;
 801934c:	f8cb 8000 	str.w	r8, [fp]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8019350:	f8aa 2000 	strh.w	r2, [sl]
  if (p->len >= hdrlen_bytes) {
 8019354:	f080 81ab 	bcs.w	80196ae <tcp_input+0x42a>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8019358:	682b      	ldr	r3, [r5, #0]
 801935a:	2b00      	cmp	r3, #0
 801935c:	f000 8288 	beq.w	8019870 <tcp_input+0x5ec>
    pbuf_remove_header(p, TCP_HLEN);
 8019360:	2114      	movs	r1, #20
 8019362:	4628      	mov	r0, r5
 8019364:	f7fd fa24 	bl	80167b0 <pbuf_remove_header>
    tcphdr_opt1len = p->len;
 8019368:	896b      	ldrh	r3, [r5, #10]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801936a:	f8ba 8000 	ldrh.w	r8, [sl]
    pbuf_remove_header(p, tcphdr_opt1len);
 801936e:	4628      	mov	r0, r5
    tcphdr_opt1len = p->len;
 8019370:	4a8d      	ldr	r2, [pc, #564]	; (80195a8 <tcp_input+0x324>)
    pbuf_remove_header(p, tcphdr_opt1len);
 8019372:	4619      	mov	r1, r3
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8019374:	eba8 0803 	sub.w	r8, r8, r3
    tcphdr_opt1len = p->len;
 8019378:	8013      	strh	r3, [r2, #0]
    pbuf_remove_header(p, tcphdr_opt1len);
 801937a:	f7fd fa19 	bl	80167b0 <pbuf_remove_header>
    if (opt2len > p->next->len) {
 801937e:	6828      	ldr	r0, [r5, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8019380:	fa1f f888 	uxth.w	r8, r8
    if (opt2len > p->next->len) {
 8019384:	8943      	ldrh	r3, [r0, #10]
 8019386:	4543      	cmp	r3, r8
 8019388:	d38f      	bcc.n	80192aa <tcp_input+0x26>
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801938a:	6843      	ldr	r3, [r0, #4]
    pbuf_remove_header(p->next, opt2len);
 801938c:	4641      	mov	r1, r8
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801938e:	f8cb 3000 	str.w	r3, [fp]
    pbuf_remove_header(p->next, opt2len);
 8019392:	f7fd fa0d 	bl	80167b0 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8019396:	892b      	ldrh	r3, [r5, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 8019398:	896a      	ldrh	r2, [r5, #10]
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801939a:	eba3 0308 	sub.w	r3, r3, r8
 801939e:	b29b      	uxth	r3, r3
 80193a0:	812b      	strh	r3, [r5, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 80193a2:	b132      	cbz	r2, 80193b2 <tcp_input+0x12e>
 80193a4:	4b7d      	ldr	r3, [pc, #500]	; (801959c <tcp_input+0x318>)
 80193a6:	22df      	movs	r2, #223	; 0xdf
 80193a8:	4980      	ldr	r1, [pc, #512]	; (80195ac <tcp_input+0x328>)
 80193aa:	487e      	ldr	r0, [pc, #504]	; (80195a4 <tcp_input+0x320>)
 80193ac:	f007 fb94 	bl	8020ad8 <iprintf>
 80193b0:	892b      	ldrh	r3, [r5, #8]
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80193b2:	682a      	ldr	r2, [r5, #0]
 80193b4:	8912      	ldrh	r2, [r2, #8]
 80193b6:	429a      	cmp	r2, r3
 80193b8:	d005      	beq.n	80193c6 <tcp_input+0x142>
 80193ba:	4b78      	ldr	r3, [pc, #480]	; (801959c <tcp_input+0x318>)
 80193bc:	22e0      	movs	r2, #224	; 0xe0
 80193be:	497c      	ldr	r1, [pc, #496]	; (80195b0 <tcp_input+0x32c>)
 80193c0:	4878      	ldr	r0, [pc, #480]	; (80195a4 <tcp_input+0x320>)
 80193c2:	f007 fb89 	bl	8020ad8 <iprintf>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80193c6:	f8d6 8000 	ldr.w	r8, [r6]
 80193ca:	f8b8 0000 	ldrh.w	r0, [r8]
 80193ce:	f7fb fbbd 	bl	8014b4c <lwip_htons>
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80193d2:	f8d6 a000 	ldr.w	sl, [r6]
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80193d6:	f8a8 0000 	strh.w	r0, [r8]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80193da:	f8ba 0002 	ldrh.w	r0, [sl, #2]
 80193de:	f7fb fbb5 	bl	8014b4c <lwip_htons>
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80193e2:	f8d6 8000 	ldr.w	r8, [r6]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80193e6:	f8aa 0002 	strh.w	r0, [sl, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80193ea:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80193ee:	f7fb fbb1 	bl	8014b54 <lwip_htonl>
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80193f2:	f8d6 a000 	ldr.w	sl, [r6]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80193f6:	4b6f      	ldr	r3, [pc, #444]	; (80195b4 <tcp_input+0x330>)
 80193f8:	f8c8 0004 	str.w	r0, [r8, #4]
 80193fc:	6018      	str	r0, [r3, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80193fe:	f8da 0008 	ldr.w	r0, [sl, #8]
 8019402:	f7fb fba7 	bl	8014b54 <lwip_htonl>
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8019406:	f8d6 8000 	ldr.w	r8, [r6]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801940a:	4b6b      	ldr	r3, [pc, #428]	; (80195b8 <tcp_input+0x334>)
 801940c:	f8ca 0008 	str.w	r0, [sl, #8]
 8019410:	6018      	str	r0, [r3, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8019412:	f8b8 000e 	ldrh.w	r0, [r8, #14]
 8019416:	f7fb fb99 	bl	8014b4c <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 801941a:	6833      	ldr	r3, [r6, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801941c:	f8a8 000e 	strh.w	r0, [r8, #14]
  flags = TCPH_FLAGS(tcphdr);
 8019420:	8998      	ldrh	r0, [r3, #12]
 8019422:	f7fb fb93 	bl	8014b4c <lwip_htons>
 8019426:	4965      	ldr	r1, [pc, #404]	; (80195bc <tcp_input+0x338>)
 8019428:	b2c0      	uxtb	r0, r0
  tcplen = p->tot_len;
 801942a:	892b      	ldrh	r3, [r5, #8]
  flags = TCPH_FLAGS(tcphdr);
 801942c:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8019430:	700a      	strb	r2, [r1, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8019432:	0782      	lsls	r2, r0, #30
 8019434:	f000 8141 	beq.w	80196ba <tcp_input+0x436>
    tcplen++;
 8019438:	1c5a      	adds	r2, r3, #1
 801943a:	4961      	ldr	r1, [pc, #388]	; (80195c0 <tcp_input+0x33c>)
 801943c:	b292      	uxth	r2, r2
 801943e:	9105      	str	r1, [sp, #20]
    if (tcplen < p->tot_len) {
 8019440:	4293      	cmp	r3, r2
    tcplen++;
 8019442:	800a      	strh	r2, [r1, #0]
    if (tcplen < p->tot_len) {
 8019444:	f63f af31 	bhi.w	80192aa <tcp_input+0x26>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8019448:	4b5e      	ldr	r3, [pc, #376]	; (80195c4 <tcp_input+0x340>)
 801944a:	f8d3 8000 	ldr.w	r8, [r3]
 801944e:	f1b8 0f00 	cmp.w	r8, #0
 8019452:	f000 80d9 	beq.w	8019608 <tcp_input+0x384>
  prev = NULL;
 8019456:	f04f 0a00 	mov.w	sl, #0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801945a:	f8df b140 	ldr.w	fp, [pc, #320]	; 801959c <tcp_input+0x318>
 801945e:	e01c      	b.n	801949a <tcp_input+0x216>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8019460:	2b0a      	cmp	r3, #10
 8019462:	f000 80c8 	beq.w	80195f6 <tcp_input+0x372>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8019466:	2b01      	cmp	r3, #1
 8019468:	f000 80be 	beq.w	80195e8 <tcp_input+0x364>
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801946c:	f898 2008 	ldrb.w	r2, [r8, #8]
 8019470:	b132      	cbz	r2, 8019480 <tcp_input+0x1fc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8019472:	687b      	ldr	r3, [r7, #4]
 8019474:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8019478:	3301      	adds	r3, #1
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801947a:	b2db      	uxtb	r3, r3
 801947c:	429a      	cmp	r2, r3
 801947e:	d105      	bne.n	801948c <tcp_input+0x208>
    if (pcb->remote_port == tcphdr->src &&
 8019480:	6833      	ldr	r3, [r6, #0]
 8019482:	f8b8 1018 	ldrh.w	r1, [r8, #24]
 8019486:	881a      	ldrh	r2, [r3, #0]
 8019488:	4291      	cmp	r1, r2
 801948a:	d013      	beq.n	80194b4 <tcp_input+0x230>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801948c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019490:	46c2      	mov	sl, r8
 8019492:	2b00      	cmp	r3, #0
 8019494:	f000 80b8 	beq.w	8019608 <tcp_input+0x384>
 8019498:	4698      	mov	r8, r3
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801949a:	f898 3014 	ldrb.w	r3, [r8, #20]
 801949e:	2b00      	cmp	r3, #0
 80194a0:	d1de      	bne.n	8019460 <tcp_input+0x1dc>
 80194a2:	465b      	mov	r3, fp
 80194a4:	22fb      	movs	r2, #251	; 0xfb
 80194a6:	4948      	ldr	r1, [pc, #288]	; (80195c8 <tcp_input+0x344>)
 80194a8:	483e      	ldr	r0, [pc, #248]	; (80195a4 <tcp_input+0x320>)
 80194aa:	f007 fb15 	bl	8020ad8 <iprintf>
 80194ae:	f898 3014 	ldrb.w	r3, [r8, #20]
 80194b2:	e7d5      	b.n	8019460 <tcp_input+0x1dc>
    if (pcb->remote_port == tcphdr->src &&
 80194b4:	885b      	ldrh	r3, [r3, #2]
 80194b6:	f8b8 2016 	ldrh.w	r2, [r8, #22]
 80194ba:	429a      	cmp	r2, r3
 80194bc:	d1e6      	bne.n	801948c <tcp_input+0x208>
        pcb->local_port == tcphdr->dest &&
 80194be:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80194c2:	693b      	ldr	r3, [r7, #16]
 80194c4:	429a      	cmp	r2, r3
 80194c6:	d1e1      	bne.n	801948c <tcp_input+0x208>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80194c8:	f8d8 2000 	ldr.w	r2, [r8]
 80194cc:	697b      	ldr	r3, [r7, #20]
 80194ce:	429a      	cmp	r2, r3
 80194d0:	d1dc      	bne.n	801948c <tcp_input+0x208>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 80194d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80194d6:	4543      	cmp	r3, r8
 80194d8:	f000 8460 	beq.w	8019d9c <tcp_input+0xb18>
      if (prev != NULL) {
 80194dc:	f1ba 0f00 	cmp.w	sl, #0
 80194e0:	f000 8455 	beq.w	8019d8e <tcp_input+0xb0a>
        pcb->next = tcp_active_pcbs;
 80194e4:	4937      	ldr	r1, [pc, #220]	; (80195c4 <tcp_input+0x340>)
        prev->next = pcb->next;
 80194e6:	f8ca 300c 	str.w	r3, [sl, #12]
        pcb->next = tcp_active_pcbs;
 80194ea:	680a      	ldr	r2, [r1, #0]
        tcp_active_pcbs = pcb;
 80194ec:	f8c1 8000 	str.w	r8, [r1]
 80194f0:	4613      	mov	r3, r2
        pcb->next = tcp_active_pcbs;
 80194f2:	f8c8 200c 	str.w	r2, [r8, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80194f6:	4543      	cmp	r3, r8
 80194f8:	f000 8440 	beq.w	8019d7c <tcp_input+0xaf8>
    inseg.next = NULL;
 80194fc:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 80195e0 <tcp_input+0x35c>
 8019500:	2300      	movs	r3, #0
    inseg.tcphdr = tcphdr;
 8019502:	6832      	ldr	r2, [r6, #0]
    inseg.len = p->tot_len;
 8019504:	8929      	ldrh	r1, [r5, #8]
    inseg.tcphdr = tcphdr;
 8019506:	f8ca 200c 	str.w	r2, [sl, #12]
    if (flags & TCP_PSH) {
 801950a:	4a2c      	ldr	r2, [pc, #176]	; (80195bc <tcp_input+0x338>)
    recv_data = NULL;
 801950c:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 80195e4 <tcp_input+0x360>
    recv_flags = 0;
 8019510:	4f2e      	ldr	r7, [pc, #184]	; (80195cc <tcp_input+0x348>)
    inseg.len = p->tot_len;
 8019512:	f8aa 1008 	strh.w	r1, [sl, #8]
    if (flags & TCP_PSH) {
 8019516:	7812      	ldrb	r2, [r2, #0]
    recv_acked = 0;
 8019518:	492d      	ldr	r1, [pc, #180]	; (80195d0 <tcp_input+0x34c>)
    inseg.next = NULL;
 801951a:	f8ca 3000 	str.w	r3, [sl]
    recv_data = NULL;
 801951e:	f8cb 3000 	str.w	r3, [fp]
    recv_flags = 0;
 8019522:	703b      	strb	r3, [r7, #0]
    recv_acked = 0;
 8019524:	800b      	strh	r3, [r1, #0]
    if (flags & TCP_PSH) {
 8019526:	0713      	lsls	r3, r2, #28
    inseg.p = p;
 8019528:	f8ca 5004 	str.w	r5, [sl, #4]
    if (flags & TCP_PSH) {
 801952c:	d503      	bpl.n	8019536 <tcp_input+0x2b2>
      p->flags |= PBUF_FLAG_PUSH;
 801952e:	7b6b      	ldrb	r3, [r5, #13]
 8019530:	f043 0301 	orr.w	r3, r3, #1
 8019534:	736b      	strb	r3, [r5, #13]
    if (pcb->refused_data != NULL) {
 8019536:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 801953a:	2b00      	cmp	r3, #0
 801953c:	f000 80c1 	beq.w	80196c2 <tcp_input+0x43e>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8019540:	4640      	mov	r0, r8
 8019542:	f7fe fe9b 	bl	801827c <tcp_process_refused_data>
 8019546:	300d      	adds	r0, #13
 8019548:	d009      	beq.n	801955e <tcp_input+0x2da>
 801954a:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 801954e:	2b00      	cmp	r3, #0
 8019550:	f000 80b7 	beq.w	80196c2 <tcp_input+0x43e>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8019554:	9b05      	ldr	r3, [sp, #20]
 8019556:	881b      	ldrh	r3, [r3, #0]
 8019558:	2b00      	cmp	r3, #0
 801955a:	f000 80b2 	beq.w	80196c2 <tcp_input+0x43e>
        if (pcb->rcv_ann_wnd == 0) {
 801955e:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
 8019562:	2b00      	cmp	r3, #0
 8019564:	f000 8331 	beq.w	8019bca <tcp_input+0x946>
        TCP_STATS_INC(tcp.drop);
 8019568:	f8b4 3096 	ldrh.w	r3, [r4, #150]	; 0x96
 801956c:	4d19      	ldr	r5, [pc, #100]	; (80195d4 <tcp_input+0x350>)
 801956e:	3301      	adds	r3, #1
 8019570:	f8a4 3096 	strh.w	r3, [r4, #150]	; 0x96
    tcp_input_pcb = NULL;
 8019574:	2400      	movs	r4, #0
    if (inseg.p != NULL) {
 8019576:	f8da 0004 	ldr.w	r0, [sl, #4]
    tcp_input_pcb = NULL;
 801957a:	602c      	str	r4, [r5, #0]
    recv_data = NULL;
 801957c:	f8cb 4000 	str.w	r4, [fp]
    if (inseg.p != NULL) {
 8019580:	b118      	cbz	r0, 801958a <tcp_input+0x306>
      pbuf_free(inseg.p);
 8019582:	f7fd f951 	bl	8016828 <pbuf_free>
      inseg.p = NULL;
 8019586:	f8ca 4004 	str.w	r4, [sl, #4]
}
 801958a:	b007      	add	sp, #28
 801958c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019590:	2003e16c 	.word	0x2003e16c
 8019594:	2002a41c 	.word	0x2002a41c
 8019598:	2002ea74 	.word	0x2002ea74
 801959c:	0803e464 	.word	0x0803e464
 80195a0:	0803e234 	.word	0x0803e234
 80195a4:	08026a84 	.word	0x08026a84
 80195a8:	2002a420 	.word	0x2002a420
 80195ac:	0803e25c 	.word	0x0803e25c
 80195b0:	0803e268 	.word	0x0803e268
 80195b4:	2002a414 	.word	0x2002a414
 80195b8:	2002a3f0 	.word	0x2002a3f0
 80195bc:	2002a3f4 	.word	0x2002a3f4
 80195c0:	2002a42a 	.word	0x2002a42a
 80195c4:	2003e278 	.word	0x2003e278
 80195c8:	0803e288 	.word	0x0803e288
 80195cc:	2002a410 	.word	0x2002a410
 80195d0:	2002a408 	.word	0x2002a408
 80195d4:	2003e28c 	.word	0x2003e28c
 80195d8:	2002a428 	.word	0x2002a428
 80195dc:	2002a424 	.word	0x2002a424
 80195e0:	2002a3f8 	.word	0x2002a3f8
 80195e4:	2002a40c 	.word	0x2002a40c
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80195e8:	465b      	mov	r3, fp
 80195ea:	22fd      	movs	r2, #253	; 0xfd
 80195ec:	49bd      	ldr	r1, [pc, #756]	; (80198e4 <tcp_input+0x660>)
 80195ee:	48be      	ldr	r0, [pc, #760]	; (80198e8 <tcp_input+0x664>)
 80195f0:	f007 fa72 	bl	8020ad8 <iprintf>
 80195f4:	e73a      	b.n	801946c <tcp_input+0x1e8>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80195f6:	465b      	mov	r3, fp
 80195f8:	22fc      	movs	r2, #252	; 0xfc
 80195fa:	49bc      	ldr	r1, [pc, #752]	; (80198ec <tcp_input+0x668>)
 80195fc:	48ba      	ldr	r0, [pc, #744]	; (80198e8 <tcp_input+0x664>)
 80195fe:	f007 fa6b 	bl	8020ad8 <iprintf>
 8019602:	f898 3014 	ldrb.w	r3, [r8, #20]
 8019606:	e72e      	b.n	8019466 <tcp_input+0x1e2>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8019608:	4bb9      	ldr	r3, [pc, #740]	; (80198f0 <tcp_input+0x66c>)
 801960a:	f8d3 8000 	ldr.w	r8, [r3]
 801960e:	f1b8 0f00 	cmp.w	r8, #0
 8019612:	f000 8087 	beq.w	8019724 <tcp_input+0x4a0>
 8019616:	462b      	mov	r3, r5
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8019618:	f8df b2f4 	ldr.w	fp, [pc, #756]	; 8019910 <tcp_input+0x68c>
 801961c:	4645      	mov	r5, r8
 801961e:	f8df a300 	ldr.w	sl, [pc, #768]	; 8019920 <tcp_input+0x69c>
 8019622:	4698      	mov	r8, r3
 8019624:	e002      	b.n	801962c <tcp_input+0x3a8>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8019626:	68ed      	ldr	r5, [r5, #12]
 8019628:	2d00      	cmp	r5, #0
 801962a:	d07a      	beq.n	8019722 <tcp_input+0x49e>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801962c:	7d28      	ldrb	r0, [r5, #20]
 801962e:	465b      	mov	r3, fp
 8019630:	f240 121f 	movw	r2, #287	; 0x11f
 8019634:	4651      	mov	r1, sl
 8019636:	280a      	cmp	r0, #10
 8019638:	48ab      	ldr	r0, [pc, #684]	; (80198e8 <tcp_input+0x664>)
 801963a:	d001      	beq.n	8019640 <tcp_input+0x3bc>
 801963c:	f007 fa4c 	bl	8020ad8 <iprintf>
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019640:	7a2a      	ldrb	r2, [r5, #8]
 8019642:	b132      	cbz	r2, 8019652 <tcp_input+0x3ce>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8019644:	687b      	ldr	r3, [r7, #4]
 8019646:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801964a:	3301      	adds	r3, #1
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801964c:	b2db      	uxtb	r3, r3
 801964e:	429a      	cmp	r2, r3
 8019650:	d1e9      	bne.n	8019626 <tcp_input+0x3a2>
      if (pcb->remote_port == tcphdr->src &&
 8019652:	6833      	ldr	r3, [r6, #0]
 8019654:	8b2a      	ldrh	r2, [r5, #24]
 8019656:	8819      	ldrh	r1, [r3, #0]
 8019658:	4291      	cmp	r1, r2
 801965a:	d1e4      	bne.n	8019626 <tcp_input+0x3a2>
 801965c:	8858      	ldrh	r0, [r3, #2]
          pcb->local_port == tcphdr->dest &&
 801965e:	8aeb      	ldrh	r3, [r5, #22]
      if (pcb->remote_port == tcphdr->src &&
 8019660:	4298      	cmp	r0, r3
 8019662:	d1e0      	bne.n	8019626 <tcp_input+0x3a2>
          pcb->local_port == tcphdr->dest &&
 8019664:	686a      	ldr	r2, [r5, #4]
 8019666:	693b      	ldr	r3, [r7, #16]
 8019668:	429a      	cmp	r2, r3
 801966a:	d1dc      	bne.n	8019626 <tcp_input+0x3a2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801966c:	682a      	ldr	r2, [r5, #0]
 801966e:	697b      	ldr	r3, [r7, #20]
 8019670:	429a      	cmp	r2, r3
 8019672:	d1d8      	bne.n	8019626 <tcp_input+0x3a2>
 8019674:	4643      	mov	r3, r8
 8019676:	46a8      	mov	r8, r5
 8019678:	461d      	mov	r5, r3
  if (flags & TCP_RST) {
 801967a:	4b9e      	ldr	r3, [pc, #632]	; (80198f4 <tcp_input+0x670>)
 801967c:	781b      	ldrb	r3, [r3, #0]
 801967e:	075f      	lsls	r7, r3, #29
 8019680:	d413      	bmi.n	80196aa <tcp_input+0x426>
 8019682:	9a05      	ldr	r2, [sp, #20]
  if (flags & TCP_SYN) {
 8019684:	079e      	lsls	r6, r3, #30
 8019686:	8814      	ldrh	r4, [r2, #0]
 8019688:	f140 8370 	bpl.w	8019d6c <tcp_input+0xae8>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801968c:	4b9a      	ldr	r3, [pc, #616]	; (80198f8 <tcp_input+0x674>)
 801968e:	681a      	ldr	r2, [r3, #0]
 8019690:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8019694:	1ad3      	subs	r3, r2, r3
 8019696:	d405      	bmi.n	80196a4 <tcp_input+0x420>
 8019698:	f8b8 6028 	ldrh.w	r6, [r8, #40]	; 0x28
 801969c:	1b9b      	subs	r3, r3, r6
 801969e:	2b00      	cmp	r3, #0
 80196a0:	f340 8330 	ble.w	8019d04 <tcp_input+0xa80>
  if ((tcplen > 0)) {
 80196a4:	2c00      	cmp	r4, #0
 80196a6:	f040 833b 	bne.w	8019d20 <tcp_input+0xa9c>
        pbuf_free(p);
 80196aa:	4628      	mov	r0, r5
 80196ac:	e608      	b.n	80192c0 <tcp_input+0x3c>
    tcphdr_opt1len = tcphdr_optlen;
 80196ae:	4b93      	ldr	r3, [pc, #588]	; (80198fc <tcp_input+0x678>)
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80196b0:	4628      	mov	r0, r5
    tcphdr_opt1len = tcphdr_optlen;
 80196b2:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80196b4:	f7fd f87c 	bl	80167b0 <pbuf_remove_header>
 80196b8:	e685      	b.n	80193c6 <tcp_input+0x142>
  tcplen = p->tot_len;
 80196ba:	4a91      	ldr	r2, [pc, #580]	; (8019900 <tcp_input+0x67c>)
 80196bc:	9205      	str	r2, [sp, #20]
 80196be:	8013      	strh	r3, [r2, #0]
 80196c0:	e6c2      	b.n	8019448 <tcp_input+0x1c4>
  if (flags & TCP_RST) {
 80196c2:	4b8c      	ldr	r3, [pc, #560]	; (80198f4 <tcp_input+0x670>)
    tcp_input_pcb = pcb;
 80196c4:	4d8f      	ldr	r5, [pc, #572]	; (8019904 <tcp_input+0x680>)
  if (flags & TCP_RST) {
 80196c6:	781a      	ldrb	r2, [r3, #0]
    tcp_input_pcb = pcb;
 80196c8:	f8c5 8000 	str.w	r8, [r5]
  if (flags & TCP_RST) {
 80196cc:	0753      	lsls	r3, r2, #29
 80196ce:	f140 80f9 	bpl.w	80198c4 <tcp_input+0x640>
    if (pcb->state == SYN_SENT) {
 80196d2:	f898 1014 	ldrb.w	r1, [r8, #20]
 80196d6:	2902      	cmp	r1, #2
 80196d8:	f000 8265 	beq.w	8019ba6 <tcp_input+0x922>
      if (seqno == pcb->rcv_nxt) {
 80196dc:	4b86      	ldr	r3, [pc, #536]	; (80198f8 <tcp_input+0x674>)
 80196de:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 80196e2:	681b      	ldr	r3, [r3, #0]
 80196e4:	429a      	cmp	r2, r3
 80196e6:	f000 83b0 	beq.w	8019e4a <tcp_input+0xbc6>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80196ea:	1a9b      	subs	r3, r3, r2
 80196ec:	d405      	bmi.n	80196fa <tcp_input+0x476>
 80196ee:	f8b8 2028 	ldrh.w	r2, [r8, #40]	; 0x28
 80196f2:	1a9b      	subs	r3, r3, r2
 80196f4:	2b00      	cmp	r3, #0
 80196f6:	f340 8302 	ble.w	8019cfe <tcp_input+0xa7a>
      if (recv_flags & TF_RESET) {
 80196fa:	783b      	ldrb	r3, [r7, #0]
 80196fc:	0719      	lsls	r1, r3, #28
 80196fe:	f140 8113 	bpl.w	8019928 <tcp_input+0x6a4>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8019702:	f8d8 3090 	ldr.w	r3, [r8, #144]	; 0x90
 8019706:	b123      	cbz	r3, 8019712 <tcp_input+0x48e>
 8019708:	f06f 010d 	mvn.w	r1, #13
 801970c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8019710:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8019712:	4641      	mov	r1, r8
 8019714:	487c      	ldr	r0, [pc, #496]	; (8019908 <tcp_input+0x684>)
 8019716:	f7fe fa43 	bl	8017ba0 <tcp_pcb_remove>
        tcp_free(pcb);
 801971a:	4640      	mov	r0, r8
 801971c:	f7fd fd50 	bl	80171c0 <tcp_free>
 8019720:	e728      	b.n	8019574 <tcp_input+0x2f0>
 8019722:	4645      	mov	r5, r8
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8019724:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8019924 <tcp_input+0x6a0>
 8019728:	6830      	ldr	r0, [r6, #0]
 801972a:	f8db e000 	ldr.w	lr, [fp]
 801972e:	f1be 0f00 	cmp.w	lr, #0
 8019732:	f000 80a4 	beq.w	801987e <tcp_input+0x5fa>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8019736:	f8d7 c004 	ldr.w	ip, [r7, #4]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801973a:	46f2      	mov	sl, lr
 801973c:	f8d7 8014 	ldr.w	r8, [r7, #20]
    prev = NULL;
 8019740:	2100      	movs	r1, #0
 8019742:	e006      	b.n	8019752 <tcp_input+0x4ce>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8019744:	f8da 300c 	ldr.w	r3, [sl, #12]
 8019748:	4651      	mov	r1, sl
 801974a:	469a      	mov	sl, r3
 801974c:	2b00      	cmp	r3, #0
 801974e:	f000 8096 	beq.w	801987e <tcp_input+0x5fa>
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8019752:	f89a 2008 	ldrb.w	r2, [sl, #8]
 8019756:	b12a      	cbz	r2, 8019764 <tcp_input+0x4e0>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8019758:	f89c 3038 	ldrb.w	r3, [ip, #56]	; 0x38
 801975c:	3301      	adds	r3, #1
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801975e:	b2db      	uxtb	r3, r3
 8019760:	429a      	cmp	r2, r3
 8019762:	d1ef      	bne.n	8019744 <tcp_input+0x4c0>
      if (lpcb->local_port == tcphdr->dest) {
 8019764:	f8ba 2016 	ldrh.w	r2, [sl, #22]
 8019768:	8843      	ldrh	r3, [r0, #2]
 801976a:	429a      	cmp	r2, r3
 801976c:	d1ea      	bne.n	8019744 <tcp_input+0x4c0>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801976e:	f8da 3000 	ldr.w	r3, [sl]
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8019772:	b10b      	cbz	r3, 8019778 <tcp_input+0x4f4>
 8019774:	4543      	cmp	r3, r8
 8019776:	d1e5      	bne.n	8019744 <tcp_input+0x4c0>
      if (prev != NULL) {
 8019778:	2900      	cmp	r1, #0
 801977a:	f000 822a 	beq.w	8019bd2 <tcp_input+0x94e>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801977e:	f8da 300c 	ldr.w	r3, [sl, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8019782:	f8cb a000 	str.w	sl, [fp]
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8019786:	60cb      	str	r3, [r1, #12]
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8019788:	f8ca e00c 	str.w	lr, [sl, #12]
  if (flags & TCP_RST) {
 801978c:	4b59      	ldr	r3, [pc, #356]	; (80198f4 <tcp_input+0x670>)
 801978e:	781b      	ldrb	r3, [r3, #0]
 8019790:	0759      	lsls	r1, r3, #29
 8019792:	d48a      	bmi.n	80196aa <tcp_input+0x426>
  if (flags & TCP_ACK) {
 8019794:	f013 0810 	ands.w	r8, r3, #16
 8019798:	f040 8221 	bne.w	8019bde <tcp_input+0x95a>
  } else if (flags & TCP_SYN) {
 801979c:	079a      	lsls	r2, r3, #30
 801979e:	d584      	bpl.n	80196aa <tcp_input+0x426>
    npcb = tcp_alloc(pcb->prio);
 80197a0:	f89a 0015 	ldrb.w	r0, [sl, #21]
 80197a4:	f7fe fb78 	bl	8017e98 <tcp_alloc>
    if (npcb == NULL) {
 80197a8:	4681      	mov	r9, r0
 80197aa:	2800      	cmp	r0, #0
 80197ac:	f000 82cb 	beq.w	8019d46 <tcp_input+0xac2>
    npcb->remote_port = tcphdr->src;
 80197b0:	6832      	ldr	r2, [r6, #0]
    npcb->state = SYN_RCVD;
 80197b2:	f04f 0c03 	mov.w	ip, #3
    npcb->rcv_nxt = seqno + 1;
 80197b6:	4b50      	ldr	r3, [pc, #320]	; (80198f8 <tcp_input+0x674>)
    npcb->local_port = pcb->local_port;
 80197b8:	f8ba 4016 	ldrh.w	r4, [sl, #22]
    npcb->rcv_nxt = seqno + 1;
 80197bc:	6819      	ldr	r1, [r3, #0]
    npcb->remote_port = tcphdr->src;
 80197be:	7813      	ldrb	r3, [r2, #0]
 80197c0:	7852      	ldrb	r2, [r2, #1]
    npcb->rcv_nxt = seqno + 1;
 80197c2:	3101      	adds	r1, #1
    npcb->remote_port = tcphdr->src;
 80197c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    npcb->rcv_nxt = seqno + 1;
 80197c8:	6241      	str	r1, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80197ca:	62c1      	str	r1, [r0, #44]	; 0x2c
    npcb->remote_port = tcphdr->src;
 80197cc:	8303      	strh	r3, [r0, #24]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80197ce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
    npcb->state = SYN_RCVD;
 80197d2:	f880 c014 	strb.w	ip, [r0, #20]
    npcb->local_port = pcb->local_port;
 80197d6:	82c4      	strh	r4, [r0, #22]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 80197d8:	1d04      	adds	r4, r0, #4
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80197da:	6003      	str	r3, [r0, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80197dc:	6042      	str	r2, [r0, #4]
    iss = tcp_next_iss(npcb);
 80197de:	f7fe fdeb 	bl	80183b8 <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80197e2:	4b45      	ldr	r3, [pc, #276]	; (80198f8 <tcp_input+0x674>)
    TCP_REG_ACTIVE(npcb);
 80197e4:	4948      	ldr	r1, [pc, #288]	; (8019908 <tcp_input+0x684>)
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80197e6:	681a      	ldr	r2, [r3, #0]
    npcb->callback_arg = pcb->callback_arg;
 80197e8:	f8da 3010 	ldr.w	r3, [sl, #16]
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80197ec:	3a01      	subs	r2, #1
    npcb->snd_wl2 = iss;
 80197ee:	f8c9 0058 	str.w	r0, [r9, #88]	; 0x58
    npcb->lastack = iss;
 80197f2:	f8c9 0044 	str.w	r0, [r9, #68]	; 0x44
    npcb->snd_lbb = iss;
 80197f6:	f8c9 005c 	str.w	r0, [r9, #92]	; 0x5c
    npcb->callback_arg = pcb->callback_arg;
 80197fa:	f8c9 3010 	str.w	r3, [r9, #16]
    npcb->listener = pcb;
 80197fe:	f8c9 a07c 	str.w	sl, [r9, #124]	; 0x7c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8019802:	e9c9 0214 	strd	r0, r2, [r9, #80]	; 0x50
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8019806:	f89a 3009 	ldrb.w	r3, [sl, #9]
    TCP_REG_ACTIVE(npcb);
 801980a:	680a      	ldr	r2, [r1, #0]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801980c:	f003 030c 	and.w	r3, r3, #12
    TCP_REG_ACTIVE(npcb);
 8019810:	f8c1 9000 	str.w	r9, [r1]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8019814:	f889 3009 	strb.w	r3, [r9, #9]
    npcb->netif_idx = pcb->netif_idx;
 8019818:	f89a 3008 	ldrb.w	r3, [sl, #8]
    TCP_REG_ACTIVE(npcb);
 801981c:	f8c9 200c 	str.w	r2, [r9, #12]
    npcb->netif_idx = pcb->netif_idx;
 8019820:	f889 3008 	strb.w	r3, [r9, #8]
    TCP_REG_ACTIVE(npcb);
 8019824:	f001 ff0a 	bl	801b63c <tcp_timer_needed>
 8019828:	2201      	movs	r2, #1
 801982a:	4b38      	ldr	r3, [pc, #224]	; (801990c <tcp_input+0x688>)
    tcp_parseopt(npcb);
 801982c:	4648      	mov	r0, r9
    TCP_REG_ACTIVE(npcb);
 801982e:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8019830:	f7fe fede 	bl	80185f0 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8019834:	6833      	ldr	r3, [r6, #0]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8019836:	4620      	mov	r0, r4
 8019838:	f8b9 6032 	ldrh.w	r6, [r9, #50]	; 0x32
    npcb->snd_wnd = tcphdr->wnd;
 801983c:	89db      	ldrh	r3, [r3, #14]
 801983e:	f8a9 3060 	strh.w	r3, [r9, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8019842:	f8a9 3062 	strh.w	r3, [r9, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8019846:	f004 fcc1 	bl	801e1cc <ip4_route>
 801984a:	4622      	mov	r2, r4
 801984c:	4601      	mov	r1, r0
 801984e:	4630      	mov	r0, r6
 8019850:	f7fe fdce 	bl	80183f0 <tcp_eff_send_mss_netif>
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8019854:	2112      	movs	r1, #18
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8019856:	f8a9 0032 	strh.w	r0, [r9, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801985a:	4648      	mov	r0, r9
 801985c:	f001 f9a0 	bl	801aba0 <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 8019860:	2800      	cmp	r0, #0
 8019862:	f040 8269 	bne.w	8019d38 <tcp_input+0xab4>
    tcp_output(npcb);
 8019866:	4648      	mov	r0, r9
 8019868:	f001 fbb4 	bl	801afd4 <tcp_output>
        pbuf_free(p);
 801986c:	4628      	mov	r0, r5
 801986e:	e527      	b.n	80192c0 <tcp_input+0x3c>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8019870:	4b27      	ldr	r3, [pc, #156]	; (8019910 <tcp_input+0x68c>)
 8019872:	22c2      	movs	r2, #194	; 0xc2
 8019874:	4927      	ldr	r1, [pc, #156]	; (8019914 <tcp_input+0x690>)
 8019876:	481c      	ldr	r0, [pc, #112]	; (80198e8 <tcp_input+0x664>)
 8019878:	f007 f92e 	bl	8020ad8 <iprintf>
 801987c:	e570      	b.n	8019360 <tcp_input+0xdc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801987e:	8980      	ldrh	r0, [r0, #12]
 8019880:	f7fb f964 	bl	8014b4c <lwip_htons>
 8019884:	f010 0004 	ands.w	r0, r0, #4
 8019888:	f47f af0f 	bne.w	80196aa <tcp_input+0x426>
      TCP_STATS_INC(tcp.proterr);
 801988c:	f8b4 10a0 	ldrh.w	r1, [r4, #160]	; 0xa0
      TCP_STATS_INC(tcp.drop);
 8019890:	f8b4 3096 	ldrh.w	r3, [r4, #150]	; 0x96
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019894:	6836      	ldr	r6, [r6, #0]
      TCP_STATS_INC(tcp.proterr);
 8019896:	3101      	adds	r1, #1
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019898:	9a05      	ldr	r2, [sp, #20]
      TCP_STATS_INC(tcp.drop);
 801989a:	3301      	adds	r3, #1
      TCP_STATS_INC(tcp.proterr);
 801989c:	f8a4 10a0 	strh.w	r1, [r4, #160]	; 0xa0
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80198a0:	8817      	ldrh	r7, [r2, #0]
      TCP_STATS_INC(tcp.drop);
 80198a2:	f8a4 3096 	strh.w	r3, [r4, #150]	; 0x96
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80198a6:	4a14      	ldr	r2, [pc, #80]	; (80198f8 <tcp_input+0x674>)
 80198a8:	8833      	ldrh	r3, [r6, #0]
 80198aa:	491b      	ldr	r1, [pc, #108]	; (8019918 <tcp_input+0x694>)
 80198ac:	6812      	ldr	r2, [r2, #0]
 80198ae:	6809      	ldr	r1, [r1, #0]
 80198b0:	9302      	str	r3, [sp, #8]
 80198b2:	443a      	add	r2, r7
 80198b4:	8874      	ldrh	r4, [r6, #2]
 80198b6:	4b19      	ldr	r3, [pc, #100]	; (801991c <tcp_input+0x698>)
 80198b8:	e9cd 9400 	strd	r9, r4, [sp]
 80198bc:	f001 fb0e 	bl	801aedc <tcp_rst>
        pbuf_free(p);
 80198c0:	4628      	mov	r0, r5
 80198c2:	e4fd      	b.n	80192c0 <tcp_input+0x3c>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80198c4:	0794      	lsls	r4, r2, #30
 80198c6:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 80198ca:	f140 8082 	bpl.w	80199d2 <tcp_input+0x74e>
 80198ce:	f898 2014 	ldrb.w	r2, [r8, #20]
 80198d2:	3a02      	subs	r2, #2
 80198d4:	2a01      	cmp	r2, #1
 80198d6:	d97c      	bls.n	80199d2 <tcp_input+0x74e>
        tcp_ack_now(pcb);
 80198d8:	f043 0302 	orr.w	r3, r3, #2
 80198dc:	f8a8 301a 	strh.w	r3, [r8, #26]
 80198e0:	e70b      	b.n	80196fa <tcp_input+0x476>
 80198e2:	bf00      	nop
 80198e4:	0803e2dc 	.word	0x0803e2dc
 80198e8:	08026a84 	.word	0x08026a84
 80198ec:	0803e2b0 	.word	0x0803e2b0
 80198f0:	2003e288 	.word	0x2003e288
 80198f4:	2002a3f4 	.word	0x2002a3f4
 80198f8:	2002a414 	.word	0x2002a414
 80198fc:	2002a420 	.word	0x2002a420
 8019900:	2002a42a 	.word	0x2002a42a
 8019904:	2003e28c 	.word	0x2003e28c
 8019908:	2003e278 	.word	0x2003e278
 801990c:	2003e274 	.word	0x2003e274
 8019910:	0803e464 	.word	0x0803e464
 8019914:	0803e24c 	.word	0x0803e24c
 8019918:	2002a3f0 	.word	0x2002a3f0
 801991c:	2002ea88 	.word	0x2002ea88
 8019920:	0803e35c 	.word	0x0803e35c
 8019924:	2003e280 	.word	0x2003e280
        if (recv_acked > 0) {
 8019928:	4bb7      	ldr	r3, [pc, #732]	; (8019c08 <tcp_input+0x984>)
 801992a:	881a      	ldrh	r2, [r3, #0]
 801992c:	b162      	cbz	r2, 8019948 <tcp_input+0x6c4>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801992e:	f8d8 3080 	ldr.w	r3, [r8, #128]	; 0x80
 8019932:	b133      	cbz	r3, 8019942 <tcp_input+0x6be>
 8019934:	4641      	mov	r1, r8
 8019936:	f8d8 0010 	ldr.w	r0, [r8, #16]
 801993a:	4798      	blx	r3
            if (err == ERR_ABRT) {
 801993c:	300d      	adds	r0, #13
 801993e:	f43f ae19 	beq.w	8019574 <tcp_input+0x2f0>
          recv_acked = 0;
 8019942:	2300      	movs	r3, #0
 8019944:	4ab0      	ldr	r2, [pc, #704]	; (8019c08 <tcp_input+0x984>)
 8019946:	8013      	strh	r3, [r2, #0]
        if (tcp_input_delayed_close(pcb)) {
 8019948:	4640      	mov	r0, r8
 801994a:	f7fe ff5f 	bl	801880c <tcp_input_delayed_close>
 801994e:	2800      	cmp	r0, #0
 8019950:	f47f ae10 	bne.w	8019574 <tcp_input+0x2f0>
        if (recv_data != NULL) {
 8019954:	f8db 3000 	ldr.w	r3, [fp]
 8019958:	b31b      	cbz	r3, 80199a2 <tcp_input+0x71e>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801995a:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 801995e:	b133      	cbz	r3, 801996e <tcp_input+0x6ea>
 8019960:	4baa      	ldr	r3, [pc, #680]	; (8019c0c <tcp_input+0x988>)
 8019962:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8019966:	49aa      	ldr	r1, [pc, #680]	; (8019c10 <tcp_input+0x98c>)
 8019968:	48aa      	ldr	r0, [pc, #680]	; (8019c14 <tcp_input+0x990>)
 801996a:	f007 f8b5 	bl	8020ad8 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 801996e:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 8019972:	f8db 2000 	ldr.w	r2, [fp]
 8019976:	f013 0310 	ands.w	r3, r3, #16
 801997a:	f040 8238 	bne.w	8019dee <tcp_input+0xb6a>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801997e:	f8d8 4084 	ldr.w	r4, [r8, #132]	; 0x84
 8019982:	2c00      	cmp	r4, #0
 8019984:	f000 8215 	beq.w	8019db2 <tcp_input+0xb2e>
 8019988:	4641      	mov	r1, r8
 801998a:	f8d8 0010 	ldr.w	r0, [r8, #16]
 801998e:	47a0      	blx	r4
          if (err == ERR_ABRT) {
 8019990:	f110 0f0d 	cmn.w	r0, #13
 8019994:	f43f adee 	beq.w	8019574 <tcp_input+0x2f0>
          if (err != ERR_OK) {
 8019998:	b118      	cbz	r0, 80199a2 <tcp_input+0x71e>
            pcb->refused_data = recv_data;
 801999a:	f8db 3000 	ldr.w	r3, [fp]
 801999e:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
        if (recv_flags & TF_GOT_FIN) {
 80199a2:	783b      	ldrb	r3, [r7, #0]
 80199a4:	069a      	lsls	r2, r3, #26
 80199a6:	d508      	bpl.n	80199ba <tcp_input+0x736>
          if (pcb->refused_data != NULL) {
 80199a8:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 80199ac:	2b00      	cmp	r3, #0
 80199ae:	f000 8206 	beq.w	8019dbe <tcp_input+0xb3a>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80199b2:	7b5a      	ldrb	r2, [r3, #13]
 80199b4:	f042 0220 	orr.w	r2, r2, #32
 80199b8:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 80199ba:	2300      	movs	r3, #0
        if (tcp_input_delayed_close(pcb)) {
 80199bc:	4640      	mov	r0, r8
        tcp_input_pcb = NULL;
 80199be:	602b      	str	r3, [r5, #0]
        if (tcp_input_delayed_close(pcb)) {
 80199c0:	f7fe ff24 	bl	801880c <tcp_input_delayed_close>
 80199c4:	2800      	cmp	r0, #0
 80199c6:	f47f add5 	bne.w	8019574 <tcp_input+0x2f0>
        tcp_output(pcb);
 80199ca:	4640      	mov	r0, r8
 80199cc:	f001 fb02 	bl	801afd4 <tcp_output>
 80199d0:	e5d0      	b.n	8019574 <tcp_input+0x2f0>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80199d2:	06d8      	lsls	r0, r3, #27
 80199d4:	d403      	bmi.n	80199de <tcp_input+0x75a>
    pcb->tmr = tcp_ticks;
 80199d6:	4b90      	ldr	r3, [pc, #576]	; (8019c18 <tcp_input+0x994>)
 80199d8:	681b      	ldr	r3, [r3, #0]
 80199da:	f8c8 3020 	str.w	r3, [r8, #32]
  pcb->persist_probe = 0;
 80199de:	2300      	movs	r3, #0
  tcp_parseopt(pcb);
 80199e0:	4640      	mov	r0, r8
  pcb->persist_probe = 0;
 80199e2:	f8a8 309a 	strh.w	r3, [r8, #154]	; 0x9a
  tcp_parseopt(pcb);
 80199e6:	f7fe fe03 	bl	80185f0 <tcp_parseopt>
  switch (pcb->state) {
 80199ea:	f898 3014 	ldrb.w	r3, [r8, #20]
 80199ee:	3b02      	subs	r3, #2
 80199f0:	2b07      	cmp	r3, #7
 80199f2:	f63f ae82 	bhi.w	80196fa <tcp_input+0x476>
 80199f6:	e8df f003 	tbb	[pc, r3]
 80199fa:	8eb0      	.short	0x8eb0
 80199fc:	7d42607d 	.word	0x7d42607d
 8019a00:	041d      	.short	0x041d
      tcp_receive(pcb);
 8019a02:	4640      	mov	r0, r8
 8019a04:	f7fe ff94 	bl	8018930 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8019a08:	4b84      	ldr	r3, [pc, #528]	; (8019c1c <tcp_input+0x998>)
 8019a0a:	781b      	ldrb	r3, [r3, #0]
 8019a0c:	06d8      	lsls	r0, r3, #27
 8019a0e:	f57f ae74 	bpl.w	80196fa <tcp_input+0x476>
 8019a12:	4b83      	ldr	r3, [pc, #524]	; (8019c20 <tcp_input+0x99c>)
 8019a14:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 8019a18:	681a      	ldr	r2, [r3, #0]
 8019a1a:	783b      	ldrb	r3, [r7, #0]
 8019a1c:	4291      	cmp	r1, r2
 8019a1e:	f47f ae6c 	bne.w	80196fa <tcp_input+0x476>
 8019a22:	f8d8 206c 	ldr.w	r2, [r8, #108]	; 0x6c
 8019a26:	2a00      	cmp	r2, #0
 8019a28:	f47f ae67 	bne.w	80196fa <tcp_input+0x476>
        recv_flags |= TF_CLOSED;
 8019a2c:	f043 0310 	orr.w	r3, r3, #16
 8019a30:	703b      	strb	r3, [r7, #0]
 8019a32:	e662      	b.n	80196fa <tcp_input+0x476>
      tcp_receive(pcb);
 8019a34:	4640      	mov	r0, r8
 8019a36:	f7fe ff7b 	bl	8018930 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8019a3a:	4b78      	ldr	r3, [pc, #480]	; (8019c1c <tcp_input+0x998>)
 8019a3c:	781b      	ldrb	r3, [r3, #0]
 8019a3e:	06dc      	lsls	r4, r3, #27
 8019a40:	f57f ae5b 	bpl.w	80196fa <tcp_input+0x476>
 8019a44:	4b76      	ldr	r3, [pc, #472]	; (8019c20 <tcp_input+0x99c>)
 8019a46:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8019a4a:	681b      	ldr	r3, [r3, #0]
 8019a4c:	429a      	cmp	r2, r3
 8019a4e:	f47f ae54 	bne.w	80196fa <tcp_input+0x476>
 8019a52:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
 8019a56:	2b00      	cmp	r3, #0
 8019a58:	f47f ae4f 	bne.w	80196fa <tcp_input+0x476>
        tcp_pcb_purge(pcb);
 8019a5c:	4640      	mov	r0, r8
 8019a5e:	f7fd fde9 	bl	8017634 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8019a62:	4b70      	ldr	r3, [pc, #448]	; (8019c24 <tcp_input+0x9a0>)
 8019a64:	681b      	ldr	r3, [r3, #0]
 8019a66:	4543      	cmp	r3, r8
 8019a68:	f000 8222 	beq.w	8019eb0 <tcp_input+0xc2c>
 8019a6c:	2b00      	cmp	r3, #0
 8019a6e:	f000 8223 	beq.w	8019eb8 <tcp_input+0xc34>
 8019a72:	68da      	ldr	r2, [r3, #12]
 8019a74:	4542      	cmp	r2, r8
 8019a76:	f000 822e 	beq.w	8019ed6 <tcp_input+0xc52>
 8019a7a:	4613      	mov	r3, r2
 8019a7c:	e7f6      	b.n	8019a6c <tcp_input+0x7e8>
      tcp_receive(pcb);
 8019a7e:	4640      	mov	r0, r8
 8019a80:	f7fe ff56 	bl	8018930 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8019a84:	783b      	ldrb	r3, [r7, #0]
 8019a86:	069e      	lsls	r6, r3, #26
 8019a88:	f57f ae37 	bpl.w	80196fa <tcp_input+0x476>
        tcp_ack_now(pcb);
 8019a8c:	f8b8 301a 	ldrh.w	r3, [r8, #26]
        tcp_pcb_purge(pcb);
 8019a90:	4640      	mov	r0, r8
        tcp_ack_now(pcb);
 8019a92:	f043 0302 	orr.w	r3, r3, #2
 8019a96:	f8a8 301a 	strh.w	r3, [r8, #26]
        tcp_pcb_purge(pcb);
 8019a9a:	f7fd fdcb 	bl	8017634 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8019a9e:	4b61      	ldr	r3, [pc, #388]	; (8019c24 <tcp_input+0x9a0>)
 8019aa0:	681b      	ldr	r3, [r3, #0]
 8019aa2:	4543      	cmp	r3, r8
 8019aa4:	f000 8204 	beq.w	8019eb0 <tcp_input+0xc2c>
 8019aa8:	2b00      	cmp	r3, #0
 8019aaa:	f000 8205 	beq.w	8019eb8 <tcp_input+0xc34>
 8019aae:	68da      	ldr	r2, [r3, #12]
 8019ab0:	4542      	cmp	r2, r8
 8019ab2:	f000 8210 	beq.w	8019ed6 <tcp_input+0xc52>
 8019ab6:	4613      	mov	r3, r2
 8019ab8:	e7f6      	b.n	8019aa8 <tcp_input+0x824>
      tcp_receive(pcb);
 8019aba:	4640      	mov	r0, r8
 8019abc:	f7fe ff38 	bl	8018930 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8019ac0:	783b      	ldrb	r3, [r7, #0]
 8019ac2:	f013 0f20 	tst.w	r3, #32
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019ac6:	4b55      	ldr	r3, [pc, #340]	; (8019c1c <tcp_input+0x998>)
 8019ac8:	781b      	ldrb	r3, [r3, #0]
      if (recv_flags & TF_GOT_FIN) {
 8019aca:	f000 81c9 	beq.w	8019e60 <tcp_input+0xbdc>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019ace:	06da      	lsls	r2, r3, #27
 8019ad0:	d506      	bpl.n	8019ae0 <tcp_input+0x85c>
 8019ad2:	4b53      	ldr	r3, [pc, #332]	; (8019c20 <tcp_input+0x99c>)
 8019ad4:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8019ad8:	681b      	ldr	r3, [r3, #0]
 8019ada:	429a      	cmp	r2, r3
 8019adc:	f000 81ff 	beq.w	8019ede <tcp_input+0xc5a>
          tcp_ack_now(pcb);
 8019ae0:	f8b8 301a 	ldrh.w	r3, [r8, #26]
          pcb->state = CLOSING;
 8019ae4:	2208      	movs	r2, #8
          tcp_ack_now(pcb);
 8019ae6:	f043 0302 	orr.w	r3, r3, #2
          pcb->state = CLOSING;
 8019aea:	f888 2014 	strb.w	r2, [r8, #20]
          tcp_ack_now(pcb);
 8019aee:	f8a8 301a 	strh.w	r3, [r8, #26]
 8019af2:	e602      	b.n	80196fa <tcp_input+0x476>
      tcp_receive(pcb);
 8019af4:	4640      	mov	r0, r8
 8019af6:	f7fe ff1b 	bl	8018930 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8019afa:	783b      	ldrb	r3, [r7, #0]
 8019afc:	0699      	lsls	r1, r3, #26
 8019afe:	f57f adfc 	bpl.w	80196fa <tcp_input+0x476>
        tcp_ack_now(pcb);
 8019b02:	f8b8 301a 	ldrh.w	r3, [r8, #26]
        pcb->state = CLOSE_WAIT;
 8019b06:	2207      	movs	r2, #7
        tcp_ack_now(pcb);
 8019b08:	f043 0302 	orr.w	r3, r3, #2
        pcb->state = CLOSE_WAIT;
 8019b0c:	f888 2014 	strb.w	r2, [r8, #20]
        tcp_ack_now(pcb);
 8019b10:	f8a8 301a 	strh.w	r3, [r8, #26]
 8019b14:	e5f1      	b.n	80196fa <tcp_input+0x476>
      if (flags & TCP_ACK) {
 8019b16:	4b41      	ldr	r3, [pc, #260]	; (8019c1c <tcp_input+0x998>)
 8019b18:	781b      	ldrb	r3, [r3, #0]
 8019b1a:	06da      	lsls	r2, r3, #27
 8019b1c:	f140 8186 	bpl.w	8019e2c <tcp_input+0xba8>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019b20:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8019b24:	4a3e      	ldr	r2, [pc, #248]	; (8019c20 <tcp_input+0x99c>)
 8019b26:	43db      	mvns	r3, r3
 8019b28:	6811      	ldr	r1, [r2, #0]
 8019b2a:	42cb      	cmn	r3, r1
 8019b2c:	d405      	bmi.n	8019b3a <tcp_input+0x8b6>
 8019b2e:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
 8019b32:	1acb      	subs	r3, r1, r3
 8019b34:	2b00      	cmp	r3, #0
 8019b36:	f340 81a6 	ble.w	8019e86 <tcp_input+0xc02>
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019b3a:	6833      	ldr	r3, [r6, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019b3c:	4640      	mov	r0, r8
 8019b3e:	9a05      	ldr	r2, [sp, #20]
 8019b40:	881e      	ldrh	r6, [r3, #0]
 8019b42:	8814      	ldrh	r4, [r2, #0]
 8019b44:	4a38      	ldr	r2, [pc, #224]	; (8019c28 <tcp_input+0x9a4>)
 8019b46:	6812      	ldr	r2, [r2, #0]
 8019b48:	9602      	str	r6, [sp, #8]
 8019b4a:	885b      	ldrh	r3, [r3, #2]
 8019b4c:	4422      	add	r2, r4
 8019b4e:	e9cd 9300 	strd	r9, r3, [sp]
 8019b52:	4b36      	ldr	r3, [pc, #216]	; (8019c2c <tcp_input+0x9a8>)
 8019b54:	f001 f9c2 	bl	801aedc <tcp_rst>
 8019b58:	e5cf      	b.n	80196fa <tcp_input+0x476>
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8019b5a:	4b30      	ldr	r3, [pc, #192]	; (8019c1c <tcp_input+0x998>)
 8019b5c:	781b      	ldrb	r3, [r3, #0]
 8019b5e:	f003 0212 	and.w	r2, r3, #18
 8019b62:	2a12      	cmp	r2, #18
 8019b64:	d064      	beq.n	8019c30 <tcp_input+0x9ac>
      else if (flags & TCP_ACK) {
 8019b66:	06d9      	lsls	r1, r3, #27
 8019b68:	f57f adc7 	bpl.w	80196fa <tcp_input+0x476>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019b6c:	9a05      	ldr	r2, [sp, #20]
 8019b6e:	4640      	mov	r0, r8
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019b70:	6833      	ldr	r3, [r6, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019b72:	8811      	ldrh	r1, [r2, #0]
 8019b74:	4a2c      	ldr	r2, [pc, #176]	; (8019c28 <tcp_input+0x9a4>)
 8019b76:	881c      	ldrh	r4, [r3, #0]
 8019b78:	6812      	ldr	r2, [r2, #0]
 8019b7a:	9402      	str	r4, [sp, #8]
 8019b7c:	440a      	add	r2, r1
 8019b7e:	885b      	ldrh	r3, [r3, #2]
 8019b80:	4927      	ldr	r1, [pc, #156]	; (8019c20 <tcp_input+0x99c>)
 8019b82:	6809      	ldr	r1, [r1, #0]
 8019b84:	e9cd 9300 	strd	r9, r3, [sp]
 8019b88:	4b28      	ldr	r3, [pc, #160]	; (8019c2c <tcp_input+0x9a8>)
 8019b8a:	f001 f9a7 	bl	801aedc <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8019b8e:	f898 3042 	ldrb.w	r3, [r8, #66]	; 0x42
 8019b92:	2b05      	cmp	r3, #5
 8019b94:	f63f adb1 	bhi.w	80196fa <tcp_input+0x476>
          pcb->rtime = 0;
 8019b98:	2300      	movs	r3, #0
          tcp_rexmit_rto(pcb);
 8019b9a:	4640      	mov	r0, r8
          pcb->rtime = 0;
 8019b9c:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8019ba0:	f001 fc2e 	bl	801b400 <tcp_rexmit_rto>
 8019ba4:	e5a9      	b.n	80196fa <tcp_input+0x476>
      if (ackno == pcb->snd_nxt) {
 8019ba6:	4b1e      	ldr	r3, [pc, #120]	; (8019c20 <tcp_input+0x99c>)
 8019ba8:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8019bac:	681b      	ldr	r3, [r3, #0]
 8019bae:	429a      	cmp	r2, r3
 8019bb0:	f47f ada3 	bne.w	80196fa <tcp_input+0x476>
      recv_flags |= TF_RESET;
 8019bb4:	783a      	ldrb	r2, [r7, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8019bb6:	f8b8 301a 	ldrh.w	r3, [r8, #26]
      recv_flags |= TF_RESET;
 8019bba:	f042 0208 	orr.w	r2, r2, #8
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8019bbe:	f023 0301 	bic.w	r3, r3, #1
      recv_flags |= TF_RESET;
 8019bc2:	703a      	strb	r2, [r7, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8019bc4:	f8a8 301a 	strh.w	r3, [r8, #26]
 8019bc8:	e597      	b.n	80196fa <tcp_input+0x476>
          tcp_send_empty_ack(pcb);
 8019bca:	4640      	mov	r0, r8
 8019bcc:	f001 f9ce 	bl	801af6c <tcp_send_empty_ack>
 8019bd0:	e4ca      	b.n	8019568 <tcp_input+0x2e4>
        TCP_STATS_INC(tcp.cachehit);
 8019bd2:	f8b4 30a6 	ldrh.w	r3, [r4, #166]	; 0xa6
 8019bd6:	3301      	adds	r3, #1
 8019bd8:	f8a4 30a6 	strh.w	r3, [r4, #166]	; 0xa6
 8019bdc:	e5d6      	b.n	801978c <tcp_input+0x508>
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019bde:	9a05      	ldr	r2, [sp, #20]
 8019be0:	4650      	mov	r0, sl
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019be2:	6833      	ldr	r3, [r6, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019be4:	8811      	ldrh	r1, [r2, #0]
 8019be6:	4a10      	ldr	r2, [pc, #64]	; (8019c28 <tcp_input+0x9a4>)
 8019be8:	881c      	ldrh	r4, [r3, #0]
 8019bea:	6812      	ldr	r2, [r2, #0]
 8019bec:	9402      	str	r4, [sp, #8]
 8019bee:	440a      	add	r2, r1
 8019bf0:	885b      	ldrh	r3, [r3, #2]
 8019bf2:	490b      	ldr	r1, [pc, #44]	; (8019c20 <tcp_input+0x99c>)
 8019bf4:	6809      	ldr	r1, [r1, #0]
 8019bf6:	e9cd 9300 	strd	r9, r3, [sp]
 8019bfa:	4b0c      	ldr	r3, [pc, #48]	; (8019c2c <tcp_input+0x9a8>)
 8019bfc:	f001 f96e 	bl	801aedc <tcp_rst>
        pbuf_free(p);
 8019c00:	4628      	mov	r0, r5
 8019c02:	f7ff bb5d 	b.w	80192c0 <tcp_input+0x3c>
 8019c06:	bf00      	nop
 8019c08:	2002a408 	.word	0x2002a408
 8019c0c:	0803e464 	.word	0x0803e464
 8019c10:	0803e3f8 	.word	0x0803e3f8
 8019c14:	08026a84 	.word	0x08026a84
 8019c18:	2003e27c 	.word	0x2003e27c
 8019c1c:	2002a3f4 	.word	0x2002a3f4
 8019c20:	2002a3f0 	.word	0x2002a3f0
 8019c24:	2003e278 	.word	0x2003e278
 8019c28:	2002a414 	.word	0x2002a414
 8019c2c:	2002ea88 	.word	0x2002ea88
          && (ackno == pcb->lastack + 1)) {
 8019c30:	f8d8 2044 	ldr.w	r2, [r8, #68]	; 0x44
 8019c34:	49c4      	ldr	r1, [pc, #784]	; (8019f48 <tcp_input+0xcc4>)
 8019c36:	3201      	adds	r2, #1
 8019c38:	6809      	ldr	r1, [r1, #0]
 8019c3a:	428a      	cmp	r2, r1
 8019c3c:	d193      	bne.n	8019b66 <tcp_input+0x8e2>
        pcb->rcv_nxt = seqno + 1;
 8019c3e:	4bc3      	ldr	r3, [pc, #780]	; (8019f4c <tcp_input+0xcc8>)
        pcb->state = ESTABLISHED;
 8019c40:	2104      	movs	r1, #4
        pcb->snd_wnd = tcphdr->wnd;
 8019c42:	6836      	ldr	r6, [r6, #0]
        pcb->rcv_nxt = seqno + 1;
 8019c44:	681b      	ldr	r3, [r3, #0]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8019c46:	eb08 0401 	add.w	r4, r8, r1
        pcb->lastack = ackno;
 8019c4a:	f8c8 2044 	str.w	r2, [r8, #68]	; 0x44
        pcb->rcv_nxt = seqno + 1;
 8019c4e:	1c5a      	adds	r2, r3, #1
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8019c50:	3b01      	subs	r3, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8019c52:	4620      	mov	r0, r4
        pcb->rcv_nxt = seqno + 1;
 8019c54:	f8c8 2024 	str.w	r2, [r8, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8019c58:	f8c8 202c 	str.w	r2, [r8, #44]	; 0x2c
        pcb->snd_wnd = tcphdr->wnd;
 8019c5c:	89f2      	ldrh	r2, [r6, #14]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8019c5e:	f8b8 6032 	ldrh.w	r6, [r8, #50]	; 0x32
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8019c62:	f8c8 3054 	str.w	r3, [r8, #84]	; 0x54
        pcb->snd_wnd = tcphdr->wnd;
 8019c66:	f8a8 2060 	strh.w	r2, [r8, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8019c6a:	f8a8 2062 	strh.w	r2, [r8, #98]	; 0x62
        pcb->state = ESTABLISHED;
 8019c6e:	f888 1014 	strb.w	r1, [r8, #20]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8019c72:	f004 faab 	bl	801e1cc <ip4_route>
 8019c76:	4622      	mov	r2, r4
 8019c78:	4601      	mov	r1, r0
 8019c7a:	4630      	mov	r0, r6
 8019c7c:	f7fe fbb8 	bl	80183f0 <tcp_eff_send_mss_netif>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019c80:	f241 131c 	movw	r3, #4380	; 0x111c
 8019c84:	0042      	lsls	r2, r0, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8019c86:	f8a8 0032 	strh.w	r0, [r8, #50]	; 0x32
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019c8a:	0080      	lsls	r0, r0, #2
 8019c8c:	429a      	cmp	r2, r3
 8019c8e:	4611      	mov	r1, r2
 8019c90:	bf38      	it	cc
 8019c92:	4619      	movcc	r1, r3
 8019c94:	4288      	cmp	r0, r1
 8019c96:	f080 80b2 	bcs.w	8019dfe <tcp_input+0xb7a>
 8019c9a:	b283      	uxth	r3, r0
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8019c9c:	f8b8 2066 	ldrh.w	r2, [r8, #102]	; 0x66
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019ca0:	f8a8 3048 	strh.w	r3, [r8, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8019ca4:	b932      	cbnz	r2, 8019cb4 <tcp_input+0xa30>
 8019ca6:	4baa      	ldr	r3, [pc, #680]	; (8019f50 <tcp_input+0xccc>)
 8019ca8:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8019cac:	49a9      	ldr	r1, [pc, #676]	; (8019f54 <tcp_input+0xcd0>)
 8019cae:	48aa      	ldr	r0, [pc, #680]	; (8019f58 <tcp_input+0xcd4>)
 8019cb0:	f006 ff12 	bl	8020ad8 <iprintf>
        --pcb->snd_queuelen;
 8019cb4:	f8b8 3066 	ldrh.w	r3, [r8, #102]	; 0x66
        rseg = pcb->unacked;
 8019cb8:	f8d8 4070 	ldr.w	r4, [r8, #112]	; 0x70
        --pcb->snd_queuelen;
 8019cbc:	3b01      	subs	r3, #1
 8019cbe:	f8a8 3066 	strh.w	r3, [r8, #102]	; 0x66
        if (rseg == NULL) {
 8019cc2:	2c00      	cmp	r4, #0
 8019cc4:	f000 80a4 	beq.w	8019e10 <tcp_input+0xb8c>
          pcb->unacked = rseg->next;
 8019cc8:	6823      	ldr	r3, [r4, #0]
 8019cca:	f8c8 3070 	str.w	r3, [r8, #112]	; 0x70
        tcp_seg_free(rseg);
 8019cce:	4620      	mov	r0, r4
 8019cd0:	f7fd fbde 	bl	8017490 <tcp_seg_free>
        if (pcb->unacked == NULL) {
 8019cd4:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8019cd8:	2b00      	cmp	r3, #0
 8019cda:	f000 8094 	beq.w	8019e06 <tcp_input+0xb82>
          pcb->rtime = 0;
 8019cde:	2300      	movs	r3, #0
 8019ce0:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
          pcb->nrtx = 0;
 8019ce4:	f888 3042 	strb.w	r3, [r8, #66]	; 0x42
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8019ce8:	f8d8 3088 	ldr.w	r3, [r8, #136]	; 0x88
 8019cec:	b13b      	cbz	r3, 8019cfe <tcp_input+0xa7a>
 8019cee:	2200      	movs	r2, #0
 8019cf0:	4641      	mov	r1, r8
 8019cf2:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8019cf6:	4798      	blx	r3
        if (err == ERR_ABRT) {
 8019cf8:	300d      	adds	r0, #13
 8019cfa:	f43f ac3b 	beq.w	8019574 <tcp_input+0x2f0>
        tcp_ack_now(pcb);
 8019cfe:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 8019d02:	e5e9      	b.n	80198d8 <tcp_input+0x654>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019d04:	4b90      	ldr	r3, [pc, #576]	; (8019f48 <tcp_input+0xcc4>)
 8019d06:	4422      	add	r2, r4
 8019d08:	9001      	str	r0, [sp, #4]
 8019d0a:	4640      	mov	r0, r8
 8019d0c:	9102      	str	r1, [sp, #8]
 8019d0e:	f8cd 9000 	str.w	r9, [sp]
 8019d12:	6819      	ldr	r1, [r3, #0]
 8019d14:	4b91      	ldr	r3, [pc, #580]	; (8019f5c <tcp_input+0xcd8>)
 8019d16:	f001 f8e1 	bl	801aedc <tcp_rst>
        pbuf_free(p);
 8019d1a:	4628      	mov	r0, r5
 8019d1c:	f7ff bad0 	b.w	80192c0 <tcp_input+0x3c>
    tcp_ack_now(pcb);
 8019d20:	f8b8 301a 	ldrh.w	r3, [r8, #26]
    tcp_output(pcb);
 8019d24:	4640      	mov	r0, r8
    tcp_ack_now(pcb);
 8019d26:	f043 0302 	orr.w	r3, r3, #2
 8019d2a:	f8a8 301a 	strh.w	r3, [r8, #26]
    tcp_output(pcb);
 8019d2e:	f001 f951 	bl	801afd4 <tcp_output>
        pbuf_free(p);
 8019d32:	4628      	mov	r0, r5
 8019d34:	f7ff bac4 	b.w	80192c0 <tcp_input+0x3c>
      tcp_abandon(npcb, 0);
 8019d38:	4648      	mov	r0, r9
 8019d3a:	4641      	mov	r1, r8
 8019d3c:	f7fd ffa4 	bl	8017c88 <tcp_abandon>
        pbuf_free(p);
 8019d40:	4628      	mov	r0, r5
 8019d42:	f7ff babd 	b.w	80192c0 <tcp_input+0x3c>
      TCP_STATS_INC(tcp.memerr);
 8019d46:	f8b4 309c 	ldrh.w	r3, [r4, #156]	; 0x9c
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8019d4a:	f8da 6018 	ldr.w	r6, [sl, #24]
      TCP_STATS_INC(tcp.memerr);
 8019d4e:	3301      	adds	r3, #1
 8019d50:	f8a4 309c 	strh.w	r3, [r4, #156]	; 0x9c
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8019d54:	2e00      	cmp	r6, #0
 8019d56:	f43f aca8 	beq.w	80196aa <tcp_input+0x426>
 8019d5a:	4601      	mov	r1, r0
 8019d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8019d60:	f8da 0010 	ldr.w	r0, [sl, #16]
 8019d64:	47b0      	blx	r6
        pbuf_free(p);
 8019d66:	4628      	mov	r0, r5
 8019d68:	f7ff baaa 	b.w	80192c0 <tcp_input+0x3c>
  } else if (flags & TCP_FIN) {
 8019d6c:	07d8      	lsls	r0, r3, #31
 8019d6e:	f57f ac99 	bpl.w	80196a4 <tcp_input+0x420>
    pcb->tmr = tcp_ticks;
 8019d72:	4b7b      	ldr	r3, [pc, #492]	; (8019f60 <tcp_input+0xcdc>)
 8019d74:	681b      	ldr	r3, [r3, #0]
 8019d76:	f8c8 3020 	str.w	r3, [r8, #32]
 8019d7a:	e493      	b.n	80196a4 <tcp_input+0x420>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8019d7c:	4b74      	ldr	r3, [pc, #464]	; (8019f50 <tcp_input+0xccc>)
 8019d7e:	f240 1215 	movw	r2, #277	; 0x115
 8019d82:	4978      	ldr	r1, [pc, #480]	; (8019f64 <tcp_input+0xce0>)
 8019d84:	4874      	ldr	r0, [pc, #464]	; (8019f58 <tcp_input+0xcd4>)
 8019d86:	f006 fea7 	bl	8020ad8 <iprintf>
 8019d8a:	f7ff bbb7 	b.w	80194fc <tcp_input+0x278>
        TCP_STATS_INC(tcp.cachehit);
 8019d8e:	f8b4 20a6 	ldrh.w	r2, [r4, #166]	; 0xa6
 8019d92:	3201      	adds	r2, #1
 8019d94:	f8a4 20a6 	strh.w	r2, [r4, #166]	; 0xa6
 8019d98:	f7ff bbad 	b.w	80194f6 <tcp_input+0x272>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8019d9c:	4b6c      	ldr	r3, [pc, #432]	; (8019f50 <tcp_input+0xccc>)
 8019d9e:	f240 120d 	movw	r2, #269	; 0x10d
 8019da2:	4971      	ldr	r1, [pc, #452]	; (8019f68 <tcp_input+0xce4>)
 8019da4:	486c      	ldr	r0, [pc, #432]	; (8019f58 <tcp_input+0xcd4>)
 8019da6:	f006 fe97 	bl	8020ad8 <iprintf>
 8019daa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019dae:	f7ff bb95 	b.w	80194dc <tcp_input+0x258>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8019db2:	4623      	mov	r3, r4
 8019db4:	4620      	mov	r0, r4
 8019db6:	4641      	mov	r1, r8
 8019db8:	f7fe fa3a 	bl	8018230 <tcp_recv_null>
 8019dbc:	e5e8      	b.n	8019990 <tcp_input+0x70c>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8019dbe:	f8b8 3028 	ldrh.w	r3, [r8, #40]	; 0x28
 8019dc2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8019dc6:	d002      	beq.n	8019dce <tcp_input+0xb4a>
              pcb->rcv_wnd++;
 8019dc8:	3301      	adds	r3, #1
 8019dca:	f8a8 3028 	strh.w	r3, [r8, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 8019dce:	f8d8 4084 	ldr.w	r4, [r8, #132]	; 0x84
 8019dd2:	2c00      	cmp	r4, #0
 8019dd4:	f43f adf1 	beq.w	80199ba <tcp_input+0x736>
 8019dd8:	2300      	movs	r3, #0
 8019dda:	4641      	mov	r1, r8
 8019ddc:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8019de0:	461a      	mov	r2, r3
 8019de2:	47a0      	blx	r4
            if (err == ERR_ABRT) {
 8019de4:	300d      	adds	r0, #13
 8019de6:	f47f ade8 	bne.w	80199ba <tcp_input+0x736>
aborted:
 8019dea:	f7ff bbc3 	b.w	8019574 <tcp_input+0x2f0>
            pbuf_free(recv_data);
 8019dee:	4610      	mov	r0, r2
 8019df0:	f7fc fd1a 	bl	8016828 <pbuf_free>
            tcp_abort(pcb);
 8019df4:	4640      	mov	r0, r8
 8019df6:	f7fd ffe7 	bl	8017dc8 <tcp_abort>
            goto aborted;
 8019dfa:	f7ff bbbb 	b.w	8019574 <tcp_input+0x2f0>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019dfe:	429a      	cmp	r2, r3
 8019e00:	bf88      	it	hi
 8019e02:	b293      	uxthhi	r3, r2
 8019e04:	e74a      	b.n	8019c9c <tcp_input+0xa18>
          pcb->rtime = -1;
 8019e06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019e0a:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
 8019e0e:	e76b      	b.n	8019ce8 <tcp_input+0xa64>
          rseg = pcb->unsent;
 8019e10:	f8d8 406c 	ldr.w	r4, [r8, #108]	; 0x6c
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8019e14:	b934      	cbnz	r4, 8019e24 <tcp_input+0xba0>
 8019e16:	4b4e      	ldr	r3, [pc, #312]	; (8019f50 <tcp_input+0xccc>)
 8019e18:	f44f 725d 	mov.w	r2, #884	; 0x374
 8019e1c:	4953      	ldr	r1, [pc, #332]	; (8019f6c <tcp_input+0xce8>)
 8019e1e:	484e      	ldr	r0, [pc, #312]	; (8019f58 <tcp_input+0xcd4>)
 8019e20:	f006 fe5a 	bl	8020ad8 <iprintf>
          pcb->unsent = rseg->next;
 8019e24:	6823      	ldr	r3, [r4, #0]
 8019e26:	f8c8 306c 	str.w	r3, [r8, #108]	; 0x6c
 8019e2a:	e750      	b.n	8019cce <tcp_input+0xa4a>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8019e2c:	0798      	lsls	r0, r3, #30
 8019e2e:	f57f ac64 	bpl.w	80196fa <tcp_input+0x476>
 8019e32:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8019e36:	4a45      	ldr	r2, [pc, #276]	; (8019f4c <tcp_input+0xcc8>)
 8019e38:	3b01      	subs	r3, #1
 8019e3a:	6812      	ldr	r2, [r2, #0]
 8019e3c:	4293      	cmp	r3, r2
 8019e3e:	f47f ac5c 	bne.w	80196fa <tcp_input+0x476>
        tcp_rexmit(pcb);
 8019e42:	4640      	mov	r0, r8
 8019e44:	f000 ffcc 	bl	801ade0 <tcp_rexmit>
 8019e48:	e457      	b.n	80196fa <tcp_input+0x476>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8019e4a:	2900      	cmp	r1, #0
 8019e4c:	f47f aeb2 	bne.w	8019bb4 <tcp_input+0x930>
 8019e50:	4b3f      	ldr	r3, [pc, #252]	; (8019f50 <tcp_input+0xccc>)
 8019e52:	f44f 724e 	mov.w	r2, #824	; 0x338
 8019e56:	4946      	ldr	r1, [pc, #280]	; (8019f70 <tcp_input+0xcec>)
 8019e58:	483f      	ldr	r0, [pc, #252]	; (8019f58 <tcp_input+0xcd4>)
 8019e5a:	f006 fe3d 	bl	8020ad8 <iprintf>
 8019e5e:	e6a9      	b.n	8019bb4 <tcp_input+0x930>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019e60:	06db      	lsls	r3, r3, #27
 8019e62:	f57f ac4a 	bpl.w	80196fa <tcp_input+0x476>
 8019e66:	4b38      	ldr	r3, [pc, #224]	; (8019f48 <tcp_input+0xcc4>)
 8019e68:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8019e6c:	681b      	ldr	r3, [r3, #0]
 8019e6e:	429a      	cmp	r2, r3
 8019e70:	f47f ac43 	bne.w	80196fa <tcp_input+0x476>
 8019e74:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
 8019e78:	2b00      	cmp	r3, #0
 8019e7a:	f47f ac3e 	bne.w	80196fa <tcp_input+0x476>
        pcb->state = FIN_WAIT_2;
 8019e7e:	2306      	movs	r3, #6
 8019e80:	f888 3014 	strb.w	r3, [r8, #20]
 8019e84:	e439      	b.n	80196fa <tcp_input+0x476>
          pcb->state = ESTABLISHED;
 8019e86:	2204      	movs	r2, #4
          if (pcb->listener == NULL) {
 8019e88:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
          pcb->state = ESTABLISHED;
 8019e8c:	f888 2014 	strb.w	r2, [r8, #20]
          if (pcb->listener == NULL) {
 8019e90:	2b00      	cmp	r3, #0
 8019e92:	d0af      	beq.n	8019df4 <tcp_input+0xb70>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8019e94:	699b      	ldr	r3, [r3, #24]
 8019e96:	2b00      	cmp	r3, #0
 8019e98:	d074      	beq.n	8019f84 <tcp_input+0xd00>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8019e9a:	2200      	movs	r2, #0
 8019e9c:	4641      	mov	r1, r8
 8019e9e:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8019ea2:	4798      	blx	r3
          if (err != ERR_OK) {
 8019ea4:	2800      	cmp	r0, #0
 8019ea6:	d033      	beq.n	8019f10 <tcp_input+0xc8c>
            if (err != ERR_ABRT) {
 8019ea8:	300d      	adds	r0, #13
 8019eaa:	f43f ab63 	beq.w	8019574 <tcp_input+0x2f0>
 8019eae:	e7a1      	b.n	8019df4 <tcp_input+0xb70>
        TCP_RMV_ACTIVE(pcb);
 8019eb0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019eb4:	4a2f      	ldr	r2, [pc, #188]	; (8019f74 <tcp_input+0xcf0>)
 8019eb6:	6013      	str	r3, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019eb8:	4b2f      	ldr	r3, [pc, #188]	; (8019f78 <tcp_input+0xcf4>)
        pcb->state = TIME_WAIT;
 8019eba:	200a      	movs	r0, #10
        TCP_RMV_ACTIVE(pcb);
 8019ebc:	2101      	movs	r1, #1
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019ebe:	681a      	ldr	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8019ec0:	f888 0014 	strb.w	r0, [r8, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019ec4:	f8c8 200c 	str.w	r2, [r8, #12]
        TCP_RMV_ACTIVE(pcb);
 8019ec8:	4a2c      	ldr	r2, [pc, #176]	; (8019f7c <tcp_input+0xcf8>)
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019eca:	f8c3 8000 	str.w	r8, [r3]
        TCP_RMV_ACTIVE(pcb);
 8019ece:	7011      	strb	r1, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019ed0:	f001 fbb4 	bl	801b63c <tcp_timer_needed>
 8019ed4:	e411      	b.n	80196fa <tcp_input+0x476>
        TCP_RMV_ACTIVE(pcb);
 8019ed6:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8019eda:	60da      	str	r2, [r3, #12]
 8019edc:	e7ec      	b.n	8019eb8 <tcp_input+0xc34>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019ede:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
 8019ee2:	2b00      	cmp	r3, #0
 8019ee4:	f47f adfc 	bne.w	8019ae0 <tcp_input+0x85c>
          tcp_ack_now(pcb);
 8019ee8:	f8b8 301a 	ldrh.w	r3, [r8, #26]
          tcp_pcb_purge(pcb);
 8019eec:	4640      	mov	r0, r8
          tcp_ack_now(pcb);
 8019eee:	f043 0302 	orr.w	r3, r3, #2
 8019ef2:	f8a8 301a 	strh.w	r3, [r8, #26]
          tcp_pcb_purge(pcb);
 8019ef6:	f7fd fb9d 	bl	8017634 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8019efa:	4b1e      	ldr	r3, [pc, #120]	; (8019f74 <tcp_input+0xcf0>)
 8019efc:	681b      	ldr	r3, [r3, #0]
 8019efe:	4543      	cmp	r3, r8
 8019f00:	d0d6      	beq.n	8019eb0 <tcp_input+0xc2c>
 8019f02:	2b00      	cmp	r3, #0
 8019f04:	d0d8      	beq.n	8019eb8 <tcp_input+0xc34>
 8019f06:	68da      	ldr	r2, [r3, #12]
 8019f08:	4542      	cmp	r2, r8
 8019f0a:	d0e4      	beq.n	8019ed6 <tcp_input+0xc52>
 8019f0c:	4613      	mov	r3, r2
 8019f0e:	e7f8      	b.n	8019f02 <tcp_input+0xc7e>
          tcp_receive(pcb);
 8019f10:	4640      	mov	r0, r8
 8019f12:	f7fe fd0d 	bl	8018930 <tcp_receive>
          if (recv_acked != 0) {
 8019f16:	4a1a      	ldr	r2, [pc, #104]	; (8019f80 <tcp_input+0xcfc>)
 8019f18:	8813      	ldrh	r3, [r2, #0]
 8019f1a:	b10b      	cbz	r3, 8019f20 <tcp_input+0xc9c>
            recv_acked--;
 8019f1c:	3b01      	subs	r3, #1
 8019f1e:	8013      	strh	r3, [r2, #0]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019f20:	f8b8 2032 	ldrh.w	r2, [r8, #50]	; 0x32
 8019f24:	f241 131c 	movw	r3, #4380	; 0x111c
 8019f28:	0051      	lsls	r1, r2, #1
 8019f2a:	0092      	lsls	r2, r2, #2
 8019f2c:	4299      	cmp	r1, r3
 8019f2e:	4608      	mov	r0, r1
 8019f30:	bf38      	it	cc
 8019f32:	4618      	movcc	r0, r3
 8019f34:	4282      	cmp	r2, r0
 8019f36:	d233      	bcs.n	8019fa0 <tcp_input+0xd1c>
 8019f38:	b293      	uxth	r3, r2
          if (recv_flags & TF_GOT_FIN) {
 8019f3a:	783a      	ldrb	r2, [r7, #0]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019f3c:	f8a8 3048 	strh.w	r3, [r8, #72]	; 0x48
          if (recv_flags & TF_GOT_FIN) {
 8019f40:	0694      	lsls	r4, r2, #26
 8019f42:	f57f abda 	bpl.w	80196fa <tcp_input+0x476>
 8019f46:	e5dc      	b.n	8019b02 <tcp_input+0x87e>
 8019f48:	2002a3f0 	.word	0x2002a3f0
 8019f4c:	2002a414 	.word	0x2002a414
 8019f50:	0803e464 	.word	0x0803e464
 8019f54:	0803e3ac 	.word	0x0803e3ac
 8019f58:	08026a84 	.word	0x08026a84
 8019f5c:	2002ea88 	.word	0x2002ea88
 8019f60:	2003e27c 	.word	0x2003e27c
 8019f64:	0803e330 	.word	0x0803e330
 8019f68:	0803e304 	.word	0x0803e304
 8019f6c:	0803e3c4 	.word	0x0803e3c4
 8019f70:	0803e38c 	.word	0x0803e38c
 8019f74:	2003e278 	.word	0x2003e278
 8019f78:	2003e288 	.word	0x2003e288
 8019f7c:	2003e274 	.word	0x2003e274
 8019f80:	2002a408 	.word	0x2002a408
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8019f84:	4b08      	ldr	r3, [pc, #32]	; (8019fa8 <tcp_input+0xd24>)
 8019f86:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8019f8a:	4908      	ldr	r1, [pc, #32]	; (8019fac <tcp_input+0xd28>)
 8019f8c:	4808      	ldr	r0, [pc, #32]	; (8019fb0 <tcp_input+0xd2c>)
 8019f8e:	f006 fda3 	bl	8020ad8 <iprintf>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8019f92:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
 8019f96:	699b      	ldr	r3, [r3, #24]
 8019f98:	2b00      	cmp	r3, #0
 8019f9a:	f47f af7e 	bne.w	8019e9a <tcp_input+0xc16>
 8019f9e:	e729      	b.n	8019df4 <tcp_input+0xb70>
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019fa0:	4299      	cmp	r1, r3
 8019fa2:	bf88      	it	hi
 8019fa4:	b28b      	uxthhi	r3, r1
 8019fa6:	e7c8      	b.n	8019f3a <tcp_input+0xcb6>
 8019fa8:	0803e464 	.word	0x0803e464
 8019fac:	0803e3d8 	.word	0x0803e3d8
 8019fb0:	08026a84 	.word	0x08026a84

08019fb4 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 8019fb4:	4a02      	ldr	r2, [pc, #8]	; (8019fc0 <tcp_trigger_input_pcb_close+0xc>)
 8019fb6:	7813      	ldrb	r3, [r2, #0]
 8019fb8:	f043 0310 	orr.w	r3, r3, #16
 8019fbc:	7013      	strb	r3, [r2, #0]
}
 8019fbe:	4770      	bx	lr
 8019fc0:	2002a410 	.word	0x2002a410

08019fc4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8019fc4:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019fc6:	4604      	mov	r4, r0
 8019fc8:	b130      	cbz	r0, 8019fd8 <tcp_output_segment_busy+0x14>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8019fca:	6863      	ldr	r3, [r4, #4]
 8019fcc:	7b98      	ldrb	r0, [r3, #14]
    /* other reference found */
    return 1;
  }
  /* no other references found */
  return 0;
}
 8019fce:	f110 30ff 	adds.w	r0, r0, #4294967295
 8019fd2:	bf18      	it	ne
 8019fd4:	2001      	movne	r0, #1
 8019fd6:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019fd8:	4b03      	ldr	r3, [pc, #12]	; (8019fe8 <tcp_output_segment_busy+0x24>)
 8019fda:	f240 529a 	movw	r2, #1434	; 0x59a
 8019fde:	4903      	ldr	r1, [pc, #12]	; (8019fec <tcp_output_segment_busy+0x28>)
 8019fe0:	4803      	ldr	r0, [pc, #12]	; (8019ff0 <tcp_output_segment_busy+0x2c>)
 8019fe2:	f006 fd79 	bl	8020ad8 <iprintf>
 8019fe6:	e7f0      	b.n	8019fca <tcp_output_segment_busy+0x6>
 8019fe8:	0803e888 	.word	0x0803e888
 8019fec:	0803e8bc 	.word	0x0803e8bc
 8019ff0:	08026a84 	.word	0x08026a84

08019ff4 <tcp_pbuf_prealloc>:
{
 8019ff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019ff8:	9c08      	ldr	r4, [sp, #32]
 8019ffa:	4607      	mov	r7, r0
 8019ffc:	460d      	mov	r5, r1
 8019ffe:	4690      	mov	r8, r2
 801a000:	461e      	mov	r6, r3
 801a002:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 801a006:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801a00a:	2c00      	cmp	r4, #0
 801a00c:	d034      	beq.n	801a078 <tcp_pbuf_prealloc+0x84>
  if (length < max_length) {
 801a00e:	4545      	cmp	r5, r8
 801a010:	d20f      	bcs.n	801a032 <tcp_pbuf_prealloc+0x3e>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801a012:	f019 0f02 	tst.w	r9, #2
 801a016:	d009      	beq.n	801a02c <tcp_pbuf_prealloc+0x38>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 801a018:	f205 211b 	addw	r1, r5, #539	; 0x21b
 801a01c:	f021 0103 	bic.w	r1, r1, #3
 801a020:	4541      	cmp	r1, r8
 801a022:	460a      	mov	r2, r1
 801a024:	bf28      	it	cs
 801a026:	4642      	movcs	r2, r8
 801a028:	b291      	uxth	r1, r2
 801a02a:	e003      	b.n	801a034 <tcp_pbuf_prealloc+0x40>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801a02c:	8b63      	ldrh	r3, [r4, #26]
 801a02e:	065b      	lsls	r3, r3, #25
 801a030:	d518      	bpl.n	801a064 <tcp_pbuf_prealloc+0x70>
 801a032:	4629      	mov	r1, r5
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801a034:	4638      	mov	r0, r7
 801a036:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a03a:	f7fc fc63 	bl	8016904 <pbuf_alloc>
  if (p == NULL) {
 801a03e:	4604      	mov	r4, r0
 801a040:	b168      	cbz	r0, 801a05e <tcp_pbuf_prealloc+0x6a>
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801a042:	6803      	ldr	r3, [r0, #0]
 801a044:	b133      	cbz	r3, 801a054 <tcp_pbuf_prealloc+0x60>
 801a046:	4b10      	ldr	r3, [pc, #64]	; (801a088 <tcp_pbuf_prealloc+0x94>)
 801a048:	f240 120b 	movw	r2, #267	; 0x10b
 801a04c:	490f      	ldr	r1, [pc, #60]	; (801a08c <tcp_pbuf_prealloc+0x98>)
 801a04e:	4810      	ldr	r0, [pc, #64]	; (801a090 <tcp_pbuf_prealloc+0x9c>)
 801a050:	f006 fd42 	bl	8020ad8 <iprintf>
  *oversize = p->len - length;
 801a054:	8963      	ldrh	r3, [r4, #10]
 801a056:	1b5b      	subs	r3, r3, r5
 801a058:	8033      	strh	r3, [r6, #0]
  p->len = p->tot_len = length;
 801a05a:	8125      	strh	r5, [r4, #8]
 801a05c:	8165      	strh	r5, [r4, #10]
}
 801a05e:	4620      	mov	r0, r4
 801a060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        (!(pcb->flags & TF_NODELAY) &&
 801a064:	f1ba 0f00 	cmp.w	sl, #0
 801a068:	d0d6      	beq.n	801a018 <tcp_pbuf_prealloc+0x24>
         (!first_seg ||
 801a06a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801a06c:	2b00      	cmp	r3, #0
 801a06e:	d1d3      	bne.n	801a018 <tcp_pbuf_prealloc+0x24>
          pcb->unsent != NULL ||
 801a070:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801a072:	2b00      	cmp	r3, #0
 801a074:	d1d0      	bne.n	801a018 <tcp_pbuf_prealloc+0x24>
 801a076:	e7dc      	b.n	801a032 <tcp_pbuf_prealloc+0x3e>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801a078:	4b03      	ldr	r3, [pc, #12]	; (801a088 <tcp_pbuf_prealloc+0x94>)
 801a07a:	22e9      	movs	r2, #233	; 0xe9
 801a07c:	4905      	ldr	r1, [pc, #20]	; (801a094 <tcp_pbuf_prealloc+0xa0>)
 801a07e:	4804      	ldr	r0, [pc, #16]	; (801a090 <tcp_pbuf_prealloc+0x9c>)
 801a080:	f006 fd2a 	bl	8020ad8 <iprintf>
 801a084:	e7c3      	b.n	801a00e <tcp_pbuf_prealloc+0x1a>
 801a086:	bf00      	nop
 801a088:	0803e888 	.word	0x0803e888
 801a08c:	0803e904 	.word	0x0803e904
 801a090:	08026a84 	.word	0x08026a84
 801a094:	0803e8e4 	.word	0x0803e8e4

0801a098 <tcp_create_segment>:
{
 801a098:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a09c:	460e      	mov	r6, r1
 801a09e:	4617      	mov	r7, r2
 801a0a0:	4699      	mov	r9, r3
 801a0a2:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801a0a6:	4680      	mov	r8, r0
 801a0a8:	2800      	cmp	r0, #0
 801a0aa:	d052      	beq.n	801a152 <tcp_create_segment+0xba>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801a0ac:	2e00      	cmp	r6, #0
 801a0ae:	d058      	beq.n	801a162 <tcp_create_segment+0xca>
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801a0b0:	2004      	movs	r0, #4
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801a0b2:	ea4f 058a 	mov.w	r5, sl, lsl #2
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801a0b6:	22a8      	movs	r2, #168	; 0xa8
 801a0b8:	4935      	ldr	r1, [pc, #212]	; (801a190 <tcp_create_segment+0xf8>)
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801a0ba:	4005      	ands	r5, r0
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801a0bc:	f7fc f8b6 	bl	801622c <memp_malloc_fn>
 801a0c0:	4604      	mov	r4, r0
 801a0c2:	2800      	cmp	r0, #0
 801a0c4:	d05f      	beq.n	801a186 <tcp_create_segment+0xee>
  seg->flags = optflags;
 801a0c6:	f880 a00a 	strb.w	sl, [r0, #10]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801a0ca:	fa1f fa85 	uxth.w	sl, r5
 801a0ce:	8933      	ldrh	r3, [r6, #8]
  seg->next = NULL;
 801a0d0:	2200      	movs	r2, #0
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801a0d2:	4553      	cmp	r3, sl
  seg->next = NULL;
 801a0d4:	e9c0 2600 	strd	r2, r6, [r0]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801a0d8:	d333      	bcc.n	801a142 <tcp_create_segment+0xaa>
  seg->len = p->tot_len - optlen;
 801a0da:	eba3 030a 	sub.w	r3, r3, sl
  if (pbuf_add_header(p, TCP_HLEN)) {
 801a0de:	4630      	mov	r0, r6
 801a0e0:	2114      	movs	r1, #20
  seg->len = p->tot_len - optlen;
 801a0e2:	8123      	strh	r3, [r4, #8]
  if (pbuf_add_header(p, TCP_HLEN)) {
 801a0e4:	f7fc fb60 	bl	80167a8 <pbuf_add_header>
 801a0e8:	4606      	mov	r6, r0
 801a0ea:	2800      	cmp	r0, #0
 801a0ec:	d140      	bne.n	801a170 <tcp_create_segment+0xd8>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801a0ee:	6863      	ldr	r3, [r4, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801a0f0:	08ad      	lsrs	r5, r5, #2
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801a0f2:	f8b8 0016 	ldrh.w	r0, [r8, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801a0f6:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801a0fa:	3505      	adds	r5, #5
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801a0fc:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801a100:	f7fa fd24 	bl	8014b4c <lwip_htons>
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801a104:	f8d4 b00c 	ldr.w	fp, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801a108:	f8aa 0000 	strh.w	r0, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801a10c:	f8b8 0018 	ldrh.w	r0, [r8, #24]
 801a110:	f7fa fd1c 	bl	8014b4c <lwip_htons>
 801a114:	f8ab 0002 	strh.w	r0, [fp, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801a118:	4648      	mov	r0, r9
 801a11a:	f8d4 900c 	ldr.w	r9, [r4, #12]
 801a11e:	f7fa fd19 	bl	8014b54 <lwip_htonl>
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801a122:	f8d4 800c 	ldr.w	r8, [r4, #12]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801a126:	f8c9 0004 	str.w	r0, [r9, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801a12a:	ea47 3005 	orr.w	r0, r7, r5, lsl #12
 801a12e:	f7fa fd0d 	bl	8014b4c <lwip_htons>
  seg->tcphdr->urgp = 0;
 801a132:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801a134:	f8a8 000c 	strh.w	r0, [r8, #12]
  seg->tcphdr->urgp = 0;
 801a138:	749e      	strb	r6, [r3, #18]
 801a13a:	74de      	strb	r6, [r3, #19]
}
 801a13c:	4620      	mov	r0, r4
 801a13e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801a142:	4b13      	ldr	r3, [pc, #76]	; (801a190 <tcp_create_segment+0xf8>)
 801a144:	22b0      	movs	r2, #176	; 0xb0
 801a146:	4913      	ldr	r1, [pc, #76]	; (801a194 <tcp_create_segment+0xfc>)
 801a148:	4813      	ldr	r0, [pc, #76]	; (801a198 <tcp_create_segment+0x100>)
 801a14a:	f006 fcc5 	bl	8020ad8 <iprintf>
 801a14e:	8933      	ldrh	r3, [r6, #8]
 801a150:	e7c3      	b.n	801a0da <tcp_create_segment+0x42>
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801a152:	4b0f      	ldr	r3, [pc, #60]	; (801a190 <tcp_create_segment+0xf8>)
 801a154:	22a3      	movs	r2, #163	; 0xa3
 801a156:	4911      	ldr	r1, [pc, #68]	; (801a19c <tcp_create_segment+0x104>)
 801a158:	480f      	ldr	r0, [pc, #60]	; (801a198 <tcp_create_segment+0x100>)
 801a15a:	f006 fcbd 	bl	8020ad8 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801a15e:	2e00      	cmp	r6, #0
 801a160:	d1a6      	bne.n	801a0b0 <tcp_create_segment+0x18>
 801a162:	4b0b      	ldr	r3, [pc, #44]	; (801a190 <tcp_create_segment+0xf8>)
 801a164:	22a4      	movs	r2, #164	; 0xa4
 801a166:	490e      	ldr	r1, [pc, #56]	; (801a1a0 <tcp_create_segment+0x108>)
 801a168:	480b      	ldr	r0, [pc, #44]	; (801a198 <tcp_create_segment+0x100>)
 801a16a:	f006 fcb5 	bl	8020ad8 <iprintf>
 801a16e:	e79f      	b.n	801a0b0 <tcp_create_segment+0x18>
    TCP_STATS_INC(tcp.err);
 801a170:	4a0c      	ldr	r2, [pc, #48]	; (801a1a4 <tcp_create_segment+0x10c>)
    tcp_seg_free(seg);
 801a172:	4620      	mov	r0, r4
    return NULL;
 801a174:	2400      	movs	r4, #0
    TCP_STATS_INC(tcp.err);
 801a176:	f8b2 30a4 	ldrh.w	r3, [r2, #164]	; 0xa4
 801a17a:	3301      	adds	r3, #1
 801a17c:	f8a2 30a4 	strh.w	r3, [r2, #164]	; 0xa4
    tcp_seg_free(seg);
 801a180:	f7fd f986 	bl	8017490 <tcp_seg_free>
    return NULL;
 801a184:	e7da      	b.n	801a13c <tcp_create_segment+0xa4>
    pbuf_free(p);
 801a186:	4630      	mov	r0, r6
 801a188:	f7fc fb4e 	bl	8016828 <pbuf_free>
    return NULL;
 801a18c:	e7d6      	b.n	801a13c <tcp_create_segment+0xa4>
 801a18e:	bf00      	nop
 801a190:	0803e888 	.word	0x0803e888
 801a194:	0803e61c 	.word	0x0803e61c
 801a198:	08026a84 	.word	0x08026a84
 801a19c:	0803e5d8 	.word	0x0803e5d8
 801a1a0:	0803e5f8 	.word	0x0803e5f8
 801a1a4:	2003e16c 	.word	0x2003e16c

0801a1a8 <tcp_output_alloc_header_common.constprop.4>:
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801a1a8:	3114      	adds	r1, #20
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801a1aa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801a1ae:	b289      	uxth	r1, r1
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801a1b0:	4680      	mov	r8, r0
 801a1b2:	4691      	mov	r9, r2
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801a1b4:	2022      	movs	r0, #34	; 0x22
 801a1b6:	f44f 7220 	mov.w	r2, #640	; 0x280
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801a1ba:	469b      	mov	fp, r3
 801a1bc:	f8bd a028 	ldrh.w	sl, [sp, #40]	; 0x28
 801a1c0:	f89d 702c 	ldrb.w	r7, [sp, #44]	; 0x2c
 801a1c4:	f8bd 6030 	ldrh.w	r6, [sp, #48]	; 0x30
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801a1c8:	f7fc fb9c 	bl	8016904 <pbuf_alloc>
  if (p != NULL) {
 801a1cc:	4605      	mov	r5, r0
 801a1ce:	b1f8      	cbz	r0, 801a210 <tcp_output_alloc_header_common.constprop.4+0x68>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801a1d0:	8943      	ldrh	r3, [r0, #10]
 801a1d2:	2b13      	cmp	r3, #19
 801a1d4:	d91f      	bls.n	801a216 <tcp_output_alloc_header_common.constprop.4+0x6e>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801a1d6:	686c      	ldr	r4, [r5, #4]
    tcphdr->src = lwip_htons(src_port);
 801a1d8:	4658      	mov	r0, fp
 801a1da:	f7fa fcb7 	bl	8014b4c <lwip_htons>
 801a1de:	8020      	strh	r0, [r4, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801a1e0:	4650      	mov	r0, sl
 801a1e2:	f7fa fcb3 	bl	8014b4c <lwip_htons>
    tcphdr->seqno = seqno_be;
 801a1e6:	f8c4 9004 	str.w	r9, [r4, #4]
    tcphdr->dest = lwip_htons(dst_port);
 801a1ea:	8060      	strh	r0, [r4, #2]
    tcphdr->ackno = lwip_htonl(ackno);
 801a1ec:	4640      	mov	r0, r8
 801a1ee:	f7fa fcb1 	bl	8014b54 <lwip_htonl>
 801a1f2:	60a0      	str	r0, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801a1f4:	f447 40a0 	orr.w	r0, r7, #20480	; 0x5000
 801a1f8:	f7fa fca8 	bl	8014b4c <lwip_htons>
 801a1fc:	81a0      	strh	r0, [r4, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801a1fe:	4630      	mov	r0, r6
 801a200:	f7fa fca4 	bl	8014b4c <lwip_htons>
    tcphdr->chksum = 0;
 801a204:	2300      	movs	r3, #0
    tcphdr->wnd = lwip_htons(wnd);
 801a206:	81e0      	strh	r0, [r4, #14]
    tcphdr->chksum = 0;
 801a208:	7423      	strb	r3, [r4, #16]
 801a20a:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 801a20c:	74a3      	strb	r3, [r4, #18]
 801a20e:	74e3      	strb	r3, [r4, #19]
  }
  return p;
}
 801a210:	4628      	mov	r0, r5
 801a212:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801a216:	4b04      	ldr	r3, [pc, #16]	; (801a228 <tcp_output_alloc_header_common.constprop.4+0x80>)
 801a218:	f240 7224 	movw	r2, #1828	; 0x724
 801a21c:	4903      	ldr	r1, [pc, #12]	; (801a22c <tcp_output_alloc_header_common.constprop.4+0x84>)
 801a21e:	4804      	ldr	r0, [pc, #16]	; (801a230 <tcp_output_alloc_header_common.constprop.4+0x88>)
 801a220:	f006 fc5a 	bl	8020ad8 <iprintf>
 801a224:	e7d7      	b.n	801a1d6 <tcp_output_alloc_header_common.constprop.4+0x2e>
 801a226:	bf00      	nop
 801a228:	0803e888 	.word	0x0803e888
 801a22c:	0803e804 	.word	0x0803e804
 801a230:	08026a84 	.word	0x08026a84

0801a234 <tcp_output_alloc_header.constprop.3>:
 * @param datalen length of tcp data to reserve in pbuf
 * @param seqno_be seqno in network byte order (big-endian)
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 801a234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a238:	460f      	mov	r7, r1
 801a23a:	b084      	sub	sp, #16
 801a23c:	4690      	mov	r8, r2
                        u32_t seqno_be /* already in network byte order */)
{
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801a23e:	4604      	mov	r4, r0
 801a240:	b198      	cbz	r0, 801a26a <tcp_output_alloc_header.constprop.3+0x36>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801a242:	8d66      	ldrh	r6, [r4, #42]	; 0x2a
 801a244:	2510      	movs	r5, #16
 801a246:	8ae3      	ldrh	r3, [r4, #22]
 801a248:	4642      	mov	r2, r8
 801a24a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801a24c:	4639      	mov	r1, r7
 801a24e:	e9cd 5601 	strd	r5, r6, [sp, #4]
 801a252:	8b25      	ldrh	r5, [r4, #24]
 801a254:	9500      	str	r5, [sp, #0]
 801a256:	f7ff ffa7 	bl	801a1a8 <tcp_output_alloc_header_common.constprop.4>
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801a25a:	b118      	cbz	r0, 801a264 <tcp_output_alloc_header.constprop.3+0x30>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801a25c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801a25e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a260:	4413      	add	r3, r2
 801a262:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  return p;
}
 801a264:	b004      	add	sp, #16
 801a266:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801a26a:	4b04      	ldr	r3, [pc, #16]	; (801a27c <tcp_output_alloc_header.constprop.3+0x48>)
 801a26c:	f240 7242 	movw	r2, #1858	; 0x742
 801a270:	4903      	ldr	r1, [pc, #12]	; (801a280 <tcp_output_alloc_header.constprop.3+0x4c>)
 801a272:	4804      	ldr	r0, [pc, #16]	; (801a284 <tcp_output_alloc_header.constprop.3+0x50>)
 801a274:	f006 fc30 	bl	8020ad8 <iprintf>
 801a278:	e7e3      	b.n	801a242 <tcp_output_alloc_header.constprop.3+0xe>
 801a27a:	bf00      	nop
 801a27c:	0803e888 	.word	0x0803e888
 801a280:	0803e7dc 	.word	0x0803e7dc
 801a284:	08026a84 	.word	0x08026a84

0801a288 <tcp_output_fill_options.isra.0.constprop.5>:
{
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801a288:	b100      	cbz	r0, 801a28c <tcp_output_fill_options.isra.0.constprop.5+0x4>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801a28a:	4770      	bx	lr
  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801a28c:	4b03      	ldr	r3, [pc, #12]	; (801a29c <tcp_output_fill_options.isra.0.constprop.5+0x14>)
 801a28e:	f240 7256 	movw	r2, #1878	; 0x756
 801a292:	4903      	ldr	r1, [pc, #12]	; (801a2a0 <tcp_output_fill_options.isra.0.constprop.5+0x18>)
 801a294:	4803      	ldr	r0, [pc, #12]	; (801a2a4 <tcp_output_fill_options.isra.0.constprop.5+0x1c>)
 801a296:	f006 bc1f 	b.w	8020ad8 <iprintf>
 801a29a:	bf00      	nop
 801a29c:	0803e888 	.word	0x0803e888
 801a2a0:	0803e860 	.word	0x0803e860
 801a2a4:	08026a84 	.word	0x08026a84

0801a2a8 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801a2a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a2ac:	4605      	mov	r5, r0
 801a2ae:	b085      	sub	sp, #20
 801a2b0:	4690      	mov	r8, r2
 801a2b2:	461e      	mov	r6, r3
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801a2b4:	460c      	mov	r4, r1
 801a2b6:	2900      	cmp	r1, #0
 801a2b8:	d03d      	beq.n	801a336 <tcp_output_control_segment+0x8e>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801a2ba:	2d00      	cmp	r5, #0
 801a2bc:	d044      	beq.n	801a348 <tcp_output_control_segment+0xa0>
 801a2be:	7a28      	ldrb	r0, [r5, #8]
 801a2c0:	bb58      	cbnz	r0, 801a31a <tcp_output_control_segment+0x72>
    return ip_route(src, dst);
 801a2c2:	4630      	mov	r0, r6
 801a2c4:	f003 ff82 	bl	801e1cc <ip4_route>

  netif = tcp_route(pcb, src, dst);
  if (netif == NULL) {
 801a2c8:	4607      	mov	r7, r0
 801a2ca:	b358      	cbz	r0, 801a324 <tcp_output_control_segment+0x7c>
    err = ERR_RTE;
  } else {
    u8_t ttl, tos;
#if CHECKSUM_GEN_TCP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_TCP) {
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 801a2cc:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801a2d0:	4643      	mov	r3, r8
 801a2d2:	8922      	ldrh	r2, [r4, #8]
 801a2d4:	2106      	movs	r1, #6
 801a2d6:	9600      	str	r6, [sp, #0]
 801a2d8:	4620      	mov	r0, r4
 801a2da:	f7fb f9f3 	bl	80156c4 <ip_chksum_pseudo>
 801a2de:	f8a9 0010 	strh.w	r0, [r9, #16]
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801a2e2:	7aeb      	ldrb	r3, [r5, #11]
      tos = pcb->tos;
 801a2e4:	7aad      	ldrb	r5, [r5, #10]
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
      tos = 0;
    }
    TCP_STATS_INC(tcp.xmit);
 801a2e6:	f8df c094 	ldr.w	ip, [pc, #148]	; 801a37c <tcp_output_control_segment+0xd4>
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801a2ea:	f04f 0e06 	mov.w	lr, #6
 801a2ee:	9500      	str	r5, [sp, #0]
 801a2f0:	4632      	mov	r2, r6
    TCP_STATS_INC(tcp.xmit);
 801a2f2:	f8bc 0090 	ldrh.w	r0, [ip, #144]	; 0x90
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801a2f6:	4641      	mov	r1, r8
 801a2f8:	f8cd e004 	str.w	lr, [sp, #4]
    TCP_STATS_INC(tcp.xmit);
 801a2fc:	1c45      	adds	r5, r0, #1
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801a2fe:	9702      	str	r7, [sp, #8]
 801a300:	4620      	mov	r0, r4
    TCP_STATS_INC(tcp.xmit);
 801a302:	f8ac 5090 	strh.w	r5, [ip, #144]	; 0x90
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801a306:	f004 f979 	bl	801e5fc <ip4_output_if>
 801a30a:	4605      	mov	r5, r0
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801a30c:	4620      	mov	r0, r4
 801a30e:	f7fc fa8b 	bl	8016828 <pbuf_free>
  return err;
}
 801a312:	4628      	mov	r0, r5
 801a314:	b005      	add	sp, #20
 801a316:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return netif_get_by_index(pcb->netif_idx);
 801a31a:	f7fc f99f 	bl	801665c <netif_get_by_index>
  if (netif == NULL) {
 801a31e:	4607      	mov	r7, r0
 801a320:	2800      	cmp	r0, #0
 801a322:	d1d3      	bne.n	801a2cc <tcp_output_control_segment+0x24>
    err = ERR_RTE;
 801a324:	f06f 0503 	mvn.w	r5, #3
  pbuf_free(p);
 801a328:	4620      	mov	r0, r4
 801a32a:	f7fc fa7d 	bl	8016828 <pbuf_free>
}
 801a32e:	4628      	mov	r0, r5
 801a330:	b005      	add	sp, #20
 801a332:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801a336:	4b0e      	ldr	r3, [pc, #56]	; (801a370 <tcp_output_control_segment+0xc8>)
 801a338:	f240 7287 	movw	r2, #1927	; 0x787
 801a33c:	490d      	ldr	r1, [pc, #52]	; (801a374 <tcp_output_control_segment+0xcc>)
 801a33e:	480e      	ldr	r0, [pc, #56]	; (801a378 <tcp_output_control_segment+0xd0>)
 801a340:	f006 fbca 	bl	8020ad8 <iprintf>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801a344:	2d00      	cmp	r5, #0
 801a346:	d1ba      	bne.n	801a2be <tcp_output_control_segment+0x16>
    return ip_route(src, dst);
 801a348:	4630      	mov	r0, r6
 801a34a:	f003 ff3f 	bl	801e1cc <ip4_route>
  if (netif == NULL) {
 801a34e:	4607      	mov	r7, r0
 801a350:	2800      	cmp	r0, #0
 801a352:	d0e7      	beq.n	801a324 <tcp_output_control_segment+0x7c>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 801a354:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801a358:	4643      	mov	r3, r8
 801a35a:	8922      	ldrh	r2, [r4, #8]
 801a35c:	2106      	movs	r1, #6
 801a35e:	9600      	str	r6, [sp, #0]
 801a360:	4620      	mov	r0, r4
 801a362:	f7fb f9af 	bl	80156c4 <ip_chksum_pseudo>
      ttl = TCP_TTL;
 801a366:	23ff      	movs	r3, #255	; 0xff
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801a368:	f8a9 0010 	strh.w	r0, [r9, #16]
 801a36c:	e7bb      	b.n	801a2e6 <tcp_output_control_segment+0x3e>
 801a36e:	bf00      	nop
 801a370:	0803e888 	.word	0x0803e888
 801a374:	0803e834 	.word	0x0803e834
 801a378:	08026a84 	.word	0x08026a84
 801a37c:	2003e16c 	.word	0x2003e16c

0801a380 <tcp_write>:
{
 801a380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t oversize = 0;
 801a384:	2400      	movs	r4, #0
{
 801a386:	b091      	sub	sp, #68	; 0x44
 801a388:	9105      	str	r1, [sp, #20]
 801a38a:	930a      	str	r3, [sp, #40]	; 0x28
  u16_t oversize = 0;
 801a38c:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801a390:	2800      	cmp	r0, #0
 801a392:	f000 82f2 	beq.w	801a97a <tcp_write+0x5fa>
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801a396:	f8b0 3062 	ldrh.w	r3, [r0, #98]	; 0x62
 801a39a:	4607      	mov	r7, r0
 801a39c:	f8b0 b032 	ldrh.w	fp, [r0, #50]	; 0x32
 801a3a0:	085b      	lsrs	r3, r3, #1
 801a3a2:	455b      	cmp	r3, fp
 801a3a4:	bf28      	it	cs
 801a3a6:	465b      	movcs	r3, fp
  mss_local = mss_local ? mss_local : pcb->mss;
 801a3a8:	2b00      	cmp	r3, #0
 801a3aa:	bf18      	it	ne
 801a3ac:	469b      	movne	fp, r3
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801a3ae:	9b05      	ldr	r3, [sp, #20]
 801a3b0:	2b00      	cmp	r3, #0
 801a3b2:	f000 82ce 	beq.w	801a952 <tcp_write+0x5d2>
  if ((pcb->state != ESTABLISHED) &&
 801a3b6:	7d03      	ldrb	r3, [r0, #20]
 801a3b8:	4692      	mov	sl, r2
      (pcb->state != CLOSE_WAIT) &&
 801a3ba:	1e9a      	subs	r2, r3, #2
      (pcb->state != SYN_SENT) &&
 801a3bc:	2a02      	cmp	r2, #2
 801a3be:	d902      	bls.n	801a3c6 <tcp_write+0x46>
 801a3c0:	2b07      	cmp	r3, #7
 801a3c2:	f040 8289 	bne.w	801a8d8 <tcp_write+0x558>
  } else if (len == 0) {
 801a3c6:	f1ba 0f00 	cmp.w	sl, #0
 801a3ca:	d078      	beq.n	801a4be <tcp_write+0x13e>
  if (len > pcb->snd_buf) {
 801a3cc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 801a3d0:	4553      	cmp	r3, sl
 801a3d2:	f0c0 82aa 	bcc.w	801a92a <tcp_write+0x5aa>
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 801a3d6:	f8b7 6066 	ldrh.w	r6, [r7, #102]	; 0x66
 801a3da:	2e08      	cmp	r6, #8
 801a3dc:	f200 82ac 	bhi.w	801a938 <tcp_write+0x5b8>
 801a3e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  if (pcb->snd_queuelen != 0) {
 801a3e2:	2e00      	cmp	r6, #0
 801a3e4:	d05e      	beq.n	801a4a4 <tcp_write+0x124>
 801a3e6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 801a3e8:	9209      	str	r2, [sp, #36]	; 0x24
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801a3ea:	2b00      	cmp	r3, #0
 801a3ec:	d16b      	bne.n	801a4c6 <tcp_write+0x146>
 801a3ee:	2a00      	cmp	r2, #0
 801a3f0:	f000 826d 	beq.w	801a8ce <tcp_write+0x54e>
 801a3f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a3f6:	e000      	b.n	801a3fa <tcp_write+0x7a>
 801a3f8:	461a      	mov	r2, r3
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801a3fa:	6813      	ldr	r3, [r2, #0]
 801a3fc:	2b00      	cmp	r3, #0
 801a3fe:	d1fb      	bne.n	801a3f8 <tcp_write+0x78>
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801a400:	7a95      	ldrb	r5, [r2, #10]
 801a402:	4699      	mov	r9, r3
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801a404:	8913      	ldrh	r3, [r2, #8]
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801a406:	00ad      	lsls	r5, r5, #2
 801a408:	9209      	str	r2, [sp, #36]	; 0x24
 801a40a:	f005 0504 	and.w	r5, r5, #4
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801a40e:	195a      	adds	r2, r3, r5
 801a410:	4593      	cmp	fp, r2
 801a412:	f2c0 81d3 	blt.w	801a7bc <tcp_write+0x43c>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801a416:	ebab 0403 	sub.w	r4, fp, r3
    oversize = pcb->unsent_oversize;
 801a41a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
    space = mss_local - (last_unsent->len + unsent_optlen);
 801a41e:	1b64      	subs	r4, r4, r5
    oversize = pcb->unsent_oversize;
 801a420:	930b      	str	r3, [sp, #44]	; 0x2c
 801a422:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    space = mss_local - (last_unsent->len + unsent_optlen);
 801a426:	b2a4      	uxth	r4, r4
    if (oversize > 0) {
 801a428:	2b00      	cmp	r3, #0
 801a42a:	f040 8100 	bne.w	801a62e <tcp_write+0x2ae>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801a42e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801a432:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a434:	459a      	cmp	sl, r3
 801a436:	f240 8153 	bls.w	801a6e0 <tcp_write+0x360>
 801a43a:	2c00      	cmp	r4, #0
 801a43c:	f000 8150 	beq.w	801a6e0 <tcp_write+0x360>
 801a440:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a442:	8912      	ldrh	r2, [r2, #8]
 801a444:	920d      	str	r2, [sp, #52]	; 0x34
 801a446:	2a00      	cmp	r2, #0
 801a448:	f000 81c2 	beq.w	801a7d0 <tcp_write+0x450>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801a44c:	ebaa 0503 	sub.w	r5, sl, r3
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801a450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
      u16_t seglen = LWIP_MIN(space, len - pos);
 801a452:	42a5      	cmp	r5, r4
 801a454:	bfa8      	it	ge
 801a456:	4625      	movge	r5, r4
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801a458:	07db      	lsls	r3, r3, #31
      u16_t seglen = LWIP_MIN(space, len - pos);
 801a45a:	fa1f f885 	uxth.w	r8, r5
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801a45e:	f100 823e 	bmi.w	801a8de <tcp_write+0x55e>
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801a462:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a464:	685b      	ldr	r3, [r3, #4]
 801a466:	e000      	b.n	801a46a <tcp_write+0xea>
 801a468:	4613      	mov	r3, r2
 801a46a:	681a      	ldr	r2, [r3, #0]
 801a46c:	2a00      	cmp	r2, #0
 801a46e:	d1fb      	bne.n	801a468 <tcp_write+0xe8>
 801a470:	920c      	str	r2, [sp, #48]	; 0x30
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801a472:	7b1a      	ldrb	r2, [r3, #12]
 801a474:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 801a478:	f040 8104 	bne.w	801a684 <tcp_write+0x304>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 801a47c:	895a      	ldrh	r2, [r3, #10]
 801a47e:	685b      	ldr	r3, [r3, #4]
 801a480:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801a482:	9a05      	ldr	r2, [sp, #20]
 801a484:	429a      	cmp	r2, r3
 801a486:	f040 80fd 	bne.w	801a684 <tcp_write+0x304>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801a48a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a48c:	2b00      	cmp	r3, #0
 801a48e:	f040 827e 	bne.w	801a98e <tcp_write+0x60e>
          extendlen = seglen;
 801a492:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
      pos += seglen;
 801a496:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a498:	eb08 0403 	add.w	r4, r8, r3
 801a49c:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 801a4a0:	b2a4      	uxth	r4, r4
 801a4a2:	e121      	b.n	801a6e8 <tcp_write+0x368>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801a4a4:	b923      	cbnz	r3, 801a4b0 <tcp_write+0x130>
 801a4a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a4a8:	9309      	str	r3, [sp, #36]	; 0x24
 801a4aa:	2b00      	cmp	r3, #0
 801a4ac:	f000 81c1 	beq.w	801a832 <tcp_write+0x4b2>
 801a4b0:	4b97      	ldr	r3, [pc, #604]	; (801a710 <tcp_write+0x390>)
 801a4b2:	f240 1259 	movw	r2, #345	; 0x159
 801a4b6:	4997      	ldr	r1, [pc, #604]	; (801a714 <tcp_write+0x394>)
 801a4b8:	4897      	ldr	r0, [pc, #604]	; (801a718 <tcp_write+0x398>)
 801a4ba:	f006 fb0d 	bl	8020ad8 <iprintf>
 801a4be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a4c0:	f8b7 6066 	ldrh.w	r6, [r7, #102]	; 0x66
 801a4c4:	9309      	str	r3, [sp, #36]	; 0x24
  if (pcb->unsent != NULL) {
 801a4c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a4c8:	2b00      	cmp	r3, #0
 801a4ca:	d193      	bne.n	801a3f4 <tcp_write+0x74>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801a4cc:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 801a4d0:	2b00      	cmp	r3, #0
 801a4d2:	f040 80cf 	bne.w	801a674 <tcp_write+0x2f4>
  while (pos < len) {
 801a4d6:	f1ba 0f00 	cmp.w	sl, #0
 801a4da:	f000 8262 	beq.w	801a9a2 <tcp_write+0x622>
 801a4de:	2300      	movs	r3, #0
 801a4e0:	461c      	mov	r4, r3
 801a4e2:	930d      	str	r3, [sp, #52]	; 0x34
 801a4e4:	930b      	str	r3, [sp, #44]	; 0x2c
 801a4e6:	9309      	str	r3, [sp, #36]	; 0x24
 801a4e8:	930c      	str	r3, [sp, #48]	; 0x30
 801a4ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a4ec:	f04f 0900 	mov.w	r9, #0
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801a4f0:	f8cd b018 	str.w	fp, [sp, #24]
 801a4f4:	f003 0301 	and.w	r3, r3, #1
 801a4f8:	46cb      	mov	fp, r9
 801a4fa:	9308      	str	r3, [sp, #32]
 801a4fc:	e042      	b.n	801a584 <tcp_write+0x204>
 801a4fe:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801a502:	2b00      	cmp	r3, #0
 801a504:	f040 80d4 	bne.w	801a6b0 <tcp_write+0x330>
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801a508:	2201      	movs	r2, #1
 801a50a:	4629      	mov	r1, r5
 801a50c:	2036      	movs	r0, #54	; 0x36
 801a50e:	f7fc f9f9 	bl	8016904 <pbuf_alloc>
 801a512:	4603      	mov	r3, r0
 801a514:	2800      	cmp	r0, #0
 801a516:	d067      	beq.n	801a5e8 <tcp_write+0x268>
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801a518:	9a05      	ldr	r2, [sp, #20]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801a51a:	2100      	movs	r1, #0
 801a51c:	2036      	movs	r0, #54	; 0x36
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801a51e:	9307      	str	r3, [sp, #28]
 801a520:	eb02 0c04 	add.w	ip, r2, r4
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801a524:	f44f 7220 	mov.w	r2, #640	; 0x280
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801a528:	f8c3 c004 	str.w	ip, [r3, #4]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801a52c:	f7fc f9ea 	bl	8016904 <pbuf_alloc>
 801a530:	9b07      	ldr	r3, [sp, #28]
 801a532:	4680      	mov	r8, r0
 801a534:	2800      	cmp	r0, #0
 801a536:	f000 814f 	beq.w	801a7d8 <tcp_write+0x458>
      pbuf_cat(p/*header*/, p2/*data*/);
 801a53a:	4619      	mov	r1, r3
 801a53c:	f7fc fafc 	bl	8016b38 <pbuf_cat>
    queuelen += pbuf_clen(p);
 801a540:	4640      	mov	r0, r8
 801a542:	f7fc fad9 	bl	8016af8 <pbuf_clen>
 801a546:	4406      	add	r6, r0
 801a548:	b2b6      	uxth	r6, r6
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801a54a:	2e09      	cmp	r6, #9
 801a54c:	d849      	bhi.n	801a5e2 <tcp_write+0x262>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801a54e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801a550:	2200      	movs	r2, #0
 801a552:	4641      	mov	r1, r8
 801a554:	4638      	mov	r0, r7
 801a556:	4423      	add	r3, r4
 801a558:	9200      	str	r2, [sp, #0]
 801a55a:	f7ff fd9d 	bl	801a098 <tcp_create_segment>
 801a55e:	4680      	mov	r8, r0
 801a560:	2800      	cmp	r0, #0
 801a562:	d041      	beq.n	801a5e8 <tcp_write+0x268>
    if (queue == NULL) {
 801a564:	f1b9 0f00 	cmp.w	r9, #0
 801a568:	f000 80a0 	beq.w	801a6ac <tcp_write+0x32c>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801a56c:	f1bb 0f00 	cmp.w	fp, #0
 801a570:	f000 80a6 	beq.w	801a6c0 <tcp_write+0x340>
      prev_seg->next = seg;
 801a574:	f8cb 8000 	str.w	r8, [fp]
    pos += seglen;
 801a578:	442c      	add	r4, r5
 801a57a:	46c3      	mov	fp, r8
 801a57c:	b2a4      	uxth	r4, r4
  while (pos < len) {
 801a57e:	45a2      	cmp	sl, r4
 801a580:	f240 80b5 	bls.w	801a6ee <tcp_write+0x36e>
    u16_t left = len - pos;
 801a584:	ebaa 0504 	sub.w	r5, sl, r4
    u16_t seglen = LWIP_MIN(left, max_len);
 801a588:	9b06      	ldr	r3, [sp, #24]
 801a58a:	b2ad      	uxth	r5, r5
 801a58c:	429d      	cmp	r5, r3
 801a58e:	bf28      	it	cs
 801a590:	461d      	movcs	r5, r3
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801a592:	9b08      	ldr	r3, [sp, #32]
    u16_t seglen = LWIP_MIN(left, max_len);
 801a594:	b2ad      	uxth	r5, r5
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801a596:	2b00      	cmp	r3, #0
 801a598:	d0b1      	beq.n	801a4fe <tcp_write+0x17e>
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801a59a:	fab9 fc89 	clz	ip, r9
 801a59e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a5a0:	9a06      	ldr	r2, [sp, #24]
 801a5a2:	4629      	mov	r1, r5
 801a5a4:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 801a5a8:	2036      	movs	r0, #54	; 0x36
 801a5aa:	e9cd 7300 	strd	r7, r3, [sp]
 801a5ae:	f8cd c008 	str.w	ip, [sp, #8]
 801a5b2:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 801a5b6:	f7ff fd1d 	bl	8019ff4 <tcp_pbuf_prealloc>
 801a5ba:	4680      	mov	r8, r0
 801a5bc:	b1a0      	cbz	r0, 801a5e8 <tcp_write+0x268>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801a5be:	8943      	ldrh	r3, [r0, #10]
 801a5c0:	42ab      	cmp	r3, r5
 801a5c2:	f0c0 8085 	bcc.w	801a6d0 <tcp_write+0x350>
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801a5c6:	9b05      	ldr	r3, [sp, #20]
 801a5c8:	462a      	mov	r2, r5
 801a5ca:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801a5ce:	1919      	adds	r1, r3, r4
 801a5d0:	f005 fadd 	bl	801fb8e <memcpy>
    queuelen += pbuf_clen(p);
 801a5d4:	4640      	mov	r0, r8
 801a5d6:	f7fc fa8f 	bl	8016af8 <pbuf_clen>
 801a5da:	4406      	add	r6, r0
 801a5dc:	b2b6      	uxth	r6, r6
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801a5de:	2e09      	cmp	r6, #9
 801a5e0:	d9b5      	bls.n	801a54e <tcp_write+0x1ce>
      pbuf_free(p);
 801a5e2:	4640      	mov	r0, r8
 801a5e4:	f7fc f920 	bl	8016828 <pbuf_free>
  TCP_STATS_INC(tcp.memerr);
 801a5e8:	494c      	ldr	r1, [pc, #304]	; (801a71c <tcp_write+0x39c>)
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a5ea:	8b7a      	ldrh	r2, [r7, #26]
  TCP_STATS_INC(tcp.memerr);
 801a5ec:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a5f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  TCP_STATS_INC(tcp.memerr);
 801a5f4:	3301      	adds	r3, #1
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a5f6:	837a      	strh	r2, [r7, #26]
  TCP_STATS_INC(tcp.memerr);
 801a5f8:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
  if (concat_p != NULL) {
 801a5fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a5fe:	b113      	cbz	r3, 801a606 <tcp_write+0x286>
    pbuf_free(concat_p);
 801a600:	4618      	mov	r0, r3
 801a602:	f7fc f911 	bl	8016828 <pbuf_free>
  if (queue != NULL) {
 801a606:	f1b9 0f00 	cmp.w	r9, #0
 801a60a:	d002      	beq.n	801a612 <tcp_write+0x292>
    tcp_segs_free(queue);
 801a60c:	4648      	mov	r0, r9
 801a60e:	f7fc ff4d 	bl	80174ac <tcp_segs_free>
  if (pcb->snd_queuelen != 0) {
 801a612:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 801a616:	b12b      	cbz	r3, 801a624 <tcp_write+0x2a4>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801a618:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801a61a:	b91b      	cbnz	r3, 801a624 <tcp_write+0x2a4>
 801a61c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a61e:	2b00      	cmp	r3, #0
 801a620:	f000 80de 	beq.w	801a7e0 <tcp_write+0x460>
  return ERR_MEM;
 801a624:	f04f 30ff 	mov.w	r0, #4294967295
}
 801a628:	b011      	add	sp, #68	; 0x44
 801a62a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801a62e:	42a3      	cmp	r3, r4
 801a630:	f200 80e3 	bhi.w	801a7fa <tcp_write+0x47a>
 801a634:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801a636:	4553      	cmp	r3, sl
 801a638:	461a      	mov	r2, r3
 801a63a:	bf28      	it	cs
 801a63c:	4652      	movcs	r2, sl
 801a63e:	42a2      	cmp	r2, r4
 801a640:	bfa8      	it	ge
 801a642:	4622      	movge	r2, r4
 801a644:	b292      	uxth	r2, r2
      oversize -= oversize_used;
 801a646:	1a9b      	subs	r3, r3, r2
      space -= oversize_used;
 801a648:	1aa4      	subs	r4, r4, r2
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801a64a:	920b      	str	r2, [sp, #44]	; 0x2c
      oversize -= oversize_used;
 801a64c:	b29b      	uxth	r3, r3
      space -= oversize_used;
 801a64e:	b2a4      	uxth	r4, r4
      oversize -= oversize_used;
 801a650:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801a654:	2b00      	cmp	r3, #0
 801a656:	f000 80cd 	beq.w	801a7f4 <tcp_write+0x474>
 801a65a:	4592      	cmp	sl, r2
 801a65c:	f000 80ca 	beq.w	801a7f4 <tcp_write+0x474>
 801a660:	4b2b      	ldr	r3, [pc, #172]	; (801a710 <tcp_write+0x390>)
 801a662:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a666:	492e      	ldr	r1, [pc, #184]	; (801a720 <tcp_write+0x3a0>)
 801a668:	482b      	ldr	r0, [pc, #172]	; (801a718 <tcp_write+0x398>)
 801a66a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 801a66e:	f006 fa33 	bl	8020ad8 <iprintf>
 801a672:	e6de      	b.n	801a432 <tcp_write+0xb2>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801a674:	4b26      	ldr	r3, [pc, #152]	; (801a710 <tcp_write+0x390>)
 801a676:	f240 224b 	movw	r2, #587	; 0x24b
 801a67a:	492a      	ldr	r1, [pc, #168]	; (801a724 <tcp_write+0x3a4>)
 801a67c:	4826      	ldr	r0, [pc, #152]	; (801a718 <tcp_write+0x398>)
 801a67e:	f006 fa2b 	bl	8020ad8 <iprintf>
 801a682:	e728      	b.n	801a4d6 <tcp_write+0x156>
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801a684:	2201      	movs	r2, #1
 801a686:	4641      	mov	r1, r8
 801a688:	2000      	movs	r0, #0
 801a68a:	f7fc f93b 	bl	8016904 <pbuf_alloc>
 801a68e:	900c      	str	r0, [sp, #48]	; 0x30
 801a690:	2800      	cmp	r0, #0
 801a692:	f000 80d8 	beq.w	801a846 <tcp_write+0x4c6>
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801a696:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a698:	9b05      	ldr	r3, [sp, #20]
 801a69a:	4413      	add	r3, r2
  u16_t extendlen = 0;
 801a69c:	2200      	movs	r2, #0
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801a69e:	6043      	str	r3, [r0, #4]
  u16_t extendlen = 0;
 801a6a0:	920d      	str	r2, [sp, #52]	; 0x34
          queuelen += pbuf_clen(concat_p);
 801a6a2:	f7fc fa29 	bl	8016af8 <pbuf_clen>
 801a6a6:	4406      	add	r6, r0
 801a6a8:	b2b6      	uxth	r6, r6
 801a6aa:	e6f4      	b.n	801a496 <tcp_write+0x116>
 801a6ac:	4681      	mov	r9, r0
 801a6ae:	e763      	b.n	801a578 <tcp_write+0x1f8>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801a6b0:	4b17      	ldr	r3, [pc, #92]	; (801a710 <tcp_write+0x390>)
 801a6b2:	f240 2271 	movw	r2, #625	; 0x271
 801a6b6:	491c      	ldr	r1, [pc, #112]	; (801a728 <tcp_write+0x3a8>)
 801a6b8:	4817      	ldr	r0, [pc, #92]	; (801a718 <tcp_write+0x398>)
 801a6ba:	f006 fa0d 	bl	8020ad8 <iprintf>
 801a6be:	e723      	b.n	801a508 <tcp_write+0x188>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801a6c0:	4b13      	ldr	r3, [pc, #76]	; (801a710 <tcp_write+0x390>)
 801a6c2:	f240 22ab 	movw	r2, #683	; 0x2ab
 801a6c6:	4919      	ldr	r1, [pc, #100]	; (801a72c <tcp_write+0x3ac>)
 801a6c8:	4813      	ldr	r0, [pc, #76]	; (801a718 <tcp_write+0x398>)
 801a6ca:	f006 fa05 	bl	8020ad8 <iprintf>
 801a6ce:	e751      	b.n	801a574 <tcp_write+0x1f4>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801a6d0:	4b0f      	ldr	r3, [pc, #60]	; (801a710 <tcp_write+0x390>)
 801a6d2:	f240 2267 	movw	r2, #615	; 0x267
 801a6d6:	4916      	ldr	r1, [pc, #88]	; (801a730 <tcp_write+0x3b0>)
 801a6d8:	480f      	ldr	r0, [pc, #60]	; (801a718 <tcp_write+0x398>)
 801a6da:	f006 f9fd 	bl	8020ad8 <iprintf>
 801a6de:	e772      	b.n	801a5c6 <tcp_write+0x246>
  u16_t extendlen = 0;
 801a6e0:	2300      	movs	r3, #0
 801a6e2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801a6e4:	930d      	str	r3, [sp, #52]	; 0x34
  struct pbuf *concat_p = NULL;
 801a6e6:	930c      	str	r3, [sp, #48]	; 0x30
  while (pos < len) {
 801a6e8:	45a2      	cmp	sl, r4
 801a6ea:	f63f aefe 	bhi.w	801a4ea <tcp_write+0x16a>
  if (oversize_used > 0) {
 801a6ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a6f0:	2b00      	cmp	r3, #0
 801a6f2:	f000 808c 	beq.w	801a80e <tcp_write+0x48e>
    for (p = last_unsent->p; p; p = p->next) {
 801a6f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a6f8:	685c      	ldr	r4, [r3, #4]
 801a6fa:	b344      	cbz	r4, 801a74e <tcp_write+0x3ce>
 801a6fc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 801a700:	9d05      	ldr	r5, [sp, #20]
      p->tot_len += oversize_used;
 801a702:	8923      	ldrh	r3, [r4, #8]
      if (p->next == NULL) {
 801a704:	6822      	ldr	r2, [r4, #0]
      p->tot_len += oversize_used;
 801a706:	445b      	add	r3, fp
 801a708:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 801a70a:	b19a      	cbz	r2, 801a734 <tcp_write+0x3b4>
  struct pbuf *concat_p = NULL;
 801a70c:	4614      	mov	r4, r2
 801a70e:	e7f8      	b.n	801a702 <tcp_write+0x382>
 801a710:	0803e888 	.word	0x0803e888
 801a714:	0803eb18 	.word	0x0803eb18
 801a718:	08026a84 	.word	0x08026a84
 801a71c:	2003e16c 	.word	0x2003e16c
 801a720:	0803eb84 	.word	0x0803eb84
 801a724:	0803ebd0 	.word	0x0803ebd0
 801a728:	0803ec40 	.word	0x0803ec40
 801a72c:	0803ec50 	.word	0x0803ec50
 801a730:	0803ec00 	.word	0x0803ec00
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801a734:	6863      	ldr	r3, [r4, #4]
 801a736:	465a      	mov	r2, fp
 801a738:	8960      	ldrh	r0, [r4, #10]
 801a73a:	4629      	mov	r1, r5
 801a73c:	4418      	add	r0, r3
 801a73e:	f005 fa26 	bl	801fb8e <memcpy>
        p->len += oversize_used;
 801a742:	8963      	ldrh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801a744:	6822      	ldr	r2, [r4, #0]
        p->len += oversize_used;
 801a746:	445b      	add	r3, fp
 801a748:	8163      	strh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801a74a:	2a00      	cmp	r2, #0
 801a74c:	d1de      	bne.n	801a70c <tcp_write+0x38c>
    last_unsent->len += oversize_used;
 801a74e:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a750:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801a752:	890b      	ldrh	r3, [r1, #8]
  pcb->unsent_oversize = oversize;
 801a754:	f8bd 203e 	ldrh.w	r2, [sp, #62]	; 0x3e
    last_unsent->len += oversize_used;
 801a758:	4418      	add	r0, r3
  if (concat_p != NULL) {
 801a75a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    last_unsent->len += oversize_used;
 801a75c:	8108      	strh	r0, [r1, #8]
  pcb->unsent_oversize = oversize;
 801a75e:	f8a7 2068 	strh.w	r2, [r7, #104]	; 0x68
  if (concat_p != NULL) {
 801a762:	2b00      	cmp	r3, #0
 801a764:	f000 808f 	beq.w	801a886 <tcp_write+0x506>
    pbuf_cat(last_unsent->p, concat_p);
 801a768:	9c09      	ldr	r4, [sp, #36]	; 0x24
 801a76a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801a76c:	6860      	ldr	r0, [r4, #4]
 801a76e:	4629      	mov	r1, r5
 801a770:	f7fc f9e2 	bl	8016b38 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 801a774:	892a      	ldrh	r2, [r5, #8]
 801a776:	8923      	ldrh	r3, [r4, #8]
 801a778:	4413      	add	r3, r2
 801a77a:	8123      	strh	r3, [r4, #8]
    last_unsent->next = queue;
 801a77c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a77e:	f8c3 9000 	str.w	r9, [r3]
  pcb->snd_lbb += len;
 801a782:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
  pcb->snd_buf -= len;
 801a784:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
  pcb->snd_lbb += len;
 801a788:	4452      	add	r2, sl
  pcb->snd_queuelen = queuelen;
 801a78a:	f8a7 6066 	strh.w	r6, [r7, #102]	; 0x66
  pcb->snd_buf -= len;
 801a78e:	eba3 0a0a 	sub.w	sl, r3, sl
  pcb->snd_lbb += len;
 801a792:	65fa      	str	r2, [r7, #92]	; 0x5c
  pcb->snd_buf -= len;
 801a794:	f8a7 a064 	strh.w	sl, [r7, #100]	; 0x64
  if (pcb->snd_queuelen != 0) {
 801a798:	b116      	cbz	r6, 801a7a0 <tcp_write+0x420>
    LWIP_ASSERT("tcp_write: valid queue length",
 801a79a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801a79c:	2b00      	cmp	r3, #0
 801a79e:	d067      	beq.n	801a870 <tcp_write+0x4f0>
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801a7a0:	f1b8 0f00 	cmp.w	r8, #0
 801a7a4:	d008      	beq.n	801a7b8 <tcp_write+0x438>
 801a7a6:	f8d8 000c 	ldr.w	r0, [r8, #12]
 801a7aa:	2800      	cmp	r0, #0
 801a7ac:	f43f af3c 	beq.w	801a628 <tcp_write+0x2a8>
 801a7b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a7b2:	f013 0402 	ands.w	r4, r3, #2
 801a7b6:	d051      	beq.n	801a85c <tcp_write+0x4dc>
  return ERR_OK;
 801a7b8:	2000      	movs	r0, #0
 801a7ba:	e735      	b.n	801a628 <tcp_write+0x2a8>
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801a7bc:	4b7d      	ldr	r3, [pc, #500]	; (801a9b4 <tcp_write+0x634>)
 801a7be:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801a7c2:	497d      	ldr	r1, [pc, #500]	; (801a9b8 <tcp_write+0x638>)
 801a7c4:	487d      	ldr	r0, [pc, #500]	; (801a9bc <tcp_write+0x63c>)
 801a7c6:	f006 f987 	bl	8020ad8 <iprintf>
 801a7ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a7cc:	891b      	ldrh	r3, [r3, #8]
 801a7ce:	e622      	b.n	801a416 <tcp_write+0x96>
  struct pbuf *concat_p = NULL;
 801a7d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a7d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801a7d4:	930c      	str	r3, [sp, #48]	; 0x30
 801a7d6:	e787      	b.n	801a6e8 <tcp_write+0x368>
        pbuf_free(p2);
 801a7d8:	4618      	mov	r0, r3
 801a7da:	f7fc f825 	bl	8016828 <pbuf_free>
        goto memerr;
 801a7de:	e703      	b.n	801a5e8 <tcp_write+0x268>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801a7e0:	4b74      	ldr	r3, [pc, #464]	; (801a9b4 <tcp_write+0x634>)
 801a7e2:	f44f 724a 	mov.w	r2, #808	; 0x328
 801a7e6:	4976      	ldr	r1, [pc, #472]	; (801a9c0 <tcp_write+0x640>)
 801a7e8:	4874      	ldr	r0, [pc, #464]	; (801a9bc <tcp_write+0x63c>)
 801a7ea:	f006 f975 	bl	8020ad8 <iprintf>
  return ERR_MEM;
 801a7ee:	f04f 30ff 	mov.w	r0, #4294967295
 801a7f2:	e719      	b.n	801a628 <tcp_write+0x2a8>
 801a7f4:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 801a7f8:	e61b      	b.n	801a432 <tcp_write+0xb2>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801a7fa:	4b6e      	ldr	r3, [pc, #440]	; (801a9b4 <tcp_write+0x634>)
 801a7fc:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801a800:	4970      	ldr	r1, [pc, #448]	; (801a9c4 <tcp_write+0x644>)
 801a802:	486e      	ldr	r0, [pc, #440]	; (801a9bc <tcp_write+0x63c>)
 801a804:	f006 f968 	bl	8020ad8 <iprintf>
 801a808:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801a80c:	e713      	b.n	801a636 <tcp_write+0x2b6>
  pcb->unsent_oversize = oversize;
 801a80e:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801a812:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
  if (concat_p != NULL) {
 801a816:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a818:	2b00      	cmp	r3, #0
 801a81a:	d034      	beq.n	801a886 <tcp_write+0x506>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 801a81c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a81e:	2b00      	cmp	r3, #0
 801a820:	d1a2      	bne.n	801a768 <tcp_write+0x3e8>
 801a822:	4b64      	ldr	r3, [pc, #400]	; (801a9b4 <tcp_write+0x634>)
 801a824:	f240 22e1 	movw	r2, #737	; 0x2e1
 801a828:	4967      	ldr	r1, [pc, #412]	; (801a9c8 <tcp_write+0x648>)
 801a82a:	4864      	ldr	r0, [pc, #400]	; (801a9bc <tcp_write+0x63c>)
 801a82c:	f006 f954 	bl	8020ad8 <iprintf>
 801a830:	e79a      	b.n	801a768 <tcp_write+0x3e8>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801a832:	f8b7 4068 	ldrh.w	r4, [r7, #104]	; 0x68
 801a836:	2c00      	cmp	r4, #0
 801a838:	f47f af1c 	bne.w	801a674 <tcp_write+0x2f4>
 801a83c:	940d      	str	r4, [sp, #52]	; 0x34
  queuelen = pcb->snd_queuelen;
 801a83e:	4626      	mov	r6, r4
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801a840:	940b      	str	r4, [sp, #44]	; 0x2c
 801a842:	940c      	str	r4, [sp, #48]	; 0x30
 801a844:	e651      	b.n	801a4ea <tcp_write+0x16a>
  TCP_STATS_INC(tcp.memerr);
 801a846:	4961      	ldr	r1, [pc, #388]	; (801a9cc <tcp_write+0x64c>)
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a848:	8b7a      	ldrh	r2, [r7, #26]
  TCP_STATS_INC(tcp.memerr);
 801a84a:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a84e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  TCP_STATS_INC(tcp.memerr);
 801a852:	3301      	adds	r3, #1
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a854:	837a      	strh	r2, [r7, #26]
  TCP_STATS_INC(tcp.memerr);
 801a856:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
 801a85a:	e6da      	b.n	801a612 <tcp_write+0x292>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801a85c:	8985      	ldrh	r5, [r0, #12]
 801a85e:	2008      	movs	r0, #8
 801a860:	f7fa f974 	bl	8014b4c <lwip_htons>
 801a864:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a868:	4305      	orrs	r5, r0
  return ERR_OK;
 801a86a:	4620      	mov	r0, r4
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801a86c:	819d      	strh	r5, [r3, #12]
 801a86e:	e6db      	b.n	801a628 <tcp_write+0x2a8>
    LWIP_ASSERT("tcp_write: valid queue length",
 801a870:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a872:	2b00      	cmp	r3, #0
 801a874:	d194      	bne.n	801a7a0 <tcp_write+0x420>
 801a876:	4b4f      	ldr	r3, [pc, #316]	; (801a9b4 <tcp_write+0x634>)
 801a878:	f240 3213 	movw	r2, #787	; 0x313
 801a87c:	4950      	ldr	r1, [pc, #320]	; (801a9c0 <tcp_write+0x640>)
 801a87e:	484f      	ldr	r0, [pc, #316]	; (801a9bc <tcp_write+0x63c>)
 801a880:	f006 f92a 	bl	8020ad8 <iprintf>
 801a884:	e78c      	b.n	801a7a0 <tcp_write+0x420>
  } else if (extendlen > 0) {
 801a886:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a888:	2b00      	cmp	r3, #0
 801a88a:	d047      	beq.n	801a91c <tcp_write+0x59c>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801a88c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a88e:	2b00      	cmp	r3, #0
 801a890:	d069      	beq.n	801a966 <tcp_write+0x5e6>
 801a892:	6859      	ldr	r1, [r3, #4]
 801a894:	2900      	cmp	r1, #0
 801a896:	d066      	beq.n	801a966 <tcp_write+0x5e6>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801a898:	680a      	ldr	r2, [r1, #0]
 801a89a:	2a00      	cmp	r2, #0
 801a89c:	f000 8088 	beq.w	801a9b0 <tcp_write+0x630>
 801a8a0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 801a8a2:	e000      	b.n	801a8a6 <tcp_write+0x526>
 801a8a4:	4602      	mov	r2, r0
      p->tot_len += extendlen;
 801a8a6:	890b      	ldrh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801a8a8:	6810      	ldr	r0, [r2, #0]
      p->tot_len += extendlen;
 801a8aa:	4423      	add	r3, r4
 801a8ac:	810b      	strh	r3, [r1, #8]
 801a8ae:	4611      	mov	r1, r2
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801a8b0:	2800      	cmp	r0, #0
 801a8b2:	d1f7      	bne.n	801a8a4 <tcp_write+0x524>
    p->tot_len += extendlen;
 801a8b4:	8910      	ldrh	r0, [r2, #8]
    p->len += extendlen;
 801a8b6:	8951      	ldrh	r1, [r2, #10]
    p->tot_len += extendlen;
 801a8b8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    last_unsent->len += extendlen;
 801a8ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
    p->tot_len += extendlen;
 801a8bc:	4420      	add	r0, r4
    p->len += extendlen;
 801a8be:	4421      	add	r1, r4
    last_unsent->len += extendlen;
 801a8c0:	891b      	ldrh	r3, [r3, #8]
    p->tot_len += extendlen;
 801a8c2:	8110      	strh	r0, [r2, #8]
    last_unsent->len += extendlen;
 801a8c4:	4423      	add	r3, r4
    p->len += extendlen;
 801a8c6:	8151      	strh	r1, [r2, #10]
    last_unsent->len += extendlen;
 801a8c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a8ca:	8113      	strh	r3, [r2, #8]
 801a8cc:	e756      	b.n	801a77c <tcp_write+0x3fc>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801a8ce:	4b39      	ldr	r3, [pc, #228]	; (801a9b4 <tcp_write+0x634>)
 801a8d0:	f44f 72ab 	mov.w	r2, #342	; 0x156
 801a8d4:	493e      	ldr	r1, [pc, #248]	; (801a9d0 <tcp_write+0x650>)
 801a8d6:	e5ef      	b.n	801a4b8 <tcp_write+0x138>
    return ERR_CONN;
 801a8d8:	f06f 000a 	mvn.w	r0, #10
 801a8dc:	e6a4      	b.n	801a628 <tcp_write+0x2a8>
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801a8de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a8e0:	2301      	movs	r3, #1
 801a8e2:	4641      	mov	r1, r8
 801a8e4:	2000      	movs	r0, #0
 801a8e6:	9302      	str	r3, [sp, #8]
 801a8e8:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 801a8ec:	e9cd 7200 	strd	r7, r2, [sp]
 801a8f0:	4622      	mov	r2, r4
 801a8f2:	f7ff fb7f 	bl	8019ff4 <tcp_pbuf_prealloc>
 801a8f6:	4604      	mov	r4, r0
 801a8f8:	900c      	str	r0, [sp, #48]	; 0x30
 801a8fa:	2800      	cmp	r0, #0
 801a8fc:	d0a3      	beq.n	801a846 <tcp_write+0x4c6>
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801a8fe:	9b05      	ldr	r3, [sp, #20]
 801a900:	4642      	mov	r2, r8
 801a902:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801a904:	6840      	ldr	r0, [r0, #4]
 801a906:	1859      	adds	r1, r3, r1
  u16_t extendlen = 0;
 801a908:	2300      	movs	r3, #0
 801a90a:	930d      	str	r3, [sp, #52]	; 0x34
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801a90c:	f005 f93f 	bl	801fb8e <memcpy>
        queuelen += pbuf_clen(concat_p);
 801a910:	4620      	mov	r0, r4
 801a912:	f7fc f8f1 	bl	8016af8 <pbuf_clen>
 801a916:	4406      	add	r6, r0
 801a918:	b2b6      	uxth	r6, r6
 801a91a:	e5bc      	b.n	801a496 <tcp_write+0x116>
  if (last_unsent == NULL) {
 801a91c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a91e:	2b00      	cmp	r3, #0
 801a920:	f47f af2c 	bne.w	801a77c <tcp_write+0x3fc>
    pcb->unsent = queue;
 801a924:	f8c7 906c 	str.w	r9, [r7, #108]	; 0x6c
 801a928:	e72b      	b.n	801a782 <tcp_write+0x402>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a92a:	8b7b      	ldrh	r3, [r7, #26]
    return ERR_MEM;
 801a92c:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a930:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a934:	837b      	strh	r3, [r7, #26]
 801a936:	e677      	b.n	801a628 <tcp_write+0x2a8>
    TCP_STATS_INC(tcp.memerr);
 801a938:	4924      	ldr	r1, [pc, #144]	; (801a9cc <tcp_write+0x64c>)
    return ERR_MEM;
 801a93a:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a93e:	8b7b      	ldrh	r3, [r7, #26]
    TCP_STATS_INC(tcp.memerr);
 801a940:	f8b1 209c 	ldrh.w	r2, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a944:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    TCP_STATS_INC(tcp.memerr);
 801a948:	3201      	adds	r2, #1
 801a94a:	f8a1 209c 	strh.w	r2, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a94e:	837b      	strh	r3, [r7, #26]
 801a950:	e66a      	b.n	801a628 <tcp_write+0x2a8>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801a952:	4b18      	ldr	r3, [pc, #96]	; (801a9b4 <tcp_write+0x634>)
 801a954:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 801a958:	491e      	ldr	r1, [pc, #120]	; (801a9d4 <tcp_write+0x654>)
 801a95a:	4818      	ldr	r0, [pc, #96]	; (801a9bc <tcp_write+0x63c>)
 801a95c:	f006 f8bc 	bl	8020ad8 <iprintf>
 801a960:	f06f 000f 	mvn.w	r0, #15
 801a964:	e660      	b.n	801a628 <tcp_write+0x2a8>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801a966:	4b13      	ldr	r3, [pc, #76]	; (801a9b4 <tcp_write+0x634>)
 801a968:	f240 22e7 	movw	r2, #743	; 0x2e7
 801a96c:	491a      	ldr	r1, [pc, #104]	; (801a9d8 <tcp_write+0x658>)
 801a96e:	4813      	ldr	r0, [pc, #76]	; (801a9bc <tcp_write+0x63c>)
 801a970:	f006 f8b2 	bl	8020ad8 <iprintf>
 801a974:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a976:	6859      	ldr	r1, [r3, #4]
 801a978:	e78e      	b.n	801a898 <tcp_write+0x518>
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801a97a:	4b0e      	ldr	r3, [pc, #56]	; (801a9b4 <tcp_write+0x634>)
 801a97c:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 801a980:	4916      	ldr	r1, [pc, #88]	; (801a9dc <tcp_write+0x65c>)
 801a982:	480e      	ldr	r0, [pc, #56]	; (801a9bc <tcp_write+0x63c>)
 801a984:	f006 f8a8 	bl	8020ad8 <iprintf>
 801a988:	f06f 000f 	mvn.w	r0, #15
 801a98c:	e64c      	b.n	801a628 <tcp_write+0x2a8>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801a98e:	4b09      	ldr	r3, [pc, #36]	; (801a9b4 <tcp_write+0x634>)
 801a990:	f240 2231 	movw	r2, #561	; 0x231
 801a994:	4912      	ldr	r1, [pc, #72]	; (801a9e0 <tcp_write+0x660>)
 801a996:	4809      	ldr	r0, [pc, #36]	; (801a9bc <tcp_write+0x63c>)
          extendlen = seglen;
 801a998:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801a99c:	f006 f89c 	bl	8020ad8 <iprintf>
 801a9a0:	e579      	b.n	801a496 <tcp_write+0x116>
  pcb->unsent_oversize = oversize;
 801a9a2:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801a9a6:	46d0      	mov	r8, sl
 801a9a8:	46d1      	mov	r9, sl
 801a9aa:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 801a9ae:	e7b9      	b.n	801a924 <tcp_write+0x5a4>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801a9b0:	460a      	mov	r2, r1
 801a9b2:	e77f      	b.n	801a8b4 <tcp_write+0x534>
 801a9b4:	0803e888 	.word	0x0803e888
 801a9b8:	0803eb4c 	.word	0x0803eb4c
 801a9bc:	08026a84 	.word	0x08026a84
 801a9c0:	0803ecd4 	.word	0x0803ecd4
 801a9c4:	0803eb64 	.word	0x0803eb64
 801a9c8:	0803ec64 	.word	0x0803ec64
 801a9cc:	2003e16c 	.word	0x2003e16c
 801a9d0:	0803eadc 	.word	0x0803eadc
 801a9d4:	0803eaa8 	.word	0x0803eaa8
 801a9d8:	0803ec9c 	.word	0x0803ec9c
 801a9dc:	0803ea90 	.word	0x0803ea90
 801a9e0:	0803eba4 	.word	0x0803eba4

0801a9e4 <tcp_split_unsent_seg>:
{
 801a9e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a9e8:	460e      	mov	r6, r1
 801a9ea:	b083      	sub	sp, #12
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801a9ec:	4607      	mov	r7, r0
 801a9ee:	2800      	cmp	r0, #0
 801a9f0:	d05d      	beq.n	801aaae <tcp_split_unsent_seg+0xca>
  useg = pcb->unsent;
 801a9f2:	6efd      	ldr	r5, [r7, #108]	; 0x6c
  if (useg == NULL) {
 801a9f4:	b39d      	cbz	r5, 801aa5e <tcp_split_unsent_seg+0x7a>
  if (split == 0) {
 801a9f6:	2e00      	cmp	r6, #0
 801a9f8:	f000 80b9 	beq.w	801ab6e <tcp_split_unsent_seg+0x18a>
  if (useg->len <= split) {
 801a9fc:	892c      	ldrh	r4, [r5, #8]
 801a9fe:	42b4      	cmp	r4, r6
 801aa00:	d93d      	bls.n	801aa7e <tcp_split_unsent_seg+0x9a>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801aa02:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801aa04:	42b3      	cmp	r3, r6
 801aa06:	d347      	bcc.n	801aa98 <tcp_split_unsent_seg+0xb4>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801aa08:	2c00      	cmp	r4, #0
 801aa0a:	d03c      	beq.n	801aa86 <tcp_split_unsent_seg+0xa2>
  optflags = useg->flags;
 801aa0c:	f895 900a 	ldrb.w	r9, [r5, #10]
  remainder = useg->len - split;
 801aa10:	1ba4      	subs	r4, r4, r6
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801aa12:	f44f 7220 	mov.w	r2, #640	; 0x280
 801aa16:	2036      	movs	r0, #54	; 0x36
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801aa18:	ea4f 0889 	mov.w	r8, r9, lsl #2
  remainder = useg->len - split;
 801aa1c:	b2a4      	uxth	r4, r4
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801aa1e:	f008 0804 	and.w	r8, r8, #4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801aa22:	eb04 0108 	add.w	r1, r4, r8
 801aa26:	b289      	uxth	r1, r1
 801aa28:	f7fb ff6c 	bl	8016904 <pbuf_alloc>
  if (p == NULL) {
 801aa2c:	4682      	mov	sl, r0
 801aa2e:	b1d8      	cbz	r0, 801aa68 <tcp_split_unsent_seg+0x84>
  offset = useg->p->tot_len - useg->len + split;
 801aa30:	6868      	ldr	r0, [r5, #4]
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801aa32:	4622      	mov	r2, r4
  offset = useg->p->tot_len - useg->len + split;
 801aa34:	8929      	ldrh	r1, [r5, #8]
 801aa36:	8903      	ldrh	r3, [r0, #8]
 801aa38:	1a5b      	subs	r3, r3, r1
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801aa3a:	f8da 1004 	ldr.w	r1, [sl, #4]
  offset = useg->p->tot_len - useg->len + split;
 801aa3e:	4433      	add	r3, r6
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801aa40:	4441      	add	r1, r8
 801aa42:	b29b      	uxth	r3, r3
 801aa44:	f7fc f980 	bl	8016d48 <pbuf_copy_partial>
 801aa48:	42a0      	cmp	r0, r4
 801aa4a:	d038      	beq.n	801aabe <tcp_split_unsent_seg+0xda>
  TCP_STATS_INC(tcp.memerr);
 801aa4c:	4a4d      	ldr	r2, [pc, #308]	; (801ab84 <tcp_split_unsent_seg+0x1a0>)
    pbuf_free(p);
 801aa4e:	4650      	mov	r0, sl
  TCP_STATS_INC(tcp.memerr);
 801aa50:	f8b2 309c 	ldrh.w	r3, [r2, #156]	; 0x9c
 801aa54:	3301      	adds	r3, #1
 801aa56:	f8a2 309c 	strh.w	r3, [r2, #156]	; 0x9c
    pbuf_free(p);
 801aa5a:	f7fb fee5 	bl	8016828 <pbuf_free>
  return ERR_MEM;
 801aa5e:	f04f 30ff 	mov.w	r0, #4294967295
}
 801aa62:	b003      	add	sp, #12
 801aa64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TCP_STATS_INC(tcp.memerr);
 801aa68:	4a46      	ldr	r2, [pc, #280]	; (801ab84 <tcp_split_unsent_seg+0x1a0>)
  return ERR_MEM;
 801aa6a:	f04f 30ff 	mov.w	r0, #4294967295
  TCP_STATS_INC(tcp.memerr);
 801aa6e:	f8b2 309c 	ldrh.w	r3, [r2, #156]	; 0x9c
 801aa72:	3301      	adds	r3, #1
 801aa74:	f8a2 309c 	strh.w	r3, [r2, #156]	; 0x9c
}
 801aa78:	b003      	add	sp, #12
 801aa7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return ERR_OK;
 801aa7e:	2000      	movs	r0, #0
}
 801aa80:	b003      	add	sp, #12
 801aa82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801aa86:	4b40      	ldr	r3, [pc, #256]	; (801ab88 <tcp_split_unsent_seg+0x1a4>)
 801aa88:	f44f 7257 	mov.w	r2, #860	; 0x35c
 801aa8c:	493f      	ldr	r1, [pc, #252]	; (801ab8c <tcp_split_unsent_seg+0x1a8>)
 801aa8e:	4840      	ldr	r0, [pc, #256]	; (801ab90 <tcp_split_unsent_seg+0x1ac>)
 801aa90:	f006 f822 	bl	8020ad8 <iprintf>
 801aa94:	892c      	ldrh	r4, [r5, #8]
 801aa96:	e7b9      	b.n	801aa0c <tcp_split_unsent_seg+0x28>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801aa98:	4b3b      	ldr	r3, [pc, #236]	; (801ab88 <tcp_split_unsent_seg+0x1a4>)
 801aa9a:	f240 325b 	movw	r2, #859	; 0x35b
 801aa9e:	493d      	ldr	r1, [pc, #244]	; (801ab94 <tcp_split_unsent_seg+0x1b0>)
 801aaa0:	483b      	ldr	r0, [pc, #236]	; (801ab90 <tcp_split_unsent_seg+0x1ac>)
 801aaa2:	f006 f819 	bl	8020ad8 <iprintf>
 801aaa6:	892c      	ldrh	r4, [r5, #8]
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801aaa8:	2c00      	cmp	r4, #0
 801aaaa:	d1af      	bne.n	801aa0c <tcp_split_unsent_seg+0x28>
 801aaac:	e7eb      	b.n	801aa86 <tcp_split_unsent_seg+0xa2>
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801aaae:	4b36      	ldr	r3, [pc, #216]	; (801ab88 <tcp_split_unsent_seg+0x1a4>)
 801aab0:	f240 324b 	movw	r2, #843	; 0x34b
 801aab4:	4938      	ldr	r1, [pc, #224]	; (801ab98 <tcp_split_unsent_seg+0x1b4>)
 801aab6:	4836      	ldr	r0, [pc, #216]	; (801ab90 <tcp_split_unsent_seg+0x1ac>)
 801aab8:	f006 f80e 	bl	8020ad8 <iprintf>
 801aabc:	e799      	b.n	801a9f2 <tcp_split_unsent_seg+0xe>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801aabe:	68eb      	ldr	r3, [r5, #12]
 801aac0:	8998      	ldrh	r0, [r3, #12]
 801aac2:	f7fa f843 	bl	8014b4c <lwip_htons>
 801aac6:	b2c0      	uxtb	r0, r0
  if (split_flags & TCP_PSH) {
 801aac8:	f010 0b08 	ands.w	fp, r0, #8
 801aacc:	d14a      	bne.n	801ab64 <tcp_split_unsent_seg+0x180>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801aace:	f000 083f 	and.w	r8, r0, #63	; 0x3f
  if (split_flags & TCP_FIN) {
 801aad2:	f018 0f01 	tst.w	r8, #1
 801aad6:	d003      	beq.n	801aae0 <tcp_split_unsent_seg+0xfc>
    split_flags &= ~TCP_FIN;
 801aad8:	f008 08fe 	and.w	r8, r8, #254	; 0xfe
    remainder_flags |= TCP_FIN;
 801aadc:	f04b 0b01 	orr.w	fp, fp, #1
  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801aae0:	68eb      	ldr	r3, [r5, #12]
 801aae2:	6858      	ldr	r0, [r3, #4]
 801aae4:	f7fa f836 	bl	8014b54 <lwip_htonl>
 801aae8:	f8cd 9000 	str.w	r9, [sp]
 801aaec:	1833      	adds	r3, r6, r0
 801aaee:	465a      	mov	r2, fp
 801aaf0:	4651      	mov	r1, sl
 801aaf2:	4638      	mov	r0, r7
 801aaf4:	f7ff fad0 	bl	801a098 <tcp_create_segment>
  if (seg == NULL) {
 801aaf8:	4606      	mov	r6, r0
 801aafa:	2800      	cmp	r0, #0
 801aafc:	d0a6      	beq.n	801aa4c <tcp_split_unsent_seg+0x68>
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801aafe:	6868      	ldr	r0, [r5, #4]
 801ab00:	f7fb fffa 	bl	8016af8 <pbuf_clen>
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801ab04:	686a      	ldr	r2, [r5, #4]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801ab06:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801ab0a:	8911      	ldrh	r1, [r2, #8]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801ab0c:	1a1b      	subs	r3, r3, r0
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801ab0e:	4610      	mov	r0, r2
 801ab10:	1b09      	subs	r1, r1, r4
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801ab12:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801ab16:	b289      	uxth	r1, r1
 801ab18:	f7fb ff92 	bl	8016a40 <pbuf_realloc>
  useg->len -= remainder;
 801ab1c:	892a      	ldrh	r2, [r5, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801ab1e:	68eb      	ldr	r3, [r5, #12]
 801ab20:	4640      	mov	r0, r8
  useg->len -= remainder;
 801ab22:	1b14      	subs	r4, r2, r4
 801ab24:	812c      	strh	r4, [r5, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801ab26:	899c      	ldrh	r4, [r3, #12]
 801ab28:	f7fa f810 	bl	8014b4c <lwip_htons>
 801ab2c:	68eb      	ldr	r3, [r5, #12]
 801ab2e:	4304      	orrs	r4, r0
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801ab30:	6868      	ldr	r0, [r5, #4]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801ab32:	819c      	strh	r4, [r3, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801ab34:	f7fb ffe0 	bl	8016af8 <pbuf_clen>
 801ab38:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 801ab3c:	4403      	add	r3, r0
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801ab3e:	6870      	ldr	r0, [r6, #4]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801ab40:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801ab44:	f7fb ffd8 	bl	8016af8 <pbuf_clen>
 801ab48:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
  seg->next = useg->next;
 801ab4c:	682a      	ldr	r2, [r5, #0]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801ab4e:	4418      	add	r0, r3
 801ab50:	f8a7 0066 	strh.w	r0, [r7, #102]	; 0x66
  seg->next = useg->next;
 801ab54:	6032      	str	r2, [r6, #0]
  useg->next = seg;
 801ab56:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 801ab58:	6830      	ldr	r0, [r6, #0]
 801ab5a:	2800      	cmp	r0, #0
 801ab5c:	d18f      	bne.n	801aa7e <tcp_split_unsent_seg+0x9a>
    pcb->unsent_oversize = 0;
 801ab5e:	f8a7 0068 	strh.w	r0, [r7, #104]	; 0x68
 801ab62:	e77e      	b.n	801aa62 <tcp_split_unsent_seg+0x7e>
    split_flags &= ~TCP_PSH;
 801ab64:	f000 0837 	and.w	r8, r0, #55	; 0x37
    remainder_flags |= TCP_PSH;
 801ab68:	f04f 0b08 	mov.w	fp, #8
 801ab6c:	e7b1      	b.n	801aad2 <tcp_split_unsent_seg+0xee>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801ab6e:	4b06      	ldr	r3, [pc, #24]	; (801ab88 <tcp_split_unsent_seg+0x1a4>)
 801ab70:	f240 3253 	movw	r2, #851	; 0x353
 801ab74:	4909      	ldr	r1, [pc, #36]	; (801ab9c <tcp_split_unsent_seg+0x1b8>)
 801ab76:	4806      	ldr	r0, [pc, #24]	; (801ab90 <tcp_split_unsent_seg+0x1ac>)
 801ab78:	f005 ffae 	bl	8020ad8 <iprintf>
    return ERR_VAL;
 801ab7c:	f06f 0005 	mvn.w	r0, #5
 801ab80:	e76f      	b.n	801aa62 <tcp_split_unsent_seg+0x7e>
 801ab82:	bf00      	nop
 801ab84:	2003e16c 	.word	0x2003e16c
 801ab88:	0803e888 	.word	0x0803e888
 801ab8c:	0803ea80 	.word	0x0803ea80
 801ab90:	08026a84 	.word	0x08026a84
 801ab94:	0803ea70 	.word	0x0803ea70
 801ab98:	0803ea28 	.word	0x0803ea28
 801ab9c:	0803ea4c 	.word	0x0803ea4c

0801aba0 <tcp_enqueue_flags>:
{
 801aba0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801aba4:	f011 0803 	ands.w	r8, r1, #3
{
 801aba8:	b083      	sub	sp, #12
 801abaa:	460d      	mov	r5, r1
 801abac:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801abae:	d04a      	beq.n	801ac46 <tcp_enqueue_flags+0xa6>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801abb0:	2c00      	cmp	r4, #0
 801abb2:	d051      	beq.n	801ac58 <tcp_enqueue_flags+0xb8>
  if (flags & TCP_SYN) {
 801abb4:	f3c5 0740 	ubfx	r7, r5, #1, #1
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801abb8:	f44f 7220 	mov.w	r2, #640	; 0x280
 801abbc:	2036      	movs	r0, #54	; 0x36
 801abbe:	ea4f 0987 	mov.w	r9, r7, lsl #2
 801abc2:	4649      	mov	r1, r9
 801abc4:	f7fb fe9e 	bl	8016904 <pbuf_alloc>
 801abc8:	4606      	mov	r6, r0
 801abca:	2800      	cmp	r0, #0
 801abcc:	d074      	beq.n	801acb8 <tcp_enqueue_flags+0x118>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801abce:	8943      	ldrh	r3, [r0, #10]
 801abd0:	454b      	cmp	r3, r9
 801abd2:	d349      	bcc.n	801ac68 <tcp_enqueue_flags+0xc8>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801abd4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 801abd6:	4631      	mov	r1, r6
 801abd8:	9700      	str	r7, [sp, #0]
 801abda:	462a      	mov	r2, r5
 801abdc:	4620      	mov	r0, r4
 801abde:	f7ff fa5b 	bl	801a098 <tcp_create_segment>
 801abe2:	4606      	mov	r6, r0
 801abe4:	2800      	cmp	r0, #0
 801abe6:	d067      	beq.n	801acb8 <tcp_enqueue_flags+0x118>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801abe8:	68c3      	ldr	r3, [r0, #12]
 801abea:	079a      	lsls	r2, r3, #30
 801abec:	d150      	bne.n	801ac90 <tcp_enqueue_flags+0xf0>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801abee:	8933      	ldrh	r3, [r6, #8]
 801abf0:	2b00      	cmp	r3, #0
 801abf2:	d141      	bne.n	801ac78 <tcp_enqueue_flags+0xd8>
  if (pcb->unsent == NULL) {
 801abf4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 801abf6:	b90a      	cbnz	r2, 801abfc <tcp_enqueue_flags+0x5c>
 801abf8:	e048      	b.n	801ac8c <tcp_enqueue_flags+0xec>
 801abfa:	461a      	mov	r2, r3
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801abfc:	6813      	ldr	r3, [r2, #0]
 801abfe:	2b00      	cmp	r3, #0
 801ac00:	d1fb      	bne.n	801abfa <tcp_enqueue_flags+0x5a>
    useg->next = seg;
 801ac02:	6016      	str	r6, [r2, #0]
  pcb->unsent_oversize = 0;
 801ac04:	2300      	movs	r3, #0
 801ac06:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801ac0a:	f1b8 0f00 	cmp.w	r8, #0
 801ac0e:	d002      	beq.n	801ac16 <tcp_enqueue_flags+0x76>
    pcb->snd_lbb++;
 801ac10:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 801ac12:	3301      	adds	r3, #1
 801ac14:	65e3      	str	r3, [r4, #92]	; 0x5c
  if (flags & TCP_FIN) {
 801ac16:	07eb      	lsls	r3, r5, #31
 801ac18:	d410      	bmi.n	801ac3c <tcp_enqueue_flags+0x9c>
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801ac1a:	6870      	ldr	r0, [r6, #4]
 801ac1c:	f7fb ff6c 	bl	8016af8 <pbuf_clen>
 801ac20:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 801ac24:	4418      	add	r0, r3
 801ac26:	b280      	uxth	r0, r0
 801ac28:	f8a4 0066 	strh.w	r0, [r4, #102]	; 0x66
  if (pcb->snd_queuelen != 0) {
 801ac2c:	b118      	cbz	r0, 801ac36 <tcp_enqueue_flags+0x96>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801ac2e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 801ac30:	2800      	cmp	r0, #0
 801ac32:	d035      	beq.n	801aca0 <tcp_enqueue_flags+0x100>
  return ERR_OK;
 801ac34:	2000      	movs	r0, #0
}
 801ac36:	b003      	add	sp, #12
 801ac38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tcp_set_flags(pcb, TF_FIN);
 801ac3c:	8b63      	ldrh	r3, [r4, #26]
 801ac3e:	f043 0320 	orr.w	r3, r3, #32
 801ac42:	8363      	strh	r3, [r4, #26]
 801ac44:	e7e9      	b.n	801ac1a <tcp_enqueue_flags+0x7a>
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801ac46:	4b23      	ldr	r3, [pc, #140]	; (801acd4 <tcp_enqueue_flags+0x134>)
 801ac48:	f240 4212 	movw	r2, #1042	; 0x412
 801ac4c:	4922      	ldr	r1, [pc, #136]	; (801acd8 <tcp_enqueue_flags+0x138>)
 801ac4e:	4823      	ldr	r0, [pc, #140]	; (801acdc <tcp_enqueue_flags+0x13c>)
 801ac50:	f005 ff42 	bl	8020ad8 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801ac54:	2c00      	cmp	r4, #0
 801ac56:	d1ad      	bne.n	801abb4 <tcp_enqueue_flags+0x14>
 801ac58:	4b1e      	ldr	r3, [pc, #120]	; (801acd4 <tcp_enqueue_flags+0x134>)
 801ac5a:	f240 4213 	movw	r2, #1043	; 0x413
 801ac5e:	4920      	ldr	r1, [pc, #128]	; (801ace0 <tcp_enqueue_flags+0x140>)
 801ac60:	481e      	ldr	r0, [pc, #120]	; (801acdc <tcp_enqueue_flags+0x13c>)
 801ac62:	f005 ff39 	bl	8020ad8 <iprintf>
 801ac66:	e7a5      	b.n	801abb4 <tcp_enqueue_flags+0x14>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801ac68:	4b1a      	ldr	r3, [pc, #104]	; (801acd4 <tcp_enqueue_flags+0x134>)
 801ac6a:	f240 423a 	movw	r2, #1082	; 0x43a
 801ac6e:	491d      	ldr	r1, [pc, #116]	; (801ace4 <tcp_enqueue_flags+0x144>)
 801ac70:	481a      	ldr	r0, [pc, #104]	; (801acdc <tcp_enqueue_flags+0x13c>)
 801ac72:	f005 ff31 	bl	8020ad8 <iprintf>
 801ac76:	e7ad      	b.n	801abd4 <tcp_enqueue_flags+0x34>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801ac78:	f240 4243 	movw	r2, #1091	; 0x443
 801ac7c:	4b15      	ldr	r3, [pc, #84]	; (801acd4 <tcp_enqueue_flags+0x134>)
 801ac7e:	491a      	ldr	r1, [pc, #104]	; (801ace8 <tcp_enqueue_flags+0x148>)
 801ac80:	4816      	ldr	r0, [pc, #88]	; (801acdc <tcp_enqueue_flags+0x13c>)
 801ac82:	f005 ff29 	bl	8020ad8 <iprintf>
  if (pcb->unsent == NULL) {
 801ac86:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 801ac88:	2a00      	cmp	r2, #0
 801ac8a:	d1b7      	bne.n	801abfc <tcp_enqueue_flags+0x5c>
    pcb->unsent = seg;
 801ac8c:	66e6      	str	r6, [r4, #108]	; 0x6c
 801ac8e:	e7b9      	b.n	801ac04 <tcp_enqueue_flags+0x64>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801ac90:	4b10      	ldr	r3, [pc, #64]	; (801acd4 <tcp_enqueue_flags+0x134>)
 801ac92:	f240 4242 	movw	r2, #1090	; 0x442
 801ac96:	4915      	ldr	r1, [pc, #84]	; (801acec <tcp_enqueue_flags+0x14c>)
 801ac98:	4810      	ldr	r0, [pc, #64]	; (801acdc <tcp_enqueue_flags+0x13c>)
 801ac9a:	f005 ff1d 	bl	8020ad8 <iprintf>
 801ac9e:	e7a6      	b.n	801abee <tcp_enqueue_flags+0x4e>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801aca0:	6ee4      	ldr	r4, [r4, #108]	; 0x6c
 801aca2:	2c00      	cmp	r4, #0
 801aca4:	d1c7      	bne.n	801ac36 <tcp_enqueue_flags+0x96>
 801aca6:	4b0b      	ldr	r3, [pc, #44]	; (801acd4 <tcp_enqueue_flags+0x134>)
 801aca8:	f240 4266 	movw	r2, #1126	; 0x466
 801acac:	4910      	ldr	r1, [pc, #64]	; (801acf0 <tcp_enqueue_flags+0x150>)
 801acae:	480b      	ldr	r0, [pc, #44]	; (801acdc <tcp_enqueue_flags+0x13c>)
 801acb0:	f005 ff12 	bl	8020ad8 <iprintf>
  return ERR_OK;
 801acb4:	4620      	mov	r0, r4
 801acb6:	e7be      	b.n	801ac36 <tcp_enqueue_flags+0x96>
    TCP_STATS_INC(tcp.memerr);
 801acb8:	490e      	ldr	r1, [pc, #56]	; (801acf4 <tcp_enqueue_flags+0x154>)
    return ERR_MEM;
 801acba:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801acbe:	8b62      	ldrh	r2, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
 801acc0:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801acc4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    TCP_STATS_INC(tcp.memerr);
 801acc8:	3301      	adds	r3, #1
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801acca:	8362      	strh	r2, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
 801accc:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
    return ERR_MEM;
 801acd0:	e7b1      	b.n	801ac36 <tcp_enqueue_flags+0x96>
 801acd2:	bf00      	nop
 801acd4:	0803e888 	.word	0x0803e888
 801acd8:	0803e634 	.word	0x0803e634
 801acdc:	08026a84 	.word	0x08026a84
 801ace0:	0803e68c 	.word	0x0803e68c
 801ace4:	0803e6ac 	.word	0x0803e6ac
 801ace8:	0803e700 	.word	0x0803e700
 801acec:	0803e6e8 	.word	0x0803e6e8
 801acf0:	0803e72c 	.word	0x0803e72c
 801acf4:	2003e16c 	.word	0x2003e16c

0801acf8 <tcp_send_fin>:
{
 801acf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801acfa:	4605      	mov	r5, r0
 801acfc:	b308      	cbz	r0, 801ad42 <tcp_send_fin+0x4a>
  if (pcb->unsent != NULL) {
 801acfe:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 801ad00:	b90c      	cbnz	r4, 801ad06 <tcp_send_fin+0xe>
 801ad02:	e00a      	b.n	801ad1a <tcp_send_fin+0x22>
 801ad04:	461c      	mov	r4, r3
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801ad06:	6823      	ldr	r3, [r4, #0]
 801ad08:	2b00      	cmp	r3, #0
 801ad0a:	d1fb      	bne.n	801ad04 <tcp_send_fin+0xc>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801ad0c:	68e3      	ldr	r3, [r4, #12]
 801ad0e:	8998      	ldrh	r0, [r3, #12]
 801ad10:	f7f9 ff1c 	bl	8014b4c <lwip_htons>
 801ad14:	f010 0607 	ands.w	r6, r0, #7
 801ad18:	d005      	beq.n	801ad26 <tcp_send_fin+0x2e>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801ad1a:	4628      	mov	r0, r5
 801ad1c:	2101      	movs	r1, #1
}
 801ad1e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801ad22:	f7ff bf3d 	b.w	801aba0 <tcp_enqueue_flags>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801ad26:	68e3      	ldr	r3, [r4, #12]
 801ad28:	2001      	movs	r0, #1
 801ad2a:	899f      	ldrh	r7, [r3, #12]
 801ad2c:	f7f9 ff0e 	bl	8014b4c <lwip_htons>
      tcp_set_flags(pcb, TF_FIN);
 801ad30:	8b6b      	ldrh	r3, [r5, #26]
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801ad32:	4338      	orrs	r0, r7
 801ad34:	68e2      	ldr	r2, [r4, #12]
      tcp_set_flags(pcb, TF_FIN);
 801ad36:	f043 0320 	orr.w	r3, r3, #32
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801ad3a:	8190      	strh	r0, [r2, #12]
}
 801ad3c:	4630      	mov	r0, r6
      tcp_set_flags(pcb, TF_FIN);
 801ad3e:	836b      	strh	r3, [r5, #26]
}
 801ad40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801ad42:	4b04      	ldr	r3, [pc, #16]	; (801ad54 <tcp_send_fin+0x5c>)
 801ad44:	f240 32eb 	movw	r2, #1003	; 0x3eb
 801ad48:	4903      	ldr	r1, [pc, #12]	; (801ad58 <tcp_send_fin+0x60>)
 801ad4a:	4804      	ldr	r0, [pc, #16]	; (801ad5c <tcp_send_fin+0x64>)
 801ad4c:	f005 fec4 	bl	8020ad8 <iprintf>
 801ad50:	e7d5      	b.n	801acfe <tcp_send_fin+0x6>
 801ad52:	bf00      	nop
 801ad54:	0803e888 	.word	0x0803e888
 801ad58:	0803ea0c 	.word	0x0803ea0c
 801ad5c:	08026a84 	.word	0x08026a84

0801ad60 <tcp_rexmit_rto_prepare>:
{
 801ad60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801ad62:	4605      	mov	r5, r0
 801ad64:	b370      	cbz	r0, 801adc4 <tcp_rexmit_rto_prepare+0x64>
  if (pcb->unacked == NULL) {
 801ad66:	6f2c      	ldr	r4, [r5, #112]	; 0x70
 801ad68:	b924      	cbnz	r4, 801ad74 <tcp_rexmit_rto_prepare+0x14>
 801ad6a:	e028      	b.n	801adbe <tcp_rexmit_rto_prepare+0x5e>
    if (tcp_output_segment_busy(seg)) {
 801ad6c:	f7ff f92a 	bl	8019fc4 <tcp_output_segment_busy>
 801ad70:	bb28      	cbnz	r0, 801adbe <tcp_rexmit_rto_prepare+0x5e>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801ad72:	6824      	ldr	r4, [r4, #0]
 801ad74:	6823      	ldr	r3, [r4, #0]
    if (tcp_output_segment_busy(seg)) {
 801ad76:	4620      	mov	r0, r4
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801ad78:	2b00      	cmp	r3, #0
 801ad7a:	d1f7      	bne.n	801ad6c <tcp_rexmit_rto_prepare+0xc>
  if (tcp_output_segment_busy(seg)) {
 801ad7c:	f7ff f922 	bl	8019fc4 <tcp_output_segment_busy>
 801ad80:	4606      	mov	r6, r0
 801ad82:	b9e0      	cbnz	r0, 801adbe <tcp_rexmit_rto_prepare+0x5e>
  tcp_set_flags(pcb, TF_RTO);
 801ad84:	8b6b      	ldrh	r3, [r5, #26]
  seg->next = pcb->unsent;
 801ad86:	6eea      	ldr	r2, [r5, #108]	; 0x6c
  pcb->unsent = pcb->unacked;
 801ad88:	6f29      	ldr	r1, [r5, #112]	; 0x70
  tcp_set_flags(pcb, TF_RTO);
 801ad8a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  seg->next = pcb->unsent;
 801ad8e:	6022      	str	r2, [r4, #0]
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801ad90:	68e2      	ldr	r2, [r4, #12]
  tcp_set_flags(pcb, TF_RTO);
 801ad92:	836b      	strh	r3, [r5, #26]
  pcb->unacked = NULL;
 801ad94:	e9c5 101b 	strd	r1, r0, [r5, #108]	; 0x6c
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801ad98:	6850      	ldr	r0, [r2, #4]
 801ad9a:	f7f9 fedb 	bl	8014b54 <lwip_htonl>
 801ad9e:	68e3      	ldr	r3, [r4, #12]
 801ada0:	4607      	mov	r7, r0
 801ada2:	8924      	ldrh	r4, [r4, #8]
 801ada4:	8998      	ldrh	r0, [r3, #12]
 801ada6:	f7f9 fed1 	bl	8014b4c <lwip_htons>
 801adaa:	f010 0303 	ands.w	r3, r0, #3
 801adae:	4427      	add	r7, r4
  return ERR_OK;
 801adb0:	4630      	mov	r0, r6
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801adb2:	bf18      	it	ne
 801adb4:	2301      	movne	r3, #1
  pcb->rttest = 0;
 801adb6:	636e      	str	r6, [r5, #52]	; 0x34
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801adb8:	443b      	add	r3, r7
 801adba:	64eb      	str	r3, [r5, #76]	; 0x4c
}
 801adbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_VAL;
 801adbe:	f06f 0005 	mvn.w	r0, #5
}
 801adc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801adc4:	4b03      	ldr	r3, [pc, #12]	; (801add4 <tcp_rexmit_rto_prepare+0x74>)
 801adc6:	f240 6263 	movw	r2, #1635	; 0x663
 801adca:	4903      	ldr	r1, [pc, #12]	; (801add8 <tcp_rexmit_rto_prepare+0x78>)
 801adcc:	4803      	ldr	r0, [pc, #12]	; (801addc <tcp_rexmit_rto_prepare+0x7c>)
 801adce:	f005 fe83 	bl	8020ad8 <iprintf>
 801add2:	e7c8      	b.n	801ad66 <tcp_rexmit_rto_prepare+0x6>
 801add4:	0803e888 	.word	0x0803e888
 801add8:	0803e990 	.word	0x0803e990
 801addc:	08026a84 	.word	0x08026a84

0801ade0 <tcp_rexmit>:
{
 801ade0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801ade2:	4607      	mov	r7, r0
 801ade4:	b378      	cbz	r0, 801ae46 <tcp_rexmit+0x66>
  if (pcb->unacked == NULL) {
 801ade6:	6f3e      	ldr	r6, [r7, #112]	; 0x70
 801ade8:	2e00      	cmp	r6, #0
 801adea:	d034      	beq.n	801ae56 <tcp_rexmit+0x76>
  if (tcp_output_segment_busy(seg)) {
 801adec:	4630      	mov	r0, r6
 801adee:	f7ff f8e9 	bl	8019fc4 <tcp_output_segment_busy>
 801adf2:	bb80      	cbnz	r0, 801ae56 <tcp_rexmit+0x76>
  pcb->unacked = seg->next;
 801adf4:	6832      	ldr	r2, [r6, #0]
  cur_seg = &(pcb->unsent);
 801adf6:	f107 056c 	add.w	r5, r7, #108	; 0x6c
  while (*cur_seg &&
 801adfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  pcb->unacked = seg->next;
 801adfc:	673a      	str	r2, [r7, #112]	; 0x70
  while (*cur_seg &&
 801adfe:	b91b      	cbnz	r3, 801ae08 <tcp_rexmit+0x28>
 801ae00:	e00f      	b.n	801ae22 <tcp_rexmit+0x42>
    cur_seg = &((*cur_seg)->next );
 801ae02:	682d      	ldr	r5, [r5, #0]
  while (*cur_seg &&
 801ae04:	682b      	ldr	r3, [r5, #0]
 801ae06:	b163      	cbz	r3, 801ae22 <tcp_rexmit+0x42>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801ae08:	68db      	ldr	r3, [r3, #12]
 801ae0a:	6858      	ldr	r0, [r3, #4]
 801ae0c:	f7f9 fea2 	bl	8014b54 <lwip_htonl>
 801ae10:	68f3      	ldr	r3, [r6, #12]
 801ae12:	4604      	mov	r4, r0
 801ae14:	6858      	ldr	r0, [r3, #4]
 801ae16:	f7f9 fe9d 	bl	8014b54 <lwip_htonl>
 801ae1a:	1a20      	subs	r0, r4, r0
  while (*cur_seg &&
 801ae1c:	2800      	cmp	r0, #0
 801ae1e:	dbf0      	blt.n	801ae02 <tcp_rexmit+0x22>
 801ae20:	682b      	ldr	r3, [r5, #0]
  seg->next = *cur_seg;
 801ae22:	6033      	str	r3, [r6, #0]
  *cur_seg = seg;
 801ae24:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 801ae26:	6833      	ldr	r3, [r6, #0]
 801ae28:	b153      	cbz	r3, 801ae40 <tcp_rexmit+0x60>
  if (pcb->nrtx < 0xFF) {
 801ae2a:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 801ae2e:	2bff      	cmp	r3, #255	; 0xff
 801ae30:	d002      	beq.n	801ae38 <tcp_rexmit+0x58>
    ++pcb->nrtx;
 801ae32:	3301      	adds	r3, #1
 801ae34:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  pcb->rttest = 0;
 801ae38:	2300      	movs	r3, #0
  return ERR_OK;
 801ae3a:	4618      	mov	r0, r3
  pcb->rttest = 0;
 801ae3c:	637b      	str	r3, [r7, #52]	; 0x34
}
 801ae3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pcb->unsent_oversize = 0;
 801ae40:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 801ae44:	e7f1      	b.n	801ae2a <tcp_rexmit+0x4a>
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801ae46:	4b05      	ldr	r3, [pc, #20]	; (801ae5c <tcp_rexmit+0x7c>)
 801ae48:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801ae4c:	4904      	ldr	r1, [pc, #16]	; (801ae60 <tcp_rexmit+0x80>)
 801ae4e:	4805      	ldr	r0, [pc, #20]	; (801ae64 <tcp_rexmit+0x84>)
 801ae50:	f005 fe42 	bl	8020ad8 <iprintf>
 801ae54:	e7c7      	b.n	801ade6 <tcp_rexmit+0x6>
    return ERR_VAL;
 801ae56:	f06f 0005 	mvn.w	r0, #5
}
 801ae5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ae5c:	0803e888 	.word	0x0803e888
 801ae60:	0803e918 	.word	0x0803e918
 801ae64:	08026a84 	.word	0x08026a84

0801ae68 <tcp_rexmit_fast>:
{
 801ae68:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801ae6a:	4604      	mov	r4, r0
 801ae6c:	b338      	cbz	r0, 801aebe <tcp_rexmit_fast+0x56>
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801ae6e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801ae70:	b113      	cbz	r3, 801ae78 <tcp_rexmit_fast+0x10>
 801ae72:	8b63      	ldrh	r3, [r4, #26]
 801ae74:	075b      	lsls	r3, r3, #29
 801ae76:	d500      	bpl.n	801ae7a <tcp_rexmit_fast+0x12>
}
 801ae78:	bd10      	pop	{r4, pc}
    if (tcp_rexmit(pcb) == ERR_OK) {
 801ae7a:	4620      	mov	r0, r4
 801ae7c:	f7ff ffb0 	bl	801ade0 <tcp_rexmit>
 801ae80:	2800      	cmp	r0, #0
 801ae82:	d1f9      	bne.n	801ae78 <tcp_rexmit_fast+0x10>
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801ae84:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 801ae88:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 801ae8c:	429a      	cmp	r2, r3
 801ae8e:	bf38      	it	cc
 801ae90:	0853      	lsrcc	r3, r2, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801ae92:	8e62      	ldrh	r2, [r4, #50]	; 0x32
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801ae94:	bf28      	it	cs
 801ae96:	085b      	lsrcs	r3, r3, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801ae98:	0051      	lsls	r1, r2, #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801ae9a:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801ae9e:	428b      	cmp	r3, r1
 801aea0:	d202      	bcs.n	801aea8 <tcp_rexmit_fast+0x40>
        pcb->ssthresh = 2 * pcb->mss;
 801aea2:	b28b      	uxth	r3, r1
 801aea4:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801aea8:	440a      	add	r2, r1
      tcp_set_flags(pcb, TF_INFR);
 801aeaa:	8b61      	ldrh	r1, [r4, #26]
      pcb->rtime = 0;
 801aeac:	2000      	movs	r0, #0
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801aeae:	4413      	add	r3, r2
      tcp_set_flags(pcb, TF_INFR);
 801aeb0:	f041 0204 	orr.w	r2, r1, #4
      pcb->rtime = 0;
 801aeb4:	8620      	strh	r0, [r4, #48]	; 0x30
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801aeb6:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801aeba:	8362      	strh	r2, [r4, #26]
}
 801aebc:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801aebe:	4b04      	ldr	r3, [pc, #16]	; (801aed0 <tcp_rexmit_fast+0x68>)
 801aec0:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801aec4:	4903      	ldr	r1, [pc, #12]	; (801aed4 <tcp_rexmit_fast+0x6c>)
 801aec6:	4804      	ldr	r0, [pc, #16]	; (801aed8 <tcp_rexmit_fast+0x70>)
 801aec8:	f005 fe06 	bl	8020ad8 <iprintf>
 801aecc:	e7cf      	b.n	801ae6e <tcp_rexmit_fast+0x6>
 801aece:	bf00      	nop
 801aed0:	0803e888 	.word	0x0803e888
 801aed4:	0803e930 	.word	0x0803e930
 801aed8:	08026a84 	.word	0x08026a84

0801aedc <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801aedc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aee0:	b084      	sub	sp, #16
 801aee2:	4682      	mov	sl, r0
 801aee4:	460e      	mov	r6, r1
 801aee6:	4617      	mov	r7, r2
 801aee8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801aeea:	461c      	mov	r4, r3
{
 801aeec:	f8bd 8034 	ldrh.w	r8, [sp, #52]	; 0x34
 801aef0:	f8bd 9038 	ldrh.w	r9, [sp, #56]	; 0x38
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801aef4:	b303      	cbz	r3, 801af38 <tcp_rst+0x5c>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801aef6:	b345      	cbz	r5, 801af4a <tcp_rst+0x6e>
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801aef8:	4630      	mov	r0, r6
 801aefa:	f246 0608 	movw	r6, #24584	; 0x6008
 801aefe:	f7f9 fe29 	bl	8014b54 <lwip_htonl>
 801af02:	2114      	movs	r1, #20
 801af04:	4602      	mov	r2, r0
 801af06:	f8cd 9000 	str.w	r9, [sp]
 801af0a:	4643      	mov	r3, r8
 801af0c:	4638      	mov	r0, r7
 801af0e:	e9cd 1601 	strd	r1, r6, [sp, #4]
 801af12:	2100      	movs	r1, #0
 801af14:	f7ff f948 	bl	801a1a8 <tcp_output_alloc_header_common.constprop.4>
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801af18:	4606      	mov	r6, r0
 801af1a:	b150      	cbz	r0, 801af32 <tcp_rst+0x56>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801af1c:	f7ff f9b4 	bl	801a288 <tcp_output_fill_options.isra.0.constprop.5>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801af20:	462b      	mov	r3, r5
 801af22:	4622      	mov	r2, r4
 801af24:	4631      	mov	r1, r6
 801af26:	4650      	mov	r0, sl
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801af28:	b004      	add	sp, #16
 801af2a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801af2e:	f7ff b9bb 	b.w	801a2a8 <tcp_output_control_segment>
}
 801af32:	b004      	add	sp, #16
 801af34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801af38:	4b08      	ldr	r3, [pc, #32]	; (801af5c <tcp_rst+0x80>)
 801af3a:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801af3e:	4908      	ldr	r1, [pc, #32]	; (801af60 <tcp_rst+0x84>)
 801af40:	4808      	ldr	r0, [pc, #32]	; (801af64 <tcp_rst+0x88>)
 801af42:	f005 fdc9 	bl	8020ad8 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801af46:	2d00      	cmp	r5, #0
 801af48:	d1d6      	bne.n	801aef8 <tcp_rst+0x1c>
 801af4a:	4b04      	ldr	r3, [pc, #16]	; (801af5c <tcp_rst+0x80>)
 801af4c:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801af50:	4905      	ldr	r1, [pc, #20]	; (801af68 <tcp_rst+0x8c>)
 801af52:	4804      	ldr	r0, [pc, #16]	; (801af64 <tcp_rst+0x88>)
 801af54:	f005 fdc0 	bl	8020ad8 <iprintf>
 801af58:	e7ce      	b.n	801aef8 <tcp_rst+0x1c>
 801af5a:	bf00      	nop
 801af5c:	0803e888 	.word	0x0803e888
 801af60:	0803e9b4 	.word	0x0803e9b4
 801af64:	08026a84 	.word	0x08026a84
 801af68:	0803e9d0 	.word	0x0803e9d0

0801af6c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801af6c:	b538      	push	{r3, r4, r5, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
  u8_t num_sacks = 0;

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801af6e:	4604      	mov	r4, r0
 801af70:	b1d8      	cbz	r0, 801afaa <tcp_send_empty_ack+0x3e>
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801af72:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801af74:	f7f9 fdee 	bl	8014b54 <lwip_htonl>
 801af78:	2100      	movs	r1, #0
 801af7a:	4602      	mov	r2, r0
 801af7c:	4620      	mov	r0, r4
 801af7e:	f7ff f959 	bl	801a234 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 801af82:	4605      	mov	r5, r0
 801af84:	b1c8      	cbz	r0, 801afba <tcp_send_empty_ack+0x4e>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801af86:	f7ff f97f 	bl	801a288 <tcp_output_fill_options.isra.0.constprop.5>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801af8a:	1d23      	adds	r3, r4, #4
 801af8c:	4629      	mov	r1, r5
 801af8e:	4622      	mov	r2, r4
 801af90:	4620      	mov	r0, r4
 801af92:	f7ff f989 	bl	801a2a8 <tcp_output_control_segment>
  if (err != ERR_OK) {
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801af96:	8b63      	ldrh	r3, [r4, #26]
  if (err != ERR_OK) {
 801af98:	b918      	cbnz	r0, 801afa2 <tcp_send_empty_ack+0x36>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801af9a:	f023 0303 	bic.w	r3, r3, #3
 801af9e:	8363      	strh	r3, [r4, #26]
  }

  return err;
}
 801afa0:	bd38      	pop	{r3, r4, r5, pc}
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801afa2:	f043 0303 	orr.w	r3, r3, #3
 801afa6:	8363      	strh	r3, [r4, #26]
}
 801afa8:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801afaa:	4b07      	ldr	r3, [pc, #28]	; (801afc8 <tcp_send_empty_ack+0x5c>)
 801afac:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801afb0:	4906      	ldr	r1, [pc, #24]	; (801afcc <tcp_send_empty_ack+0x60>)
 801afb2:	4807      	ldr	r0, [pc, #28]	; (801afd0 <tcp_send_empty_ack+0x64>)
 801afb4:	f005 fd90 	bl	8020ad8 <iprintf>
 801afb8:	e7db      	b.n	801af72 <tcp_send_empty_ack+0x6>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801afba:	8b63      	ldrh	r3, [r4, #26]
    return ERR_BUF;
 801afbc:	f06f 0001 	mvn.w	r0, #1
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801afc0:	f043 0303 	orr.w	r3, r3, #3
 801afc4:	8363      	strh	r3, [r4, #26]
}
 801afc6:	bd38      	pop	{r3, r4, r5, pc}
 801afc8:	0803e888 	.word	0x0803e888
 801afcc:	0803e9ec 	.word	0x0803e9ec
 801afd0:	08026a84 	.word	0x08026a84

0801afd4 <tcp_output>:
{
 801afd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801afd8:	4604      	mov	r4, r0
{
 801afda:	b085      	sub	sp, #20
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801afdc:	2800      	cmp	r0, #0
 801afde:	f000 81b3 	beq.w	801b348 <tcp_output+0x374>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801afe2:	7d23      	ldrb	r3, [r4, #20]
 801afe4:	2b01      	cmp	r3, #1
 801afe6:	f000 8137 	beq.w	801b258 <tcp_output+0x284>
  if (tcp_input_pcb == pcb) {
 801afea:	4bc2      	ldr	r3, [pc, #776]	; (801b2f4 <tcp_output+0x320>)
 801afec:	681b      	ldr	r3, [r3, #0]
 801afee:	42a3      	cmp	r3, r4
 801aff0:	f000 812e 	beq.w	801b250 <tcp_output+0x27c>
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801aff4:	f8b4 7060 	ldrh.w	r7, [r4, #96]	; 0x60
 801aff8:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
  seg = pcb->unsent;
 801affc:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801affe:	429f      	cmp	r7, r3
 801b000:	bf28      	it	cs
 801b002:	461f      	movcs	r7, r3
  if (seg == NULL) {
 801b004:	b955      	cbnz	r5, 801b01c <tcp_output+0x48>
    if (pcb->flags & TF_ACK_NOW) {
 801b006:	8b63      	ldrh	r3, [r4, #26]
 801b008:	0799      	lsls	r1, r3, #30
 801b00a:	f100 8142 	bmi.w	801b292 <tcp_output+0x2be>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801b00e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  return ERR_OK;
 801b012:	2000      	movs	r0, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801b014:	8363      	strh	r3, [r4, #26]
}
 801b016:	b005      	add	sp, #20
 801b018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801b01c:	7a20      	ldrb	r0, [r4, #8]
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801b01e:	f104 0904 	add.w	r9, r4, #4
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801b022:	2800      	cmp	r0, #0
 801b024:	f040 81b5 	bne.w	801b392 <tcp_output+0x3be>
    return ip_route(src, dst);
 801b028:	4648      	mov	r0, r9
 801b02a:	f003 f8cf 	bl	801e1cc <ip4_route>
 801b02e:	4682      	mov	sl, r0
  if (netif == NULL) {
 801b030:	f1ba 0f00 	cmp.w	sl, #0
 801b034:	f000 81ba 	beq.w	801b3ac <tcp_output+0x3d8>
  if (ip_addr_isany(&pcb->local_ip)) {
 801b038:	6823      	ldr	r3, [r4, #0]
 801b03a:	b913      	cbnz	r3, 801b042 <tcp_output+0x6e>
    ip_addr_copy(pcb->local_ip, *local_ip);
 801b03c:	f8da 3004 	ldr.w	r3, [sl, #4]
 801b040:	6023      	str	r3, [r4, #0]
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801b042:	68eb      	ldr	r3, [r5, #12]
 801b044:	6858      	ldr	r0, [r3, #4]
 801b046:	f7f9 fd85 	bl	8014b54 <lwip_htonl>
 801b04a:	892b      	ldrh	r3, [r5, #8]
 801b04c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 801b04e:	1a9b      	subs	r3, r3, r2
 801b050:	4418      	add	r0, r3
 801b052:	42b8      	cmp	r0, r7
 801b054:	f200 8108 	bhi.w	801b268 <tcp_output+0x294>
  pcb->persist_backoff = 0;
 801b058:	2300      	movs	r3, #0
  useg = pcb->unacked;
 801b05a:	f8d4 8070 	ldr.w	r8, [r4, #112]	; 0x70
  pcb->persist_backoff = 0;
 801b05e:	f884 3099 	strb.w	r3, [r4, #153]	; 0x99
  if (useg != NULL) {
 801b062:	f1b8 0f00 	cmp.w	r8, #0
 801b066:	d101      	bne.n	801b06c <tcp_output+0x98>
 801b068:	e004      	b.n	801b074 <tcp_output+0xa0>
 801b06a:	4698      	mov	r8, r3
    for (; useg->next != NULL; useg = useg->next);
 801b06c:	f8d8 3000 	ldr.w	r3, [r8]
 801b070:	2b00      	cmp	r3, #0
 801b072:	d1fa      	bne.n	801b06a <tcp_output+0x96>
    LWIP_ASSERT("RST not expected here!",
 801b074:	464e      	mov	r6, r9
 801b076:	e048      	b.n	801b10a <tcp_output+0x136>
    if (pcb->state != SYN_SENT) {
 801b078:	7d23      	ldrb	r3, [r4, #20]
    pcb->unsent = seg->next;
 801b07a:	682a      	ldr	r2, [r5, #0]
    if (pcb->state != SYN_SENT) {
 801b07c:	2b02      	cmp	r3, #2
    pcb->unsent = seg->next;
 801b07e:	66e2      	str	r2, [r4, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801b080:	d003      	beq.n	801b08a <tcp_output+0xb6>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b082:	8b63      	ldrh	r3, [r4, #26]
 801b084:	f023 0303 	bic.w	r3, r3, #3
 801b088:	8363      	strh	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801b08a:	68eb      	ldr	r3, [r5, #12]
 801b08c:	6858      	ldr	r0, [r3, #4]
 801b08e:	f7f9 fd61 	bl	8014b54 <lwip_htonl>
 801b092:	68eb      	ldr	r3, [r5, #12]
 801b094:	4681      	mov	r9, r0
 801b096:	f8b5 b008 	ldrh.w	fp, [r5, #8]
 801b09a:	8998      	ldrh	r0, [r3, #12]
 801b09c:	f7f9 fd56 	bl	8014b4c <lwip_htons>
 801b0a0:	f010 0003 	ands.w	r0, r0, #3
 801b0a4:	44d9      	add	r9, fp
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801b0a6:	6d23      	ldr	r3, [r4, #80]	; 0x50
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801b0a8:	bf18      	it	ne
 801b0aa:	2001      	movne	r0, #1
 801b0ac:	4448      	add	r0, r9
    if (TCP_TCPLEN(seg) > 0) {
 801b0ae:	f8b5 9008 	ldrh.w	r9, [r5, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801b0b2:	1a1b      	subs	r3, r3, r0
 801b0b4:	2b00      	cmp	r3, #0
    if (TCP_TCPLEN(seg) > 0) {
 801b0b6:	68eb      	ldr	r3, [r5, #12]
      pcb->snd_nxt = snd_nxt;
 801b0b8:	bfb8      	it	lt
 801b0ba:	6520      	strlt	r0, [r4, #80]	; 0x50
    if (TCP_TCPLEN(seg) > 0) {
 801b0bc:	8998      	ldrh	r0, [r3, #12]
 801b0be:	f7f9 fd45 	bl	8014b4c <lwip_htons>
 801b0c2:	f010 0003 	ands.w	r0, r0, #3
 801b0c6:	bf18      	it	ne
 801b0c8:	2001      	movne	r0, #1
 801b0ca:	eb10 0f09 	cmn.w	r0, r9
 801b0ce:	f000 80ee 	beq.w	801b2ae <tcp_output+0x2da>
      seg->next = NULL;
 801b0d2:	2200      	movs	r2, #0
      if (pcb->unacked == NULL) {
 801b0d4:	6f23      	ldr	r3, [r4, #112]	; 0x70
      seg->next = NULL;
 801b0d6:	602a      	str	r2, [r5, #0]
      if (pcb->unacked == NULL) {
 801b0d8:	2b00      	cmp	r3, #0
 801b0da:	f000 80ec 	beq.w	801b2b6 <tcp_output+0x2e2>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801b0de:	68eb      	ldr	r3, [r5, #12]
 801b0e0:	6858      	ldr	r0, [r3, #4]
 801b0e2:	f7f9 fd37 	bl	8014b54 <lwip_htonl>
 801b0e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b0ea:	4681      	mov	r9, r0
 801b0ec:	6858      	ldr	r0, [r3, #4]
 801b0ee:	f7f9 fd31 	bl	8014b54 <lwip_htonl>
 801b0f2:	eba9 0000 	sub.w	r0, r9, r0
 801b0f6:	2800      	cmp	r0, #0
 801b0f8:	f2c0 812e 	blt.w	801b358 <tcp_output+0x384>
          useg->next = seg;
 801b0fc:	f8c8 5000 	str.w	r5, [r8]
 801b100:	46a8      	mov	r8, r5
    seg = pcb->unsent;
 801b102:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  while (seg != NULL &&
 801b104:	2d00      	cmp	r5, #0
 801b106:	f000 8148 	beq.w	801b39a <tcp_output+0x3c6>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801b10a:	68eb      	ldr	r3, [r5, #12]
 801b10c:	6858      	ldr	r0, [r3, #4]
 801b10e:	f7f9 fd21 	bl	8014b54 <lwip_htonl>
 801b112:	6c63      	ldr	r3, [r4, #68]	; 0x44
 801b114:	892a      	ldrh	r2, [r5, #8]
 801b116:	1ac0      	subs	r0, r0, r3
 801b118:	4410      	add	r0, r2
  while (seg != NULL &&
 801b11a:	42b8      	cmp	r0, r7
 801b11c:	f200 813f 	bhi.w	801b39e <tcp_output+0x3ca>
    LWIP_ASSERT("RST not expected here!",
 801b120:	68eb      	ldr	r3, [r5, #12]
 801b122:	8998      	ldrh	r0, [r3, #12]
 801b124:	f7f9 fd12 	bl	8014b4c <lwip_htons>
 801b128:	0742      	lsls	r2, r0, #29
 801b12a:	f100 80b8 	bmi.w	801b29e <tcp_output+0x2ca>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801b12e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801b130:	b163      	cbz	r3, 801b14c <tcp_output+0x178>
 801b132:	8b62      	ldrh	r2, [r4, #26]
 801b134:	f012 0f44 	tst.w	r2, #68	; 0x44
 801b138:	4613      	mov	r3, r2
 801b13a:	d107      	bne.n	801b14c <tcp_output+0x178>
 801b13c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801b13e:	2900      	cmp	r1, #0
 801b140:	f000 80c2 	beq.w	801b2c8 <tcp_output+0x2f4>
 801b144:	6808      	ldr	r0, [r1, #0]
 801b146:	2800      	cmp	r0, #0
 801b148:	f000 80b8 	beq.w	801b2bc <tcp_output+0x2e8>
    if (pcb->state != SYN_SENT) {
 801b14c:	7d23      	ldrb	r3, [r4, #20]
 801b14e:	2b02      	cmp	r3, #2
 801b150:	d009      	beq.n	801b166 <tcp_output+0x192>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801b152:	68eb      	ldr	r3, [r5, #12]
 801b154:	2010      	movs	r0, #16
 801b156:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 801b15a:	f7f9 fcf7 	bl	8014b4c <lwip_htons>
 801b15e:	68eb      	ldr	r3, [r5, #12]
 801b160:	ea49 0000 	orr.w	r0, r9, r0
 801b164:	8198      	strh	r0, [r3, #12]
  if (tcp_output_segment_busy(seg)) {
 801b166:	4628      	mov	r0, r5
 801b168:	f7fe ff2c 	bl	8019fc4 <tcp_output_segment_busy>
 801b16c:	2800      	cmp	r0, #0
 801b16e:	d183      	bne.n	801b078 <tcp_output+0xa4>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801b170:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801b174:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801b176:	f7f9 fced 	bl	8014b54 <lwip_htonl>
 801b17a:	f8c9 0008 	str.w	r0, [r9, #8]
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801b17e:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 801b180:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801b184:	f7f9 fce2 	bl	8014b4c <lwip_htons>
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801b188:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801b18a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801b18c:	f8a9 000e 	strh.w	r0, [r9, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801b190:	4413      	add	r3, r2
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801b192:	f8d5 900c 	ldr.w	r9, [r5, #12]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801b196:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801b198:	7aab      	ldrb	r3, [r5, #10]
 801b19a:	07db      	lsls	r3, r3, #31
 801b19c:	f100 80c3 	bmi.w	801b326 <tcp_output+0x352>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801b1a0:	f109 0b14 	add.w	fp, r9, #20
  if (pcb->rtime < 0) {
 801b1a4:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	; 0x30
 801b1a8:	2b00      	cmp	r3, #0
 801b1aa:	da01      	bge.n	801b1b0 <tcp_output+0x1dc>
    pcb->rtime = 0;
 801b1ac:	2300      	movs	r3, #0
 801b1ae:	8623      	strh	r3, [r4, #48]	; 0x30
  if (pcb->rttest == 0) {
 801b1b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b1b2:	2b00      	cmp	r3, #0
 801b1b4:	f000 80ac 	beq.w	801b310 <tcp_output+0x33c>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801b1b8:	6868      	ldr	r0, [r5, #4]
  seg->tcphdr->chksum = 0;
 801b1ba:	2100      	movs	r1, #0
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801b1bc:	6843      	ldr	r3, [r0, #4]
  seg->p->tot_len -= len;
 801b1be:	8902      	ldrh	r2, [r0, #8]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801b1c0:	eba9 0303 	sub.w	r3, r9, r3
  seg->p->len -= len;
 801b1c4:	f8b0 c00a 	ldrh.w	ip, [r0, #10]
  seg->p->payload = seg->tcphdr;
 801b1c8:	f8c0 9004 	str.w	r9, [r0, #4]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801b1cc:	b29b      	uxth	r3, r3
  seg->p->tot_len -= len;
 801b1ce:	1ad2      	subs	r2, r2, r3
  seg->p->len -= len;
 801b1d0:	ebac 0303 	sub.w	r3, ip, r3
  seg->p->tot_len -= len;
 801b1d4:	b292      	uxth	r2, r2
  seg->p->len -= len;
 801b1d6:	8143      	strh	r3, [r0, #10]
  seg->p->tot_len -= len;
 801b1d8:	8102      	strh	r2, [r0, #8]
  seg->tcphdr->chksum = 0;
 801b1da:	f889 1010 	strb.w	r1, [r9, #16]
 801b1de:	f889 1011 	strb.w	r1, [r9, #17]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801b1e2:	7aab      	ldrb	r3, [r5, #10]
 801b1e4:	009b      	lsls	r3, r3, #2
 801b1e6:	f003 0304 	and.w	r3, r3, #4
 801b1ea:	3314      	adds	r3, #20
 801b1ec:	444b      	add	r3, r9
 801b1ee:	459b      	cmp	fp, r3
 801b1f0:	d00a      	beq.n	801b208 <tcp_output+0x234>
 801b1f2:	f240 621c 	movw	r2, #1564	; 0x61c
 801b1f6:	4b40      	ldr	r3, [pc, #256]	; (801b2f8 <tcp_output+0x324>)
 801b1f8:	4940      	ldr	r1, [pc, #256]	; (801b2fc <tcp_output+0x328>)
 801b1fa:	4841      	ldr	r0, [pc, #260]	; (801b300 <tcp_output+0x32c>)
 801b1fc:	f005 fc6c 	bl	8020ad8 <iprintf>
 801b200:	6868      	ldr	r0, [r5, #4]
 801b202:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801b206:	8902      	ldrh	r2, [r0, #8]
    seg->tcphdr->chksum = ip_chksum_pseudo(seg->p, IP_PROTO_TCP,
 801b208:	4623      	mov	r3, r4
 801b20a:	2106      	movs	r1, #6
 801b20c:	9600      	str	r6, [sp, #0]
 801b20e:	f7fa fa59 	bl	80156c4 <ip_chksum_pseudo>
  TCP_STATS_INC(tcp.xmit);
 801b212:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 801b30c <tcp_output+0x338>
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801b216:	f04f 0e06 	mov.w	lr, #6
    seg->tcphdr->chksum = ip_chksum_pseudo(seg->p, IP_PROTO_TCP,
 801b21a:	f8a9 0010 	strh.w	r0, [r9, #16]
  TCP_STATS_INC(tcp.xmit);
 801b21e:	f8bc 3090 	ldrh.w	r3, [ip, #144]	; 0x90
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801b222:	4632      	mov	r2, r6
 801b224:	6868      	ldr	r0, [r5, #4]
 801b226:	4621      	mov	r1, r4
  TCP_STATS_INC(tcp.xmit);
 801b228:	3301      	adds	r3, #1
 801b22a:	f8ac 3090 	strh.w	r3, [ip, #144]	; 0x90
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801b22e:	7ae3      	ldrb	r3, [r4, #11]
 801b230:	e9cd ea01 	strd	lr, sl, [sp, #4]
 801b234:	f894 c00a 	ldrb.w	ip, [r4, #10]
 801b238:	f8cd c000 	str.w	ip, [sp]
 801b23c:	f003 f9de 	bl	801e5fc <ip4_output_if>
    if (err != ERR_OK) {
 801b240:	2800      	cmp	r0, #0
 801b242:	f43f af19 	beq.w	801b078 <tcp_output+0xa4>
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801b246:	8b63      	ldrh	r3, [r4, #26]
 801b248:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b24c:	8363      	strh	r3, [r4, #26]
      return err;
 801b24e:	e6e2      	b.n	801b016 <tcp_output+0x42>
    return ERR_OK;
 801b250:	2000      	movs	r0, #0
}
 801b252:	b005      	add	sp, #20
 801b254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801b258:	4b27      	ldr	r3, [pc, #156]	; (801b2f8 <tcp_output+0x324>)
 801b25a:	f240 42e4 	movw	r2, #1252	; 0x4e4
 801b25e:	4929      	ldr	r1, [pc, #164]	; (801b304 <tcp_output+0x330>)
 801b260:	4827      	ldr	r0, [pc, #156]	; (801b300 <tcp_output+0x32c>)
 801b262:	f005 fc39 	bl	8020ad8 <iprintf>
 801b266:	e6c0      	b.n	801afea <tcp_output+0x16>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801b268:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 801b26c:	42bb      	cmp	r3, r7
 801b26e:	f47f aeca 	bne.w	801b006 <tcp_output+0x32>
 801b272:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801b274:	2b00      	cmp	r3, #0
 801b276:	f47f aec6 	bne.w	801b006 <tcp_output+0x32>
 801b27a:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 801b27e:	2b00      	cmp	r3, #0
 801b280:	f47f aec1 	bne.w	801b006 <tcp_output+0x32>
      pcb->persist_cnt = 0;
 801b284:	f44f 7280 	mov.w	r2, #256	; 0x100
      pcb->persist_backoff = 1;
 801b288:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
      pcb->persist_cnt = 0;
 801b28c:	f8a4 2098 	strh.w	r2, [r4, #152]	; 0x98
 801b290:	e6b9      	b.n	801b006 <tcp_output+0x32>
      return tcp_send_empty_ack(pcb);
 801b292:	4620      	mov	r0, r4
}
 801b294:	b005      	add	sp, #20
 801b296:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      return tcp_send_empty_ack(pcb);
 801b29a:	f7ff be67 	b.w	801af6c <tcp_send_empty_ack>
    LWIP_ASSERT("RST not expected here!",
 801b29e:	4b16      	ldr	r3, [pc, #88]	; (801b2f8 <tcp_output+0x324>)
 801b2a0:	f240 5237 	movw	r2, #1335	; 0x537
 801b2a4:	4918      	ldr	r1, [pc, #96]	; (801b308 <tcp_output+0x334>)
 801b2a6:	4816      	ldr	r0, [pc, #88]	; (801b300 <tcp_output+0x32c>)
 801b2a8:	f005 fc16 	bl	8020ad8 <iprintf>
 801b2ac:	e73f      	b.n	801b12e <tcp_output+0x15a>
      tcp_seg_free(seg);
 801b2ae:	4628      	mov	r0, r5
 801b2b0:	f7fc f8ee 	bl	8017490 <tcp_seg_free>
 801b2b4:	e725      	b.n	801b102 <tcp_output+0x12e>
        pcb->unacked = seg;
 801b2b6:	6725      	str	r5, [r4, #112]	; 0x70
 801b2b8:	46a8      	mov	r8, r5
 801b2ba:	e722      	b.n	801b102 <tcp_output+0x12e>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801b2bc:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 801b2c0:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 801b2c2:	4584      	cmp	ip, r0
 801b2c4:	f4bf af42 	bcs.w	801b14c <tcp_output+0x178>
 801b2c8:	f8b4 0064 	ldrh.w	r0, [r4, #100]	; 0x64
 801b2cc:	2800      	cmp	r0, #0
 801b2ce:	f43f af3d 	beq.w	801b14c <tcp_output+0x178>
 801b2d2:	f8b4 0066 	ldrh.w	r0, [r4, #102]	; 0x66
 801b2d6:	2808      	cmp	r0, #8
 801b2d8:	f63f af38 	bhi.w	801b14c <tcp_output+0x178>
 801b2dc:	f012 0fa0 	tst.w	r2, #160	; 0xa0
 801b2e0:	f47f af34 	bne.w	801b14c <tcp_output+0x178>
  if (pcb->unsent == NULL) {
 801b2e4:	2900      	cmp	r1, #0
 801b2e6:	f47f ae92 	bne.w	801b00e <tcp_output+0x3a>
    pcb->unsent_oversize = 0;
 801b2ea:	2100      	movs	r1, #0
 801b2ec:	4613      	mov	r3, r2
 801b2ee:	f8a4 1068 	strh.w	r1, [r4, #104]	; 0x68
 801b2f2:	e68c      	b.n	801b00e <tcp_output+0x3a>
 801b2f4:	2003e28c 	.word	0x2003e28c
 801b2f8:	0803e888 	.word	0x0803e888
 801b2fc:	0803e7c8 	.word	0x0803e7c8
 801b300:	08026a84 	.word	0x08026a84
 801b304:	0803e788 	.word	0x0803e788
 801b308:	0803e7b0 	.word	0x0803e7b0
 801b30c:	2003e16c 	.word	0x2003e16c
    pcb->rttest = tcp_ticks;
 801b310:	4b28      	ldr	r3, [pc, #160]	; (801b3b4 <tcp_output+0x3e0>)
 801b312:	681b      	ldr	r3, [r3, #0]
 801b314:	6363      	str	r3, [r4, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801b316:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801b31a:	f7f9 fc1b 	bl	8014b54 <lwip_htonl>
 801b31e:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801b322:	63a0      	str	r0, [r4, #56]	; 0x38
 801b324:	e748      	b.n	801b1b8 <tcp_output+0x1e4>
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801b326:	4632      	mov	r2, r6
 801b328:	4651      	mov	r1, sl
 801b32a:	f44f 7006 	mov.w	r0, #536	; 0x218
    opts += 1;
 801b32e:	f109 0b18 	add.w	fp, r9, #24
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801b332:	f7fd f85d 	bl	80183f0 <tcp_eff_send_mss_netif>
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801b336:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 801b33a:	f7f9 fc0b 	bl	8014b54 <lwip_htonl>
 801b33e:	f8c9 0014 	str.w	r0, [r9, #20]
 801b342:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801b346:	e72d      	b.n	801b1a4 <tcp_output+0x1d0>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801b348:	4b1b      	ldr	r3, [pc, #108]	; (801b3b8 <tcp_output+0x3e4>)
 801b34a:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801b34e:	491b      	ldr	r1, [pc, #108]	; (801b3bc <tcp_output+0x3e8>)
 801b350:	481b      	ldr	r0, [pc, #108]	; (801b3c0 <tcp_output+0x3ec>)
 801b352:	f005 fbc1 	bl	8020ad8 <iprintf>
 801b356:	e644      	b.n	801afe2 <tcp_output+0xe>
          while (*cur_seg &&
 801b358:	6f23      	ldr	r3, [r4, #112]	; 0x70
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801b35a:	f104 0b70 	add.w	fp, r4, #112	; 0x70
          while (*cur_seg &&
 801b35e:	b92b      	cbnz	r3, 801b36c <tcp_output+0x398>
 801b360:	e013      	b.n	801b38a <tcp_output+0x3b6>
            cur_seg = &((*cur_seg)->next );
 801b362:	f8db b000 	ldr.w	fp, [fp]
          while (*cur_seg &&
 801b366:	f8db 3000 	ldr.w	r3, [fp]
 801b36a:	b173      	cbz	r3, 801b38a <tcp_output+0x3b6>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801b36c:	68db      	ldr	r3, [r3, #12]
 801b36e:	6858      	ldr	r0, [r3, #4]
 801b370:	f7f9 fbf0 	bl	8014b54 <lwip_htonl>
 801b374:	68eb      	ldr	r3, [r5, #12]
 801b376:	4681      	mov	r9, r0
 801b378:	6858      	ldr	r0, [r3, #4]
 801b37a:	f7f9 fbeb 	bl	8014b54 <lwip_htonl>
 801b37e:	eba9 0000 	sub.w	r0, r9, r0
          while (*cur_seg &&
 801b382:	2800      	cmp	r0, #0
 801b384:	dbed      	blt.n	801b362 <tcp_output+0x38e>
 801b386:	f8db 3000 	ldr.w	r3, [fp]
          seg->next = (*cur_seg);
 801b38a:	602b      	str	r3, [r5, #0]
          (*cur_seg) = seg;
 801b38c:	f8cb 5000 	str.w	r5, [fp]
 801b390:	e6b7      	b.n	801b102 <tcp_output+0x12e>
    return netif_get_by_index(pcb->netif_idx);
 801b392:	f7fb f963 	bl	801665c <netif_get_by_index>
 801b396:	4682      	mov	sl, r0
 801b398:	e64a      	b.n	801b030 <tcp_output+0x5c>
 801b39a:	8b62      	ldrh	r2, [r4, #26]
 801b39c:	e7a5      	b.n	801b2ea <tcp_output+0x316>
 801b39e:	8b62      	ldrh	r2, [r4, #26]
 801b3a0:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801b3a2:	4613      	mov	r3, r2
  if (pcb->unsent == NULL) {
 801b3a4:	2900      	cmp	r1, #0
 801b3a6:	f47f ae32 	bne.w	801b00e <tcp_output+0x3a>
 801b3aa:	e79e      	b.n	801b2ea <tcp_output+0x316>
    return ERR_RTE;
 801b3ac:	f06f 0003 	mvn.w	r0, #3
 801b3b0:	e631      	b.n	801b016 <tcp_output+0x42>
 801b3b2:	bf00      	nop
 801b3b4:	2003e27c 	.word	0x2003e27c
 801b3b8:	0803e888 	.word	0x0803e888
 801b3bc:	0803e770 	.word	0x0803e770
 801b3c0:	08026a84 	.word	0x08026a84

0801b3c4 <tcp_rexmit_rto_commit>:
{
 801b3c4:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801b3c6:	4604      	mov	r4, r0
 801b3c8:	b158      	cbz	r0, 801b3e2 <tcp_rexmit_rto_commit+0x1e>
  if (pcb->nrtx < 0xFF) {
 801b3ca:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 801b3ce:	2bff      	cmp	r3, #255	; 0xff
 801b3d0:	d002      	beq.n	801b3d8 <tcp_rexmit_rto_commit+0x14>
    ++pcb->nrtx;
 801b3d2:	3301      	adds	r3, #1
 801b3d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 801b3d8:	4620      	mov	r0, r4
}
 801b3da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 801b3de:	f7ff bdf9 	b.w	801afd4 <tcp_output>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801b3e2:	4b04      	ldr	r3, [pc, #16]	; (801b3f4 <tcp_rexmit_rto_commit+0x30>)
 801b3e4:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801b3e8:	4903      	ldr	r1, [pc, #12]	; (801b3f8 <tcp_rexmit_rto_commit+0x34>)
 801b3ea:	4804      	ldr	r0, [pc, #16]	; (801b3fc <tcp_rexmit_rto_commit+0x38>)
 801b3ec:	f005 fb74 	bl	8020ad8 <iprintf>
 801b3f0:	e7eb      	b.n	801b3ca <tcp_rexmit_rto_commit+0x6>
 801b3f2:	bf00      	nop
 801b3f4:	0803e888 	.word	0x0803e888
 801b3f8:	0803e96c 	.word	0x0803e96c
 801b3fc:	08026a84 	.word	0x08026a84

0801b400 <tcp_rexmit_rto>:
{
 801b400:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801b402:	4604      	mov	r4, r0
 801b404:	b148      	cbz	r0, 801b41a <tcp_rexmit_rto+0x1a>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801b406:	4620      	mov	r0, r4
 801b408:	f7ff fcaa 	bl	801ad60 <tcp_rexmit_rto_prepare>
 801b40c:	b100      	cbz	r0, 801b410 <tcp_rexmit_rto+0x10>
}
 801b40e:	bd10      	pop	{r4, pc}
    tcp_rexmit_rto_commit(pcb);
 801b410:	4620      	mov	r0, r4
}
 801b412:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    tcp_rexmit_rto_commit(pcb);
 801b416:	f7ff bfd5 	b.w	801b3c4 <tcp_rexmit_rto_commit>
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801b41a:	4b04      	ldr	r3, [pc, #16]	; (801b42c <tcp_rexmit_rto+0x2c>)
 801b41c:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801b420:	4903      	ldr	r1, [pc, #12]	; (801b430 <tcp_rexmit_rto+0x30>)
 801b422:	4804      	ldr	r0, [pc, #16]	; (801b434 <tcp_rexmit_rto+0x34>)
 801b424:	f005 fb58 	bl	8020ad8 <iprintf>
 801b428:	e7ed      	b.n	801b406 <tcp_rexmit_rto+0x6>
 801b42a:	bf00      	nop
 801b42c:	0803e888 	.word	0x0803e888
 801b430:	0803e950 	.word	0x0803e950
 801b434:	08026a84 	.word	0x08026a84

0801b438 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801b438:	b570      	push	{r4, r5, r6, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801b43a:	4604      	mov	r4, r0
 801b43c:	b1a0      	cbz	r0, 801b468 <tcp_keepalive+0x30>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801b43e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801b440:	3801      	subs	r0, #1
 801b442:	f7f9 fb87 	bl	8014b54 <lwip_htonl>
 801b446:	2100      	movs	r1, #0
 801b448:	4602      	mov	r2, r0
 801b44a:	4620      	mov	r0, r4
 801b44c:	f7fe fef2 	bl	801a234 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 801b450:	4605      	mov	r5, r0
 801b452:	b188      	cbz	r0, 801b478 <tcp_keepalive+0x40>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b454:	f7fe ff18 	bl	801a288 <tcp_output_fill_options.isra.0.constprop.5>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b458:	4629      	mov	r1, r5
 801b45a:	1d23      	adds	r3, r4, #4
 801b45c:	4622      	mov	r2, r4
 801b45e:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801b460:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b464:	f7fe bf20 	b.w	801a2a8 <tcp_output_control_segment>
  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801b468:	4b05      	ldr	r3, [pc, #20]	; (801b480 <tcp_keepalive+0x48>)
 801b46a:	f640 0224 	movw	r2, #2084	; 0x824
 801b46e:	4905      	ldr	r1, [pc, #20]	; (801b484 <tcp_keepalive+0x4c>)
 801b470:	4805      	ldr	r0, [pc, #20]	; (801b488 <tcp_keepalive+0x50>)
 801b472:	f005 fb31 	bl	8020ad8 <iprintf>
 801b476:	e7e2      	b.n	801b43e <tcp_keepalive+0x6>
}
 801b478:	f04f 30ff 	mov.w	r0, #4294967295
 801b47c:	bd70      	pop	{r4, r5, r6, pc}
 801b47e:	bf00      	nop
 801b480:	0803e888 	.word	0x0803e888
 801b484:	0803e754 	.word	0x0803e754
 801b488:	08026a84 	.word	0x08026a84

0801b48c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801b48c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801b490:	4604      	mov	r4, r0
 801b492:	2800      	cmp	r0, #0
 801b494:	d054      	beq.n	801b540 <tcp_zero_window_probe+0xb4>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801b496:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 801b498:	2d00      	cmp	r5, #0
 801b49a:	d04a      	beq.n	801b532 <tcp_zero_window_probe+0xa6>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801b49c:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 801b4a0:	2bff      	cmp	r3, #255	; 0xff
 801b4a2:	d002      	beq.n	801b4aa <tcp_zero_window_probe+0x1e>
    ++pcb->persist_probe;
 801b4a4:	3301      	adds	r3, #1
 801b4a6:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801b4aa:	68eb      	ldr	r3, [r5, #12]
 801b4ac:	8998      	ldrh	r0, [r3, #12]
 801b4ae:	f7f9 fb4d 	bl	8014b4c <lwip_htons>
 801b4b2:	07c2      	lsls	r2, r0, #31
 801b4b4:	68eb      	ldr	r3, [r5, #12]
 801b4b6:	d426      	bmi.n	801b506 <tcp_zero_window_probe+0x7a>
 801b4b8:	685a      	ldr	r2, [r3, #4]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801b4ba:	2101      	movs	r1, #1
 801b4bc:	4620      	mov	r0, r4
 801b4be:	f7fe feb9 	bl	801a234 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 801b4c2:	4606      	mov	r6, r0
 801b4c4:	2800      	cmp	r0, #0
 801b4c6:	d037      	beq.n	801b538 <tcp_zero_window_probe+0xac>
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801b4c8:	6868      	ldr	r0, [r5, #4]
 801b4ca:	2201      	movs	r2, #1
 801b4cc:	892f      	ldrh	r7, [r5, #8]
 801b4ce:	8903      	ldrh	r3, [r0, #8]
    char *d = ((char *)p->payload + TCP_HLEN);
 801b4d0:	6871      	ldr	r1, [r6, #4]
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801b4d2:	1bdb      	subs	r3, r3, r7
 801b4d4:	3114      	adds	r1, #20
 801b4d6:	b29b      	uxth	r3, r3
 801b4d8:	f7fb fc36 	bl	8016d48 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801b4dc:	68eb      	ldr	r3, [r5, #12]
 801b4de:	6858      	ldr	r0, [r3, #4]
 801b4e0:	f7f9 fb38 	bl	8014b54 <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801b4e4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801b4e6:	3001      	adds	r0, #1
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801b4e8:	1a1b      	subs	r3, r3, r0
 801b4ea:	2b00      	cmp	r3, #0
    pcb->snd_nxt = snd_nxt;
 801b4ec:	bfb8      	it	lt
 801b4ee:	6520      	strlt	r0, [r4, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b4f0:	4630      	mov	r0, r6
 801b4f2:	f7fe fec9 	bl	801a288 <tcp_output_fill_options.isra.0.constprop.5>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b4f6:	4631      	mov	r1, r6
 801b4f8:	1d23      	adds	r3, r4, #4
 801b4fa:	4622      	mov	r2, r4
 801b4fc:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801b4fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b502:	f7fe bed1 	b.w	801a2a8 <tcp_output_control_segment>
  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801b506:	8929      	ldrh	r1, [r5, #8]
 801b508:	685a      	ldr	r2, [r3, #4]
 801b50a:	2900      	cmp	r1, #0
 801b50c:	d1d5      	bne.n	801b4ba <tcp_zero_window_probe+0x2e>
  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801b50e:	4620      	mov	r0, r4
 801b510:	f7fe fe90 	bl	801a234 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 801b514:	4606      	mov	r6, r0
 801b516:	b178      	cbz	r0, 801b538 <tcp_zero_window_probe+0xac>
  tcphdr = (struct tcp_hdr *)p->payload;
 801b518:	f8d6 8004 	ldr.w	r8, [r6, #4]
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801b51c:	2011      	movs	r0, #17
 801b51e:	f9b8 700c 	ldrsh.w	r7, [r8, #12]
 801b522:	f7f9 fb13 	bl	8014b4c <lwip_htons>
 801b526:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 801b52a:	4338      	orrs	r0, r7
 801b52c:	f8a8 000c 	strh.w	r0, [r8, #12]
 801b530:	e7d4      	b.n	801b4dc <tcp_zero_window_probe+0x50>
    return ERR_OK;
 801b532:	4628      	mov	r0, r5
}
 801b534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return ERR_MEM;
 801b538:	f04f 30ff 	mov.w	r0, #4294967295
}
 801b53c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801b540:	4b03      	ldr	r3, [pc, #12]	; (801b550 <tcp_zero_window_probe+0xc4>)
 801b542:	f640 024f 	movw	r2, #2127	; 0x84f
 801b546:	4903      	ldr	r1, [pc, #12]	; (801b554 <tcp_zero_window_probe+0xc8>)
 801b548:	4803      	ldr	r0, [pc, #12]	; (801b558 <tcp_zero_window_probe+0xcc>)
 801b54a:	f005 fac5 	bl	8020ad8 <iprintf>
 801b54e:	e7a2      	b.n	801b496 <tcp_zero_window_probe+0xa>
 801b550:	0803e888 	.word	0x0803e888
 801b554:	0803ecf4 	.word	0x0803ecf4
 801b558:	08026a84 	.word	0x08026a84

0801b55c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801b55c:	b570      	push	{r4, r5, r6, lr}
 801b55e:	4604      	mov	r4, r0
 801b560:	460e      	mov	r6, r1
 801b562:	4615      	mov	r5, r2
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801b564:	4913      	ldr	r1, [pc, #76]	; (801b5b4 <sys_timeout_abs+0x58>)
 801b566:	22bc      	movs	r2, #188	; 0xbc
 801b568:	200c      	movs	r0, #12
 801b56a:	f7fa fe5f 	bl	801622c <memp_malloc_fn>
  if (timeout == NULL) {
 801b56e:	b1c8      	cbz	r0, 801b5a4 <sys_timeout_abs+0x48>
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801b570:	4a11      	ldr	r2, [pc, #68]	; (801b5b8 <sys_timeout_abs+0x5c>)
  timeout->next = NULL;
 801b572:	2300      	movs	r3, #0
  timeout->h = handler;
 801b574:	6086      	str	r6, [r0, #8]
  if (next_timeout == NULL) {
 801b576:	6811      	ldr	r1, [r2, #0]
  timeout->arg = arg;
 801b578:	60c5      	str	r5, [r0, #12]
  timeout->next = NULL;
 801b57a:	e9c0 3400 	strd	r3, r4, [r0]
  if (next_timeout == NULL) {
 801b57e:	b121      	cbz	r1, 801b58a <sys_timeout_abs+0x2e>
    next_timeout = timeout;
    return;
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801b580:	684b      	ldr	r3, [r1, #4]
 801b582:	1ae3      	subs	r3, r4, r3
 801b584:	2b00      	cmp	r3, #0
 801b586:	da07      	bge.n	801b598 <sys_timeout_abs+0x3c>
    timeout->next = next_timeout;
 801b588:	6001      	str	r1, [r0, #0]
    next_timeout = timeout;
 801b58a:	6010      	str	r0, [r2, #0]
        t->next = timeout;
        break;
      }
    }
  }
}
 801b58c:	bd70      	pop	{r4, r5, r6, pc}
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801b58e:	685a      	ldr	r2, [r3, #4]
 801b590:	1aa2      	subs	r2, r4, r2
 801b592:	2a00      	cmp	r2, #0
 801b594:	db03      	blt.n	801b59e <sys_timeout_abs+0x42>
 801b596:	4619      	mov	r1, r3
 801b598:	680b      	ldr	r3, [r1, #0]
 801b59a:	2b00      	cmp	r3, #0
 801b59c:	d1f7      	bne.n	801b58e <sys_timeout_abs+0x32>
        timeout->next = t->next;
 801b59e:	6003      	str	r3, [r0, #0]
        t->next = timeout;
 801b5a0:	6008      	str	r0, [r1, #0]
}
 801b5a2:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801b5a4:	4b03      	ldr	r3, [pc, #12]	; (801b5b4 <sys_timeout_abs+0x58>)
 801b5a6:	22be      	movs	r2, #190	; 0xbe
 801b5a8:	4904      	ldr	r1, [pc, #16]	; (801b5bc <sys_timeout_abs+0x60>)
 801b5aa:	4805      	ldr	r0, [pc, #20]	; (801b5c0 <sys_timeout_abs+0x64>)
}
 801b5ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801b5b0:	f005 ba92 	b.w	8020ad8 <iprintf>
 801b5b4:	0803ed80 	.word	0x0803ed80
 801b5b8:	2002a430 	.word	0x2002a430
 801b5bc:	0803edb4 	.word	0x0803edb4
 801b5c0:	08026a84 	.word	0x08026a84

0801b5c4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801b5c4:	b510      	push	{r4, lr}
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801b5c6:	6843      	ldr	r3, [r0, #4]
{
 801b5c8:	4604      	mov	r4, r0
  cyclic->handler();
 801b5ca:	4798      	blx	r3

  now = sys_now();
 801b5cc:	f7f4 fdf6 	bl	80101bc <sys_now>
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801b5d0:	4b09      	ldr	r3, [pc, #36]	; (801b5f8 <lwip_cyclic_timer+0x34>)
 801b5d2:	6821      	ldr	r1, [r4, #0]
 801b5d4:	681b      	ldr	r3, [r3, #0]
 801b5d6:	440b      	add	r3, r1
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801b5d8:	1a1a      	subs	r2, r3, r0
 801b5da:	2a00      	cmp	r2, #0
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801b5dc:	4622      	mov	r2, r4
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801b5de:	db05      	blt.n	801b5ec <lwip_cyclic_timer+0x28>
  } else {
    /* correct cyclic interval with handler execution delay and sys_check_timeouts jitter */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801b5e0:	4618      	mov	r0, r3
 801b5e2:	4906      	ldr	r1, [pc, #24]	; (801b5fc <lwip_cyclic_timer+0x38>)
#endif
  }
}
 801b5e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801b5e8:	f7ff bfb8 	b.w	801b55c <sys_timeout_abs>
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801b5ec:	4408      	add	r0, r1
 801b5ee:	4903      	ldr	r1, [pc, #12]	; (801b5fc <lwip_cyclic_timer+0x38>)
}
 801b5f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801b5f4:	f7ff bfb2 	b.w	801b55c <sys_timeout_abs>
 801b5f8:	2002a42c 	.word	0x2002a42c
 801b5fc:	0801b5c5 	.word	0x0801b5c5

0801b600 <tcpip_tcp_timer>:
{
 801b600:	b508      	push	{r3, lr}
  tcp_tmr();
 801b602:	f7fc fec7 	bl	8018394 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801b606:	4b09      	ldr	r3, [pc, #36]	; (801b62c <tcpip_tcp_timer+0x2c>)
 801b608:	681b      	ldr	r3, [r3, #0]
 801b60a:	b913      	cbnz	r3, 801b612 <tcpip_tcp_timer+0x12>
 801b60c:	4b08      	ldr	r3, [pc, #32]	; (801b630 <tcpip_tcp_timer+0x30>)
 801b60e:	681b      	ldr	r3, [r3, #0]
 801b610:	b143      	cbz	r3, 801b624 <tcpip_tcp_timer+0x24>

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801b612:	f7f4 fdd3 	bl	80101bc <sys_now>

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b616:	2200      	movs	r2, #0
 801b618:	30fa      	adds	r0, #250	; 0xfa
 801b61a:	4906      	ldr	r1, [pc, #24]	; (801b634 <tcpip_tcp_timer+0x34>)
}
 801b61c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b620:	f7ff bf9c 	b.w	801b55c <sys_timeout_abs>
    tcpip_tcp_timer_active = 0;
 801b624:	4a04      	ldr	r2, [pc, #16]	; (801b638 <tcpip_tcp_timer+0x38>)
 801b626:	6013      	str	r3, [r2, #0]
}
 801b628:	bd08      	pop	{r3, pc}
 801b62a:	bf00      	nop
 801b62c:	2003e278 	.word	0x2003e278
 801b630:	2003e288 	.word	0x2003e288
 801b634:	0801b601 	.word	0x0801b601
 801b638:	2002a434 	.word	0x2002a434

0801b63c <tcp_timer_needed>:
{
 801b63c:	b508      	push	{r3, lr}
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801b63e:	4b0b      	ldr	r3, [pc, #44]	; (801b66c <tcp_timer_needed+0x30>)
 801b640:	681a      	ldr	r2, [r3, #0]
 801b642:	b98a      	cbnz	r2, 801b668 <tcp_timer_needed+0x2c>
 801b644:	4a0a      	ldr	r2, [pc, #40]	; (801b670 <tcp_timer_needed+0x34>)
 801b646:	6812      	ldr	r2, [r2, #0]
 801b648:	b152      	cbz	r2, 801b660 <tcp_timer_needed+0x24>
    tcpip_tcp_timer_active = 1;
 801b64a:	2201      	movs	r2, #1
 801b64c:	601a      	str	r2, [r3, #0]
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801b64e:	f7f4 fdb5 	bl	80101bc <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b652:	2200      	movs	r2, #0
 801b654:	30fa      	adds	r0, #250	; 0xfa
 801b656:	4907      	ldr	r1, [pc, #28]	; (801b674 <tcp_timer_needed+0x38>)
}
 801b658:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b65c:	f7ff bf7e 	b.w	801b55c <sys_timeout_abs>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801b660:	4a05      	ldr	r2, [pc, #20]	; (801b678 <tcp_timer_needed+0x3c>)
 801b662:	6812      	ldr	r2, [r2, #0]
 801b664:	2a00      	cmp	r2, #0
 801b666:	d1f0      	bne.n	801b64a <tcp_timer_needed+0xe>
}
 801b668:	bd08      	pop	{r3, pc}
 801b66a:	bf00      	nop
 801b66c:	2002a434 	.word	0x2002a434
 801b670:	2003e278 	.word	0x2003e278
 801b674:	0801b601 	.word	0x0801b601
 801b678:	2003e288 	.word	0x2003e288

0801b67c <sys_timeout>:
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801b67c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 801b680:	b570      	push	{r4, r5, r6, lr}
 801b682:	4604      	mov	r4, r0
 801b684:	460d      	mov	r5, r1
 801b686:	4616      	mov	r6, r2
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801b688:	d306      	bcc.n	801b698 <sys_timeout+0x1c>
 801b68a:	4b08      	ldr	r3, [pc, #32]	; (801b6ac <sys_timeout+0x30>)
 801b68c:	f240 1229 	movw	r2, #297	; 0x129
 801b690:	4907      	ldr	r1, [pc, #28]	; (801b6b0 <sys_timeout+0x34>)
 801b692:	4808      	ldr	r0, [pc, #32]	; (801b6b4 <sys_timeout+0x38>)
 801b694:	f005 fa20 	bl	8020ad8 <iprintf>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801b698:	f7f4 fd90 	bl	80101bc <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b69c:	4632      	mov	r2, r6
 801b69e:	4629      	mov	r1, r5
 801b6a0:	4420      	add	r0, r4
#endif
}
 801b6a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b6a6:	f7ff bf59 	b.w	801b55c <sys_timeout_abs>
 801b6aa:	bf00      	nop
 801b6ac:	0803ed80 	.word	0x0803ed80
 801b6b0:	0803ed48 	.word	0x0803ed48
 801b6b4:	08026a84 	.word	0x08026a84

0801b6b8 <sys_timeouts_init>:
{
 801b6b8:	b570      	push	{r4, r5, r6, lr}
 801b6ba:	4c0a      	ldr	r4, [pc, #40]	; (801b6e4 <sys_timeouts_init+0x2c>)
 801b6bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801b6c0:	4e09      	ldr	r6, [pc, #36]	; (801b6e8 <sys_timeouts_init+0x30>)
 801b6c2:	f104 0520 	add.w	r5, r4, #32
 801b6c6:	4622      	mov	r2, r4
 801b6c8:	4631      	mov	r1, r6
 801b6ca:	f7ff ffd7 	bl	801b67c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801b6ce:	42ac      	cmp	r4, r5
 801b6d0:	d007      	beq.n	801b6e2 <sys_timeouts_init+0x2a>
 801b6d2:	f854 0f08 	ldr.w	r0, [r4, #8]!
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801b6d6:	4631      	mov	r1, r6
 801b6d8:	4622      	mov	r2, r4
 801b6da:	f7ff ffcf 	bl	801b67c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801b6de:	42ac      	cmp	r4, r5
 801b6e0:	d1f7      	bne.n	801b6d2 <sys_timeouts_init+0x1a>
}
 801b6e2:	bd70      	pop	{r4, r5, r6, pc}
 801b6e4:	0803ed20 	.word	0x0803ed20
 801b6e8:	0801b5c5 	.word	0x0801b5c5

0801b6ec <sys_untimeout>:
 * @param handler callback function that would be called by the timeout
 * @param arg callback argument that would be passed to handler
*/
void
sys_untimeout(sys_timeout_handler handler, void *arg)
{
 801b6ec:	b430      	push	{r4, r5}
  struct sys_timeo *prev_t, *t;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801b6ee:	4d0d      	ldr	r5, [pc, #52]	; (801b724 <sys_untimeout+0x38>)
 801b6f0:	682b      	ldr	r3, [r5, #0]
 801b6f2:	b19b      	cbz	r3, 801b71c <sys_untimeout+0x30>
    return;
  }

  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 801b6f4:	2400      	movs	r4, #0
 801b6f6:	e003      	b.n	801b700 <sys_untimeout+0x14>
 801b6f8:	681a      	ldr	r2, [r3, #0]
 801b6fa:	461c      	mov	r4, r3
 801b6fc:	4613      	mov	r3, r2
 801b6fe:	b16a      	cbz	r2, 801b71c <sys_untimeout+0x30>
    if ((t->h == handler) && (t->arg == arg)) {
 801b700:	689a      	ldr	r2, [r3, #8]
 801b702:	4282      	cmp	r2, r0
 801b704:	d1f8      	bne.n	801b6f8 <sys_untimeout+0xc>
 801b706:	68da      	ldr	r2, [r3, #12]
 801b708:	428a      	cmp	r2, r1
 801b70a:	d1f5      	bne.n	801b6f8 <sys_untimeout+0xc>
 801b70c:	681a      	ldr	r2, [r3, #0]
      /* We have a match */
      /* Unlink from previous in list */
      if (prev_t == NULL) {
 801b70e:	b13c      	cbz	r4, 801b720 <sys_untimeout+0x34>
        next_timeout = t->next;
      } else {
        prev_t->next = t->next;
 801b710:	6022      	str	r2, [r4, #0]
      }
      memp_free(MEMP_SYS_TIMEOUT, t);
 801b712:	4619      	mov	r1, r3
 801b714:	200c      	movs	r0, #12
      return;
    }
  }
  return;
}
 801b716:	bc30      	pop	{r4, r5}
      memp_free(MEMP_SYS_TIMEOUT, t);
 801b718:	f7fa bdac 	b.w	8016274 <memp_free>
}
 801b71c:	bc30      	pop	{r4, r5}
 801b71e:	4770      	bx	lr
        next_timeout = t->next;
 801b720:	602a      	str	r2, [r5, #0]
 801b722:	e7f6      	b.n	801b712 <sys_untimeout+0x26>
 801b724:	2002a430 	.word	0x2002a430

0801b728 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801b728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801b72c:	f7f4 fd46 	bl	80101bc <sys_now>
 801b730:	4c0d      	ldr	r4, [pc, #52]	; (801b768 <sys_check_timeouts+0x40>)
 801b732:	4607      	mov	r7, r0

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
    handler = tmptimeout->h;
    arg = tmptimeout->arg;
    current_timeout_due_time = tmptimeout->time;
 801b734:	f8df 8034 	ldr.w	r8, [pc, #52]	; 801b76c <sys_check_timeouts+0x44>
 801b738:	e00c      	b.n	801b754 <sys_check_timeouts+0x2c>
    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801b73a:	685a      	ldr	r2, [r3, #4]
 801b73c:	1abd      	subs	r5, r7, r2
 801b73e:	2d00      	cmp	r5, #0
 801b740:	db0d      	blt.n	801b75e <sys_check_timeouts+0x36>
    next_timeout = tmptimeout->next;
 801b742:	681e      	ldr	r6, [r3, #0]
    handler = tmptimeout->h;
 801b744:	689d      	ldr	r5, [r3, #8]
    next_timeout = tmptimeout->next;
 801b746:	6026      	str	r6, [r4, #0]
    current_timeout_due_time = tmptimeout->time;
 801b748:	f8c8 2000 	str.w	r2, [r8]
    arg = tmptimeout->arg;
 801b74c:	68de      	ldr	r6, [r3, #12]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801b74e:	f7fa fd91 	bl	8016274 <memp_free>
    if (handler != NULL) {
 801b752:	b935      	cbnz	r5, 801b762 <sys_check_timeouts+0x3a>
    tmptimeout = next_timeout;
 801b754:	6823      	ldr	r3, [r4, #0]
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801b756:	200c      	movs	r0, #12
 801b758:	4619      	mov	r1, r3
    if (tmptimeout == NULL) {
 801b75a:	2b00      	cmp	r3, #0
 801b75c:	d1ed      	bne.n	801b73a <sys_check_timeouts+0x12>
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801b75e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      handler(arg);
 801b762:	4630      	mov	r0, r6
 801b764:	47a8      	blx	r5
 801b766:	e7f5      	b.n	801b754 <sys_check_timeouts+0x2c>
 801b768:	2002a430 	.word	0x2002a430
 801b76c:	2002a42c 	.word	0x2002a42c

0801b770 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801b770:	b510      	push	{r4, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801b772:	4c07      	ldr	r4, [pc, #28]	; (801b790 <sys_timeouts_sleeptime+0x20>)
 801b774:	6823      	ldr	r3, [r4, #0]
 801b776:	b13b      	cbz	r3, 801b788 <sys_timeouts_sleeptime+0x18>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
  }
  now = sys_now();
 801b778:	f7f4 fd20 	bl	80101bc <sys_now>
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801b77c:	6823      	ldr	r3, [r4, #0]
 801b77e:	685b      	ldr	r3, [r3, #4]
 801b780:	1a18      	subs	r0, r3, r0
    return 0;
 801b782:	bf48      	it	mi
 801b784:	2000      	movmi	r0, #0
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
    return ret;
  }
}
 801b786:	bd10      	pop	{r4, pc}
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801b788:	f04f 30ff 	mov.w	r0, #4294967295
}
 801b78c:	bd10      	pop	{r4, pc}
 801b78e:	bf00      	nop
 801b790:	2002a430 	.word	0x2002a430

0801b794 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801b794:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801b796:	f005 fa2f 	bl	8020bf8 <rand>
 801b79a:	4b02      	ldr	r3, [pc, #8]	; (801b7a4 <udp_init+0x10>)
 801b79c:	4a02      	ldr	r2, [pc, #8]	; (801b7a8 <udp_init+0x14>)
 801b79e:	4303      	orrs	r3, r0
 801b7a0:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 801b7a2:	bd08      	pop	{r3, pc}
 801b7a4:	ffffc000 	.word	0xffffc000
 801b7a8:	200003da 	.word	0x200003da

0801b7ac <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801b7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b7b0:	4689      	mov	r9, r1
 801b7b2:	b085      	sub	sp, #20

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801b7b4:	4680      	mov	r8, r0
 801b7b6:	2800      	cmp	r0, #0
 801b7b8:	f000 80d8 	beq.w	801b96c <udp_input+0x1c0>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801b7bc:	f1b9 0f00 	cmp.w	r9, #0
 801b7c0:	f000 80de 	beq.w	801b980 <udp_input+0x1d4>

  PERF_START;

  UDP_STATS_INC(udp.recv);
 801b7c4:	4f80      	ldr	r7, [pc, #512]	; (801b9c8 <udp_input+0x21c>)

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801b7c6:	f8b8 200a 	ldrh.w	r2, [r8, #10]
  UDP_STATS_INC(udp.recv);
 801b7ca:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
  if (p->len < UDP_HLEN) {
 801b7ce:	2a07      	cmp	r2, #7
  UDP_STATS_INC(udp.recv);
 801b7d0:	f103 0301 	add.w	r3, r3, #1
 801b7d4:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
  if (p->len < UDP_HLEN) {
 801b7d8:	f240 80b1 	bls.w	801b93e <udp_input+0x192>
  }

  udphdr = (struct udp_hdr *)p->payload;

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801b7dc:	f8df a20c 	ldr.w	sl, [pc, #524]	; 801b9ec <udp_input+0x240>
  udphdr = (struct udp_hdr *)p->payload;
 801b7e0:	f8d8 4004 	ldr.w	r4, [r8, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801b7e4:	f8da 1000 	ldr.w	r1, [sl]
 801b7e8:	f8da 0014 	ldr.w	r0, [sl, #20]
 801b7ec:	f002 ff18 	bl	801e620 <ip4_addr_isbroadcast_u32>
 801b7f0:	9002      	str	r0, [sp, #8]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801b7f2:	8820      	ldrh	r0, [r4, #0]
 801b7f4:	f7f9 f9aa 	bl	8014b4c <lwip_htons>
 801b7f8:	9003      	str	r0, [sp, #12]
  dest = lwip_ntohs(udphdr->dest);
 801b7fa:	8860      	ldrh	r0, [r4, #2]
 801b7fc:	f7f9 f9a6 	bl	8014b4c <lwip_htons>
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b800:	4b72      	ldr	r3, [pc, #456]	; (801b9cc <udp_input+0x220>)
  dest = lwip_ntohs(udphdr->dest);
 801b802:	4605      	mov	r5, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b804:	681c      	ldr	r4, [r3, #0]
 801b806:	2c00      	cmp	r4, #0
 801b808:	d070      	beq.n	801b8ec <udp_input+0x140>
  uncon_pcb = NULL;
 801b80a:	f04f 0b00 	mov.w	fp, #0
  prev = NULL;
 801b80e:	465e      	mov	r6, fp
 801b810:	e004      	b.n	801b81c <udp_input+0x70>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b812:	68e3      	ldr	r3, [r4, #12]
 801b814:	4626      	mov	r6, r4
 801b816:	2b00      	cmp	r3, #0
 801b818:	d065      	beq.n	801b8e6 <udp_input+0x13a>
 801b81a:	461c      	mov	r4, r3
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801b81c:	8a63      	ldrh	r3, [r4, #18]
 801b81e:	42ab      	cmp	r3, r5
 801b820:	d1f7      	bne.n	801b812 <udp_input+0x66>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801b822:	f1b9 0f00 	cmp.w	r9, #0
 801b826:	f000 809a 	beq.w	801b95e <udp_input+0x1b2>
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b82a:	7a22      	ldrb	r2, [r4, #8]
 801b82c:	b13a      	cbz	r2, 801b83e <udp_input+0x92>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801b82e:	f8da 3004 	ldr.w	r3, [sl, #4]
 801b832:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801b836:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b838:	b2db      	uxtb	r3, r3
 801b83a:	429a      	cmp	r2, r3
 801b83c:	d1e9      	bne.n	801b812 <udp_input+0x66>
    if (broadcast != 0) {
 801b83e:	9a02      	ldr	r2, [sp, #8]
 801b840:	6823      	ldr	r3, [r4, #0]
 801b842:	2a00      	cmp	r2, #0
 801b844:	d045      	beq.n	801b8d2 <udp_input+0x126>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b846:	b143      	cbz	r3, 801b85a <udp_input+0xae>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801b848:	f8da 2014 	ldr.w	r2, [sl, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b84c:	1c51      	adds	r1, r2, #1
 801b84e:	d004      	beq.n	801b85a <udp_input+0xae>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801b850:	405a      	eors	r2, r3
 801b852:	f8d9 1008 	ldr.w	r1, [r9, #8]
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801b856:	420a      	tst	r2, r1
 801b858:	d1db      	bne.n	801b812 <udp_input+0x66>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801b85a:	7c22      	ldrb	r2, [r4, #16]
 801b85c:	0752      	lsls	r2, r2, #29
 801b85e:	d412      	bmi.n	801b886 <udp_input+0xda>
        if (uncon_pcb == NULL) {
 801b860:	f1bb 0f00 	cmp.w	fp, #0
 801b864:	f000 8095 	beq.w	801b992 <udp_input+0x1e6>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801b868:	9a02      	ldr	r2, [sp, #8]
 801b86a:	b162      	cbz	r2, 801b886 <udp_input+0xda>
 801b86c:	f8da 2014 	ldr.w	r2, [sl, #20]
 801b870:	3201      	adds	r2, #1
 801b872:	d108      	bne.n	801b886 <udp_input+0xda>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801b874:	f8d9 2004 	ldr.w	r2, [r9, #4]
 801b878:	f8db 1000 	ldr.w	r1, [fp]
 801b87c:	4291      	cmp	r1, r2
 801b87e:	d002      	beq.n	801b886 <udp_input+0xda>
 801b880:	429a      	cmp	r2, r3
 801b882:	bf08      	it	eq
 801b884:	46a3      	moveq	fp, r4
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801b886:	8aa3      	ldrh	r3, [r4, #20]
 801b888:	9a03      	ldr	r2, [sp, #12]
 801b88a:	4293      	cmp	r3, r2
 801b88c:	d1c1      	bne.n	801b812 <udp_input+0x66>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801b88e:	6863      	ldr	r3, [r4, #4]
      if ((pcb->remote_port == src) &&
 801b890:	b11b      	cbz	r3, 801b89a <udp_input+0xee>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801b892:	f8da 2010 	ldr.w	r2, [sl, #16]
 801b896:	4293      	cmp	r3, r2
 801b898:	d1bb      	bne.n	801b812 <udp_input+0x66>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
        /* the first fully matching PCB */
        if (prev != NULL) {
 801b89a:	2e00      	cmp	r6, #0
 801b89c:	f000 808c 	beq.w	801b9b8 <udp_input+0x20c>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
          pcb->next = udp_pcbs;
 801b8a0:	494a      	ldr	r1, [pc, #296]	; (801b9cc <udp_input+0x220>)
          prev->next = pcb->next;
 801b8a2:	68e2      	ldr	r2, [r4, #12]
          pcb->next = udp_pcbs;
 801b8a4:	680b      	ldr	r3, [r1, #0]
          prev->next = pcb->next;
 801b8a6:	60f2      	str	r2, [r6, #12]
          udp_pcbs = pcb;
 801b8a8:	600c      	str	r4, [r1, #0]
          pcb->next = udp_pcbs;
 801b8aa:	60e3      	str	r3, [r4, #12]
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801b8ac:	2108      	movs	r1, #8
 801b8ae:	4640      	mov	r0, r8
 801b8b0:	f7fa ff7e 	bl	80167b0 <pbuf_remove_header>
 801b8b4:	2800      	cmp	r0, #0
 801b8b6:	d173      	bne.n	801b9a0 <udp_input+0x1f4>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801b8b8:	69a5      	ldr	r5, [r4, #24]
 801b8ba:	2d00      	cmp	r5, #0
 801b8bc:	d067      	beq.n	801b98e <udp_input+0x1e2>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801b8be:	9b03      	ldr	r3, [sp, #12]
 801b8c0:	4642      	mov	r2, r8
 801b8c2:	69e0      	ldr	r0, [r4, #28]
 801b8c4:	4621      	mov	r1, r4
 801b8c6:	9300      	str	r3, [sp, #0]
 801b8c8:	4b41      	ldr	r3, [pc, #260]	; (801b9d0 <udp_input+0x224>)
 801b8ca:	47a8      	blx	r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801b8cc:	b005      	add	sp, #20
 801b8ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801b8d2:	2b00      	cmp	r3, #0
 801b8d4:	d0c1      	beq.n	801b85a <udp_input+0xae>
 801b8d6:	f8da 2014 	ldr.w	r2, [sl, #20]
 801b8da:	429a      	cmp	r2, r3
 801b8dc:	d0bd      	beq.n	801b85a <udp_input+0xae>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b8de:	68e3      	ldr	r3, [r4, #12]
 801b8e0:	4626      	mov	r6, r4
 801b8e2:	2b00      	cmp	r3, #0
 801b8e4:	d199      	bne.n	801b81a <udp_input+0x6e>
  if (pcb != NULL) {
 801b8e6:	f1bb 0f00 	cmp.w	fp, #0
 801b8ea:	d16b      	bne.n	801b9c4 <udp_input+0x218>
  if (for_us) {
 801b8ec:	f8d9 2004 	ldr.w	r2, [r9, #4]
 801b8f0:	f8da 3014 	ldr.w	r3, [sl, #20]
 801b8f4:	429a      	cmp	r2, r3
 801b8f6:	d14a      	bne.n	801b98e <udp_input+0x1e2>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801b8f8:	2108      	movs	r1, #8
 801b8fa:	4640      	mov	r0, r8
 801b8fc:	f7fa ff58 	bl	80167b0 <pbuf_remove_header>
 801b900:	2800      	cmp	r0, #0
 801b902:	d14d      	bne.n	801b9a0 <udp_input+0x1f4>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801b904:	9b02      	ldr	r3, [sp, #8]
 801b906:	b983      	cbnz	r3, 801b92a <udp_input+0x17e>
 801b908:	f8da 3014 	ldr.w	r3, [sl, #20]
 801b90c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801b910:	2be0      	cmp	r3, #224	; 0xe0
 801b912:	d00a      	beq.n	801b92a <udp_input+0x17e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801b914:	f8ba 100c 	ldrh.w	r1, [sl, #12]
 801b918:	4640      	mov	r0, r8
 801b91a:	3108      	adds	r1, #8
 801b91c:	b209      	sxth	r1, r1
 801b91e:	f7fa ff7b 	bl	8016818 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801b922:	2103      	movs	r1, #3
 801b924:	4640      	mov	r0, r8
 801b926:	f002 fc2f 	bl	801e188 <icmp_dest_unreach>
      UDP_STATS_INC(udp.proterr);
 801b92a:	f8b7 2088 	ldrh.w	r2, [r7, #136]	; 0x88
      pbuf_free(p);
 801b92e:	4640      	mov	r0, r8
      UDP_STATS_INC(udp.drop);
 801b930:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
      UDP_STATS_INC(udp.proterr);
 801b934:	3201      	adds	r2, #1
      UDP_STATS_INC(udp.drop);
 801b936:	3301      	adds	r3, #1
      UDP_STATS_INC(udp.proterr);
 801b938:	f8a7 2088 	strh.w	r2, [r7, #136]	; 0x88
 801b93c:	e008      	b.n	801b950 <udp_input+0x1a4>
    UDP_STATS_INC(udp.lenerr);
 801b93e:	f8b7 2082 	ldrh.w	r2, [r7, #130]	; 0x82
    pbuf_free(p);
 801b942:	4640      	mov	r0, r8
    UDP_STATS_INC(udp.drop);
 801b944:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
    UDP_STATS_INC(udp.lenerr);
 801b948:	3201      	adds	r2, #1
    UDP_STATS_INC(udp.drop);
 801b94a:	3301      	adds	r3, #1
    UDP_STATS_INC(udp.lenerr);
 801b94c:	f8a7 2082 	strh.w	r2, [r7, #130]	; 0x82
      UDP_STATS_INC(udp.drop);
 801b950:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
}
 801b954:	b005      	add	sp, #20
 801b956:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 801b95a:	f7fa bf65 	b.w	8016828 <pbuf_free>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801b95e:	4b1d      	ldr	r3, [pc, #116]	; (801b9d4 <udp_input+0x228>)
 801b960:	2288      	movs	r2, #136	; 0x88
 801b962:	491d      	ldr	r1, [pc, #116]	; (801b9d8 <udp_input+0x22c>)
 801b964:	481d      	ldr	r0, [pc, #116]	; (801b9dc <udp_input+0x230>)
 801b966:	f005 f8b7 	bl	8020ad8 <iprintf>
 801b96a:	e75e      	b.n	801b82a <udp_input+0x7e>
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801b96c:	4b19      	ldr	r3, [pc, #100]	; (801b9d4 <udp_input+0x228>)
 801b96e:	22cf      	movs	r2, #207	; 0xcf
 801b970:	491b      	ldr	r1, [pc, #108]	; (801b9e0 <udp_input+0x234>)
 801b972:	481a      	ldr	r0, [pc, #104]	; (801b9dc <udp_input+0x230>)
 801b974:	f005 f8b0 	bl	8020ad8 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801b978:	f1b9 0f00 	cmp.w	r9, #0
 801b97c:	f47f af22 	bne.w	801b7c4 <udp_input+0x18>
 801b980:	4b14      	ldr	r3, [pc, #80]	; (801b9d4 <udp_input+0x228>)
 801b982:	22d0      	movs	r2, #208	; 0xd0
 801b984:	4917      	ldr	r1, [pc, #92]	; (801b9e4 <udp_input+0x238>)
 801b986:	4815      	ldr	r0, [pc, #84]	; (801b9dc <udp_input+0x230>)
 801b988:	f005 f8a6 	bl	8020ad8 <iprintf>
 801b98c:	e71a      	b.n	801b7c4 <udp_input+0x18>
        pbuf_free(p);
 801b98e:	4640      	mov	r0, r8
 801b990:	e7e0      	b.n	801b954 <udp_input+0x1a8>
      if ((pcb->remote_port == src) &&
 801b992:	8aa3      	ldrh	r3, [r4, #20]
 801b994:	46a3      	mov	fp, r4
 801b996:	9a03      	ldr	r2, [sp, #12]
 801b998:	4293      	cmp	r3, r2
 801b99a:	f47f af3a 	bne.w	801b812 <udp_input+0x66>
 801b99e:	e776      	b.n	801b88e <udp_input+0xe2>
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801b9a0:	4b0c      	ldr	r3, [pc, #48]	; (801b9d4 <udp_input+0x228>)
 801b9a2:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801b9a6:	4910      	ldr	r1, [pc, #64]	; (801b9e8 <udp_input+0x23c>)
 801b9a8:	480c      	ldr	r0, [pc, #48]	; (801b9dc <udp_input+0x230>)
 801b9aa:	f005 f895 	bl	8020ad8 <iprintf>
      UDP_STATS_INC(udp.drop);
 801b9ae:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
      pbuf_free(p);
 801b9b2:	4640      	mov	r0, r8
      UDP_STATS_INC(udp.drop);
 801b9b4:	3301      	adds	r3, #1
 801b9b6:	e7cb      	b.n	801b950 <udp_input+0x1a4>
          UDP_STATS_INC(udp.cachehit);
 801b9b8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 801b9bc:	3301      	adds	r3, #1
 801b9be:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 801b9c2:	e773      	b.n	801b8ac <udp_input+0x100>
 801b9c4:	465c      	mov	r4, fp
 801b9c6:	e771      	b.n	801b8ac <udp_input+0x100>
 801b9c8:	2003e16c 	.word	0x2003e16c
 801b9cc:	2003e290 	.word	0x2003e290
 801b9d0:	2002ea84 	.word	0x2002ea84
 801b9d4:	0803ee44 	.word	0x0803ee44
 801b9d8:	0803eea8 	.word	0x0803eea8
 801b9dc:	08026a84 	.word	0x08026a84
 801b9e0:	0803ee74 	.word	0x0803ee74
 801b9e4:	0803ee8c 	.word	0x0803ee8c
 801b9e8:	0803eed0 	.word	0x0803eed0
 801b9ec:	2002ea74 	.word	0x2002ea74

0801b9f0 <udp_bind>:
  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
    ipaddr = IP4_ADDR_ANY;
 801b9f0:	4b39      	ldr	r3, [pc, #228]	; (801bad8 <udp_bind+0xe8>)
{
 801b9f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ipaddr = IP4_ADDR_ANY;
 801b9f6:	2900      	cmp	r1, #0
 801b9f8:	bf08      	it	eq
 801b9fa:	4619      	moveq	r1, r3
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801b9fc:	2800      	cmp	r0, #0
 801b9fe:	d060      	beq.n	801bac2 <udp_bind+0xd2>
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ba00:	4f36      	ldr	r7, [pc, #216]	; (801badc <udp_bind+0xec>)
 801ba02:	683e      	ldr	r6, [r7, #0]
 801ba04:	b1fe      	cbz	r6, 801ba46 <udp_bind+0x56>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801ba06:	42b0      	cmp	r0, r6
 801ba08:	d048      	beq.n	801ba9c <udp_bind+0xac>
 801ba0a:	4634      	mov	r4, r6
 801ba0c:	e001      	b.n	801ba12 <udp_bind+0x22>
 801ba0e:	42a0      	cmp	r0, r4
 801ba10:	d044      	beq.n	801ba9c <udp_bind+0xac>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ba12:	68e4      	ldr	r4, [r4, #12]
 801ba14:	2c00      	cmp	r4, #0
 801ba16:	d1fa      	bne.n	801ba0e <udp_bind+0x1e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801ba18:	b1c2      	cbz	r2, 801ba4c <udp_bind+0x5c>
 801ba1a:	680d      	ldr	r5, [r1, #0]
 801ba1c:	4633      	mov	r3, r6
 801ba1e:	e001      	b.n	801ba24 <udp_bind+0x34>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ba20:	68db      	ldr	r3, [r3, #12]
 801ba22:	b373      	cbz	r3, 801ba82 <udp_bind+0x92>
      if (pcb != ipcb) {
 801ba24:	4298      	cmp	r0, r3
 801ba26:	d0fb      	beq.n	801ba20 <udp_bind+0x30>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801ba28:	8a59      	ldrh	r1, [r3, #18]
 801ba2a:	4291      	cmp	r1, r2
 801ba2c:	d1f8      	bne.n	801ba20 <udp_bind+0x30>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801ba2e:	6819      	ldr	r1, [r3, #0]
              ip_addr_isany(&ipcb->local_ip))) {
 801ba30:	42a9      	cmp	r1, r5
 801ba32:	bf18      	it	ne
 801ba34:	2900      	cmpne	r1, #0
 801ba36:	d001      	beq.n	801ba3c <udp_bind+0x4c>
 801ba38:	2d00      	cmp	r5, #0
 801ba3a:	d1f1      	bne.n	801ba20 <udp_bind+0x30>
      return ERR_USE;
 801ba3c:	f06f 0307 	mvn.w	r3, #7
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
}
 801ba40:	4618      	mov	r0, r3
 801ba42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (port == 0) {
 801ba46:	2a00      	cmp	r2, #0
 801ba48:	d137      	bne.n	801baba <udp_bind+0xca>
  rebind = 0;
 801ba4a:	4634      	mov	r4, r6
 801ba4c:	f8df 809c 	ldr.w	r8, [pc, #156]	; 801baec <udp_bind+0xfc>
again:
 801ba50:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801ba54:	f64f 7eff 	movw	lr, #65535	; 0xffff
 801ba58:	f8b8 2000 	ldrh.w	r2, [r8]
 801ba5c:	4572      	cmp	r2, lr
 801ba5e:	d029      	beq.n	801bab4 <udp_bind+0xc4>
 801ba60:	3201      	adds	r2, #1
 801ba62:	b292      	uxth	r2, r2
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801ba64:	b156      	cbz	r6, 801ba7c <udp_bind+0x8c>
    if (pcb->local_port == udp_port) {
 801ba66:	8a73      	ldrh	r3, [r6, #18]
 801ba68:	4293      	cmp	r3, r2
 801ba6a:	d019      	beq.n	801baa0 <udp_bind+0xb0>
 801ba6c:	4633      	mov	r3, r6
 801ba6e:	e002      	b.n	801ba76 <udp_bind+0x86>
 801ba70:	8a5d      	ldrh	r5, [r3, #18]
 801ba72:	4295      	cmp	r5, r2
 801ba74:	d014      	beq.n	801baa0 <udp_bind+0xb0>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801ba76:	68db      	ldr	r3, [r3, #12]
 801ba78:	2b00      	cmp	r3, #0
 801ba7a:	d1f9      	bne.n	801ba70 <udp_bind+0x80>
 801ba7c:	680d      	ldr	r5, [r1, #0]
 801ba7e:	f8a8 2000 	strh.w	r2, [r8]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801ba82:	6005      	str	r5, [r0, #0]
  pcb->local_port = port;
 801ba84:	8242      	strh	r2, [r0, #18]
  if (rebind == 0) {
 801ba86:	b92c      	cbnz	r4, 801ba94 <udp_bind+0xa4>
  return ERR_OK;
 801ba88:	2300      	movs	r3, #0
    pcb->next = udp_pcbs;
 801ba8a:	60c6      	str	r6, [r0, #12]
    udp_pcbs = pcb;
 801ba8c:	6038      	str	r0, [r7, #0]
}
 801ba8e:	4618      	mov	r0, r3
 801ba90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ERR_OK;
 801ba94:	2300      	movs	r3, #0
}
 801ba96:	4618      	mov	r0, r3
 801ba98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      rebind = 1;
 801ba9c:	2401      	movs	r4, #1
 801ba9e:	e7bb      	b.n	801ba18 <udp_bind+0x28>
 801baa0:	f10c 3cff 	add.w	ip, ip, #4294967295
 801baa4:	fa1f fc8c 	uxth.w	ip, ip
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801baa8:	f1bc 0f00 	cmp.w	ip, #0
 801baac:	d1d6      	bne.n	801ba5c <udp_bind+0x6c>
 801baae:	f8a8 2000 	strh.w	r2, [r8]
 801bab2:	e7c3      	b.n	801ba3c <udp_bind+0x4c>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801bab4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801bab8:	e7d4      	b.n	801ba64 <udp_bind+0x74>
 801baba:	680b      	ldr	r3, [r1, #0]
  pcb->local_port = port;
 801babc:	8242      	strh	r2, [r0, #18]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801babe:	6003      	str	r3, [r0, #0]
 801bac0:	e7e2      	b.n	801ba88 <udp_bind+0x98>
  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801bac2:	4b07      	ldr	r3, [pc, #28]	; (801bae0 <udp_bind+0xf0>)
 801bac4:	f240 32b7 	movw	r2, #951	; 0x3b7
 801bac8:	4906      	ldr	r1, [pc, #24]	; (801bae4 <udp_bind+0xf4>)
 801baca:	4807      	ldr	r0, [pc, #28]	; (801bae8 <udp_bind+0xf8>)
 801bacc:	f005 f804 	bl	8020ad8 <iprintf>
 801bad0:	f06f 030f 	mvn.w	r3, #15
 801bad4:	e7db      	b.n	801ba8e <udp_bind+0x9e>
 801bad6:	bf00      	nop
 801bad8:	0803f774 	.word	0x0803f774
 801badc:	2003e290 	.word	0x2003e290
 801bae0:	0803ee44 	.word	0x0803ee44
 801bae4:	0803edf4 	.word	0x0803edf4
 801bae8:	08026a84 	.word	0x08026a84
 801baec:	200003da 	.word	0x200003da

0801baf0 <udp_sendto_if_src>:
{
 801baf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801baf4:	b085      	sub	sp, #20
 801baf6:	e9dd a90e 	ldrd	sl, r9, [sp, #56]	; 0x38
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801bafa:	2800      	cmp	r0, #0
 801bafc:	d07e      	beq.n	801bbfc <udp_sendto_if_src+0x10c>
 801bafe:	460c      	mov	r4, r1
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801bb00:	2900      	cmp	r1, #0
 801bb02:	d071      	beq.n	801bbe8 <udp_sendto_if_src+0xf8>
 801bb04:	4690      	mov	r8, r2
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801bb06:	2a00      	cmp	r2, #0
 801bb08:	f000 8082 	beq.w	801bc10 <udp_sendto_if_src+0x120>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801bb0c:	f1b9 0f00 	cmp.w	r9, #0
 801bb10:	f000 8092 	beq.w	801bc38 <udp_sendto_if_src+0x148>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801bb14:	f1ba 0f00 	cmp.w	sl, #0
 801bb18:	f000 8084 	beq.w	801bc24 <udp_sendto_if_src+0x134>
  if (pcb->local_port == 0) {
 801bb1c:	8a42      	ldrh	r2, [r0, #18]
 801bb1e:	469b      	mov	fp, r3
 801bb20:	4607      	mov	r7, r0
 801bb22:	2a00      	cmp	r2, #0
 801bb24:	d03c      	beq.n	801bba0 <udp_sendto_if_src+0xb0>
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801bb26:	8922      	ldrh	r2, [r4, #8]
 801bb28:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 801bb2c:	429a      	cmp	r2, r3
 801bb2e:	d858      	bhi.n	801bbe2 <udp_sendto_if_src+0xf2>
  if (pbuf_add_header(p, UDP_HLEN)) {
 801bb30:	2108      	movs	r1, #8
 801bb32:	4620      	mov	r0, r4
 801bb34:	f7fa fe38 	bl	80167a8 <pbuf_add_header>
 801bb38:	2800      	cmp	r0, #0
 801bb3a:	d13b      	bne.n	801bbb4 <udp_sendto_if_src+0xc4>
 801bb3c:	4625      	mov	r5, r4
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801bb3e:	896b      	ldrh	r3, [r5, #10]
 801bb40:	2b07      	cmp	r3, #7
 801bb42:	d946      	bls.n	801bbd2 <udp_sendto_if_src+0xe2>
  udphdr = (struct udp_hdr *)q->payload;
 801bb44:	686e      	ldr	r6, [r5, #4]
  udphdr->src = lwip_htons(pcb->local_port);
 801bb46:	8a78      	ldrh	r0, [r7, #18]
 801bb48:	f7f9 f800 	bl	8014b4c <lwip_htons>
 801bb4c:	8030      	strh	r0, [r6, #0]
  udphdr->dest = lwip_htons(dst_port);
 801bb4e:	4658      	mov	r0, fp
 801bb50:	f7f8 fffc 	bl	8014b4c <lwip_htons>
  udphdr->chksum = 0x0000;
 801bb54:	2300      	movs	r3, #0
  udphdr->dest = lwip_htons(dst_port);
 801bb56:	8070      	strh	r0, [r6, #2]
  udphdr->chksum = 0x0000;
 801bb58:	71b3      	strb	r3, [r6, #6]
 801bb5a:	71f3      	strb	r3, [r6, #7]
    udphdr->len = lwip_htons(q->tot_len);
 801bb5c:	8928      	ldrh	r0, [r5, #8]
 801bb5e:	f7f8 fff5 	bl	8014b4c <lwip_htons>
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801bb62:	f04f 0c11 	mov.w	ip, #17
    udphdr->len = lwip_htons(q->tot_len);
 801bb66:	80b0      	strh	r0, [r6, #4]
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801bb68:	4642      	mov	r2, r8
 801bb6a:	7afb      	ldrb	r3, [r7, #11]
 801bb6c:	4649      	mov	r1, r9
 801bb6e:	f8cd a008 	str.w	sl, [sp, #8]
 801bb72:	4628      	mov	r0, r5
 801bb74:	f8cd c004 	str.w	ip, [sp, #4]
 801bb78:	7abe      	ldrb	r6, [r7, #10]
 801bb7a:	9600      	str	r6, [sp, #0]
 801bb7c:	f002 fc90 	bl	801e4a0 <ip4_output_if_src>
  if (q != p) {
 801bb80:	42a5      	cmp	r5, r4
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801bb82:	4606      	mov	r6, r0
  if (q != p) {
 801bb84:	d002      	beq.n	801bb8c <udp_sendto_if_src+0x9c>
    pbuf_free(q);
 801bb86:	4628      	mov	r0, r5
 801bb88:	f7fa fe4e 	bl	8016828 <pbuf_free>
  UDP_STATS_INC(udp.xmit);
 801bb8c:	4a2f      	ldr	r2, [pc, #188]	; (801bc4c <udp_sendto_if_src+0x15c>)
 801bb8e:	f8b2 3078 	ldrh.w	r3, [r2, #120]	; 0x78
 801bb92:	3301      	adds	r3, #1
 801bb94:	f8a2 3078 	strh.w	r3, [r2, #120]	; 0x78
}
 801bb98:	4630      	mov	r0, r6
 801bb9a:	b005      	add	sp, #20
 801bb9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801bba0:	4601      	mov	r1, r0
 801bba2:	f7ff ff25 	bl	801b9f0 <udp_bind>
    if (err != ERR_OK) {
 801bba6:	4606      	mov	r6, r0
 801bba8:	2800      	cmp	r0, #0
 801bbaa:	d0bc      	beq.n	801bb26 <udp_sendto_if_src+0x36>
}
 801bbac:	4630      	mov	r0, r6
 801bbae:	b005      	add	sp, #20
 801bbb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801bbb4:	f44f 7220 	mov.w	r2, #640	; 0x280
 801bbb8:	2108      	movs	r1, #8
 801bbba:	2022      	movs	r0, #34	; 0x22
 801bbbc:	f7fa fea2 	bl	8016904 <pbuf_alloc>
    if (q == NULL) {
 801bbc0:	4605      	mov	r5, r0
 801bbc2:	b170      	cbz	r0, 801bbe2 <udp_sendto_if_src+0xf2>
    if (p->tot_len != 0) {
 801bbc4:	8923      	ldrh	r3, [r4, #8]
 801bbc6:	2b00      	cmp	r3, #0
 801bbc8:	d0b9      	beq.n	801bb3e <udp_sendto_if_src+0x4e>
      pbuf_chain(q, p);
 801bbca:	4621      	mov	r1, r4
 801bbcc:	f7fa fff8 	bl	8016bc0 <pbuf_chain>
 801bbd0:	e7b5      	b.n	801bb3e <udp_sendto_if_src+0x4e>
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801bbd2:	4b1f      	ldr	r3, [pc, #124]	; (801bc50 <udp_sendto_if_src+0x160>)
 801bbd4:	f240 320e 	movw	r2, #782	; 0x30e
 801bbd8:	491e      	ldr	r1, [pc, #120]	; (801bc54 <udp_sendto_if_src+0x164>)
 801bbda:	481f      	ldr	r0, [pc, #124]	; (801bc58 <udp_sendto_if_src+0x168>)
 801bbdc:	f004 ff7c 	bl	8020ad8 <iprintf>
 801bbe0:	e7b0      	b.n	801bb44 <udp_sendto_if_src+0x54>
    return ERR_MEM;
 801bbe2:	f04f 36ff 	mov.w	r6, #4294967295
 801bbe6:	e7d7      	b.n	801bb98 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801bbe8:	4b19      	ldr	r3, [pc, #100]	; (801bc50 <udp_sendto_if_src+0x160>)
 801bbea:	f240 22d2 	movw	r2, #722	; 0x2d2
 801bbee:	491b      	ldr	r1, [pc, #108]	; (801bc5c <udp_sendto_if_src+0x16c>)
 801bbf0:	f06f 060f 	mvn.w	r6, #15
 801bbf4:	4818      	ldr	r0, [pc, #96]	; (801bc58 <udp_sendto_if_src+0x168>)
 801bbf6:	f004 ff6f 	bl	8020ad8 <iprintf>
 801bbfa:	e7cd      	b.n	801bb98 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801bbfc:	4b14      	ldr	r3, [pc, #80]	; (801bc50 <udp_sendto_if_src+0x160>)
 801bbfe:	f240 22d1 	movw	r2, #721	; 0x2d1
 801bc02:	4917      	ldr	r1, [pc, #92]	; (801bc60 <udp_sendto_if_src+0x170>)
 801bc04:	f06f 060f 	mvn.w	r6, #15
 801bc08:	4813      	ldr	r0, [pc, #76]	; (801bc58 <udp_sendto_if_src+0x168>)
 801bc0a:	f004 ff65 	bl	8020ad8 <iprintf>
 801bc0e:	e7c3      	b.n	801bb98 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801bc10:	4b0f      	ldr	r3, [pc, #60]	; (801bc50 <udp_sendto_if_src+0x160>)
 801bc12:	f240 22d3 	movw	r2, #723	; 0x2d3
 801bc16:	4913      	ldr	r1, [pc, #76]	; (801bc64 <udp_sendto_if_src+0x174>)
 801bc18:	f06f 060f 	mvn.w	r6, #15
 801bc1c:	480e      	ldr	r0, [pc, #56]	; (801bc58 <udp_sendto_if_src+0x168>)
 801bc1e:	f004 ff5b 	bl	8020ad8 <iprintf>
 801bc22:	e7b9      	b.n	801bb98 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801bc24:	4b0a      	ldr	r3, [pc, #40]	; (801bc50 <udp_sendto_if_src+0x160>)
 801bc26:	f240 22d5 	movw	r2, #725	; 0x2d5
 801bc2a:	490f      	ldr	r1, [pc, #60]	; (801bc68 <udp_sendto_if_src+0x178>)
 801bc2c:	f06f 060f 	mvn.w	r6, #15
 801bc30:	4809      	ldr	r0, [pc, #36]	; (801bc58 <udp_sendto_if_src+0x168>)
 801bc32:	f004 ff51 	bl	8020ad8 <iprintf>
 801bc36:	e7af      	b.n	801bb98 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801bc38:	4b05      	ldr	r3, [pc, #20]	; (801bc50 <udp_sendto_if_src+0x160>)
 801bc3a:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801bc3e:	490b      	ldr	r1, [pc, #44]	; (801bc6c <udp_sendto_if_src+0x17c>)
 801bc40:	f06f 060f 	mvn.w	r6, #15
 801bc44:	4804      	ldr	r0, [pc, #16]	; (801bc58 <udp_sendto_if_src+0x168>)
 801bc46:	f004 ff47 	bl	8020ad8 <iprintf>
 801bc4a:	e7a5      	b.n	801bb98 <udp_sendto_if_src+0xa8>
 801bc4c:	2003e16c 	.word	0x2003e16c
 801bc50:	0803ee44 	.word	0x0803ee44
 801bc54:	0803f090 	.word	0x0803f090
 801bc58:	08026a84 	.word	0x08026a84
 801bc5c:	0803f004 	.word	0x0803f004
 801bc60:	0803efe4 	.word	0x0803efe4
 801bc64:	0803f024 	.word	0x0803f024
 801bc68:	0803f06c 	.word	0x0803f06c
 801bc6c:	0803f048 	.word	0x0803f048

0801bc70 <udp_sendto_if>:
{
 801bc70:	b570      	push	{r4, r5, r6, lr}
 801bc72:	b082      	sub	sp, #8
 801bc74:	9c06      	ldr	r4, [sp, #24]
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801bc76:	b358      	cbz	r0, 801bcd0 <udp_sendto_if+0x60>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801bc78:	b301      	cbz	r1, 801bcbc <udp_sendto_if+0x4c>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801bc7a:	b1aa      	cbz	r2, 801bca8 <udp_sendto_if+0x38>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801bc7c:	b394      	cbz	r4, 801bce4 <udp_sendto_if+0x74>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801bc7e:	6805      	ldr	r5, [r0, #0]
 801bc80:	b935      	cbnz	r5, 801bc90 <udp_sendto_if+0x20>
      src_ip = netif_ip_addr4(netif);
 801bc82:	1d25      	adds	r5, r4, #4
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801bc84:	e9cd 4500 	strd	r4, r5, [sp]
 801bc88:	f7ff ff32 	bl	801baf0 <udp_sendto_if_src>
}
 801bc8c:	b002      	add	sp, #8
 801bc8e:	bd70      	pop	{r4, r5, r6, pc}
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801bc90:	f005 06f0 	and.w	r6, r5, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801bc94:	2ee0      	cmp	r6, #224	; 0xe0
 801bc96:	d0f4      	beq.n	801bc82 <udp_sendto_if+0x12>
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801bc98:	6866      	ldr	r6, [r4, #4]
 801bc9a:	42b5      	cmp	r5, r6
 801bc9c:	d101      	bne.n	801bca2 <udp_sendto_if+0x32>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801bc9e:	4605      	mov	r5, r0
 801bca0:	e7f0      	b.n	801bc84 <udp_sendto_if+0x14>
        return ERR_RTE;
 801bca2:	f06f 0003 	mvn.w	r0, #3
 801bca6:	e7f1      	b.n	801bc8c <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801bca8:	4b13      	ldr	r3, [pc, #76]	; (801bcf8 <udp_sendto_if+0x88>)
 801bcaa:	f240 2282 	movw	r2, #642	; 0x282
 801bcae:	4913      	ldr	r1, [pc, #76]	; (801bcfc <udp_sendto_if+0x8c>)
 801bcb0:	4813      	ldr	r0, [pc, #76]	; (801bd00 <udp_sendto_if+0x90>)
 801bcb2:	f004 ff11 	bl	8020ad8 <iprintf>
 801bcb6:	f06f 000f 	mvn.w	r0, #15
 801bcba:	e7e7      	b.n	801bc8c <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801bcbc:	4b0e      	ldr	r3, [pc, #56]	; (801bcf8 <udp_sendto_if+0x88>)
 801bcbe:	f240 2281 	movw	r2, #641	; 0x281
 801bcc2:	4910      	ldr	r1, [pc, #64]	; (801bd04 <udp_sendto_if+0x94>)
 801bcc4:	480e      	ldr	r0, [pc, #56]	; (801bd00 <udp_sendto_if+0x90>)
 801bcc6:	f004 ff07 	bl	8020ad8 <iprintf>
 801bcca:	f06f 000f 	mvn.w	r0, #15
 801bcce:	e7dd      	b.n	801bc8c <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801bcd0:	4b09      	ldr	r3, [pc, #36]	; (801bcf8 <udp_sendto_if+0x88>)
 801bcd2:	f44f 7220 	mov.w	r2, #640	; 0x280
 801bcd6:	490c      	ldr	r1, [pc, #48]	; (801bd08 <udp_sendto_if+0x98>)
 801bcd8:	4809      	ldr	r0, [pc, #36]	; (801bd00 <udp_sendto_if+0x90>)
 801bcda:	f004 fefd 	bl	8020ad8 <iprintf>
 801bcde:	f06f 000f 	mvn.w	r0, #15
 801bce2:	e7d3      	b.n	801bc8c <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801bce4:	4b04      	ldr	r3, [pc, #16]	; (801bcf8 <udp_sendto_if+0x88>)
 801bce6:	f240 2283 	movw	r2, #643	; 0x283
 801bcea:	4908      	ldr	r1, [pc, #32]	; (801bd0c <udp_sendto_if+0x9c>)
 801bcec:	4804      	ldr	r0, [pc, #16]	; (801bd00 <udp_sendto_if+0x90>)
 801bcee:	f004 fef3 	bl	8020ad8 <iprintf>
 801bcf2:	f06f 000f 	mvn.w	r0, #15
 801bcf6:	e7c9      	b.n	801bc8c <udp_sendto_if+0x1c>
 801bcf8:	0803ee44 	.word	0x0803ee44
 801bcfc:	0803efa4 	.word	0x0803efa4
 801bd00:	08026a84 	.word	0x08026a84
 801bd04:	0803ef88 	.word	0x0803ef88
 801bd08:	0803ef6c 	.word	0x0803ef6c
 801bd0c:	0803efc4 	.word	0x0803efc4

0801bd10 <udp_sendto>:
{
 801bd10:	b5f0      	push	{r4, r5, r6, r7, lr}
 801bd12:	b083      	sub	sp, #12
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801bd14:	b3a0      	cbz	r0, 801bd80 <udp_sendto+0x70>
 801bd16:	460e      	mov	r6, r1
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801bd18:	b341      	cbz	r1, 801bd6c <udp_sendto+0x5c>
 801bd1a:	4615      	mov	r5, r2
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801bd1c:	b1e2      	cbz	r2, 801bd58 <udp_sendto+0x48>
 801bd1e:	4604      	mov	r4, r0
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801bd20:	7a00      	ldrb	r0, [r0, #8]
 801bd22:	461f      	mov	r7, r3
 801bd24:	b158      	cbz	r0, 801bd3e <udp_sendto+0x2e>
    netif = netif_get_by_index(pcb->netif_idx);
 801bd26:	f7fa fc99 	bl	801665c <netif_get_by_index>
  if (netif == NULL) {
 801bd2a:	b160      	cbz	r0, 801bd46 <udp_sendto+0x36>
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801bd2c:	9000      	str	r0, [sp, #0]
 801bd2e:	463b      	mov	r3, r7
 801bd30:	462a      	mov	r2, r5
 801bd32:	4631      	mov	r1, r6
 801bd34:	4620      	mov	r0, r4
 801bd36:	f7ff ff9b 	bl	801bc70 <udp_sendto_if>
}
 801bd3a:	b003      	add	sp, #12
 801bd3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      netif = ip_route(&pcb->local_ip, dst_ip);
 801bd3e:	4610      	mov	r0, r2
 801bd40:	f002 fa44 	bl	801e1cc <ip4_route>
 801bd44:	e7f1      	b.n	801bd2a <udp_sendto+0x1a>
    UDP_STATS_INC(udp.rterr);
 801bd46:	4a13      	ldr	r2, [pc, #76]	; (801bd94 <udp_sendto+0x84>)
    return ERR_RTE;
 801bd48:	f06f 0003 	mvn.w	r0, #3
    UDP_STATS_INC(udp.rterr);
 801bd4c:	f8b2 3086 	ldrh.w	r3, [r2, #134]	; 0x86
 801bd50:	3301      	adds	r3, #1
 801bd52:	f8a2 3086 	strh.w	r3, [r2, #134]	; 0x86
    return ERR_RTE;
 801bd56:	e7f0      	b.n	801bd3a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801bd58:	4b0f      	ldr	r3, [pc, #60]	; (801bd98 <udp_sendto+0x88>)
 801bd5a:	f240 221a 	movw	r2, #538	; 0x21a
 801bd5e:	490f      	ldr	r1, [pc, #60]	; (801bd9c <udp_sendto+0x8c>)
 801bd60:	480f      	ldr	r0, [pc, #60]	; (801bda0 <udp_sendto+0x90>)
 801bd62:	f004 feb9 	bl	8020ad8 <iprintf>
 801bd66:	f06f 000f 	mvn.w	r0, #15
 801bd6a:	e7e6      	b.n	801bd3a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801bd6c:	4b0a      	ldr	r3, [pc, #40]	; (801bd98 <udp_sendto+0x88>)
 801bd6e:	f240 2219 	movw	r2, #537	; 0x219
 801bd72:	490c      	ldr	r1, [pc, #48]	; (801bda4 <udp_sendto+0x94>)
 801bd74:	480a      	ldr	r0, [pc, #40]	; (801bda0 <udp_sendto+0x90>)
 801bd76:	f004 feaf 	bl	8020ad8 <iprintf>
 801bd7a:	f06f 000f 	mvn.w	r0, #15
 801bd7e:	e7dc      	b.n	801bd3a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801bd80:	4b05      	ldr	r3, [pc, #20]	; (801bd98 <udp_sendto+0x88>)
 801bd82:	f44f 7206 	mov.w	r2, #536	; 0x218
 801bd86:	4908      	ldr	r1, [pc, #32]	; (801bda8 <udp_sendto+0x98>)
 801bd88:	4805      	ldr	r0, [pc, #20]	; (801bda0 <udp_sendto+0x90>)
 801bd8a:	f004 fea5 	bl	8020ad8 <iprintf>
 801bd8e:	f06f 000f 	mvn.w	r0, #15
 801bd92:	e7d2      	b.n	801bd3a <udp_sendto+0x2a>
 801bd94:	2003e16c 	.word	0x2003e16c
 801bd98:	0803ee44 	.word	0x0803ee44
 801bd9c:	0803ef50 	.word	0x0803ef50
 801bda0:	08026a84 	.word	0x08026a84
 801bda4:	0803ef34 	.word	0x0803ef34
 801bda8:	0803ef1c 	.word	0x0803ef1c

0801bdac <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801bdac:	b570      	push	{r4, r5, r6, lr}
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801bdae:	b320      	cbz	r0, 801bdfa <udp_connect+0x4e>
 801bdb0:	460d      	mov	r5, r1
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801bdb2:	b361      	cbz	r1, 801be0e <udp_connect+0x62>
 801bdb4:	4616      	mov	r6, r2

  if (pcb->local_port == 0) {
 801bdb6:	8a42      	ldrh	r2, [r0, #18]
 801bdb8:	4604      	mov	r4, r0
 801bdba:	b1c2      	cbz	r2, 801bdee <udp_connect+0x42>
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801bdbc:	7c23      	ldrb	r3, [r4, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801bdbe:	4919      	ldr	r1, [pc, #100]	; (801be24 <udp_connect+0x78>)
  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801bdc0:	6828      	ldr	r0, [r5, #0]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801bdc2:	f043 0304 	orr.w	r3, r3, #4
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801bdc6:	680a      	ldr	r2, [r1, #0]
  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801bdc8:	6060      	str	r0, [r4, #4]
  pcb->remote_port = port;
 801bdca:	82a6      	strh	r6, [r4, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801bdcc:	7423      	strb	r3, [r4, #16]
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801bdce:	b142      	cbz	r2, 801bde2 <udp_connect+0x36>
    if (pcb == ipcb) {
 801bdd0:	4294      	cmp	r4, r2
 801bdd2:	d00a      	beq.n	801bdea <udp_connect+0x3e>
 801bdd4:	4613      	mov	r3, r2
 801bdd6:	e001      	b.n	801bddc <udp_connect+0x30>
 801bdd8:	429c      	cmp	r4, r3
 801bdda:	d006      	beq.n	801bdea <udp_connect+0x3e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801bddc:	68db      	ldr	r3, [r3, #12]
 801bdde:	2b00      	cmp	r3, #0
 801bde0:	d1fa      	bne.n	801bdd8 <udp_connect+0x2c>
      /* already on the list, just return */
      return ERR_OK;
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801bde2:	60e2      	str	r2, [r4, #12]
  udp_pcbs = pcb;
  return ERR_OK;
 801bde4:	2000      	movs	r0, #0
  udp_pcbs = pcb;
 801bde6:	600c      	str	r4, [r1, #0]
}
 801bde8:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_OK;
 801bdea:	2000      	movs	r0, #0
}
 801bdec:	bd70      	pop	{r4, r5, r6, pc}
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801bdee:	4601      	mov	r1, r0
 801bdf0:	f7ff fdfe 	bl	801b9f0 <udp_bind>
    if (err != ERR_OK) {
 801bdf4:	2800      	cmp	r0, #0
 801bdf6:	d0e1      	beq.n	801bdbc <udp_connect+0x10>
}
 801bdf8:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801bdfa:	4b0b      	ldr	r3, [pc, #44]	; (801be28 <udp_connect+0x7c>)
 801bdfc:	f240 4235 	movw	r2, #1077	; 0x435
 801be00:	490a      	ldr	r1, [pc, #40]	; (801be2c <udp_connect+0x80>)
 801be02:	480b      	ldr	r0, [pc, #44]	; (801be30 <udp_connect+0x84>)
 801be04:	f004 fe68 	bl	8020ad8 <iprintf>
 801be08:	f06f 000f 	mvn.w	r0, #15
}
 801be0c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801be0e:	4b06      	ldr	r3, [pc, #24]	; (801be28 <udp_connect+0x7c>)
 801be10:	f240 4236 	movw	r2, #1078	; 0x436
 801be14:	4907      	ldr	r1, [pc, #28]	; (801be34 <udp_connect+0x88>)
 801be16:	4806      	ldr	r0, [pc, #24]	; (801be30 <udp_connect+0x84>)
 801be18:	f004 fe5e 	bl	8020ad8 <iprintf>
 801be1c:	f06f 000f 	mvn.w	r0, #15
}
 801be20:	bd70      	pop	{r4, r5, r6, pc}
 801be22:	bf00      	nop
 801be24:	2003e290 	.word	0x2003e290
 801be28:	0803ee44 	.word	0x0803ee44
 801be2c:	0803ee0c 	.word	0x0803ee0c
 801be30:	08026a84 	.word	0x08026a84
 801be34:	0803ee28 	.word	0x0803ee28

0801be38 <udp_recv>:
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801be38:	b110      	cbz	r0, 801be40 <udp_recv+0x8>

  /* remember recv() callback and user data */
  pcb->recv = recv;
  pcb->recv_arg = recv_arg;
 801be3a:	e9c0 1206 	strd	r1, r2, [r0, #24]
}
 801be3e:	4770      	bx	lr
  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801be40:	4b03      	ldr	r3, [pc, #12]	; (801be50 <udp_recv+0x18>)
 801be42:	f240 428a 	movw	r2, #1162	; 0x48a
 801be46:	4903      	ldr	r1, [pc, #12]	; (801be54 <udp_recv+0x1c>)
 801be48:	4803      	ldr	r0, [pc, #12]	; (801be58 <udp_recv+0x20>)
 801be4a:	f004 be45 	b.w	8020ad8 <iprintf>
 801be4e:	bf00      	nop
 801be50:	0803ee44 	.word	0x0803ee44
 801be54:	0803eeec 	.word	0x0803eeec
 801be58:	08026a84 	.word	0x08026a84

0801be5c <udp_remove>:
{
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801be5c:	b1d8      	cbz	r0, 801be96 <udp_remove+0x3a>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801be5e:	4b11      	ldr	r3, [pc, #68]	; (801bea4 <udp_remove+0x48>)
 801be60:	681a      	ldr	r2, [r3, #0]
 801be62:	4282      	cmp	r2, r0
 801be64:	d00b      	beq.n	801be7e <udp_remove+0x22>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801be66:	b132      	cbz	r2, 801be76 <udp_remove+0x1a>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801be68:	68d3      	ldr	r3, [r2, #12]
 801be6a:	b123      	cbz	r3, 801be76 <udp_remove+0x1a>
 801be6c:	4298      	cmp	r0, r3
 801be6e:	d00c      	beq.n	801be8a <udp_remove+0x2e>
 801be70:	461a      	mov	r2, r3
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801be72:	2a00      	cmp	r2, #0
 801be74:	d1f8      	bne.n	801be68 <udp_remove+0xc>
        pcb2->next = pcb->next;
        break;
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801be76:	4601      	mov	r1, r0
 801be78:	2001      	movs	r0, #1
 801be7a:	f7fa b9fb 	b.w	8016274 <memp_free>
    udp_pcbs = udp_pcbs->next;
 801be7e:	68c2      	ldr	r2, [r0, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801be80:	4601      	mov	r1, r0
 801be82:	2001      	movs	r0, #1
    udp_pcbs = udp_pcbs->next;
 801be84:	601a      	str	r2, [r3, #0]
  memp_free(MEMP_UDP_PCB, pcb);
 801be86:	f7fa b9f5 	b.w	8016274 <memp_free>
        pcb2->next = pcb->next;
 801be8a:	68c3      	ldr	r3, [r0, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801be8c:	4601      	mov	r1, r0
 801be8e:	2001      	movs	r0, #1
        pcb2->next = pcb->next;
 801be90:	60d3      	str	r3, [r2, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801be92:	f7fa b9ef 	b.w	8016274 <memp_free>
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801be96:	4b04      	ldr	r3, [pc, #16]	; (801bea8 <udp_remove+0x4c>)
 801be98:	f240 42a1 	movw	r2, #1185	; 0x4a1
 801be9c:	4903      	ldr	r1, [pc, #12]	; (801beac <udp_remove+0x50>)
 801be9e:	4804      	ldr	r0, [pc, #16]	; (801beb0 <udp_remove+0x54>)
 801bea0:	f004 be1a 	b.w	8020ad8 <iprintf>
 801bea4:	2003e290 	.word	0x2003e290
 801bea8:	0803ee44 	.word	0x0803ee44
 801beac:	0803ef04 	.word	0x0803ef04
 801beb0:	08026a84 	.word	0x08026a84

0801beb4 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801beb4:	b510      	push	{r4, lr}
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801beb6:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 801beba:	4907      	ldr	r1, [pc, #28]	; (801bed8 <udp_new+0x24>)
 801bebc:	2001      	movs	r0, #1
 801bebe:	f7fa f9b5 	bl	801622c <memp_malloc_fn>
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801bec2:	4604      	mov	r4, r0
 801bec4:	b128      	cbz	r0, 801bed2 <udp_new+0x1e>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801bec6:	2220      	movs	r2, #32
 801bec8:	2100      	movs	r1, #0
 801beca:	f003 fe84 	bl	801fbd6 <memset>
    pcb->ttl = UDP_TTL;
 801bece:	23ff      	movs	r3, #255	; 0xff
 801bed0:	72e3      	strb	r3, [r4, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
}
 801bed2:	4620      	mov	r0, r4
 801bed4:	bd10      	pop	{r4, pc}
 801bed6:	bf00      	nop
 801bed8:	0803ee44 	.word	0x0803ee44

0801bedc <udp_new_ip_type>:
{
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801bedc:	f7ff bfea 	b.w	801beb4 <udp_new>

0801bee0 <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801bee0:	b1a8      	cbz	r0, 801bf0e <udp_netif_ip_addr_changed+0x2e>
 801bee2:	6802      	ldr	r2, [r0, #0]
 801bee4:	b199      	cbz	r1, 801bf0e <udp_netif_ip_addr_changed+0x2e>
 801bee6:	b192      	cbz	r2, 801bf0e <udp_netif_ip_addr_changed+0x2e>
 801bee8:	680b      	ldr	r3, [r1, #0]
 801beea:	b183      	cbz	r3, 801bf0e <udp_netif_ip_addr_changed+0x2e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801beec:	4b08      	ldr	r3, [pc, #32]	; (801bf10 <udp_netif_ip_addr_changed+0x30>)
 801beee:	681b      	ldr	r3, [r3, #0]
 801bef0:	b16b      	cbz	r3, 801bf0e <udp_netif_ip_addr_changed+0x2e>
{
 801bef2:	b410      	push	{r4}
 801bef4:	e000      	b.n	801bef8 <udp_netif_ip_addr_changed+0x18>
 801bef6:	6802      	ldr	r2, [r0, #0]
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801bef8:	681c      	ldr	r4, [r3, #0]
 801befa:	4294      	cmp	r4, r2
 801befc:	d101      	bne.n	801bf02 <udp_netif_ip_addr_changed+0x22>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801befe:	680a      	ldr	r2, [r1, #0]
 801bf00:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801bf02:	68db      	ldr	r3, [r3, #12]
 801bf04:	2b00      	cmp	r3, #0
 801bf06:	d1f6      	bne.n	801bef6 <udp_netif_ip_addr_changed+0x16>
      }
    }
  }
}
 801bf08:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bf0c:	4770      	bx	lr
 801bf0e:	4770      	bx	lr
 801bf10:	2003e290 	.word	0x2003e290

0801bf14 <dhcp_option_short>:
  return options_out_len;
}

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 801bf14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801bf16:	1c87      	adds	r7, r0, #2
{
 801bf18:	4604      	mov	r4, r0
 801bf1a:	460d      	mov	r5, r1
 801bf1c:	4616      	mov	r6, r2
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801bf1e:	2f44      	cmp	r7, #68	; 0x44
 801bf20:	d906      	bls.n	801bf30 <dhcp_option_short+0x1c>
 801bf22:	4b07      	ldr	r3, [pc, #28]	; (801bf40 <dhcp_option_short+0x2c>)
 801bf24:	f240 52ae 	movw	r2, #1454	; 0x5ae
 801bf28:	4906      	ldr	r1, [pc, #24]	; (801bf44 <dhcp_option_short+0x30>)
 801bf2a:	4807      	ldr	r0, [pc, #28]	; (801bf48 <dhcp_option_short+0x34>)
 801bf2c:	f004 fdd4 	bl	8020ad8 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801bf30:	1c63      	adds	r3, r4, #1
 801bf32:	0a32      	lsrs	r2, r6, #8
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
  return options_out_len;
}
 801bf34:	b2b8      	uxth	r0, r7
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 801bf36:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801bf38:	552a      	strb	r2, [r5, r4]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 801bf3a:	54ee      	strb	r6, [r5, r3]
}
 801bf3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bf3e:	bf00      	nop
 801bf40:	0803f258 	.word	0x0803f258
 801bf44:	0803f290 	.word	0x0803f290
 801bf48:	08026a84 	.word	0x08026a84

0801bf4c <dhcp_option>:
{
 801bf4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bf4e:	461e      	mov	r6, r3
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801bf50:	3302      	adds	r3, #2
{
 801bf52:	4604      	mov	r4, r0
 801bf54:	460d      	mov	r5, r1
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801bf56:	4403      	add	r3, r0
{
 801bf58:	4617      	mov	r7, r2
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801bf5a:	2b44      	cmp	r3, #68	; 0x44
 801bf5c:	d906      	bls.n	801bf6c <dhcp_option+0x20>
 801bf5e:	4b07      	ldr	r3, [pc, #28]	; (801bf7c <dhcp_option+0x30>)
 801bf60:	f240 529a 	movw	r2, #1434	; 0x59a
 801bf64:	4906      	ldr	r1, [pc, #24]	; (801bf80 <dhcp_option+0x34>)
 801bf66:	4807      	ldr	r0, [pc, #28]	; (801bf84 <dhcp_option+0x38>)
 801bf68:	f004 fdb6 	bl	8020ad8 <iprintf>
  options[options_out_len++] = option_type;
 801bf6c:	1c63      	adds	r3, r4, #1
  options[options_out_len++] = option_len;
 801bf6e:	1ca0      	adds	r0, r4, #2
  options[options_out_len++] = option_type;
 801bf70:	552f      	strb	r7, [r5, r4]
  options[options_out_len++] = option_len;
 801bf72:	b29b      	uxth	r3, r3
}
 801bf74:	b280      	uxth	r0, r0
  options[options_out_len++] = option_len;
 801bf76:	54ee      	strb	r6, [r5, r3]
}
 801bf78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bf7a:	bf00      	nop
 801bf7c:	0803f258 	.word	0x0803f258
 801bf80:	0803f1d8 	.word	0x0803f1d8
 801bf84:	08026a84 	.word	0x08026a84

0801bf88 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 801bf88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801bf8a:	1d07      	adds	r7, r0, #4
{
 801bf8c:	4604      	mov	r4, r0
 801bf8e:	460d      	mov	r5, r1
 801bf90:	4616      	mov	r6, r2
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801bf92:	2f44      	cmp	r7, #68	; 0x44
 801bf94:	d906      	bls.n	801bfa4 <dhcp_option_long+0x1c>
 801bf96:	4b0b      	ldr	r3, [pc, #44]	; (801bfc4 <dhcp_option_long+0x3c>)
 801bf98:	f240 52b7 	movw	r2, #1463	; 0x5b7
 801bf9c:	490a      	ldr	r1, [pc, #40]	; (801bfc8 <dhcp_option_long+0x40>)
 801bf9e:	480b      	ldr	r0, [pc, #44]	; (801bfcc <dhcp_option_long+0x44>)
 801bfa0:	f004 fd9a 	bl	8020ad8 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 801bfa4:	0e30      	lsrs	r0, r6, #24
 801bfa6:	1c61      	adds	r1, r4, #1
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801bfa8:	1ca2      	adds	r2, r4, #2
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801bfaa:	1ce3      	adds	r3, r4, #3
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 801bfac:	5528      	strb	r0, [r5, r4]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801bfae:	b289      	uxth	r1, r1
 801bfb0:	0c34      	lsrs	r4, r6, #16
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801bfb2:	b292      	uxth	r2, r2
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801bfb4:	546c      	strb	r4, [r5, r1]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 801bfb6:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801bfb8:	0a31      	lsrs	r1, r6, #8
  return options_out_len;
}
 801bfba:	b2b8      	uxth	r0, r7
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801bfbc:	54a9      	strb	r1, [r5, r2]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 801bfbe:	54ee      	strb	r6, [r5, r3]
}
 801bfc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bfc2:	bf00      	nop
 801bfc4:	0803f258 	.word	0x0803f258
 801bfc8:	0803f21c 	.word	0x0803f21c
 801bfcc:	08026a84 	.word	0x08026a84

0801bfd0 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 801bfd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801bfd4:	4680      	mov	r8, r0
 801bfd6:	2800      	cmp	r0, #0
 801bfd8:	f000 8092 	beq.w	801c100 <dhcp_create_msg+0x130>
 801bfdc:	4689      	mov	r9, r1
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801bfde:	2900      	cmp	r1, #0
 801bfe0:	f000 8085 	beq.w	801c0ee <dhcp_create_msg+0x11e>
 801bfe4:	4616      	mov	r6, r2
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 801bfe6:	f44f 719a 	mov.w	r1, #308	; 0x134
 801bfea:	f44f 7220 	mov.w	r2, #640	; 0x280
 801bfee:	2036      	movs	r0, #54	; 0x36
 801bff0:	461f      	mov	r7, r3
 801bff2:	f7fa fc87 	bl	8016904 <pbuf_alloc>
  if (p_out == NULL) {
 801bff6:	4605      	mov	r5, r0
 801bff8:	2800      	cmp	r0, #0
 801bffa:	d046      	beq.n	801c08a <dhcp_create_msg+0xba>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801bffc:	8943      	ldrh	r3, [r0, #10]
 801bffe:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 801c002:	d366      	bcc.n	801c0d2 <dhcp_create_msg+0x102>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801c004:	2e03      	cmp	r6, #3
 801c006:	d048      	beq.n	801c09a <dhcp_create_msg+0xca>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 801c008:	f899 3006 	ldrb.w	r3, [r9, #6]
 801c00c:	2b00      	cmp	r3, #0
 801c00e:	d03f      	beq.n	801c090 <dhcp_create_msg+0xc0>
 801c010:	4b40      	ldr	r3, [pc, #256]	; (801c114 <dhcp_create_msg+0x144>)
 801c012:	6818      	ldr	r0, [r3, #0]
    dhcp->xid = xid;
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 801c014:	686c      	ldr	r4, [r5, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801c016:	f44f 729a 	mov.w	r2, #308	; 0x134
    dhcp->xid = xid;
 801c01a:	f8c9 0000 	str.w	r0, [r9]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801c01e:	2100      	movs	r1, #0
 801c020:	4620      	mov	r0, r4
 801c022:	f003 fdd8 	bl	801fbd6 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 801c026:	2301      	movs	r3, #1
 801c028:	7023      	strb	r3, [r4, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801c02a:	7063      	strb	r3, [r4, #1]
  msg_out->hlen = netif->hwaddr_len;
 801c02c:	f898 3034 	ldrb.w	r3, [r8, #52]	; 0x34
 801c030:	70a3      	strb	r3, [r4, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801c032:	f8d9 0000 	ldr.w	r0, [r9]
 801c036:	f7f8 fd8d 	bl	8014b54 <lwip_htonl>
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801c03a:	2e04      	cmp	r6, #4
  msg_out->xid = lwip_htonl(dhcp->xid);
 801c03c:	6060      	str	r0, [r4, #4]
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801c03e:	d150      	bne.n	801c0e2 <dhcp_create_msg+0x112>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 801c040:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801c044:	60e3      	str	r3, [r4, #12]
 801c046:	f108 032e 	add.w	r3, r8, #46	; 0x2e
 801c04a:	f108 0034 	add.w	r0, r8, #52	; 0x34
 801c04e:	f104 021c 	add.w	r2, r4, #28
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 801c052:	f813 1b01 	ldrb.w	r1, [r3], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801c056:	4283      	cmp	r3, r0
    msg_out->chaddr[i] = netif->hwaddr[i];
 801c058:	f802 1b01 	strb.w	r1, [r2], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801c05c:	d1f9      	bne.n	801c052 <dhcp_create_msg+0x82>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801c05e:	2363      	movs	r3, #99	; 0x63
 801c060:	f06f 0c7d 	mvn.w	ip, #125	; 0x7d
 801c064:	2053      	movs	r0, #83	; 0x53
  options[options_out_len++] = option_type;
 801c066:	2135      	movs	r1, #53	; 0x35
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801c068:	f884 30ec 	strb.w	r3, [r4, #236]	; 0xec
  options[options_out_len++] = option_len;
 801c06c:	2201      	movs	r2, #1
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801c06e:	f884 30ef 	strb.w	r3, [r4, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
  if (options_out_len) {
    *options_out_len = options_out_len_loc;
 801c072:	2303      	movs	r3, #3
  options[options_out_len++] = value;
 801c074:	f884 60f2 	strb.w	r6, [r4, #242]	; 0xf2
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801c078:	f884 c0ed 	strb.w	ip, [r4, #237]	; 0xed
 801c07c:	f884 00ee 	strb.w	r0, [r4, #238]	; 0xee
  options[options_out_len++] = option_type;
 801c080:	f884 10f0 	strb.w	r1, [r4, #240]	; 0xf0
  options[options_out_len++] = option_len;
 801c084:	f884 20f1 	strb.w	r2, [r4, #241]	; 0xf1
    *options_out_len = options_out_len_loc;
 801c088:	803b      	strh	r3, [r7, #0]
  }
  return p_out;
}
 801c08a:	4628      	mov	r0, r5
 801c08c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      xid = LWIP_RAND();
 801c090:	f004 fdb2 	bl	8020bf8 <rand>
 801c094:	4b1f      	ldr	r3, [pc, #124]	; (801c114 <dhcp_create_msg+0x144>)
 801c096:	6018      	str	r0, [r3, #0]
 801c098:	e7bc      	b.n	801c014 <dhcp_create_msg+0x44>
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801c09a:	f899 3005 	ldrb.w	r3, [r9, #5]
 801c09e:	2b03      	cmp	r3, #3
 801c0a0:	d0b2      	beq.n	801c008 <dhcp_create_msg+0x38>
  msg_out = (struct dhcp_msg *)p_out->payload;
 801c0a2:	686c      	ldr	r4, [r5, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801c0a4:	f44f 729a 	mov.w	r2, #308	; 0x134
 801c0a8:	2100      	movs	r1, #0
 801c0aa:	4620      	mov	r0, r4
 801c0ac:	f003 fd93 	bl	801fbd6 <memset>
  msg_out->op = DHCP_BOOTREQUEST;
 801c0b0:	2301      	movs	r3, #1
 801c0b2:	7023      	strb	r3, [r4, #0]
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801c0b4:	7063      	strb	r3, [r4, #1]
  msg_out->hlen = netif->hwaddr_len;
 801c0b6:	f898 3034 	ldrb.w	r3, [r8, #52]	; 0x34
 801c0ba:	70a3      	strb	r3, [r4, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801c0bc:	f8d9 0000 	ldr.w	r0, [r9]
 801c0c0:	f7f8 fd48 	bl	8014b54 <lwip_htonl>
 801c0c4:	6060      	str	r0, [r4, #4]
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801c0c6:	f899 3005 	ldrb.w	r3, [r9, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 801c0ca:	3b04      	subs	r3, #4
 801c0cc:	2b01      	cmp	r3, #1
 801c0ce:	d8ba      	bhi.n	801c046 <dhcp_create_msg+0x76>
 801c0d0:	e7b6      	b.n	801c040 <dhcp_create_msg+0x70>
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801c0d2:	4b11      	ldr	r3, [pc, #68]	; (801c118 <dhcp_create_msg+0x148>)
 801c0d4:	f240 7272 	movw	r2, #1906	; 0x772
 801c0d8:	4910      	ldr	r1, [pc, #64]	; (801c11c <dhcp_create_msg+0x14c>)
 801c0da:	4811      	ldr	r0, [pc, #68]	; (801c120 <dhcp_create_msg+0x150>)
 801c0dc:	f004 fcfc 	bl	8020ad8 <iprintf>
 801c0e0:	e790      	b.n	801c004 <dhcp_create_msg+0x34>
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801c0e2:	1ff3      	subs	r3, r6, #7
 801c0e4:	2b01      	cmp	r3, #1
 801c0e6:	d9ab      	bls.n	801c040 <dhcp_create_msg+0x70>
 801c0e8:	2e03      	cmp	r6, #3
 801c0ea:	d1ac      	bne.n	801c046 <dhcp_create_msg+0x76>
 801c0ec:	e7eb      	b.n	801c0c6 <dhcp_create_msg+0xf6>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801c0ee:	4b0a      	ldr	r3, [pc, #40]	; (801c118 <dhcp_create_msg+0x148>)
 801c0f0:	f240 726a 	movw	r2, #1898	; 0x76a
 801c0f4:	490b      	ldr	r1, [pc, #44]	; (801c124 <dhcp_create_msg+0x154>)
 801c0f6:	464d      	mov	r5, r9
 801c0f8:	4809      	ldr	r0, [pc, #36]	; (801c120 <dhcp_create_msg+0x150>)
 801c0fa:	f004 fced 	bl	8020ad8 <iprintf>
 801c0fe:	e7c4      	b.n	801c08a <dhcp_create_msg+0xba>
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801c100:	4605      	mov	r5, r0
 801c102:	4b05      	ldr	r3, [pc, #20]	; (801c118 <dhcp_create_msg+0x148>)
 801c104:	f240 7269 	movw	r2, #1897	; 0x769
 801c108:	4907      	ldr	r1, [pc, #28]	; (801c128 <dhcp_create_msg+0x158>)
 801c10a:	4805      	ldr	r0, [pc, #20]	; (801c120 <dhcp_create_msg+0x150>)
 801c10c:	f004 fce4 	bl	8020ad8 <iprintf>
 801c110:	e7bb      	b.n	801c08a <dhcp_create_msg+0xba>
 801c112:	bf00      	nop
 801c114:	2002a440 	.word	0x2002a440
 801c118:	0803f258 	.word	0x0803f258
 801c11c:	0803f134 	.word	0x0803f134
 801c120:	08026a84 	.word	0x08026a84
 801c124:	0803f114 	.word	0x0803f114
 801c128:	0803f0f4 	.word	0x0803f0f4

0801c12c <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 801c12c:	b470      	push	{r4, r5, r6}
  options[options_out_len++] = DHCP_OPTION_END;
 801c12e:	1c45      	adds	r5, r0, #1
 801c130:	23ff      	movs	r3, #255	; 0xff
 801c132:	b2ae      	uxth	r6, r5
 801c134:	540b      	strb	r3, [r1, r0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801c136:	2e43      	cmp	r6, #67	; 0x43
 801c138:	d80c      	bhi.n	801c154 <dhcp_option_trailer+0x28>
 801c13a:	f1c0 0542 	rsb	r5, r0, #66	; 0x42
 801c13e:	1e73      	subs	r3, r6, #1
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 801c140:	2400      	movs	r4, #0
 801c142:	fa16 f585 	uxtah	r5, r6, r5
 801c146:	440b      	add	r3, r1
 801c148:	4429      	add	r1, r5
 801c14a:	f803 4f01 	strb.w	r4, [r3, #1]!
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801c14e:	428b      	cmp	r3, r1
 801c150:	d1fb      	bne.n	801c14a <dhcp_option_trailer+0x1e>
    options[options_out_len++] = 0;
 801c152:	2644      	movs	r6, #68	; 0x44
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801c154:	f106 01f0 	add.w	r1, r6, #240	; 0xf0
 801c158:	4610      	mov	r0, r2
 801c15a:	b289      	uxth	r1, r1
}
 801c15c:	bc70      	pop	{r4, r5, r6}
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801c15e:	f7fa bc6f 	b.w	8016a40 <pbuf_realloc>
 801c162:	bf00      	nop

0801c164 <dhcp_reboot>:
{
 801c164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801c168:	6a86      	ldr	r6, [r0, #40]	; 0x28
{
 801c16a:	b085      	sub	sp, #20
 801c16c:	4683      	mov	fp, r0
  if (new_state != dhcp->state) {
 801c16e:	7973      	ldrb	r3, [r6, #5]
 801c170:	2b03      	cmp	r3, #3
 801c172:	d004      	beq.n	801c17e <dhcp_reboot+0x1a>
    dhcp->tries = 0;
 801c174:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801c176:	2203      	movs	r2, #3
    dhcp->tries = 0;
 801c178:	71b3      	strb	r3, [r6, #6]
    dhcp->state = new_state;
 801c17a:	7172      	strb	r2, [r6, #5]
    dhcp->request_timeout = 0;
 801c17c:	8133      	strh	r3, [r6, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801c17e:	f10d 030e 	add.w	r3, sp, #14
 801c182:	2203      	movs	r2, #3
 801c184:	4631      	mov	r1, r6
 801c186:	4658      	mov	r0, fp
 801c188:	f7ff ff22 	bl	801bfd0 <dhcp_create_msg>
  if (p_out != NULL) {
 801c18c:	4682      	mov	sl, r0
 801c18e:	2800      	cmp	r0, #0
 801c190:	d078      	beq.n	801c284 <dhcp_reboot+0x120>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c192:	6845      	ldr	r5, [r0, #4]
 801c194:	2302      	movs	r3, #2
 801c196:	2239      	movs	r2, #57	; 0x39
 801c198:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801c19c:	35f0      	adds	r5, #240	; 0xf0
 801c19e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 801c2a4 <dhcp_reboot+0x140>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c1a2:	f04f 0801 	mov.w	r8, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c1a6:	4629      	mov	r1, r5
 801c1a8:	f7ff fed0 	bl	801bf4c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801c1ac:	4629      	mov	r1, r5
 801c1ae:	f44f 7210 	mov.w	r2, #576	; 0x240
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c1b2:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801c1b6:	f7ff fead 	bl	801bf14 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801c1ba:	2304      	movs	r3, #4
 801c1bc:	4629      	mov	r1, r5
 801c1be:	2232      	movs	r2, #50	; 0x32
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801c1c0:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801c1c4:	f7ff fec2 	bl	801bf4c <dhcp_option>
 801c1c8:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c1ca:	69f0      	ldr	r0, [r6, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801c1cc:	f8ad 400e 	strh.w	r4, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c1d0:	f7f8 fcc0 	bl	8014b54 <lwip_htonl>
 801c1d4:	4629      	mov	r1, r5
 801c1d6:	4602      	mov	r2, r0
 801c1d8:	4620      	mov	r0, r4
 801c1da:	f7ff fed5 	bl	801bf88 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c1de:	4629      	mov	r1, r5
 801c1e0:	2304      	movs	r3, #4
 801c1e2:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c1e4:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c1e8:	f7ff feb0 	bl	801bf4c <dhcp_option>
 801c1ec:	4604      	mov	r4, r0
 801c1ee:	1d07      	adds	r7, r0, #4
 801c1f0:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c1f4:	2c43      	cmp	r4, #67	; 0x43
 801c1f6:	b2bf      	uxth	r7, r7
 801c1f8:	d80b      	bhi.n	801c212 <dhcp_reboot+0xae>
  options[options_out_len++] = value;
 801c1fa:	1c63      	adds	r3, r4, #1
 801c1fc:	f805 8004 	strb.w	r8, [r5, r4]
 801c200:	b29c      	uxth	r4, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c202:	42bc      	cmp	r4, r7
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801c204:	f8ad 400e 	strh.w	r4, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c208:	d00b      	beq.n	801c222 <dhcp_reboot+0xbe>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c20a:	2c43      	cmp	r4, #67	; 0x43
 801c20c:	f819 8b01 	ldrb.w	r8, [r9], #1
 801c210:	d9f3      	bls.n	801c1fa <dhcp_reboot+0x96>
 801c212:	4b1e      	ldr	r3, [pc, #120]	; (801c28c <dhcp_reboot+0x128>)
 801c214:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801c218:	491d      	ldr	r1, [pc, #116]	; (801c290 <dhcp_reboot+0x12c>)
 801c21a:	481e      	ldr	r0, [pc, #120]	; (801c294 <dhcp_reboot+0x130>)
 801c21c:	f004 fc5c 	bl	8020ad8 <iprintf>
 801c220:	e7eb      	b.n	801c1fa <dhcp_reboot+0x96>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801c222:	4629      	mov	r1, r5
 801c224:	4638      	mov	r0, r7
 801c226:	4652      	mov	r2, sl
 801c228:	f7ff ff80 	bl	801c12c <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801c22c:	4a1a      	ldr	r2, [pc, #104]	; (801c298 <dhcp_reboot+0x134>)
 801c22e:	f8cd b000 	str.w	fp, [sp]
 801c232:	2343      	movs	r3, #67	; 0x43
 801c234:	6810      	ldr	r0, [r2, #0]
 801c236:	4651      	mov	r1, sl
 801c238:	4a18      	ldr	r2, [pc, #96]	; (801c29c <dhcp_reboot+0x138>)
 801c23a:	f7ff fd19 	bl	801bc70 <udp_sendto_if>
 801c23e:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801c240:	4650      	mov	r0, sl
 801c242:	f7fa faf1 	bl	8016828 <pbuf_free>
  if (dhcp->tries < 255) {
 801c246:	79b3      	ldrb	r3, [r6, #6]
 801c248:	2bff      	cmp	r3, #255	; 0xff
 801c24a:	d015      	beq.n	801c278 <dhcp_reboot+0x114>
    dhcp->tries++;
 801c24c:	3301      	adds	r3, #1
 801c24e:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801c250:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801c252:	71b3      	strb	r3, [r6, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801c254:	d810      	bhi.n	801c278 <dhcp_reboot+0x114>
 801c256:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
 801c25a:	4a11      	ldr	r2, [pc, #68]	; (801c2a0 <dhcp_reboot+0x13c>)
}
 801c25c:	4620      	mov	r0, r4
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801c25e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801c262:	00db      	lsls	r3, r3, #3
 801c264:	b29b      	uxth	r3, r3
 801c266:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801c26a:	fba2 2303 	umull	r2, r3, r2, r3
 801c26e:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c270:	8133      	strh	r3, [r6, #8]
}
 801c272:	b005      	add	sp, #20
 801c274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801c278:	2314      	movs	r3, #20
}
 801c27a:	4620      	mov	r0, r4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c27c:	8133      	strh	r3, [r6, #8]
}
 801c27e:	b005      	add	sp, #20
 801c280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801c284:	f04f 34ff 	mov.w	r4, #4294967295
 801c288:	e7dd      	b.n	801c246 <dhcp_reboot+0xe2>
 801c28a:	bf00      	nop
 801c28c:	0803f258 	.word	0x0803f258
 801c290:	0803f2cc 	.word	0x0803f2cc
 801c294:	08026a84 	.word	0x08026a84
 801c298:	2002a438 	.word	0x2002a438
 801c29c:	0803f778 	.word	0x0803f778
 801c2a0:	10624dd3 	.word	0x10624dd3
 801c2a4:	0803f199 	.word	0x0803f199

0801c2a8 <dhcp_select>:
{
 801c2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c2ac:	b085      	sub	sp, #20
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801c2ae:	2800      	cmp	r0, #0
 801c2b0:	f000 80ac 	beq.w	801c40c <dhcp_select+0x164>
  dhcp = netif_dhcp_data(netif);
 801c2b4:	6a85      	ldr	r5, [r0, #40]	; 0x28
 801c2b6:	4607      	mov	r7, r0
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801c2b8:	2d00      	cmp	r5, #0
 801c2ba:	f000 809d 	beq.w	801c3f8 <dhcp_select+0x150>
  if (new_state != dhcp->state) {
 801c2be:	796b      	ldrb	r3, [r5, #5]
 801c2c0:	2b01      	cmp	r3, #1
 801c2c2:	d004      	beq.n	801c2ce <dhcp_select+0x26>
    dhcp->tries = 0;
 801c2c4:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801c2c6:	2201      	movs	r2, #1
    dhcp->tries = 0;
 801c2c8:	71ab      	strb	r3, [r5, #6]
    dhcp->state = new_state;
 801c2ca:	716a      	strb	r2, [r5, #5]
    dhcp->request_timeout = 0;
 801c2cc:	812b      	strh	r3, [r5, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801c2ce:	f10d 030e 	add.w	r3, sp, #14
 801c2d2:	2203      	movs	r2, #3
 801c2d4:	4629      	mov	r1, r5
 801c2d6:	4638      	mov	r0, r7
 801c2d8:	f7ff fe7a 	bl	801bfd0 <dhcp_create_msg>
  if (p_out != NULL) {
 801c2dc:	4682      	mov	sl, r0
 801c2de:	2800      	cmp	r0, #0
 801c2e0:	f000 8087 	beq.w	801c3f2 <dhcp_select+0x14a>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c2e4:	6846      	ldr	r6, [r0, #4]
 801c2e6:	2302      	movs	r3, #2
 801c2e8:	2239      	movs	r2, #57	; 0x39
 801c2ea:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801c2ee:	36f0      	adds	r6, #240	; 0xf0
 801c2f0:	f8df b150 	ldr.w	fp, [pc, #336]	; 801c444 <dhcp_select+0x19c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c2f4:	f04f 0901 	mov.w	r9, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c2f8:	4631      	mov	r1, r6
 801c2fa:	f7ff fe27 	bl	801bf4c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c2fe:	4631      	mov	r1, r6
 801c300:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c302:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c306:	f7ff fe05 	bl	801bf14 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801c30a:	2304      	movs	r3, #4
 801c30c:	4631      	mov	r1, r6
 801c30e:	2232      	movs	r2, #50	; 0x32
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c310:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801c314:	f7ff fe1a 	bl	801bf4c <dhcp_option>
 801c318:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c31a:	69e8      	ldr	r0, [r5, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801c31c:	f8ad 400e 	strh.w	r4, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c320:	f7f8 fc18 	bl	8014b54 <lwip_htonl>
 801c324:	4631      	mov	r1, r6
 801c326:	4602      	mov	r2, r0
 801c328:	4620      	mov	r0, r4
 801c32a:	f7ff fe2d 	bl	801bf88 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801c32e:	2304      	movs	r3, #4
 801c330:	4631      	mov	r1, r6
 801c332:	2236      	movs	r2, #54	; 0x36
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c334:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801c338:	f7ff fe08 	bl	801bf4c <dhcp_option>
 801c33c:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801c33e:	69a8      	ldr	r0, [r5, #24]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801c340:	f8ad 400e 	strh.w	r4, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801c344:	f7f8 fc06 	bl	8014b54 <lwip_htonl>
 801c348:	4631      	mov	r1, r6
 801c34a:	4602      	mov	r2, r0
 801c34c:	4620      	mov	r0, r4
 801c34e:	f7ff fe1b 	bl	801bf88 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c352:	4631      	mov	r1, r6
 801c354:	2304      	movs	r3, #4
 801c356:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801c358:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c35c:	f7ff fdf6 	bl	801bf4c <dhcp_option>
 801c360:	4604      	mov	r4, r0
 801c362:	f100 0804 	add.w	r8, r0, #4
 801c366:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c36a:	2c43      	cmp	r4, #67	; 0x43
 801c36c:	fa1f f888 	uxth.w	r8, r8
 801c370:	d80b      	bhi.n	801c38a <dhcp_select+0xe2>
  options[options_out_len++] = value;
 801c372:	1c63      	adds	r3, r4, #1
 801c374:	f806 9004 	strb.w	r9, [r6, r4]
 801c378:	b29c      	uxth	r4, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c37a:	4544      	cmp	r4, r8
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801c37c:	f8ad 400e 	strh.w	r4, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c380:	d00b      	beq.n	801c39a <dhcp_select+0xf2>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c382:	2c43      	cmp	r4, #67	; 0x43
 801c384:	f81b 9b01 	ldrb.w	r9, [fp], #1
 801c388:	d9f3      	bls.n	801c372 <dhcp_select+0xca>
 801c38a:	4b25      	ldr	r3, [pc, #148]	; (801c420 <dhcp_select+0x178>)
 801c38c:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801c390:	4924      	ldr	r1, [pc, #144]	; (801c424 <dhcp_select+0x17c>)
 801c392:	4825      	ldr	r0, [pc, #148]	; (801c428 <dhcp_select+0x180>)
 801c394:	f004 fba0 	bl	8020ad8 <iprintf>
 801c398:	e7eb      	b.n	801c372 <dhcp_select+0xca>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801c39a:	4631      	mov	r1, r6
 801c39c:	4640      	mov	r0, r8
 801c39e:	4652      	mov	r2, sl
 801c3a0:	f7ff fec4 	bl	801c12c <dhcp_option_trailer>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801c3a4:	4921      	ldr	r1, [pc, #132]	; (801c42c <dhcp_select+0x184>)
 801c3a6:	4a22      	ldr	r2, [pc, #136]	; (801c430 <dhcp_select+0x188>)
 801c3a8:	2343      	movs	r3, #67	; 0x43
 801c3aa:	6808      	ldr	r0, [r1, #0]
 801c3ac:	4651      	mov	r1, sl
 801c3ae:	e9cd 7200 	strd	r7, r2, [sp]
 801c3b2:	4a20      	ldr	r2, [pc, #128]	; (801c434 <dhcp_select+0x18c>)
 801c3b4:	f7ff fb9c 	bl	801baf0 <udp_sendto_if_src>
 801c3b8:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801c3ba:	4650      	mov	r0, sl
 801c3bc:	f7fa fa34 	bl	8016828 <pbuf_free>
  if (dhcp->tries < 255) {
 801c3c0:	79ab      	ldrb	r3, [r5, #6]
 801c3c2:	2bff      	cmp	r3, #255	; 0xff
 801c3c4:	d013      	beq.n	801c3ee <dhcp_select+0x146>
    dhcp->tries++;
 801c3c6:	3301      	adds	r3, #1
 801c3c8:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801c3ca:	2a05      	cmp	r2, #5
    dhcp->tries++;
 801c3cc:	71aa      	strb	r2, [r5, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801c3ce:	d80e      	bhi.n	801c3ee <dhcp_select+0x146>
 801c3d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801c3d4:	4918      	ldr	r1, [pc, #96]	; (801c438 <dhcp_select+0x190>)
 801c3d6:	4093      	lsls	r3, r2
 801c3d8:	b29b      	uxth	r3, r3
 801c3da:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801c3de:	fba1 2303 	umull	r2, r3, r1, r3
 801c3e2:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c3e4:	812b      	strh	r3, [r5, #8]
}
 801c3e6:	4620      	mov	r0, r4
 801c3e8:	b005      	add	sp, #20
 801c3ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801c3ee:	2378      	movs	r3, #120	; 0x78
 801c3f0:	e7f8      	b.n	801c3e4 <dhcp_select+0x13c>
 801c3f2:	f04f 34ff 	mov.w	r4, #4294967295
 801c3f6:	e7e3      	b.n	801c3c0 <dhcp_select+0x118>
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801c3f8:	4b09      	ldr	r3, [pc, #36]	; (801c420 <dhcp_select+0x178>)
 801c3fa:	f240 1279 	movw	r2, #377	; 0x179
 801c3fe:	490f      	ldr	r1, [pc, #60]	; (801c43c <dhcp_select+0x194>)
 801c400:	f06f 0405 	mvn.w	r4, #5
 801c404:	4808      	ldr	r0, [pc, #32]	; (801c428 <dhcp_select+0x180>)
 801c406:	f004 fb67 	bl	8020ad8 <iprintf>
 801c40a:	e7ec      	b.n	801c3e6 <dhcp_select+0x13e>
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801c40c:	4b04      	ldr	r3, [pc, #16]	; (801c420 <dhcp_select+0x178>)
 801c40e:	f240 1277 	movw	r2, #375	; 0x177
 801c412:	490b      	ldr	r1, [pc, #44]	; (801c440 <dhcp_select+0x198>)
 801c414:	f06f 040f 	mvn.w	r4, #15
 801c418:	4803      	ldr	r0, [pc, #12]	; (801c428 <dhcp_select+0x180>)
 801c41a:	f004 fb5d 	bl	8020ad8 <iprintf>
 801c41e:	e7e2      	b.n	801c3e6 <dhcp_select+0x13e>
 801c420:	0803f258 	.word	0x0803f258
 801c424:	0803f2cc 	.word	0x0803f2cc
 801c428:	08026a84 	.word	0x08026a84
 801c42c:	2002a438 	.word	0x2002a438
 801c430:	0803f774 	.word	0x0803f774
 801c434:	0803f778 	.word	0x0803f778
 801c438:	10624dd3 	.word	0x10624dd3
 801c43c:	0803f3c8 	.word	0x0803f3c8
 801c440:	0803f3ac 	.word	0x0803f3ac
 801c444:	0803f199 	.word	0x0803f199

0801c448 <dhcp_discover>:
{
 801c448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801c44c:	6a85      	ldr	r5, [r0, #40]	; 0x28
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801c44e:	2300      	movs	r3, #0
{
 801c450:	b085      	sub	sp, #20
 801c452:	4682      	mov	sl, r0
  if (new_state != dhcp->state) {
 801c454:	796a      	ldrb	r2, [r5, #5]
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801c456:	61eb      	str	r3, [r5, #28]
  if (new_state != dhcp->state) {
 801c458:	2a06      	cmp	r2, #6
 801c45a:	d003      	beq.n	801c464 <dhcp_discover+0x1c>
    dhcp->state = new_state;
 801c45c:	2206      	movs	r2, #6
    dhcp->tries = 0;
 801c45e:	71ab      	strb	r3, [r5, #6]
    dhcp->request_timeout = 0;
 801c460:	812b      	strh	r3, [r5, #8]
    dhcp->state = new_state;
 801c462:	716a      	strb	r2, [r5, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 801c464:	f10d 030e 	add.w	r3, sp, #14
 801c468:	2201      	movs	r2, #1
 801c46a:	4629      	mov	r1, r5
 801c46c:	4650      	mov	r0, sl
 801c46e:	f7ff fdaf 	bl	801bfd0 <dhcp_create_msg>
  if (p_out != NULL) {
 801c472:	4681      	mov	r9, r0
 801c474:	2800      	cmp	r0, #0
 801c476:	d047      	beq.n	801c508 <dhcp_discover+0xc0>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c478:	6846      	ldr	r6, [r0, #4]
 801c47a:	2302      	movs	r3, #2
 801c47c:	2239      	movs	r2, #57	; 0x39
 801c47e:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801c482:	36f0      	adds	r6, #240	; 0xf0
 801c484:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 801c560 <dhcp_discover+0x118>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c488:	f04f 0801 	mov.w	r8, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c48c:	4631      	mov	r1, r6
 801c48e:	f7ff fd5d 	bl	801bf4c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c492:	4631      	mov	r1, r6
 801c494:	f8ba 202c 	ldrh.w	r2, [sl, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c498:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c49c:	f7ff fd3a 	bl	801bf14 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c4a0:	4631      	mov	r1, r6
 801c4a2:	2304      	movs	r3, #4
 801c4a4:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c4a6:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c4aa:	f7ff fd4f 	bl	801bf4c <dhcp_option>
 801c4ae:	4604      	mov	r4, r0
 801c4b0:	1d07      	adds	r7, r0, #4
 801c4b2:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c4b6:	2c43      	cmp	r4, #67	; 0x43
 801c4b8:	b2bf      	uxth	r7, r7
 801c4ba:	d80b      	bhi.n	801c4d4 <dhcp_discover+0x8c>
  options[options_out_len++] = value;
 801c4bc:	1c63      	adds	r3, r4, #1
 801c4be:	f806 8004 	strb.w	r8, [r6, r4]
 801c4c2:	b29c      	uxth	r4, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c4c4:	42bc      	cmp	r4, r7
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801c4c6:	f8ad 400e 	strh.w	r4, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c4ca:	d00b      	beq.n	801c4e4 <dhcp_discover+0x9c>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c4cc:	2c43      	cmp	r4, #67	; 0x43
 801c4ce:	f81b 8b01 	ldrb.w	r8, [fp], #1
 801c4d2:	d9f3      	bls.n	801c4bc <dhcp_discover+0x74>
 801c4d4:	4b1b      	ldr	r3, [pc, #108]	; (801c544 <dhcp_discover+0xfc>)
 801c4d6:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801c4da:	491b      	ldr	r1, [pc, #108]	; (801c548 <dhcp_discover+0x100>)
 801c4dc:	481b      	ldr	r0, [pc, #108]	; (801c54c <dhcp_discover+0x104>)
 801c4de:	f004 fafb 	bl	8020ad8 <iprintf>
 801c4e2:	e7eb      	b.n	801c4bc <dhcp_discover+0x74>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801c4e4:	4631      	mov	r1, r6
 801c4e6:	4638      	mov	r0, r7
 801c4e8:	464a      	mov	r2, r9
 801c4ea:	f7ff fe1f 	bl	801c12c <dhcp_option_trailer>
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801c4ee:	4918      	ldr	r1, [pc, #96]	; (801c550 <dhcp_discover+0x108>)
 801c4f0:	4a18      	ldr	r2, [pc, #96]	; (801c554 <dhcp_discover+0x10c>)
 801c4f2:	2343      	movs	r3, #67	; 0x43
 801c4f4:	6808      	ldr	r0, [r1, #0]
 801c4f6:	4649      	mov	r1, r9
 801c4f8:	e9cd a200 	strd	sl, r2, [sp]
 801c4fc:	4a16      	ldr	r2, [pc, #88]	; (801c558 <dhcp_discover+0x110>)
 801c4fe:	f7ff faf7 	bl	801baf0 <udp_sendto_if_src>
    pbuf_free(p_out);
 801c502:	4648      	mov	r0, r9
 801c504:	f7fa f990 	bl	8016828 <pbuf_free>
  if (dhcp->tries < 255) {
 801c508:	79ab      	ldrb	r3, [r5, #6]
 801c50a:	2bff      	cmp	r3, #255	; 0xff
 801c50c:	d013      	beq.n	801c536 <dhcp_discover+0xee>
    dhcp->tries++;
 801c50e:	3301      	adds	r3, #1
 801c510:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801c512:	2a05      	cmp	r2, #5
    dhcp->tries++;
 801c514:	71aa      	strb	r2, [r5, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801c516:	d80e      	bhi.n	801c536 <dhcp_discover+0xee>
 801c518:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801c51c:	490f      	ldr	r1, [pc, #60]	; (801c55c <dhcp_discover+0x114>)
}
 801c51e:	2000      	movs	r0, #0
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801c520:	4093      	lsls	r3, r2
 801c522:	b29b      	uxth	r3, r3
 801c524:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801c528:	fba1 2303 	umull	r2, r3, r1, r3
 801c52c:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c52e:	812b      	strh	r3, [r5, #8]
}
 801c530:	b005      	add	sp, #20
 801c532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c536:	2378      	movs	r3, #120	; 0x78
}
 801c538:	2000      	movs	r0, #0
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c53a:	812b      	strh	r3, [r5, #8]
}
 801c53c:	b005      	add	sp, #20
 801c53e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c542:	bf00      	nop
 801c544:	0803f258 	.word	0x0803f258
 801c548:	0803f2cc 	.word	0x0803f2cc
 801c54c:	08026a84 	.word	0x08026a84
 801c550:	2002a438 	.word	0x2002a438
 801c554:	0803f774 	.word	0x0803f774
 801c558:	0803f778 	.word	0x0803f778
 801c55c:	10624dd3 	.word	0x10624dd3
 801c560:	0803f199 	.word	0x0803f199

0801c564 <dhcp_check>:
{
 801c564:	b510      	push	{r4, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801c566:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (new_state != dhcp->state) {
 801c568:	7963      	ldrb	r3, [r4, #5]
 801c56a:	2b08      	cmp	r3, #8
 801c56c:	d004      	beq.n	801c578 <dhcp_check+0x14>
    dhcp->tries = 0;
 801c56e:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801c570:	2208      	movs	r2, #8
    dhcp->tries = 0;
 801c572:	71a3      	strb	r3, [r4, #6]
    dhcp->state = new_state;
 801c574:	7162      	strb	r2, [r4, #5]
    dhcp->request_timeout = 0;
 801c576:	8123      	strh	r3, [r4, #8]
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 801c578:	2200      	movs	r2, #0
 801c57a:	f104 011c 	add.w	r1, r4, #28
 801c57e:	f001 fad3 	bl	801db28 <etharp_query>
  if (dhcp->tries < 255) {
 801c582:	79a3      	ldrb	r3, [r4, #6]
 801c584:	2bff      	cmp	r3, #255	; 0xff
 801c586:	d001      	beq.n	801c58c <dhcp_check+0x28>
    dhcp->tries++;
 801c588:	3301      	adds	r3, #1
 801c58a:	71a3      	strb	r3, [r4, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c58c:	2301      	movs	r3, #1
 801c58e:	8123      	strh	r3, [r4, #8]
}
 801c590:	bd10      	pop	{r4, pc}
 801c592:	bf00      	nop

0801c594 <dhcp_bind>:
{
 801c594:	b510      	push	{r4, lr}
 801c596:	b082      	sub	sp, #8
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 801c598:	2800      	cmp	r0, #0
 801c59a:	d075      	beq.n	801c688 <dhcp_bind+0xf4>
  dhcp = netif_dhcp_data(netif);
 801c59c:	6a81      	ldr	r1, [r0, #40]	; 0x28
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 801c59e:	2900      	cmp	r1, #0
 801c5a0:	d07b      	beq.n	801c69a <dhcp_bind+0x106>
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801c5a2:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  dhcp->lease_used = 0;
 801c5a4:	2200      	movs	r2, #0
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801c5a6:	1c5c      	adds	r4, r3, #1
  dhcp->lease_used = 0;
 801c5a8:	824a      	strh	r2, [r1, #18]
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801c5aa:	d00b      	beq.n	801c5c4 <dhcp_bind+0x30>
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801c5ac:	331e      	adds	r3, #30
 801c5ae:	f1a2 3277 	sub.w	r2, r2, #2004318071	; 0x77777777
 801c5b2:	fba2 2303 	umull	r2, r3, r2, r3
 801c5b6:	095b      	lsrs	r3, r3, #5
    if (timeout > 0xffff) {
 801c5b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801c5bc:	d259      	bcs.n	801c672 <dhcp_bind+0xde>
    if (dhcp->t0_timeout == 0) {
 801c5be:	b903      	cbnz	r3, 801c5c2 <dhcp_bind+0x2e>
      dhcp->t0_timeout = 1;
 801c5c0:	2301      	movs	r3, #1
 801c5c2:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801c5c4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 801c5c6:	1c53      	adds	r3, r2, #1
 801c5c8:	d040      	beq.n	801c64c <dhcp_bind+0xb8>
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801c5ca:	321e      	adds	r2, #30
 801c5cc:	4b3e      	ldr	r3, [pc, #248]	; (801c6c8 <dhcp_bind+0x134>)
 801c5ce:	fba3 3202 	umull	r3, r2, r3, r2
 801c5d2:	0952      	lsrs	r2, r2, #5
    if (timeout > 0xffff) {
 801c5d4:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 801c5d8:	d247      	bcs.n	801c66a <dhcp_bind+0xd6>
    if (dhcp->t1_timeout == 0) {
 801c5da:	2a00      	cmp	r2, #0
 801c5dc:	d171      	bne.n	801c6c2 <dhcp_bind+0x12e>
      dhcp->t1_timeout = 1;
 801c5de:	2301      	movs	r3, #1
 801c5e0:	461a      	mov	r2, r3
 801c5e2:	814b      	strh	r3, [r1, #10]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801c5e4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    dhcp->t1_renew_time = dhcp->t1_timeout;
 801c5e6:	81ca      	strh	r2, [r1, #14]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801c5e8:	1c5c      	adds	r4, r3, #1
 801c5ea:	d033      	beq.n	801c654 <dhcp_bind+0xc0>
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801c5ec:	331e      	adds	r3, #30
 801c5ee:	4c36      	ldr	r4, [pc, #216]	; (801c6c8 <dhcp_bind+0x134>)
 801c5f0:	fba4 4303 	umull	r4, r3, r4, r3
 801c5f4:	095b      	lsrs	r3, r3, #5
    if (timeout > 0xffff) {
 801c5f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801c5fa:	d241      	bcs.n	801c680 <dhcp_bind+0xec>
    if (dhcp->t2_timeout == 0) {
 801c5fc:	2b00      	cmp	r3, #0
 801c5fe:	d15d      	bne.n	801c6bc <dhcp_bind+0x128>
      dhcp->t2_timeout = 1;
 801c600:	2401      	movs	r4, #1
 801c602:	4623      	mov	r3, r4
 801c604:	818c      	strh	r4, [r1, #12]
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 801c606:	2401      	movs	r4, #1
 801c608:	820b      	strh	r3, [r1, #16]
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 801c60a:	4293      	cmp	r3, r2
 801c60c:	d802      	bhi.n	801c614 <dhcp_bind+0x80>
 801c60e:	b10c      	cbz	r4, 801c614 <dhcp_bind+0x80>
    dhcp->t1_timeout = 0;
 801c610:	2300      	movs	r3, #0
 801c612:	814b      	strh	r3, [r1, #10]
  if (dhcp->subnet_mask_given) {
 801c614:	79cb      	ldrb	r3, [r1, #7]
 801c616:	b313      	cbz	r3, 801c65e <dhcp_bind+0xca>
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 801c618:	6a0b      	ldr	r3, [r1, #32]
 801c61a:	9300      	str	r3, [sp, #0]
  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 801c61c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 801c61e:	9301      	str	r3, [sp, #4]
  if (ip4_addr_isany_val(gw_addr)) {
 801c620:	b92b      	cbnz	r3, 801c62e <dhcp_bind+0x9a>
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 801c622:	69cb      	ldr	r3, [r1, #28]
 801c624:	9a00      	ldr	r2, [sp, #0]
 801c626:	4013      	ands	r3, r2
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 801c628:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801c62c:	9301      	str	r3, [sp, #4]
  if (new_state != dhcp->state) {
 801c62e:	794b      	ldrb	r3, [r1, #5]
 801c630:	2b0a      	cmp	r3, #10
 801c632:	d004      	beq.n	801c63e <dhcp_bind+0xaa>
    dhcp->tries = 0;
 801c634:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801c636:	220a      	movs	r2, #10
    dhcp->tries = 0;
 801c638:	718b      	strb	r3, [r1, #6]
    dhcp->state = new_state;
 801c63a:	714a      	strb	r2, [r1, #5]
    dhcp->request_timeout = 0;
 801c63c:	810b      	strh	r3, [r1, #8]
  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 801c63e:	311c      	adds	r1, #28
 801c640:	ab01      	add	r3, sp, #4
 801c642:	466a      	mov	r2, sp
 801c644:	f7f9 fe9e 	bl	8016384 <netif_set_addr>
}
 801c648:	b002      	add	sp, #8
 801c64a:	bd10      	pop	{r4, pc}
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801c64c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 801c64e:	894a      	ldrh	r2, [r1, #10]
 801c650:	1c5c      	adds	r4, r3, #1
 801c652:	d1cb      	bne.n	801c5ec <dhcp_bind+0x58>
 801c654:	898b      	ldrh	r3, [r1, #12]
 801c656:	1c1c      	adds	r4, r3, #0
 801c658:	bf18      	it	ne
 801c65a:	2401      	movne	r4, #1
 801c65c:	e7d5      	b.n	801c60a <dhcp_bind+0x76>
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 801c65e:	7f0b      	ldrb	r3, [r1, #28]
    if (first_octet <= 127) {
 801c660:	061a      	lsls	r2, r3, #24
 801c662:	d423      	bmi.n	801c6ac <dhcp_bind+0x118>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 801c664:	23ff      	movs	r3, #255	; 0xff
 801c666:	9300      	str	r3, [sp, #0]
 801c668:	e7d8      	b.n	801c61c <dhcp_bind+0x88>
    dhcp->t1_timeout = (u16_t)timeout;
 801c66a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801c66e:	814a      	strh	r2, [r1, #10]
 801c670:	e7b8      	b.n	801c5e4 <dhcp_bind+0x50>
    dhcp->t0_timeout = (u16_t)timeout;
 801c672:	f64f 73ff 	movw	r3, #65535	; 0xffff
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801c676:	6aca      	ldr	r2, [r1, #44]	; 0x2c
    dhcp->t0_timeout = (u16_t)timeout;
 801c678:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801c67a:	1c53      	adds	r3, r2, #1
 801c67c:	d1a5      	bne.n	801c5ca <dhcp_bind+0x36>
 801c67e:	e7e5      	b.n	801c64c <dhcp_bind+0xb8>
    dhcp->t2_timeout = (u16_t)timeout;
 801c680:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801c684:	818b      	strh	r3, [r1, #12]
 801c686:	e7be      	b.n	801c606 <dhcp_bind+0x72>
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 801c688:	4b10      	ldr	r3, [pc, #64]	; (801c6cc <dhcp_bind+0x138>)
 801c68a:	f240 4215 	movw	r2, #1045	; 0x415
 801c68e:	4910      	ldr	r1, [pc, #64]	; (801c6d0 <dhcp_bind+0x13c>)
 801c690:	4810      	ldr	r0, [pc, #64]	; (801c6d4 <dhcp_bind+0x140>)
 801c692:	f004 fa21 	bl	8020ad8 <iprintf>
}
 801c696:	b002      	add	sp, #8
 801c698:	bd10      	pop	{r4, pc}
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 801c69a:	4b0c      	ldr	r3, [pc, #48]	; (801c6cc <dhcp_bind+0x138>)
 801c69c:	f240 4217 	movw	r2, #1047	; 0x417
 801c6a0:	490d      	ldr	r1, [pc, #52]	; (801c6d8 <dhcp_bind+0x144>)
 801c6a2:	480c      	ldr	r0, [pc, #48]	; (801c6d4 <dhcp_bind+0x140>)
 801c6a4:	f004 fa18 	bl	8020ad8 <iprintf>
}
 801c6a8:	b002      	add	sp, #8
 801c6aa:	bd10      	pop	{r4, pc}
    } else if (first_octet >= 192) {
 801c6ac:	2bbf      	cmp	r3, #191	; 0xbf
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 801c6ae:	bf8c      	ite	hi
 801c6b0:	f06f 437f 	mvnhi.w	r3, #4278190080	; 0xff000000
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 801c6b4:	f64f 73ff 	movwls	r3, #65535	; 0xffff
 801c6b8:	9300      	str	r3, [sp, #0]
 801c6ba:	e7af      	b.n	801c61c <dhcp_bind+0x88>
    dhcp->t2_timeout = (u16_t)timeout;
 801c6bc:	b29b      	uxth	r3, r3
 801c6be:	818b      	strh	r3, [r1, #12]
 801c6c0:	e7a1      	b.n	801c606 <dhcp_bind+0x72>
    dhcp->t1_timeout = (u16_t)timeout;
 801c6c2:	b292      	uxth	r2, r2
 801c6c4:	814a      	strh	r2, [r1, #10]
 801c6c6:	e78d      	b.n	801c5e4 <dhcp_bind+0x50>
 801c6c8:	88888889 	.word	0x88888889
 801c6cc:	0803f258 	.word	0x0803f258
 801c6d0:	0803f0c0 	.word	0x0803f0c0
 801c6d4:	08026a84 	.word	0x08026a84
 801c6d8:	0803f0dc 	.word	0x0803f0dc

0801c6dc <dhcp_inc_pcb_refcount>:
{
 801c6dc:	b570      	push	{r4, r5, r6, lr}
  if (dhcp_pcb_refcount == 0) {
 801c6de:	4c15      	ldr	r4, [pc, #84]	; (801c734 <dhcp_inc_pcb_refcount+0x58>)
 801c6e0:	7823      	ldrb	r3, [r4, #0]
 801c6e2:	b9fb      	cbnz	r3, 801c724 <dhcp_inc_pcb_refcount+0x48>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 801c6e4:	4d14      	ldr	r5, [pc, #80]	; (801c738 <dhcp_inc_pcb_refcount+0x5c>)
 801c6e6:	682b      	ldr	r3, [r5, #0]
 801c6e8:	b12b      	cbz	r3, 801c6f6 <dhcp_inc_pcb_refcount+0x1a>
 801c6ea:	4b14      	ldr	r3, [pc, #80]	; (801c73c <dhcp_inc_pcb_refcount+0x60>)
 801c6ec:	22e5      	movs	r2, #229	; 0xe5
 801c6ee:	4914      	ldr	r1, [pc, #80]	; (801c740 <dhcp_inc_pcb_refcount+0x64>)
 801c6f0:	4814      	ldr	r0, [pc, #80]	; (801c744 <dhcp_inc_pcb_refcount+0x68>)
 801c6f2:	f004 f9f1 	bl	8020ad8 <iprintf>
    dhcp_pcb = udp_new();
 801c6f6:	f7ff fbdd 	bl	801beb4 <udp_new>
 801c6fa:	6028      	str	r0, [r5, #0]
    if (dhcp_pcb == NULL) {
 801c6fc:	b1b0      	cbz	r0, 801c72c <dhcp_inc_pcb_refcount+0x50>
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801c6fe:	7a46      	ldrb	r6, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801c700:	2244      	movs	r2, #68	; 0x44
 801c702:	4911      	ldr	r1, [pc, #68]	; (801c748 <dhcp_inc_pcb_refcount+0x6c>)
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801c704:	f046 0620 	orr.w	r6, r6, #32
 801c708:	7246      	strb	r6, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801c70a:	f7ff f971 	bl	801b9f0 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 801c70e:	2243      	movs	r2, #67	; 0x43
 801c710:	490d      	ldr	r1, [pc, #52]	; (801c748 <dhcp_inc_pcb_refcount+0x6c>)
 801c712:	6828      	ldr	r0, [r5, #0]
 801c714:	f7ff fb4a 	bl	801bdac <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 801c718:	6828      	ldr	r0, [r5, #0]
 801c71a:	2200      	movs	r2, #0
 801c71c:	490b      	ldr	r1, [pc, #44]	; (801c74c <dhcp_inc_pcb_refcount+0x70>)
 801c71e:	f7ff fb8b 	bl	801be38 <udp_recv>
 801c722:	7823      	ldrb	r3, [r4, #0]
  dhcp_pcb_refcount++;
 801c724:	3301      	adds	r3, #1
  return ERR_OK;
 801c726:	2000      	movs	r0, #0
  dhcp_pcb_refcount++;
 801c728:	7023      	strb	r3, [r4, #0]
}
 801c72a:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_MEM;
 801c72c:	f04f 30ff 	mov.w	r0, #4294967295
}
 801c730:	bd70      	pop	{r4, r5, r6, pc}
 801c732:	bf00      	nop
 801c734:	2002a43c 	.word	0x2002a43c
 801c738:	2002a438 	.word	0x2002a438
 801c73c:	0803f258 	.word	0x0803f258
 801c740:	0803f19c 	.word	0x0803f19c
 801c744:	08026a84 	.word	0x08026a84
 801c748:	0803f774 	.word	0x0803f774
 801c74c:	0801c839 	.word	0x0801c839

0801c750 <dhcp_dec_pcb_refcount>:
{
 801c750:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 801c752:	4d0b      	ldr	r5, [pc, #44]	; (801c780 <dhcp_dec_pcb_refcount+0x30>)
 801c754:	782c      	ldrb	r4, [r5, #0]
 801c756:	b154      	cbz	r4, 801c76e <dhcp_dec_pcb_refcount+0x1e>
  dhcp_pcb_refcount--;
 801c758:	3c01      	subs	r4, #1
 801c75a:	b2e4      	uxtb	r4, r4
 801c75c:	702c      	strb	r4, [r5, #0]
  if (dhcp_pcb_refcount == 0) {
 801c75e:	b104      	cbz	r4, 801c762 <dhcp_dec_pcb_refcount+0x12>
}
 801c760:	bd38      	pop	{r3, r4, r5, pc}
    udp_remove(dhcp_pcb);
 801c762:	4d08      	ldr	r5, [pc, #32]	; (801c784 <dhcp_dec_pcb_refcount+0x34>)
 801c764:	6828      	ldr	r0, [r5, #0]
 801c766:	f7ff fb79 	bl	801be5c <udp_remove>
    dhcp_pcb = NULL;
 801c76a:	602c      	str	r4, [r5, #0]
}
 801c76c:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 801c76e:	4b06      	ldr	r3, [pc, #24]	; (801c788 <dhcp_dec_pcb_refcount+0x38>)
 801c770:	22ff      	movs	r2, #255	; 0xff
 801c772:	4906      	ldr	r1, [pc, #24]	; (801c78c <dhcp_dec_pcb_refcount+0x3c>)
 801c774:	4806      	ldr	r0, [pc, #24]	; (801c790 <dhcp_dec_pcb_refcount+0x40>)
 801c776:	f004 f9af 	bl	8020ad8 <iprintf>
 801c77a:	782c      	ldrb	r4, [r5, #0]
 801c77c:	e7ec      	b.n	801c758 <dhcp_dec_pcb_refcount+0x8>
 801c77e:	bf00      	nop
 801c780:	2002a43c 	.word	0x2002a43c
 801c784:	2002a438 	.word	0x2002a438
 801c788:	0803f258 	.word	0x0803f258
 801c78c:	0803f174 	.word	0x0803f174
 801c790:	08026a84 	.word	0x08026a84

0801c794 <dhcp_handle_ack.isra.2>:
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 801c794:	b570      	push	{r4, r5, r6, lr}
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801c796:	4d26      	ldr	r5, [pc, #152]	; (801c830 <dhcp_handle_ack.isra.2+0x9c>)
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 801c798:	2300      	movs	r3, #0
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 801c79a:	b082      	sub	sp, #8
 801c79c:	4604      	mov	r4, r0
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801c79e:	78ea      	ldrb	r2, [r5, #3]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801c7a0:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801c7a4:	b112      	cbz	r2, 801c7ac <dhcp_handle_ack.isra.2+0x18>
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 801c7a6:	4b23      	ldr	r3, [pc, #140]	; (801c834 <dhcp_handle_ack.isra.2+0xa0>)
 801c7a8:	68db      	ldr	r3, [r3, #12]
 801c7aa:	6283      	str	r3, [r0, #40]	; 0x28
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 801c7ac:	792b      	ldrb	r3, [r5, #4]
 801c7ae:	b11b      	cbz	r3, 801c7b8 <dhcp_handle_ack.isra.2+0x24>
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 801c7b0:	4b20      	ldr	r3, [pc, #128]	; (801c834 <dhcp_handle_ack.isra.2+0xa0>)
 801c7b2:	691b      	ldr	r3, [r3, #16]
 801c7b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 801c7b6:	e002      	b.n	801c7be <dhcp_handle_ack.isra.2+0x2a>
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 801c7b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801c7ba:	085b      	lsrs	r3, r3, #1
 801c7bc:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 801c7be:	796b      	ldrb	r3, [r5, #5]
 801c7c0:	b11b      	cbz	r3, 801c7ca <dhcp_handle_ack.isra.2+0x36>
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 801c7c2:	4b1c      	ldr	r3, [pc, #112]	; (801c834 <dhcp_handle_ack.isra.2+0xa0>)
 801c7c4:	695b      	ldr	r3, [r3, #20]
 801c7c6:	6323      	str	r3, [r4, #48]	; 0x30
 801c7c8:	e004      	b.n	801c7d4 <dhcp_handle_ack.isra.2+0x40>
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 801c7ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801c7cc:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 801c7d0:	08db      	lsrs	r3, r3, #3
 801c7d2:	6323      	str	r3, [r4, #48]	; 0x30
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801c7d4:	690a      	ldr	r2, [r1, #16]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801c7d6:	79ab      	ldrb	r3, [r5, #6]
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801c7d8:	61e2      	str	r2, [r4, #28]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801c7da:	b13b      	cbz	r3, 801c7ec <dhcp_handle_ack.isra.2+0x58>
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 801c7dc:	4b15      	ldr	r3, [pc, #84]	; (801c834 <dhcp_handle_ack.isra.2+0xa0>)
 801c7de:	6998      	ldr	r0, [r3, #24]
 801c7e0:	f7f8 f9b8 	bl	8014b54 <lwip_htonl>
    dhcp->subnet_mask_given = 1;
 801c7e4:	2301      	movs	r3, #1
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 801c7e6:	6220      	str	r0, [r4, #32]
    dhcp->subnet_mask_given = 1;
 801c7e8:	71e3      	strb	r3, [r4, #7]
 801c7ea:	e000      	b.n	801c7ee <dhcp_handle_ack.isra.2+0x5a>
    dhcp->subnet_mask_given = 0;
 801c7ec:	71e3      	strb	r3, [r4, #7]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 801c7ee:	79eb      	ldrb	r3, [r5, #7]
 801c7f0:	b123      	cbz	r3, 801c7fc <dhcp_handle_ack.isra.2+0x68>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 801c7f2:	4b10      	ldr	r3, [pc, #64]	; (801c834 <dhcp_handle_ack.isra.2+0xa0>)
 801c7f4:	69d8      	ldr	r0, [r3, #28]
 801c7f6:	f7f8 f9ad 	bl	8014b54 <lwip_htonl>
 801c7fa:	6260      	str	r0, [r4, #36]	; 0x24
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 801c7fc:	7a2b      	ldrb	r3, [r5, #8]
 801c7fe:	b1a3      	cbz	r3, 801c82a <dhcp_handle_ack.isra.2+0x96>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801c800:	4e0c      	ldr	r6, [pc, #48]	; (801c834 <dhcp_handle_ack.isra.2+0xa0>)
 801c802:	ac02      	add	r4, sp, #8
 801c804:	6a30      	ldr	r0, [r6, #32]
 801c806:	f7f8 f9a5 	bl	8014b54 <lwip_htonl>
 801c80a:	f844 0d04 	str.w	r0, [r4, #-4]!
    dns_setserver(n, &dns_addr);
 801c80e:	2000      	movs	r0, #0
 801c810:	4621      	mov	r1, r4
 801c812:	f7f8 fd59 	bl	80152c8 <dns_setserver>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 801c816:	7a6b      	ldrb	r3, [r5, #9]
 801c818:	b13b      	cbz	r3, 801c82a <dhcp_handle_ack.isra.2+0x96>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801c81a:	6a70      	ldr	r0, [r6, #36]	; 0x24
 801c81c:	f7f8 f99a 	bl	8014b54 <lwip_htonl>
    dns_setserver(n, &dns_addr);
 801c820:	4621      	mov	r1, r4
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801c822:	9001      	str	r0, [sp, #4]
    dns_setserver(n, &dns_addr);
 801c824:	2001      	movs	r0, #1
 801c826:	f7f8 fd4f 	bl	80152c8 <dns_setserver>
}
 801c82a:	b002      	add	sp, #8
 801c82c:	bd70      	pop	{r4, r5, r6, pc}
 801c82e:	bf00      	nop
 801c830:	2003e294 	.word	0x2003e294
 801c834:	2003e2a0 	.word	0x2003e2a0

0801c838 <dhcp_recv>:
  struct netif *netif = ip_current_input_netif();
 801c838:	4bae      	ldr	r3, [pc, #696]	; (801caf4 <dhcp_recv+0x2bc>)
{
 801c83a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct netif *netif = ip_current_input_netif();
 801c83e:	f8d3 a004 	ldr.w	sl, [r3, #4]
{
 801c842:	b08b      	sub	sp, #44	; 0x2c
 801c844:	4693      	mov	fp, r2
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801c846:	f8da 9028 	ldr.w	r9, [sl, #40]	; 0x28
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 801c84a:	f1b9 0f00 	cmp.w	r9, #0
 801c84e:	d009      	beq.n	801c864 <dhcp_recv+0x2c>
 801c850:	f899 3004 	ldrb.w	r3, [r9, #4]
 801c854:	b133      	cbz	r3, 801c864 <dhcp_recv+0x2c>
  if (p->len < DHCP_MIN_REPLY_LEN) {
 801c856:	8953      	ldrh	r3, [r2, #10]
 801c858:	2b2b      	cmp	r3, #43	; 0x2b
 801c85a:	d903      	bls.n	801c864 <dhcp_recv+0x2c>
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 801c85c:	6851      	ldr	r1, [r2, #4]
  if (reply_msg->op != DHCP_BOOTREPLY) {
 801c85e:	780b      	ldrb	r3, [r1, #0]
 801c860:	2b02      	cmp	r3, #2
 801c862:	d005      	beq.n	801c870 <dhcp_recv+0x38>
  pbuf_free(p);
 801c864:	4658      	mov	r0, fp
 801c866:	f7f9 ffdf 	bl	8016828 <pbuf_free>
}
 801c86a:	b00b      	add	sp, #44	; 0x2c
 801c86c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801c870:	f89a 6034 	ldrb.w	r6, [sl, #52]	; 0x34
 801c874:	b1b6      	cbz	r6, 801c8a4 <dhcp_recv+0x6c>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801c876:	7f0a      	ldrb	r2, [r1, #28]
 801c878:	f89a 302e 	ldrb.w	r3, [sl, #46]	; 0x2e
 801c87c:	429a      	cmp	r2, r3
 801c87e:	d1f1      	bne.n	801c864 <dhcp_recv+0x2c>
 801c880:	f10a 042f 	add.w	r4, sl, #47	; 0x2f
 801c884:	f101 001d 	add.w	r0, r1, #29
 801c888:	2301      	movs	r3, #1
 801c88a:	b2da      	uxtb	r2, r3
 801c88c:	3301      	adds	r3, #1
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801c88e:	2a05      	cmp	r2, #5
 801c890:	d808      	bhi.n	801c8a4 <dhcp_recv+0x6c>
 801c892:	42b2      	cmp	r2, r6
 801c894:	d206      	bcs.n	801c8a4 <dhcp_recv+0x6c>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801c896:	f814 5b01 	ldrb.w	r5, [r4], #1
 801c89a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c89e:	4295      	cmp	r5, r2
 801c8a0:	d0f3      	beq.n	801c88a <dhcp_recv+0x52>
free_pbuf_and_return:
 801c8a2:	e7df      	b.n	801c864 <dhcp_recv+0x2c>
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 801c8a4:	6848      	ldr	r0, [r1, #4]
 801c8a6:	f7f8 f955 	bl	8014b54 <lwip_htonl>
 801c8aa:	f8d9 3000 	ldr.w	r3, [r9]
 801c8ae:	4298      	cmp	r0, r3
 801c8b0:	d1d8      	bne.n	801c864 <dhcp_recv+0x2c>
  dhcp_clear_all_options(dhcp);
 801c8b2:	2200      	movs	r2, #0
 801c8b4:	4990      	ldr	r1, [pc, #576]	; (801caf8 <dhcp_recv+0x2c0>)
 801c8b6:	604a      	str	r2, [r1, #4]
 801c8b8:	810a      	strh	r2, [r1, #8]
  if (p->len < DHCP_SNAME_OFS) {
 801c8ba:	f8bb 300a 	ldrh.w	r3, [fp, #10]
  dhcp_clear_all_options(dhcp);
 801c8be:	600a      	str	r2, [r1, #0]
  if (p->len < DHCP_SNAME_OFS) {
 801c8c0:	2b2b      	cmp	r3, #43	; 0x2b
 801c8c2:	d9cf      	bls.n	801c864 <dhcp_recv+0x2c>
  int parse_sname_as_options = 0;
 801c8c4:	9204      	str	r2, [sp, #16]
  options_idx = DHCP_OPTIONS_OFS;
 801c8c6:	21f0      	movs	r1, #240	; 0xf0
  options_idx_max = p->tot_len;
 801c8c8:	f8bb 2008 	ldrh.w	r2, [fp, #8]
  options_idx = DHCP_OPTIONS_OFS;
 801c8cc:	9103      	str	r1, [sp, #12]
 801c8ce:	4690      	mov	r8, r2
 801c8d0:	f8cd b008 	str.w	fp, [sp, #8]
 801c8d4:	e9cd a906 	strd	sl, r9, [sp, #24]
 801c8d8:	e9dd 7b02 	ldrd	r7, fp, [sp, #8]
 801c8dc:	e000      	b.n	801c8e0 <dhcp_recv+0xa8>
 801c8de:	897b      	ldrh	r3, [r7, #10]
  while ((q != NULL) && (options_idx >= q->len)) {
 801c8e0:	455b      	cmp	r3, fp
    options_idx = (u16_t)(options_idx - q->len);
 801c8e2:	ebab 0203 	sub.w	r2, fp, r3
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801c8e6:	eba8 0303 	sub.w	r3, r8, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 801c8ea:	d809      	bhi.n	801c900 <dhcp_recv+0xc8>
    q = q->next;
 801c8ec:	683f      	ldr	r7, [r7, #0]
    options_idx = (u16_t)(options_idx - q->len);
 801c8ee:	fa1f fb82 	uxth.w	fp, r2
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801c8f2:	fa1f f883 	uxth.w	r8, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 801c8f6:	2f00      	cmp	r7, #0
 801c8f8:	d1f1      	bne.n	801c8de <dhcp_recv+0xa6>
 801c8fa:	f8dd b008 	ldr.w	fp, [sp, #8]
 801c8fe:	e7b1      	b.n	801c864 <dhcp_recv+0x2c>
  options = (u8_t *)q->payload;
 801c900:	687b      	ldr	r3, [r7, #4]
 801c902:	465c      	mov	r4, fp
 801c904:	f8cd b00c 	str.w	fp, [sp, #12]
 801c908:	9301      	str	r3, [sp, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801c90a:	4544      	cmp	r4, r8
 801c90c:	f080 8219 	bcs.w	801cd42 <dhcp_recv+0x50a>
 801c910:	9b01      	ldr	r3, [sp, #4]
 801c912:	5d1a      	ldrb	r2, [r3, r4]
 801c914:	2aff      	cmp	r2, #255	; 0xff
 801c916:	f000 8214 	beq.w	801cd42 <dhcp_recv+0x50a>
    u16_t val_offset = (u16_t)(offset + 2);
 801c91a:	1ca6      	adds	r6, r4, #2
 801c91c:	b2b6      	uxth	r6, r6
    if (val_offset < offset) {
 801c91e:	42b4      	cmp	r4, r6
 801c920:	d8eb      	bhi.n	801c8fa <dhcp_recv+0xc2>
    if ((offset + 1) < q->len) {
 801c922:	1c61      	adds	r1, r4, #1
 801c924:	897b      	ldrh	r3, [r7, #10]
 801c926:	4299      	cmp	r1, r3
 801c928:	f280 8132 	bge.w	801cb90 <dhcp_recv+0x358>
      len = options[offset + 1];
 801c92c:	9801      	ldr	r0, [sp, #4]
 801c92e:	4420      	add	r0, r4
 801c930:	7845      	ldrb	r5, [r0, #1]
    switch (op) {
 801c932:	2a3b      	cmp	r2, #59	; 0x3b
 801c934:	f200 8123 	bhi.w	801cb7e <dhcp_recv+0x346>
 801c938:	e8df f012 	tbh	[pc, r2, lsl #1]
 801c93c:	003c0088 	.word	0x003c0088
 801c940:	01050121 	.word	0x01050121
 801c944:	01210121 	.word	0x01210121
 801c948:	012100aa 	.word	0x012100aa
 801c94c:	01210121 	.word	0x01210121
 801c950:	01210121 	.word	0x01210121
 801c954:	01210121 	.word	0x01210121
 801c958:	01210121 	.word	0x01210121
 801c95c:	01210121 	.word	0x01210121
 801c960:	01210121 	.word	0x01210121
 801c964:	01210121 	.word	0x01210121
 801c968:	01210121 	.word	0x01210121
 801c96c:	01210121 	.word	0x01210121
 801c970:	01210121 	.word	0x01210121
 801c974:	01210121 	.word	0x01210121
 801c978:	01210121 	.word	0x01210121
 801c97c:	01210121 	.word	0x01210121
 801c980:	01210121 	.word	0x01210121
 801c984:	01210121 	.word	0x01210121
 801c988:	01210121 	.word	0x01210121
 801c98c:	01210121 	.word	0x01210121
 801c990:	01210121 	.word	0x01210121
 801c994:	01210121 	.word	0x01210121
 801c998:	01210121 	.word	0x01210121
 801c99c:	01210121 	.word	0x01210121
 801c9a0:	01140121 	.word	0x01140121
 801c9a4:	00d000f4 	.word	0x00d000f4
 801c9a8:	012100c3 	.word	0x012100c3
 801c9ac:	01210121 	.word	0x01210121
 801c9b0:	009c00e8 	.word	0x009c00e8
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801c9b4:	2d04      	cmp	r5, #4
 801c9b6:	f040 81ba 	bne.w	801cd2e <dhcp_recv+0x4f6>
      if (offset + len + 2 > 0xFFFF) {
 801c9ba:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801c9be:	429c      	cmp	r4, r3
 801c9c0:	d89b      	bhi.n	801c8fa <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801c9c2:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 801c9c4:	f04f 0a06 	mov.w	sl, #6
      offset = (u16_t)(offset + len + 2);
 801c9c8:	b2a4      	uxth	r4, r4
        u32_t value = 0;
 801c9ca:	2300      	movs	r3, #0
 801c9cc:	4a4a      	ldr	r2, [pc, #296]	; (801caf8 <dhcp_recv+0x2c0>)
 801c9ce:	9405      	str	r4, [sp, #20]
 801c9d0:	eb02 0b0a 	add.w	fp, r2, sl
 801c9d4:	9309      	str	r3, [sp, #36]	; 0x24
 801c9d6:	e02e      	b.n	801ca36 <dhcp_recv+0x1fe>
          copy_len = LWIP_MIN(decode_len, 4);
 801c9d8:	2d04      	cmp	r5, #4
 801c9da:	46a9      	mov	r9, r5
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801c9dc:	f89b 4000 	ldrb.w	r4, [fp]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801c9e0:	4633      	mov	r3, r6
          copy_len = LWIP_MIN(decode_len, 4);
 801c9e2:	bf28      	it	cs
 801c9e4:	f04f 0904 	movcs.w	r9, #4
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801c9e8:	a909      	add	r1, sp, #36	; 0x24
 801c9ea:	4638      	mov	r0, r7
          copy_len = LWIP_MIN(decode_len, 4);
 801c9ec:	fa5f f989 	uxtb.w	r9, r9
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801c9f0:	464a      	mov	r2, r9
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801c9f2:	2c00      	cmp	r4, #0
 801c9f4:	f040 81bf 	bne.w	801cd76 <dhcp_recv+0x53e>
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801c9f8:	f7fa f9a6 	bl	8016d48 <pbuf_copy_partial>
 801c9fc:	4581      	cmp	r9, r0
            dhcp_got_option(dhcp, decode_idx);
 801c9fe:	f04f 0301 	mov.w	r3, #1
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801ca02:	f47f af7a 	bne.w	801c8fa <dhcp_recv+0xc2>
          if (decode_len > 4) {
 801ca06:	2d04      	cmp	r5, #4
 801ca08:	f240 81b8 	bls.w	801cd7c <dhcp_recv+0x544>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801ca0c:	07aa      	lsls	r2, r5, #30
 801ca0e:	f040 81c4 	bne.w	801cd9a <dhcp_recv+0x562>
            dhcp_got_option(dhcp, decode_idx);
 801ca12:	f80b 3b01 	strb.w	r3, [fp], #1
            decode_len = (u8_t)(decode_len - 4);
 801ca16:	3d04      	subs	r5, #4
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801ca18:	9809      	ldr	r0, [sp, #36]	; 0x24
 801ca1a:	f7f8 f89b 	bl	8014b54 <lwip_htonl>
            next_val_offset = (u16_t)(val_offset + 4);
 801ca1e:	1d33      	adds	r3, r6, #4
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801ca20:	4a36      	ldr	r2, [pc, #216]	; (801cafc <dhcp_recv+0x2c4>)
            decode_len = (u8_t)(decode_len - 4);
 801ca22:	b2ed      	uxtb	r5, r5
            next_val_offset = (u16_t)(val_offset + 4);
 801ca24:	b29b      	uxth	r3, r3
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801ca26:	f842 002a 	str.w	r0, [r2, sl, lsl #2]
            decode_idx++;
 801ca2a:	f10a 0a01 	add.w	sl, sl, #1
            if (next_val_offset < val_offset) {
 801ca2e:	429e      	cmp	r6, r3
 801ca30:	461e      	mov	r6, r3
 801ca32:	f63f af62 	bhi.w	801c8fa <dhcp_recv+0xc2>
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 801ca36:	f1ba 0f09 	cmp.w	sl, #9
 801ca3a:	d9cd      	bls.n	801c9d8 <dhcp_recv+0x1a0>
 801ca3c:	4b30      	ldr	r3, [pc, #192]	; (801cb00 <dhcp_recv+0x2c8>)
 801ca3e:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 801ca42:	4930      	ldr	r1, [pc, #192]	; (801cb04 <dhcp_recv+0x2cc>)
 801ca44:	4830      	ldr	r0, [pc, #192]	; (801cb08 <dhcp_recv+0x2d0>)
 801ca46:	f004 f847 	bl	8020ad8 <iprintf>
 801ca4a:	e7c5      	b.n	801c9d8 <dhcp_recv+0x1a0>
      offset++;
 801ca4c:	b28c      	uxth	r4, r1
    if (offset >= q->len) {
 801ca4e:	429c      	cmp	r4, r3
 801ca50:	f4ff af5b 	bcc.w	801c90a <dhcp_recv+0xd2>
      offset = (u16_t)(offset - q->len);
 801ca54:	1ae4      	subs	r4, r4, r3
      offset_max = (u16_t)(offset_max - q->len);
 801ca56:	eba8 0803 	sub.w	r8, r8, r3
      offset = (u16_t)(offset - q->len);
 801ca5a:	b2a4      	uxth	r4, r4
      offset_max = (u16_t)(offset_max - q->len);
 801ca5c:	fa1f f888 	uxth.w	r8, r8
      if (offset < offset_max) {
 801ca60:	4544      	cmp	r4, r8
 801ca62:	f4bf af4a 	bcs.w	801c8fa <dhcp_recv+0xc2>
        q = q->next;
 801ca66:	683f      	ldr	r7, [r7, #0]
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801ca68:	2f00      	cmp	r7, #0
 801ca6a:	f000 81a7 	beq.w	801cdbc <dhcp_recv+0x584>
        options = (u8_t *)q->payload;
 801ca6e:	687b      	ldr	r3, [r7, #4]
 801ca70:	9301      	str	r3, [sp, #4]
 801ca72:	e74a      	b.n	801c90a <dhcp_recv+0xd2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801ca74:	2d04      	cmp	r5, #4
 801ca76:	f040 810f 	bne.w	801cc98 <dhcp_recv+0x460>
      if (offset + len + 2 > 0xFFFF) {
 801ca7a:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801ca7e:	429c      	cmp	r4, r3
 801ca80:	f63f af3b 	bhi.w	801c8fa <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801ca84:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_T2;
 801ca86:	f04f 0a05 	mov.w	sl, #5
      offset = (u16_t)(offset + len + 2);
 801ca8a:	b2a4      	uxth	r4, r4
 801ca8c:	e79d      	b.n	801c9ca <dhcp_recv+0x192>
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801ca8e:	2500      	movs	r5, #0
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 801ca90:	07a9      	lsls	r1, r5, #30
 801ca92:	f040 81b5 	bne.w	801ce00 <dhcp_recv+0x5c8>
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 801ca96:	2d08      	cmp	r5, #8
 801ca98:	462a      	mov	r2, r5
 801ca9a:	bf28      	it	cs
 801ca9c:	2208      	movcs	r2, #8
 801ca9e:	b2d2      	uxtb	r2, r2
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801caa0:	42aa      	cmp	r2, r5
 801caa2:	f200 81a3 	bhi.w	801cdec <dhcp_recv+0x5b4>
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
 801caa6:	f04f 0a08 	mov.w	sl, #8
      if (offset + len + 2 > 0xFFFF) {
 801caaa:	442c      	add	r4, r5
 801caac:	f64f 71fd 	movw	r1, #65533	; 0xfffd
 801cab0:	428c      	cmp	r4, r1
 801cab2:	f73f af22 	bgt.w	801c8fa <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801cab6:	1974      	adds	r4, r6, r5
 801cab8:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 801caba:	2a00      	cmp	r2, #0
 801cabc:	d0c7      	beq.n	801ca4e <dhcp_recv+0x216>
 801cabe:	4615      	mov	r5, r2
 801cac0:	e783      	b.n	801c9ca <dhcp_recv+0x192>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801cac2:	2d04      	cmp	r5, #4
 801cac4:	f040 80fc 	bne.w	801ccc0 <dhcp_recv+0x488>
      if (offset + len + 2 > 0xFFFF) {
 801cac8:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801cacc:	429c      	cmp	r4, r3
 801cace:	f63f af14 	bhi.w	801c8fa <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801cad2:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 801cad4:	f04f 0a02 	mov.w	sl, #2
      offset = (u16_t)(offset + len + 2);
 801cad8:	b2a4      	uxth	r4, r4
 801cada:	e776      	b.n	801c9ca <dhcp_recv+0x192>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801cadc:	2d01      	cmp	r5, #1
 801cade:	f040 80f9 	bne.w	801ccd4 <dhcp_recv+0x49c>
      if (offset + len + 2 > 0xFFFF) {
 801cae2:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801cae6:	4299      	cmp	r1, r3
 801cae8:	f43f af07 	beq.w	801c8fa <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801caec:	3403      	adds	r4, #3
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 801caee:	46aa      	mov	sl, r5
      offset = (u16_t)(offset + len + 2);
 801caf0:	b2a4      	uxth	r4, r4
 801caf2:	e76a      	b.n	801c9ca <dhcp_recv+0x192>
 801caf4:	2002ea74 	.word	0x2002ea74
 801caf8:	2003e294 	.word	0x2003e294
 801cafc:	2003e2a0 	.word	0x2003e2a0
 801cb00:	0803f258 	.word	0x0803f258
 801cb04:	0803f358 	.word	0x0803f358
 801cb08:	08026a84 	.word	0x08026a84
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801cb0c:	2d04      	cmp	r5, #4
 801cb0e:	f040 80cd 	bne.w	801ccac <dhcp_recv+0x474>
      if (offset + len + 2 > 0xFFFF) {
 801cb12:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801cb16:	429c      	cmp	r4, r3
 801cb18:	f63f aeef 	bhi.w	801c8fa <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801cb1c:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_T1;
 801cb1e:	46aa      	mov	sl, r5
      offset = (u16_t)(offset + len + 2);
 801cb20:	b2a4      	uxth	r4, r4
 801cb22:	e752      	b.n	801c9ca <dhcp_recv+0x192>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801cb24:	2d01      	cmp	r5, #1
 801cb26:	f040 80df 	bne.w	801cce8 <dhcp_recv+0x4b0>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 801cb2a:	9b03      	ldr	r3, [sp, #12]
 801cb2c:	2bf0      	cmp	r3, #240	; 0xf0
 801cb2e:	f040 8153 	bne.w	801cdd8 <dhcp_recv+0x5a0>
      if (offset + len + 2 > 0xFFFF) {
 801cb32:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801cb36:	4299      	cmp	r1, r3
 801cb38:	f43f aedf 	beq.w	801c8fa <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801cb3c:	3403      	adds	r4, #3
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 801cb3e:	f04f 0a00 	mov.w	sl, #0
      offset = (u16_t)(offset + len + 2);
 801cb42:	b2a4      	uxth	r4, r4
 801cb44:	e741      	b.n	801c9ca <dhcp_recv+0x192>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801cb46:	2d03      	cmp	r5, #3
 801cb48:	f240 80e2 	bls.w	801cd10 <dhcp_recv+0x4d8>
      if (offset + len + 2 > 0xFFFF) {
 801cb4c:	442c      	add	r4, r5
 801cb4e:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 801cb52:	429c      	cmp	r4, r3
 801cb54:	f73f aed1 	bgt.w	801c8fa <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801cb58:	1974      	adds	r4, r6, r5
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 801cb5a:	f04f 0a07 	mov.w	sl, #7
        decode_len = 4; /* only copy the first given router */
 801cb5e:	2504      	movs	r5, #4
      offset = (u16_t)(offset + len + 2);
 801cb60:	b2a4      	uxth	r4, r4
 801cb62:	e732      	b.n	801c9ca <dhcp_recv+0x192>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801cb64:	2d04      	cmp	r5, #4
 801cb66:	f040 80c9 	bne.w	801ccfc <dhcp_recv+0x4c4>
      if (offset + len + 2 > 0xFFFF) {
 801cb6a:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801cb6e:	429c      	cmp	r4, r3
 801cb70:	f63f aec3 	bhi.w	801c8fa <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801cb74:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 801cb76:	f04f 0a03 	mov.w	sl, #3
      offset = (u16_t)(offset + len + 2);
 801cb7a:	b2a4      	uxth	r4, r4
 801cb7c:	e725      	b.n	801c9ca <dhcp_recv+0x192>
      if (offset + len + 2 > 0xFFFF) {
 801cb7e:	442c      	add	r4, r5
 801cb80:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 801cb84:	4294      	cmp	r4, r2
 801cb86:	f73f aeb8 	bgt.w	801c8fa <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801cb8a:	1974      	adds	r4, r6, r5
 801cb8c:	b2a4      	uxth	r4, r4
 801cb8e:	e75e      	b.n	801ca4e <dhcp_recv+0x216>
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801cb90:	6838      	ldr	r0, [r7, #0]
 801cb92:	b110      	cbz	r0, 801cb9a <dhcp_recv+0x362>
 801cb94:	6840      	ldr	r0, [r0, #4]
 801cb96:	7805      	ldrb	r5, [r0, #0]
 801cb98:	e6cb      	b.n	801c932 <dhcp_recv+0xfa>
    switch (op) {
 801cb9a:	2a3b      	cmp	r2, #59	; 0x3b
 801cb9c:	f200 80c2 	bhi.w	801cd24 <dhcp_recv+0x4ec>
 801cba0:	a001      	add	r0, pc, #4	; (adr r0, 801cba8 <dhcp_recv+0x370>)
 801cba2:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 801cba6:	bf00      	nop
 801cba8:	0801ca4d 	.word	0x0801ca4d
 801cbac:	0801cd2f 	.word	0x0801cd2f
 801cbb0:	0801cd25 	.word	0x0801cd25
 801cbb4:	0801cd11 	.word	0x0801cd11
 801cbb8:	0801cd25 	.word	0x0801cd25
 801cbbc:	0801cd25 	.word	0x0801cd25
 801cbc0:	0801ca8f 	.word	0x0801ca8f
 801cbc4:	0801cd25 	.word	0x0801cd25
 801cbc8:	0801cd25 	.word	0x0801cd25
 801cbcc:	0801cd25 	.word	0x0801cd25
 801cbd0:	0801cd25 	.word	0x0801cd25
 801cbd4:	0801cd25 	.word	0x0801cd25
 801cbd8:	0801cd25 	.word	0x0801cd25
 801cbdc:	0801cd25 	.word	0x0801cd25
 801cbe0:	0801cd25 	.word	0x0801cd25
 801cbe4:	0801cd25 	.word	0x0801cd25
 801cbe8:	0801cd25 	.word	0x0801cd25
 801cbec:	0801cd25 	.word	0x0801cd25
 801cbf0:	0801cd25 	.word	0x0801cd25
 801cbf4:	0801cd25 	.word	0x0801cd25
 801cbf8:	0801cd25 	.word	0x0801cd25
 801cbfc:	0801cd25 	.word	0x0801cd25
 801cc00:	0801cd25 	.word	0x0801cd25
 801cc04:	0801cd25 	.word	0x0801cd25
 801cc08:	0801cd25 	.word	0x0801cd25
 801cc0c:	0801cd25 	.word	0x0801cd25
 801cc10:	0801cd25 	.word	0x0801cd25
 801cc14:	0801cd25 	.word	0x0801cd25
 801cc18:	0801cd25 	.word	0x0801cd25
 801cc1c:	0801cd25 	.word	0x0801cd25
 801cc20:	0801cd25 	.word	0x0801cd25
 801cc24:	0801cd25 	.word	0x0801cd25
 801cc28:	0801cd25 	.word	0x0801cd25
 801cc2c:	0801cd25 	.word	0x0801cd25
 801cc30:	0801cd25 	.word	0x0801cd25
 801cc34:	0801cd25 	.word	0x0801cd25
 801cc38:	0801cd25 	.word	0x0801cd25
 801cc3c:	0801cd25 	.word	0x0801cd25
 801cc40:	0801cd25 	.word	0x0801cd25
 801cc44:	0801cd25 	.word	0x0801cd25
 801cc48:	0801cd25 	.word	0x0801cd25
 801cc4c:	0801cd25 	.word	0x0801cd25
 801cc50:	0801cd25 	.word	0x0801cd25
 801cc54:	0801cd25 	.word	0x0801cd25
 801cc58:	0801cd25 	.word	0x0801cd25
 801cc5c:	0801cd25 	.word	0x0801cd25
 801cc60:	0801cd25 	.word	0x0801cd25
 801cc64:	0801cd25 	.word	0x0801cd25
 801cc68:	0801cd25 	.word	0x0801cd25
 801cc6c:	0801cd25 	.word	0x0801cd25
 801cc70:	0801cd25 	.word	0x0801cd25
 801cc74:	0801ccfd 	.word	0x0801ccfd
 801cc78:	0801cce9 	.word	0x0801cce9
 801cc7c:	0801ccd5 	.word	0x0801ccd5
 801cc80:	0801ccc1 	.word	0x0801ccc1
 801cc84:	0801cd25 	.word	0x0801cd25
 801cc88:	0801cd25 	.word	0x0801cd25
 801cc8c:	0801cd25 	.word	0x0801cd25
 801cc90:	0801ccad 	.word	0x0801ccad
 801cc94:	0801cc99 	.word	0x0801cc99
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801cc98:	4b96      	ldr	r3, [pc, #600]	; (801cef4 <dhcp_recv+0x6bc>)
 801cc9a:	f240 6261 	movw	r2, #1633	; 0x661
 801cc9e:	4996      	ldr	r1, [pc, #600]	; (801cef8 <dhcp_recv+0x6c0>)
 801cca0:	4896      	ldr	r0, [pc, #600]	; (801cefc <dhcp_recv+0x6c4>)
 801cca2:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cca6:	f003 ff17 	bl	8020ad8 <iprintf>
 801ccaa:	e5db      	b.n	801c864 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801ccac:	4b91      	ldr	r3, [pc, #580]	; (801cef4 <dhcp_recv+0x6bc>)
 801ccae:	f240 625d 	movw	r2, #1629	; 0x65d
 801ccb2:	4991      	ldr	r1, [pc, #580]	; (801cef8 <dhcp_recv+0x6c0>)
 801ccb4:	4891      	ldr	r0, [pc, #580]	; (801cefc <dhcp_recv+0x6c4>)
 801ccb6:	f8dd b008 	ldr.w	fp, [sp, #8]
 801ccba:	f003 ff0d 	bl	8020ad8 <iprintf>
 801ccbe:	e5d1      	b.n	801c864 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801ccc0:	4b8c      	ldr	r3, [pc, #560]	; (801cef4 <dhcp_recv+0x6bc>)
 801ccc2:	f240 6259 	movw	r2, #1625	; 0x659
 801ccc6:	498c      	ldr	r1, [pc, #560]	; (801cef8 <dhcp_recv+0x6c0>)
 801ccc8:	488c      	ldr	r0, [pc, #560]	; (801cefc <dhcp_recv+0x6c4>)
 801ccca:	f8dd b008 	ldr.w	fp, [sp, #8]
 801ccce:	f003 ff03 	bl	8020ad8 <iprintf>
 801ccd2:	e5c7      	b.n	801c864 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801ccd4:	4b87      	ldr	r3, [pc, #540]	; (801cef4 <dhcp_recv+0x6bc>)
 801ccd6:	f240 6255 	movw	r2, #1621	; 0x655
 801ccda:	4989      	ldr	r1, [pc, #548]	; (801cf00 <dhcp_recv+0x6c8>)
 801ccdc:	4887      	ldr	r0, [pc, #540]	; (801cefc <dhcp_recv+0x6c4>)
 801ccde:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cce2:	f003 fef9 	bl	8020ad8 <iprintf>
 801cce6:	e5bd      	b.n	801c864 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801cce8:	4b82      	ldr	r3, [pc, #520]	; (801cef4 <dhcp_recv+0x6bc>)
 801ccea:	f240 624f 	movw	r2, #1615	; 0x64f
 801ccee:	4984      	ldr	r1, [pc, #528]	; (801cf00 <dhcp_recv+0x6c8>)
 801ccf0:	4882      	ldr	r0, [pc, #520]	; (801cefc <dhcp_recv+0x6c4>)
 801ccf2:	f8dd b008 	ldr.w	fp, [sp, #8]
 801ccf6:	f003 feef 	bl	8020ad8 <iprintf>
 801ccfa:	e5b3      	b.n	801c864 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801ccfc:	4b7d      	ldr	r3, [pc, #500]	; (801cef4 <dhcp_recv+0x6bc>)
 801ccfe:	f240 6241 	movw	r2, #1601	; 0x641
 801cd02:	497d      	ldr	r1, [pc, #500]	; (801cef8 <dhcp_recv+0x6c0>)
 801cd04:	487d      	ldr	r0, [pc, #500]	; (801cefc <dhcp_recv+0x6c4>)
 801cd06:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cd0a:	f003 fee5 	bl	8020ad8 <iprintf>
 801cd0e:	e5a9      	b.n	801c864 <dhcp_recv+0x2c>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801cd10:	4b78      	ldr	r3, [pc, #480]	; (801cef4 <dhcp_recv+0x6bc>)
 801cd12:	f240 6233 	movw	r2, #1587	; 0x633
 801cd16:	497b      	ldr	r1, [pc, #492]	; (801cf04 <dhcp_recv+0x6cc>)
 801cd18:	4878      	ldr	r0, [pc, #480]	; (801cefc <dhcp_recv+0x6c4>)
 801cd1a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cd1e:	f003 fedb 	bl	8020ad8 <iprintf>
 801cd22:	e59f      	b.n	801c864 <dhcp_recv+0x2c>
        decode_len = 0;
 801cd24:	2200      	movs	r2, #0
    int decode_idx = -1;
 801cd26:	f04f 3aff 	mov.w	sl, #4294967295
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801cd2a:	4615      	mov	r5, r2
 801cd2c:	e6bd      	b.n	801caaa <dhcp_recv+0x272>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801cd2e:	4b71      	ldr	r3, [pc, #452]	; (801cef4 <dhcp_recv+0x6bc>)
 801cd30:	f240 622e 	movw	r2, #1582	; 0x62e
 801cd34:	4970      	ldr	r1, [pc, #448]	; (801cef8 <dhcp_recv+0x6c0>)
 801cd36:	4871      	ldr	r0, [pc, #452]	; (801cefc <dhcp_recv+0x6c4>)
 801cd38:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cd3c:	f003 fecc 	bl	8020ad8 <iprintf>
 801cd40:	e590      	b.n	801c864 <dhcp_recv+0x2c>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 801cd42:	4b71      	ldr	r3, [pc, #452]	; (801cf08 <dhcp_recv+0x6d0>)
 801cd44:	781b      	ldrb	r3, [r3, #0]
 801cd46:	b153      	cbz	r3, 801cd5e <dhcp_recv+0x526>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801cd48:	4b70      	ldr	r3, [pc, #448]	; (801cf0c <dhcp_recv+0x6d4>)
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801cd4a:	2200      	movs	r2, #0
 801cd4c:	496e      	ldr	r1, [pc, #440]	; (801cf08 <dhcp_recv+0x6d0>)
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801cd4e:	681b      	ldr	r3, [r3, #0]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801cd50:	700a      	strb	r2, [r1, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 801cd52:	2b01      	cmp	r3, #1
 801cd54:	d02d      	beq.n	801cdb2 <dhcp_recv+0x57a>
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 801cd56:	2b02      	cmp	r3, #2
 801cd58:	d004      	beq.n	801cd64 <dhcp_recv+0x52c>
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 801cd5a:	2b03      	cmp	r3, #3
 801cd5c:	d027      	beq.n	801cdae <dhcp_recv+0x576>
  } else if (parse_sname_as_options) {
 801cd5e:	9b04      	ldr	r3, [sp, #16]
 801cd60:	2b00      	cmp	r3, #0
 801cd62:	d057      	beq.n	801ce14 <dhcp_recv+0x5dc>
    parse_sname_as_options = 0;
 801cd64:	2300      	movs	r3, #0
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 801cd66:	f04f 086c 	mov.w	r8, #108	; 0x6c
    parse_sname_as_options = 0;
 801cd6a:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_SNAME_OFS;
 801cd6c:	232c      	movs	r3, #44	; 0x2c
 801cd6e:	9303      	str	r3, [sp, #12]
 801cd70:	9b02      	ldr	r3, [sp, #8]
 801cd72:	895b      	ldrh	r3, [r3, #10]
 801cd74:	e5b0      	b.n	801c8d8 <dhcp_recv+0xa0>
 801cd76:	9c05      	ldr	r4, [sp, #20]
 801cd78:	897b      	ldrh	r3, [r7, #10]
 801cd7a:	e668      	b.n	801ca4e <dhcp_recv+0x216>
 801cd7c:	9c05      	ldr	r4, [sp, #20]
          } else if (decode_len == 4) {
 801cd7e:	d027      	beq.n	801cdd0 <dhcp_recv+0x598>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801cd80:	2d01      	cmp	r5, #1
 801cd82:	f040 80ad 	bne.w	801cee0 <dhcp_recv+0x6a8>
            value = ((u8_t *)&value)[0];
 801cd86:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
          dhcp_set_option_value(dhcp, decode_idx, value);
 801cd8a:	4a60      	ldr	r2, [pc, #384]	; (801cf0c <dhcp_recv+0x6d4>)
          dhcp_got_option(dhcp, decode_idx);
 801cd8c:	2301      	movs	r3, #1
          dhcp_set_option_value(dhcp, decode_idx, value);
 801cd8e:	f842 002a 	str.w	r0, [r2, sl, lsl #2]
          dhcp_got_option(dhcp, decode_idx);
 801cd92:	4a5d      	ldr	r2, [pc, #372]	; (801cf08 <dhcp_recv+0x6d0>)
 801cd94:	f802 300a 	strb.w	r3, [r2, sl]
 801cd98:	e7ee      	b.n	801cd78 <dhcp_recv+0x540>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801cd9a:	4b56      	ldr	r3, [pc, #344]	; (801cef4 <dhcp_recv+0x6bc>)
 801cd9c:	f240 6281 	movw	r2, #1665	; 0x681
 801cda0:	495b      	ldr	r1, [pc, #364]	; (801cf10 <dhcp_recv+0x6d8>)
 801cda2:	4856      	ldr	r0, [pc, #344]	; (801cefc <dhcp_recv+0x6c4>)
 801cda4:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cda8:	f003 fe96 	bl	8020ad8 <iprintf>
 801cdac:	e55a      	b.n	801c864 <dhcp_recv+0x2c>
      parse_sname_as_options = 1;
 801cdae:	2301      	movs	r3, #1
 801cdb0:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_FILE_OFS;
 801cdb2:	236c      	movs	r3, #108	; 0x6c
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 801cdb4:	f04f 08ec 	mov.w	r8, #236	; 0xec
    options_idx = DHCP_FILE_OFS;
 801cdb8:	9303      	str	r3, [sp, #12]
 801cdba:	e7d9      	b.n	801cd70 <dhcp_recv+0x538>
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801cdbc:	4b4d      	ldr	r3, [pc, #308]	; (801cef4 <dhcp_recv+0x6bc>)
 801cdbe:	f240 629d 	movw	r2, #1693	; 0x69d
 801cdc2:	4954      	ldr	r1, [pc, #336]	; (801cf14 <dhcp_recv+0x6dc>)
 801cdc4:	484d      	ldr	r0, [pc, #308]	; (801cefc <dhcp_recv+0x6c4>)
 801cdc6:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cdca:	f003 fe85 	bl	8020ad8 <iprintf>
 801cdce:	e549      	b.n	801c864 <dhcp_recv+0x2c>
            value = lwip_ntohl(value);
 801cdd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cdd2:	f7f7 febf 	bl	8014b54 <lwip_htonl>
 801cdd6:	e7d8      	b.n	801cd8a <dhcp_recv+0x552>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 801cdd8:	4b46      	ldr	r3, [pc, #280]	; (801cef4 <dhcp_recv+0x6bc>)
 801cdda:	f240 6251 	movw	r2, #1617	; 0x651
 801cdde:	494e      	ldr	r1, [pc, #312]	; (801cf18 <dhcp_recv+0x6e0>)
 801cde0:	4846      	ldr	r0, [pc, #280]	; (801cefc <dhcp_recv+0x6c4>)
 801cde2:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cde6:	f003 fe77 	bl	8020ad8 <iprintf>
 801cdea:	e53b      	b.n	801c864 <dhcp_recv+0x2c>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801cdec:	4b41      	ldr	r3, [pc, #260]	; (801cef4 <dhcp_recv+0x6bc>)
 801cdee:	f240 623c 	movw	r2, #1596	; 0x63c
 801cdf2:	4944      	ldr	r1, [pc, #272]	; (801cf04 <dhcp_recv+0x6cc>)
 801cdf4:	4841      	ldr	r0, [pc, #260]	; (801cefc <dhcp_recv+0x6c4>)
 801cdf6:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cdfa:	f003 fe6d 	bl	8020ad8 <iprintf>
 801cdfe:	e531      	b.n	801c864 <dhcp_recv+0x2c>
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 801ce00:	4b3c      	ldr	r3, [pc, #240]	; (801cef4 <dhcp_recv+0x6bc>)
 801ce02:	f240 6239 	movw	r2, #1593	; 0x639
 801ce06:	4945      	ldr	r1, [pc, #276]	; (801cf1c <dhcp_recv+0x6e4>)
 801ce08:	483c      	ldr	r0, [pc, #240]	; (801cefc <dhcp_recv+0x6c4>)
 801ce0a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801ce0e:	f003 fe63 	bl	8020ad8 <iprintf>
 801ce12:	e527      	b.n	801c864 <dhcp_recv+0x2c>
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 801ce14:	4b3c      	ldr	r3, [pc, #240]	; (801cf08 <dhcp_recv+0x6d0>)
 801ce16:	f8dd b008 	ldr.w	fp, [sp, #8]
 801ce1a:	785b      	ldrb	r3, [r3, #1]
 801ce1c:	e9dd a906 	ldrd	sl, r9, [sp, #24]
 801ce20:	2b00      	cmp	r3, #0
 801ce22:	f43f ad1f 	beq.w	801c864 <dhcp_recv+0x2c>
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801ce26:	4a39      	ldr	r2, [pc, #228]	; (801cf0c <dhcp_recv+0x6d4>)
  msg_in = (struct dhcp_msg *)p->payload;
 801ce28:	f8db 4004 	ldr.w	r4, [fp, #4]
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801ce2c:	7913      	ldrb	r3, [r2, #4]
  if (msg_type == DHCP_ACK) {
 801ce2e:	2b05      	cmp	r3, #5
 801ce30:	d01c      	beq.n	801ce6c <dhcp_recv+0x634>
  else if ((msg_type == DHCP_NAK) &&
 801ce32:	2b06      	cmp	r3, #6
 801ce34:	d02b      	beq.n	801ce8e <dhcp_recv+0x656>
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 801ce36:	2b02      	cmp	r3, #2
 801ce38:	f47f ad14 	bne.w	801c864 <dhcp_recv+0x2c>
 801ce3c:	f899 3005 	ldrb.w	r3, [r9, #5]
 801ce40:	2b06      	cmp	r3, #6
 801ce42:	f47f ad0f 	bne.w	801c864 <dhcp_recv+0x2c>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 801ce46:	4b30      	ldr	r3, [pc, #192]	; (801cf08 <dhcp_recv+0x6d0>)
 801ce48:	789b      	ldrb	r3, [r3, #2]
 801ce4a:	2b00      	cmp	r3, #0
 801ce4c:	f43f ad0a 	beq.w	801c864 <dhcp_recv+0x2c>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801ce50:	f8da 5028 	ldr.w	r5, [sl, #40]	; 0x28
    dhcp->request_timeout = 0; /* stop timer */
 801ce54:	9b04      	ldr	r3, [sp, #16]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801ce56:	6890      	ldr	r0, [r2, #8]
    dhcp->request_timeout = 0; /* stop timer */
 801ce58:	812b      	strh	r3, [r5, #8]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801ce5a:	f7f7 fe7b 	bl	8014b54 <lwip_htonl>
 801ce5e:	61a8      	str	r0, [r5, #24]
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801ce60:	6923      	ldr	r3, [r4, #16]
    dhcp_select(netif);
 801ce62:	4650      	mov	r0, sl
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801ce64:	61eb      	str	r3, [r5, #28]
    dhcp_select(netif);
 801ce66:	f7ff fa1f 	bl	801c2a8 <dhcp_select>
 801ce6a:	e4fb      	b.n	801c864 <dhcp_recv+0x2c>
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 801ce6c:	f899 3005 	ldrb.w	r3, [r9, #5]
 801ce70:	2b01      	cmp	r3, #1
 801ce72:	d028      	beq.n	801cec6 <dhcp_recv+0x68e>
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801ce74:	3b03      	subs	r3, #3
 801ce76:	2b02      	cmp	r3, #2
 801ce78:	f63f acf4 	bhi.w	801c864 <dhcp_recv+0x2c>
      dhcp_handle_ack(netif, msg_in);
 801ce7c:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 801ce80:	4621      	mov	r1, r4
 801ce82:	f7ff fc87 	bl	801c794 <dhcp_handle_ack.isra.2>
      dhcp_bind(netif);
 801ce86:	4650      	mov	r0, sl
 801ce88:	f7ff fb84 	bl	801c594 <dhcp_bind>
 801ce8c:	e4ea      	b.n	801c864 <dhcp_recv+0x2c>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801ce8e:	f899 3005 	ldrb.w	r3, [r9, #5]
 801ce92:	1eda      	subs	r2, r3, #3
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801ce94:	2a02      	cmp	r2, #2
 801ce96:	d902      	bls.n	801ce9e <dhcp_recv+0x666>
 801ce98:	2b01      	cmp	r3, #1
 801ce9a:	f47f ace3 	bne.w	801c864 <dhcp_recv+0x2c>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801ce9e:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
  if (new_state != dhcp->state) {
 801cea2:	795a      	ldrb	r2, [r3, #5]
 801cea4:	2a0c      	cmp	r2, #12
 801cea6:	d004      	beq.n	801ceb2 <dhcp_recv+0x67a>
    dhcp->tries = 0;
 801cea8:	2200      	movs	r2, #0
    dhcp->state = new_state;
 801ceaa:	210c      	movs	r1, #12
    dhcp->tries = 0;
 801ceac:	719a      	strb	r2, [r3, #6]
    dhcp->state = new_state;
 801ceae:	7159      	strb	r1, [r3, #5]
    dhcp->request_timeout = 0;
 801ceb0:	811a      	strh	r2, [r3, #8]
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801ceb2:	4b1b      	ldr	r3, [pc, #108]	; (801cf20 <dhcp_recv+0x6e8>)
 801ceb4:	4650      	mov	r0, sl
 801ceb6:	461a      	mov	r2, r3
 801ceb8:	4619      	mov	r1, r3
 801ceba:	f7f9 fa63 	bl	8016384 <netif_set_addr>
  dhcp_discover(netif);
 801cebe:	4650      	mov	r0, sl
 801cec0:	f7ff fac2 	bl	801c448 <dhcp_discover>
 801cec4:	e4ce      	b.n	801c864 <dhcp_recv+0x2c>
      dhcp_handle_ack(netif, msg_in);
 801cec6:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 801ceca:	4621      	mov	r1, r4
 801cecc:	f7ff fc62 	bl	801c794 <dhcp_handle_ack.isra.2>
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801ced0:	f89a 3035 	ldrb.w	r3, [sl, #53]	; 0x35
        dhcp_check(netif);
 801ced4:	4650      	mov	r0, sl
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801ced6:	071b      	lsls	r3, r3, #28
 801ced8:	d5d6      	bpl.n	801ce88 <dhcp_recv+0x650>
        dhcp_check(netif);
 801ceda:	f7ff fb43 	bl	801c564 <dhcp_check>
 801cede:	e4c1      	b.n	801c864 <dhcp_recv+0x2c>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801cee0:	4b04      	ldr	r3, [pc, #16]	; (801cef4 <dhcp_recv+0x6bc>)
 801cee2:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 801cee6:	490f      	ldr	r1, [pc, #60]	; (801cf24 <dhcp_recv+0x6ec>)
 801cee8:	4804      	ldr	r0, [pc, #16]	; (801cefc <dhcp_recv+0x6c4>)
 801ceea:	f8dd b008 	ldr.w	fp, [sp, #8]
 801ceee:	f003 fdf3 	bl	8020ad8 <iprintf>
 801cef2:	e4b7      	b.n	801c864 <dhcp_recv+0x2c>
 801cef4:	0803f258 	.word	0x0803f258
 801cef8:	0803f304 	.word	0x0803f304
 801cefc:	08026a84 	.word	0x08026a84
 801cf00:	0803f334 	.word	0x0803f334
 801cf04:	0803f310 	.word	0x0803f310
 801cf08:	2003e294 	.word	0x2003e294
 801cf0c:	2003e2a0 	.word	0x2003e2a0
 801cf10:	0803f36c 	.word	0x0803f36c
 801cf14:	0803f398 	.word	0x0803f398
 801cf18:	0803f340 	.word	0x0803f340
 801cf1c:	0803f324 	.word	0x0803f324
 801cf20:	0803f774 	.word	0x0803f774
 801cf24:	0803f384 	.word	0x0803f384

0801cf28 <dhcp_network_changed>:
{
 801cf28:	b538      	push	{r3, r4, r5, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801cf2a:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (!dhcp) {
 801cf2c:	b154      	cbz	r4, 801cf44 <dhcp_network_changed+0x1c>
  switch (dhcp->state) {
 801cf2e:	7963      	ldrb	r3, [r4, #5]
 801cf30:	2b0a      	cmp	r3, #10
 801cf32:	d80e      	bhi.n	801cf52 <dhcp_network_changed+0x2a>
 801cf34:	e8df f003 	tbb	[pc, r3]
 801cf38:	070d0d06 	.word	0x070d0d06
 801cf3c:	0d0d0707 	.word	0x0d0d0707
 801cf40:	0d0d      	.short	0x0d0d
 801cf42:	07          	.byte	0x07
 801cf43:	00          	.byte	0x00
}
 801cf44:	bd38      	pop	{r3, r4, r5, pc}
      dhcp->tries = 0;
 801cf46:	2300      	movs	r3, #0
 801cf48:	71a3      	strb	r3, [r4, #6]
}
 801cf4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_reboot(netif);
 801cf4e:	f7ff b909 	b.w	801c164 <dhcp_reboot>
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 801cf52:	2b0c      	cmp	r3, #12
 801cf54:	4605      	mov	r5, r0
 801cf56:	d806      	bhi.n	801cf66 <dhcp_network_changed+0x3e>
      dhcp->tries = 0;
 801cf58:	2300      	movs	r3, #0
      dhcp_discover(netif);
 801cf5a:	4628      	mov	r0, r5
      dhcp->tries = 0;
 801cf5c:	71a3      	strb	r3, [r4, #6]
}
 801cf5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_discover(netif);
 801cf62:	f7ff ba71 	b.w	801c448 <dhcp_discover>
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 801cf66:	4b04      	ldr	r3, [pc, #16]	; (801cf78 <dhcp_network_changed+0x50>)
 801cf68:	f240 326d 	movw	r2, #877	; 0x36d
 801cf6c:	4903      	ldr	r1, [pc, #12]	; (801cf7c <dhcp_network_changed+0x54>)
 801cf6e:	4804      	ldr	r0, [pc, #16]	; (801cf80 <dhcp_network_changed+0x58>)
 801cf70:	f003 fdb2 	bl	8020ad8 <iprintf>
 801cf74:	e7f0      	b.n	801cf58 <dhcp_network_changed+0x30>
 801cf76:	bf00      	nop
 801cf78:	0803f258 	.word	0x0803f258
 801cf7c:	0803f1c4 	.word	0x0803f1c4
 801cf80:	08026a84 	.word	0x08026a84

0801cf84 <dhcp_arp_reply>:
{
 801cf84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cf88:	b084      	sub	sp, #16
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801cf8a:	2800      	cmp	r0, #0
 801cf8c:	d048      	beq.n	801d020 <dhcp_arp_reply+0x9c>
  dhcp = netif_dhcp_data(netif);
 801cf8e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 801cf90:	4605      	mov	r5, r0
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 801cf92:	b114      	cbz	r4, 801cf9a <dhcp_arp_reply+0x16>
 801cf94:	7963      	ldrb	r3, [r4, #5]
 801cf96:	2b08      	cmp	r3, #8
 801cf98:	d002      	beq.n	801cfa0 <dhcp_arp_reply+0x1c>
}
 801cf9a:	b004      	add	sp, #16
 801cf9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 801cfa0:	680a      	ldr	r2, [r1, #0]
 801cfa2:	69e3      	ldr	r3, [r4, #28]
 801cfa4:	429a      	cmp	r2, r3
 801cfa6:	d1f8      	bne.n	801cf9a <dhcp_arp_reply+0x16>
    dhcp->tries = 0;
 801cfa8:	2600      	movs	r6, #0
    dhcp->state = new_state;
 801cfaa:	210c      	movs	r1, #12
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801cfac:	f10d 030e 	add.w	r3, sp, #14
 801cfb0:	2204      	movs	r2, #4
    dhcp->state = new_state;
 801cfb2:	7161      	strb	r1, [r4, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801cfb4:	4621      	mov	r1, r4
    dhcp->tries = 0;
 801cfb6:	71a6      	strb	r6, [r4, #6]
    dhcp->request_timeout = 0;
 801cfb8:	8126      	strh	r6, [r4, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801cfba:	f7ff f809 	bl	801bfd0 <dhcp_create_msg>
  if (p_out != NULL) {
 801cfbe:	4606      	mov	r6, r0
 801cfc0:	b330      	cbz	r0, 801d010 <dhcp_arp_reply+0x8c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801cfc2:	6847      	ldr	r7, [r0, #4]
 801cfc4:	2304      	movs	r3, #4
 801cfc6:	2232      	movs	r2, #50	; 0x32
 801cfc8:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801cfcc:	37f0      	adds	r7, #240	; 0xf0
 801cfce:	4639      	mov	r1, r7
 801cfd0:	f7fe ffbc 	bl	801bf4c <dhcp_option>
 801cfd4:	4680      	mov	r8, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801cfd6:	69e0      	ldr	r0, [r4, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801cfd8:	f8ad 800e 	strh.w	r8, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801cfdc:	f7f7 fdba 	bl	8014b54 <lwip_htonl>
 801cfe0:	4639      	mov	r1, r7
 801cfe2:	4602      	mov	r2, r0
 801cfe4:	4640      	mov	r0, r8
 801cfe6:	f7fe ffcf 	bl	801bf88 <dhcp_option_long>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801cfea:	4639      	mov	r1, r7
 801cfec:	4632      	mov	r2, r6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801cfee:	f8ad 000e 	strh.w	r0, [sp, #14]
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801cff2:	f7ff f89b 	bl	801c12c <dhcp_option_trailer>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801cff6:	490f      	ldr	r1, [pc, #60]	; (801d034 <dhcp_arp_reply+0xb0>)
 801cff8:	4a0f      	ldr	r2, [pc, #60]	; (801d038 <dhcp_arp_reply+0xb4>)
 801cffa:	2343      	movs	r3, #67	; 0x43
 801cffc:	6808      	ldr	r0, [r1, #0]
 801cffe:	4631      	mov	r1, r6
 801d000:	e9cd 5200 	strd	r5, r2, [sp]
 801d004:	4a0d      	ldr	r2, [pc, #52]	; (801d03c <dhcp_arp_reply+0xb8>)
 801d006:	f7fe fd73 	bl	801baf0 <udp_sendto_if_src>
    pbuf_free(p_out);
 801d00a:	4630      	mov	r0, r6
 801d00c:	f7f9 fc0c 	bl	8016828 <pbuf_free>
  if (dhcp->tries < 255) {
 801d010:	79a3      	ldrb	r3, [r4, #6]
 801d012:	2bff      	cmp	r3, #255	; 0xff
 801d014:	d001      	beq.n	801d01a <dhcp_arp_reply+0x96>
    dhcp->tries++;
 801d016:	3301      	adds	r3, #1
 801d018:	71a3      	strb	r3, [r4, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801d01a:	2314      	movs	r3, #20
 801d01c:	8123      	strh	r3, [r4, #8]
 801d01e:	e7bc      	b.n	801cf9a <dhcp_arp_reply+0x16>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801d020:	4b07      	ldr	r3, [pc, #28]	; (801d040 <dhcp_arp_reply+0xbc>)
 801d022:	f240 328b 	movw	r2, #907	; 0x38b
 801d026:	4907      	ldr	r1, [pc, #28]	; (801d044 <dhcp_arp_reply+0xc0>)
 801d028:	4807      	ldr	r0, [pc, #28]	; (801d048 <dhcp_arp_reply+0xc4>)
 801d02a:	f003 fd55 	bl	8020ad8 <iprintf>
}
 801d02e:	b004      	add	sp, #16
 801d030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d034:	2002a438 	.word	0x2002a438
 801d038:	0803f774 	.word	0x0803f774
 801d03c:	0803f778 	.word	0x0803f778
 801d040:	0803f258 	.word	0x0803f258
 801d044:	08026a74 	.word	0x08026a74
 801d048:	08026a84 	.word	0x08026a84

0801d04c <dhcp_renew>:
{
 801d04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801d050:	6a86      	ldr	r6, [r0, #40]	; 0x28
{
 801d052:	b085      	sub	sp, #20
 801d054:	4683      	mov	fp, r0
  if (new_state != dhcp->state) {
 801d056:	7973      	ldrb	r3, [r6, #5]
 801d058:	2b05      	cmp	r3, #5
 801d05a:	d004      	beq.n	801d066 <dhcp_renew+0x1a>
    dhcp->tries = 0;
 801d05c:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801d05e:	2205      	movs	r2, #5
    dhcp->tries = 0;
 801d060:	71b3      	strb	r3, [r6, #6]
    dhcp->state = new_state;
 801d062:	7172      	strb	r2, [r6, #5]
    dhcp->request_timeout = 0;
 801d064:	8133      	strh	r3, [r6, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801d066:	f10d 030e 	add.w	r3, sp, #14
 801d06a:	2203      	movs	r2, #3
 801d06c:	4631      	mov	r1, r6
 801d06e:	4658      	mov	r0, fp
 801d070:	f7fe ffae 	bl	801bfd0 <dhcp_create_msg>
  if (p_out != NULL) {
 801d074:	4682      	mov	sl, r0
 801d076:	2800      	cmp	r0, #0
 801d078:	d067      	beq.n	801d14a <dhcp_renew+0xfe>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801d07a:	6845      	ldr	r5, [r0, #4]
 801d07c:	2302      	movs	r3, #2
 801d07e:	2239      	movs	r2, #57	; 0x39
 801d080:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801d084:	35f0      	adds	r5, #240	; 0xf0
 801d086:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 801d164 <dhcp_renew+0x118>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801d08a:	f04f 0801 	mov.w	r8, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801d08e:	4629      	mov	r1, r5
 801d090:	f7fe ff5c 	bl	801bf4c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801d094:	4629      	mov	r1, r5
 801d096:	f8bb 202c 	ldrh.w	r2, [fp, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801d09a:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801d09e:	f7fe ff39 	bl	801bf14 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801d0a2:	4629      	mov	r1, r5
 801d0a4:	2304      	movs	r3, #4
 801d0a6:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801d0a8:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801d0ac:	f7fe ff4e 	bl	801bf4c <dhcp_option>
 801d0b0:	4604      	mov	r4, r0
 801d0b2:	1d07      	adds	r7, r0, #4
 801d0b4:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801d0b8:	2c43      	cmp	r4, #67	; 0x43
 801d0ba:	b2bf      	uxth	r7, r7
 801d0bc:	d80b      	bhi.n	801d0d6 <dhcp_renew+0x8a>
  options[options_out_len++] = value;
 801d0be:	1c63      	adds	r3, r4, #1
 801d0c0:	f805 8004 	strb.w	r8, [r5, r4]
 801d0c4:	b29c      	uxth	r4, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801d0c6:	42bc      	cmp	r4, r7
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801d0c8:	f8ad 400e 	strh.w	r4, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801d0cc:	d00b      	beq.n	801d0e6 <dhcp_renew+0x9a>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801d0ce:	2c43      	cmp	r4, #67	; 0x43
 801d0d0:	f819 8b01 	ldrb.w	r8, [r9], #1
 801d0d4:	d9f3      	bls.n	801d0be <dhcp_renew+0x72>
 801d0d6:	4b1e      	ldr	r3, [pc, #120]	; (801d150 <dhcp_renew+0x104>)
 801d0d8:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801d0dc:	491d      	ldr	r1, [pc, #116]	; (801d154 <dhcp_renew+0x108>)
 801d0de:	481e      	ldr	r0, [pc, #120]	; (801d158 <dhcp_renew+0x10c>)
 801d0e0:	f003 fcfa 	bl	8020ad8 <iprintf>
 801d0e4:	e7eb      	b.n	801d0be <dhcp_renew+0x72>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801d0e6:	4629      	mov	r1, r5
 801d0e8:	4638      	mov	r0, r7
 801d0ea:	4652      	mov	r2, sl
 801d0ec:	f7ff f81e 	bl	801c12c <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801d0f0:	4a1a      	ldr	r2, [pc, #104]	; (801d15c <dhcp_renew+0x110>)
 801d0f2:	f8cd b000 	str.w	fp, [sp]
 801d0f6:	2343      	movs	r3, #67	; 0x43
 801d0f8:	6810      	ldr	r0, [r2, #0]
 801d0fa:	4651      	mov	r1, sl
 801d0fc:	f106 0218 	add.w	r2, r6, #24
 801d100:	f7fe fdb6 	bl	801bc70 <udp_sendto_if>
 801d104:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801d106:	4650      	mov	r0, sl
 801d108:	f7f9 fb8e 	bl	8016828 <pbuf_free>
  if (dhcp->tries < 255) {
 801d10c:	79b3      	ldrb	r3, [r6, #6]
 801d10e:	2bff      	cmp	r3, #255	; 0xff
 801d110:	d015      	beq.n	801d13e <dhcp_renew+0xf2>
    dhcp->tries++;
 801d112:	3301      	adds	r3, #1
 801d114:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801d116:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801d118:	71b3      	strb	r3, [r6, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801d11a:	d810      	bhi.n	801d13e <dhcp_renew+0xf2>
 801d11c:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
 801d120:	4a0f      	ldr	r2, [pc, #60]	; (801d160 <dhcp_renew+0x114>)
}
 801d122:	4620      	mov	r0, r4
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801d124:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801d128:	011b      	lsls	r3, r3, #4
 801d12a:	b29b      	uxth	r3, r3
 801d12c:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801d130:	fba2 2303 	umull	r2, r3, r2, r3
 801d134:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801d136:	8133      	strh	r3, [r6, #8]
}
 801d138:	b005      	add	sp, #20
 801d13a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801d13e:	2328      	movs	r3, #40	; 0x28
}
 801d140:	4620      	mov	r0, r4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801d142:	8133      	strh	r3, [r6, #8]
}
 801d144:	b005      	add	sp, #20
 801d146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801d14a:	f04f 34ff 	mov.w	r4, #4294967295
 801d14e:	e7dd      	b.n	801d10c <dhcp_renew+0xc0>
 801d150:	0803f258 	.word	0x0803f258
 801d154:	0803f2cc 	.word	0x0803f2cc
 801d158:	08026a84 	.word	0x08026a84
 801d15c:	2002a438 	.word	0x2002a438
 801d160:	10624dd3 	.word	0x10624dd3
 801d164:	0803f199 	.word	0x0803f199

0801d168 <dhcp_release_and_stop>:
{
 801d168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801d16c:	6a84      	ldr	r4, [r0, #40]	; 0x28
{
 801d16e:	b084      	sub	sp, #16
  if (dhcp == NULL) {
 801d170:	2c00      	cmp	r4, #0
 801d172:	d052      	beq.n	801d21a <dhcp_release_and_stop+0xb2>
  if (dhcp->state == DHCP_STATE_OFF) {
 801d174:	7962      	ldrb	r2, [r4, #5]
 801d176:	2a00      	cmp	r2, #0
 801d178:	d04f      	beq.n	801d21a <dhcp_release_and_stop+0xb2>
u8_t
dhcp_supplied_address(const struct netif *netif)
{
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
    struct dhcp *dhcp = netif_dhcp_data(netif);
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801d17a:	1f11      	subs	r1, r2, #4
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 801d17c:	2300      	movs	r3, #0
 801d17e:	4605      	mov	r5, r0
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 801d180:	69a0      	ldr	r0, [r4, #24]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801d182:	2901      	cmp	r1, #1
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 801d184:	62a3      	str	r3, [r4, #40]	; 0x28
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 801d186:	9003      	str	r0, [sp, #12]
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 801d188:	82a3      	strh	r3, [r4, #20]
 801d18a:	8263      	strh	r3, [r4, #18]
 801d18c:	8223      	strh	r3, [r4, #16]
 801d18e:	81e3      	strh	r3, [r4, #14]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 801d190:	e9c4 3306 	strd	r3, r3, [r4, #24]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801d194:	e9c4 3308 	strd	r3, r3, [r4, #32]
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 801d198:	e9c4 330b 	strd	r3, r3, [r4, #44]	; 0x2c
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801d19c:	d901      	bls.n	801d1a2 <dhcp_release_and_stop+0x3a>
 801d19e:	2a0a      	cmp	r2, #10
 801d1a0:	d12d      	bne.n	801d1fe <dhcp_release_and_stop+0x96>
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 801d1a2:	f10d 030a 	add.w	r3, sp, #10
 801d1a6:	2207      	movs	r2, #7
 801d1a8:	4621      	mov	r1, r4
 801d1aa:	4628      	mov	r0, r5
 801d1ac:	f7fe ff10 	bl	801bfd0 <dhcp_create_msg>
    if (p_out != NULL) {
 801d1b0:	4606      	mov	r6, r0
 801d1b2:	b320      	cbz	r0, 801d1fe <dhcp_release_and_stop+0x96>
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801d1b4:	6877      	ldr	r7, [r6, #4]
 801d1b6:	2304      	movs	r3, #4
 801d1b8:	2236      	movs	r2, #54	; 0x36
 801d1ba:	f8bd 000a 	ldrh.w	r0, [sp, #10]
 801d1be:	37f0      	adds	r7, #240	; 0xf0
 801d1c0:	4639      	mov	r1, r7
 801d1c2:	f7fe fec3 	bl	801bf4c <dhcp_option>
 801d1c6:	4680      	mov	r8, r0
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801d1c8:	9803      	ldr	r0, [sp, #12]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801d1ca:	f8ad 800a 	strh.w	r8, [sp, #10]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801d1ce:	f7f7 fcc1 	bl	8014b54 <lwip_htonl>
 801d1d2:	4639      	mov	r1, r7
 801d1d4:	4602      	mov	r2, r0
 801d1d6:	4640      	mov	r0, r8
 801d1d8:	f7fe fed6 	bl	801bf88 <dhcp_option_long>
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801d1dc:	4639      	mov	r1, r7
 801d1de:	4632      	mov	r2, r6
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801d1e0:	f8ad 000a 	strh.w	r0, [sp, #10]
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801d1e4:	f7fe ffa2 	bl	801c12c <dhcp_option_trailer>
      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801d1e8:	4a11      	ldr	r2, [pc, #68]	; (801d230 <dhcp_release_and_stop+0xc8>)
 801d1ea:	9500      	str	r5, [sp, #0]
 801d1ec:	2343      	movs	r3, #67	; 0x43
 801d1ee:	6810      	ldr	r0, [r2, #0]
 801d1f0:	4631      	mov	r1, r6
 801d1f2:	aa03      	add	r2, sp, #12
 801d1f4:	f7fe fd3c 	bl	801bc70 <udp_sendto_if>
      pbuf_free(p_out);
 801d1f8:	4630      	mov	r0, r6
 801d1fa:	f7f9 fb15 	bl	8016828 <pbuf_free>
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801d1fe:	4b0d      	ldr	r3, [pc, #52]	; (801d234 <dhcp_release_and_stop+0xcc>)
 801d200:	4628      	mov	r0, r5
 801d202:	461a      	mov	r2, r3
 801d204:	4619      	mov	r1, r3
 801d206:	f7f9 f8bd 	bl	8016384 <netif_set_addr>
  if (new_state != dhcp->state) {
 801d20a:	7963      	ldrb	r3, [r4, #5]
 801d20c:	b11b      	cbz	r3, 801d216 <dhcp_release_and_stop+0xae>
    dhcp->state = new_state;
 801d20e:	2300      	movs	r3, #0
 801d210:	7163      	strb	r3, [r4, #5]
    dhcp->tries = 0;
 801d212:	71a3      	strb	r3, [r4, #6]
    dhcp->request_timeout = 0;
 801d214:	8123      	strh	r3, [r4, #8]
  if (dhcp->pcb_allocated != 0) {
 801d216:	7923      	ldrb	r3, [r4, #4]
 801d218:	b913      	cbnz	r3, 801d220 <dhcp_release_and_stop+0xb8>
}
 801d21a:	b004      	add	sp, #16
 801d21c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801d220:	f7ff fa96 	bl	801c750 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 801d224:	2300      	movs	r3, #0
 801d226:	7123      	strb	r3, [r4, #4]
}
 801d228:	b004      	add	sp, #16
 801d22a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d22e:	bf00      	nop
 801d230:	2002a438 	.word	0x2002a438
 801d234:	0803f774 	.word	0x0803f774

0801d238 <dhcp_start>:
{
 801d238:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 801d23a:	2800      	cmp	r0, #0
 801d23c:	d046      	beq.n	801d2cc <dhcp_start+0x94>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801d23e:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 801d242:	4605      	mov	r5, r0
 801d244:	07da      	lsls	r2, r3, #31
 801d246:	d537      	bpl.n	801d2b8 <dhcp_start+0x80>
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 801d248:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
  dhcp = netif_dhcp_data(netif);
 801d24a:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 801d24c:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 801d250:	d32f      	bcc.n	801d2b2 <dhcp_start+0x7a>
  if (dhcp == NULL) {
 801d252:	b33c      	cbz	r4, 801d2a4 <dhcp_start+0x6c>
    if (dhcp->pcb_allocated != 0) {
 801d254:	7923      	ldrb	r3, [r4, #4]
 801d256:	bb13      	cbnz	r3, 801d29e <dhcp_start+0x66>
  memset(dhcp, 0, sizeof(struct dhcp));
 801d258:	2234      	movs	r2, #52	; 0x34
 801d25a:	2100      	movs	r1, #0
 801d25c:	4620      	mov	r0, r4
 801d25e:	f002 fcba 	bl	801fbd6 <memset>
  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 801d262:	f7ff fa3b 	bl	801c6dc <dhcp_inc_pcb_refcount>
 801d266:	4606      	mov	r6, r0
 801d268:	bb18      	cbnz	r0, 801d2b2 <dhcp_start+0x7a>
  dhcp->pcb_allocated = 1;
 801d26a:	2301      	movs	r3, #1
 801d26c:	7123      	strb	r3, [r4, #4]
  if (!netif_is_link_up(netif)) {
 801d26e:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 801d272:	075b      	lsls	r3, r3, #29
 801d274:	d408      	bmi.n	801d288 <dhcp_start+0x50>
  if (new_state != dhcp->state) {
 801d276:	7963      	ldrb	r3, [r4, #5]
 801d278:	2b02      	cmp	r3, #2
 801d27a:	d003      	beq.n	801d284 <dhcp_start+0x4c>
    dhcp->state = new_state;
 801d27c:	2302      	movs	r3, #2
    dhcp->tries = 0;
 801d27e:	71a0      	strb	r0, [r4, #6]
    dhcp->request_timeout = 0;
 801d280:	8120      	strh	r0, [r4, #8]
    dhcp->state = new_state;
 801d282:	7163      	strb	r3, [r4, #5]
}
 801d284:	4630      	mov	r0, r6
 801d286:	bd70      	pop	{r4, r5, r6, pc}
  result = dhcp_discover(netif);
 801d288:	4628      	mov	r0, r5
 801d28a:	f7ff f8dd 	bl	801c448 <dhcp_discover>
  if (result != ERR_OK) {
 801d28e:	2800      	cmp	r0, #0
 801d290:	d0f8      	beq.n	801d284 <dhcp_start+0x4c>
    dhcp_release_and_stop(netif);
 801d292:	4628      	mov	r0, r5
    return ERR_MEM;
 801d294:	f04f 36ff 	mov.w	r6, #4294967295
    dhcp_release_and_stop(netif);
 801d298:	f7ff ff66 	bl	801d168 <dhcp_release_and_stop>
    return ERR_MEM;
 801d29c:	e7f2      	b.n	801d284 <dhcp_start+0x4c>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801d29e:	f7ff fa57 	bl	801c750 <dhcp_dec_pcb_refcount>
 801d2a2:	e7d9      	b.n	801d258 <dhcp_start+0x20>
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 801d2a4:	2034      	movs	r0, #52	; 0x34
 801d2a6:	f7f8 fdcf 	bl	8015e48 <mem_malloc>
    if (dhcp == NULL) {
 801d2aa:	4604      	mov	r4, r0
 801d2ac:	b108      	cbz	r0, 801d2b2 <dhcp_start+0x7a>
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 801d2ae:	62a8      	str	r0, [r5, #40]	; 0x28
 801d2b0:	e7d2      	b.n	801d258 <dhcp_start+0x20>
    return ERR_MEM;
 801d2b2:	f04f 36ff 	mov.w	r6, #4294967295
 801d2b6:	e7e5      	b.n	801d284 <dhcp_start+0x4c>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801d2b8:	4b09      	ldr	r3, [pc, #36]	; (801d2e0 <dhcp_start+0xa8>)
 801d2ba:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 801d2be:	4909      	ldr	r1, [pc, #36]	; (801d2e4 <dhcp_start+0xac>)
 801d2c0:	f06f 060f 	mvn.w	r6, #15
 801d2c4:	4808      	ldr	r0, [pc, #32]	; (801d2e8 <dhcp_start+0xb0>)
 801d2c6:	f003 fc07 	bl	8020ad8 <iprintf>
 801d2ca:	e7db      	b.n	801d284 <dhcp_start+0x4c>
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 801d2cc:	4b04      	ldr	r3, [pc, #16]	; (801d2e0 <dhcp_start+0xa8>)
 801d2ce:	f240 22e7 	movw	r2, #743	; 0x2e7
 801d2d2:	4906      	ldr	r1, [pc, #24]	; (801d2ec <dhcp_start+0xb4>)
 801d2d4:	f06f 060f 	mvn.w	r6, #15
 801d2d8:	4803      	ldr	r0, [pc, #12]	; (801d2e8 <dhcp_start+0xb0>)
 801d2da:	f003 fbfd 	bl	8020ad8 <iprintf>
 801d2de:	e7d1      	b.n	801d284 <dhcp_start+0x4c>
 801d2e0:	0803f258 	.word	0x0803f258
 801d2e4:	0803f418 	.word	0x0803f418
 801d2e8:	08026a84 	.word	0x08026a84
 801d2ec:	08026a74 	.word	0x08026a74

0801d2f0 <dhcp_coarse_tmr>:
  NETIF_FOREACH(netif) {
 801d2f0:	4b5e      	ldr	r3, [pc, #376]	; (801d46c <dhcp_coarse_tmr+0x17c>)
{
 801d2f2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  NETIF_FOREACH(netif) {
 801d2f6:	681d      	ldr	r5, [r3, #0]
{
 801d2f8:	b085      	sub	sp, #20
  NETIF_FOREACH(netif) {
 801d2fa:	b1d5      	cbz	r5, 801d332 <dhcp_coarse_tmr+0x42>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801d2fc:	6aac      	ldr	r4, [r5, #40]	; 0x28
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 801d2fe:	b1ac      	cbz	r4, 801d32c <dhcp_coarse_tmr+0x3c>
 801d300:	7963      	ldrb	r3, [r4, #5]
 801d302:	b19b      	cbz	r3, 801d32c <dhcp_coarse_tmr+0x3c>
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 801d304:	8aa1      	ldrh	r1, [r4, #20]
 801d306:	b129      	cbz	r1, 801d314 <dhcp_coarse_tmr+0x24>
 801d308:	8a62      	ldrh	r2, [r4, #18]
 801d30a:	3201      	adds	r2, #1
 801d30c:	b292      	uxth	r2, r2
 801d30e:	4291      	cmp	r1, r2
 801d310:	8262      	strh	r2, [r4, #18]
 801d312:	d011      	beq.n	801d338 <dhcp_coarse_tmr+0x48>
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 801d314:	8a22      	ldrh	r2, [r4, #16]
 801d316:	b11a      	cbz	r2, 801d320 <dhcp_coarse_tmr+0x30>
 801d318:	1e51      	subs	r1, r2, #1
 801d31a:	2a01      	cmp	r2, #1
 801d31c:	8221      	strh	r1, [r4, #16]
 801d31e:	d012      	beq.n	801d346 <dhcp_coarse_tmr+0x56>
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 801d320:	89e2      	ldrh	r2, [r4, #14]
 801d322:	b11a      	cbz	r2, 801d32c <dhcp_coarse_tmr+0x3c>
 801d324:	1e51      	subs	r1, r2, #1
 801d326:	2a01      	cmp	r2, #1
 801d328:	81e1      	strh	r1, [r4, #14]
 801d32a:	d05e      	beq.n	801d3ea <dhcp_coarse_tmr+0xfa>
  NETIF_FOREACH(netif) {
 801d32c:	682d      	ldr	r5, [r5, #0]
 801d32e:	2d00      	cmp	r5, #0
 801d330:	d1e4      	bne.n	801d2fc <dhcp_coarse_tmr+0xc>
}
 801d332:	b005      	add	sp, #20
 801d334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        dhcp_release_and_stop(netif);
 801d338:	4628      	mov	r0, r5
 801d33a:	f7ff ff15 	bl	801d168 <dhcp_release_and_stop>
        dhcp_start(netif);
 801d33e:	4628      	mov	r0, r5
 801d340:	f7ff ff7a 	bl	801d238 <dhcp_start>
 801d344:	e7f2      	b.n	801d32c <dhcp_coarse_tmr+0x3c>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801d346:	1e5a      	subs	r2, r3, #1
 801d348:	b2d1      	uxtb	r1, r2
 801d34a:	2909      	cmp	r1, #9
 801d34c:	d8ee      	bhi.n	801d32c <dhcp_coarse_tmr+0x3c>
 801d34e:	f240 2219 	movw	r2, #537	; 0x219
 801d352:	40ca      	lsrs	r2, r1
 801d354:	43d2      	mvns	r2, r2
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 801d356:	f012 0201 	ands.w	r2, r2, #1
 801d35a:	d1e7      	bne.n	801d32c <dhcp_coarse_tmr+0x3c>
  if (new_state != dhcp->state) {
 801d35c:	2b04      	cmp	r3, #4
 801d35e:	d003      	beq.n	801d368 <dhcp_coarse_tmr+0x78>
    dhcp->state = new_state;
 801d360:	2304      	movs	r3, #4
    dhcp->tries = 0;
 801d362:	71a2      	strb	r2, [r4, #6]
    dhcp->request_timeout = 0;
 801d364:	8122      	strh	r2, [r4, #8]
    dhcp->state = new_state;
 801d366:	7163      	strb	r3, [r4, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801d368:	f10d 030e 	add.w	r3, sp, #14
 801d36c:	2203      	movs	r2, #3
 801d36e:	4621      	mov	r1, r4
 801d370:	4628      	mov	r0, r5
 801d372:	f7fe fe2d 	bl	801bfd0 <dhcp_create_msg>
  if (p_out != NULL) {
 801d376:	4683      	mov	fp, r0
 801d378:	2800      	cmp	r0, #0
 801d37a:	d057      	beq.n	801d42c <dhcp_coarse_tmr+0x13c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801d37c:	6847      	ldr	r7, [r0, #4]
 801d37e:	2302      	movs	r3, #2
 801d380:	2239      	movs	r2, #57	; 0x39
 801d382:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801d386:	37f0      	adds	r7, #240	; 0xf0
 801d388:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 801d488 <dhcp_coarse_tmr+0x198>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801d38c:	f04f 0901 	mov.w	r9, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801d390:	4639      	mov	r1, r7
 801d392:	f7fe fddb 	bl	801bf4c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801d396:	4639      	mov	r1, r7
 801d398:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801d39a:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801d39e:	f7fe fdb9 	bl	801bf14 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801d3a2:	4639      	mov	r1, r7
 801d3a4:	2304      	movs	r3, #4
 801d3a6:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801d3a8:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801d3ac:	f7fe fdce 	bl	801bf4c <dhcp_option>
 801d3b0:	4606      	mov	r6, r0
 801d3b2:	f100 0804 	add.w	r8, r0, #4
 801d3b6:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801d3ba:	2e43      	cmp	r6, #67	; 0x43
 801d3bc:	fa1f f888 	uxth.w	r8, r8
 801d3c0:	d80b      	bhi.n	801d3da <dhcp_coarse_tmr+0xea>
  options[options_out_len++] = value;
 801d3c2:	1c73      	adds	r3, r6, #1
 801d3c4:	f807 9006 	strb.w	r9, [r7, r6]
 801d3c8:	b29e      	uxth	r6, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801d3ca:	4546      	cmp	r6, r8
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801d3cc:	f8ad 600e 	strh.w	r6, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801d3d0:	d01c      	beq.n	801d40c <dhcp_coarse_tmr+0x11c>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801d3d2:	2e43      	cmp	r6, #67	; 0x43
 801d3d4:	f81a 9b01 	ldrb.w	r9, [sl], #1
 801d3d8:	d9f3      	bls.n	801d3c2 <dhcp_coarse_tmr+0xd2>
 801d3da:	4b25      	ldr	r3, [pc, #148]	; (801d470 <dhcp_coarse_tmr+0x180>)
 801d3dc:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801d3e0:	4924      	ldr	r1, [pc, #144]	; (801d474 <dhcp_coarse_tmr+0x184>)
 801d3e2:	4825      	ldr	r0, [pc, #148]	; (801d478 <dhcp_coarse_tmr+0x188>)
 801d3e4:	f003 fb78 	bl	8020ad8 <iprintf>
 801d3e8:	e7eb      	b.n	801d3c2 <dhcp_coarse_tmr+0xd2>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801d3ea:	f003 02fb 	and.w	r2, r3, #251	; 0xfb
 801d3ee:	2a01      	cmp	r2, #1
 801d3f0:	d001      	beq.n	801d3f6 <dhcp_coarse_tmr+0x106>
 801d3f2:	2b0a      	cmp	r3, #10
 801d3f4:	d19a      	bne.n	801d32c <dhcp_coarse_tmr+0x3c>
    dhcp_renew(netif);
 801d3f6:	4628      	mov	r0, r5
 801d3f8:	f7ff fe28 	bl	801d04c <dhcp_renew>
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801d3fc:	89a3      	ldrh	r3, [r4, #12]
 801d3fe:	8a62      	ldrh	r2, [r4, #18]
 801d400:	1a9b      	subs	r3, r3, r2
 801d402:	2b01      	cmp	r3, #1
 801d404:	dd92      	ble.n	801d32c <dhcp_coarse_tmr+0x3c>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 801d406:	105b      	asrs	r3, r3, #1
 801d408:	81e3      	strh	r3, [r4, #14]
 801d40a:	e78f      	b.n	801d32c <dhcp_coarse_tmr+0x3c>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801d40c:	4639      	mov	r1, r7
 801d40e:	4640      	mov	r0, r8
 801d410:	465a      	mov	r2, fp
 801d412:	f7fe fe8b 	bl	801c12c <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801d416:	4a19      	ldr	r2, [pc, #100]	; (801d47c <dhcp_coarse_tmr+0x18c>)
 801d418:	9500      	str	r5, [sp, #0]
 801d41a:	2343      	movs	r3, #67	; 0x43
 801d41c:	6810      	ldr	r0, [r2, #0]
 801d41e:	4659      	mov	r1, fp
 801d420:	4a17      	ldr	r2, [pc, #92]	; (801d480 <dhcp_coarse_tmr+0x190>)
 801d422:	f7fe fc25 	bl	801bc70 <udp_sendto_if>
    pbuf_free(p_out);
 801d426:	4658      	mov	r0, fp
 801d428:	f7f9 f9fe 	bl	8016828 <pbuf_free>
  if (dhcp->tries < 255) {
 801d42c:	79a3      	ldrb	r3, [r4, #6]
 801d42e:	2bff      	cmp	r3, #255	; 0xff
 801d430:	d01a      	beq.n	801d468 <dhcp_coarse_tmr+0x178>
    dhcp->tries++;
 801d432:	3301      	adds	r3, #1
 801d434:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801d436:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801d438:	71a3      	strb	r3, [r4, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801d43a:	d815      	bhi.n	801d468 <dhcp_coarse_tmr+0x178>
 801d43c:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 801d440:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 801d444:	4a0f      	ldr	r2, [pc, #60]	; (801d484 <dhcp_coarse_tmr+0x194>)
 801d446:	00db      	lsls	r3, r3, #3
 801d448:	b29b      	uxth	r3, r3
 801d44a:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801d44e:	fba2 2303 	umull	r2, r3, r2, r3
 801d452:	095b      	lsrs	r3, r3, #5
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801d454:	8aa2      	ldrh	r2, [r4, #20]
 801d456:	8a61      	ldrh	r1, [r4, #18]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801d458:	8123      	strh	r3, [r4, #8]
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801d45a:	1a53      	subs	r3, r2, r1
 801d45c:	2b01      	cmp	r3, #1
 801d45e:	f77f af65 	ble.w	801d32c <dhcp_coarse_tmr+0x3c>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 801d462:	105b      	asrs	r3, r3, #1
 801d464:	8223      	strh	r3, [r4, #16]
 801d466:	e761      	b.n	801d32c <dhcp_coarse_tmr+0x3c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801d468:	2314      	movs	r3, #20
 801d46a:	e7f3      	b.n	801d454 <dhcp_coarse_tmr+0x164>
 801d46c:	2003e160 	.word	0x2003e160
 801d470:	0803f258 	.word	0x0803f258
 801d474:	0803f2cc 	.word	0x0803f2cc
 801d478:	08026a84 	.word	0x08026a84
 801d47c:	2002a438 	.word	0x2002a438
 801d480:	0803f778 	.word	0x0803f778
 801d484:	10624dd3 	.word	0x10624dd3
 801d488:	0803f199 	.word	0x0803f199

0801d48c <dhcp_fine_tmr>:
{
 801d48c:	b538      	push	{r3, r4, r5, lr}
  NETIF_FOREACH(netif) {
 801d48e:	4b21      	ldr	r3, [pc, #132]	; (801d514 <dhcp_fine_tmr+0x88>)
 801d490:	681c      	ldr	r4, [r3, #0]
 801d492:	b1fc      	cbz	r4, 801d4d4 <dhcp_fine_tmr+0x48>
        dhcp->request_timeout--;
 801d494:	2500      	movs	r5, #0
 801d496:	e003      	b.n	801d4a0 <dhcp_fine_tmr+0x14>
        dhcp->request_timeout--;
 801d498:	3a01      	subs	r2, #1
 801d49a:	811a      	strh	r2, [r3, #8]
  NETIF_FOREACH(netif) {
 801d49c:	6824      	ldr	r4, [r4, #0]
 801d49e:	b1cc      	cbz	r4, 801d4d4 <dhcp_fine_tmr+0x48>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801d4a0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (dhcp != NULL) {
 801d4a2:	2b00      	cmp	r3, #0
 801d4a4:	d0fa      	beq.n	801d49c <dhcp_fine_tmr+0x10>
      if (dhcp->request_timeout > 1) {
 801d4a6:	891a      	ldrh	r2, [r3, #8]
 801d4a8:	2a01      	cmp	r2, #1
 801d4aa:	d8f5      	bhi.n	801d498 <dhcp_fine_tmr+0xc>
      } else if (dhcp->request_timeout == 1) {
 801d4ac:	d1f6      	bne.n	801d49c <dhcp_fine_tmr+0x10>
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 801d4ae:	795a      	ldrb	r2, [r3, #5]
        dhcp->request_timeout--;
 801d4b0:	811d      	strh	r5, [r3, #8]
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 801d4b2:	2a0c      	cmp	r2, #12
 801d4b4:	d016      	beq.n	801d4e4 <dhcp_fine_tmr+0x58>
 801d4b6:	2a06      	cmp	r2, #6
 801d4b8:	d014      	beq.n	801d4e4 <dhcp_fine_tmr+0x58>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 801d4ba:	2a01      	cmp	r2, #1
 801d4bc:	d00b      	beq.n	801d4d6 <dhcp_fine_tmr+0x4a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 801d4be:	2a08      	cmp	r2, #8
 801d4c0:	d01a      	beq.n	801d4f8 <dhcp_fine_tmr+0x6c>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 801d4c2:	2a03      	cmp	r2, #3
 801d4c4:	d1ea      	bne.n	801d49c <dhcp_fine_tmr+0x10>
    if (dhcp->tries < REBOOT_TRIES) {
 801d4c6:	799b      	ldrb	r3, [r3, #6]
      dhcp_reboot(netif);
 801d4c8:	4620      	mov	r0, r4
    if (dhcp->tries < REBOOT_TRIES) {
 801d4ca:	2b01      	cmp	r3, #1
 801d4cc:	d91e      	bls.n	801d50c <dhcp_fine_tmr+0x80>
      dhcp_discover(netif);
 801d4ce:	f7fe ffbb 	bl	801c448 <dhcp_discover>
 801d4d2:	e7e3      	b.n	801d49c <dhcp_fine_tmr+0x10>
}
 801d4d4:	bd38      	pop	{r3, r4, r5, pc}
    if (dhcp->tries <= 5) {
 801d4d6:	799b      	ldrb	r3, [r3, #6]
      dhcp_select(netif);
 801d4d8:	4620      	mov	r0, r4
    if (dhcp->tries <= 5) {
 801d4da:	2b05      	cmp	r3, #5
 801d4dc:	d806      	bhi.n	801d4ec <dhcp_fine_tmr+0x60>
      dhcp_select(netif);
 801d4de:	f7fe fee3 	bl	801c2a8 <dhcp_select>
 801d4e2:	e7db      	b.n	801d49c <dhcp_fine_tmr+0x10>
    dhcp_discover(netif);
 801d4e4:	4620      	mov	r0, r4
 801d4e6:	f7fe ffaf 	bl	801c448 <dhcp_discover>
 801d4ea:	e7d7      	b.n	801d49c <dhcp_fine_tmr+0x10>
      dhcp_release_and_stop(netif);
 801d4ec:	f7ff fe3c 	bl	801d168 <dhcp_release_and_stop>
      dhcp_start(netif);
 801d4f0:	4620      	mov	r0, r4
 801d4f2:	f7ff fea1 	bl	801d238 <dhcp_start>
 801d4f6:	e7d1      	b.n	801d49c <dhcp_fine_tmr+0x10>
    if (dhcp->tries <= 1) {
 801d4f8:	799b      	ldrb	r3, [r3, #6]
      dhcp_check(netif);
 801d4fa:	4620      	mov	r0, r4
    if (dhcp->tries <= 1) {
 801d4fc:	2b01      	cmp	r3, #1
 801d4fe:	d902      	bls.n	801d506 <dhcp_fine_tmr+0x7a>
      dhcp_bind(netif);
 801d500:	f7ff f848 	bl	801c594 <dhcp_bind>
 801d504:	e7ca      	b.n	801d49c <dhcp_fine_tmr+0x10>
      dhcp_check(netif);
 801d506:	f7ff f82d 	bl	801c564 <dhcp_check>
 801d50a:	e7c7      	b.n	801d49c <dhcp_fine_tmr+0x10>
      dhcp_reboot(netif);
 801d50c:	f7fe fe2a 	bl	801c164 <dhcp_reboot>
 801d510:	e7c4      	b.n	801d49c <dhcp_fine_tmr+0x10>
 801d512:	bf00      	nop
 801d514:	2003e160 	.word	0x2003e160

0801d518 <free_etharp_q>:
 */
static void
free_etharp_q(struct etharp_q_entry *q)
{
  struct etharp_q_entry *r;
  LWIP_ASSERT("q != NULL", q != NULL);
 801d518:	b1e8      	cbz	r0, 801d556 <free_etharp_q+0x3e>
{
 801d51a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d51e:	4604      	mov	r4, r0
  while (q) {
    r = q;
    q = q->next;
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 801d520:	f8df 8048 	ldr.w	r8, [pc, #72]	; 801d56c <free_etharp_q+0x54>
 801d524:	4f0f      	ldr	r7, [pc, #60]	; (801d564 <free_etharp_q+0x4c>)
 801d526:	4e10      	ldr	r6, [pc, #64]	; (801d568 <free_etharp_q+0x50>)
 801d528:	e007      	b.n	801d53a <free_etharp_q+0x22>
    pbuf_free(r->p);
 801d52a:	f7f9 f97d 	bl	8016828 <pbuf_free>
    memp_free(MEMP_ARP_QUEUE, r);
 801d52e:	4621      	mov	r1, r4
 801d530:	200b      	movs	r0, #11
 801d532:	462c      	mov	r4, r5
 801d534:	f7f8 fe9e 	bl	8016274 <memp_free>
  while (q) {
 801d538:	b15d      	cbz	r5, 801d552 <free_etharp_q+0x3a>
    q = q->next;
 801d53a:	e9d4 5000 	ldrd	r5, r0, [r4]
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 801d53e:	2800      	cmp	r0, #0
 801d540:	d1f3      	bne.n	801d52a <free_etharp_q+0x12>
 801d542:	4643      	mov	r3, r8
 801d544:	229a      	movs	r2, #154	; 0x9a
 801d546:	4639      	mov	r1, r7
 801d548:	4630      	mov	r0, r6
 801d54a:	f003 fac5 	bl	8020ad8 <iprintf>
 801d54e:	6860      	ldr	r0, [r4, #4]
 801d550:	e7eb      	b.n	801d52a <free_etharp_q+0x12>
  }
}
 801d552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("q != NULL", q != NULL);
 801d556:	4b05      	ldr	r3, [pc, #20]	; (801d56c <free_etharp_q+0x54>)
 801d558:	2296      	movs	r2, #150	; 0x96
 801d55a:	4905      	ldr	r1, [pc, #20]	; (801d570 <free_etharp_q+0x58>)
 801d55c:	4802      	ldr	r0, [pc, #8]	; (801d568 <free_etharp_q+0x50>)
 801d55e:	f003 babb 	b.w	8020ad8 <iprintf>
 801d562:	bf00      	nop
 801d564:	0803f5dc 	.word	0x0803f5dc
 801d568:	08026a84 	.word	0x08026a84
 801d56c:	0803f598 	.word	0x0803f598
 801d570:	0803f5d0 	.word	0x0803f5d0

0801d574 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801d574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d578:	2300      	movs	r3, #0
 801d57a:	b085      	sub	sp, #20
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
  s16_t empty = ARP_TABLE_SIZE;
  s16_t i = 0;
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801d57c:	f04f 0c20 	mov.w	ip, #32
 801d580:	f8df 814c 	ldr.w	r8, [pc, #332]	; 801d6d0 <etharp_find_entry+0x15c>
{
 801d584:	9103      	str	r1, [sp, #12]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801d586:	469e      	mov	lr, r3
 801d588:	4641      	mov	r1, r8
 801d58a:	9302      	str	r3, [sp, #8]
 801d58c:	469b      	mov	fp, r3
  s16_t empty = ARP_TABLE_SIZE;
 801d58e:	4664      	mov	r4, ip
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801d590:	46e1      	mov	r9, ip
 801d592:	46e2      	mov	sl, ip
 801d594:	9201      	str	r2, [sp, #4]
 801d596:	e005      	b.n	801d5a4 <etharp_find_entry+0x30>
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
    u8_t state = arp_table[i].state;
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801d598:	b946      	cbnz	r6, 801d5ac <etharp_find_entry+0x38>
 801d59a:	462c      	mov	r4, r5
 801d59c:	3301      	adds	r3, #1
 801d59e:	3118      	adds	r1, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d5a0:	2b20      	cmp	r3, #32
 801d5a2:	d015      	beq.n	801d5d0 <etharp_find_entry+0x5c>
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801d5a4:	2c20      	cmp	r4, #32
 801d5a6:	b21d      	sxth	r5, r3
    u8_t state = arp_table[i].state;
 801d5a8:	7d0e      	ldrb	r6, [r1, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801d5aa:	d0f5      	beq.n	801d598 <etharp_find_entry+0x24>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
    } else if (state != ETHARP_STATE_EMPTY) {
 801d5ac:	2e00      	cmp	r6, #0
 801d5ae:	d0f5      	beq.n	801d59c <etharp_find_entry+0x28>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801d5b0:	b118      	cbz	r0, 801d5ba <etharp_find_entry+0x46>
 801d5b2:	6802      	ldr	r2, [r0, #0]
 801d5b4:	684f      	ldr	r7, [r1, #4]
 801d5b6:	42ba      	cmp	r2, r7
 801d5b8:	d03a      	beq.n	801d630 <etharp_find_entry+0xbc>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801d5ba:	2e01      	cmp	r6, #1
 801d5bc:	8a4f      	ldrh	r7, [r1, #18]
 801d5be:	d030      	beq.n	801d622 <etharp_find_entry+0xae>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801d5c0:	4577      	cmp	r7, lr
 801d5c2:	d3eb      	bcc.n	801d59c <etharp_find_entry+0x28>
 801d5c4:	3301      	adds	r3, #1
 801d5c6:	46be      	mov	lr, r7
 801d5c8:	46a9      	mov	r9, r5
 801d5ca:	3118      	adds	r1, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d5cc:	2b20      	cmp	r3, #32
 801d5ce:	d1e9      	bne.n	801d5a4 <etharp_find_entry+0x30>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801d5d0:	9b03      	ldr	r3, [sp, #12]
 801d5d2:	9a01      	ldr	r2, [sp, #4]
 801d5d4:	2b01      	cmp	r3, #1
 801d5d6:	d170      	bne.n	801d6ba <etharp_find_entry+0x146>
 801d5d8:	2c20      	cmp	r4, #32
 801d5da:	4616      	mov	r6, r2
 801d5dc:	4607      	mov	r7, r0
 801d5de:	d037      	beq.n	801d650 <etharp_find_entry+0xdc>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801d5e0:	0065      	lsls	r5, r4, #1
 801d5e2:	46a1      	mov	r9, r4
 801d5e4:	192b      	adds	r3, r5, r4
 801d5e6:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801d5ea:	7d1b      	ldrb	r3, [r3, #20]
 801d5ec:	b133      	cbz	r3, 801d5fc <etharp_find_entry+0x88>
 801d5ee:	4b34      	ldr	r3, [pc, #208]	; (801d6c0 <etharp_find_entry+0x14c>)
 801d5f0:	f240 1285 	movw	r2, #389	; 0x185
 801d5f4:	4933      	ldr	r1, [pc, #204]	; (801d6c4 <etharp_find_entry+0x150>)
 801d5f6:	4834      	ldr	r0, [pc, #208]	; (801d6c8 <etharp_find_entry+0x154>)
 801d5f8:	f003 fa6e 	bl	8020ad8 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801d5fc:	b12f      	cbz	r7, 801d60a <etharp_find_entry+0x96>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801d5fe:	eb05 0309 	add.w	r3, r5, r9
 801d602:	683a      	ldr	r2, [r7, #0]
 801d604:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801d608:	605a      	str	r2, [r3, #4]
  }
  arp_table[i].ctime = 0;
 801d60a:	444d      	add	r5, r9
 801d60c:	2300      	movs	r3, #0
 801d60e:	eb08 08c5 	add.w	r8, r8, r5, lsl #3
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801d612:	f8c8 6008 	str.w	r6, [r8, #8]
  arp_table[i].ctime = 0;
 801d616:	f8a8 3012 	strh.w	r3, [r8, #18]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
}
 801d61a:	4620      	mov	r0, r4
 801d61c:	b005      	add	sp, #20
 801d61e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (arp_table[i].q != NULL) {
 801d622:	680e      	ldr	r6, [r1, #0]
 801d624:	b176      	cbz	r6, 801d644 <etharp_find_entry+0xd0>
          if (arp_table[i].ctime >= age_queue) {
 801d626:	455f      	cmp	r7, fp
 801d628:	d3b8      	bcc.n	801d59c <etharp_find_entry+0x28>
 801d62a:	46bb      	mov	fp, r7
 801d62c:	46ac      	mov	ip, r5
 801d62e:	e7b5      	b.n	801d59c <etharp_find_entry+0x28>
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801d630:	9a01      	ldr	r2, [sp, #4]
 801d632:	b112      	cbz	r2, 801d63a <etharp_find_entry+0xc6>
 801d634:	688f      	ldr	r7, [r1, #8]
 801d636:	4297      	cmp	r7, r2
 801d638:	d1bf      	bne.n	801d5ba <etharp_find_entry+0x46>
 801d63a:	462c      	mov	r4, r5
}
 801d63c:	4620      	mov	r0, r4
 801d63e:	b005      	add	sp, #20
 801d640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (arp_table[i].ctime >= age_pending) {
 801d644:	9e02      	ldr	r6, [sp, #8]
 801d646:	42b7      	cmp	r7, r6
 801d648:	d3a8      	bcc.n	801d59c <etharp_find_entry+0x28>
 801d64a:	9702      	str	r7, [sp, #8]
 801d64c:	46aa      	mov	sl, r5
 801d64e:	e7a5      	b.n	801d59c <etharp_find_entry+0x28>
    if (old_stable < ARP_TABLE_SIZE) {
 801d650:	f1b9 0f20 	cmp.w	r9, #32
 801d654:	d023      	beq.n	801d69e <etharp_find_entry+0x12a>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801d656:	ea4f 0549 	mov.w	r5, r9, lsl #1
 801d65a:	eb05 0309 	add.w	r3, r5, r9
 801d65e:	f858 3033 	ldr.w	r3, [r8, r3, lsl #3]
 801d662:	b343      	cbz	r3, 801d6b6 <etharp_find_entry+0x142>
 801d664:	4b16      	ldr	r3, [pc, #88]	; (801d6c0 <etharp_find_entry+0x14c>)
 801d666:	f240 126d 	movw	r2, #365	; 0x16d
 801d66a:	4918      	ldr	r1, [pc, #96]	; (801d6cc <etharp_find_entry+0x158>)
 801d66c:	464c      	mov	r4, r9
 801d66e:	4816      	ldr	r0, [pc, #88]	; (801d6c8 <etharp_find_entry+0x154>)
 801d670:	f003 fa32 	bl	8020ad8 <iprintf>
  if (arp_table[i].q != NULL) {
 801d674:	ea4f 0549 	mov.w	r5, r9, lsl #1
 801d678:	eb05 0a09 	add.w	sl, r5, r9
 801d67c:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 801d680:	f858 000a 	ldr.w	r0, [r8, sl]
 801d684:	b120      	cbz	r0, 801d690 <etharp_find_entry+0x11c>
    free_etharp_q(arp_table[i].q);
 801d686:	f7ff ff47 	bl	801d518 <free_etharp_q>
    arp_table[i].q = NULL;
 801d68a:	2300      	movs	r3, #0
 801d68c:	f848 300a 	str.w	r3, [r8, sl]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801d690:	eb05 0309 	add.w	r3, r5, r9
 801d694:	2200      	movs	r2, #0
 801d696:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801d69a:	751a      	strb	r2, [r3, #20]
 801d69c:	e7ae      	b.n	801d5fc <etharp_find_entry+0x88>
    } else if (old_pending < ARP_TABLE_SIZE) {
 801d69e:	f1ba 0f20 	cmp.w	sl, #32
 801d6a2:	d105      	bne.n	801d6b0 <etharp_find_entry+0x13c>
    } else if (old_queue < ARP_TABLE_SIZE) {
 801d6a4:	f1bc 0f20 	cmp.w	ip, #32
 801d6a8:	d007      	beq.n	801d6ba <etharp_find_entry+0x146>
 801d6aa:	4664      	mov	r4, ip
 801d6ac:	46e1      	mov	r9, ip
 801d6ae:	e7e1      	b.n	801d674 <etharp_find_entry+0x100>
 801d6b0:	4654      	mov	r4, sl
    } else if (old_pending < ARP_TABLE_SIZE) {
 801d6b2:	46d1      	mov	r9, sl
 801d6b4:	e7de      	b.n	801d674 <etharp_find_entry+0x100>
 801d6b6:	464c      	mov	r4, r9
 801d6b8:	e7ea      	b.n	801d690 <etharp_find_entry+0x11c>
    return (s16_t)ERR_MEM;
 801d6ba:	f04f 34ff 	mov.w	r4, #4294967295
 801d6be:	e7ac      	b.n	801d61a <etharp_find_entry+0xa6>
 801d6c0:	0803f598 	.word	0x0803f598
 801d6c4:	0803f454 	.word	0x0803f454
 801d6c8:	08026a84 	.word	0x08026a84
 801d6cc:	0803f43c 	.word	0x0803f43c
 801d6d0:	2002a444 	.word	0x2002a444

0801d6d4 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801d6d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d6d8:	b083      	sub	sp, #12
 801d6da:	4689      	mov	r9, r1
 801d6dc:	4692      	mov	sl, r2
 801d6de:	4698      	mov	r8, r3
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801d6e0:	4606      	mov	r6, r0
{
 801d6e2:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801d6e4:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801d6e8:	2800      	cmp	r0, #0
 801d6ea:	d05a      	beq.n	801d7a2 <etharp_raw+0xce>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801d6ec:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d6f0:	211c      	movs	r1, #28
 801d6f2:	200e      	movs	r0, #14
 801d6f4:	f7f9 f906 	bl	8016904 <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801d6f8:	4605      	mov	r5, r0
 801d6fa:	2800      	cmp	r0, #0
 801d6fc:	d059      	beq.n	801d7b2 <etharp_raw+0xde>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801d6fe:	8943      	ldrh	r3, [r0, #10]
 801d700:	2b1b      	cmp	r3, #27
 801d702:	d946      	bls.n	801d792 <etharp_raw+0xbe>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801d704:	686c      	ldr	r4, [r5, #4]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801d706:	4658      	mov	r0, fp
 801d708:	f7f7 fa20 	bl	8014b4c <lwip_htons>
 801d70c:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801d70e:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 801d712:	2b06      	cmp	r3, #6
 801d714:	d006      	beq.n	801d724 <etharp_raw+0x50>
 801d716:	4b2a      	ldr	r3, [pc, #168]	; (801d7c0 <etharp_raw+0xec>)
 801d718:	f240 426a 	movw	r2, #1130	; 0x46a
 801d71c:	4929      	ldr	r1, [pc, #164]	; (801d7c4 <etharp_raw+0xf0>)
 801d71e:	482a      	ldr	r0, [pc, #168]	; (801d7c8 <etharp_raw+0xf4>)
 801d720:	f003 f9da 	bl	8020ad8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801d724:	f8d8 1000 	ldr.w	r1, [r8]
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801d728:	f04f 0e08 	mov.w	lr, #8
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
  hdr->protolen = sizeof(ip4_addr_t);
 801d72c:	f04f 0c04 	mov.w	ip, #4
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801d730:	4630      	mov	r0, r6
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801d732:	60a1      	str	r1, [r4, #8]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801d734:	2600      	movs	r6, #0
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801d736:	f8b8 1004 	ldrh.w	r1, [r8, #4]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801d73a:	f04f 0801 	mov.w	r8, #1
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801d73e:	4653      	mov	r3, sl
 801d740:	464a      	mov	r2, r9
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801d742:	81a1      	strh	r1, [r4, #12]
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801d744:	6839      	ldr	r1, [r7, #0]
 801d746:	f8c4 1012 	str.w	r1, [r4, #18]
  hdr->hwlen = ETH_HWADDR_LEN;
 801d74a:	2106      	movs	r1, #6
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801d74c:	88bf      	ldrh	r7, [r7, #4]
 801d74e:	82e7      	strh	r7, [r4, #22]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801d750:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 801d752:	683f      	ldr	r7, [r7, #0]
 801d754:	f8c4 700e 	str.w	r7, [r4, #14]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801d758:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 801d75a:	683f      	ldr	r7, [r7, #0]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801d75c:	f884 e002 	strb.w	lr, [r4, #2]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801d760:	61a7      	str	r7, [r4, #24]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801d762:	f640 0706 	movw	r7, #2054	; 0x806
  hdr->hwlen = ETH_HWADDR_LEN;
 801d766:	7121      	strb	r1, [r4, #4]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801d768:	4629      	mov	r1, r5
  hdr->protolen = sizeof(ip4_addr_t);
 801d76a:	f884 c005 	strb.w	ip, [r4, #5]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801d76e:	7026      	strb	r6, [r4, #0]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801d770:	70e6      	strb	r6, [r4, #3]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801d772:	f884 8001 	strb.w	r8, [r4, #1]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801d776:	9700      	str	r7, [sp, #0]
 801d778:	f001 fd2c 	bl	801f1d4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
 801d77c:	4a13      	ldr	r2, [pc, #76]	; (801d7cc <etharp_raw+0xf8>)
  /* free ARP query packet */
  pbuf_free(p);
 801d77e:	4628      	mov	r0, r5
  ETHARP_STATS_INC(etharp.xmit);
 801d780:	8b13      	ldrh	r3, [r2, #24]
 801d782:	4443      	add	r3, r8
 801d784:	8313      	strh	r3, [r2, #24]
  pbuf_free(p);
 801d786:	f7f9 f84f 	bl	8016828 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 801d78a:	4630      	mov	r0, r6
}
 801d78c:	b003      	add	sp, #12
 801d78e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801d792:	4b0b      	ldr	r3, [pc, #44]	; (801d7c0 <etharp_raw+0xec>)
 801d794:	f240 4263 	movw	r2, #1123	; 0x463
 801d798:	490d      	ldr	r1, [pc, #52]	; (801d7d0 <etharp_raw+0xfc>)
 801d79a:	480b      	ldr	r0, [pc, #44]	; (801d7c8 <etharp_raw+0xf4>)
 801d79c:	f003 f99c 	bl	8020ad8 <iprintf>
 801d7a0:	e7b0      	b.n	801d704 <etharp_raw+0x30>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801d7a2:	4b07      	ldr	r3, [pc, #28]	; (801d7c0 <etharp_raw+0xec>)
 801d7a4:	f240 4257 	movw	r2, #1111	; 0x457
 801d7a8:	490a      	ldr	r1, [pc, #40]	; (801d7d4 <etharp_raw+0x100>)
 801d7aa:	4807      	ldr	r0, [pc, #28]	; (801d7c8 <etharp_raw+0xf4>)
 801d7ac:	f003 f994 	bl	8020ad8 <iprintf>
 801d7b0:	e79c      	b.n	801d6ec <etharp_raw+0x18>
    ETHARP_STATS_INC(etharp.memerr);
 801d7b2:	4a06      	ldr	r2, [pc, #24]	; (801d7cc <etharp_raw+0xf8>)
    return ERR_MEM;
 801d7b4:	f04f 30ff 	mov.w	r0, #4294967295
    ETHARP_STATS_INC(etharp.memerr);
 801d7b8:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 801d7ba:	3301      	adds	r3, #1
 801d7bc:	8493      	strh	r3, [r2, #36]	; 0x24
    return ERR_MEM;
 801d7be:	e7e5      	b.n	801d78c <etharp_raw+0xb8>
 801d7c0:	0803f598 	.word	0x0803f598
 801d7c4:	0803f554 	.word	0x0803f554
 801d7c8:	08026a84 	.word	0x08026a84
 801d7cc:	2003e16c 	.word	0x2003e16c
 801d7d0:	0803f520 	.word	0x0803f520
 801d7d4:	08026a74 	.word	0x08026a74

0801d7d8 <etharp_output_to_arp_index>:
{
 801d7d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801d7dc:	0055      	lsls	r5, r2, #1
 801d7de:	4e2f      	ldr	r6, [pc, #188]	; (801d89c <etharp_output_to_arp_index+0xc4>)
{
 801d7e0:	b084      	sub	sp, #16
 801d7e2:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801d7e4:	eb05 0802 	add.w	r8, r5, r2
{
 801d7e8:	4607      	mov	r7, r0
 801d7ea:	4689      	mov	r9, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801d7ec:	eb06 08c8 	add.w	r8, r6, r8, lsl #3
 801d7f0:	f898 3014 	ldrb.w	r3, [r8, #20]
 801d7f4:	2b01      	cmp	r3, #1
 801d7f6:	d934      	bls.n	801d862 <etharp_output_to_arp_index+0x8a>
 801d7f8:	eb04 0144 	add.w	r1, r4, r4, lsl #1
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801d7fc:	2b02      	cmp	r3, #2
 801d7fe:	f107 082e 	add.w	r8, r7, #46	; 0x2e
 801d802:	ea4f 01c1 	mov.w	r1, r1, lsl #3
 801d806:	f101 0a0c 	add.w	sl, r1, #12
 801d80a:	44b2      	add	sl, r6
 801d80c:	d00b      	beq.n	801d826 <etharp_output_to_arp_index+0x4e>
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801d80e:	f44f 6400 	mov.w	r4, #2048	; 0x800
 801d812:	4653      	mov	r3, sl
 801d814:	4642      	mov	r2, r8
 801d816:	4649      	mov	r1, r9
 801d818:	4638      	mov	r0, r7
 801d81a:	9400      	str	r4, [sp, #0]
 801d81c:	f001 fcda 	bl	801f1d4 <ethernet_output>
}
 801d820:	b004      	add	sp, #16
 801d822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801d826:	442c      	add	r4, r5
 801d828:	eb06 04c4 	add.w	r4, r6, r4, lsl #3
 801d82c:	8a63      	ldrh	r3, [r4, #18]
 801d82e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801d832:	d820      	bhi.n	801d876 <etharp_output_to_arp_index+0x9e>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801d834:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801d838:	d3e9      	bcc.n	801d80e <etharp_output_to_arp_index+0x36>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801d83a:	3104      	adds	r1, #4
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d83c:	2201      	movs	r2, #1
 801d83e:	4b18      	ldr	r3, [pc, #96]	; (801d8a0 <etharp_output_to_arp_index+0xc8>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801d840:	1d38      	adds	r0, r7, #4
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801d842:	4431      	add	r1, r6
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d844:	9203      	str	r2, [sp, #12]
 801d846:	9301      	str	r3, [sp, #4]
 801d848:	4652      	mov	r2, sl
 801d84a:	9102      	str	r1, [sp, #8]
 801d84c:	4643      	mov	r3, r8
 801d84e:	9000      	str	r0, [sp, #0]
 801d850:	4641      	mov	r1, r8
 801d852:	4638      	mov	r0, r7
 801d854:	f7ff ff3e 	bl	801d6d4 <etharp_raw>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801d858:	2800      	cmp	r0, #0
 801d85a:	d1d8      	bne.n	801d80e <etharp_output_to_arp_index+0x36>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801d85c:	2303      	movs	r3, #3
 801d85e:	7523      	strb	r3, [r4, #20]
 801d860:	e7d5      	b.n	801d80e <etharp_output_to_arp_index+0x36>
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801d862:	4b10      	ldr	r3, [pc, #64]	; (801d8a4 <etharp_output_to_arp_index+0xcc>)
 801d864:	f240 22ef 	movw	r2, #751	; 0x2ef
 801d868:	490f      	ldr	r1, [pc, #60]	; (801d8a8 <etharp_output_to_arp_index+0xd0>)
 801d86a:	4810      	ldr	r0, [pc, #64]	; (801d8ac <etharp_output_to_arp_index+0xd4>)
 801d86c:	f003 f934 	bl	8020ad8 <iprintf>
 801d870:	f898 3014 	ldrb.w	r3, [r8, #20]
 801d874:	e7c0      	b.n	801d7f8 <etharp_output_to_arp_index+0x20>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801d876:	3104      	adds	r1, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d878:	2001      	movs	r0, #1
 801d87a:	4b09      	ldr	r3, [pc, #36]	; (801d8a0 <etharp_output_to_arp_index+0xc8>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801d87c:	1d3a      	adds	r2, r7, #4
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801d87e:	440e      	add	r6, r1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d880:	9003      	str	r0, [sp, #12]
 801d882:	9301      	str	r3, [sp, #4]
 801d884:	4641      	mov	r1, r8
 801d886:	9200      	str	r2, [sp, #0]
 801d888:	4643      	mov	r3, r8
 801d88a:	9602      	str	r6, [sp, #8]
 801d88c:	4638      	mov	r0, r7
 801d88e:	4a08      	ldr	r2, [pc, #32]	; (801d8b0 <etharp_output_to_arp_index+0xd8>)
 801d890:	f7ff ff20 	bl	801d6d4 <etharp_raw>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801d894:	2800      	cmp	r0, #0
 801d896:	d1ba      	bne.n	801d80e <etharp_output_to_arp_index+0x36>
 801d898:	e7e0      	b.n	801d85c <etharp_output_to_arp_index+0x84>
 801d89a:	bf00      	nop
 801d89c:	2002a444 	.word	0x2002a444
 801d8a0:	0803f994 	.word	0x0803f994
 801d8a4:	0803f598 	.word	0x0803f598
 801d8a8:	0803f4c4 	.word	0x0803f4c4
 801d8ac:	08026a84 	.word	0x08026a84
 801d8b0:	0803f920 	.word	0x0803f920

0801d8b4 <etharp_tmr>:
{
 801d8b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d8b8:	4c1f      	ldr	r4, [pc, #124]	; (801d938 <etharp_tmr+0x84>)
 801d8ba:	b084      	sub	sp, #16
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801d8bc:	2600      	movs	r6, #0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d8be:	f8df 8080 	ldr.w	r8, [pc, #128]	; 801d940 <etharp_tmr+0x8c>
 801d8c2:	f504 7540 	add.w	r5, r4, #768	; 0x300
 801d8c6:	4f1d      	ldr	r7, [pc, #116]	; (801d93c <etharp_tmr+0x88>)
 801d8c8:	e00a      	b.n	801d8e0 <etharp_tmr+0x2c>
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801d8ca:	2901      	cmp	r1, #1
 801d8cc:	d020      	beq.n	801d910 <etharp_tmr+0x5c>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801d8ce:	2903      	cmp	r1, #3
 801d8d0:	d02f      	beq.n	801d932 <etharp_tmr+0x7e>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801d8d2:	2904      	cmp	r1, #4
 801d8d4:	d101      	bne.n	801d8da <etharp_tmr+0x26>
        arp_table[i].state = ETHARP_STATE_STABLE;
 801d8d6:	2302      	movs	r3, #2
 801d8d8:	7423      	strb	r3, [r4, #16]
 801d8da:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d8dc:	42ac      	cmp	r4, r5
 801d8de:	d014      	beq.n	801d90a <etharp_tmr+0x56>
    u8_t state = arp_table[i].state;
 801d8e0:	7c21      	ldrb	r1, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 801d8e2:	2900      	cmp	r1, #0
 801d8e4:	d0f9      	beq.n	801d8da <etharp_tmr+0x26>
      arp_table[i].ctime++;
 801d8e6:	89e3      	ldrh	r3, [r4, #14]
 801d8e8:	3301      	adds	r3, #1
 801d8ea:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801d8ec:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
      arp_table[i].ctime++;
 801d8f0:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801d8f2:	d3ea      	bcc.n	801d8ca <etharp_tmr+0x16>
  if (arp_table[i].q != NULL) {
 801d8f4:	f854 0c04 	ldr.w	r0, [r4, #-4]
 801d8f8:	b118      	cbz	r0, 801d902 <etharp_tmr+0x4e>
    free_etharp_q(arp_table[i].q);
 801d8fa:	f7ff fe0d 	bl	801d518 <free_etharp_q>
    arp_table[i].q = NULL;
 801d8fe:	f844 6c04 	str.w	r6, [r4, #-4]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801d902:	7426      	strb	r6, [r4, #16]
 801d904:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d906:	42ac      	cmp	r4, r5
 801d908:	d1ea      	bne.n	801d8e0 <etharp_tmr+0x2c>
}
 801d90a:	b004      	add	sp, #16
 801d90c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801d910:	2b04      	cmp	r3, #4
 801d912:	d8ef      	bhi.n	801d8f4 <etharp_tmr+0x40>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801d914:	6860      	ldr	r0, [r4, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d916:	463a      	mov	r2, r7
 801d918:	9103      	str	r1, [sp, #12]
 801d91a:	f100 032e 	add.w	r3, r0, #46	; 0x2e
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801d91e:	f100 0c04 	add.w	ip, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d922:	e9cd 8401 	strd	r8, r4, [sp, #4]
 801d926:	4619      	mov	r1, r3
 801d928:	f8cd c000 	str.w	ip, [sp]
 801d92c:	f7ff fed2 	bl	801d6d4 <etharp_raw>
 801d930:	e7d3      	b.n	801d8da <etharp_tmr+0x26>
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801d932:	2304      	movs	r3, #4
 801d934:	7423      	strb	r3, [r4, #16]
 801d936:	e7d0      	b.n	801d8da <etharp_tmr+0x26>
 801d938:	2002a448 	.word	0x2002a448
 801d93c:	0803f920 	.word	0x0803f920
 801d940:	0803f994 	.word	0x0803f994

0801d944 <etharp_cleanup_netif>:
{
 801d944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d946:	4c0d      	ldr	r4, [pc, #52]	; (801d97c <etharp_cleanup_netif+0x38>)
 801d948:	4606      	mov	r6, r0
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801d94a:	2700      	movs	r7, #0
 801d94c:	f504 7540 	add.w	r5, r4, #768	; 0x300
 801d950:	e002      	b.n	801d958 <etharp_cleanup_netif+0x14>
 801d952:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d954:	42ac      	cmp	r4, r5
 801d956:	d00f      	beq.n	801d978 <etharp_cleanup_netif+0x34>
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801d958:	7d23      	ldrb	r3, [r4, #20]
 801d95a:	2b00      	cmp	r3, #0
 801d95c:	d0f9      	beq.n	801d952 <etharp_cleanup_netif+0xe>
 801d95e:	68a3      	ldr	r3, [r4, #8]
 801d960:	42b3      	cmp	r3, r6
 801d962:	d1f6      	bne.n	801d952 <etharp_cleanup_netif+0xe>
  if (arp_table[i].q != NULL) {
 801d964:	6823      	ldr	r3, [r4, #0]
    free_etharp_q(arp_table[i].q);
 801d966:	4618      	mov	r0, r3
  if (arp_table[i].q != NULL) {
 801d968:	b113      	cbz	r3, 801d970 <etharp_cleanup_netif+0x2c>
    free_etharp_q(arp_table[i].q);
 801d96a:	f7ff fdd5 	bl	801d518 <free_etharp_q>
    arp_table[i].q = NULL;
 801d96e:	6027      	str	r7, [r4, #0]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801d970:	7527      	strb	r7, [r4, #20]
 801d972:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d974:	42ac      	cmp	r4, r5
 801d976:	d1ef      	bne.n	801d958 <etharp_cleanup_netif+0x14>
}
 801d978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d97a:	bf00      	nop
 801d97c:	2002a444 	.word	0x2002a444

0801d980 <etharp_input>:
{
 801d980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d984:	b089      	sub	sp, #36	; 0x24
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801d986:	2900      	cmp	r1, #0
 801d988:	f000 8097 	beq.w	801daba <etharp_input+0x13a>
  hdr = (struct etharp_hdr *)p->payload;
 801d98c:	6845      	ldr	r5, [r0, #4]
 801d98e:	4604      	mov	r4, r0
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801d990:	882b      	ldrh	r3, [r5, #0]
 801d992:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801d996:	d102      	bne.n	801d99e <etharp_input+0x1e>
 801d998:	792b      	ldrb	r3, [r5, #4]
 801d99a:	2b06      	cmp	r3, #6
 801d99c:	d00c      	beq.n	801d9b8 <etharp_input+0x38>
    ETHARP_STATS_INC(etharp.proterr);
 801d99e:	4b5c      	ldr	r3, [pc, #368]	; (801db10 <etharp_input+0x190>)
    pbuf_free(p);
 801d9a0:	4620      	mov	r0, r4
    ETHARP_STATS_INC(etharp.proterr);
 801d9a2:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    ETHARP_STATS_INC(etharp.drop);
 801d9a4:	8bda      	ldrh	r2, [r3, #30]
    ETHARP_STATS_INC(etharp.proterr);
 801d9a6:	3101      	adds	r1, #1
    ETHARP_STATS_INC(etharp.drop);
 801d9a8:	3201      	adds	r2, #1
    ETHARP_STATS_INC(etharp.proterr);
 801d9aa:	8519      	strh	r1, [r3, #40]	; 0x28
    ETHARP_STATS_INC(etharp.drop);
 801d9ac:	83da      	strh	r2, [r3, #30]
    pbuf_free(p);
 801d9ae:	f7f8 ff3b 	bl	8016828 <pbuf_free>
}
 801d9b2:	b009      	add	sp, #36	; 0x24
 801d9b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801d9b8:	796b      	ldrb	r3, [r5, #5]
 801d9ba:	2b04      	cmp	r3, #4
 801d9bc:	d1ef      	bne.n	801d99e <etharp_input+0x1e>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801d9be:	886b      	ldrh	r3, [r5, #2]
 801d9c0:	2b08      	cmp	r3, #8
 801d9c2:	d1ec      	bne.n	801d99e <etharp_input+0x1e>
  ETHARP_STATS_INC(etharp.recv);
 801d9c4:	f8df a148 	ldr.w	sl, [pc, #328]	; 801db10 <etharp_input+0x190>
 801d9c8:	460e      	mov	r6, r1
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801d9ca:	684a      	ldr	r2, [r1, #4]
 801d9cc:	f105 0908 	add.w	r9, r5, #8
  ETHARP_STATS_INC(etharp.recv);
 801d9d0:	f8ba 301a 	ldrh.w	r3, [sl, #26]
 801d9d4:	3301      	adds	r3, #1
 801d9d6:	f8aa 301a 	strh.w	r3, [sl, #26]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801d9da:	f8d5 000e 	ldr.w	r0, [r5, #14]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801d9de:	69ab      	ldr	r3, [r5, #24]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801d9e0:	9007      	str	r0, [sp, #28]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801d9e2:	2a00      	cmp	r2, #0
 801d9e4:	d073      	beq.n	801dace <etharp_input+0x14e>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801d9e6:	429a      	cmp	r2, r3
 801d9e8:	f000 808d 	beq.w	801db06 <etharp_input+0x186>
    for_us = 0;
 801d9ec:	2300      	movs	r3, #0
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801d9ee:	2702      	movs	r7, #2
    for_us = 0;
 801d9f0:	9305      	str	r3, [sp, #20]
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801d9f2:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 801d9f6:	2b06      	cmp	r3, #6
 801d9f8:	d007      	beq.n	801da0a <etharp_input+0x8a>
 801d9fa:	4b46      	ldr	r3, [pc, #280]	; (801db14 <etharp_input+0x194>)
 801d9fc:	f240 12a9 	movw	r2, #425	; 0x1a9
 801da00:	4945      	ldr	r1, [pc, #276]	; (801db18 <etharp_input+0x198>)
 801da02:	4846      	ldr	r0, [pc, #280]	; (801db1c <etharp_input+0x19c>)
 801da04:	f003 f868 	bl	8020ad8 <iprintf>
 801da08:	9807      	ldr	r0, [sp, #28]
  if (ip4_addr_isany(ipaddr) ||
 801da0a:	2800      	cmp	r0, #0
 801da0c:	d046      	beq.n	801da9c <etharp_input+0x11c>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801da0e:	4631      	mov	r1, r6
 801da10:	f000 fe06 	bl	801e620 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 801da14:	4683      	mov	fp, r0
 801da16:	2800      	cmp	r0, #0
 801da18:	d140      	bne.n	801da9c <etharp_input+0x11c>
      ip4_addr_ismulticast(ipaddr)) {
 801da1a:	9b07      	ldr	r3, [sp, #28]
 801da1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801da20:	2be0      	cmp	r3, #224	; 0xe0
 801da22:	d03b      	beq.n	801da9c <etharp_input+0x11c>
  i = etharp_find_entry(ipaddr, flags, netif);
 801da24:	4639      	mov	r1, r7
 801da26:	4632      	mov	r2, r6
 801da28:	a807      	add	r0, sp, #28
 801da2a:	f7ff fda3 	bl	801d574 <etharp_find_entry>
  if (i < 0) {
 801da2e:	2800      	cmp	r0, #0
 801da30:	db34      	blt.n	801da9c <etharp_input+0x11c>
    arp_table[i].state = ETHARP_STATE_STABLE;
 801da32:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 801da36:	493a      	ldr	r1, [pc, #232]	; (801db20 <etharp_input+0x1a0>)
 801da38:	2702      	movs	r7, #2
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801da3a:	f04f 0c18 	mov.w	ip, #24
    arp_table[i].state = ETHARP_STATE_STABLE;
 801da3e:	00d2      	lsls	r2, r2, #3
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801da40:	230c      	movs	r3, #12
 801da42:	fb10 330c 	smlabb	r3, r0, ip, r3
    arp_table[i].state = ETHARP_STATE_STABLE;
 801da46:	eb01 0802 	add.w	r8, r1, r2
 801da4a:	f888 7014 	strb.w	r7, [r8, #20]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801da4e:	18cf      	adds	r7, r1, r3
  arp_table[i].netif = netif;
 801da50:	f8c8 6008 	str.w	r6, [r8, #8]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801da54:	f8d9 0000 	ldr.w	r0, [r9]
 801da58:	50c8      	str	r0, [r1, r3]
 801da5a:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 801da5e:	80bb      	strh	r3, [r7, #4]
  while (arp_table[i].q != NULL) {
 801da60:	588b      	ldr	r3, [r1, r2]
  arp_table[i].ctime = 0;
 801da62:	f8a8 b012 	strh.w	fp, [r8, #18]
  while (arp_table[i].q != NULL) {
 801da66:	b1cb      	cbz	r3, 801da9c <etharp_input+0x11c>
 801da68:	f106 0b2e 	add.w	fp, r6, #46	; 0x2e
    arp_table[i].q = q->next;
 801da6c:	681a      	ldr	r2, [r3, #0]
    memp_free(MEMP_ARP_QUEUE, q);
 801da6e:	4619      	mov	r1, r3
    p = q->p;
 801da70:	685f      	ldr	r7, [r3, #4]
    memp_free(MEMP_ARP_QUEUE, q);
 801da72:	200b      	movs	r0, #11
    arp_table[i].q = q->next;
 801da74:	f8c8 2000 	str.w	r2, [r8]
    memp_free(MEMP_ARP_QUEUE, q);
 801da78:	f7f8 fbfc 	bl	8016274 <memp_free>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801da7c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801da80:	464b      	mov	r3, r9
 801da82:	4639      	mov	r1, r7
 801da84:	465a      	mov	r2, fp
 801da86:	9000      	str	r0, [sp, #0]
 801da88:	4630      	mov	r0, r6
 801da8a:	f001 fba3 	bl	801f1d4 <ethernet_output>
    pbuf_free(p);
 801da8e:	4638      	mov	r0, r7
 801da90:	f7f8 feca 	bl	8016828 <pbuf_free>
  while (arp_table[i].q != NULL) {
 801da94:	f8d8 3000 	ldr.w	r3, [r8]
 801da98:	2b00      	cmp	r3, #0
 801da9a:	d1e7      	bne.n	801da6c <etharp_input+0xec>
  switch (hdr->opcode) {
 801da9c:	88eb      	ldrh	r3, [r5, #6]
 801da9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801daa2:	d01d      	beq.n	801dae0 <etharp_input+0x160>
 801daa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801daa8:	d114      	bne.n	801dad4 <etharp_input+0x154>
      dhcp_arp_reply(netif, &sipaddr);
 801daaa:	4630      	mov	r0, r6
 801daac:	a907      	add	r1, sp, #28
 801daae:	f7ff fa69 	bl	801cf84 <dhcp_arp_reply>
  pbuf_free(p);
 801dab2:	4620      	mov	r0, r4
 801dab4:	f7f8 feb8 	bl	8016828 <pbuf_free>
 801dab8:	e77b      	b.n	801d9b2 <etharp_input+0x32>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801daba:	4b16      	ldr	r3, [pc, #88]	; (801db14 <etharp_input+0x194>)
 801dabc:	f240 228a 	movw	r2, #650	; 0x28a
 801dac0:	4918      	ldr	r1, [pc, #96]	; (801db24 <etharp_input+0x1a4>)
 801dac2:	4816      	ldr	r0, [pc, #88]	; (801db1c <etharp_input+0x19c>)
 801dac4:	f003 f808 	bl	8020ad8 <iprintf>
}
 801dac8:	b009      	add	sp, #36	; 0x24
 801daca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    for_us = 0;
 801dace:	9205      	str	r2, [sp, #20]
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801dad0:	2702      	movs	r7, #2
 801dad2:	e78e      	b.n	801d9f2 <etharp_input+0x72>
      ETHARP_STATS_INC(etharp.err);
 801dad4:	f8ba 302c 	ldrh.w	r3, [sl, #44]	; 0x2c
 801dad8:	3301      	adds	r3, #1
 801dada:	f8aa 302c 	strh.w	r3, [sl, #44]	; 0x2c
      break;
 801dade:	e7e8      	b.n	801dab2 <etharp_input+0x132>
      if (for_us) {
 801dae0:	9b05      	ldr	r3, [sp, #20]
 801dae2:	2b00      	cmp	r3, #0
 801dae4:	d0e5      	beq.n	801dab2 <etharp_input+0x132>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801dae6:	f106 032e 	add.w	r3, r6, #46	; 0x2e
        etharp_raw(netif,
 801daea:	2002      	movs	r0, #2
 801daec:	af07      	add	r7, sp, #28
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801daee:	1d35      	adds	r5, r6, #4
        etharp_raw(netif,
 801daf0:	9003      	str	r0, [sp, #12]
 801daf2:	464a      	mov	r2, r9
 801daf4:	f8cd 9004 	str.w	r9, [sp, #4]
 801daf8:	4619      	mov	r1, r3
 801dafa:	4630      	mov	r0, r6
 801dafc:	9702      	str	r7, [sp, #8]
 801dafe:	9500      	str	r5, [sp, #0]
 801db00:	f7ff fde8 	bl	801d6d4 <etharp_raw>
 801db04:	e7d5      	b.n	801dab2 <etharp_input+0x132>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801db06:	2301      	movs	r3, #1
 801db08:	9305      	str	r3, [sp, #20]
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801db0a:	461f      	mov	r7, r3
 801db0c:	e771      	b.n	801d9f2 <etharp_input+0x72>
 801db0e:	bf00      	nop
 801db10:	2003e16c 	.word	0x2003e16c
 801db14:	0803f598 	.word	0x0803f598
 801db18:	0803f4a0 	.word	0x0803f4a0
 801db1c:	08026a84 	.word	0x08026a84
 801db20:	2002a444 	.word	0x2002a444
 801db24:	08026a74 	.word	0x08026a74

0801db28 <etharp_query>:
{
 801db28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db2c:	460f      	mov	r7, r1
 801db2e:	b085      	sub	sp, #20
 801db30:	4604      	mov	r4, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801db32:	4601      	mov	r1, r0
 801db34:	6838      	ldr	r0, [r7, #0]
{
 801db36:	4616      	mov	r6, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801db38:	f000 fd72 	bl	801e620 <ip4_addr_isbroadcast_u32>
 801db3c:	2800      	cmp	r0, #0
 801db3e:	f040 80b3 	bne.w	801dca8 <etharp_query+0x180>
      ip4_addr_ismulticast(ipaddr) ||
 801db42:	683b      	ldr	r3, [r7, #0]
 801db44:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
      ip4_addr_isany(ipaddr)) {
 801db48:	2ae0      	cmp	r2, #224	; 0xe0
 801db4a:	f000 80ad 	beq.w	801dca8 <etharp_query+0x180>
 801db4e:	2b00      	cmp	r3, #0
 801db50:	f000 80aa 	beq.w	801dca8 <etharp_query+0x180>
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801db54:	4622      	mov	r2, r4
 801db56:	2101      	movs	r1, #1
 801db58:	4638      	mov	r0, r7
 801db5a:	f7ff fd0b 	bl	801d574 <etharp_find_entry>
  if (i_err < 0) {
 801db5e:	1e05      	subs	r5, r0, #0
 801db60:	db4c      	blt.n	801dbfc <etharp_query+0xd4>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801db62:	2d7e      	cmp	r5, #126	; 0x7e
 801db64:	dc53      	bgt.n	801dc0e <etharp_query+0xe6>
  i = (netif_addr_idx_t)i_err;
 801db66:	b2ed      	uxtb	r5, r5
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801db68:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 801dd30 <etharp_query+0x208>
 801db6c:	ea4f 0945 	mov.w	r9, r5, lsl #1
 801db70:	eb09 0205 	add.w	r2, r9, r5
 801db74:	eb08 02c2 	add.w	r2, r8, r2, lsl #3
 801db78:	7d13      	ldrb	r3, [r2, #20]
 801db7a:	b18b      	cbz	r3, 801dba0 <etharp_query+0x78>
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801db7c:	f104 0a2e 	add.w	sl, r4, #46	; 0x2e
  if (is_new_entry || (q == NULL)) {
 801db80:	2e00      	cmp	r6, #0
 801db82:	f000 80a5 	beq.w	801dcd0 <etharp_query+0x1a8>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801db86:	eb09 0305 	add.w	r3, r9, r5
  err_t result = ERR_MEM;
 801db8a:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801db8e:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801db92:	7d1b      	ldrb	r3, [r3, #20]
 801db94:	2b01      	cmp	r3, #1
 801db96:	d820      	bhi.n	801dbda <etharp_query+0xb2>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801db98:	d041      	beq.n	801dc1e <etharp_query+0xf6>
}
 801db9a:	b005      	add	sp, #20
 801db9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    arp_table[i].state = ETHARP_STATE_PENDING;
 801dba0:	f04f 0c01 	mov.w	ip, #1
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801dba4:	f104 0a2e 	add.w	sl, r4, #46	; 0x2e
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801dba8:	495a      	ldr	r1, [pc, #360]	; (801dd14 <etharp_query+0x1ec>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801dbaa:	1d20      	adds	r0, r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801dbac:	9702      	str	r7, [sp, #8]
 801dbae:	4653      	mov	r3, sl
 801dbb0:	9101      	str	r1, [sp, #4]
 801dbb2:	4651      	mov	r1, sl
 801dbb4:	9000      	str	r0, [sp, #0]
 801dbb6:	4620      	mov	r0, r4
 801dbb8:	f8cd c00c 	str.w	ip, [sp, #12]
    arp_table[i].netif = netif;
 801dbbc:	6094      	str	r4, [r2, #8]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801dbbe:	f882 c014 	strb.w	ip, [r2, #20]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801dbc2:	4a55      	ldr	r2, [pc, #340]	; (801dd18 <etharp_query+0x1f0>)
 801dbc4:	f7ff fd86 	bl	801d6d4 <etharp_raw>
    if (q == NULL) {
 801dbc8:	2e00      	cmp	r6, #0
 801dbca:	d0e6      	beq.n	801db9a <etharp_query+0x72>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801dbcc:	eb09 0305 	add.w	r3, r9, r5
 801dbd0:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801dbd4:	7d1b      	ldrb	r3, [r3, #20]
 801dbd6:	2b01      	cmp	r3, #1
 801dbd8:	d9de      	bls.n	801db98 <etharp_query+0x70>
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801dbda:	2318      	movs	r3, #24
 801dbdc:	4631      	mov	r1, r6
 801dbde:	f44f 6700 	mov.w	r7, #2048	; 0x800
    ETHARP_SET_ADDRHINT(netif, i);
 801dbe2:	4e4e      	ldr	r6, [pc, #312]	; (801dd1c <etharp_query+0x1f4>)
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801dbe4:	fb03 8305 	mla	r3, r3, r5, r8
 801dbe8:	4652      	mov	r2, sl
 801dbea:	9700      	str	r7, [sp, #0]
 801dbec:	4620      	mov	r0, r4
 801dbee:	330c      	adds	r3, #12
    ETHARP_SET_ADDRHINT(netif, i);
 801dbf0:	7035      	strb	r5, [r6, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801dbf2:	f001 faef 	bl	801f1d4 <ethernet_output>
}
 801dbf6:	b005      	add	sp, #20
 801dbf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (q) {
 801dbfc:	b11e      	cbz	r6, 801dc06 <etharp_query+0xde>
      ETHARP_STATS_INC(etharp.memerr);
 801dbfe:	4a48      	ldr	r2, [pc, #288]	; (801dd20 <etharp_query+0x1f8>)
 801dc00:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 801dc02:	3301      	adds	r3, #1
 801dc04:	8493      	strh	r3, [r2, #36]	; 0x24
    return (err_t)i_err;
 801dc06:	b268      	sxtb	r0, r5
}
 801dc08:	b005      	add	sp, #20
 801dc0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801dc0e:	4b45      	ldr	r3, [pc, #276]	; (801dd24 <etharp_query+0x1fc>)
 801dc10:	f240 32c1 	movw	r2, #961	; 0x3c1
 801dc14:	4944      	ldr	r1, [pc, #272]	; (801dd28 <etharp_query+0x200>)
 801dc16:	4845      	ldr	r0, [pc, #276]	; (801dd2c <etharp_query+0x204>)
 801dc18:	f002 ff5e 	bl	8020ad8 <iprintf>
 801dc1c:	e7a3      	b.n	801db66 <etharp_query+0x3e>
 801dc1e:	4634      	mov	r4, r6
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801dc20:	f8df b100 	ldr.w	fp, [pc, #256]	; 801dd24 <etharp_query+0x1fc>
 801dc24:	f8df a10c 	ldr.w	sl, [pc, #268]	; 801dd34 <etharp_query+0x20c>
 801dc28:	e005      	b.n	801dc36 <etharp_query+0x10e>
      if (PBUF_NEEDS_COPY(p)) {
 801dc2a:	7b23      	ldrb	r3, [r4, #12]
 801dc2c:	065a      	lsls	r2, r3, #25
 801dc2e:	d413      	bmi.n	801dc58 <etharp_query+0x130>
      p = p->next;
 801dc30:	6824      	ldr	r4, [r4, #0]
    while (p) {
 801dc32:	2c00      	cmp	r4, #0
 801dc34:	d03b      	beq.n	801dcae <etharp_query+0x186>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801dc36:	8962      	ldrh	r2, [r4, #10]
 801dc38:	8923      	ldrh	r3, [r4, #8]
 801dc3a:	429a      	cmp	r2, r3
 801dc3c:	d1f5      	bne.n	801dc2a <etharp_query+0x102>
 801dc3e:	6827      	ldr	r7, [r4, #0]
 801dc40:	465b      	mov	r3, fp
 801dc42:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801dc46:	4651      	mov	r1, sl
 801dc48:	4838      	ldr	r0, [pc, #224]	; (801dd2c <etharp_query+0x204>)
 801dc4a:	b117      	cbz	r7, 801dc52 <etharp_query+0x12a>
 801dc4c:	f002 ff44 	bl	8020ad8 <iprintf>
 801dc50:	e7eb      	b.n	801dc2a <etharp_query+0x102>
      if (PBUF_NEEDS_COPY(p)) {
 801dc52:	7b23      	ldrb	r3, [r4, #12]
 801dc54:	065b      	lsls	r3, r3, #25
 801dc56:	d52a      	bpl.n	801dcae <etharp_query+0x186>
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801dc58:	4632      	mov	r2, r6
 801dc5a:	f44f 7120 	mov.w	r1, #640	; 0x280
 801dc5e:	200e      	movs	r0, #14
 801dc60:	f7f9 f964 	bl	8016f2c <pbuf_clone>
    if (p != NULL) {
 801dc64:	4606      	mov	r6, r0
 801dc66:	2800      	cmp	r0, #0
 801dc68:	d047      	beq.n	801dcfa <etharp_query+0x1d2>
      new_entry = (struct etharp_q_entry *)memp_malloc(MEMP_ARP_QUEUE);
 801dc6a:	f240 4206 	movw	r2, #1030	; 0x406
 801dc6e:	492d      	ldr	r1, [pc, #180]	; (801dd24 <etharp_query+0x1fc>)
 801dc70:	200b      	movs	r0, #11
 801dc72:	f7f8 fadb 	bl	801622c <memp_malloc_fn>
      if (new_entry != NULL) {
 801dc76:	2800      	cmp	r0, #0
 801dc78:	d046      	beq.n	801dd08 <etharp_query+0x1e0>
        if (arp_table[i].q != NULL) {
 801dc7a:	eb09 0305 	add.w	r3, r9, r5
        new_entry->next = 0;
 801dc7e:	2200      	movs	r2, #0
        new_entry->p = p;
 801dc80:	6046      	str	r6, [r0, #4]
        if (arp_table[i].q != NULL) {
 801dc82:	00db      	lsls	r3, r3, #3
        new_entry->next = 0;
 801dc84:	6002      	str	r2, [r0, #0]
        if (arp_table[i].q != NULL) {
 801dc86:	f858 6003 	ldr.w	r6, [r8, r3]
 801dc8a:	b37e      	cbz	r6, 801dcec <etharp_query+0x1c4>
          while (r->next != NULL) {
 801dc8c:	6833      	ldr	r3, [r6, #0]
 801dc8e:	b38b      	cbz	r3, 801dcf4 <etharp_query+0x1cc>
          qlen++;
 801dc90:	2201      	movs	r2, #1
 801dc92:	e000      	b.n	801dc96 <etharp_query+0x16e>
 801dc94:	4623      	mov	r3, r4
          while (r->next != NULL) {
 801dc96:	681c      	ldr	r4, [r3, #0]
            qlen++;
 801dc98:	3201      	adds	r2, #1
          while (r->next != NULL) {
 801dc9a:	2c00      	cmp	r4, #0
 801dc9c:	d1fa      	bne.n	801dc94 <etharp_query+0x16c>
        if (qlen >= ARP_QUEUE_LEN) {
 801dc9e:	2a1f      	cmp	r2, #31
          r->next = new_entry;
 801dca0:	6018      	str	r0, [r3, #0]
        if (qlen >= ARP_QUEUE_LEN) {
 801dca2:	d808      	bhi.n	801dcb6 <etharp_query+0x18e>
        result = ERR_OK;
 801dca4:	4620      	mov	r0, r4
 801dca6:	e778      	b.n	801db9a <etharp_query+0x72>
    return ERR_ARG;
 801dca8:	f06f 000f 	mvn.w	r0, #15
 801dcac:	e775      	b.n	801db9a <etharp_query+0x72>
      pbuf_ref(p);
 801dcae:	4630      	mov	r0, r6
 801dcb0:	f7f8 ff2e 	bl	8016b10 <pbuf_ref>
 801dcb4:	e7d9      	b.n	801dc6a <etharp_query+0x142>
          pbuf_free(old->p);
 801dcb6:	e9d6 3000 	ldrd	r3, r0, [r6]
          arp_table[i].q = arp_table[i].q->next;
 801dcba:	444d      	add	r5, r9
 801dcbc:	f848 3035 	str.w	r3, [r8, r5, lsl #3]
          pbuf_free(old->p);
 801dcc0:	f7f8 fdb2 	bl	8016828 <pbuf_free>
          memp_free(MEMP_ARP_QUEUE, old);
 801dcc4:	200b      	movs	r0, #11
 801dcc6:	4631      	mov	r1, r6
 801dcc8:	f7f8 fad4 	bl	8016274 <memp_free>
        result = ERR_OK;
 801dccc:	4620      	mov	r0, r4
 801dcce:	e764      	b.n	801db9a <etharp_query+0x72>
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801dcd0:	1d22      	adds	r2, r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801dcd2:	2101      	movs	r1, #1
 801dcd4:	4b0f      	ldr	r3, [pc, #60]	; (801dd14 <etharp_query+0x1ec>)
 801dcd6:	4620      	mov	r0, r4
 801dcd8:	9200      	str	r2, [sp, #0]
 801dcda:	9301      	str	r3, [sp, #4]
 801dcdc:	4653      	mov	r3, sl
 801dcde:	4a0e      	ldr	r2, [pc, #56]	; (801dd18 <etharp_query+0x1f0>)
 801dce0:	e9cd 7102 	strd	r7, r1, [sp, #8]
 801dce4:	4651      	mov	r1, sl
 801dce6:	f7ff fcf5 	bl	801d6d4 <etharp_raw>
 801dcea:	e756      	b.n	801db9a <etharp_query+0x72>
          arp_table[i].q = new_entry;
 801dcec:	f848 0003 	str.w	r0, [r8, r3]
        result = ERR_OK;
 801dcf0:	4630      	mov	r0, r6
 801dcf2:	e752      	b.n	801db9a <etharp_query+0x72>
          r->next = new_entry;
 801dcf4:	6030      	str	r0, [r6, #0]
        result = ERR_OK;
 801dcf6:	4618      	mov	r0, r3
 801dcf8:	e74f      	b.n	801db9a <etharp_query+0x72>
      ETHARP_STATS_INC(etharp.memerr);
 801dcfa:	4a09      	ldr	r2, [pc, #36]	; (801dd20 <etharp_query+0x1f8>)
      result = ERR_MEM;
 801dcfc:	f04f 30ff 	mov.w	r0, #4294967295
      ETHARP_STATS_INC(etharp.memerr);
 801dd00:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 801dd02:	3301      	adds	r3, #1
 801dd04:	8493      	strh	r3, [r2, #36]	; 0x24
 801dd06:	e748      	b.n	801db9a <etharp_query+0x72>
        pbuf_free(p);
 801dd08:	4630      	mov	r0, r6
 801dd0a:	f7f8 fd8d 	bl	8016828 <pbuf_free>
        result = ERR_MEM;
 801dd0e:	f04f 30ff 	mov.w	r0, #4294967295
 801dd12:	e742      	b.n	801db9a <etharp_query+0x72>
 801dd14:	0803f994 	.word	0x0803f994
 801dd18:	0803f920 	.word	0x0803f920
 801dd1c:	2002a744 	.word	0x2002a744
 801dd20:	2003e16c 	.word	0x2003e16c
 801dd24:	0803f598 	.word	0x0803f598
 801dd28:	0803f4f4 	.word	0x0803f4f4
 801dd2c:	08026a84 	.word	0x08026a84
 801dd30:	2002a444 	.word	0x2002a444
 801dd34:	0803f504 	.word	0x0803f504

0801dd38 <etharp_output>:
{
 801dd38:	b5f0      	push	{r4, r5, r6, r7, lr}
 801dd3a:	460f      	mov	r7, r1
 801dd3c:	b085      	sub	sp, #20
 801dd3e:	4616      	mov	r6, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801dd40:	4604      	mov	r4, r0
 801dd42:	2800      	cmp	r0, #0
 801dd44:	d07f      	beq.n	801de46 <etharp_output+0x10e>
  LWIP_ASSERT("q != NULL", q != NULL);
 801dd46:	2f00      	cmp	r7, #0
 801dd48:	d06c      	beq.n	801de24 <etharp_output+0xec>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801dd4a:	2e00      	cmp	r6, #0
 801dd4c:	d073      	beq.n	801de36 <etharp_output+0xfe>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801dd4e:	4621      	mov	r1, r4
 801dd50:	6830      	ldr	r0, [r6, #0]
 801dd52:	f000 fc65 	bl	801e620 <ip4_addr_isbroadcast_u32>
 801dd56:	2800      	cmp	r0, #0
 801dd58:	d15b      	bne.n	801de12 <etharp_output+0xda>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801dd5a:	6833      	ldr	r3, [r6, #0]
 801dd5c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 801dd60:	2ae0      	cmp	r2, #224	; 0xe0
 801dd62:	d039      	beq.n	801ddd8 <etharp_output+0xa0>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801dd64:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 801dd68:	405a      	eors	r2, r3
 801dd6a:	420a      	tst	r2, r1
 801dd6c:	d009      	beq.n	801dd82 <etharp_output+0x4a>
        !ip4_addr_islinklocal(ipaddr)) {
 801dd6e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801dd70:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801dd74:	4293      	cmp	r3, r2
 801dd76:	d004      	beq.n	801dd82 <etharp_output+0x4a>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801dd78:	68e3      	ldr	r3, [r4, #12]
 801dd7a:	2b00      	cmp	r3, #0
 801dd7c:	d07b      	beq.n	801de76 <etharp_output+0x13e>
            dst_addr = netif_ip4_gw(netif);
 801dd7e:	f104 060c 	add.w	r6, r4, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801dd82:	f8df c118 	ldr.w	ip, [pc, #280]	; 801de9c <etharp_output+0x164>
 801dd86:	4b3d      	ldr	r3, [pc, #244]	; (801de7c <etharp_output+0x144>)
 801dd88:	f89c 2000 	ldrb.w	r2, [ip]
 801dd8c:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 801dd90:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801dd94:	7d19      	ldrb	r1, [r3, #20]
 801dd96:	2901      	cmp	r1, #1
 801dd98:	d902      	bls.n	801dda0 <etharp_output+0x68>
 801dd9a:	6899      	ldr	r1, [r3, #8]
 801dd9c:	42a1      	cmp	r1, r4
 801dd9e:	d05d      	beq.n	801de5c <etharp_output+0x124>
 801dda0:	4a36      	ldr	r2, [pc, #216]	; (801de7c <etharp_output+0x144>)
{
 801dda2:	2300      	movs	r3, #0
 801dda4:	e003      	b.n	801ddae <etharp_output+0x76>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801dda6:	2b20      	cmp	r3, #32
 801dda8:	f102 0218 	add.w	r2, r2, #24
 801ddac:	d033      	beq.n	801de16 <etharp_output+0xde>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801ddae:	7d11      	ldrb	r1, [r2, #20]
 801ddb0:	b2dd      	uxtb	r5, r3
 801ddb2:	3301      	adds	r3, #1
 801ddb4:	2901      	cmp	r1, #1
 801ddb6:	d9f6      	bls.n	801dda6 <etharp_output+0x6e>
          (arp_table[i].netif == netif) &&
 801ddb8:	6891      	ldr	r1, [r2, #8]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801ddba:	42a1      	cmp	r1, r4
 801ddbc:	d1f3      	bne.n	801dda6 <etharp_output+0x6e>
          (arp_table[i].netif == netif) &&
 801ddbe:	6830      	ldr	r0, [r6, #0]
 801ddc0:	6851      	ldr	r1, [r2, #4]
 801ddc2:	4288      	cmp	r0, r1
 801ddc4:	d1ef      	bne.n	801dda6 <etharp_output+0x6e>
        return etharp_output_to_arp_index(netif, q, i);
 801ddc6:	4639      	mov	r1, r7
 801ddc8:	462a      	mov	r2, r5
 801ddca:	4620      	mov	r0, r4
        ETHARP_SET_ADDRHINT(netif, i);
 801ddcc:	f88c 5000 	strb.w	r5, [ip]
        return etharp_output_to_arp_index(netif, q, i);
 801ddd0:	f7ff fd02 	bl	801d7d8 <etharp_output_to_arp_index>
}
 801ddd4:	b005      	add	sp, #20
 801ddd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801ddd8:	7873      	ldrb	r3, [r6, #1]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801ddda:	2501      	movs	r5, #1
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801dddc:	205e      	movs	r0, #94	; 0x5e
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801ddde:	78b1      	ldrb	r1, [r6, #2]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801dde0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801dde4:	78f2      	ldrb	r2, [r6, #3]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801dde6:	f8ad 5008 	strh.w	r5, [sp, #8]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801ddea:	f88d 300b 	strb.w	r3, [sp, #11]
    dest = &mcastaddr;
 801ddee:	ab02      	add	r3, sp, #8
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801ddf0:	f88d 000a 	strb.w	r0, [sp, #10]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801ddf4:	f88d 100c 	strb.w	r1, [sp, #12]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801ddf8:	f88d 200d 	strb.w	r2, [sp, #13]
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801ddfc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801de00:	4639      	mov	r1, r7
 801de02:	f104 022e 	add.w	r2, r4, #46	; 0x2e
 801de06:	9000      	str	r0, [sp, #0]
 801de08:	4620      	mov	r0, r4
 801de0a:	f001 f9e3 	bl	801f1d4 <ethernet_output>
}
 801de0e:	b005      	add	sp, #20
 801de10:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dest = (const struct eth_addr *)&ethbroadcast;
 801de12:	4b1b      	ldr	r3, [pc, #108]	; (801de80 <etharp_output+0x148>)
 801de14:	e7f2      	b.n	801ddfc <etharp_output+0xc4>
    return etharp_query(netif, dst_addr, q);
 801de16:	463a      	mov	r2, r7
 801de18:	4631      	mov	r1, r6
 801de1a:	4620      	mov	r0, r4
 801de1c:	f7ff fe84 	bl	801db28 <etharp_query>
}
 801de20:	b005      	add	sp, #20
 801de22:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("q != NULL", q != NULL);
 801de24:	4b17      	ldr	r3, [pc, #92]	; (801de84 <etharp_output+0x14c>)
 801de26:	f240 321f 	movw	r2, #799	; 0x31f
 801de2a:	4917      	ldr	r1, [pc, #92]	; (801de88 <etharp_output+0x150>)
 801de2c:	4817      	ldr	r0, [pc, #92]	; (801de8c <etharp_output+0x154>)
 801de2e:	f002 fe53 	bl	8020ad8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801de32:	2e00      	cmp	r6, #0
 801de34:	d18b      	bne.n	801dd4e <etharp_output+0x16>
 801de36:	4b13      	ldr	r3, [pc, #76]	; (801de84 <etharp_output+0x14c>)
 801de38:	f44f 7248 	mov.w	r2, #800	; 0x320
 801de3c:	4914      	ldr	r1, [pc, #80]	; (801de90 <etharp_output+0x158>)
 801de3e:	4813      	ldr	r0, [pc, #76]	; (801de8c <etharp_output+0x154>)
 801de40:	f002 fe4a 	bl	8020ad8 <iprintf>
 801de44:	e783      	b.n	801dd4e <etharp_output+0x16>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801de46:	4b0f      	ldr	r3, [pc, #60]	; (801de84 <etharp_output+0x14c>)
 801de48:	f240 321e 	movw	r2, #798	; 0x31e
 801de4c:	4911      	ldr	r1, [pc, #68]	; (801de94 <etharp_output+0x15c>)
 801de4e:	480f      	ldr	r0, [pc, #60]	; (801de8c <etharp_output+0x154>)
 801de50:	f002 fe42 	bl	8020ad8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801de54:	2f00      	cmp	r7, #0
 801de56:	f47f af78 	bne.w	801dd4a <etharp_output+0x12>
 801de5a:	e7e3      	b.n	801de24 <etharp_output+0xec>
            (arp_table[etharp_cached_entry].netif == netif) &&
 801de5c:	685b      	ldr	r3, [r3, #4]
 801de5e:	6831      	ldr	r1, [r6, #0]
 801de60:	4299      	cmp	r1, r3
 801de62:	d19d      	bne.n	801dda0 <etharp_output+0x68>
          ETHARP_STATS_INC(etharp.cachehit);
 801de64:	4d0c      	ldr	r5, [pc, #48]	; (801de98 <etharp_output+0x160>)
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801de66:	4639      	mov	r1, r7
 801de68:	4620      	mov	r0, r4
          ETHARP_STATS_INC(etharp.cachehit);
 801de6a:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
 801de6c:	3301      	adds	r3, #1
 801de6e:	85eb      	strh	r3, [r5, #46]	; 0x2e
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801de70:	f7ff fcb2 	bl	801d7d8 <etharp_output_to_arp_index>
 801de74:	e7cb      	b.n	801de0e <etharp_output+0xd6>
            return ERR_RTE;
 801de76:	f06f 0003 	mvn.w	r0, #3
 801de7a:	e7c8      	b.n	801de0e <etharp_output+0xd6>
 801de7c:	2002a444 	.word	0x2002a444
 801de80:	0803f920 	.word	0x0803f920
 801de84:	0803f598 	.word	0x0803f598
 801de88:	0803f5d0 	.word	0x0803f5d0
 801de8c:	08026a84 	.word	0x08026a84
 801de90:	0803f480 	.word	0x0803f480
 801de94:	08026a74 	.word	0x08026a74
 801de98:	2003e16c 	.word	0x2003e16c
 801de9c:	2002a744 	.word	0x2002a744

0801dea0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801dea0:	4602      	mov	r2, r0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801dea2:	f100 032e 	add.w	r3, r0, #46	; 0x2e
{
 801dea6:	b530      	push	{r4, r5, lr}
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801dea8:	3204      	adds	r2, #4
{
 801deaa:	b085      	sub	sp, #20
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801deac:	2501      	movs	r5, #1
 801deae:	4c05      	ldr	r4, [pc, #20]	; (801dec4 <etharp_request+0x24>)
 801deb0:	9102      	str	r1, [sp, #8]
 801deb2:	4619      	mov	r1, r3
 801deb4:	9200      	str	r2, [sp, #0]
 801deb6:	4a04      	ldr	r2, [pc, #16]	; (801dec8 <etharp_request+0x28>)
 801deb8:	9503      	str	r5, [sp, #12]
 801deba:	9401      	str	r4, [sp, #4]
 801debc:	f7ff fc0a 	bl	801d6d4 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 801dec0:	b005      	add	sp, #20
 801dec2:	bd30      	pop	{r4, r5, pc}
 801dec4:	0803f994 	.word	0x0803f994
 801dec8:	0803f920 	.word	0x0803f920

0801decc <icmp_send_response.isra.0>:
 *          p->payload pointing to the IP header
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
 801decc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ded0:	4604      	mov	r4, r0
 801ded2:	b087      	sub	sp, #28
 801ded4:	4689      	mov	r9, r1
 801ded6:	4690      	mov	r8, r2

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801ded8:	2124      	movs	r1, #36	; 0x24
 801deda:	f44f 7220 	mov.w	r2, #640	; 0x280
 801dede:	2022      	movs	r0, #34	; 0x22
 801dee0:	f7f8 fd10 	bl	8016904 <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 801dee4:	2800      	cmp	r0, #0
 801dee6:	d047      	beq.n	801df78 <icmp_send_response.isra.0+0xac>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801dee8:	8943      	ldrh	r3, [r0, #10]
 801deea:	4606      	mov	r6, r0
 801deec:	2b23      	cmp	r3, #35	; 0x23
 801deee:	d946      	bls.n	801df7e <icmp_send_response.isra.0+0xb2>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801def0:	6823      	ldr	r3, [r4, #0]
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
  icmphdr->type = type;
  icmphdr->code = code;
  icmphdr->id = 0;
 801def2:	2500      	movs	r5, #0
  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801def4:	6874      	ldr	r4, [r6, #4]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801def6:	af06      	add	r7, sp, #24
  icmphdr->code = code;
 801def8:	f884 8001 	strb.w	r8, [r4, #1]
  icmphdr->type = type;
 801defc:	f884 9000 	strb.w	r9, [r4]
  icmphdr->id = 0;
 801df00:	7125      	strb	r5, [r4, #4]
 801df02:	7165      	strb	r5, [r4, #5]
  icmphdr->seqno = 0;
 801df04:	71a5      	strb	r5, [r4, #6]
 801df06:	71e5      	strb	r5, [r4, #7]
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801df08:	f8d3 c000 	ldr.w	ip, [r3]
 801df0c:	6858      	ldr	r0, [r3, #4]
 801df0e:	689a      	ldr	r2, [r3, #8]
 801df10:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 801df14:	f8c4 c008 	str.w	ip, [r4, #8]
 801df18:	60e0      	str	r0, [r4, #12]
 801df1a:	6122      	str	r2, [r4, #16]
 801df1c:	f8c4 e014 	str.w	lr, [r4, #20]
 801df20:	6958      	ldr	r0, [r3, #20]
 801df22:	f8d3 c010 	ldr.w	ip, [r3, #16]
 801df26:	699a      	ldr	r2, [r3, #24]
 801df28:	61e0      	str	r0, [r4, #28]
 801df2a:	f8c4 c018 	str.w	ip, [r4, #24]
 801df2e:	6222      	str	r2, [r4, #32]
  ip4_addr_copy(iphdr_src, iphdr->src);
 801df30:	68db      	ldr	r3, [r3, #12]
 801df32:	f847 3d04 	str.w	r3, [r7, #-4]!
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801df36:	4638      	mov	r0, r7
 801df38:	f000 f948 	bl	801e1cc <ip4_route>
#endif
  if (netif != NULL) {
 801df3c:	4680      	mov	r8, r0
 801df3e:	b1c0      	cbz	r0, 801df72 <icmp_send_response.isra.0+0xa6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801df40:	70a5      	strb	r5, [r4, #2]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801df42:	4620      	mov	r0, r4
    icmphdr->chksum = 0;
 801df44:	70e5      	strb	r5, [r4, #3]
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801df46:	8971      	ldrh	r1, [r6, #10]
 801df48:	f7f7 fbbe 	bl	80156c8 <inet_chksum>
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
 801df4c:	f8df c04c 	ldr.w	ip, [pc, #76]	; 801df9c <icmp_send_response.isra.0+0xd0>
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801df50:	8060      	strh	r0, [r4, #2]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801df52:	2301      	movs	r3, #1
    ICMP_STATS_INC(icmp.xmit);
 801df54:	f8bc 4060 	ldrh.w	r4, [ip, #96]	; 0x60
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801df58:	463a      	mov	r2, r7
 801df5a:	f8cd 8008 	str.w	r8, [sp, #8]
 801df5e:	4629      	mov	r1, r5
    ICMP_STATS_INC(icmp.xmit);
 801df60:	441c      	add	r4, r3
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801df62:	4630      	mov	r0, r6
 801df64:	e9cd 5300 	strd	r5, r3, [sp]
 801df68:	23ff      	movs	r3, #255	; 0xff
    ICMP_STATS_INC(icmp.xmit);
 801df6a:	f8ac 4060 	strh.w	r4, [ip, #96]	; 0x60
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801df6e:	f000 fb45 	bl	801e5fc <ip4_output_if>
  }
  pbuf_free(q);
 801df72:	4630      	mov	r0, r6
 801df74:	f7f8 fc58 	bl	8016828 <pbuf_free>
}
 801df78:	b007      	add	sp, #28
 801df7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801df7e:	4b04      	ldr	r3, [pc, #16]	; (801df90 <icmp_send_response.isra.0+0xc4>)
 801df80:	f240 1269 	movw	r2, #361	; 0x169
 801df84:	4903      	ldr	r1, [pc, #12]	; (801df94 <icmp_send_response.isra.0+0xc8>)
 801df86:	4804      	ldr	r0, [pc, #16]	; (801df98 <icmp_send_response.isra.0+0xcc>)
 801df88:	f002 fda6 	bl	8020ad8 <iprintf>
 801df8c:	e7b0      	b.n	801def0 <icmp_send_response.isra.0+0x24>
 801df8e:	bf00      	nop
 801df90:	0803f658 	.word	0x0803f658
 801df94:	0803f690 	.word	0x0803f690
 801df98:	08026a84 	.word	0x08026a84
 801df9c:	2003e16c 	.word	0x2003e16c

0801dfa0 <icmp_input>:
{
 801dfa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ICMP_STATS_INC(icmp.recv);
 801dfa4:	4d71      	ldr	r5, [pc, #452]	; (801e16c <icmp_input+0x1cc>)
{
 801dfa6:	b085      	sub	sp, #20
  iphdr_in = ip4_current_header();
 801dfa8:	4f71      	ldr	r7, [pc, #452]	; (801e170 <icmp_input+0x1d0>)
{
 801dfaa:	4606      	mov	r6, r0
  ICMP_STATS_INC(icmp.recv);
 801dfac:	f8b5 3062 	ldrh.w	r3, [r5, #98]	; 0x62
  iphdr_in = ip4_current_header();
 801dfb0:	f8d7 9008 	ldr.w	r9, [r7, #8]
  ICMP_STATS_INC(icmp.recv);
 801dfb4:	3301      	adds	r3, #1
 801dfb6:	f8a5 3062 	strh.w	r3, [r5, #98]	; 0x62
  hlen = IPH_HL_BYTES(iphdr_in);
 801dfba:	f899 4000 	ldrb.w	r4, [r9]
 801dfbe:	f004 040f 	and.w	r4, r4, #15
 801dfc2:	00a4      	lsls	r4, r4, #2
  if (hlen < IP_HLEN) {
 801dfc4:	2c13      	cmp	r4, #19
 801dfc6:	d958      	bls.n	801e07a <icmp_input+0xda>
  if (p->len < sizeof(u16_t) * 2) {
 801dfc8:	8943      	ldrh	r3, [r0, #10]
 801dfca:	2b03      	cmp	r3, #3
 801dfcc:	d955      	bls.n	801e07a <icmp_input+0xda>
  type = *((u8_t *)p->payload);
 801dfce:	6843      	ldr	r3, [r0, #4]
  switch (type) {
 801dfd0:	781b      	ldrb	r3, [r3, #0]
 801dfd2:	2b00      	cmp	r3, #0
 801dfd4:	f000 8096 	beq.w	801e104 <icmp_input+0x164>
 801dfd8:	2b08      	cmp	r3, #8
 801dfda:	f040 8099 	bne.w	801e110 <icmp_input+0x170>
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801dfde:	6978      	ldr	r0, [r7, #20]
 801dfe0:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 801dfe4:	2be0      	cmp	r3, #224	; 0xe0
 801dfe6:	d03f      	beq.n	801e068 <icmp_input+0xc8>
 801dfe8:	4688      	mov	r8, r1
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801dfea:	6839      	ldr	r1, [r7, #0]
 801dfec:	f000 fb18 	bl	801e620 <ip4_addr_isbroadcast_u32>
 801dff0:	2800      	cmp	r0, #0
 801dff2:	d139      	bne.n	801e068 <icmp_input+0xc8>
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801dff4:	8933      	ldrh	r3, [r6, #8]
 801dff6:	2b07      	cmp	r3, #7
 801dff8:	d93f      	bls.n	801e07a <icmp_input+0xda>
        if (inet_chksum_pbuf(p) != 0) {
 801dffa:	4630      	mov	r0, r6
 801dffc:	f7f7 fb6a 	bl	80156d4 <inet_chksum_pbuf>
 801e000:	2800      	cmp	r0, #0
 801e002:	f040 8095 	bne.w	801e130 <icmp_input+0x190>
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801e006:	f104 0b0e 	add.w	fp, r4, #14
 801e00a:	4630      	mov	r0, r6
  hlen = IPH_HL_BYTES(iphdr_in);
 801e00c:	fa1f fa84 	uxth.w	sl, r4
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801e010:	4659      	mov	r1, fp
 801e012:	f7f8 fbc9 	bl	80167a8 <pbuf_add_header>
 801e016:	2800      	cmp	r0, #0
 801e018:	d03a      	beq.n	801e090 <icmp_input+0xf0>
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801e01a:	8933      	ldrh	r3, [r6, #8]
 801e01c:	eb03 010a 	add.w	r1, r3, sl
 801e020:	b289      	uxth	r1, r1
        if (alloc_len < p->tot_len) {
 801e022:	428b      	cmp	r3, r1
 801e024:	d820      	bhi.n	801e068 <icmp_input+0xc8>
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801e026:	f44f 7220 	mov.w	r2, #640	; 0x280
 801e02a:	200e      	movs	r0, #14
 801e02c:	f7f8 fc6a 	bl	8016904 <pbuf_alloc>
        if (r == NULL) {
 801e030:	4683      	mov	fp, r0
 801e032:	b1c8      	cbz	r0, 801e068 <icmp_input+0xc8>
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801e034:	8942      	ldrh	r2, [r0, #10]
 801e036:	f104 0308 	add.w	r3, r4, #8
 801e03a:	429a      	cmp	r2, r3
 801e03c:	f0c0 808e 	bcc.w	801e15c <icmp_input+0x1bc>
        MEMCPY(r->payload, iphdr_in, hlen);
 801e040:	4649      	mov	r1, r9
 801e042:	4622      	mov	r2, r4
 801e044:	6840      	ldr	r0, [r0, #4]
 801e046:	f001 fda2 	bl	801fb8e <memcpy>
        if (pbuf_remove_header(r, hlen)) {
 801e04a:	4621      	mov	r1, r4
 801e04c:	4658      	mov	r0, fp
 801e04e:	f7f8 fbaf 	bl	80167b0 <pbuf_remove_header>
 801e052:	2800      	cmp	r0, #0
 801e054:	d07c      	beq.n	801e150 <icmp_input+0x1b0>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801e056:	4b47      	ldr	r3, [pc, #284]	; (801e174 <icmp_input+0x1d4>)
 801e058:	22b6      	movs	r2, #182	; 0xb6
 801e05a:	4947      	ldr	r1, [pc, #284]	; (801e178 <icmp_input+0x1d8>)
 801e05c:	4847      	ldr	r0, [pc, #284]	; (801e17c <icmp_input+0x1dc>)
 801e05e:	f002 fd3b 	bl	8020ad8 <iprintf>
          pbuf_free(r);
 801e062:	4658      	mov	r0, fp
 801e064:	f7f8 fbe0 	bl	8016828 <pbuf_free>
  pbuf_free(p);
 801e068:	4630      	mov	r0, r6
 801e06a:	f7f8 fbdd 	bl	8016828 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
 801e06e:	f8b5 3074 	ldrh.w	r3, [r5, #116]	; 0x74
 801e072:	3301      	adds	r3, #1
 801e074:	f8a5 3074 	strh.w	r3, [r5, #116]	; 0x74
  return;
 801e078:	e007      	b.n	801e08a <icmp_input+0xea>
  pbuf_free(p);
 801e07a:	4630      	mov	r0, r6
 801e07c:	f7f8 fbd4 	bl	8016828 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
 801e080:	f8b5 306a 	ldrh.w	r3, [r5, #106]	; 0x6a
 801e084:	3301      	adds	r3, #1
 801e086:	f8a5 306a 	strh.w	r3, [r5, #106]	; 0x6a
}
 801e08a:	b005      	add	sp, #20
 801e08c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801e090:	4659      	mov	r1, fp
 801e092:	4630      	mov	r0, r6
 801e094:	f7f8 fb8c 	bl	80167b0 <pbuf_remove_header>
 801e098:	2800      	cmp	r0, #0
 801e09a:	d152      	bne.n	801e142 <icmp_input+0x1a2>
      if (pbuf_add_header(p, hlen)) {
 801e09c:	4621      	mov	r1, r4
 801e09e:	4630      	mov	r0, r6
      iecho = (struct icmp_echo_hdr *)p->payload;
 801e0a0:	f8d6 9004 	ldr.w	r9, [r6, #4]
      if (pbuf_add_header(p, hlen)) {
 801e0a4:	f7f8 fb80 	bl	80167a8 <pbuf_add_header>
 801e0a8:	bb60      	cbnz	r0, 801e104 <icmp_input+0x164>
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801e0aa:	6874      	ldr	r4, [r6, #4]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801e0ac:	f64f 72f7 	movw	r2, #65527	; 0xfff7
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801e0b0:	e9d7 3104 	ldrd	r3, r1, [r7, #16]
        IPH_CHKSUM_SET(iphdr, 0);
 801e0b4:	2700      	movs	r7, #0
        ip4_addr_copy(iphdr->src, *src);
 801e0b6:	60e1      	str	r1, [r4, #12]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801e0b8:	4651      	mov	r1, sl
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801e0ba:	6123      	str	r3, [r4, #16]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801e0bc:	f8b9 3002 	ldrh.w	r3, [r9, #2]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801e0c0:	f889 0000 	strb.w	r0, [r9]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801e0c4:	4620      	mov	r0, r4
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801e0c6:	4293      	cmp	r3, r2
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 801e0c8:	bf8c      	ite	hi
 801e0ca:	3309      	addhi	r3, #9
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 801e0cc:	3308      	addls	r3, #8
 801e0ce:	f8a9 3002 	strh.w	r3, [r9, #2]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801e0d2:	f04f 09ff 	mov.w	r9, #255	; 0xff
        IPH_CHKSUM_SET(iphdr, 0);
 801e0d6:	72a7      	strb	r7, [r4, #10]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801e0d8:	f884 9008 	strb.w	r9, [r4, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801e0dc:	72e7      	strb	r7, [r4, #11]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801e0de:	f7f7 faf3 	bl	80156c8 <inet_chksum>
        ICMP_STATS_INC(icmp.xmit);
 801e0e2:	f8b5 2060 	ldrh.w	r2, [r5, #96]	; 0x60
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801e0e6:	2101      	movs	r1, #1
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801e0e8:	8160      	strh	r0, [r4, #10]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801e0ea:	464b      	mov	r3, r9
 801e0ec:	9700      	str	r7, [sp, #0]
        ICMP_STATS_INC(icmp.xmit);
 801e0ee:	1854      	adds	r4, r2, r1
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801e0f0:	9101      	str	r1, [sp, #4]
 801e0f2:	463a      	mov	r2, r7
 801e0f4:	f8cd 8008 	str.w	r8, [sp, #8]
 801e0f8:	4630      	mov	r0, r6
 801e0fa:	4921      	ldr	r1, [pc, #132]	; (801e180 <icmp_input+0x1e0>)
        ICMP_STATS_INC(icmp.xmit);
 801e0fc:	f8a5 4060 	strh.w	r4, [r5, #96]	; 0x60
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801e100:	f000 fa7c 	bl	801e5fc <ip4_output_if>
  pbuf_free(p);
 801e104:	4630      	mov	r0, r6
}
 801e106:	b005      	add	sp, #20
 801e108:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801e10c:	f7f8 bb8c 	b.w	8016828 <pbuf_free>
      ICMP_STATS_INC(icmp.proterr);
 801e110:	f8b5 2070 	ldrh.w	r2, [r5, #112]	; 0x70
  pbuf_free(p);
 801e114:	4630      	mov	r0, r6
      ICMP_STATS_INC(icmp.drop);
 801e116:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
      ICMP_STATS_INC(icmp.proterr);
 801e11a:	3201      	adds	r2, #1
      ICMP_STATS_INC(icmp.drop);
 801e11c:	3301      	adds	r3, #1
      ICMP_STATS_INC(icmp.proterr);
 801e11e:	f8a5 2070 	strh.w	r2, [r5, #112]	; 0x70
      ICMP_STATS_INC(icmp.drop);
 801e122:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
}
 801e126:	b005      	add	sp, #20
 801e128:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801e12c:	f7f8 bb7c 	b.w	8016828 <pbuf_free>
          pbuf_free(p);
 801e130:	4630      	mov	r0, r6
 801e132:	f7f8 fb79 	bl	8016828 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
 801e136:	f8b5 3068 	ldrh.w	r3, [r5, #104]	; 0x68
 801e13a:	3301      	adds	r3, #1
 801e13c:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
          return;
 801e140:	e7a3      	b.n	801e08a <icmp_input+0xea>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801e142:	4b0c      	ldr	r3, [pc, #48]	; (801e174 <icmp_input+0x1d4>)
 801e144:	22c7      	movs	r2, #199	; 0xc7
 801e146:	490f      	ldr	r1, [pc, #60]	; (801e184 <icmp_input+0x1e4>)
 801e148:	480c      	ldr	r0, [pc, #48]	; (801e17c <icmp_input+0x1dc>)
 801e14a:	f002 fcc5 	bl	8020ad8 <iprintf>
          goto icmperr;
 801e14e:	e78b      	b.n	801e068 <icmp_input+0xc8>
        if (pbuf_copy(r, p) != ERR_OK) {
 801e150:	4631      	mov	r1, r6
 801e152:	4658      	mov	r0, fp
 801e154:	f7f8 fd4e 	bl	8016bf4 <pbuf_copy>
 801e158:	b118      	cbz	r0, 801e162 <icmp_input+0x1c2>
          pbuf_free(r);
 801e15a:	4658      	mov	r0, fp
 801e15c:	f7f8 fb64 	bl	8016828 <pbuf_free>
          goto icmperr;
 801e160:	e782      	b.n	801e068 <icmp_input+0xc8>
        pbuf_free(p);
 801e162:	4630      	mov	r0, r6
 801e164:	465e      	mov	r6, fp
 801e166:	f7f8 fb5f 	bl	8016828 <pbuf_free>
 801e16a:	e797      	b.n	801e09c <icmp_input+0xfc>
 801e16c:	2003e16c 	.word	0x2003e16c
 801e170:	2002ea74 	.word	0x2002ea74
 801e174:	0803f658 	.word	0x0803f658
 801e178:	0803f5ec 	.word	0x0803f5ec
 801e17c:	08026a84 	.word	0x08026a84
 801e180:	2002ea88 	.word	0x2002ea88
 801e184:	0803f624 	.word	0x0803f624

0801e188 <icmp_dest_unreach>:
  icmp_send_response(p, ICMP_DUR, t);
 801e188:	460a      	mov	r2, r1
 801e18a:	3004      	adds	r0, #4
 801e18c:	2103      	movs	r1, #3
 801e18e:	f7ff be9d 	b.w	801decc <icmp_send_response.isra.0>
 801e192:	bf00      	nop

0801e194 <icmp_time_exceeded>:
  icmp_send_response(p, ICMP_TE, t);
 801e194:	460a      	mov	r2, r1
 801e196:	3004      	adds	r0, #4
 801e198:	210b      	movs	r1, #11
 801e19a:	f7ff be97 	b.w	801decc <icmp_send_response.isra.0>
 801e19e:	bf00      	nop

0801e1a0 <ip4_input_accept.part.0>:
}
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
 801e1a0:	b508      	push	{r3, lr}
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801e1a2:	6843      	ldr	r3, [r0, #4]
 801e1a4:	b16b      	cbz	r3, 801e1c2 <ip4_input_accept.part.0+0x22>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801e1a6:	4a08      	ldr	r2, [pc, #32]	; (801e1c8 <ip4_input_accept.part.0+0x28>)
 801e1a8:	6952      	ldr	r2, [r2, #20]
 801e1aa:	4293      	cmp	r3, r2
 801e1ac:	d007      	beq.n	801e1be <ip4_input_accept.part.0+0x1e>
 801e1ae:	4601      	mov	r1, r0
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801e1b0:	4610      	mov	r0, r2
 801e1b2:	f000 fa35 	bl	801e620 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801e1b6:	3000      	adds	r0, #0
 801e1b8:	bf18      	it	ne
 801e1ba:	2001      	movne	r0, #1
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
}
 801e1bc:	bd08      	pop	{r3, pc}
      return 1;
 801e1be:	2001      	movs	r0, #1
}
 801e1c0:	bd08      	pop	{r3, pc}
  return 0;
 801e1c2:	4618      	mov	r0, r3
}
 801e1c4:	bd08      	pop	{r3, pc}
 801e1c6:	bf00      	nop
 801e1c8:	2002ea74 	.word	0x2002ea74

0801e1cc <ip4_route>:
  NETIF_FOREACH(netif) {
 801e1cc:	4b18      	ldr	r3, [pc, #96]	; (801e230 <ip4_route+0x64>)
{
 801e1ce:	b430      	push	{r4, r5}
  NETIF_FOREACH(netif) {
 801e1d0:	681b      	ldr	r3, [r3, #0]
 801e1d2:	b1ab      	cbz	r3, 801e200 <ip4_route+0x34>
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801e1d4:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 801e1d8:	07d4      	lsls	r4, r2, #31
 801e1da:	d5f9      	bpl.n	801e1d0 <ip4_route+0x4>
 801e1dc:	0751      	lsls	r1, r2, #29
 801e1de:	d5f7      	bpl.n	801e1d0 <ip4_route+0x4>
 801e1e0:	6859      	ldr	r1, [r3, #4]
 801e1e2:	2900      	cmp	r1, #0
 801e1e4:	d0f4      	beq.n	801e1d0 <ip4_route+0x4>
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801e1e6:	6804      	ldr	r4, [r0, #0]
 801e1e8:	689d      	ldr	r5, [r3, #8]
 801e1ea:	4061      	eors	r1, r4
 801e1ec:	4229      	tst	r1, r5
 801e1ee:	d004      	beq.n	801e1fa <ip4_route+0x2e>
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801e1f0:	0792      	lsls	r2, r2, #30
 801e1f2:	d4ed      	bmi.n	801e1d0 <ip4_route+0x4>
 801e1f4:	68da      	ldr	r2, [r3, #12]
 801e1f6:	4294      	cmp	r4, r2
 801e1f8:	d1ea      	bne.n	801e1d0 <ip4_route+0x4>
}
 801e1fa:	4618      	mov	r0, r3
 801e1fc:	bc30      	pop	{r4, r5}
 801e1fe:	4770      	bx	lr
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801e200:	4b0c      	ldr	r3, [pc, #48]	; (801e234 <ip4_route+0x68>)
 801e202:	681b      	ldr	r3, [r3, #0]
 801e204:	b153      	cbz	r3, 801e21c <ip4_route+0x50>
 801e206:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 801e20a:	f002 0205 	and.w	r2, r2, #5
 801e20e:	2a05      	cmp	r2, #5
 801e210:	d104      	bne.n	801e21c <ip4_route+0x50>
 801e212:	685a      	ldr	r2, [r3, #4]
 801e214:	b112      	cbz	r2, 801e21c <ip4_route+0x50>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801e216:	7802      	ldrb	r2, [r0, #0]
 801e218:	2a7f      	cmp	r2, #127	; 0x7f
 801e21a:	d1ee      	bne.n	801e1fa <ip4_route+0x2e>
    IP_STATS_INC(ip.rterr);
 801e21c:	4906      	ldr	r1, [pc, #24]	; (801e238 <ip4_route+0x6c>)
    return NULL;
 801e21e:	2300      	movs	r3, #0
    IP_STATS_INC(ip.rterr);
 801e220:	f8b1 2056 	ldrh.w	r2, [r1, #86]	; 0x56
}
 801e224:	4618      	mov	r0, r3
    IP_STATS_INC(ip.rterr);
 801e226:	3201      	adds	r2, #1
}
 801e228:	bc30      	pop	{r4, r5}
    IP_STATS_INC(ip.rterr);
 801e22a:	f8a1 2056 	strh.w	r2, [r1, #86]	; 0x56
}
 801e22e:	4770      	bx	lr
 801e230:	2003e160 	.word	0x2003e160
 801e234:	2003e164 	.word	0x2003e164
 801e238:	2003e16c 	.word	0x2003e16c

0801e23c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801e23c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  raw_input_state_t raw_status;
#endif /* LWIP_RAW */

  LWIP_ASSERT_CORE_LOCKED();

  IP_STATS_INC(ip.recv);
 801e240:	4c94      	ldr	r4, [pc, #592]	; (801e494 <ip4_input+0x258>)
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801e242:	6847      	ldr	r7, [r0, #4]
  IP_STATS_INC(ip.recv);
 801e244:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 801e248:	3301      	adds	r3, #1
 801e24a:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
  if (IPH_V(iphdr) != 4) {
 801e24e:	783b      	ldrb	r3, [r7, #0]
 801e250:	091a      	lsrs	r2, r3, #4
 801e252:	2a04      	cmp	r2, #4
 801e254:	d00e      	beq.n	801e274 <ip4_input+0x38>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801e256:	f7f8 fae7 	bl	8016828 <pbuf_free>
    IP_STATS_INC(ip.err);
 801e25a:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
    IP_STATS_INC(ip.drop);
 801e25e:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
    IP_STATS_INC(ip.err);
 801e262:	3201      	adds	r2, #1
    IP_STATS_INC(ip.drop);
 801e264:	3301      	adds	r3, #1
    IP_STATS_INC(ip.err);
 801e266:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
    IP_STATS_INC(ip.drop);
 801e26a:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 801e26e:	2000      	movs	r0, #0
 801e270:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801e274:	f003 030f 	and.w	r3, r3, #15
 801e278:	4606      	mov	r6, r0
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801e27a:	8878      	ldrh	r0, [r7, #2]
 801e27c:	4688      	mov	r8, r1
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801e27e:	009d      	lsls	r5, r3, #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801e280:	f7f6 fc64 	bl	8014b4c <lwip_htons>
  if (iphdr_len < p->tot_len) {
 801e284:	8933      	ldrh	r3, [r6, #8]
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801e286:	4681      	mov	r9, r0
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801e288:	fa1f fa85 	uxth.w	sl, r5
  if (iphdr_len < p->tot_len) {
 801e28c:	4283      	cmp	r3, r0
 801e28e:	f200 80aa 	bhi.w	801e3e6 <ip4_input+0x1aa>
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801e292:	8973      	ldrh	r3, [r6, #10]
 801e294:	4553      	cmp	r3, sl
 801e296:	f0c0 8096 	bcc.w	801e3c6 <ip4_input+0x18a>
 801e29a:	8933      	ldrh	r3, [r6, #8]
 801e29c:	454b      	cmp	r3, r9
 801e29e:	f0c0 8092 	bcc.w	801e3c6 <ip4_input+0x18a>
 801e2a2:	f1ba 0f13 	cmp.w	sl, #19
 801e2a6:	f240 808e 	bls.w	801e3c6 <ip4_input+0x18a>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801e2aa:	693b      	ldr	r3, [r7, #16]
 801e2ac:	f8df a1ec 	ldr.w	sl, [pc, #492]	; 801e49c <ip4_input+0x260>
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e2b0:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 801e2b4:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801e2b8:	f8ca 3014 	str.w	r3, [sl, #20]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e2bc:	29e0      	cmp	r1, #224	; 0xe0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801e2be:	68f8      	ldr	r0, [r7, #12]
 801e2c0:	f002 0201 	and.w	r2, r2, #1
 801e2c4:	f8ca 0010 	str.w	r0, [sl, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e2c8:	f000 80b9 	beq.w	801e43e <ip4_input+0x202>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801e2cc:	2a00      	cmp	r2, #0
 801e2ce:	f040 808f 	bne.w	801e3f0 <ip4_input+0x1b4>
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801e2d2:	b2db      	uxtb	r3, r3
 801e2d4:	2b7f      	cmp	r3, #127	; 0x7f
 801e2d6:	f000 8093 	beq.w	801e400 <ip4_input+0x1c4>
        NETIF_FOREACH(netif) {
 801e2da:	4b6f      	ldr	r3, [pc, #444]	; (801e498 <ip4_input+0x25c>)
 801e2dc:	f8d3 9000 	ldr.w	r9, [r3]
 801e2e0:	f1b9 0f00 	cmp.w	r9, #0
 801e2e4:	d106      	bne.n	801e2f4 <ip4_input+0xb8>
 801e2e6:	e08b      	b.n	801e400 <ip4_input+0x1c4>
 801e2e8:	f8d9 9000 	ldr.w	r9, [r9]
 801e2ec:	f1b9 0f00 	cmp.w	r9, #0
 801e2f0:	f000 8086 	beq.w	801e400 <ip4_input+0x1c4>
          if (netif == inp) {
 801e2f4:	45c8      	cmp	r8, r9
 801e2f6:	d0f7      	beq.n	801e2e8 <ip4_input+0xac>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801e2f8:	f899 3035 	ldrb.w	r3, [r9, #53]	; 0x35
 801e2fc:	07db      	lsls	r3, r3, #31
 801e2fe:	d5f3      	bpl.n	801e2e8 <ip4_input+0xac>
 801e300:	4648      	mov	r0, r9
 801e302:	f7ff ff4d 	bl	801e1a0 <ip4_input_accept.part.0>
          if (ip4_input_accept(netif)) {
 801e306:	2800      	cmp	r0, #0
 801e308:	d0ee      	beq.n	801e2e8 <ip4_input+0xac>
 801e30a:	f8da 0010 	ldr.w	r0, [sl, #16]
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801e30e:	2800      	cmp	r0, #0
 801e310:	d17e      	bne.n	801e410 <ip4_input+0x1d4>
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801e312:	88fb      	ldrh	r3, [r7, #6]
 801e314:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 801e318:	b133      	cbz	r3, 801e328 <ip4_input+0xec>
    p = ip4_reass(p);
 801e31a:	4630      	mov	r0, r6
 801e31c:	f000 fb96 	bl	801ea4c <ip4_reass>
    if (p == NULL) {
 801e320:	4606      	mov	r6, r0
 801e322:	2800      	cmp	r0, #0
 801e324:	d0a3      	beq.n	801e26e <ip4_input+0x32>
    iphdr = (const struct ip_hdr *)p->payload;
 801e326:	6847      	ldr	r7, [r0, #4]
  ip_data.current_netif = netif;
 801e328:	f8ca 9000 	str.w	r9, [sl]
  raw_status = raw_input(p, inp);
 801e32c:	4641      	mov	r1, r8
  ip_data.current_input_netif = inp;
 801e32e:	f8ca 8004 	str.w	r8, [sl, #4]
  raw_status = raw_input(p, inp);
 801e332:	4630      	mov	r0, r6
  ip_data.current_ip4_header = iphdr;
 801e334:	f8ca 7008 	str.w	r7, [sl, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801e338:	783b      	ldrb	r3, [r7, #0]
 801e33a:	f003 030f 	and.w	r3, r3, #15
 801e33e:	009b      	lsls	r3, r3, #2
 801e340:	f8aa 300c 	strh.w	r3, [sl, #12]
  raw_status = raw_input(p, inp);
 801e344:	f7f8 fe34 	bl	8016fb0 <raw_input>
  if (raw_status != RAW_INPUT_EATEN)
 801e348:	2801      	cmp	r0, #1
  raw_status = raw_input(p, inp);
 801e34a:	4683      	mov	fp, r0
  if (raw_status != RAW_INPUT_EATEN)
 801e34c:	d031      	beq.n	801e3b2 <ip4_input+0x176>
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801e34e:	4629      	mov	r1, r5
 801e350:	4630      	mov	r0, r6
 801e352:	f7f8 fa2d 	bl	80167b0 <pbuf_remove_header>
    switch (IPH_PROTO(iphdr)) {
 801e356:	7a7b      	ldrb	r3, [r7, #9]
 801e358:	2b06      	cmp	r3, #6
 801e35a:	f000 808b 	beq.w	801e474 <ip4_input+0x238>
 801e35e:	2b11      	cmp	r3, #17
 801e360:	f000 8092 	beq.w	801e488 <ip4_input+0x24c>
 801e364:	2b01      	cmp	r3, #1
 801e366:	f000 808a 	beq.w	801e47e <ip4_input+0x242>
        if (raw_status == RAW_INPUT_DELIVERED) {
 801e36a:	f1bb 0f02 	cmp.w	fp, #2
 801e36e:	d01d      	beq.n	801e3ac <ip4_input+0x170>
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801e370:	4649      	mov	r1, r9
 801e372:	f8da 0014 	ldr.w	r0, [sl, #20]
 801e376:	f000 f953 	bl	801e620 <ip4_addr_isbroadcast_u32>
 801e37a:	b968      	cbnz	r0, 801e398 <ip4_input+0x15c>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e37c:	f8da 3014 	ldr.w	r3, [sl, #20]
 801e380:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801e384:	2be0      	cmp	r3, #224	; 0xe0
 801e386:	d007      	beq.n	801e398 <ip4_input+0x15c>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801e388:	4629      	mov	r1, r5
 801e38a:	4630      	mov	r0, r6
 801e38c:	f7f8 fa44 	bl	8016818 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801e390:	2102      	movs	r1, #2
 801e392:	4630      	mov	r0, r6
 801e394:	f7ff fef8 	bl	801e188 <icmp_dest_unreach>
          IP_STATS_INC(ip.proterr);
 801e398:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
          IP_STATS_INC(ip.drop);
 801e39c:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
          IP_STATS_INC(ip.proterr);
 801e3a0:	3201      	adds	r2, #1
          IP_STATS_INC(ip.drop);
 801e3a2:	3301      	adds	r3, #1
          IP_STATS_INC(ip.proterr);
 801e3a4:	f8a4 2058 	strh.w	r2, [r4, #88]	; 0x58
          IP_STATS_INC(ip.drop);
 801e3a8:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
        pbuf_free(p);
 801e3ac:	4630      	mov	r0, r6
 801e3ae:	f7f8 fa3b 	bl	8016828 <pbuf_free>
  ip_data.current_netif = NULL;
 801e3b2:	2300      	movs	r3, #0
  ip_data.current_input_netif = NULL;
 801e3b4:	e9ca 3300 	strd	r3, r3, [sl]
  ip_data.current_ip4_header = NULL;
 801e3b8:	f8ca 3008 	str.w	r3, [sl, #8]
  ip_data.current_ip_header_tot_len = 0;
 801e3bc:	f8aa 300c 	strh.w	r3, [sl, #12]
  ip4_addr_set_any(ip4_current_dest_addr());
 801e3c0:	e9ca 3304 	strd	r3, r3, [sl, #16]
  return ERR_OK;
 801e3c4:	e753      	b.n	801e26e <ip4_input+0x32>
    pbuf_free(p);
 801e3c6:	4630      	mov	r0, r6
 801e3c8:	f7f8 fa2e 	bl	8016828 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
 801e3cc:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
    IP_STATS_INC(ip.drop);
 801e3d0:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
}
 801e3d4:	2000      	movs	r0, #0
    IP_STATS_INC(ip.lenerr);
 801e3d6:	3201      	adds	r2, #1
    IP_STATS_INC(ip.drop);
 801e3d8:	3301      	adds	r3, #1
    IP_STATS_INC(ip.lenerr);
 801e3da:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    IP_STATS_INC(ip.drop);
 801e3de:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
}
 801e3e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pbuf_realloc(p, iphdr_len);
 801e3e6:	4601      	mov	r1, r0
 801e3e8:	4630      	mov	r0, r6
 801e3ea:	f7f8 fb29 	bl	8016a40 <pbuf_realloc>
 801e3ee:	e750      	b.n	801e292 <ip4_input+0x56>
 801e3f0:	4640      	mov	r0, r8
 801e3f2:	f7ff fed5 	bl	801e1a0 <ip4_input_accept.part.0>
    if (ip4_input_accept(inp)) {
 801e3f6:	b3d0      	cbz	r0, 801e46e <ip4_input+0x232>
 801e3f8:	f8da 0010 	ldr.w	r0, [sl, #16]
 801e3fc:	46c1      	mov	r9, r8
 801e3fe:	e786      	b.n	801e30e <ip4_input+0xd2>
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 801e400:	7a7b      	ldrb	r3, [r7, #9]
 801e402:	2b11      	cmp	r3, #17
 801e404:	d023      	beq.n	801e44e <ip4_input+0x212>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801e406:	f8da 0010 	ldr.w	r0, [sl, #16]
 801e40a:	b178      	cbz	r0, 801e42c <ip4_input+0x1f0>
 801e40c:	f04f 0900 	mov.w	r9, #0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801e410:	4641      	mov	r1, r8
 801e412:	f000 f905 	bl	801e620 <ip4_addr_isbroadcast_u32>
 801e416:	bb08      	cbnz	r0, 801e45c <ip4_input+0x220>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801e418:	f8da 3010 	ldr.w	r3, [sl, #16]
 801e41c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801e420:	2be0      	cmp	r3, #224	; 0xe0
 801e422:	d01b      	beq.n	801e45c <ip4_input+0x220>
  if (netif == NULL) {
 801e424:	f1b9 0f00 	cmp.w	r9, #0
 801e428:	f47f af73 	bne.w	801e312 <ip4_input+0xd6>
      IP_STATS_INC(ip.drop);
 801e42c:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
    pbuf_free(p);
 801e430:	4630      	mov	r0, r6
      IP_STATS_INC(ip.drop);
 801e432:	3301      	adds	r3, #1
 801e434:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
    pbuf_free(p);
 801e438:	f7f8 f9f6 	bl	8016828 <pbuf_free>
    return ERR_OK;
 801e43c:	e717      	b.n	801e26e <ip4_input+0x32>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801e43e:	2a00      	cmp	r2, #0
 801e440:	d0de      	beq.n	801e400 <ip4_input+0x1c4>
 801e442:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801e446:	2b00      	cmp	r3, #0
 801e448:	d0da      	beq.n	801e400 <ip4_input+0x1c4>
 801e44a:	46c1      	mov	r9, r8
 801e44c:	e75f      	b.n	801e30e <ip4_input+0xd2>
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 801e44e:	197b      	adds	r3, r7, r5
 801e450:	885b      	ldrh	r3, [r3, #2]
 801e452:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 801e456:	d1d6      	bne.n	801e406 <ip4_input+0x1ca>
 801e458:	46c1      	mov	r9, r8
 801e45a:	e75a      	b.n	801e312 <ip4_input+0xd6>
      pbuf_free(p);
 801e45c:	4630      	mov	r0, r6
 801e45e:	f7f8 f9e3 	bl	8016828 <pbuf_free>
      IP_STATS_INC(ip.drop);
 801e462:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
 801e466:	3301      	adds	r3, #1
 801e468:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
      return ERR_OK;
 801e46c:	e6ff      	b.n	801e26e <ip4_input+0x32>
 801e46e:	f8da 3014 	ldr.w	r3, [sl, #20]
 801e472:	e72e      	b.n	801e2d2 <ip4_input+0x96>
        tcp_input(p, inp);
 801e474:	4641      	mov	r1, r8
 801e476:	4630      	mov	r0, r6
 801e478:	f7fa ff04 	bl	8019284 <tcp_input>
        break;
 801e47c:	e799      	b.n	801e3b2 <ip4_input+0x176>
        icmp_input(p, inp);
 801e47e:	4641      	mov	r1, r8
 801e480:	4630      	mov	r0, r6
 801e482:	f7ff fd8d 	bl	801dfa0 <icmp_input>
        break;
 801e486:	e794      	b.n	801e3b2 <ip4_input+0x176>
        udp_input(p, inp);
 801e488:	4641      	mov	r1, r8
 801e48a:	4630      	mov	r0, r6
 801e48c:	f7fd f98e 	bl	801b7ac <udp_input>
        break;
 801e490:	e78f      	b.n	801e3b2 <ip4_input+0x176>
 801e492:	bf00      	nop
 801e494:	2003e16c 	.word	0x2003e16c
 801e498:	2003e160 	.word	0x2003e160
 801e49c:	2002ea74 	.word	0x2002ea74

0801e4a0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801e4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e4a4:	461c      	mov	r4, r3
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801e4a6:	7b83      	ldrb	r3, [r0, #14]
{
 801e4a8:	b085      	sub	sp, #20
 801e4aa:	4606      	mov	r6, r0
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801e4ac:	2b01      	cmp	r3, #1
{
 801e4ae:	468a      	mov	sl, r1
 801e4b0:	4617      	mov	r7, r2
 801e4b2:	f89d 9038 	ldrb.w	r9, [sp, #56]	; 0x38
 801e4b6:	f89d b03c 	ldrb.w	fp, [sp, #60]	; 0x3c
 801e4ba:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801e4be:	d15f      	bne.n	801e580 <ip4_output_if_src+0xe0>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801e4c0:	2f00      	cmp	r7, #0
 801e4c2:	d066      	beq.n	801e592 <ip4_output_if_src+0xf2>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801e4c4:	2114      	movs	r1, #20
 801e4c6:	4630      	mov	r0, r6
 801e4c8:	f7f8 f96e 	bl	80167a8 <pbuf_add_header>
 801e4cc:	2800      	cmp	r0, #0
 801e4ce:	d17d      	bne.n	801e5cc <ip4_output_if_src+0x12c>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801e4d0:	8973      	ldrh	r3, [r6, #10]
    iphdr = (struct ip_hdr *)p->payload;
 801e4d2:	6875      	ldr	r5, [r6, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801e4d4:	2b13      	cmp	r3, #19
 801e4d6:	d965      	bls.n	801e5a4 <ip4_output_if_src+0x104>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801e4d8:	722c      	strb	r4, [r5, #8]
    IPH_PROTO_SET(iphdr, proto);
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801e4da:	ea4b 2404 	orr.w	r4, fp, r4, lsl #8
    IPH_PROTO_SET(iphdr, proto);
 801e4de:	f885 b009 	strb.w	fp, [r5, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801e4e2:	f04f 0c45 	mov.w	ip, #69	; 0x45
    ip4_addr_copy(iphdr->dest, *dest);
 801e4e6:	683b      	ldr	r3, [r7, #0]
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801e4e8:	1221      	asrs	r1, r4, #8
    IPH_TOS_SET(iphdr, tos);
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 801e4ea:	ea4f 2209 	mov.w	r2, r9, lsl #8
    IPH_TOS_SET(iphdr, tos);
 801e4ee:	f885 9001 	strb.w	r9, [r5, #1]
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
 801e4f2:	0c18      	lsrs	r0, r3, #16
    ip4_addr_copy(iphdr->dest, *dest);
 801e4f4:	612b      	str	r3, [r5, #16]
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801e4f6:	ea41 2404 	orr.w	r4, r1, r4, lsl #8
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 801e4fa:	ea42 020c 	orr.w	r2, r2, ip
 801e4fe:	fa10 f383 	uxtah	r3, r0, r3
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801e502:	f885 c000 	strb.w	ip, [r5]
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801e506:	b2a1      	uxth	r1, r4
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801e508:	8930      	ldrh	r0, [r6, #8]
 801e50a:	eb02 0903 	add.w	r9, r2, r3
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801e50e:	4c34      	ldr	r4, [pc, #208]	; (801e5e0 <ip4_output_if_src+0x140>)
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801e510:	9101      	str	r1, [sp, #4]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801e512:	f7f6 fb1b 	bl	8014b4c <lwip_htons>
    IPH_OFFSET_SET(iphdr, 0);
 801e516:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801e518:	4683      	mov	fp, r0
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801e51a:	8820      	ldrh	r0, [r4, #0]
    IPH_OFFSET_SET(iphdr, 0);
 801e51c:	71ab      	strb	r3, [r5, #6]
 801e51e:	71eb      	strb	r3, [r5, #7]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801e520:	f8a5 b002 	strh.w	fp, [r5, #2]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801e524:	f7f6 fb12 	bl	8014b4c <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801e528:	8823      	ldrh	r3, [r4, #0]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801e52a:	80a8      	strh	r0, [r5, #4]
    ++ip_id;
 801e52c:	3301      	adds	r3, #1

    if (src == NULL) {
 801e52e:	9901      	ldr	r1, [sp, #4]
    ++ip_id;
 801e530:	8023      	strh	r3, [r4, #0]
    if (src == NULL) {
 801e532:	f1ba 0f00 	cmp.w	sl, #0
 801e536:	d03d      	beq.n	801e5b4 <ip4_output_if_src+0x114>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801e538:	f8da 3000 	ldr.w	r3, [sl]
 801e53c:	60eb      	str	r3, [r5, #12]
    }

#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->src) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->src) >> 16;
 801e53e:	eb01 0409 	add.w	r4, r1, r9
 801e542:	445c      	add	r4, fp
 801e544:	4420      	add	r0, r4
 801e546:	fa10 f083 	uxtah	r0, r0, r3
 801e54a:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    chk_sum = (chk_sum >> 16) + (chk_sum & 0xFFFF);
 801e54e:	b283      	uxth	r3, r0
 801e550:	eb03 4010 	add.w	r0, r3, r0, lsr #16
    chk_sum = (chk_sum >> 16) + chk_sum;
 801e554:	eb00 4010 	add.w	r0, r0, r0, lsr #16
    chk_sum = ~chk_sum;
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      iphdr->_chksum = (u16_t)chk_sum; /* network order */
 801e558:	43c0      	mvns	r0, r0
 801e55a:	8168      	strh	r0, [r5, #10]
    iphdr = (struct ip_hdr *)p->payload;
    ip4_addr_copy(dest_addr, iphdr->dest);
    dest = &dest_addr;
  }

  IP_STATS_INC(ip.xmit);
 801e55c:	4a21      	ldr	r2, [pc, #132]	; (801e5e4 <ip4_output_if_src+0x144>)
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801e55e:	f8b8 102c 	ldrh.w	r1, [r8, #44]	; 0x2c
  IP_STATS_INC(ip.xmit);
 801e562:	f8b2 3048 	ldrh.w	r3, [r2, #72]	; 0x48
 801e566:	3301      	adds	r3, #1
 801e568:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
    return ip4_frag(p, netif, dest);
 801e56c:	463a      	mov	r2, r7
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801e56e:	bb29      	cbnz	r1, 801e5bc <ip4_output_if_src+0x11c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801e570:	4631      	mov	r1, r6
 801e572:	f8d8 3014 	ldr.w	r3, [r8, #20]
 801e576:	4640      	mov	r0, r8
 801e578:	4798      	blx	r3
}
 801e57a:	b005      	add	sp, #20
 801e57c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801e580:	4b19      	ldr	r3, [pc, #100]	; (801e5e8 <ip4_output_if_src+0x148>)
 801e582:	f44f 7255 	mov.w	r2, #852	; 0x354
 801e586:	4919      	ldr	r1, [pc, #100]	; (801e5ec <ip4_output_if_src+0x14c>)
 801e588:	4819      	ldr	r0, [pc, #100]	; (801e5f0 <ip4_output_if_src+0x150>)
 801e58a:	f002 faa5 	bl	8020ad8 <iprintf>
  if (dest != LWIP_IP_HDRINCL) {
 801e58e:	2f00      	cmp	r7, #0
 801e590:	d198      	bne.n	801e4c4 <ip4_output_if_src+0x24>
    if (p->len < IP_HLEN) {
 801e592:	8973      	ldrh	r3, [r6, #10]
 801e594:	2b13      	cmp	r3, #19
 801e596:	d919      	bls.n	801e5cc <ip4_output_if_src+0x12c>
    ip4_addr_copy(dest_addr, iphdr->dest);
 801e598:	6873      	ldr	r3, [r6, #4]
 801e59a:	af04      	add	r7, sp, #16
 801e59c:	691b      	ldr	r3, [r3, #16]
 801e59e:	f847 3d04 	str.w	r3, [r7, #-4]!
 801e5a2:	e7db      	b.n	801e55c <ip4_output_if_src+0xbc>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801e5a4:	4b10      	ldr	r3, [pc, #64]	; (801e5e8 <ip4_output_if_src+0x148>)
 801e5a6:	f240 3289 	movw	r2, #905	; 0x389
 801e5aa:	4912      	ldr	r1, [pc, #72]	; (801e5f4 <ip4_output_if_src+0x154>)
 801e5ac:	4810      	ldr	r0, [pc, #64]	; (801e5f0 <ip4_output_if_src+0x150>)
 801e5ae:	f002 fa93 	bl	8020ad8 <iprintf>
 801e5b2:	e791      	b.n	801e4d8 <ip4_output_if_src+0x38>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801e5b4:	4b10      	ldr	r3, [pc, #64]	; (801e5f8 <ip4_output_if_src+0x158>)
 801e5b6:	681b      	ldr	r3, [r3, #0]
 801e5b8:	60eb      	str	r3, [r5, #12]
 801e5ba:	e7c0      	b.n	801e53e <ip4_output_if_src+0x9e>
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801e5bc:	8933      	ldrh	r3, [r6, #8]
 801e5be:	428b      	cmp	r3, r1
 801e5c0:	d9d6      	bls.n	801e570 <ip4_output_if_src+0xd0>
    return ip4_frag(p, netif, dest);
 801e5c2:	4641      	mov	r1, r8
 801e5c4:	4630      	mov	r0, r6
 801e5c6:	f000 fc91 	bl	801eeec <ip4_frag>
 801e5ca:	e7d6      	b.n	801e57a <ip4_output_if_src+0xda>
      IP_STATS_INC(ip.err);
 801e5cc:	4a05      	ldr	r2, [pc, #20]	; (801e5e4 <ip4_output_if_src+0x144>)
      return ERR_BUF;
 801e5ce:	f06f 0001 	mvn.w	r0, #1
      IP_STATS_INC(ip.err);
 801e5d2:	f8b2 305c 	ldrh.w	r3, [r2, #92]	; 0x5c
 801e5d6:	3301      	adds	r3, #1
 801e5d8:	f8a2 305c 	strh.w	r3, [r2, #92]	; 0x5c
      return ERR_BUF;
 801e5dc:	e7cd      	b.n	801e57a <ip4_output_if_src+0xda>
 801e5de:	bf00      	nop
 801e5e0:	2002a746 	.word	0x2002a746
 801e5e4:	2003e16c 	.word	0x2003e16c
 801e5e8:	0803f6bc 	.word	0x0803f6bc
 801e5ec:	0803f6f0 	.word	0x0803f6f0
 801e5f0:	08026a84 	.word	0x08026a84
 801e5f4:	0803f6fc 	.word	0x0803f6fc
 801e5f8:	0803f774 	.word	0x0803f774

0801e5fc <ip4_output_if>:
{
 801e5fc:	b4f0      	push	{r4, r5, r6, r7}
 801e5fe:	9c06      	ldr	r4, [sp, #24]
 801e600:	f89d 5010 	ldrb.w	r5, [sp, #16]
 801e604:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801e608:	b11a      	cbz	r2, 801e612 <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 801e60a:	b109      	cbz	r1, 801e610 <ip4_output_if+0x14>
 801e60c:	680f      	ldr	r7, [r1, #0]
 801e60e:	b907      	cbnz	r7, 801e612 <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 801e610:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801e612:	9504      	str	r5, [sp, #16]
 801e614:	e9cd 6405 	strd	r6, r4, [sp, #20]
}
 801e618:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801e61a:	f7ff bf41 	b.w	801e4a0 <ip4_output_if_src>
 801e61e:	bf00      	nop

0801e620 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801e620:	1e43      	subs	r3, r0, #1
 801e622:	3303      	adds	r3, #3
 801e624:	d814      	bhi.n	801e650 <ip4_addr_isbroadcast_u32+0x30>
      (addr == IPADDR_ANY)) {
    return 1;
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801e626:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 801e62a:	f013 0302 	ands.w	r3, r3, #2
 801e62e:	d00d      	beq.n	801e64c <ip4_addr_isbroadcast_u32+0x2c>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801e630:	684b      	ldr	r3, [r1, #4]
 801e632:	4283      	cmp	r3, r0
 801e634:	d00a      	beq.n	801e64c <ip4_addr_isbroadcast_u32+0x2c>
    return 0;
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801e636:	688a      	ldr	r2, [r1, #8]
 801e638:	4043      	eors	r3, r0
 801e63a:	4213      	tst	r3, r2
 801e63c:	d106      	bne.n	801e64c <ip4_addr_isbroadcast_u32+0x2c>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801e63e:	43d2      	mvns	r2, r2
 801e640:	ea32 0300 	bics.w	r3, r2, r0
    return 1;
 801e644:	bf0c      	ite	eq
 801e646:	2001      	moveq	r0, #1
 801e648:	2000      	movne	r0, #0
 801e64a:	4770      	bx	lr
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 801e64c:	2000      	movs	r0, #0
  }
}
 801e64e:	4770      	bx	lr
    return 1;
 801e650:	2001      	movs	r0, #1
 801e652:	4770      	bx	lr

0801e654 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 801e654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e658:	b087      	sub	sp, #28
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;

  c = *cp;
 801e65a:	f890 b000 	ldrb.w	fp, [r0]
{
 801e65e:	4604      	mov	r4, r0
 801e660:	9101      	str	r1, [sp, #4]
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 801e662:	f001 fa55 	bl	801fb10 <__locale_ctype_ptr>
 801e666:	4458      	add	r0, fp
  u32_t *pp = parts;
 801e668:	f10d 0a08 	add.w	sl, sp, #8
    if (!lwip_isdigit(c)) {
 801e66c:	7842      	ldrb	r2, [r0, #1]
 801e66e:	0751      	lsls	r1, r2, #29
 801e670:	d542      	bpl.n	801e6f8 <ip4addr_aton+0xa4>
      return 0;
    }
    val = 0;
    base = 10;
    if (c == '0') {
 801e672:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
 801e676:	d044      	beq.n	801e702 <ip4addr_aton+0xae>
    base = 10;
 801e678:	f04f 080a 	mov.w	r8, #10
 801e67c:	4625      	mov	r5, r4
      c = *++cp;
      if (c == 'x' || c == 'X') {
        base = 16;
        c = *++cp;
      } else {
        base = 8;
 801e67e:	2400      	movs	r4, #0
 801e680:	e004      	b.n	801e68c <ip4addr_aton+0x38>
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
        val = (val * base) + (u32_t)(c - '0');
 801e682:	f1a1 0430 	sub.w	r4, r1, #48	; 0x30
        c = *++cp;
 801e686:	f895 b001 	ldrb.w	fp, [r5, #1]
 801e68a:	3501      	adds	r5, #1
      if (lwip_isdigit(c)) {
 801e68c:	f10b 0601 	add.w	r6, fp, #1
 801e690:	f001 fa3e 	bl	801fb10 <__locale_ctype_ptr>
      } else if (base == 16 && lwip_isxdigit(c)) {
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801e694:	f10b 070a 	add.w	r7, fp, #10
        val = (val * base) + (u32_t)(c - '0');
 801e698:	fb04 b108 	mla	r1, r4, r8, fp
      if (lwip_isdigit(c)) {
 801e69c:	5d82      	ldrb	r2, [r0, r6]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801e69e:	ea4f 1904 	mov.w	r9, r4, lsl #4
      if (lwip_isdigit(c)) {
 801e6a2:	0752      	lsls	r2, r2, #29
 801e6a4:	d4ed      	bmi.n	801e682 <ip4addr_aton+0x2e>
      } else if (base == 16 && lwip_isxdigit(c)) {
 801e6a6:	f1b8 0f10 	cmp.w	r8, #16
 801e6aa:	d114      	bne.n	801e6d6 <ip4addr_aton+0x82>
 801e6ac:	f001 fa30 	bl	801fb10 <__locale_ctype_ptr>
 801e6b0:	5d82      	ldrb	r2, [r0, r6]
 801e6b2:	f012 0f44 	tst.w	r2, #68	; 0x44
 801e6b6:	d00e      	beq.n	801e6d6 <ip4addr_aton+0x82>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801e6b8:	f001 fa2a 	bl	801fb10 <__locale_ctype_ptr>
 801e6bc:	5d82      	ldrb	r2, [r0, r6]
        c = *++cp;
 801e6be:	f895 b001 	ldrb.w	fp, [r5, #1]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801e6c2:	f002 0203 	and.w	r2, r2, #3
 801e6c6:	2a02      	cmp	r2, #2
 801e6c8:	bf0c      	ite	eq
 801e6ca:	2461      	moveq	r4, #97	; 0x61
 801e6cc:	2441      	movne	r4, #65	; 0x41
 801e6ce:	1b3c      	subs	r4, r7, r4
 801e6d0:	ea44 0409 	orr.w	r4, r4, r9
 801e6d4:	e7d9      	b.n	801e68a <ip4addr_aton+0x36>
      } else {
        break;
      }
    }
    if (c == '.') {
 801e6d6:	f1bb 0f2e 	cmp.w	fp, #46	; 0x2e
 801e6da:	d122      	bne.n	801e722 <ip4addr_aton+0xce>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 801e6dc:	ab05      	add	r3, sp, #20
 801e6de:	459a      	cmp	sl, r3
 801e6e0:	d00a      	beq.n	801e6f8 <ip4addr_aton+0xa4>
        return 0;
      }
      *pp++ = val;
      c = *++cp;
 801e6e2:	f895 b001 	ldrb.w	fp, [r5, #1]
      *pp++ = val;
 801e6e6:	f84a 4b04 	str.w	r4, [sl], #4
    if (!lwip_isdigit(c)) {
 801e6ea:	f001 fa11 	bl	801fb10 <__locale_ctype_ptr>
 801e6ee:	4458      	add	r0, fp
      c = *++cp;
 801e6f0:	1c6c      	adds	r4, r5, #1
    if (!lwip_isdigit(c)) {
 801e6f2:	7842      	ldrb	r2, [r0, #1]
 801e6f4:	0751      	lsls	r1, r2, #29
 801e6f6:	d4bc      	bmi.n	801e672 <ip4addr_aton+0x1e>
      return 0;
 801e6f8:	2300      	movs	r3, #0
  }
  if (addr) {
    ip4_addr_set_u32(addr, lwip_htonl(val));
  }
  return 1;
}
 801e6fa:	4618      	mov	r0, r3
 801e6fc:	b007      	add	sp, #28
 801e6fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      c = *++cp;
 801e702:	f894 b001 	ldrb.w	fp, [r4, #1]
      if (c == 'x' || c == 'X') {
 801e706:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801e70a:	2a58      	cmp	r2, #88	; 0x58
 801e70c:	d003      	beq.n	801e716 <ip4addr_aton+0xc2>
      c = *++cp;
 801e70e:	3401      	adds	r4, #1
        base = 8;
 801e710:	f04f 0808 	mov.w	r8, #8
 801e714:	e7b2      	b.n	801e67c <ip4addr_aton+0x28>
        c = *++cp;
 801e716:	f894 b002 	ldrb.w	fp, [r4, #2]
        base = 16;
 801e71a:	f04f 0810 	mov.w	r8, #16
        c = *++cp;
 801e71e:	3402      	adds	r4, #2
 801e720:	e7ac      	b.n	801e67c <ip4addr_aton+0x28>
  if (c != '\0' && !lwip_isspace(c)) {
 801e722:	f1bb 0f00 	cmp.w	fp, #0
 801e726:	d12c      	bne.n	801e782 <ip4addr_aton+0x12e>
  switch (pp - parts + 1) {
 801e728:	ab02      	add	r3, sp, #8
 801e72a:	ebaa 0303 	sub.w	r3, sl, r3
 801e72e:	109b      	asrs	r3, r3, #2
 801e730:	3301      	adds	r3, #1
 801e732:	2b04      	cmp	r3, #4
 801e734:	d844      	bhi.n	801e7c0 <ip4addr_aton+0x16c>
 801e736:	a201      	add	r2, pc, #4	; (adr r2, 801e73c <ip4addr_aton+0xe8>)
 801e738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e73c:	0801e6fb 	.word	0x0801e6fb
 801e740:	0801e773 	.word	0x0801e773
 801e744:	0801e7af 	.word	0x0801e7af
 801e748:	0801e793 	.word	0x0801e793
 801e74c:	0801e751 	.word	0x0801e751
      if (val > 0xff) {
 801e750:	2cff      	cmp	r4, #255	; 0xff
 801e752:	d8d1      	bhi.n	801e6f8 <ip4addr_aton+0xa4>
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 801e754:	9902      	ldr	r1, [sp, #8]
 801e756:	29ff      	cmp	r1, #255	; 0xff
 801e758:	d8ce      	bhi.n	801e6f8 <ip4addr_aton+0xa4>
 801e75a:	9b03      	ldr	r3, [sp, #12]
 801e75c:	2bff      	cmp	r3, #255	; 0xff
 801e75e:	d8cb      	bhi.n	801e6f8 <ip4addr_aton+0xa4>
 801e760:	9a04      	ldr	r2, [sp, #16]
 801e762:	2aff      	cmp	r2, #255	; 0xff
 801e764:	d8c8      	bhi.n	801e6f8 <ip4addr_aton+0xa4>
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 801e766:	041b      	lsls	r3, r3, #16
 801e768:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 801e76c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 801e770:	431c      	orrs	r4, r3
  if (addr) {
 801e772:	9d01      	ldr	r5, [sp, #4]
 801e774:	b15d      	cbz	r5, 801e78e <ip4addr_aton+0x13a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801e776:	4620      	mov	r0, r4
 801e778:	f7f6 f9ec 	bl	8014b54 <lwip_htonl>
  return 1;
 801e77c:	2301      	movs	r3, #1
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801e77e:	6028      	str	r0, [r5, #0]
 801e780:	e7bb      	b.n	801e6fa <ip4addr_aton+0xa6>
  if (c != '\0' && !lwip_isspace(c)) {
 801e782:	f001 f9c5 	bl	801fb10 <__locale_ctype_ptr>
 801e786:	5d83      	ldrb	r3, [r0, r6]
 801e788:	071b      	lsls	r3, r3, #28
 801e78a:	d4cd      	bmi.n	801e728 <ip4addr_aton+0xd4>
 801e78c:	e7b4      	b.n	801e6f8 <ip4addr_aton+0xa4>
  return 1;
 801e78e:	2301      	movs	r3, #1
 801e790:	e7b3      	b.n	801e6fa <ip4addr_aton+0xa6>
      if (val > 0xffff) {
 801e792:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 801e796:	d2af      	bcs.n	801e6f8 <ip4addr_aton+0xa4>
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801e798:	9a02      	ldr	r2, [sp, #8]
 801e79a:	2aff      	cmp	r2, #255	; 0xff
 801e79c:	d8ac      	bhi.n	801e6f8 <ip4addr_aton+0xa4>
 801e79e:	9b03      	ldr	r3, [sp, #12]
 801e7a0:	2bff      	cmp	r3, #255	; 0xff
 801e7a2:	d8a9      	bhi.n	801e6f8 <ip4addr_aton+0xa4>
      val |= (parts[0] << 24) | (parts[1] << 16);
 801e7a4:	041b      	lsls	r3, r3, #16
 801e7a6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 801e7aa:	431c      	orrs	r4, r3
      break;
 801e7ac:	e7e1      	b.n	801e772 <ip4addr_aton+0x11e>
      if (val > 0xffffffUL) {
 801e7ae:	f1b4 7f80 	cmp.w	r4, #16777216	; 0x1000000
 801e7b2:	d2a1      	bcs.n	801e6f8 <ip4addr_aton+0xa4>
      if (parts[0] > 0xff) {
 801e7b4:	9b02      	ldr	r3, [sp, #8]
 801e7b6:	2bff      	cmp	r3, #255	; 0xff
 801e7b8:	d89e      	bhi.n	801e6f8 <ip4addr_aton+0xa4>
      val |= parts[0] << 24;
 801e7ba:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
      break;
 801e7be:	e7d8      	b.n	801e772 <ip4addr_aton+0x11e>
      LWIP_ASSERT("unhandled", 0);
 801e7c0:	4b03      	ldr	r3, [pc, #12]	; (801e7d0 <ip4addr_aton+0x17c>)
 801e7c2:	22f9      	movs	r2, #249	; 0xf9
 801e7c4:	4903      	ldr	r1, [pc, #12]	; (801e7d4 <ip4addr_aton+0x180>)
 801e7c6:	4804      	ldr	r0, [pc, #16]	; (801e7d8 <ip4addr_aton+0x184>)
 801e7c8:	f002 f986 	bl	8020ad8 <iprintf>
      break;
 801e7cc:	e7d1      	b.n	801e772 <ip4addr_aton+0x11e>
 801e7ce:	bf00      	nop
 801e7d0:	0803f72c 	.word	0x0803f72c
 801e7d4:	0803f768 	.word	0x0803f768
 801e7d8:	08026a84 	.word	0x08026a84

0801e7dc <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801e7dc:	b538      	push	{r3, r4, r5, lr}
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801e7de:	4b0f      	ldr	r3, [pc, #60]	; (801e81c <ip_reass_dequeue_datagram+0x40>)
{
 801e7e0:	4604      	mov	r4, r0
  if (reassdatagrams == ipr) {
 801e7e2:	681a      	ldr	r2, [r3, #0]
 801e7e4:	4282      	cmp	r2, r0
 801e7e6:	d009      	beq.n	801e7fc <ip_reass_dequeue_datagram+0x20>
 801e7e8:	460d      	mov	r5, r1
    /* it was the first in the list */
    reassdatagrams = ipr->next;
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801e7ea:	b179      	cbz	r1, 801e80c <ip_reass_dequeue_datagram+0x30>
    prev->next = ipr->next;
 801e7ec:	6823      	ldr	r3, [r4, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801e7ee:	4621      	mov	r1, r4
 801e7f0:	2005      	movs	r0, #5
    prev->next = ipr->next;
 801e7f2:	602b      	str	r3, [r5, #0]
}
 801e7f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 801e7f8:	f7f7 bd3c 	b.w	8016274 <memp_free>
    reassdatagrams = ipr->next;
 801e7fc:	6802      	ldr	r2, [r0, #0]
  memp_free(MEMP_REASSDATA, ipr);
 801e7fe:	4621      	mov	r1, r4
 801e800:	2005      	movs	r0, #5
    reassdatagrams = ipr->next;
 801e802:	601a      	str	r2, [r3, #0]
}
 801e804:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 801e808:	f7f7 bd34 	b.w	8016274 <memp_free>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801e80c:	4b04      	ldr	r3, [pc, #16]	; (801e820 <ip_reass_dequeue_datagram+0x44>)
 801e80e:	f240 1245 	movw	r2, #325	; 0x145
 801e812:	4904      	ldr	r1, [pc, #16]	; (801e824 <ip_reass_dequeue_datagram+0x48>)
 801e814:	4804      	ldr	r0, [pc, #16]	; (801e828 <ip_reass_dequeue_datagram+0x4c>)
 801e816:	f002 f95f 	bl	8020ad8 <iprintf>
 801e81a:	e7e7      	b.n	801e7ec <ip_reass_dequeue_datagram+0x10>
 801e81c:	2002a74c 	.word	0x2002a74c
 801e820:	0803f858 	.word	0x0803f858
 801e824:	0803f894 	.word	0x0803f894
 801e828:	08026a84 	.word	0x08026a84

0801e82c <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801e82c:	4281      	cmp	r1, r0
{
 801e82e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e832:	4606      	mov	r6, r0
 801e834:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801e836:	d06b      	beq.n	801e910 <ip_reass_free_complete_datagram+0xe4>
  if (prev != NULL) {
 801e838:	b147      	cbz	r7, 801e84c <ip_reass_free_complete_datagram+0x20>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801e83a:	683b      	ldr	r3, [r7, #0]
 801e83c:	42b3      	cmp	r3, r6
 801e83e:	d005      	beq.n	801e84c <ip_reass_free_complete_datagram+0x20>
 801e840:	4b37      	ldr	r3, [pc, #220]	; (801e920 <ip_reass_free_complete_datagram+0xf4>)
 801e842:	22ad      	movs	r2, #173	; 0xad
 801e844:	4937      	ldr	r1, [pc, #220]	; (801e924 <ip_reass_free_complete_datagram+0xf8>)
 801e846:	4838      	ldr	r0, [pc, #224]	; (801e928 <ip_reass_free_complete_datagram+0xfc>)
 801e848:	f002 f946 	bl	8020ad8 <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801e84c:	6874      	ldr	r4, [r6, #4]
 801e84e:	6863      	ldr	r3, [r4, #4]
  if (iprh->start == 0) {
 801e850:	889a      	ldrh	r2, [r3, #4]
 801e852:	2a00      	cmp	r2, #0
 801e854:	d039      	beq.n	801e8ca <ip_reass_free_complete_datagram+0x9e>
  u16_t pbufs_freed = 0;
 801e856:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801e85a:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801e920 <ip_reass_free_complete_datagram+0xf4>
 801e85e:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 801e938 <ip_reass_free_complete_datagram+0x10c>
 801e862:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 801e928 <ip_reass_free_complete_datagram+0xfc>
 801e866:	e004      	b.n	801e872 <ip_reass_free_complete_datagram+0x46>
    pbuf_free(pcur);
 801e868:	4620      	mov	r0, r4
  while (p != NULL) {
 801e86a:	462c      	mov	r4, r5
    pbuf_free(pcur);
 801e86c:	f7f7 ffdc 	bl	8016828 <pbuf_free>
  while (p != NULL) {
 801e870:	b1b5      	cbz	r5, 801e8a0 <ip_reass_free_complete_datagram+0x74>
    iprh = (struct ip_reass_helper *)p->payload;
 801e872:	6863      	ldr	r3, [r4, #4]
    clen = pbuf_clen(pcur);
 801e874:	4620      	mov	r0, r4
    p = iprh->next_pbuf;
 801e876:	681d      	ldr	r5, [r3, #0]
    clen = pbuf_clen(pcur);
 801e878:	f7f8 f93e 	bl	8016af8 <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801e87c:	4483      	add	fp, r0
 801e87e:	f5bb 3f80 	cmp.w	fp, #65536	; 0x10000
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801e882:	fa1f fb8b 	uxth.w	fp, fp
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801e886:	dbef      	blt.n	801e868 <ip_reass_free_complete_datagram+0x3c>
 801e888:	4653      	mov	r3, sl
 801e88a:	22cc      	movs	r2, #204	; 0xcc
 801e88c:	4649      	mov	r1, r9
 801e88e:	4640      	mov	r0, r8
 801e890:	f002 f922 	bl	8020ad8 <iprintf>
    pbuf_free(pcur);
 801e894:	4620      	mov	r0, r4
  while (p != NULL) {
 801e896:	462c      	mov	r4, r5
    pbuf_free(pcur);
 801e898:	f7f7 ffc6 	bl	8016828 <pbuf_free>
  while (p != NULL) {
 801e89c:	2d00      	cmp	r5, #0
 801e89e:	d1e8      	bne.n	801e872 <ip_reass_free_complete_datagram+0x46>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801e8a0:	4c22      	ldr	r4, [pc, #136]	; (801e92c <ip_reass_free_complete_datagram+0x100>)
  ip_reass_dequeue_datagram(ipr, prev);
 801e8a2:	4639      	mov	r1, r7
 801e8a4:	4630      	mov	r0, r6
 801e8a6:	f7ff ff99 	bl	801e7dc <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801e8aa:	8823      	ldrh	r3, [r4, #0]
 801e8ac:	455b      	cmp	r3, fp
 801e8ae:	d206      	bcs.n	801e8be <ip_reass_free_complete_datagram+0x92>
 801e8b0:	4b1b      	ldr	r3, [pc, #108]	; (801e920 <ip_reass_free_complete_datagram+0xf4>)
 801e8b2:	22d2      	movs	r2, #210	; 0xd2
 801e8b4:	491e      	ldr	r1, [pc, #120]	; (801e930 <ip_reass_free_complete_datagram+0x104>)
 801e8b6:	481c      	ldr	r0, [pc, #112]	; (801e928 <ip_reass_free_complete_datagram+0xfc>)
 801e8b8:	f002 f90e 	bl	8020ad8 <iprintf>
 801e8bc:	8823      	ldrh	r3, [r4, #0]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801e8be:	eba3 030b 	sub.w	r3, r3, fp
}
 801e8c2:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801e8c4:	8023      	strh	r3, [r4, #0]
}
 801e8c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801e8ca:	4632      	mov	r2, r6
    ipr->p = iprh->next_pbuf;
 801e8cc:	6818      	ldr	r0, [r3, #0]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801e8ce:	2101      	movs	r1, #1
    ipr->p = iprh->next_pbuf;
 801e8d0:	6070      	str	r0, [r6, #4]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801e8d2:	4620      	mov	r0, r4
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801e8d4:	f852 5f08 	ldr.w	r5, [r2, #8]!
 801e8d8:	f8d2 8004 	ldr.w	r8, [r2, #4]
 801e8dc:	f8d2 e008 	ldr.w	lr, [r2, #8]
 801e8e0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 801e8e4:	601d      	str	r5, [r3, #0]
 801e8e6:	f8c3 8004 	str.w	r8, [r3, #4]
 801e8ea:	f8c3 e008 	str.w	lr, [r3, #8]
 801e8ee:	f8c3 c00c 	str.w	ip, [r3, #12]
 801e8f2:	6915      	ldr	r5, [r2, #16]
 801e8f4:	611d      	str	r5, [r3, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801e8f6:	f7ff fc4d 	bl	801e194 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801e8fa:	4620      	mov	r0, r4
 801e8fc:	f7f8 f8fc 	bl	8016af8 <pbuf_clen>
 801e900:	4683      	mov	fp, r0
    pbuf_free(p);
 801e902:	4620      	mov	r0, r4
 801e904:	f7f7 ff90 	bl	8016828 <pbuf_free>
 801e908:	6874      	ldr	r4, [r6, #4]
  while (p != NULL) {
 801e90a:	2c00      	cmp	r4, #0
 801e90c:	d1a5      	bne.n	801e85a <ip_reass_free_complete_datagram+0x2e>
 801e90e:	e7c7      	b.n	801e8a0 <ip_reass_free_complete_datagram+0x74>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801e910:	4b03      	ldr	r3, [pc, #12]	; (801e920 <ip_reass_free_complete_datagram+0xf4>)
 801e912:	22ab      	movs	r2, #171	; 0xab
 801e914:	4907      	ldr	r1, [pc, #28]	; (801e934 <ip_reass_free_complete_datagram+0x108>)
 801e916:	4804      	ldr	r0, [pc, #16]	; (801e928 <ip_reass_free_complete_datagram+0xfc>)
 801e918:	f002 f8de 	bl	8020ad8 <iprintf>
 801e91c:	e78c      	b.n	801e838 <ip_reass_free_complete_datagram+0xc>
 801e91e:	bf00      	nop
 801e920:	0803f858 	.word	0x0803f858
 801e924:	0803f8bc 	.word	0x0803f8bc
 801e928:	08026a84 	.word	0x08026a84
 801e92c:	2002a748 	.word	0x2002a748
 801e930:	0803f8f0 	.word	0x0803f8f0
 801e934:	0803f8b0 	.word	0x0803f8b0
 801e938:	0803f8d0 	.word	0x0803f8d0

0801e93c <ip_reass_remove_oldest_datagram>:
{
 801e93c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e940:	4605      	mov	r5, r0
 801e942:	460e      	mov	r6, r1
  int pbufs_freed = 0, pbufs_freed_current;
 801e944:	2700      	movs	r7, #0
 801e946:	f8df 8064 	ldr.w	r8, [pc, #100]	; 801e9ac <ip_reass_remove_oldest_datagram+0x70>
    r = reassdatagrams;
 801e94a:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 801e94e:	b1f3      	cbz	r3, 801e98e <ip_reass_remove_oldest_datagram+0x52>
    other_datagrams = 0;
 801e950:	2400      	movs	r4, #0
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801e952:	f8d5 e00c 	ldr.w	lr, [r5, #12]
    oldest_prev = NULL;
 801e956:	4621      	mov	r1, r4
    prev = NULL;
 801e958:	46a4      	mov	ip, r4
    oldest = NULL;
 801e95a:	4620      	mov	r0, r4
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801e95c:	695a      	ldr	r2, [r3, #20]
 801e95e:	4572      	cmp	r2, lr
 801e960:	d018      	beq.n	801e994 <ip_reass_remove_oldest_datagram+0x58>
        other_datagrams++;
 801e962:	3401      	adds	r4, #1
        if (oldest == NULL) {
 801e964:	b120      	cbz	r0, 801e970 <ip_reass_remove_oldest_datagram+0x34>
        } else if (r->timer <= oldest->timer) {
 801e966:	f893 901f 	ldrb.w	r9, [r3, #31]
 801e96a:	7fc2      	ldrb	r2, [r0, #31]
 801e96c:	4591      	cmp	r9, r2
 801e96e:	d801      	bhi.n	801e974 <ip_reass_remove_oldest_datagram+0x38>
 801e970:	4661      	mov	r1, ip
 801e972:	4618      	mov	r0, r3
      if (r->next != NULL) {
 801e974:	681a      	ldr	r2, [r3, #0]
 801e976:	469c      	mov	ip, r3
 801e978:	4613      	mov	r3, r2
 801e97a:	2a00      	cmp	r2, #0
 801e97c:	d1ee      	bne.n	801e95c <ip_reass_remove_oldest_datagram+0x20>
    if (oldest != NULL) {
 801e97e:	b110      	cbz	r0, 801e986 <ip_reass_remove_oldest_datagram+0x4a>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801e980:	f7ff ff54 	bl	801e82c <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 801e984:	4407      	add	r7, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801e986:	42b7      	cmp	r7, r6
 801e988:	da01      	bge.n	801e98e <ip_reass_remove_oldest_datagram+0x52>
 801e98a:	2c01      	cmp	r4, #1
 801e98c:	dcdd      	bgt.n	801e94a <ip_reass_remove_oldest_datagram+0xe>
}
 801e98e:	4638      	mov	r0, r7
 801e990:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801e994:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801e998:	699a      	ldr	r2, [r3, #24]
 801e99a:	454a      	cmp	r2, r9
 801e99c:	d1e1      	bne.n	801e962 <ip_reass_remove_oldest_datagram+0x26>
 801e99e:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 801e9a2:	88aa      	ldrh	r2, [r5, #4]
 801e9a4:	4591      	cmp	r9, r2
 801e9a6:	d1dc      	bne.n	801e962 <ip_reass_remove_oldest_datagram+0x26>
 801e9a8:	e7e4      	b.n	801e974 <ip_reass_remove_oldest_datagram+0x38>
 801e9aa:	bf00      	nop
 801e9ac:	2002a74c 	.word	0x2002a74c

0801e9b0 <ip_frag_free_pbuf_custom_ref>:
}

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801e9b0:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 801e9b2:	4604      	mov	r4, r0
 801e9b4:	b128      	cbz	r0, 801e9c2 <ip_frag_free_pbuf_custom_ref+0x12>
  memp_free(MEMP_FRAG_PBUF, p);
 801e9b6:	4621      	mov	r1, r4
 801e9b8:	2006      	movs	r0, #6
}
 801e9ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 801e9be:	f7f7 bc59 	b.w	8016274 <memp_free>
  LWIP_ASSERT("p != NULL", p != NULL);
 801e9c2:	4906      	ldr	r1, [pc, #24]	; (801e9dc <ip_frag_free_pbuf_custom_ref+0x2c>)
 801e9c4:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801e9c8:	4b05      	ldr	r3, [pc, #20]	; (801e9e0 <ip_frag_free_pbuf_custom_ref+0x30>)
 801e9ca:	4806      	ldr	r0, [pc, #24]	; (801e9e4 <ip_frag_free_pbuf_custom_ref+0x34>)
 801e9cc:	f002 f884 	bl	8020ad8 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801e9d0:	4621      	mov	r1, r4
 801e9d2:	2006      	movs	r0, #6
}
 801e9d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 801e9d8:	f7f7 bc4c 	b.w	8016274 <memp_free>
 801e9dc:	0803f128 	.word	0x0803f128
 801e9e0:	0803f858 	.word	0x0803f858
 801e9e4:	08026a84 	.word	0x08026a84

0801e9e8 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801e9e8:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801e9ea:	4604      	mov	r4, r0
 801e9ec:	b140      	cbz	r0, 801ea00 <ipfrag_free_pbuf_custom+0x18>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
  if (pcr->original != NULL) {
 801e9ee:	6960      	ldr	r0, [r4, #20]
 801e9f0:	b108      	cbz	r0, 801e9f6 <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 801e9f2:	f7f7 ff19 	bl	8016828 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801e9f6:	4620      	mov	r0, r4
}
 801e9f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ip_frag_free_pbuf_custom_ref(pcr);
 801e9fc:	f7ff bfd8 	b.w	801e9b0 <ip_frag_free_pbuf_custom_ref>
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801ea00:	4b03      	ldr	r3, [pc, #12]	; (801ea10 <ipfrag_free_pbuf_custom+0x28>)
 801ea02:	f240 22ce 	movw	r2, #718	; 0x2ce
 801ea06:	4903      	ldr	r1, [pc, #12]	; (801ea14 <ipfrag_free_pbuf_custom+0x2c>)
 801ea08:	4803      	ldr	r0, [pc, #12]	; (801ea18 <ipfrag_free_pbuf_custom+0x30>)
 801ea0a:	f002 f865 	bl	8020ad8 <iprintf>
 801ea0e:	e7ee      	b.n	801e9ee <ipfrag_free_pbuf_custom+0x6>
 801ea10:	0803f858 	.word	0x0803f858
 801ea14:	0803f914 	.word	0x0803f914
 801ea18:	08026a84 	.word	0x08026a84

0801ea1c <ip_reass_tmr>:
{
 801ea1c:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 801ea1e:	4b0a      	ldr	r3, [pc, #40]	; (801ea48 <ip_reass_tmr+0x2c>)
 801ea20:	6818      	ldr	r0, [r3, #0]
  while (r != NULL) {
 801ea22:	b180      	cbz	r0, 801ea46 <ip_reass_tmr+0x2a>
  struct ip_reassdata *r, *prev = NULL;
 801ea24:	2500      	movs	r5, #0
 801ea26:	e003      	b.n	801ea30 <ip_reass_tmr+0x14>
 801ea28:	4605      	mov	r5, r0
      r->timer--;
 801ea2a:	77c2      	strb	r2, [r0, #31]
  while (r != NULL) {
 801ea2c:	4620      	mov	r0, r4
 801ea2e:	b154      	cbz	r4, 801ea46 <ip_reass_tmr+0x2a>
    if (r->timer > 0) {
 801ea30:	7fc3      	ldrb	r3, [r0, #31]
 801ea32:	6804      	ldr	r4, [r0, #0]
      r->timer--;
 801ea34:	1e5a      	subs	r2, r3, #1
    if (r->timer > 0) {
 801ea36:	2b00      	cmp	r3, #0
 801ea38:	d1f6      	bne.n	801ea28 <ip_reass_tmr+0xc>
      ip_reass_free_complete_datagram(tmp, prev);
 801ea3a:	4629      	mov	r1, r5
 801ea3c:	f7ff fef6 	bl	801e82c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801ea40:	4620      	mov	r0, r4
 801ea42:	2c00      	cmp	r4, #0
 801ea44:	d1f4      	bne.n	801ea30 <ip_reass_tmr+0x14>
}
 801ea46:	bd38      	pop	{r3, r4, r5, pc}
 801ea48:	2002a74c 	.word	0x2002a74c

0801ea4c <ip4_reass>:
{
 801ea4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  IPFRAG_STATS_INC(ip_frag.recv);
 801ea50:	4eb7      	ldr	r6, [pc, #732]	; (801ed30 <ip4_reass+0x2e4>)
{
 801ea52:	b085      	sub	sp, #20
  fraghdr = (struct ip_hdr *)p->payload;
 801ea54:	6845      	ldr	r5, [r0, #4]
{
 801ea56:	4680      	mov	r8, r0
  IPFRAG_STATS_INC(ip_frag.recv);
 801ea58:	8e73      	ldrh	r3, [r6, #50]	; 0x32
 801ea5a:	3301      	adds	r3, #1
 801ea5c:	8673      	strh	r3, [r6, #50]	; 0x32
  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801ea5e:	782b      	ldrb	r3, [r5, #0]
 801ea60:	f003 030f 	and.w	r3, r3, #15
 801ea64:	2b05      	cmp	r3, #5
 801ea66:	f040 80f8 	bne.w	801ec5a <ip4_reass+0x20e>
  offset = IPH_OFFSET_BYTES(fraghdr);
 801ea6a:	88e8      	ldrh	r0, [r5, #6]
 801ea6c:	f7f6 f86e 	bl	8014b4c <lwip_htons>
 801ea70:	f3c0 030c 	ubfx	r3, r0, #0, #13
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801ea74:	8868      	ldrh	r0, [r5, #2]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801ea76:	00db      	lsls	r3, r3, #3
 801ea78:	9301      	str	r3, [sp, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801ea7a:	f7f6 f867 	bl	8014b4c <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 801ea7e:	782b      	ldrb	r3, [r5, #0]
 801ea80:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 801ea84:	009b      	lsls	r3, r3, #2
 801ea86:	4283      	cmp	r3, r0
 801ea88:	f200 80dc 	bhi.w	801ec44 <ip4_reass+0x1f8>
  len = (u16_t)(len - hlen);
 801ea8c:	1ac3      	subs	r3, r0, r3
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801ea8e:	f8df a2b4 	ldr.w	sl, [pc, #692]	; 801ed44 <ip4_reass+0x2f8>
  clen = pbuf_clen(p);
 801ea92:	4640      	mov	r0, r8
  len = (u16_t)(len - hlen);
 801ea94:	b29b      	uxth	r3, r3
 801ea96:	9302      	str	r3, [sp, #8]
  clen = pbuf_clen(p);
 801ea98:	f7f8 f82e 	bl	8016af8 <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801ea9c:	f8ba 3000 	ldrh.w	r3, [sl]
  clen = pbuf_clen(p);
 801eaa0:	4683      	mov	fp, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801eaa2:	4403      	add	r3, r0
 801eaa4:	2b0a      	cmp	r3, #10
 801eaa6:	f300 80de 	bgt.w	801ec66 <ip4_reass+0x21a>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801eaaa:	4ba2      	ldr	r3, [pc, #648]	; (801ed34 <ip4_reass+0x2e8>)
 801eaac:	681c      	ldr	r4, [r3, #0]
 801eaae:	2c00      	cmp	r4, #0
 801eab0:	f000 8094 	beq.w	801ebdc <ip4_reass+0x190>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801eab4:	68ea      	ldr	r2, [r5, #12]
 801eab6:	e003      	b.n	801eac0 <ip4_reass+0x74>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801eab8:	6824      	ldr	r4, [r4, #0]
 801eaba:	2c00      	cmp	r4, #0
 801eabc:	f000 808e 	beq.w	801ebdc <ip4_reass+0x190>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801eac0:	6963      	ldr	r3, [r4, #20]
 801eac2:	4293      	cmp	r3, r2
 801eac4:	d1f8      	bne.n	801eab8 <ip4_reass+0x6c>
 801eac6:	692b      	ldr	r3, [r5, #16]
 801eac8:	69a1      	ldr	r1, [r4, #24]
 801eaca:	4299      	cmp	r1, r3
 801eacc:	d1f4      	bne.n	801eab8 <ip4_reass+0x6c>
 801eace:	89a1      	ldrh	r1, [r4, #12]
 801ead0:	88ab      	ldrh	r3, [r5, #4]
 801ead2:	4299      	cmp	r1, r3
 801ead4:	d1f0      	bne.n	801eab8 <ip4_reass+0x6c>
      IPFRAG_STATS_INC(ip_frag.cachehit);
 801ead6:	f8b6 3046 	ldrh.w	r3, [r6, #70]	; 0x46
 801eada:	3301      	adds	r3, #1
 801eadc:	f8a6 3046 	strh.w	r3, [r6, #70]	; 0x46
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801eae0:	88e8      	ldrh	r0, [r5, #6]
 801eae2:	f7f6 f833 	bl	8014b4c <lwip_htons>
 801eae6:	f3c0 000c 	ubfx	r0, r0, #0, #13
 801eaea:	2800      	cmp	r0, #0
 801eaec:	f000 810d 	beq.w	801ed0a <ip4_reass+0x2be>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801eaf0:	88eb      	ldrh	r3, [r5, #6]
  if (is_last) {
 801eaf2:	f013 0320 	ands.w	r3, r3, #32
 801eaf6:	9303      	str	r3, [sp, #12]
 801eaf8:	d10b      	bne.n	801eb12 <ip4_reass+0xc6>
    u16_t datagram_len = (u16_t)(offset + len);
 801eafa:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801eafe:	18d3      	adds	r3, r2, r3
 801eb00:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801eb02:	429a      	cmp	r2, r3
 801eb04:	f200 808d 	bhi.w	801ec22 <ip4_reass+0x1d6>
 801eb08:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801eb0c:	4293      	cmp	r3, r2
 801eb0e:	f200 8088 	bhi.w	801ec22 <ip4_reass+0x1d6>
  fraghdr = (struct ip_hdr *)new_p->payload;
 801eb12:	f8d8 5004 	ldr.w	r5, [r8, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801eb16:	8868      	ldrh	r0, [r5, #2]
 801eb18:	f7f6 f818 	bl	8014b4c <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 801eb1c:	782b      	ldrb	r3, [r5, #0]
 801eb1e:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 801eb22:	009b      	lsls	r3, r3, #2
 801eb24:	4298      	cmp	r0, r3
 801eb26:	d37c      	bcc.n	801ec22 <ip4_reass+0x1d6>
  len = (u16_t)(len - hlen);
 801eb28:	1ac3      	subs	r3, r0, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 801eb2a:	88e8      	ldrh	r0, [r5, #6]
  len = (u16_t)(len - hlen);
 801eb2c:	b29d      	uxth	r5, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 801eb2e:	f7f6 f80d 	bl	8014b4c <lwip_htons>
 801eb32:	f3c0 000c 	ubfx	r0, r0, #0, #13
  iprh = (struct ip_reass_helper *)new_p->payload;
 801eb36:	f8d8 9004 	ldr.w	r9, [r8, #4]
  iprh->next_pbuf = NULL;
 801eb3a:	2200      	movs	r2, #0
  offset = IPH_OFFSET_BYTES(fraghdr);
 801eb3c:	00c0      	lsls	r0, r0, #3
  iprh->next_pbuf = NULL;
 801eb3e:	f889 2000 	strb.w	r2, [r9]
  iprh->end = (u16_t)(offset + len);
 801eb42:	eb05 0c00 	add.w	ip, r5, r0
  iprh->next_pbuf = NULL;
 801eb46:	f889 2001 	strb.w	r2, [r9, #1]
 801eb4a:	f889 2002 	strb.w	r2, [r9, #2]
  iprh->end = (u16_t)(offset + len);
 801eb4e:	fa1f fc8c 	uxth.w	ip, ip
  iprh->next_pbuf = NULL;
 801eb52:	f889 2003 	strb.w	r2, [r9, #3]
  iprh->start = offset;
 801eb56:	f8a9 0004 	strh.w	r0, [r9, #4]
  if (iprh->end < offset) {
 801eb5a:	4560      	cmp	r0, ip
  iprh->end = (u16_t)(offset + len);
 801eb5c:	f8a9 c006 	strh.w	ip, [r9, #6]
 801eb60:	6863      	ldr	r3, [r4, #4]
  if (iprh->end < offset) {
 801eb62:	d85f      	bhi.n	801ec24 <ip4_reass+0x1d8>
  for (q = ipr->p; q != NULL;) {
 801eb64:	2b00      	cmp	r3, #0
 801eb66:	f000 818c 	beq.w	801ee82 <ip4_reass+0x436>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801eb6a:	685d      	ldr	r5, [r3, #4]
    if (iprh->start < iprh_tmp->start) {
 801eb6c:	88aa      	ldrh	r2, [r5, #4]
 801eb6e:	4290      	cmp	r0, r2
 801eb70:	f0c0 80b9 	bcc.w	801ece6 <ip4_reass+0x29a>
    } else if (iprh->start == iprh_tmp->start) {
 801eb74:	d066      	beq.n	801ec44 <ip4_reass+0x1f8>
    } else if (iprh->start < iprh_tmp->end) {
 801eb76:	88eb      	ldrh	r3, [r5, #6]
 801eb78:	4283      	cmp	r3, r0
 801eb7a:	d863      	bhi.n	801ec44 <ip4_reass+0x1f8>
    q = iprh_tmp->next_pbuf;
 801eb7c:	682a      	ldr	r2, [r5, #0]
  int valid = 1;
 801eb7e:	2701      	movs	r7, #1
  for (q = ipr->p; q != NULL;) {
 801eb80:	b182      	cbz	r2, 801eba4 <ip4_reass+0x158>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801eb82:	6853      	ldr	r3, [r2, #4]
    if (iprh->start < iprh_tmp->start) {
 801eb84:	8899      	ldrh	r1, [r3, #4]
 801eb86:	4288      	cmp	r0, r1
 801eb88:	f0c0 808c 	bcc.w	801eca4 <ip4_reass+0x258>
    } else if (iprh->start == iprh_tmp->start) {
 801eb8c:	d05a      	beq.n	801ec44 <ip4_reass+0x1f8>
    } else if (iprh->start < iprh_tmp->end) {
 801eb8e:	88da      	ldrh	r2, [r3, #6]
 801eb90:	4282      	cmp	r2, r0
 801eb92:	d857      	bhi.n	801ec44 <ip4_reass+0x1f8>
        if (iprh_prev->end != iprh_tmp->start) {
 801eb94:	88ea      	ldrh	r2, [r5, #6]
          valid = 0;
 801eb96:	461d      	mov	r5, r3
 801eb98:	428a      	cmp	r2, r1
 801eb9a:	bf18      	it	ne
 801eb9c:	2700      	movne	r7, #0
    q = iprh_tmp->next_pbuf;
 801eb9e:	682a      	ldr	r2, [r5, #0]
  for (q = ipr->p; q != NULL;) {
 801eba0:	2a00      	cmp	r2, #0
 801eba2:	d1ee      	bne.n	801eb82 <ip4_reass+0x136>
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801eba4:	88eb      	ldrh	r3, [r5, #6]
 801eba6:	4298      	cmp	r0, r3
 801eba8:	f0c0 8179 	bcc.w	801ee9e <ip4_reass+0x452>
      if (iprh_prev->end != iprh->start) {
 801ebac:	4298      	cmp	r0, r3
      iprh_prev->next_pbuf = new_p;
 801ebae:	f8c5 8000 	str.w	r8, [r5]
      if (iprh_prev->end != iprh->start) {
 801ebb2:	f000 8082 	beq.w	801ecba <ip4_reass+0x26e>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ebb6:	9b03      	ldr	r3, [sp, #12]
 801ebb8:	2b00      	cmp	r3, #0
 801ebba:	f040 813a 	bne.w	801ee32 <ip4_reass+0x3e6>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801ebbe:	f8ba 3000 	ldrh.w	r3, [sl]
 801ebc2:	449b      	add	fp, r3
 801ebc4:	f8aa b000 	strh.w	fp, [sl]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801ebc8:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 801ebca:	e9dd 2101 	ldrd	r2, r1, [sp, #4]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801ebce:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 801ebd2:	440a      	add	r2, r1
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801ebd4:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 801ebd6:	83a2      	strh	r2, [r4, #28]
  return NULL;
 801ebd8:	2700      	movs	r7, #0
 801ebda:	e03a      	b.n	801ec52 <ip4_reass+0x206>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801ebdc:	f44f 728f 	mov.w	r2, #286	; 0x11e
 801ebe0:	4955      	ldr	r1, [pc, #340]	; (801ed38 <ip4_reass+0x2ec>)
 801ebe2:	2005      	movs	r0, #5
 801ebe4:	f7f7 fb22 	bl	801622c <memp_malloc_fn>
  if (ipr == NULL) {
 801ebe8:	4604      	mov	r4, r0
 801ebea:	2800      	cmp	r0, #0
 801ebec:	d04a      	beq.n	801ec84 <ip4_reass+0x238>
  ipr->next = reassdatagrams;
 801ebee:	4951      	ldr	r1, [pc, #324]	; (801ed34 <ip4_reass+0x2e8>)
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801ebf0:	2200      	movs	r2, #0
  ipr->timer = IP_REASS_MAXAGE;
 801ebf2:	270f      	movs	r7, #15
  ipr->next = reassdatagrams;
 801ebf4:	6809      	ldr	r1, [r1, #0]
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801ebf6:	60a2      	str	r2, [r4, #8]
 801ebf8:	60e2      	str	r2, [r4, #12]
 801ebfa:	6122      	str	r2, [r4, #16]
 801ebfc:	6162      	str	r2, [r4, #20]
 801ebfe:	61a2      	str	r2, [r4, #24]
 801ec00:	61e2      	str	r2, [r4, #28]
 801ec02:	6062      	str	r2, [r4, #4]
  ipr->timer = IP_REASS_MAXAGE;
 801ec04:	77e7      	strb	r7, [r4, #31]
  ipr->next = reassdatagrams;
 801ec06:	6021      	str	r1, [r4, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801ec08:	682b      	ldr	r3, [r5, #0]
 801ec0a:	68a9      	ldr	r1, [r5, #8]
 801ec0c:	686f      	ldr	r7, [r5, #4]
 801ec0e:	68ea      	ldr	r2, [r5, #12]
 801ec10:	6121      	str	r1, [r4, #16]
 801ec12:	60a3      	str	r3, [r4, #8]
 801ec14:	60e7      	str	r7, [r4, #12]
 801ec16:	6162      	str	r2, [r4, #20]
  reassdatagrams = ipr;
 801ec18:	4946      	ldr	r1, [pc, #280]	; (801ed34 <ip4_reass+0x2e8>)
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801ec1a:	692b      	ldr	r3, [r5, #16]
  reassdatagrams = ipr;
 801ec1c:	600c      	str	r4, [r1, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801ec1e:	61a3      	str	r3, [r4, #24]
 801ec20:	e766      	b.n	801eaf0 <ip4_reass+0xa4>
 801ec22:	6863      	ldr	r3, [r4, #4]
  if (ipr->p == NULL) {
 801ec24:	b973      	cbnz	r3, 801ec44 <ip4_reass+0x1f8>
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801ec26:	4b43      	ldr	r3, [pc, #268]	; (801ed34 <ip4_reass+0x2e8>)
 801ec28:	681b      	ldr	r3, [r3, #0]
 801ec2a:	42a3      	cmp	r3, r4
 801ec2c:	d006      	beq.n	801ec3c <ip4_reass+0x1f0>
 801ec2e:	4b42      	ldr	r3, [pc, #264]	; (801ed38 <ip4_reass+0x2ec>)
 801ec30:	f240 22ab 	movw	r2, #683	; 0x2ab
 801ec34:	4941      	ldr	r1, [pc, #260]	; (801ed3c <ip4_reass+0x2f0>)
 801ec36:	4842      	ldr	r0, [pc, #264]	; (801ed40 <ip4_reass+0x2f4>)
 801ec38:	f001 ff4e 	bl	8020ad8 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801ec3c:	4620      	mov	r0, r4
 801ec3e:	2100      	movs	r1, #0
 801ec40:	f7ff fdcc 	bl	801e7dc <ip_reass_dequeue_datagram>
  IPFRAG_STATS_INC(ip_frag.drop);
 801ec44:	8ef3      	ldrh	r3, [r6, #54]	; 0x36
  pbuf_free(p);
 801ec46:	4640      	mov	r0, r8
  return NULL;
 801ec48:	2700      	movs	r7, #0
  IPFRAG_STATS_INC(ip_frag.drop);
 801ec4a:	3301      	adds	r3, #1
 801ec4c:	86f3      	strh	r3, [r6, #54]	; 0x36
  pbuf_free(p);
 801ec4e:	f7f7 fdeb 	bl	8016828 <pbuf_free>
}
 801ec52:	4638      	mov	r0, r7
 801ec54:	b005      	add	sp, #20
 801ec56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    IPFRAG_STATS_INC(ip_frag.err);
 801ec5a:	f8b6 3044 	ldrh.w	r3, [r6, #68]	; 0x44
 801ec5e:	3301      	adds	r3, #1
 801ec60:	f8a6 3044 	strh.w	r3, [r6, #68]	; 0x44
    goto nullreturn;
 801ec64:	e7ee      	b.n	801ec44 <ip4_reass+0x1f8>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801ec66:	4601      	mov	r1, r0
 801ec68:	4628      	mov	r0, r5
 801ec6a:	f7ff fe67 	bl	801e93c <ip_reass_remove_oldest_datagram>
 801ec6e:	b128      	cbz	r0, 801ec7c <ip4_reass+0x230>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801ec70:	f8ba 3000 	ldrh.w	r3, [sl]
 801ec74:	445b      	add	r3, fp
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801ec76:	2b0a      	cmp	r3, #10
 801ec78:	f77f af17 	ble.w	801eaaa <ip4_reass+0x5e>
      IPFRAG_STATS_INC(ip_frag.memerr);
 801ec7c:	8fb3      	ldrh	r3, [r6, #60]	; 0x3c
 801ec7e:	3301      	adds	r3, #1
 801ec80:	87b3      	strh	r3, [r6, #60]	; 0x3c
 801ec82:	e7df      	b.n	801ec44 <ip4_reass+0x1f8>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801ec84:	4659      	mov	r1, fp
 801ec86:	4628      	mov	r0, r5
 801ec88:	f7ff fe58 	bl	801e93c <ip_reass_remove_oldest_datagram>
 801ec8c:	4583      	cmp	fp, r0
 801ec8e:	dcf5      	bgt.n	801ec7c <ip4_reass+0x230>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801ec90:	f44f 7291 	mov.w	r2, #290	; 0x122
 801ec94:	4928      	ldr	r1, [pc, #160]	; (801ed38 <ip4_reass+0x2ec>)
 801ec96:	2005      	movs	r0, #5
 801ec98:	f7f7 fac8 	bl	801622c <memp_malloc_fn>
    if (ipr == NULL)
 801ec9c:	4604      	mov	r4, r0
 801ec9e:	2800      	cmp	r0, #0
 801eca0:	d1a5      	bne.n	801ebee <ip4_reass+0x1a2>
 801eca2:	e7eb      	b.n	801ec7c <ip4_reass+0x230>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801eca4:	458c      	cmp	ip, r1
      iprh->next_pbuf = q;
 801eca6:	f8c9 2000 	str.w	r2, [r9]
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801ecaa:	88eb      	ldrh	r3, [r5, #6]
 801ecac:	d8ca      	bhi.n	801ec44 <ip4_reass+0x1f8>
 801ecae:	4298      	cmp	r0, r3
 801ecb0:	d3c8      	bcc.n	801ec44 <ip4_reass+0x1f8>
        iprh_prev->next_pbuf = new_p;
 801ecb2:	f8c5 8000 	str.w	r8, [r5]
        if (iprh_prev->end != iprh->start) {
 801ecb6:	f47f af7e 	bne.w	801ebb6 <ip4_reass+0x16a>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ecba:	9b03      	ldr	r3, [sp, #12]
 801ecbc:	2b00      	cmp	r3, #0
 801ecbe:	d043      	beq.n	801ed48 <ip4_reass+0x2fc>
 801ecc0:	7fa3      	ldrb	r3, [r4, #30]
 801ecc2:	07d9      	lsls	r1, r3, #31
 801ecc4:	d51a      	bpl.n	801ecfc <ip4_reass+0x2b0>
    if (valid) {
 801ecc6:	2f00      	cmp	r7, #0
 801ecc8:	f000 80b7 	beq.w	801ee3a <ip4_reass+0x3ee>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801eccc:	6863      	ldr	r3, [r4, #4]
 801ecce:	2b00      	cmp	r3, #0
 801ecd0:	d141      	bne.n	801ed56 <ip4_reass+0x30a>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801ecd2:	f8ba 3000 	ldrh.w	r3, [sl]
 801ecd6:	449b      	add	fp, r3
  if (is_last) {
 801ecd8:	9b03      	ldr	r3, [sp, #12]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801ecda:	f8aa b000 	strh.w	fp, [sl]
  if (is_last) {
 801ecde:	2b00      	cmp	r3, #0
 801ece0:	f43f af72 	beq.w	801ebc8 <ip4_reass+0x17c>
 801ece4:	e778      	b.n	801ebd8 <ip4_reass+0x18c>
        if (iprh->end > iprh_tmp->start) {
 801ece6:	4594      	cmp	ip, r2
      iprh->next_pbuf = q;
 801ece8:	f8c9 3000 	str.w	r3, [r9]
        if (iprh->end > iprh_tmp->start) {
 801ecec:	d8aa      	bhi.n	801ec44 <ip4_reass+0x1f8>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ecee:	9b03      	ldr	r3, [sp, #12]
        ipr->p = new_p;
 801ecf0:	f8c4 8004 	str.w	r8, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ecf4:	b35b      	cbz	r3, 801ed4e <ip4_reass+0x302>
 801ecf6:	7fa3      	ldrb	r3, [r4, #30]
 801ecf8:	07db      	lsls	r3, r3, #31
 801ecfa:	d4e7      	bmi.n	801eccc <ip4_reass+0x280>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801ecfc:	f8ba 3000 	ldrh.w	r3, [sl]
  return NULL;
 801ed00:	2700      	movs	r7, #0
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801ed02:	449b      	add	fp, r3
 801ed04:	f8aa b000 	strh.w	fp, [sl]
 801ed08:	e7a3      	b.n	801ec52 <ip4_reass+0x206>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801ed0a:	89e0      	ldrh	r0, [r4, #14]
 801ed0c:	f7f5 ff1e 	bl	8014b4c <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ed10:	f3c0 000c 	ubfx	r0, r0, #0, #13
 801ed14:	2800      	cmp	r0, #0
 801ed16:	f43f aeeb 	beq.w	801eaf0 <ip4_reass+0xa4>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801ed1a:	682a      	ldr	r2, [r5, #0]
 801ed1c:	686f      	ldr	r7, [r5, #4]
 801ed1e:	68a8      	ldr	r0, [r5, #8]
 801ed20:	68e9      	ldr	r1, [r5, #12]
 801ed22:	60a2      	str	r2, [r4, #8]
 801ed24:	60e7      	str	r7, [r4, #12]
 801ed26:	6120      	str	r0, [r4, #16]
 801ed28:	6161      	str	r1, [r4, #20]
 801ed2a:	692a      	ldr	r2, [r5, #16]
 801ed2c:	61a2      	str	r2, [r4, #24]
 801ed2e:	e6df      	b.n	801eaf0 <ip4_reass+0xa4>
 801ed30:	2003e16c 	.word	0x2003e16c
 801ed34:	2002a74c 	.word	0x2002a74c
 801ed38:	0803f858 	.word	0x0803f858
 801ed3c:	0803f838 	.word	0x0803f838
 801ed40:	08026a84 	.word	0x08026a84
 801ed44:	2002a748 	.word	0x2002a748
    if (valid) {
 801ed48:	2f00      	cmp	r7, #0
 801ed4a:	f43f af38 	beq.w	801ebbe <ip4_reass+0x172>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801ed4e:	6863      	ldr	r3, [r4, #4]
 801ed50:	2b00      	cmp	r3, #0
 801ed52:	f43f af34 	beq.w	801ebbe <ip4_reass+0x172>
 801ed56:	6858      	ldr	r0, [r3, #4]
 801ed58:	8883      	ldrh	r3, [r0, #4]
 801ed5a:	2b00      	cmp	r3, #0
 801ed5c:	d1b9      	bne.n	801ecd2 <ip4_reass+0x286>
        q = iprh->next_pbuf;
 801ed5e:	f8d9 3000 	ldr.w	r3, [r9]
        while (q != NULL) {
 801ed62:	2b00      	cmp	r3, #0
 801ed64:	f000 80a6 	beq.w	801eeb4 <ip4_reass+0x468>
          iprh = (struct ip_reass_helper *)q->payload;
 801ed68:	685d      	ldr	r5, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 801ed6a:	f8b9 3006 	ldrh.w	r3, [r9, #6]
 801ed6e:	88aa      	ldrh	r2, [r5, #4]
 801ed70:	429a      	cmp	r2, r3
 801ed72:	d006      	beq.n	801ed82 <ip4_reass+0x336>
 801ed74:	e7ad      	b.n	801ecd2 <ip4_reass+0x286>
          iprh = (struct ip_reass_helper *)q->payload;
 801ed76:	685b      	ldr	r3, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 801ed78:	88e9      	ldrh	r1, [r5, #6]
 801ed7a:	889a      	ldrh	r2, [r3, #4]
 801ed7c:	461d      	mov	r5, r3
 801ed7e:	4291      	cmp	r1, r2
 801ed80:	d1a7      	bne.n	801ecd2 <ip4_reass+0x286>
          q = iprh->next_pbuf;
 801ed82:	682b      	ldr	r3, [r5, #0]
        while (q != NULL) {
 801ed84:	2b00      	cmp	r3, #0
 801ed86:	d1f6      	bne.n	801ed76 <ip4_reass+0x32a>
          LWIP_ASSERT("sanity check",
 801ed88:	4285      	cmp	r5, r0
 801ed8a:	d10f      	bne.n	801edac <ip4_reass+0x360>
 801ed8c:	4b50      	ldr	r3, [pc, #320]	; (801eed0 <ip4_reass+0x484>)
 801ed8e:	f240 12e1 	movw	r2, #481	; 0x1e1
 801ed92:	4950      	ldr	r1, [pc, #320]	; (801eed4 <ip4_reass+0x488>)
 801ed94:	4850      	ldr	r0, [pc, #320]	; (801eed8 <ip4_reass+0x48c>)
 801ed96:	f001 fe9f 	bl	8020ad8 <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801ed9a:	682b      	ldr	r3, [r5, #0]
 801ed9c:	b133      	cbz	r3, 801edac <ip4_reass+0x360>
 801ed9e:	4b4c      	ldr	r3, [pc, #304]	; (801eed0 <ip4_reass+0x484>)
 801eda0:	f240 12e3 	movw	r2, #483	; 0x1e3
 801eda4:	494d      	ldr	r1, [pc, #308]	; (801eedc <ip4_reass+0x490>)
 801eda6:	484c      	ldr	r0, [pc, #304]	; (801eed8 <ip4_reass+0x48c>)
 801eda8:	f001 fe96 	bl	8020ad8 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801edac:	f8ba 3000 	ldrh.w	r3, [sl]
 801edb0:	449b      	add	fp, r3
  if (is_last) {
 801edb2:	9b03      	ldr	r3, [sp, #12]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801edb4:	f8aa b000 	strh.w	fp, [sl]
  if (is_last) {
 801edb8:	2b00      	cmp	r3, #0
 801edba:	d07d      	beq.n	801eeb8 <ip4_reass+0x46c>
 801edbc:	8ba0      	ldrh	r0, [r4, #28]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801edbe:	4623      	mov	r3, r4
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801edc0:	6861      	ldr	r1, [r4, #4]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801edc2:	3014      	adds	r0, #20
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801edc4:	f853 2f08 	ldr.w	r2, [r3, #8]!
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801edc8:	684e      	ldr	r6, [r1, #4]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801edca:	b280      	uxth	r0, r0
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801edcc:	685f      	ldr	r7, [r3, #4]
 801edce:	689d      	ldr	r5, [r3, #8]
 801edd0:	68d9      	ldr	r1, [r3, #12]
 801edd2:	6077      	str	r7, [r6, #4]
 801edd4:	60b5      	str	r5, [r6, #8]
 801edd6:	60f1      	str	r1, [r6, #12]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801edd8:	6835      	ldr	r5, [r6, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801edda:	6032      	str	r2, [r6, #0]
 801eddc:	691a      	ldr	r2, [r3, #16]
 801edde:	6132      	str	r2, [r6, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801ede0:	f7f5 feb4 	bl	8014b4c <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 801ede4:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801ede6:	8070      	strh	r0, [r6, #2]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 801ede8:	2114      	movs	r1, #20
    IPH_OFFSET_SET(fraghdr, 0);
 801edea:	71b3      	strb	r3, [r6, #6]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 801edec:	4630      	mov	r0, r6
    IPH_OFFSET_SET(fraghdr, 0);
 801edee:	71f3      	strb	r3, [r6, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801edf0:	72b3      	strb	r3, [r6, #10]
 801edf2:	72f3      	strb	r3, [r6, #11]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 801edf4:	f7f6 fc68 	bl	80156c8 <inet_chksum>
    p = ipr->p;
 801edf8:	6867      	ldr	r7, [r4, #4]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 801edfa:	8170      	strh	r0, [r6, #10]
    while (r != NULL) {
 801edfc:	b15d      	cbz	r5, 801ee16 <ip4_reass+0x3ca>
      iprh = (struct ip_reass_helper *)r->payload;
 801edfe:	686e      	ldr	r6, [r5, #4]
      pbuf_remove_header(r, IP_HLEN);
 801ee00:	2114      	movs	r1, #20
 801ee02:	4628      	mov	r0, r5
 801ee04:	f7f7 fcd4 	bl	80167b0 <pbuf_remove_header>
      pbuf_cat(p, r);
 801ee08:	4629      	mov	r1, r5
 801ee0a:	4638      	mov	r0, r7
 801ee0c:	f7f7 fe94 	bl	8016b38 <pbuf_cat>
      r = iprh->next_pbuf;
 801ee10:	6835      	ldr	r5, [r6, #0]
    while (r != NULL) {
 801ee12:	2d00      	cmp	r5, #0
 801ee14:	d1f3      	bne.n	801edfe <ip4_reass+0x3b2>
    if (ipr == reassdatagrams) {
 801ee16:	4b32      	ldr	r3, [pc, #200]	; (801eee0 <ip4_reass+0x494>)
 801ee18:	681b      	ldr	r3, [r3, #0]
 801ee1a:	42a3      	cmp	r3, r4
 801ee1c:	d02f      	beq.n	801ee7e <ip4_reass+0x432>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ee1e:	b193      	cbz	r3, 801ee46 <ip4_reass+0x3fa>
        if (ipr_prev->next == ipr) {
 801ee20:	6819      	ldr	r1, [r3, #0]
 801ee22:	428c      	cmp	r4, r1
 801ee24:	d00f      	beq.n	801ee46 <ip4_reass+0x3fa>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ee26:	b179      	cbz	r1, 801ee48 <ip4_reass+0x3fc>
        if (ipr_prev->next == ipr) {
 801ee28:	680b      	ldr	r3, [r1, #0]
 801ee2a:	42a3      	cmp	r3, r4
 801ee2c:	d00c      	beq.n	801ee48 <ip4_reass+0x3fc>
 801ee2e:	4619      	mov	r1, r3
 801ee30:	e7f9      	b.n	801ee26 <ip4_reass+0x3da>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ee32:	7fa3      	ldrb	r3, [r4, #30]
 801ee34:	07da      	lsls	r2, r3, #31
 801ee36:	f57f af61 	bpl.w	801ecfc <ip4_reass+0x2b0>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801ee3a:	f8ba 3000 	ldrh.w	r3, [sl]
 801ee3e:	449b      	add	fp, r3
 801ee40:	f8aa b000 	strh.w	fp, [sl]
 801ee44:	e6c8      	b.n	801ebd8 <ip4_reass+0x18c>
        if (ipr_prev->next == ipr) {
 801ee46:	4619      	mov	r1, r3
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801ee48:	4620      	mov	r0, r4
 801ee4a:	f7ff fcc7 	bl	801e7dc <ip_reass_dequeue_datagram>
    clen = pbuf_clen(p);
 801ee4e:	4638      	mov	r0, r7
 801ee50:	f7f7 fe52 	bl	8016af8 <pbuf_clen>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801ee54:	f8ba 3000 	ldrh.w	r3, [sl]
    clen = pbuf_clen(p);
 801ee58:	4604      	mov	r4, r0
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801ee5a:	4283      	cmp	r3, r0
 801ee5c:	d208      	bcs.n	801ee70 <ip4_reass+0x424>
 801ee5e:	4b1c      	ldr	r3, [pc, #112]	; (801eed0 <ip4_reass+0x484>)
 801ee60:	f240 229b 	movw	r2, #667	; 0x29b
 801ee64:	491f      	ldr	r1, [pc, #124]	; (801eee4 <ip4_reass+0x498>)
 801ee66:	481c      	ldr	r0, [pc, #112]	; (801eed8 <ip4_reass+0x48c>)
 801ee68:	f001 fe36 	bl	8020ad8 <iprintf>
 801ee6c:	f8ba 3000 	ldrh.w	r3, [sl]
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801ee70:	1b1b      	subs	r3, r3, r4
}
 801ee72:	4638      	mov	r0, r7
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801ee74:	f8aa 3000 	strh.w	r3, [sl]
}
 801ee78:	b005      	add	sp, #20
 801ee7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      ipr_prev = NULL;
 801ee7e:	2100      	movs	r1, #0
 801ee80:	e7e2      	b.n	801ee48 <ip4_reass+0x3fc>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ee82:	9b03      	ldr	r3, [sp, #12]
      ipr->p = new_p;
 801ee84:	f8c4 8004 	str.w	r8, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ee88:	2b00      	cmp	r3, #0
 801ee8a:	f43f af60 	beq.w	801ed4e <ip4_reass+0x302>
 801ee8e:	7fa3      	ldrb	r3, [r4, #30]
 801ee90:	07d8      	lsls	r0, r3, #31
 801ee92:	f57f af33 	bpl.w	801ecfc <ip4_reass+0x2b0>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801ee96:	4643      	mov	r3, r8
 801ee98:	2b00      	cmp	r3, #0
 801ee9a:	d0ce      	beq.n	801ee3a <ip4_reass+0x3ee>
 801ee9c:	e75b      	b.n	801ed56 <ip4_reass+0x30a>
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801ee9e:	4b0c      	ldr	r3, [pc, #48]	; (801eed0 <ip4_reass+0x484>)
 801eea0:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801eea4:	4910      	ldr	r1, [pc, #64]	; (801eee8 <ip4_reass+0x49c>)
 801eea6:	480c      	ldr	r0, [pc, #48]	; (801eed8 <ip4_reass+0x48c>)
 801eea8:	f001 fe16 	bl	8020ad8 <iprintf>
 801eeac:	88eb      	ldrh	r3, [r5, #6]
 801eeae:	f8b9 0004 	ldrh.w	r0, [r9, #4]
 801eeb2:	e67b      	b.n	801ebac <ip4_reass+0x160>
        while (q != NULL) {
 801eeb4:	464d      	mov	r5, r9
 801eeb6:	e767      	b.n	801ed88 <ip4_reass+0x33c>
    u16_t datagram_len = (u16_t)(offset + len);
 801eeb8:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
 801eebc:	4413      	add	r3, r2
 801eebe:	4618      	mov	r0, r3
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801eec0:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 801eec2:	b280      	uxth	r0, r0
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801eec4:	f043 0301 	orr.w	r3, r3, #1
    ipr->datagram_len = datagram_len;
 801eec8:	83a0      	strh	r0, [r4, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801eeca:	77a3      	strb	r3, [r4, #30]
 801eecc:	e777      	b.n	801edbe <ip4_reass+0x372>
 801eece:	bf00      	nop
 801eed0:	0803f858 	.word	0x0803f858
 801eed4:	0803f7e8 	.word	0x0803f7e8
 801eed8:	08026a84 	.word	0x08026a84
 801eedc:	0803f7f8 	.word	0x0803f7f8
 801eee0:	2002a74c 	.word	0x2002a74c
 801eee4:	0803f81c 	.word	0x0803f81c
 801eee8:	0803f7c8 	.word	0x0803f7c8

0801eeec <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801eeec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801eef0:	8d8b      	ldrh	r3, [r1, #44]	; 0x2c
{
 801eef2:	b08d      	sub	sp, #52	; 0x34
 801eef4:	4605      	mov	r5, r0
 801eef6:	920a      	str	r2, [sp, #40]	; 0x28
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801eef8:	f1b3 0214 	subs.w	r2, r3, #20
{
 801eefc:	9105      	str	r1, [sp, #20]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801eefe:	bf48      	it	mi
 801ef00:	f1a3 020d 	submi.w	r2, r3, #13
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801ef04:	6843      	ldr	r3, [r0, #4]
  iphdr = original_iphdr;
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801ef06:	781c      	ldrb	r4, [r3, #0]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ef08:	f3c2 02cf 	ubfx	r2, r2, #3, #16
  original_iphdr = (struct ip_hdr *)p->payload;
 801ef0c:	9304      	str	r3, [sp, #16]
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801ef0e:	f004 040f 	and.w	r4, r4, #15
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ef12:	9207      	str	r2, [sp, #28]
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801ef14:	ea4f 0a84 	mov.w	sl, r4, lsl #2
 801ef18:	f1ba 0f14 	cmp.w	sl, #20
 801ef1c:	f040 80dc 	bne.w	801f0d8 <ip4_frag+0x1ec>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801ef20:	8943      	ldrh	r3, [r0, #10]
 801ef22:	2b13      	cmp	r3, #19
 801ef24:	f240 80db 	bls.w	801f0de <ip4_frag+0x1f2>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801ef28:	9b04      	ldr	r3, [sp, #16]
 801ef2a:	88d8      	ldrh	r0, [r3, #6]
 801ef2c:	f7f5 fe0e 	bl	8014b4c <lwip_htons>
  ofo = tmp & IP_OFFMASK;
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;

  left = (u16_t)(p->tot_len - IP_HLEN);
 801ef30:	f8b5 9008 	ldrh.w	r9, [r5, #8]
  ofo = tmp & IP_OFFMASK;
 801ef34:	f3c0 030c 	ubfx	r3, r0, #0, #13
  left = (u16_t)(p->tot_len - IP_HLEN);
 801ef38:	f1a9 0914 	sub.w	r9, r9, #20
  ofo = tmp & IP_OFFMASK;
 801ef3c:	9306      	str	r3, [sp, #24]
 801ef3e:	f400 5300 	and.w	r3, r0, #8192	; 0x2000
 801ef42:	930b      	str	r3, [sp, #44]	; 0x2c
  left = (u16_t)(p->tot_len - IP_HLEN);
 801ef44:	fa1f f389 	uxth.w	r3, r9
 801ef48:	9303      	str	r3, [sp, #12]

  while (left) {
 801ef4a:	2b00      	cmp	r3, #0
 801ef4c:	f000 809b 	beq.w	801f086 <ip4_frag+0x19a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801ef50:	9b07      	ldr	r3, [sp, #28]
  u16_t newpbuflen = 0;
 801ef52:	2400      	movs	r4, #0
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
    if (rambuf == NULL) {
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801ef54:	f8df b1b0 	ldr.w	fp, [pc, #432]	; 801f108 <ip4_frag+0x21c>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801ef58:	00db      	lsls	r3, r3, #3
 801ef5a:	b29b      	uxth	r3, r3
 801ef5c:	9308      	str	r3, [sp, #32]
 801ef5e:	9b08      	ldr	r3, [sp, #32]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801ef60:	f44f 7220 	mov.w	r2, #640	; 0x280
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801ef64:	9e03      	ldr	r6, [sp, #12]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801ef66:	2114      	movs	r1, #20
 801ef68:	200e      	movs	r0, #14
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801ef6a:	42b3      	cmp	r3, r6
 801ef6c:	bf28      	it	cs
 801ef6e:	4633      	movcs	r3, r6
 801ef70:	9302      	str	r3, [sp, #8]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801ef72:	f7f7 fcc7 	bl	8016904 <pbuf_alloc>
    if (rambuf == NULL) {
 801ef76:	4681      	mov	r9, r0
 801ef78:	2800      	cmp	r0, #0
 801ef7a:	f000 809d 	beq.w	801f0b8 <ip4_frag+0x1cc>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801ef7e:	8943      	ldrh	r3, [r0, #10]
 801ef80:	2b13      	cmp	r3, #19
 801ef82:	f240 809e 	bls.w	801f0c2 <ip4_frag+0x1d6>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801ef86:	9f04      	ldr	r7, [sp, #16]
 801ef88:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801ef8c:	683a      	ldr	r2, [r7, #0]
 801ef8e:	687e      	ldr	r6, [r7, #4]
 801ef90:	68b8      	ldr	r0, [r7, #8]
 801ef92:	68f9      	ldr	r1, [r7, #12]
 801ef94:	601a      	str	r2, [r3, #0]
 801ef96:	605e      	str	r6, [r3, #4]
 801ef98:	6098      	str	r0, [r3, #8]
 801ef9a:	60d9      	str	r1, [r3, #12]
 801ef9c:	693a      	ldr	r2, [r7, #16]
 801ef9e:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 801efa0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801efa4:	9309      	str	r3, [sp, #36]	; 0x24

    left_to_copy = fragsize;
    while (left_to_copy) {
 801efa6:	9b02      	ldr	r3, [sp, #8]
 801efa8:	2b00      	cmp	r3, #0
 801efaa:	d031      	beq.n	801f010 <ip4_frag+0x124>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801efac:	896b      	ldrh	r3, [r5, #10]
    while (left_to_copy) {
 801efae:	9f02      	ldr	r7, [sp, #8]
      u16_t plen = (u16_t)(p->len - poff);
 801efb0:	eba3 040a 	sub.w	r4, r3, sl
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801efb4:	4553      	cmp	r3, sl
      u16_t plen = (u16_t)(p->len - poff);
 801efb6:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801efb8:	d370      	bcc.n	801f09c <ip4_frag+0x1b0>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801efba:	42bc      	cmp	r4, r7
 801efbc:	bf28      	it	cs
 801efbe:	463c      	movcs	r4, r7
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801efc0:	2c00      	cmp	r4, #0
 801efc2:	d062      	beq.n	801f08a <ip4_frag+0x19e>
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801efc4:	f240 22bd 	movw	r2, #701	; 0x2bd
 801efc8:	4659      	mov	r1, fp
 801efca:	2006      	movs	r0, #6
 801efcc:	f7f7 f92e 	bl	801622c <memp_malloc_fn>
      if (pcr == NULL) {
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801efd0:	2241      	movs	r2, #65	; 0x41
      if (pcr == NULL) {
 801efd2:	4680      	mov	r8, r0
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801efd4:	4621      	mov	r1, r4
 801efd6:	4603      	mov	r3, r0
      if (pcr == NULL) {
 801efd8:	2800      	cmp	r0, #0
 801efda:	d06a      	beq.n	801f0b2 <ip4_frag+0x1c6>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801efdc:	9401      	str	r4, [sp, #4]
 801efde:	2000      	movs	r0, #0
 801efe0:	686e      	ldr	r6, [r5, #4]
 801efe2:	4456      	add	r6, sl
 801efe4:	9600      	str	r6, [sp, #0]
 801efe6:	f7f7 fbc3 	bl	8016770 <pbuf_alloced_custom>
                                    (u8_t *)p->payload + poff, newpbuflen);
      if (newpbuf == NULL) {
 801efea:	4606      	mov	r6, r0
 801efec:	2800      	cmp	r0, #0
 801efee:	d05d      	beq.n	801f0ac <ip4_frag+0x1c0>
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 801eff0:	4628      	mov	r0, r5

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801eff2:	1b3f      	subs	r7, r7, r4
      pbuf_ref(p);
 801eff4:	f7f7 fd8c 	bl	8016b10 <pbuf_ref>
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801eff8:	4b3e      	ldr	r3, [pc, #248]	; (801f0f4 <ip4_frag+0x208>)
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801effa:	b2bf      	uxth	r7, r7
      pcr->original = p;
 801effc:	f8c8 5014 	str.w	r5, [r8, #20]
      pbuf_cat(rambuf, newpbuf);
 801f000:	4631      	mov	r1, r6
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801f002:	f8c8 3010 	str.w	r3, [r8, #16]
      pbuf_cat(rambuf, newpbuf);
 801f006:	4648      	mov	r0, r9
 801f008:	f7f7 fd96 	bl	8016b38 <pbuf_cat>
      if (left_to_copy) {
 801f00c:	2f00      	cmp	r7, #0
 801f00e:	d13c      	bne.n	801f08a <ip4_frag+0x19e>
    }
    poff = (u16_t)(poff + newpbuflen);
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801f010:	9b05      	ldr	r3, [sp, #20]
    poff = (u16_t)(poff + newpbuflen);
 801f012:	44a2      	add	sl, r4

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801f014:	9a06      	ldr	r2, [sp, #24]
    last = (left <= netif->mtu - IP_HLEN);
 801f016:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    poff = (u16_t)(poff + newpbuflen);
 801f018:	fa1f fa8a 	uxth.w	sl, sl
    tmp = (IP_OFFMASK & (ofo));
 801f01c:	f3c2 000c 	ubfx	r0, r2, #0, #13
    if (!last || mf_set) {
 801f020:	9a03      	ldr	r2, [sp, #12]
    last = (left <= netif->mtu - IP_HLEN);
 801f022:	3b13      	subs	r3, #19
    if (!last || mf_set) {
 801f024:	4293      	cmp	r3, r2
 801f026:	dd54      	ble.n	801f0d2 <ip4_frag+0x1e6>
 801f028:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801f02a:	2b00      	cmp	r3, #0
 801f02c:	d151      	bne.n	801f0d2 <ip4_frag+0x1e6>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801f02e:	f7f5 fd8d 	bl	8014b4c <lwip_htons>
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801f032:	9f02      	ldr	r7, [sp, #8]
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801f034:	9e09      	ldr	r6, [sp, #36]	; 0x24
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801f036:	463b      	mov	r3, r7
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801f038:	80f0      	strh	r0, [r6, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801f03a:	3314      	adds	r3, #20
 801f03c:	b298      	uxth	r0, r3
 801f03e:	f7f5 fd85 	bl	8014b4c <lwip_htons>
    IPH_CHKSUM_SET(iphdr, 0);
 801f042:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801f044:	8070      	strh	r0, [r6, #2]
#if CHECKSUM_GEN_IP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 801f046:	2114      	movs	r1, #20
    IPH_CHKSUM_SET(iphdr, 0);
 801f048:	72b3      	strb	r3, [r6, #10]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 801f04a:	4630      	mov	r0, r6
    IPH_CHKSUM_SET(iphdr, 0);
 801f04c:	72f3      	strb	r3, [r6, #11]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 801f04e:	f7f6 fb3b 	bl	80156c8 <inet_chksum>
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801f052:	9b05      	ldr	r3, [sp, #20]
 801f054:	4649      	mov	r1, r9
 801f056:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801f058:	695b      	ldr	r3, [r3, #20]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 801f05a:	8170      	strh	r0, [r6, #10]
    netif->output(netif, rambuf, dest);
 801f05c:	9805      	ldr	r0, [sp, #20]
 801f05e:	4798      	blx	r3
    IPFRAG_STATS_INC(ip_frag.xmit);
 801f060:	4a25      	ldr	r2, [pc, #148]	; (801f0f8 <ip4_frag+0x20c>)
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801f062:	4648      	mov	r0, r9
    IPFRAG_STATS_INC(ip_frag.xmit);
 801f064:	8e13      	ldrh	r3, [r2, #48]	; 0x30
 801f066:	3301      	adds	r3, #1
 801f068:	8613      	strh	r3, [r2, #48]	; 0x30
    pbuf_free(rambuf);
 801f06a:	f7f7 fbdd 	bl	8016828 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801f06e:	9b03      	ldr	r3, [sp, #12]
    ofo = (u16_t)(ofo + nfb);
 801f070:	e9dd 2106 	ldrd	r2, r1, [sp, #24]
    left = (u16_t)(left - fragsize);
 801f074:	1bdb      	subs	r3, r3, r7
    ofo = (u16_t)(ofo + nfb);
 801f076:	440a      	add	r2, r1
    left = (u16_t)(left - fragsize);
 801f078:	b29b      	uxth	r3, r3
    ofo = (u16_t)(ofo + nfb);
 801f07a:	b292      	uxth	r2, r2
    left = (u16_t)(left - fragsize);
 801f07c:	9303      	str	r3, [sp, #12]
    ofo = (u16_t)(ofo + nfb);
 801f07e:	9206      	str	r2, [sp, #24]
  while (left) {
 801f080:	2b00      	cmp	r3, #0
 801f082:	f47f af6c 	bne.w	801ef5e <ip4_frag+0x72>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801f086:	2000      	movs	r0, #0
 801f088:	e018      	b.n	801f0bc <ip4_frag+0x1d0>
        p = p->next;
 801f08a:	682d      	ldr	r5, [r5, #0]
 801f08c:	f04f 0a00 	mov.w	sl, #0
      u16_t plen = (u16_t)(p->len - poff);
 801f090:	896b      	ldrh	r3, [r5, #10]
 801f092:	eba3 040a 	sub.w	r4, r3, sl
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801f096:	4553      	cmp	r3, sl
      u16_t plen = (u16_t)(p->len - poff);
 801f098:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801f09a:	d28e      	bcs.n	801efba <ip4_frag+0xce>
 801f09c:	465b      	mov	r3, fp
 801f09e:	f240 322d 	movw	r2, #813	; 0x32d
 801f0a2:	4916      	ldr	r1, [pc, #88]	; (801f0fc <ip4_frag+0x210>)
 801f0a4:	4816      	ldr	r0, [pc, #88]	; (801f100 <ip4_frag+0x214>)
 801f0a6:	f001 fd17 	bl	8020ad8 <iprintf>
 801f0aa:	e786      	b.n	801efba <ip4_frag+0xce>
        ip_frag_free_pbuf_custom_ref(pcr);
 801f0ac:	4640      	mov	r0, r8
 801f0ae:	f7ff fc7f 	bl	801e9b0 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801f0b2:	4648      	mov	r0, r9
 801f0b4:	f7f7 fbb8 	bl	8016828 <pbuf_free>
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801f0b8:	f04f 30ff 	mov.w	r0, #4294967295
}
 801f0bc:	b00d      	add	sp, #52	; 0x34
 801f0be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801f0c2:	465b      	mov	r3, fp
 801f0c4:	f240 3225 	movw	r2, #805	; 0x325
 801f0c8:	490e      	ldr	r1, [pc, #56]	; (801f104 <ip4_frag+0x218>)
 801f0ca:	480d      	ldr	r0, [pc, #52]	; (801f100 <ip4_frag+0x214>)
 801f0cc:	f001 fd04 	bl	8020ad8 <iprintf>
 801f0d0:	e759      	b.n	801ef86 <ip4_frag+0x9a>
      tmp = tmp | IP_MF;
 801f0d2:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 801f0d6:	e7aa      	b.n	801f02e <ip4_frag+0x142>
    return ERR_VAL;
 801f0d8:	f06f 0005 	mvn.w	r0, #5
 801f0dc:	e7ee      	b.n	801f0bc <ip4_frag+0x1d0>
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801f0de:	4b0a      	ldr	r3, [pc, #40]	; (801f108 <ip4_frag+0x21c>)
 801f0e0:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801f0e4:	4909      	ldr	r1, [pc, #36]	; (801f10c <ip4_frag+0x220>)
 801f0e6:	4806      	ldr	r0, [pc, #24]	; (801f100 <ip4_frag+0x214>)
 801f0e8:	f001 fcf6 	bl	8020ad8 <iprintf>
 801f0ec:	f06f 0005 	mvn.w	r0, #5
 801f0f0:	e7e4      	b.n	801f0bc <ip4_frag+0x1d0>
 801f0f2:	bf00      	nop
 801f0f4:	0801e9e9 	.word	0x0801e9e9
 801f0f8:	2003e16c 	.word	0x2003e16c
 801f0fc:	0803f7b8 	.word	0x0803f7b8
 801f100:	08026a84 	.word	0x08026a84
 801f104:	0803f798 	.word	0x0803f798
 801f108:	0803f858 	.word	0x0803f858
 801f10c:	0803f77c 	.word	0x0803f77c

0801f110 <ethernet_input>:
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801f110:	8943      	ldrh	r3, [r0, #10]
 801f112:	2b0e      	cmp	r3, #14
{
 801f114:	b570      	push	{r4, r5, r6, lr}
 801f116:	4604      	mov	r4, r0
  if (p->len <= SIZEOF_ETH_HDR) {
 801f118:	d91b      	bls.n	801f152 <ethernet_input+0x42>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801f11a:	7bc3      	ldrb	r3, [r0, #15]
 801f11c:	460d      	mov	r5, r1
 801f11e:	b91b      	cbnz	r3, 801f128 <ethernet_input+0x18>
    p->if_idx = netif_get_index(netif);
 801f120:	f891 3038 	ldrb.w	r3, [r1, #56]	; 0x38
 801f124:	3301      	adds	r3, #1
 801f126:	73c3      	strb	r3, [r0, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801f128:	6860      	ldr	r0, [r4, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801f12a:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 801f12c:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 801f12e:	07d9      	lsls	r1, r3, #31
 801f130:	d50a      	bpl.n	801f148 <ethernet_input+0x38>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801f132:	2b01      	cmp	r3, #1
 801f134:	d039      	beq.n	801f1aa <ethernet_input+0x9a>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801f136:	2206      	movs	r2, #6
 801f138:	4924      	ldr	r1, [pc, #144]	; (801f1cc <ethernet_input+0xbc>)
 801f13a:	f000 fd19 	bl	801fb70 <memcmp>
 801f13e:	b918      	cbnz	r0, 801f148 <ethernet_input+0x38>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801f140:	7b63      	ldrb	r3, [r4, #13]
 801f142:	f043 0308 	orr.w	r3, r3, #8
 801f146:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 801f148:	2e08      	cmp	r6, #8
 801f14a:	d01f      	beq.n	801f18c <ethernet_input+0x7c>
 801f14c:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 801f150:	d00b      	beq.n	801f16a <ethernet_input+0x5a>
#ifdef LWIP_HOOK_UNKNOWN_ETH_PROTOCOL
      if (LWIP_HOOK_UNKNOWN_ETH_PROTOCOL(p, netif) == ERR_OK) {
        break;
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
 801f152:	4b1f      	ldr	r3, [pc, #124]	; (801f1d0 <ethernet_input+0xc0>)
 801f154:	8d19      	ldrh	r1, [r3, #40]	; 0x28
      ETHARP_STATS_INC(etharp.drop);
 801f156:	8bda      	ldrh	r2, [r3, #30]
      ETHARP_STATS_INC(etharp.proterr);
 801f158:	3101      	adds	r1, #1
      ETHARP_STATS_INC(etharp.drop);
 801f15a:	3201      	adds	r2, #1
      ETHARP_STATS_INC(etharp.proterr);
 801f15c:	8519      	strh	r1, [r3, #40]	; 0x28
      ETHARP_STATS_INC(etharp.drop);
 801f15e:	83da      	strh	r2, [r3, #30]
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 801f160:	4620      	mov	r0, r4
 801f162:	f7f7 fb61 	bl	8016828 <pbuf_free>
  return ERR_OK;
}
 801f166:	2000      	movs	r0, #0
 801f168:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801f16a:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 801f16e:	071b      	lsls	r3, r3, #28
 801f170:	d5f6      	bpl.n	801f160 <ethernet_input+0x50>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801f172:	210e      	movs	r1, #14
 801f174:	4620      	mov	r0, r4
 801f176:	f7f7 fb1b 	bl	80167b0 <pbuf_remove_header>
 801f17a:	b308      	cbz	r0, 801f1c0 <ethernet_input+0xb0>
        ETHARP_STATS_INC(etharp.lenerr);
 801f17c:	4b14      	ldr	r3, [pc, #80]	; (801f1d0 <ethernet_input+0xc0>)
 801f17e:	8c59      	ldrh	r1, [r3, #34]	; 0x22
        ETHARP_STATS_INC(etharp.drop);
 801f180:	8bda      	ldrh	r2, [r3, #30]
        ETHARP_STATS_INC(etharp.lenerr);
 801f182:	3101      	adds	r1, #1
        ETHARP_STATS_INC(etharp.drop);
 801f184:	3201      	adds	r2, #1
        ETHARP_STATS_INC(etharp.lenerr);
 801f186:	8459      	strh	r1, [r3, #34]	; 0x22
        ETHARP_STATS_INC(etharp.drop);
 801f188:	83da      	strh	r2, [r3, #30]
        goto free_and_return;
 801f18a:	e7e9      	b.n	801f160 <ethernet_input+0x50>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801f18c:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 801f190:	071a      	lsls	r2, r3, #28
 801f192:	d5e5      	bpl.n	801f160 <ethernet_input+0x50>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801f194:	210e      	movs	r1, #14
 801f196:	4620      	mov	r0, r4
 801f198:	f7f7 fb0a 	bl	80167b0 <pbuf_remove_header>
 801f19c:	2800      	cmp	r0, #0
 801f19e:	d1df      	bne.n	801f160 <ethernet_input+0x50>
        ip4_input(p, netif);
 801f1a0:	4629      	mov	r1, r5
 801f1a2:	4620      	mov	r0, r4
 801f1a4:	f7ff f84a 	bl	801e23c <ip4_input>
      break;
 801f1a8:	e7dd      	b.n	801f166 <ethernet_input+0x56>
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801f1aa:	7843      	ldrb	r3, [r0, #1]
 801f1ac:	2b00      	cmp	r3, #0
 801f1ae:	d1cb      	bne.n	801f148 <ethernet_input+0x38>
 801f1b0:	7883      	ldrb	r3, [r0, #2]
 801f1b2:	2b5e      	cmp	r3, #94	; 0x5e
 801f1b4:	d1c8      	bne.n	801f148 <ethernet_input+0x38>
        p->flags |= PBUF_FLAG_LLMCAST;
 801f1b6:	7b63      	ldrb	r3, [r4, #13]
 801f1b8:	f043 0310 	orr.w	r3, r3, #16
 801f1bc:	7363      	strb	r3, [r4, #13]
 801f1be:	e7c3      	b.n	801f148 <ethernet_input+0x38>
        etharp_input(p, netif);
 801f1c0:	4629      	mov	r1, r5
 801f1c2:	4620      	mov	r0, r4
 801f1c4:	f7fe fbdc 	bl	801d980 <etharp_input>
      break;
 801f1c8:	e7cd      	b.n	801f166 <ethernet_input+0x56>
 801f1ca:	bf00      	nop
 801f1cc:	0803f920 	.word	0x0803f920
 801f1d0:	2003e16c 	.word	0x2003e16c

0801f1d4 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801f1d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f1d8:	460c      	mov	r4, r1
 801f1da:	4605      	mov	r5, r0
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801f1dc:	f8bd 0018 	ldrh.w	r0, [sp, #24]
                u16_t eth_type) {
 801f1e0:	4616      	mov	r6, r2
 801f1e2:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 801f1e4:	f7f5 fcb2 	bl	8014b4c <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801f1e8:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 801f1ea:	4680      	mov	r8, r0
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801f1ec:	4620      	mov	r0, r4
 801f1ee:	f7f7 fadb 	bl	80167a8 <pbuf_add_header>
 801f1f2:	b9e0      	cbnz	r0, 801f22e <ethernet_output+0x5a>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801f1f4:	6861      	ldr	r1, [r4, #4]
  ethhdr->type = eth_type_be;
 801f1f6:	f8a1 800c 	strh.w	r8, [r1, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801f1fa:	683b      	ldr	r3, [r7, #0]
 801f1fc:	600b      	str	r3, [r1, #0]
 801f1fe:	88bb      	ldrh	r3, [r7, #4]
 801f200:	808b      	strh	r3, [r1, #4]
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801f202:	6833      	ldr	r3, [r6, #0]
 801f204:	f8c1 3006 	str.w	r3, [r1, #6]
 801f208:	88b3      	ldrh	r3, [r6, #4]
 801f20a:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801f20c:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 801f210:	2b06      	cmp	r3, #6
 801f212:	d006      	beq.n	801f222 <ethernet_output+0x4e>
 801f214:	4b0a      	ldr	r3, [pc, #40]	; (801f240 <ethernet_output+0x6c>)
 801f216:	f240 1233 	movw	r2, #307	; 0x133
 801f21a:	490a      	ldr	r1, [pc, #40]	; (801f244 <ethernet_output+0x70>)
 801f21c:	480a      	ldr	r0, [pc, #40]	; (801f248 <ethernet_output+0x74>)
 801f21e:	f001 fc5b 	bl	8020ad8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801f222:	4621      	mov	r1, r4
 801f224:	69ab      	ldr	r3, [r5, #24]
 801f226:	4628      	mov	r0, r5
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 801f228:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 801f22c:	4718      	bx	r3
  LINK_STATS_INC(link.lenerr);
 801f22e:	4a07      	ldr	r2, [pc, #28]	; (801f24c <ethernet_output+0x78>)
}
 801f230:	f06f 0001 	mvn.w	r0, #1
  LINK_STATS_INC(link.lenerr);
 801f234:	8953      	ldrh	r3, [r2, #10]
 801f236:	3301      	adds	r3, #1
 801f238:	8153      	strh	r3, [r2, #10]
}
 801f23a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f23e:	bf00      	nop
 801f240:	0803f928 	.word	0x0803f928
 801f244:	0803f960 	.word	0x0803f960
 801f248:	08026a84 	.word	0x08026a84
 801f24c:	2003e16c 	.word	0x2003e16c

0801f250 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801f250:	b510      	push	{r4, lr}
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801f252:	2300      	movs	r3, #0
{
 801f254:	b084      	sub	sp, #16
  osMessageQDef(QUEUE, size, void *);
 801f256:	2204      	movs	r2, #4
{
 801f258:	4604      	mov	r4, r0
  osMessageQDef(QUEUE, size, void *);
 801f25a:	9100      	str	r1, [sp, #0]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801f25c:	4668      	mov	r0, sp
 801f25e:	4619      	mov	r1, r3
  osMessageQDef(QUEUE, size, void *);
 801f260:	9201      	str	r2, [sp, #4]
 801f262:	e9cd 3302 	strd	r3, r3, [sp, #8]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801f266:	f7f1 ff9d 	bl	80111a4 <osMessageCreate>
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
#endif
#if SYS_STATS
  ++lwip_stats.sys.mbox.used;
 801f26a:	4a0a      	ldr	r2, [pc, #40]	; (801f294 <sys_mbox_new+0x44>)
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801f26c:	6020      	str	r0, [r4, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801f26e:	fab0 f080 	clz	r0, r0
  ++lwip_stats.sys.mbox.used;
 801f272:	f8b2 3100 	ldrh.w	r3, [r2, #256]	; 0x100
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
 801f276:	f8b2 1102 	ldrh.w	r1, [r2, #258]	; 0x102
  if(*mbox == NULL)
 801f27a:	0940      	lsrs	r0, r0, #5
  ++lwip_stats.sys.mbox.used;
 801f27c:	3301      	adds	r3, #1
    return ERR_MEM;

  return ERR_OK;
}
 801f27e:	4240      	negs	r0, r0
  ++lwip_stats.sys.mbox.used;
 801f280:	b29b      	uxth	r3, r3
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
 801f282:	4299      	cmp	r1, r3
  ++lwip_stats.sys.mbox.used;
 801f284:	f8a2 3100 	strh.w	r3, [r2, #256]	; 0x100
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
 801f288:	bf38      	it	cc
 801f28a:	f8a2 3102 	strhcc.w	r3, [r2, #258]	; 0x102
}
 801f28e:	b004      	add	sp, #16
 801f290:	bd10      	pop	{r4, pc}
 801f292:	bf00      	nop
 801f294:	2003e16c 	.word	0x2003e16c

0801f298 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801f298:	b508      	push	{r3, lr}
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801f29a:	6800      	ldr	r0, [r0, #0]
 801f29c:	2200      	movs	r2, #0
 801f29e:	f7f1 ff97 	bl	80111d0 <osMessagePut>
 801f2a2:	b900      	cbnz	r0, 801f2a6 <sys_mbox_trypost+0xe>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 801f2a4:	bd08      	pop	{r3, pc}
    lwip_stats.sys.mbox.err++;
 801f2a6:	4a04      	ldr	r2, [pc, #16]	; (801f2b8 <sys_mbox_trypost+0x20>)
 801f2a8:	f04f 30ff 	mov.w	r0, #4294967295
 801f2ac:	f8b2 3104 	ldrh.w	r3, [r2, #260]	; 0x104
 801f2b0:	3301      	adds	r3, #1
 801f2b2:	f8a2 3104 	strh.w	r3, [r2, #260]	; 0x104
}
 801f2b6:	bd08      	pop	{r3, pc}
 801f2b8:	2003e16c 	.word	0x2003e16c

0801f2bc <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801f2bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f2be:	4615      	mov	r5, r2
 801f2c0:	b085      	sub	sp, #20
 801f2c2:	4606      	mov	r6, r0
 801f2c4:	460f      	mov	r7, r1
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801f2c6:	f7f1 fe61 	bl	8010f8c <osKernelSysTick>
 801f2ca:	4604      	mov	r4, r0
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801f2cc:	b15d      	cbz	r5, 801f2e6 <sys_arch_mbox_fetch+0x2a>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801f2ce:	462a      	mov	r2, r5
 801f2d0:	6831      	ldr	r1, [r6, #0]
 801f2d2:	a801      	add	r0, sp, #4
 801f2d4:	f7f1 ffa8 	bl	8011228 <osMessageGet>

    if(event.status == osEventMessage)
 801f2d8:	9b01      	ldr	r3, [sp, #4]
 801f2da:	2b10      	cmp	r3, #16
 801f2dc:	d009      	beq.n	801f2f2 <sys_arch_mbox_fetch+0x36>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801f2de:	f04f 30ff 	mov.w	r0, #4294967295
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801f2e2:	b005      	add	sp, #20
 801f2e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    event = osMessageGet (*mbox, osWaitForever);
 801f2e6:	6831      	ldr	r1, [r6, #0]
 801f2e8:	f04f 32ff 	mov.w	r2, #4294967295
 801f2ec:	a801      	add	r0, sp, #4
 801f2ee:	f7f1 ff9b 	bl	8011228 <osMessageGet>
    *msg = (void *)event.value.v;
 801f2f2:	9b02      	ldr	r3, [sp, #8]
 801f2f4:	603b      	str	r3, [r7, #0]
    return (osKernelSysTick() - starttime);
 801f2f6:	f7f1 fe49 	bl	8010f8c <osKernelSysTick>
 801f2fa:	1b00      	subs	r0, r0, r4
}
 801f2fc:	b005      	add	sp, #20
 801f2fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801f300 <sys_mbox_valid>:
 801f300:	6800      	ldr	r0, [r0, #0]
 801f302:	3000      	adds	r0, #0
 801f304:	bf18      	it	ne
 801f306:	2001      	movne	r0, #1
 801f308:	4770      	bx	lr
 801f30a:	bf00      	nop

0801f30c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801f30c:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801f30e:	4803      	ldr	r0, [pc, #12]	; (801f31c <sys_init+0x10>)
 801f310:	f7f1 fe94 	bl	801103c <osMutexCreate>
 801f314:	4b02      	ldr	r3, [pc, #8]	; (801f320 <sys_init+0x14>)
 801f316:	6018      	str	r0, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801f318:	bd08      	pop	{r3, pc}
 801f31a:	bf00      	nop
 801f31c:	0803f99c 	.word	0x0803f99c
 801f320:	2003e2cc 	.word	0x2003e2cc

0801f324 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801f324:	b530      	push	{r4, r5, lr}
 801f326:	b083      	sub	sp, #12
 801f328:	4605      	mov	r5, r0

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801f32a:	2400      	movs	r4, #0
  *mutex = osMutexCreate(osMutex(MUTEX));
 801f32c:	4668      	mov	r0, sp
  osMutexDef(MUTEX);
 801f32e:	e9cd 4400 	strd	r4, r4, [sp]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801f332:	f7f1 fe83 	bl	801103c <osMutexCreate>
#endif

  if(*mutex == NULL)
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
 801f336:	4a0d      	ldr	r2, [pc, #52]	; (801f36c <sys_mutex_new+0x48>)
  *mutex = osMutexCreate(osMutex(MUTEX));
 801f338:	6028      	str	r0, [r5, #0]
  if(*mutex == NULL)
 801f33a:	b170      	cbz	r0, 801f35a <sys_mutex_new+0x36>
#endif /* SYS_STATS */
    return ERR_MEM;
  }

#if SYS_STATS
  ++lwip_stats.sys.mutex.used;
 801f33c:	f8b2 30fa 	ldrh.w	r3, [r2, #250]	; 0xfa
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801f340:	4620      	mov	r0, r4
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
 801f342:	f8b2 10fc 	ldrh.w	r1, [r2, #252]	; 0xfc
  ++lwip_stats.sys.mutex.used;
 801f346:	3301      	adds	r3, #1
 801f348:	b29b      	uxth	r3, r3
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
 801f34a:	4299      	cmp	r1, r3
  ++lwip_stats.sys.mutex.used;
 801f34c:	f8a2 30fa 	strh.w	r3, [r2, #250]	; 0xfa
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
 801f350:	bf38      	it	cc
 801f352:	f8a2 30fc 	strhcc.w	r3, [r2, #252]	; 0xfc
}
 801f356:	b003      	add	sp, #12
 801f358:	bd30      	pop	{r4, r5, pc}
    ++lwip_stats.sys.mutex.err;
 801f35a:	f8b2 30fe 	ldrh.w	r3, [r2, #254]	; 0xfe
    return ERR_MEM;
 801f35e:	f04f 30ff 	mov.w	r0, #4294967295
    ++lwip_stats.sys.mutex.err;
 801f362:	3301      	adds	r3, #1
 801f364:	f8a2 30fe 	strh.w	r3, [r2, #254]	; 0xfe
    return ERR_MEM;
 801f368:	e7f5      	b.n	801f356 <sys_mutex_new+0x32>
 801f36a:	bf00      	nop
 801f36c:	2003e16c 	.word	0x2003e16c

0801f370 <sys_mutex_lock>:
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801f370:	6800      	ldr	r0, [r0, #0]
 801f372:	f04f 31ff 	mov.w	r1, #4294967295
 801f376:	f7f1 be69 	b.w	801104c <osMutexWait>
 801f37a:	bf00      	nop

0801f37c <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
  osMutexRelease(*mutex);
 801f37c:	6800      	ldr	r0, [r0, #0]
 801f37e:	f7f1 be91 	b.w	80110a4 <osMutexRelease>
 801f382:	bf00      	nop

0801f384 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801f384:	b510      	push	{r4, lr}
 801f386:	b088      	sub	sp, #32
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801f388:	2400      	movs	r4, #0
 801f38a:	9102      	str	r1, [sp, #8]
  return osThreadCreate(&os_thread_def, arg);
 801f38c:	4611      	mov	r1, r2
{
 801f38e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801f390:	9001      	str	r0, [sp, #4]
  return osThreadCreate(&os_thread_def, arg);
 801f392:	a801      	add	r0, sp, #4
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801f394:	f8cd 4012 	str.w	r4, [sp, #18]
 801f398:	f8cd 4016 	str.w	r4, [sp, #22]
 801f39c:	f8cd 400e 	str.w	r4, [sp, #14]
 801f3a0:	f8cd 401a 	str.w	r4, [sp, #26]
 801f3a4:	f8ad 401e 	strh.w	r4, [sp, #30]
 801f3a8:	9305      	str	r3, [sp, #20]
 801f3aa:	f8ad 200c 	strh.w	r2, [sp, #12]
  return osThreadCreate(&os_thread_def, arg);
 801f3ae:	f7f1 fdf5 	bl	8010f9c <osThreadCreate>
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801f3b2:	b008      	add	sp, #32
 801f3b4:	bd10      	pop	{r4, pc}
 801f3b6:	bf00      	nop

0801f3b8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801f3b8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801f3ba:	2200      	movs	r2, #0
 801f3bc:	4910      	ldr	r1, [pc, #64]	; (801f400 <MX_USB_DEVICE_Init+0x48>)
 801f3be:	4811      	ldr	r0, [pc, #68]	; (801f404 <MX_USB_DEVICE_Init+0x4c>)
 801f3c0:	f7f1 f93c 	bl	801063c <USBD_Init>
 801f3c4:	b9c0      	cbnz	r0, 801f3f8 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801f3c6:	4910      	ldr	r1, [pc, #64]	; (801f408 <MX_USB_DEVICE_Init+0x50>)
 801f3c8:	480e      	ldr	r0, [pc, #56]	; (801f404 <MX_USB_DEVICE_Init+0x4c>)
 801f3ca:	f7f1 f951 	bl	8010670 <USBD_RegisterClass>
 801f3ce:	b980      	cbnz	r0, 801f3f2 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801f3d0:	490e      	ldr	r1, [pc, #56]	; (801f40c <MX_USB_DEVICE_Init+0x54>)
 801f3d2:	480c      	ldr	r0, [pc, #48]	; (801f404 <MX_USB_DEVICE_Init+0x4c>)
 801f3d4:	f7f1 f904 	bl	80105e0 <USBD_CDC_RegisterInterface>
 801f3d8:	b940      	cbnz	r0, 801f3ec <MX_USB_DEVICE_Init+0x34>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801f3da:	480a      	ldr	r0, [pc, #40]	; (801f404 <MX_USB_DEVICE_Init+0x4c>)
 801f3dc:	f7f1 f95c 	bl	8010698 <USBD_Start>
 801f3e0:	b900      	cbnz	r0, 801f3e4 <MX_USB_DEVICE_Init+0x2c>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801f3e2:	bd08      	pop	{r3, pc}
 801f3e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 801f3e8:	f7e2 bd3e 	b.w	8001e68 <Error_Handler>
    Error_Handler();
 801f3ec:	f7e2 fd3c 	bl	8001e68 <Error_Handler>
 801f3f0:	e7f3      	b.n	801f3da <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 801f3f2:	f7e2 fd39 	bl	8001e68 <Error_Handler>
 801f3f6:	e7eb      	b.n	801f3d0 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 801f3f8:	f7e2 fd36 	bl	8001e68 <Error_Handler>
 801f3fc:	e7e3      	b.n	801f3c6 <MX_USB_DEVICE_Init+0xe>
 801f3fe:	bf00      	nop
 801f400:	200003f0 	.word	0x200003f0
 801f404:	2003e2d0 	.word	0x2003e2d0
 801f408:	200002c0 	.word	0x200002c0
 801f40c:	200003dc 	.word	0x200003dc

0801f410 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 801f410:	2000      	movs	r0, #0
 801f412:	4770      	bx	lr

0801f414 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 801f414:	2000      	movs	r0, #0
 801f416:	4770      	bx	lr

0801f418 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 801f418:	2000      	movs	r0, #0
 801f41a:	4770      	bx	lr

0801f41c <CDC_Receive_FS>:
{
 801f41c:	b510      	push	{r4, lr}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801f41e:	4c05      	ldr	r4, [pc, #20]	; (801f434 <CDC_Receive_FS+0x18>)
 801f420:	4601      	mov	r1, r0
 801f422:	4620      	mov	r0, r4
 801f424:	f7f1 f8ec 	bl	8010600 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801f428:	4620      	mov	r0, r4
 801f42a:	f7f1 f8ef 	bl	801060c <USBD_CDC_ReceivePacket>
}
 801f42e:	2000      	movs	r0, #0
 801f430:	bd10      	pop	{r4, pc}
 801f432:	bf00      	nop
 801f434:	2003e2d0 	.word	0x2003e2d0

0801f438 <CDC_Init_FS>:
{
 801f438:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801f43a:	4c06      	ldr	r4, [pc, #24]	; (801f454 <CDC_Init_FS+0x1c>)
 801f43c:	2200      	movs	r2, #0
 801f43e:	4906      	ldr	r1, [pc, #24]	; (801f458 <CDC_Init_FS+0x20>)
 801f440:	4620      	mov	r0, r4
 801f442:	f7f1 f8d5 	bl	80105f0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801f446:	4620      	mov	r0, r4
 801f448:	4904      	ldr	r1, [pc, #16]	; (801f45c <CDC_Init_FS+0x24>)
 801f44a:	f7f1 f8d9 	bl	8010600 <USBD_CDC_SetRxBuffer>
}
 801f44e:	2000      	movs	r0, #0
 801f450:	bd10      	pop	{r4, pc}
 801f452:	bf00      	nop
 801f454:	2003e2d0 	.word	0x2003e2d0
 801f458:	2003eda0 	.word	0x2003eda0
 801f45c:	2003e5a0 	.word	0x2003e5a0

0801f460 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801f460:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 801f462:	4801      	ldr	r0, [pc, #4]	; (801f468 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 801f464:	800b      	strh	r3, [r1, #0]
}
 801f466:	4770      	bx	lr
 801f468:	2000041c 	.word	0x2000041c

0801f46c <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801f46c:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 801f46e:	4801      	ldr	r0, [pc, #4]	; (801f474 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 801f470:	800b      	strh	r3, [r1, #0]
}
 801f472:	4770      	bx	lr
 801f474:	20000430 	.word	0x20000430

0801f478 <USBD_FS_USR_BOSDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 801f478:	230c      	movs	r3, #12
  return (uint8_t*)USBD_FS_BOSDesc;
}
 801f47a:	4801      	ldr	r0, [pc, #4]	; (801f480 <USBD_FS_USR_BOSDescriptor+0x8>)
  *length = sizeof(USBD_FS_BOSDesc);
 801f47c:	800b      	strh	r3, [r1, #0]
}
 801f47e:	4770      	bx	lr
 801f480:	20000410 	.word	0x20000410

0801f484 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801f484:	3a01      	subs	r2, #1
 801f486:	b430      	push	{r4, r5}
 801f488:	b2d2      	uxtb	r2, r2
 801f48a:	1c8c      	adds	r4, r1, #2
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 801f48c:	2500      	movs	r5, #0
 801f48e:	eb04 0442 	add.w	r4, r4, r2, lsl #1
    if (((value >> 28)) < 0xA)
 801f492:	0f02      	lsrs	r2, r0, #28
    pbuf[2 * idx + 1] = 0;
 801f494:	704d      	strb	r5, [r1, #1]
 801f496:	3102      	adds	r1, #2
    value = value << 4;
 801f498:	0100      	lsls	r0, r0, #4
 801f49a:	b2d3      	uxtb	r3, r2
    if (((value >> 28)) < 0xA)
 801f49c:	2a09      	cmp	r2, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 801f49e:	f103 0230 	add.w	r2, r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801f4a2:	f103 0337 	add.w	r3, r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 801f4a6:	bf94      	ite	ls
 801f4a8:	f801 2c02 	strbls.w	r2, [r1, #-2]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801f4ac:	f801 3c02 	strbhi.w	r3, [r1, #-2]
  for (idx = 0; idx < len; idx++)
 801f4b0:	428c      	cmp	r4, r1
 801f4b2:	d1ee      	bne.n	801f492 <IntToUnicode+0xe>
  }
}
 801f4b4:	bc30      	pop	{r4, r5}
 801f4b6:	4770      	bx	lr

0801f4b8 <USBD_FS_SerialStrDescriptor>:
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801f4b8:	480b      	ldr	r0, [pc, #44]	; (801f4e8 <USBD_FS_SerialStrDescriptor+0x30>)
  *length = USB_SIZ_STRING_SERIAL;
 801f4ba:	221a      	movs	r2, #26
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801f4bc:	4b0b      	ldr	r3, [pc, #44]	; (801f4ec <USBD_FS_SerialStrDescriptor+0x34>)
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801f4be:	6800      	ldr	r0, [r0, #0]
  deviceserial0 += deviceserial2;
 801f4c0:	681b      	ldr	r3, [r3, #0]
  *length = USB_SIZ_STRING_SERIAL;
 801f4c2:	800a      	strh	r2, [r1, #0]
  if (deviceserial0 != 0)
 801f4c4:	18c0      	adds	r0, r0, r3
 801f4c6:	d101      	bne.n	801f4cc <USBD_FS_SerialStrDescriptor+0x14>
}
 801f4c8:	4809      	ldr	r0, [pc, #36]	; (801f4f0 <USBD_FS_SerialStrDescriptor+0x38>)
 801f4ca:	4770      	bx	lr
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801f4cc:	4b09      	ldr	r3, [pc, #36]	; (801f4f4 <USBD_FS_SerialStrDescriptor+0x3c>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801f4ce:	2208      	movs	r2, #8
 801f4d0:	4909      	ldr	r1, [pc, #36]	; (801f4f8 <USBD_FS_SerialStrDescriptor+0x40>)
{
 801f4d2:	b510      	push	{r4, lr}
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801f4d4:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801f4d6:	f7ff ffd5 	bl	801f484 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801f4da:	2204      	movs	r2, #4
 801f4dc:	4907      	ldr	r1, [pc, #28]	; (801f4fc <USBD_FS_SerialStrDescriptor+0x44>)
 801f4de:	4620      	mov	r0, r4
 801f4e0:	f7ff ffd0 	bl	801f484 <IntToUnicode>
}
 801f4e4:	4802      	ldr	r0, [pc, #8]	; (801f4f0 <USBD_FS_SerialStrDescriptor+0x38>)
 801f4e6:	bd10      	pop	{r4, pc}
 801f4e8:	1ff0f420 	.word	0x1ff0f420
 801f4ec:	1ff0f428 	.word	0x1ff0f428
 801f4f0:	20000434 	.word	0x20000434
 801f4f4:	1ff0f424 	.word	0x1ff0f424
 801f4f8:	20000436 	.word	0x20000436
 801f4fc:	20000446 	.word	0x20000446

0801f500 <USBD_FS_ManufacturerStrDescriptor>:
{
 801f500:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801f502:	4c04      	ldr	r4, [pc, #16]	; (801f514 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 801f504:	460a      	mov	r2, r1
 801f506:	4804      	ldr	r0, [pc, #16]	; (801f518 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 801f508:	4621      	mov	r1, r4
 801f50a:	f7f1 fca7 	bl	8010e5c <USBD_GetString>
}
 801f50e:	4620      	mov	r0, r4
 801f510:	bd10      	pop	{r4, pc}
 801f512:	bf00      	nop
 801f514:	2003f5a0 	.word	0x2003f5a0
 801f518:	0803f9c0 	.word	0x0803f9c0

0801f51c <USBD_FS_ProductStrDescriptor>:
{
 801f51c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801f51e:	4c04      	ldr	r4, [pc, #16]	; (801f530 <USBD_FS_ProductStrDescriptor+0x14>)
 801f520:	460a      	mov	r2, r1
 801f522:	4804      	ldr	r0, [pc, #16]	; (801f534 <USBD_FS_ProductStrDescriptor+0x18>)
 801f524:	4621      	mov	r1, r4
 801f526:	f7f1 fc99 	bl	8010e5c <USBD_GetString>
}
 801f52a:	4620      	mov	r0, r4
 801f52c:	bd10      	pop	{r4, pc}
 801f52e:	bf00      	nop
 801f530:	2003f5a0 	.word	0x2003f5a0
 801f534:	0803f9d4 	.word	0x0803f9d4

0801f538 <USBD_FS_ConfigStrDescriptor>:
{
 801f538:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801f53a:	4c04      	ldr	r4, [pc, #16]	; (801f54c <USBD_FS_ConfigStrDescriptor+0x14>)
 801f53c:	460a      	mov	r2, r1
 801f53e:	4804      	ldr	r0, [pc, #16]	; (801f550 <USBD_FS_ConfigStrDescriptor+0x18>)
 801f540:	4621      	mov	r1, r4
 801f542:	f7f1 fc8b 	bl	8010e5c <USBD_GetString>
}
 801f546:	4620      	mov	r0, r4
 801f548:	bd10      	pop	{r4, pc}
 801f54a:	bf00      	nop
 801f54c:	2003f5a0 	.word	0x2003f5a0
 801f550:	0803f9a4 	.word	0x0803f9a4

0801f554 <USBD_FS_InterfaceStrDescriptor>:
{
 801f554:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801f556:	4c04      	ldr	r4, [pc, #16]	; (801f568 <USBD_FS_InterfaceStrDescriptor+0x14>)
 801f558:	460a      	mov	r2, r1
 801f55a:	4804      	ldr	r0, [pc, #16]	; (801f56c <USBD_FS_InterfaceStrDescriptor+0x18>)
 801f55c:	4621      	mov	r1, r4
 801f55e:	f7f1 fc7d 	bl	8010e5c <USBD_GetString>
}
 801f562:	4620      	mov	r0, r4
 801f564:	bd10      	pop	{r4, pc}
 801f566:	bf00      	nop
 801f568:	2003f5a0 	.word	0x2003f5a0
 801f56c:	0803f9b0 	.word	0x0803f9b0

0801f570 <HAL_PCD_MspInit>:
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(pcdHandle->Instance==USB_OTG_FS)
 801f570:	6803      	ldr	r3, [r0, #0]
{
 801f572:	b530      	push	{r4, r5, lr}
  if(pcdHandle->Instance==USB_OTG_FS)
 801f574:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 801f578:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801f57a:	f04f 0400 	mov.w	r4, #0
 801f57e:	e9cd 4403 	strd	r4, r4, [sp, #12]
 801f582:	e9cd 4405 	strd	r4, r4, [sp, #20]
 801f586:	9407      	str	r4, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 801f588:	d001      	beq.n	801f58e <HAL_PCD_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801f58a:	b009      	add	sp, #36	; 0x24
 801f58c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801f58e:	4d1e      	ldr	r5, [pc, #120]	; (801f608 <HAL_PCD_MspInit+0x98>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801f590:	2202      	movs	r2, #2
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 801f592:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801f596:	2103      	movs	r1, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801f598:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801f59a:	f043 0301 	orr.w	r3, r3, #1
 801f59e:	632b      	str	r3, [r5, #48]	; 0x30
 801f5a0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801f5a2:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801f5a4:	220a      	movs	r2, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801f5a6:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 801f5aa:	9003      	str	r0, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801f5ac:	9106      	str	r1, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801f5ae:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801f5b0:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801f5b2:	4816      	ldr	r0, [pc, #88]	; (801f60c <HAL_PCD_MspInit+0x9c>)
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801f5b4:	9207      	str	r2, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801f5b6:	9b00      	ldr	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801f5b8:	f7e8 fec2 	bl	8008340 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 801f5bc:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 801f5c0:	a903      	add	r1, sp, #12
 801f5c2:	4812      	ldr	r0, [pc, #72]	; (801f60c <HAL_PCD_MspInit+0x9c>)
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 801f5c4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801f5c6:	e9cd 4404 	strd	r4, r4, [sp, #16]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 801f5ca:	f7e8 feb9 	bl	8008340 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801f5ce:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 801f5d0:	4622      	mov	r2, r4
 801f5d2:	2106      	movs	r1, #6
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801f5d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 801f5d8:	2043      	movs	r0, #67	; 0x43
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801f5da:	636b      	str	r3, [r5, #52]	; 0x34
 801f5dc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 801f5de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801f5e2:	9301      	str	r3, [sp, #4]
 801f5e4:	9b01      	ldr	r3, [sp, #4]
 801f5e6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 801f5e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801f5ec:	646b      	str	r3, [r5, #68]	; 0x44
 801f5ee:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 801f5f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801f5f4:	9302      	str	r3, [sp, #8]
 801f5f6:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 801f5f8:	f7e6 fc3e 	bl	8005e78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801f5fc:	2043      	movs	r0, #67	; 0x43
 801f5fe:	f7e6 fc81 	bl	8005f04 <HAL_NVIC_EnableIRQ>
}
 801f602:	b009      	add	sp, #36	; 0x24
 801f604:	bd30      	pop	{r4, r5, pc}
 801f606:	bf00      	nop
 801f608:	40023800 	.word	0x40023800
 801f60c:	40020000 	.word	0x40020000

0801f610 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801f610:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 801f614:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f618:	f7f1 b850 	b.w	80106bc <USBD_LL_SetupStage>

0801f61c <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801f61c:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 801f620:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801f624:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f628:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 801f62c:	f7f1 b876 	b.w	801071c <USBD_LL_DataOutStage>

0801f630 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801f630:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 801f634:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801f638:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f63c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801f63e:	f7f1 b8a3 	b.w	8010788 <USBD_LL_DataInStage>
 801f642:	bf00      	nop

0801f644 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801f644:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f648:	f7f1 b93e 	b.w	80108c8 <USBD_LL_SOF>

0801f64c <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801f64c:	68c1      	ldr	r1, [r0, #12]
{
 801f64e:	b510      	push	{r4, lr}
 801f650:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801f652:	b121      	cbz	r1, 801f65e <HAL_PCD_ResetCallback+0x12>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801f654:	2902      	cmp	r1, #2
 801f656:	d00c      	beq.n	801f672 <HAL_PCD_ResetCallback+0x26>
  {
    speed = USBD_SPEED_FULL;
  }
  else
  {
    Error_Handler();
 801f658:	f7e2 fc06 	bl	8001e68 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801f65c:	2101      	movs	r1, #1
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801f65e:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 801f662:	f7f1 f919 	bl	8010898 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801f666:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
}
 801f66a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801f66e:	f7f1 b8eb 	b.w	8010848 <USBD_LL_Reset>
    speed = USBD_SPEED_FULL;
 801f672:	2101      	movs	r1, #1
 801f674:	e7f3      	b.n	801f65e <HAL_PCD_ResetCallback+0x12>
 801f676:	bf00      	nop

0801f678 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801f678:	b510      	push	{r4, lr}
 801f67a:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801f67c:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f680:	f7f1 f90e 	bl	80108a0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801f684:	6822      	ldr	r2, [r4, #0]
 801f686:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 801f68a:	f043 0301 	orr.w	r3, r3, #1
 801f68e:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801f692:	6a23      	ldr	r3, [r4, #32]
 801f694:	b123      	cbz	r3, 801f6a0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801f696:	4a03      	ldr	r2, [pc, #12]	; (801f6a4 <HAL_PCD_SuspendCallback+0x2c>)
 801f698:	6913      	ldr	r3, [r2, #16]
 801f69a:	f043 0306 	orr.w	r3, r3, #6
 801f69e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801f6a0:	bd10      	pop	{r4, pc}
 801f6a2:	bf00      	nop
 801f6a4:	e000ed00 	.word	0xe000ed00

0801f6a8 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801f6a8:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f6ac:	f7f1 b902 	b.w	80108b4 <USBD_LL_Resume>

0801f6b0 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801f6b0:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f6b4:	f7f1 b918 	b.w	80108e8 <USBD_LL_IsoOUTIncomplete>

0801f6b8 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801f6b8:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f6bc:	f7f1 b912 	b.w	80108e4 <USBD_LL_IsoINIncomplete>

0801f6c0 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801f6c0:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f6c4:	f7f1 b912 	b.w	80108ec <USBD_LL_DevConnected>

0801f6c8 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801f6c8:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f6cc:	f7f1 b910 	b.w	80108f0 <USBD_LL_DevDisconnected>

0801f6d0 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801f6d0:	7802      	ldrb	r2, [r0, #0]
 801f6d2:	b10a      	cbz	r2, 801f6d8 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 801f6d4:	2000      	movs	r0, #0
 801f6d6:	4770      	bx	lr
  hpcd_USB_OTG_FS.pData = pdev;
 801f6d8:	4b15      	ldr	r3, [pc, #84]	; (801f730 <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 801f6da:	2101      	movs	r1, #1
{
 801f6dc:	b570      	push	{r4, r5, r6, lr}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801f6de:	2402      	movs	r4, #2
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801f6e0:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801f6e4:	2506      	movs	r5, #6
  hpcd_USB_OTG_FS.pData = pdev;
 801f6e6:	f8c3 0400 	str.w	r0, [r3, #1024]	; 0x400
  pdev->pData = &hpcd_USB_OTG_FS;
 801f6ea:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801f6ee:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801f6f0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801f6f2:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801f6f4:	60dc      	str	r4, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 801f6f6:	62d9      	str	r1, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801f6f8:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801f6fc:	e9c3 6500 	strd	r6, r5, [r3]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 801f700:	e9c3 4106 	strd	r4, r1, [r3, #24]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801f704:	f7e9 fe1a 	bl	800933c <HAL_PCD_Init>
 801f708:	b978      	cbnz	r0, 801f72a <USBD_LL_Init+0x5a>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801f70a:	2180      	movs	r1, #128	; 0x80
 801f70c:	4808      	ldr	r0, [pc, #32]	; (801f730 <USBD_LL_Init+0x60>)
 801f70e:	f7ea fb89 	bl	8009e24 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801f712:	2240      	movs	r2, #64	; 0x40
 801f714:	2100      	movs	r1, #0
 801f716:	4806      	ldr	r0, [pc, #24]	; (801f730 <USBD_LL_Init+0x60>)
 801f718:	f7ea fb60 	bl	8009ddc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801f71c:	2280      	movs	r2, #128	; 0x80
 801f71e:	2101      	movs	r1, #1
 801f720:	4803      	ldr	r0, [pc, #12]	; (801f730 <USBD_LL_Init+0x60>)
 801f722:	f7ea fb5b 	bl	8009ddc <HAL_PCDEx_SetTxFiFo>
}
 801f726:	2000      	movs	r0, #0
 801f728:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler( );
 801f72a:	f7e2 fb9d 	bl	8001e68 <Error_Handler>
 801f72e:	e7ec      	b.n	801f70a <USBD_LL_Init+0x3a>
 801f730:	2003f7a0 	.word	0x2003f7a0

0801f734 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801f734:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 801f736:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f73a:	f7e9 fea9 	bl	8009490 <HAL_PCD_Start>
 801f73e:	2803      	cmp	r0, #3
 801f740:	d802      	bhi.n	801f748 <USBD_LL_Start+0x14>
 801f742:	4b02      	ldr	r3, [pc, #8]	; (801f74c <USBD_LL_Start+0x18>)
 801f744:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f746:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 801f748:	2003      	movs	r0, #3
}
 801f74a:	bd08      	pop	{r3, pc}
 801f74c:	0803f9ec 	.word	0x0803f9ec

0801f750 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801f750:	b510      	push	{r4, lr}
 801f752:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801f754:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f758:	4613      	mov	r3, r2
 801f75a:	4622      	mov	r2, r4
 801f75c:	f7ea f9fa 	bl	8009b54 <HAL_PCD_EP_Open>
 801f760:	2803      	cmp	r0, #3
 801f762:	d802      	bhi.n	801f76a <USBD_LL_OpenEP+0x1a>
 801f764:	4b02      	ldr	r3, [pc, #8]	; (801f770 <USBD_LL_OpenEP+0x20>)
 801f766:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f768:	bd10      	pop	{r4, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801f76a:	2003      	movs	r0, #3
}
 801f76c:	bd10      	pop	{r4, pc}
 801f76e:	bf00      	nop
 801f770:	0803f9ec 	.word	0x0803f9ec

0801f774 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801f774:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801f776:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f77a:	f7ea fa25 	bl	8009bc8 <HAL_PCD_EP_Close>
 801f77e:	2803      	cmp	r0, #3
 801f780:	d802      	bhi.n	801f788 <USBD_LL_CloseEP+0x14>
 801f782:	4b02      	ldr	r3, [pc, #8]	; (801f78c <USBD_LL_CloseEP+0x18>)
 801f784:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f786:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801f788:	2003      	movs	r0, #3
}
 801f78a:	bd08      	pop	{r3, pc}
 801f78c:	0803f9ec 	.word	0x0803f9ec

0801f790 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801f790:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801f792:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f796:	f7ea faa1 	bl	8009cdc <HAL_PCD_EP_SetStall>
 801f79a:	2803      	cmp	r0, #3
 801f79c:	d802      	bhi.n	801f7a4 <USBD_LL_StallEP+0x14>
 801f79e:	4b02      	ldr	r3, [pc, #8]	; (801f7a8 <USBD_LL_StallEP+0x18>)
 801f7a0:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f7a2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801f7a4:	2003      	movs	r0, #3
}
 801f7a6:	bd08      	pop	{r3, pc}
 801f7a8:	0803f9ec 	.word	0x0803f9ec

0801f7ac <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801f7ac:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801f7ae:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f7b2:	f7ea fad7 	bl	8009d64 <HAL_PCD_EP_ClrStall>
 801f7b6:	2803      	cmp	r0, #3
 801f7b8:	d802      	bhi.n	801f7c0 <USBD_LL_ClearStallEP+0x14>
 801f7ba:	4b02      	ldr	r3, [pc, #8]	; (801f7c4 <USBD_LL_ClearStallEP+0x18>)
 801f7bc:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f7be:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801f7c0:	2003      	movs	r0, #3
}
 801f7c2:	bd08      	pop	{r3, pc}
 801f7c4:	0803f9ec 	.word	0x0803f9ec

0801f7c8 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;

  if((ep_addr & 0x80) == 0x80)
 801f7c8:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801f7ca:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 801f7ce:	d406      	bmi.n	801f7de <USBD_LL_IsStallEP+0x16>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801f7d0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 801f7d4:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 801f7d8:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
  }
}
 801f7dc:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801f7de:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 801f7e2:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 801f7e6:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 801f7ea:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 801f7ee:	4770      	bx	lr

0801f7f0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801f7f0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801f7f2:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f7f6:	f7ea f999 	bl	8009b2c <HAL_PCD_SetAddress>
 801f7fa:	2803      	cmp	r0, #3
 801f7fc:	d802      	bhi.n	801f804 <USBD_LL_SetUSBAddress+0x14>
 801f7fe:	4b02      	ldr	r3, [pc, #8]	; (801f808 <USBD_LL_SetUSBAddress+0x18>)
 801f800:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f802:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801f804:	2003      	movs	r0, #3
}
 801f806:	bd08      	pop	{r3, pc}
 801f808:	0803f9ec 	.word	0x0803f9ec

0801f80c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801f80c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801f80e:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f812:	f7ea fa3f 	bl	8009c94 <HAL_PCD_EP_Transmit>
 801f816:	2803      	cmp	r0, #3
 801f818:	d802      	bhi.n	801f820 <USBD_LL_Transmit+0x14>
 801f81a:	4b02      	ldr	r3, [pc, #8]	; (801f824 <USBD_LL_Transmit+0x18>)
 801f81c:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f81e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801f820:	2003      	movs	r0, #3
}
 801f822:	bd08      	pop	{r3, pc}
 801f824:	0803f9ec 	.word	0x0803f9ec

0801f828 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801f828:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801f82a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f82e:	f7ea f9ff 	bl	8009c30 <HAL_PCD_EP_Receive>
 801f832:	2803      	cmp	r0, #3
 801f834:	d802      	bhi.n	801f83c <USBD_LL_PrepareReceive+0x14>
 801f836:	4b02      	ldr	r3, [pc, #8]	; (801f840 <USBD_LL_PrepareReceive+0x18>)
 801f838:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f83a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801f83c:	2003      	movs	r0, #3
}
 801f83e:	bd08      	pop	{r3, pc}
 801f840:	0803f9ec 	.word	0x0803f9ec

0801f844 <USBD_LL_GetRxDataSize>:
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801f844:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f848:	f7ea ba1a 	b.w	8009c80 <HAL_PCD_EP_GetRxCount>

0801f84c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 801f84c:	b510      	push	{r4, lr}
 801f84e:	4604      	mov	r4, r0
  switch (msg)
 801f850:	b1a1      	cbz	r1, 801f87c <HAL_PCDEx_LPM_Callback+0x30>
 801f852:	2901      	cmp	r1, #1
 801f854:	d111      	bne.n	801f87a <HAL_PCDEx_LPM_Callback+0x2e>
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
    USBD_LL_Resume(hpcd->pData);
    break;

  case PCD_LPM_L1_ACTIVE:
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801f856:	6802      	ldr	r2, [r0, #0]
    USBD_LL_Suspend(hpcd->pData);
 801f858:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801f85c:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 801f860:	f043 0301 	orr.w	r3, r3, #1
 801f864:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Suspend(hpcd->pData);
 801f868:	f7f1 f81a 	bl	80108a0 <USBD_LL_Suspend>

    /* Enter in STOP mode. */
    if (hpcd->Init.low_power_enable)
 801f86c:	6a23      	ldr	r3, [r4, #32]
 801f86e:	b123      	cbz	r3, 801f87a <HAL_PCDEx_LPM_Callback+0x2e>
    {
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801f870:	4a0d      	ldr	r2, [pc, #52]	; (801f8a8 <HAL_PCDEx_LPM_Callback+0x5c>)
 801f872:	6913      	ldr	r3, [r2, #16]
 801f874:	f043 0306 	orr.w	r3, r3, #6
 801f878:	6113      	str	r3, [r2, #16]
    }
    break;
  }
}
 801f87a:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 801f87c:	6a03      	ldr	r3, [r0, #32]
 801f87e:	b133      	cbz	r3, 801f88e <HAL_PCDEx_LPM_Callback+0x42>
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
  SystemClock_Config();
 801f880:	f7e2 fafa 	bl	8001e78 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801f884:	4a08      	ldr	r2, [pc, #32]	; (801f8a8 <HAL_PCDEx_LPM_Callback+0x5c>)
 801f886:	6913      	ldr	r3, [r2, #16]
 801f888:	f023 0306 	bic.w	r3, r3, #6
 801f88c:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801f88e:	6822      	ldr	r2, [r4, #0]
    USBD_LL_Resume(hpcd->pData);
 801f890:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801f894:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 801f898:	f023 0301 	bic.w	r3, r3, #1
}
 801f89c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801f8a0:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Resume(hpcd->pData);
 801f8a4:	f7f1 b806 	b.w	80108b4 <USBD_LL_Resume>
 801f8a8:	e000ed00 	.word	0xe000ed00

0801f8ac <atoi>:
 801f8ac:	220a      	movs	r2, #10
 801f8ae:	2100      	movs	r1, #0
 801f8b0:	f002 b942 	b.w	8021b38 <strtol>

0801f8b4 <ctime>:
 801f8b4:	b508      	push	{r3, lr}
 801f8b6:	f000 f829 	bl	801f90c <localtime>
 801f8ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801f8be:	f002 bd05 	b.w	80222cc <asctime>
	...

0801f8c4 <__libc_init_array>:
 801f8c4:	b570      	push	{r4, r5, r6, lr}
 801f8c6:	4e0d      	ldr	r6, [pc, #52]	; (801f8fc <__libc_init_array+0x38>)
 801f8c8:	4c0d      	ldr	r4, [pc, #52]	; (801f900 <__libc_init_array+0x3c>)
 801f8ca:	1ba4      	subs	r4, r4, r6
 801f8cc:	10a4      	asrs	r4, r4, #2
 801f8ce:	2500      	movs	r5, #0
 801f8d0:	42a5      	cmp	r5, r4
 801f8d2:	d109      	bne.n	801f8e8 <__libc_init_array+0x24>
 801f8d4:	4e0b      	ldr	r6, [pc, #44]	; (801f904 <__libc_init_array+0x40>)
 801f8d6:	4c0c      	ldr	r4, [pc, #48]	; (801f908 <__libc_init_array+0x44>)
 801f8d8:	f004 ffb0 	bl	802483c <_init>
 801f8dc:	1ba4      	subs	r4, r4, r6
 801f8de:	10a4      	asrs	r4, r4, #2
 801f8e0:	2500      	movs	r5, #0
 801f8e2:	42a5      	cmp	r5, r4
 801f8e4:	d105      	bne.n	801f8f2 <__libc_init_array+0x2e>
 801f8e6:	bd70      	pop	{r4, r5, r6, pc}
 801f8e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801f8ec:	4798      	blx	r3
 801f8ee:	3501      	adds	r5, #1
 801f8f0:	e7ee      	b.n	801f8d0 <__libc_init_array+0xc>
 801f8f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801f8f6:	4798      	blx	r3
 801f8f8:	3501      	adds	r5, #1
 801f8fa:	e7f2      	b.n	801f8e2 <__libc_init_array+0x1e>
 801f8fc:	080400a8 	.word	0x080400a8
 801f900:	080400a8 	.word	0x080400a8
 801f904:	080400a8 	.word	0x080400a8
 801f908:	080400ac 	.word	0x080400ac

0801f90c <localtime>:
 801f90c:	b538      	push	{r3, r4, r5, lr}
 801f90e:	4b07      	ldr	r3, [pc, #28]	; (801f92c <localtime+0x20>)
 801f910:	681c      	ldr	r4, [r3, #0]
 801f912:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801f914:	4605      	mov	r5, r0
 801f916:	b91b      	cbnz	r3, 801f920 <localtime+0x14>
 801f918:	2024      	movs	r0, #36	; 0x24
 801f91a:	f000 f907 	bl	801fb2c <malloc>
 801f91e:	63e0      	str	r0, [r4, #60]	; 0x3c
 801f920:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801f922:	4628      	mov	r0, r5
 801f924:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f928:	f000 b802 	b.w	801f930 <localtime_r>
 801f92c:	20000450 	.word	0x20000450

0801f930 <localtime_r>:
 801f930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f934:	460c      	mov	r4, r1
 801f936:	4680      	mov	r8, r0
 801f938:	f003 fcc0 	bl	80232bc <__gettzinfo>
 801f93c:	4621      	mov	r1, r4
 801f93e:	4607      	mov	r7, r0
 801f940:	4640      	mov	r0, r8
 801f942:	f003 fcbf 	bl	80232c4 <gmtime_r>
 801f946:	6946      	ldr	r6, [r0, #20]
 801f948:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 801f94c:	07b2      	lsls	r2, r6, #30
 801f94e:	4604      	mov	r4, r0
 801f950:	d105      	bne.n	801f95e <localtime_r+0x2e>
 801f952:	2264      	movs	r2, #100	; 0x64
 801f954:	fb96 f3f2 	sdiv	r3, r6, r2
 801f958:	fb02 6313 	mls	r3, r2, r3, r6
 801f95c:	bb13      	cbnz	r3, 801f9a4 <localtime_r+0x74>
 801f95e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 801f962:	fb96 f5f3 	sdiv	r5, r6, r3
 801f966:	fb03 6515 	mls	r5, r3, r5, r6
 801f96a:	fab5 f585 	clz	r5, r5
 801f96e:	096d      	lsrs	r5, r5, #5
 801f970:	4b63      	ldr	r3, [pc, #396]	; (801fb00 <localtime_r+0x1d0>)
 801f972:	2230      	movs	r2, #48	; 0x30
 801f974:	fb02 3505 	mla	r5, r2, r5, r3
 801f978:	f002 fa3e 	bl	8021df8 <__tz_lock>
 801f97c:	f002 fa3e 	bl	8021dfc <_tzset_unlocked>
 801f980:	4b60      	ldr	r3, [pc, #384]	; (801fb04 <localtime_r+0x1d4>)
 801f982:	681b      	ldr	r3, [r3, #0]
 801f984:	b323      	cbz	r3, 801f9d0 <localtime_r+0xa0>
 801f986:	687b      	ldr	r3, [r7, #4]
 801f988:	42b3      	cmp	r3, r6
 801f98a:	d10d      	bne.n	801f9a8 <localtime_r+0x78>
 801f98c:	683e      	ldr	r6, [r7, #0]
 801f98e:	e9d8 0100 	ldrd	r0, r1, [r8]
 801f992:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801f996:	b97e      	cbnz	r6, 801f9b8 <localtime_r+0x88>
 801f998:	4290      	cmp	r0, r2
 801f99a:	eb71 0303 	sbcs.w	r3, r1, r3
 801f99e:	db0f      	blt.n	801f9c0 <localtime_r+0x90>
 801f9a0:	2301      	movs	r3, #1
 801f9a2:	e015      	b.n	801f9d0 <localtime_r+0xa0>
 801f9a4:	2501      	movs	r5, #1
 801f9a6:	e7e3      	b.n	801f970 <localtime_r+0x40>
 801f9a8:	4630      	mov	r0, r6
 801f9aa:	f002 f97d 	bl	8021ca8 <__tzcalc_limits>
 801f9ae:	2800      	cmp	r0, #0
 801f9b0:	d1ec      	bne.n	801f98c <localtime_r+0x5c>
 801f9b2:	f04f 33ff 	mov.w	r3, #4294967295
 801f9b6:	e00b      	b.n	801f9d0 <localtime_r+0xa0>
 801f9b8:	4290      	cmp	r0, r2
 801f9ba:	eb71 0303 	sbcs.w	r3, r1, r3
 801f9be:	db58      	blt.n	801fa72 <localtime_r+0x142>
 801f9c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 801f9c4:	4290      	cmp	r0, r2
 801f9c6:	eb71 0303 	sbcs.w	r3, r1, r3
 801f9ca:	bfb4      	ite	lt
 801f9cc:	2301      	movlt	r3, #1
 801f9ce:	2300      	movge	r3, #0
 801f9d0:	6223      	str	r3, [r4, #32]
 801f9d2:	6a23      	ldr	r3, [r4, #32]
 801f9d4:	2b01      	cmp	r3, #1
 801f9d6:	bf0c      	ite	eq
 801f9d8:	6d39      	ldreq	r1, [r7, #80]	; 0x50
 801f9da:	6ab9      	ldrne	r1, [r7, #40]	; 0x28
 801f9dc:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 801f9e0:	203c      	movs	r0, #60	; 0x3c
 801f9e2:	fb91 f6f3 	sdiv	r6, r1, r3
 801f9e6:	fb03 1316 	mls	r3, r3, r6, r1
 801f9ea:	6861      	ldr	r1, [r4, #4]
 801f9ec:	fb93 f2f0 	sdiv	r2, r3, r0
 801f9f0:	fb00 3012 	mls	r0, r0, r2, r3
 801f9f4:	6823      	ldr	r3, [r4, #0]
 801f9f6:	1a89      	subs	r1, r1, r2
 801f9f8:	68a2      	ldr	r2, [r4, #8]
 801f9fa:	6061      	str	r1, [r4, #4]
 801f9fc:	1a1b      	subs	r3, r3, r0
 801f9fe:	1b92      	subs	r2, r2, r6
 801fa00:	2b3b      	cmp	r3, #59	; 0x3b
 801fa02:	6023      	str	r3, [r4, #0]
 801fa04:	60a2      	str	r2, [r4, #8]
 801fa06:	dd36      	ble.n	801fa76 <localtime_r+0x146>
 801fa08:	3101      	adds	r1, #1
 801fa0a:	6061      	str	r1, [r4, #4]
 801fa0c:	3b3c      	subs	r3, #60	; 0x3c
 801fa0e:	6023      	str	r3, [r4, #0]
 801fa10:	6863      	ldr	r3, [r4, #4]
 801fa12:	2b3b      	cmp	r3, #59	; 0x3b
 801fa14:	dd35      	ble.n	801fa82 <localtime_r+0x152>
 801fa16:	3201      	adds	r2, #1
 801fa18:	60a2      	str	r2, [r4, #8]
 801fa1a:	3b3c      	subs	r3, #60	; 0x3c
 801fa1c:	6063      	str	r3, [r4, #4]
 801fa1e:	68a3      	ldr	r3, [r4, #8]
 801fa20:	2b17      	cmp	r3, #23
 801fa22:	dd34      	ble.n	801fa8e <localtime_r+0x15e>
 801fa24:	69e2      	ldr	r2, [r4, #28]
 801fa26:	3201      	adds	r2, #1
 801fa28:	61e2      	str	r2, [r4, #28]
 801fa2a:	69a2      	ldr	r2, [r4, #24]
 801fa2c:	3201      	adds	r2, #1
 801fa2e:	2a06      	cmp	r2, #6
 801fa30:	bfc8      	it	gt
 801fa32:	2200      	movgt	r2, #0
 801fa34:	61a2      	str	r2, [r4, #24]
 801fa36:	68e2      	ldr	r2, [r4, #12]
 801fa38:	3b18      	subs	r3, #24
 801fa3a:	3201      	adds	r2, #1
 801fa3c:	60a3      	str	r3, [r4, #8]
 801fa3e:	6923      	ldr	r3, [r4, #16]
 801fa40:	60e2      	str	r2, [r4, #12]
 801fa42:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 801fa46:	428a      	cmp	r2, r1
 801fa48:	dd0e      	ble.n	801fa68 <localtime_r+0x138>
 801fa4a:	3301      	adds	r3, #1
 801fa4c:	2b0c      	cmp	r3, #12
 801fa4e:	bf0c      	ite	eq
 801fa50:	6963      	ldreq	r3, [r4, #20]
 801fa52:	6123      	strne	r3, [r4, #16]
 801fa54:	eba2 0201 	sub.w	r2, r2, r1
 801fa58:	60e2      	str	r2, [r4, #12]
 801fa5a:	bf01      	itttt	eq
 801fa5c:	3301      	addeq	r3, #1
 801fa5e:	2200      	moveq	r2, #0
 801fa60:	6122      	streq	r2, [r4, #16]
 801fa62:	6163      	streq	r3, [r4, #20]
 801fa64:	bf08      	it	eq
 801fa66:	61e2      	streq	r2, [r4, #28]
 801fa68:	f002 f9c7 	bl	8021dfa <__tz_unlock>
 801fa6c:	4620      	mov	r0, r4
 801fa6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801fa72:	2300      	movs	r3, #0
 801fa74:	e7ac      	b.n	801f9d0 <localtime_r+0xa0>
 801fa76:	2b00      	cmp	r3, #0
 801fa78:	daca      	bge.n	801fa10 <localtime_r+0xe0>
 801fa7a:	3901      	subs	r1, #1
 801fa7c:	6061      	str	r1, [r4, #4]
 801fa7e:	333c      	adds	r3, #60	; 0x3c
 801fa80:	e7c5      	b.n	801fa0e <localtime_r+0xde>
 801fa82:	2b00      	cmp	r3, #0
 801fa84:	dacb      	bge.n	801fa1e <localtime_r+0xee>
 801fa86:	3a01      	subs	r2, #1
 801fa88:	60a2      	str	r2, [r4, #8]
 801fa8a:	333c      	adds	r3, #60	; 0x3c
 801fa8c:	e7c6      	b.n	801fa1c <localtime_r+0xec>
 801fa8e:	2b00      	cmp	r3, #0
 801fa90:	daea      	bge.n	801fa68 <localtime_r+0x138>
 801fa92:	69e2      	ldr	r2, [r4, #28]
 801fa94:	3a01      	subs	r2, #1
 801fa96:	61e2      	str	r2, [r4, #28]
 801fa98:	69a2      	ldr	r2, [r4, #24]
 801fa9a:	3a01      	subs	r2, #1
 801fa9c:	bf48      	it	mi
 801fa9e:	2206      	movmi	r2, #6
 801faa0:	61a2      	str	r2, [r4, #24]
 801faa2:	68e2      	ldr	r2, [r4, #12]
 801faa4:	3318      	adds	r3, #24
 801faa6:	3a01      	subs	r2, #1
 801faa8:	60e2      	str	r2, [r4, #12]
 801faaa:	60a3      	str	r3, [r4, #8]
 801faac:	2a00      	cmp	r2, #0
 801faae:	d1db      	bne.n	801fa68 <localtime_r+0x138>
 801fab0:	6923      	ldr	r3, [r4, #16]
 801fab2:	3b01      	subs	r3, #1
 801fab4:	d405      	bmi.n	801fac2 <localtime_r+0x192>
 801fab6:	6123      	str	r3, [r4, #16]
 801fab8:	6923      	ldr	r3, [r4, #16]
 801faba:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 801fabe:	60e3      	str	r3, [r4, #12]
 801fac0:	e7d2      	b.n	801fa68 <localtime_r+0x138>
 801fac2:	6962      	ldr	r2, [r4, #20]
 801fac4:	230b      	movs	r3, #11
 801fac6:	1e51      	subs	r1, r2, #1
 801fac8:	6123      	str	r3, [r4, #16]
 801faca:	078b      	lsls	r3, r1, #30
 801facc:	6161      	str	r1, [r4, #20]
 801face:	f202 726b 	addw	r2, r2, #1899	; 0x76b
 801fad2:	d105      	bne.n	801fae0 <localtime_r+0x1b0>
 801fad4:	2164      	movs	r1, #100	; 0x64
 801fad6:	fb92 f3f1 	sdiv	r3, r2, r1
 801fada:	fb01 2313 	mls	r3, r1, r3, r2
 801fade:	b963      	cbnz	r3, 801fafa <localtime_r+0x1ca>
 801fae0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801fae4:	fb92 f3f1 	sdiv	r3, r2, r1
 801fae8:	fb01 2313 	mls	r3, r1, r3, r2
 801faec:	fab3 f383 	clz	r3, r3
 801faf0:	095b      	lsrs	r3, r3, #5
 801faf2:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 801faf6:	61e3      	str	r3, [r4, #28]
 801faf8:	e7de      	b.n	801fab8 <localtime_r+0x188>
 801fafa:	2301      	movs	r3, #1
 801fafc:	e7f9      	b.n	801faf2 <localtime_r+0x1c2>
 801fafe:	bf00      	nop
 801fb00:	0803fa60 	.word	0x0803fa60
 801fb04:	2002a774 	.word	0x2002a774

0801fb08 <__locale_ctype_ptr_l>:
 801fb08:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 801fb0c:	4770      	bx	lr
	...

0801fb10 <__locale_ctype_ptr>:
 801fb10:	4b04      	ldr	r3, [pc, #16]	; (801fb24 <__locale_ctype_ptr+0x14>)
 801fb12:	4a05      	ldr	r2, [pc, #20]	; (801fb28 <__locale_ctype_ptr+0x18>)
 801fb14:	681b      	ldr	r3, [r3, #0]
 801fb16:	6a1b      	ldr	r3, [r3, #32]
 801fb18:	2b00      	cmp	r3, #0
 801fb1a:	bf08      	it	eq
 801fb1c:	4613      	moveq	r3, r2
 801fb1e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801fb22:	4770      	bx	lr
 801fb24:	20000450 	.word	0x20000450
 801fb28:	200004b4 	.word	0x200004b4

0801fb2c <malloc>:
 801fb2c:	4b02      	ldr	r3, [pc, #8]	; (801fb38 <malloc+0xc>)
 801fb2e:	4601      	mov	r1, r0
 801fb30:	6818      	ldr	r0, [r3, #0]
 801fb32:	f000 bb3b 	b.w	80201ac <_malloc_r>
 801fb36:	bf00      	nop
 801fb38:	20000450 	.word	0x20000450

0801fb3c <free>:
 801fb3c:	4b02      	ldr	r3, [pc, #8]	; (801fb48 <free+0xc>)
 801fb3e:	4601      	mov	r1, r0
 801fb40:	6818      	ldr	r0, [r3, #0]
 801fb42:	f000 bae5 	b.w	8020110 <_free_r>
 801fb46:	bf00      	nop
 801fb48:	20000450 	.word	0x20000450

0801fb4c <__ascii_mbtowc>:
 801fb4c:	b082      	sub	sp, #8
 801fb4e:	b901      	cbnz	r1, 801fb52 <__ascii_mbtowc+0x6>
 801fb50:	a901      	add	r1, sp, #4
 801fb52:	b142      	cbz	r2, 801fb66 <__ascii_mbtowc+0x1a>
 801fb54:	b14b      	cbz	r3, 801fb6a <__ascii_mbtowc+0x1e>
 801fb56:	7813      	ldrb	r3, [r2, #0]
 801fb58:	600b      	str	r3, [r1, #0]
 801fb5a:	7812      	ldrb	r2, [r2, #0]
 801fb5c:	1c10      	adds	r0, r2, #0
 801fb5e:	bf18      	it	ne
 801fb60:	2001      	movne	r0, #1
 801fb62:	b002      	add	sp, #8
 801fb64:	4770      	bx	lr
 801fb66:	4610      	mov	r0, r2
 801fb68:	e7fb      	b.n	801fb62 <__ascii_mbtowc+0x16>
 801fb6a:	f06f 0001 	mvn.w	r0, #1
 801fb6e:	e7f8      	b.n	801fb62 <__ascii_mbtowc+0x16>

0801fb70 <memcmp>:
 801fb70:	b530      	push	{r4, r5, lr}
 801fb72:	2400      	movs	r4, #0
 801fb74:	42a2      	cmp	r2, r4
 801fb76:	d101      	bne.n	801fb7c <memcmp+0xc>
 801fb78:	2000      	movs	r0, #0
 801fb7a:	e007      	b.n	801fb8c <memcmp+0x1c>
 801fb7c:	5d03      	ldrb	r3, [r0, r4]
 801fb7e:	3401      	adds	r4, #1
 801fb80:	190d      	adds	r5, r1, r4
 801fb82:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801fb86:	42ab      	cmp	r3, r5
 801fb88:	d0f4      	beq.n	801fb74 <memcmp+0x4>
 801fb8a:	1b58      	subs	r0, r3, r5
 801fb8c:	bd30      	pop	{r4, r5, pc}

0801fb8e <memcpy>:
 801fb8e:	b510      	push	{r4, lr}
 801fb90:	1e43      	subs	r3, r0, #1
 801fb92:	440a      	add	r2, r1
 801fb94:	4291      	cmp	r1, r2
 801fb96:	d100      	bne.n	801fb9a <memcpy+0xc>
 801fb98:	bd10      	pop	{r4, pc}
 801fb9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801fb9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 801fba2:	e7f7      	b.n	801fb94 <memcpy+0x6>

0801fba4 <memmove>:
 801fba4:	4288      	cmp	r0, r1
 801fba6:	b510      	push	{r4, lr}
 801fba8:	eb01 0302 	add.w	r3, r1, r2
 801fbac:	d807      	bhi.n	801fbbe <memmove+0x1a>
 801fbae:	1e42      	subs	r2, r0, #1
 801fbb0:	4299      	cmp	r1, r3
 801fbb2:	d00a      	beq.n	801fbca <memmove+0x26>
 801fbb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 801fbb8:	f802 4f01 	strb.w	r4, [r2, #1]!
 801fbbc:	e7f8      	b.n	801fbb0 <memmove+0xc>
 801fbbe:	4283      	cmp	r3, r0
 801fbc0:	d9f5      	bls.n	801fbae <memmove+0xa>
 801fbc2:	1881      	adds	r1, r0, r2
 801fbc4:	1ad2      	subs	r2, r2, r3
 801fbc6:	42d3      	cmn	r3, r2
 801fbc8:	d100      	bne.n	801fbcc <memmove+0x28>
 801fbca:	bd10      	pop	{r4, pc}
 801fbcc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801fbd0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801fbd4:	e7f7      	b.n	801fbc6 <memmove+0x22>

0801fbd6 <memset>:
 801fbd6:	4402      	add	r2, r0
 801fbd8:	4603      	mov	r3, r0
 801fbda:	4293      	cmp	r3, r2
 801fbdc:	d100      	bne.n	801fbe0 <memset+0xa>
 801fbde:	4770      	bx	lr
 801fbe0:	f803 1b01 	strb.w	r1, [r3], #1
 801fbe4:	e7f9      	b.n	801fbda <memset+0x4>
	...

0801fbe8 <validate_structure>:
 801fbe8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801fbea:	6801      	ldr	r1, [r0, #0]
 801fbec:	293b      	cmp	r1, #59	; 0x3b
 801fbee:	4604      	mov	r4, r0
 801fbf0:	d911      	bls.n	801fc16 <validate_structure+0x2e>
 801fbf2:	223c      	movs	r2, #60	; 0x3c
 801fbf4:	4668      	mov	r0, sp
 801fbf6:	f002 fbb5 	bl	8022364 <div>
 801fbfa:	9a01      	ldr	r2, [sp, #4]
 801fbfc:	6863      	ldr	r3, [r4, #4]
 801fbfe:	9900      	ldr	r1, [sp, #0]
 801fc00:	2a00      	cmp	r2, #0
 801fc02:	440b      	add	r3, r1
 801fc04:	6063      	str	r3, [r4, #4]
 801fc06:	bfbb      	ittet	lt
 801fc08:	323c      	addlt	r2, #60	; 0x3c
 801fc0a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801fc0e:	6022      	strge	r2, [r4, #0]
 801fc10:	6022      	strlt	r2, [r4, #0]
 801fc12:	bfb8      	it	lt
 801fc14:	6063      	strlt	r3, [r4, #4]
 801fc16:	6861      	ldr	r1, [r4, #4]
 801fc18:	293b      	cmp	r1, #59	; 0x3b
 801fc1a:	d911      	bls.n	801fc40 <validate_structure+0x58>
 801fc1c:	223c      	movs	r2, #60	; 0x3c
 801fc1e:	4668      	mov	r0, sp
 801fc20:	f002 fba0 	bl	8022364 <div>
 801fc24:	9a01      	ldr	r2, [sp, #4]
 801fc26:	68a3      	ldr	r3, [r4, #8]
 801fc28:	9900      	ldr	r1, [sp, #0]
 801fc2a:	2a00      	cmp	r2, #0
 801fc2c:	440b      	add	r3, r1
 801fc2e:	60a3      	str	r3, [r4, #8]
 801fc30:	bfbb      	ittet	lt
 801fc32:	323c      	addlt	r2, #60	; 0x3c
 801fc34:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801fc38:	6062      	strge	r2, [r4, #4]
 801fc3a:	6062      	strlt	r2, [r4, #4]
 801fc3c:	bfb8      	it	lt
 801fc3e:	60a3      	strlt	r3, [r4, #8]
 801fc40:	68a1      	ldr	r1, [r4, #8]
 801fc42:	2917      	cmp	r1, #23
 801fc44:	d911      	bls.n	801fc6a <validate_structure+0x82>
 801fc46:	2218      	movs	r2, #24
 801fc48:	4668      	mov	r0, sp
 801fc4a:	f002 fb8b 	bl	8022364 <div>
 801fc4e:	9a01      	ldr	r2, [sp, #4]
 801fc50:	68e3      	ldr	r3, [r4, #12]
 801fc52:	9900      	ldr	r1, [sp, #0]
 801fc54:	2a00      	cmp	r2, #0
 801fc56:	440b      	add	r3, r1
 801fc58:	60e3      	str	r3, [r4, #12]
 801fc5a:	bfbb      	ittet	lt
 801fc5c:	3218      	addlt	r2, #24
 801fc5e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801fc62:	60a2      	strge	r2, [r4, #8]
 801fc64:	60a2      	strlt	r2, [r4, #8]
 801fc66:	bfb8      	it	lt
 801fc68:	60e3      	strlt	r3, [r4, #12]
 801fc6a:	6921      	ldr	r1, [r4, #16]
 801fc6c:	290b      	cmp	r1, #11
 801fc6e:	d911      	bls.n	801fc94 <validate_structure+0xac>
 801fc70:	220c      	movs	r2, #12
 801fc72:	4668      	mov	r0, sp
 801fc74:	f002 fb76 	bl	8022364 <div>
 801fc78:	9a01      	ldr	r2, [sp, #4]
 801fc7a:	6963      	ldr	r3, [r4, #20]
 801fc7c:	9900      	ldr	r1, [sp, #0]
 801fc7e:	2a00      	cmp	r2, #0
 801fc80:	440b      	add	r3, r1
 801fc82:	6163      	str	r3, [r4, #20]
 801fc84:	bfbb      	ittet	lt
 801fc86:	320c      	addlt	r2, #12
 801fc88:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801fc8c:	6122      	strge	r2, [r4, #16]
 801fc8e:	6122      	strlt	r2, [r4, #16]
 801fc90:	bfb8      	it	lt
 801fc92:	6163      	strlt	r3, [r4, #20]
 801fc94:	6963      	ldr	r3, [r4, #20]
 801fc96:	0799      	lsls	r1, r3, #30
 801fc98:	d120      	bne.n	801fcdc <validate_structure+0xf4>
 801fc9a:	2164      	movs	r1, #100	; 0x64
 801fc9c:	fb93 f2f1 	sdiv	r2, r3, r1
 801fca0:	fb01 3212 	mls	r2, r1, r2, r3
 801fca4:	b9e2      	cbnz	r2, 801fce0 <validate_structure+0xf8>
 801fca6:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 801fcaa:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801fcae:	fb93 f2f1 	sdiv	r2, r3, r1
 801fcb2:	fb01 3312 	mls	r3, r1, r2, r3
 801fcb6:	2b00      	cmp	r3, #0
 801fcb8:	bf14      	ite	ne
 801fcba:	231c      	movne	r3, #28
 801fcbc:	231d      	moveq	r3, #29
 801fcbe:	68e2      	ldr	r2, [r4, #12]
 801fcc0:	2a00      	cmp	r2, #0
 801fcc2:	dc0f      	bgt.n	801fce4 <validate_structure+0xfc>
 801fcc4:	4f34      	ldr	r7, [pc, #208]	; (801fd98 <validate_structure+0x1b0>)
 801fcc6:	260b      	movs	r6, #11
 801fcc8:	2064      	movs	r0, #100	; 0x64
 801fcca:	f44f 75c8 	mov.w	r5, #400	; 0x190
 801fcce:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 801fcd2:	f1bc 0f00 	cmp.w	ip, #0
 801fcd6:	dd14      	ble.n	801fd02 <validate_structure+0x11a>
 801fcd8:	b003      	add	sp, #12
 801fcda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801fcdc:	231c      	movs	r3, #28
 801fcde:	e7ee      	b.n	801fcbe <validate_structure+0xd6>
 801fce0:	231d      	movs	r3, #29
 801fce2:	e7ec      	b.n	801fcbe <validate_structure+0xd6>
 801fce4:	4f2c      	ldr	r7, [pc, #176]	; (801fd98 <validate_structure+0x1b0>)
 801fce6:	f04f 0c00 	mov.w	ip, #0
 801fcea:	2564      	movs	r5, #100	; 0x64
 801fcec:	f44f 76c8 	mov.w	r6, #400	; 0x190
 801fcf0:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 801fcf4:	2a01      	cmp	r2, #1
 801fcf6:	d02f      	beq.n	801fd58 <validate_structure+0x170>
 801fcf8:	f857 0022 	ldr.w	r0, [r7, r2, lsl #2]
 801fcfc:	4281      	cmp	r1, r0
 801fcfe:	dc2e      	bgt.n	801fd5e <validate_structure+0x176>
 801fd00:	e7ea      	b.n	801fcd8 <validate_structure+0xf0>
 801fd02:	6921      	ldr	r1, [r4, #16]
 801fd04:	3901      	subs	r1, #1
 801fd06:	6121      	str	r1, [r4, #16]
 801fd08:	3101      	adds	r1, #1
 801fd0a:	d114      	bne.n	801fd36 <validate_structure+0x14e>
 801fd0c:	6963      	ldr	r3, [r4, #20]
 801fd0e:	1e59      	subs	r1, r3, #1
 801fd10:	078a      	lsls	r2, r1, #30
 801fd12:	e9c4 6104 	strd	r6, r1, [r4, #16]
 801fd16:	d117      	bne.n	801fd48 <validate_structure+0x160>
 801fd18:	fb91 f2f0 	sdiv	r2, r1, r0
 801fd1c:	fb00 1112 	mls	r1, r0, r2, r1
 801fd20:	b9a1      	cbnz	r1, 801fd4c <validate_structure+0x164>
 801fd22:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 801fd26:	fb93 f2f5 	sdiv	r2, r3, r5
 801fd2a:	fb05 3312 	mls	r3, r5, r2, r3
 801fd2e:	2b00      	cmp	r3, #0
 801fd30:	bf14      	ite	ne
 801fd32:	231c      	movne	r3, #28
 801fd34:	231d      	moveq	r3, #29
 801fd36:	6922      	ldr	r2, [r4, #16]
 801fd38:	2a01      	cmp	r2, #1
 801fd3a:	bf14      	ite	ne
 801fd3c:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 801fd40:	461a      	moveq	r2, r3
 801fd42:	4462      	add	r2, ip
 801fd44:	60e2      	str	r2, [r4, #12]
 801fd46:	e7c2      	b.n	801fcce <validate_structure+0xe6>
 801fd48:	231c      	movs	r3, #28
 801fd4a:	e7f4      	b.n	801fd36 <validate_structure+0x14e>
 801fd4c:	231d      	movs	r3, #29
 801fd4e:	e7f2      	b.n	801fd36 <validate_structure+0x14e>
 801fd50:	231c      	movs	r3, #28
 801fd52:	e7cd      	b.n	801fcf0 <validate_structure+0x108>
 801fd54:	231d      	movs	r3, #29
 801fd56:	e7cb      	b.n	801fcf0 <validate_structure+0x108>
 801fd58:	428b      	cmp	r3, r1
 801fd5a:	dabd      	bge.n	801fcd8 <validate_structure+0xf0>
 801fd5c:	4618      	mov	r0, r3
 801fd5e:	3201      	adds	r2, #1
 801fd60:	1a09      	subs	r1, r1, r0
 801fd62:	2a0c      	cmp	r2, #12
 801fd64:	60e1      	str	r1, [r4, #12]
 801fd66:	6122      	str	r2, [r4, #16]
 801fd68:	d1c2      	bne.n	801fcf0 <validate_structure+0x108>
 801fd6a:	6963      	ldr	r3, [r4, #20]
 801fd6c:	1c5a      	adds	r2, r3, #1
 801fd6e:	0791      	lsls	r1, r2, #30
 801fd70:	e9c4 c204 	strd	ip, r2, [r4, #16]
 801fd74:	d1ec      	bne.n	801fd50 <validate_structure+0x168>
 801fd76:	fb92 f1f5 	sdiv	r1, r2, r5
 801fd7a:	fb05 2211 	mls	r2, r5, r1, r2
 801fd7e:	2a00      	cmp	r2, #0
 801fd80:	d1e8      	bne.n	801fd54 <validate_structure+0x16c>
 801fd82:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 801fd86:	fb93 f2f6 	sdiv	r2, r3, r6
 801fd8a:	fb06 3312 	mls	r3, r6, r2, r3
 801fd8e:	2b00      	cmp	r3, #0
 801fd90:	bf14      	ite	ne
 801fd92:	231c      	movne	r3, #28
 801fd94:	231d      	moveq	r3, #29
 801fd96:	e7ab      	b.n	801fcf0 <validate_structure+0x108>
 801fd98:	0803fa00 	.word	0x0803fa00

0801fd9c <mktime>:
 801fd9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fda0:	b089      	sub	sp, #36	; 0x24
 801fda2:	4606      	mov	r6, r0
 801fda4:	f003 fa8a 	bl	80232bc <__gettzinfo>
 801fda8:	4680      	mov	r8, r0
 801fdaa:	4630      	mov	r0, r6
 801fdac:	f7ff ff1c 	bl	801fbe8 <validate_structure>
 801fdb0:	e9d6 3000 	ldrd	r3, r0, [r6]
 801fdb4:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 801fdb8:	fb0a 3a00 	mla	sl, sl, r0, r3
 801fdbc:	68b0      	ldr	r0, [r6, #8]
 801fdbe:	4abe      	ldr	r2, [pc, #760]	; (80200b8 <mktime+0x31c>)
 801fdc0:	6975      	ldr	r5, [r6, #20]
 801fdc2:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 801fdc6:	fb03 aa00 	mla	sl, r3, r0, sl
 801fdca:	e9d6 4303 	ldrd	r4, r3, [r6, #12]
 801fdce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 801fdd2:	3c01      	subs	r4, #1
 801fdd4:	2b01      	cmp	r3, #1
 801fdd6:	ea4f 7bea 	mov.w	fp, sl, asr #31
 801fdda:	4414      	add	r4, r2
 801fddc:	dd11      	ble.n	801fe02 <mktime+0x66>
 801fdde:	07a9      	lsls	r1, r5, #30
 801fde0:	d10f      	bne.n	801fe02 <mktime+0x66>
 801fde2:	2264      	movs	r2, #100	; 0x64
 801fde4:	fb95 f3f2 	sdiv	r3, r5, r2
 801fde8:	fb02 5313 	mls	r3, r2, r3, r5
 801fdec:	b943      	cbnz	r3, 801fe00 <mktime+0x64>
 801fdee:	f205 716c 	addw	r1, r5, #1900	; 0x76c
 801fdf2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801fdf6:	fb91 f3f2 	sdiv	r3, r1, r2
 801fdfa:	fb02 1313 	mls	r3, r2, r3, r1
 801fdfe:	b903      	cbnz	r3, 801fe02 <mktime+0x66>
 801fe00:	3401      	adds	r4, #1
 801fe02:	f505 531c 	add.w	r3, r5, #9984	; 0x2700
 801fe06:	3310      	adds	r3, #16
 801fe08:	f644 6220 	movw	r2, #20000	; 0x4e20
 801fe0c:	4293      	cmp	r3, r2
 801fe0e:	61f4      	str	r4, [r6, #28]
 801fe10:	f200 8179 	bhi.w	8020106 <mktime+0x36a>
 801fe14:	2d46      	cmp	r5, #70	; 0x46
 801fe16:	f340 8084 	ble.w	801ff22 <mktime+0x186>
 801fe1a:	2346      	movs	r3, #70	; 0x46
 801fe1c:	f240 176d 	movw	r7, #365	; 0x16d
 801fe20:	2164      	movs	r1, #100	; 0x64
 801fe22:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801fe26:	079a      	lsls	r2, r3, #30
 801fe28:	d175      	bne.n	801ff16 <mktime+0x17a>
 801fe2a:	fb93 f2f1 	sdiv	r2, r3, r1
 801fe2e:	fb01 3212 	mls	r2, r1, r2, r3
 801fe32:	2a00      	cmp	r2, #0
 801fe34:	d172      	bne.n	801ff1c <mktime+0x180>
 801fe36:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 801fe3a:	fb9c f2f0 	sdiv	r2, ip, r0
 801fe3e:	fb00 c212 	mls	r2, r0, r2, ip
 801fe42:	2a00      	cmp	r2, #0
 801fe44:	bf14      	ite	ne
 801fe46:	463a      	movne	r2, r7
 801fe48:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801fe4c:	3301      	adds	r3, #1
 801fe4e:	429d      	cmp	r5, r3
 801fe50:	4414      	add	r4, r2
 801fe52:	d1e8      	bne.n	801fe26 <mktime+0x8a>
 801fe54:	4b99      	ldr	r3, [pc, #612]	; (80200bc <mktime+0x320>)
 801fe56:	4363      	muls	r3, r4
 801fe58:	eb1a 0103 	adds.w	r1, sl, r3
 801fe5c:	eb4b 72e3 	adc.w	r2, fp, r3, asr #31
 801fe60:	e9cd 1200 	strd	r1, r2, [sp]
 801fe64:	f001 ffc8 	bl	8021df8 <__tz_lock>
 801fe68:	f001 ffc8 	bl	8021dfc <_tzset_unlocked>
 801fe6c:	4b94      	ldr	r3, [pc, #592]	; (80200c0 <mktime+0x324>)
 801fe6e:	f8d3 9000 	ldr.w	r9, [r3]
 801fe72:	f1b9 0f00 	cmp.w	r9, #0
 801fe76:	d045      	beq.n	801ff04 <mktime+0x168>
 801fe78:	f8d6 9020 	ldr.w	r9, [r6, #32]
 801fe7c:	6970      	ldr	r0, [r6, #20]
 801fe7e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801fe82:	464f      	mov	r7, r9
 801fe84:	2f01      	cmp	r7, #1
 801fe86:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 801fe8a:	bfa8      	it	ge
 801fe8c:	2701      	movge	r7, #1
 801fe8e:	4283      	cmp	r3, r0
 801fe90:	f040 8089 	bne.w	801ffa6 <mktime+0x20a>
 801fe94:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 801fe98:	f8d8 0028 	ldr.w	r0, [r8, #40]	; 0x28
 801fe9c:	460a      	mov	r2, r1
 801fe9e:	17cb      	asrs	r3, r1, #31
 801fea0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801fea4:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 801fea8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801feac:	1a12      	subs	r2, r2, r0
 801feae:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
 801feb2:	4692      	mov	sl, r2
 801feb4:	469b      	mov	fp, r3
 801feb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 801feba:	4552      	cmp	r2, sl
 801febc:	eb73 0c0b 	sbcs.w	ip, r3, fp
 801fec0:	e9cd ab02 	strd	sl, fp, [sp, #8]
 801fec4:	da76      	bge.n	801ffb4 <mktime+0x218>
 801fec6:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 801feca:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801fece:	ebb2 0a0a 	subs.w	sl, r2, sl
 801fed2:	eb63 0b0b 	sbc.w	fp, r3, fp
 801fed6:	f8d8 3000 	ldr.w	r3, [r8]
 801feda:	2b00      	cmp	r3, #0
 801fedc:	d079      	beq.n	801ffd2 <mktime+0x236>
 801fede:	e9dd 2300 	ldrd	r2, r3, [sp]
 801fee2:	4552      	cmp	r2, sl
 801fee4:	eb73 030b 	sbcs.w	r3, r3, fp
 801fee8:	db07      	blt.n	801fefa <mktime+0x15e>
 801feea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801feee:	e9dd ab00 	ldrd	sl, fp, [sp]
 801fef2:	4592      	cmp	sl, r2
 801fef4:	eb7b 0303 	sbcs.w	r3, fp, r3
 801fef8:	db71      	blt.n	801ffde <mktime+0x242>
 801fefa:	f1b9 0f00 	cmp.w	r9, #0
 801fefe:	f04f 0900 	mov.w	r9, #0
 801ff02:	da71      	bge.n	801ffe8 <mktime+0x24c>
 801ff04:	e9dd ab00 	ldrd	sl, fp, [sp]
 801ff08:	f8d8 3028 	ldr.w	r3, [r8, #40]	; 0x28
 801ff0c:	eb1a 0a03 	adds.w	sl, sl, r3
 801ff10:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 801ff14:	e0b4      	b.n	8020080 <mktime+0x2e4>
 801ff16:	f240 126d 	movw	r2, #365	; 0x16d
 801ff1a:	e797      	b.n	801fe4c <mktime+0xb0>
 801ff1c:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801ff20:	e794      	b.n	801fe4c <mktime+0xb0>
 801ff22:	d097      	beq.n	801fe54 <mktime+0xb8>
 801ff24:	2345      	movs	r3, #69	; 0x45
 801ff26:	f240 176d 	movw	r7, #365	; 0x16d
 801ff2a:	2164      	movs	r1, #100	; 0x64
 801ff2c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801ff30:	e012      	b.n	801ff58 <mktime+0x1bc>
 801ff32:	bb62      	cbnz	r2, 801ff8e <mktime+0x1f2>
 801ff34:	fb93 f2f1 	sdiv	r2, r3, r1
 801ff38:	fb01 3212 	mls	r2, r1, r2, r3
 801ff3c:	bb52      	cbnz	r2, 801ff94 <mktime+0x1f8>
 801ff3e:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 801ff42:	fb9c f2f0 	sdiv	r2, ip, r0
 801ff46:	fb00 c212 	mls	r2, r0, r2, ip
 801ff4a:	2a00      	cmp	r2, #0
 801ff4c:	bf14      	ite	ne
 801ff4e:	463a      	movne	r2, r7
 801ff50:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801ff54:	1aa4      	subs	r4, r4, r2
 801ff56:	3b01      	subs	r3, #1
 801ff58:	429d      	cmp	r5, r3
 801ff5a:	f003 0203 	and.w	r2, r3, #3
 801ff5e:	dbe8      	blt.n	801ff32 <mktime+0x196>
 801ff60:	b9da      	cbnz	r2, 801ff9a <mktime+0x1fe>
 801ff62:	2264      	movs	r2, #100	; 0x64
 801ff64:	fb95 f3f2 	sdiv	r3, r5, r2
 801ff68:	fb02 5313 	mls	r3, r2, r3, r5
 801ff6c:	b9c3      	cbnz	r3, 801ffa0 <mktime+0x204>
 801ff6e:	f205 716c 	addw	r1, r5, #1900	; 0x76c
 801ff72:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801ff76:	fb91 f3f2 	sdiv	r3, r1, r2
 801ff7a:	fb02 1313 	mls	r3, r2, r3, r1
 801ff7e:	2b00      	cmp	r3, #0
 801ff80:	f240 136d 	movw	r3, #365	; 0x16d
 801ff84:	bf08      	it	eq
 801ff86:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 801ff8a:	1ae4      	subs	r4, r4, r3
 801ff8c:	e762      	b.n	801fe54 <mktime+0xb8>
 801ff8e:	f240 126d 	movw	r2, #365	; 0x16d
 801ff92:	e7df      	b.n	801ff54 <mktime+0x1b8>
 801ff94:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801ff98:	e7dc      	b.n	801ff54 <mktime+0x1b8>
 801ff9a:	f240 136d 	movw	r3, #365	; 0x16d
 801ff9e:	e7f4      	b.n	801ff8a <mktime+0x1ee>
 801ffa0:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 801ffa4:	e7f1      	b.n	801ff8a <mktime+0x1ee>
 801ffa6:	f001 fe7f 	bl	8021ca8 <__tzcalc_limits>
 801ffaa:	2800      	cmp	r0, #0
 801ffac:	f47f af72 	bne.w	801fe94 <mktime+0xf8>
 801ffb0:	46b9      	mov	r9, r7
 801ffb2:	e057      	b.n	8020064 <mktime+0x2c8>
 801ffb4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801ffb8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801ffbc:	ebb2 020a 	subs.w	r2, r2, sl
 801ffc0:	eb63 030b 	sbc.w	r3, r3, fp
 801ffc4:	e9dd ab00 	ldrd	sl, fp, [sp]
 801ffc8:	4592      	cmp	sl, r2
 801ffca:	eb7b 0303 	sbcs.w	r3, fp, r3
 801ffce:	dbef      	blt.n	801ffb0 <mktime+0x214>
 801ffd0:	e779      	b.n	801fec6 <mktime+0x12a>
 801ffd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ffd6:	4552      	cmp	r2, sl
 801ffd8:	eb73 030b 	sbcs.w	r3, r3, fp
 801ffdc:	db85      	blt.n	801feea <mktime+0x14e>
 801ffde:	f1b9 0f00 	cmp.w	r9, #0
 801ffe2:	db43      	blt.n	802006c <mktime+0x2d0>
 801ffe4:	f04f 0901 	mov.w	r9, #1
 801ffe8:	ea87 0709 	eor.w	r7, r7, r9
 801ffec:	2f01      	cmp	r7, #1
 801ffee:	d139      	bne.n	8020064 <mktime+0x2c8>
 801fff0:	1a40      	subs	r0, r0, r1
 801fff2:	f1b9 0f00 	cmp.w	r9, #0
 801fff6:	d100      	bne.n	801fffa <mktime+0x25e>
 801fff8:	4240      	negs	r0, r0
 801fffa:	6833      	ldr	r3, [r6, #0]
 801fffc:	4403      	add	r3, r0
 801fffe:	6033      	str	r3, [r6, #0]
 8020000:	e9dd 2300 	ldrd	r2, r3, [sp]
 8020004:	1812      	adds	r2, r2, r0
 8020006:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
 802000a:	e9cd 2300 	strd	r2, r3, [sp]
 802000e:	4630      	mov	r0, r6
 8020010:	68f2      	ldr	r2, [r6, #12]
 8020012:	9202      	str	r2, [sp, #8]
 8020014:	f7ff fde8 	bl	801fbe8 <validate_structure>
 8020018:	68f3      	ldr	r3, [r6, #12]
 802001a:	9a02      	ldr	r2, [sp, #8]
 802001c:	1a9b      	subs	r3, r3, r2
 802001e:	d021      	beq.n	8020064 <mktime+0x2c8>
 8020020:	2b01      	cmp	r3, #1
 8020022:	dc40      	bgt.n	80200a6 <mktime+0x30a>
 8020024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020028:	bfa8      	it	ge
 802002a:	461f      	movge	r7, r3
 802002c:	69f3      	ldr	r3, [r6, #28]
 802002e:	443c      	add	r4, r7
 8020030:	18ff      	adds	r7, r7, r3
 8020032:	d547      	bpl.n	80200c4 <mktime+0x328>
 8020034:	1e6a      	subs	r2, r5, #1
 8020036:	0791      	lsls	r1, r2, #30
 8020038:	d138      	bne.n	80200ac <mktime+0x310>
 802003a:	2164      	movs	r1, #100	; 0x64
 802003c:	fb92 f3f1 	sdiv	r3, r2, r1
 8020040:	fb01 2313 	mls	r3, r1, r3, r2
 8020044:	bbab      	cbnz	r3, 80200b2 <mktime+0x316>
 8020046:	f205 756b 	addw	r5, r5, #1899	; 0x76b
 802004a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 802004e:	fb95 f3f2 	sdiv	r3, r5, r2
 8020052:	fb02 5513 	mls	r5, r2, r3, r5
 8020056:	2d00      	cmp	r5, #0
 8020058:	f240 136d 	movw	r3, #365	; 0x16d
 802005c:	bf18      	it	ne
 802005e:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8020062:	61f3      	str	r3, [r6, #28]
 8020064:	f1b9 0f01 	cmp.w	r9, #1
 8020068:	f47f af4c 	bne.w	801ff04 <mktime+0x168>
 802006c:	e9dd ab00 	ldrd	sl, fp, [sp]
 8020070:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
 8020074:	eb1a 0a03 	adds.w	sl, sl, r3
 8020078:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 802007c:	f04f 0901 	mov.w	r9, #1
 8020080:	f001 febb 	bl	8021dfa <__tz_unlock>
 8020084:	3404      	adds	r4, #4
 8020086:	2307      	movs	r3, #7
 8020088:	fb94 f3f3 	sdiv	r3, r4, r3
 802008c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8020090:	1ae4      	subs	r4, r4, r3
 8020092:	bf48      	it	mi
 8020094:	3407      	addmi	r4, #7
 8020096:	f8c6 9020 	str.w	r9, [r6, #32]
 802009a:	61b4      	str	r4, [r6, #24]
 802009c:	4650      	mov	r0, sl
 802009e:	4659      	mov	r1, fp
 80200a0:	b009      	add	sp, #36	; 0x24
 80200a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80200a6:	f04f 37ff 	mov.w	r7, #4294967295
 80200aa:	e7bf      	b.n	802002c <mktime+0x290>
 80200ac:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 80200b0:	e7d7      	b.n	8020062 <mktime+0x2c6>
 80200b2:	f240 136d 	movw	r3, #365	; 0x16d
 80200b6:	e7d4      	b.n	8020062 <mktime+0x2c6>
 80200b8:	0803fa30 	.word	0x0803fa30
 80200bc:	00015180 	.word	0x00015180
 80200c0:	2002a774 	.word	0x2002a774
 80200c4:	07ab      	lsls	r3, r5, #30
 80200c6:	d118      	bne.n	80200fa <mktime+0x35e>
 80200c8:	2264      	movs	r2, #100	; 0x64
 80200ca:	fb95 f3f2 	sdiv	r3, r5, r2
 80200ce:	fb02 5313 	mls	r3, r2, r3, r5
 80200d2:	b9ab      	cbnz	r3, 8020100 <mktime+0x364>
 80200d4:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 80200d8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80200dc:	fb95 f3f2 	sdiv	r3, r5, r2
 80200e0:	fb02 5513 	mls	r5, r2, r3, r5
 80200e4:	2d00      	cmp	r5, #0
 80200e6:	f240 136d 	movw	r3, #365	; 0x16d
 80200ea:	bf08      	it	eq
 80200ec:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 80200f0:	429f      	cmp	r7, r3
 80200f2:	bfa8      	it	ge
 80200f4:	1aff      	subge	r7, r7, r3
 80200f6:	61f7      	str	r7, [r6, #28]
 80200f8:	e7b4      	b.n	8020064 <mktime+0x2c8>
 80200fa:	f240 136d 	movw	r3, #365	; 0x16d
 80200fe:	e7f7      	b.n	80200f0 <mktime+0x354>
 8020100:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8020104:	e7f4      	b.n	80200f0 <mktime+0x354>
 8020106:	f04f 3aff 	mov.w	sl, #4294967295
 802010a:	f04f 3bff 	mov.w	fp, #4294967295
 802010e:	e7c5      	b.n	802009c <mktime+0x300>

08020110 <_free_r>:
 8020110:	b538      	push	{r3, r4, r5, lr}
 8020112:	4605      	mov	r5, r0
 8020114:	2900      	cmp	r1, #0
 8020116:	d045      	beq.n	80201a4 <_free_r+0x94>
 8020118:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802011c:	1f0c      	subs	r4, r1, #4
 802011e:	2b00      	cmp	r3, #0
 8020120:	bfb8      	it	lt
 8020122:	18e4      	addlt	r4, r4, r3
 8020124:	f003 fa04 	bl	8023530 <__malloc_lock>
 8020128:	4a1f      	ldr	r2, [pc, #124]	; (80201a8 <_free_r+0x98>)
 802012a:	6813      	ldr	r3, [r2, #0]
 802012c:	4610      	mov	r0, r2
 802012e:	b933      	cbnz	r3, 802013e <_free_r+0x2e>
 8020130:	6063      	str	r3, [r4, #4]
 8020132:	6014      	str	r4, [r2, #0]
 8020134:	4628      	mov	r0, r5
 8020136:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802013a:	f003 b9fa 	b.w	8023532 <__malloc_unlock>
 802013e:	42a3      	cmp	r3, r4
 8020140:	d90c      	bls.n	802015c <_free_r+0x4c>
 8020142:	6821      	ldr	r1, [r4, #0]
 8020144:	1862      	adds	r2, r4, r1
 8020146:	4293      	cmp	r3, r2
 8020148:	bf04      	itt	eq
 802014a:	681a      	ldreq	r2, [r3, #0]
 802014c:	685b      	ldreq	r3, [r3, #4]
 802014e:	6063      	str	r3, [r4, #4]
 8020150:	bf04      	itt	eq
 8020152:	1852      	addeq	r2, r2, r1
 8020154:	6022      	streq	r2, [r4, #0]
 8020156:	6004      	str	r4, [r0, #0]
 8020158:	e7ec      	b.n	8020134 <_free_r+0x24>
 802015a:	4613      	mov	r3, r2
 802015c:	685a      	ldr	r2, [r3, #4]
 802015e:	b10a      	cbz	r2, 8020164 <_free_r+0x54>
 8020160:	42a2      	cmp	r2, r4
 8020162:	d9fa      	bls.n	802015a <_free_r+0x4a>
 8020164:	6819      	ldr	r1, [r3, #0]
 8020166:	1858      	adds	r0, r3, r1
 8020168:	42a0      	cmp	r0, r4
 802016a:	d10b      	bne.n	8020184 <_free_r+0x74>
 802016c:	6820      	ldr	r0, [r4, #0]
 802016e:	4401      	add	r1, r0
 8020170:	1858      	adds	r0, r3, r1
 8020172:	4282      	cmp	r2, r0
 8020174:	6019      	str	r1, [r3, #0]
 8020176:	d1dd      	bne.n	8020134 <_free_r+0x24>
 8020178:	6810      	ldr	r0, [r2, #0]
 802017a:	6852      	ldr	r2, [r2, #4]
 802017c:	605a      	str	r2, [r3, #4]
 802017e:	4401      	add	r1, r0
 8020180:	6019      	str	r1, [r3, #0]
 8020182:	e7d7      	b.n	8020134 <_free_r+0x24>
 8020184:	d902      	bls.n	802018c <_free_r+0x7c>
 8020186:	230c      	movs	r3, #12
 8020188:	602b      	str	r3, [r5, #0]
 802018a:	e7d3      	b.n	8020134 <_free_r+0x24>
 802018c:	6820      	ldr	r0, [r4, #0]
 802018e:	1821      	adds	r1, r4, r0
 8020190:	428a      	cmp	r2, r1
 8020192:	bf04      	itt	eq
 8020194:	6811      	ldreq	r1, [r2, #0]
 8020196:	6852      	ldreq	r2, [r2, #4]
 8020198:	6062      	str	r2, [r4, #4]
 802019a:	bf04      	itt	eq
 802019c:	1809      	addeq	r1, r1, r0
 802019e:	6021      	streq	r1, [r4, #0]
 80201a0:	605c      	str	r4, [r3, #4]
 80201a2:	e7c7      	b.n	8020134 <_free_r+0x24>
 80201a4:	bd38      	pop	{r3, r4, r5, pc}
 80201a6:	bf00      	nop
 80201a8:	2002a750 	.word	0x2002a750

080201ac <_malloc_r>:
 80201ac:	b570      	push	{r4, r5, r6, lr}
 80201ae:	1ccd      	adds	r5, r1, #3
 80201b0:	f025 0503 	bic.w	r5, r5, #3
 80201b4:	3508      	adds	r5, #8
 80201b6:	2d0c      	cmp	r5, #12
 80201b8:	bf38      	it	cc
 80201ba:	250c      	movcc	r5, #12
 80201bc:	2d00      	cmp	r5, #0
 80201be:	4606      	mov	r6, r0
 80201c0:	db01      	blt.n	80201c6 <_malloc_r+0x1a>
 80201c2:	42a9      	cmp	r1, r5
 80201c4:	d903      	bls.n	80201ce <_malloc_r+0x22>
 80201c6:	230c      	movs	r3, #12
 80201c8:	6033      	str	r3, [r6, #0]
 80201ca:	2000      	movs	r0, #0
 80201cc:	bd70      	pop	{r4, r5, r6, pc}
 80201ce:	f003 f9af 	bl	8023530 <__malloc_lock>
 80201d2:	4a21      	ldr	r2, [pc, #132]	; (8020258 <_malloc_r+0xac>)
 80201d4:	6814      	ldr	r4, [r2, #0]
 80201d6:	4621      	mov	r1, r4
 80201d8:	b991      	cbnz	r1, 8020200 <_malloc_r+0x54>
 80201da:	4c20      	ldr	r4, [pc, #128]	; (802025c <_malloc_r+0xb0>)
 80201dc:	6823      	ldr	r3, [r4, #0]
 80201de:	b91b      	cbnz	r3, 80201e8 <_malloc_r+0x3c>
 80201e0:	4630      	mov	r0, r6
 80201e2:	f000 fd8d 	bl	8020d00 <_sbrk_r>
 80201e6:	6020      	str	r0, [r4, #0]
 80201e8:	4629      	mov	r1, r5
 80201ea:	4630      	mov	r0, r6
 80201ec:	f000 fd88 	bl	8020d00 <_sbrk_r>
 80201f0:	1c43      	adds	r3, r0, #1
 80201f2:	d124      	bne.n	802023e <_malloc_r+0x92>
 80201f4:	230c      	movs	r3, #12
 80201f6:	6033      	str	r3, [r6, #0]
 80201f8:	4630      	mov	r0, r6
 80201fa:	f003 f99a 	bl	8023532 <__malloc_unlock>
 80201fe:	e7e4      	b.n	80201ca <_malloc_r+0x1e>
 8020200:	680b      	ldr	r3, [r1, #0]
 8020202:	1b5b      	subs	r3, r3, r5
 8020204:	d418      	bmi.n	8020238 <_malloc_r+0x8c>
 8020206:	2b0b      	cmp	r3, #11
 8020208:	d90f      	bls.n	802022a <_malloc_r+0x7e>
 802020a:	600b      	str	r3, [r1, #0]
 802020c:	50cd      	str	r5, [r1, r3]
 802020e:	18cc      	adds	r4, r1, r3
 8020210:	4630      	mov	r0, r6
 8020212:	f003 f98e 	bl	8023532 <__malloc_unlock>
 8020216:	f104 000b 	add.w	r0, r4, #11
 802021a:	1d23      	adds	r3, r4, #4
 802021c:	f020 0007 	bic.w	r0, r0, #7
 8020220:	1ac3      	subs	r3, r0, r3
 8020222:	d0d3      	beq.n	80201cc <_malloc_r+0x20>
 8020224:	425a      	negs	r2, r3
 8020226:	50e2      	str	r2, [r4, r3]
 8020228:	e7d0      	b.n	80201cc <_malloc_r+0x20>
 802022a:	428c      	cmp	r4, r1
 802022c:	684b      	ldr	r3, [r1, #4]
 802022e:	bf16      	itet	ne
 8020230:	6063      	strne	r3, [r4, #4]
 8020232:	6013      	streq	r3, [r2, #0]
 8020234:	460c      	movne	r4, r1
 8020236:	e7eb      	b.n	8020210 <_malloc_r+0x64>
 8020238:	460c      	mov	r4, r1
 802023a:	6849      	ldr	r1, [r1, #4]
 802023c:	e7cc      	b.n	80201d8 <_malloc_r+0x2c>
 802023e:	1cc4      	adds	r4, r0, #3
 8020240:	f024 0403 	bic.w	r4, r4, #3
 8020244:	42a0      	cmp	r0, r4
 8020246:	d005      	beq.n	8020254 <_malloc_r+0xa8>
 8020248:	1a21      	subs	r1, r4, r0
 802024a:	4630      	mov	r0, r6
 802024c:	f000 fd58 	bl	8020d00 <_sbrk_r>
 8020250:	3001      	adds	r0, #1
 8020252:	d0cf      	beq.n	80201f4 <_malloc_r+0x48>
 8020254:	6025      	str	r5, [r4, #0]
 8020256:	e7db      	b.n	8020210 <_malloc_r+0x64>
 8020258:	2002a750 	.word	0x2002a750
 802025c:	2002a754 	.word	0x2002a754

08020260 <__cvt>:
 8020260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020262:	ed2d 8b02 	vpush	{d8}
 8020266:	eeb0 8b40 	vmov.f64	d8, d0
 802026a:	b085      	sub	sp, #20
 802026c:	4617      	mov	r7, r2
 802026e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8020270:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8020272:	ee18 2a90 	vmov	r2, s17
 8020276:	f025 0520 	bic.w	r5, r5, #32
 802027a:	2a00      	cmp	r2, #0
 802027c:	bfb6      	itet	lt
 802027e:	222d      	movlt	r2, #45	; 0x2d
 8020280:	2200      	movge	r2, #0
 8020282:	eeb1 8b40 	vneglt.f64	d8, d0
 8020286:	2d46      	cmp	r5, #70	; 0x46
 8020288:	460c      	mov	r4, r1
 802028a:	701a      	strb	r2, [r3, #0]
 802028c:	d004      	beq.n	8020298 <__cvt+0x38>
 802028e:	2d45      	cmp	r5, #69	; 0x45
 8020290:	d100      	bne.n	8020294 <__cvt+0x34>
 8020292:	3401      	adds	r4, #1
 8020294:	2102      	movs	r1, #2
 8020296:	e000      	b.n	802029a <__cvt+0x3a>
 8020298:	2103      	movs	r1, #3
 802029a:	ab03      	add	r3, sp, #12
 802029c:	9301      	str	r3, [sp, #4]
 802029e:	ab02      	add	r3, sp, #8
 80202a0:	9300      	str	r3, [sp, #0]
 80202a2:	4622      	mov	r2, r4
 80202a4:	4633      	mov	r3, r6
 80202a6:	eeb0 0b48 	vmov.f64	d0, d8
 80202aa:	f002 f8fd 	bl	80224a8 <_dtoa_r>
 80202ae:	2d47      	cmp	r5, #71	; 0x47
 80202b0:	d101      	bne.n	80202b6 <__cvt+0x56>
 80202b2:	07fb      	lsls	r3, r7, #31
 80202b4:	d51e      	bpl.n	80202f4 <__cvt+0x94>
 80202b6:	2d46      	cmp	r5, #70	; 0x46
 80202b8:	eb00 0304 	add.w	r3, r0, r4
 80202bc:	d10c      	bne.n	80202d8 <__cvt+0x78>
 80202be:	7802      	ldrb	r2, [r0, #0]
 80202c0:	2a30      	cmp	r2, #48	; 0x30
 80202c2:	d107      	bne.n	80202d4 <__cvt+0x74>
 80202c4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80202c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80202cc:	bf1c      	itt	ne
 80202ce:	f1c4 0401 	rsbne	r4, r4, #1
 80202d2:	6034      	strne	r4, [r6, #0]
 80202d4:	6832      	ldr	r2, [r6, #0]
 80202d6:	4413      	add	r3, r2
 80202d8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80202dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80202e0:	d007      	beq.n	80202f2 <__cvt+0x92>
 80202e2:	2130      	movs	r1, #48	; 0x30
 80202e4:	9a03      	ldr	r2, [sp, #12]
 80202e6:	429a      	cmp	r2, r3
 80202e8:	d204      	bcs.n	80202f4 <__cvt+0x94>
 80202ea:	1c54      	adds	r4, r2, #1
 80202ec:	9403      	str	r4, [sp, #12]
 80202ee:	7011      	strb	r1, [r2, #0]
 80202f0:	e7f8      	b.n	80202e4 <__cvt+0x84>
 80202f2:	9303      	str	r3, [sp, #12]
 80202f4:	9b03      	ldr	r3, [sp, #12]
 80202f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80202f8:	1a1b      	subs	r3, r3, r0
 80202fa:	6013      	str	r3, [r2, #0]
 80202fc:	b005      	add	sp, #20
 80202fe:	ecbd 8b02 	vpop	{d8}
 8020302:	bdf0      	pop	{r4, r5, r6, r7, pc}

08020304 <__exponent>:
 8020304:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020306:	2900      	cmp	r1, #0
 8020308:	4604      	mov	r4, r0
 802030a:	bfba      	itte	lt
 802030c:	4249      	neglt	r1, r1
 802030e:	232d      	movlt	r3, #45	; 0x2d
 8020310:	232b      	movge	r3, #43	; 0x2b
 8020312:	2909      	cmp	r1, #9
 8020314:	f804 2b02 	strb.w	r2, [r4], #2
 8020318:	7043      	strb	r3, [r0, #1]
 802031a:	dd20      	ble.n	802035e <__exponent+0x5a>
 802031c:	f10d 0307 	add.w	r3, sp, #7
 8020320:	461f      	mov	r7, r3
 8020322:	260a      	movs	r6, #10
 8020324:	fb91 f5f6 	sdiv	r5, r1, r6
 8020328:	fb06 1115 	mls	r1, r6, r5, r1
 802032c:	3130      	adds	r1, #48	; 0x30
 802032e:	2d09      	cmp	r5, #9
 8020330:	f803 1c01 	strb.w	r1, [r3, #-1]
 8020334:	f103 32ff 	add.w	r2, r3, #4294967295
 8020338:	4629      	mov	r1, r5
 802033a:	dc09      	bgt.n	8020350 <__exponent+0x4c>
 802033c:	3130      	adds	r1, #48	; 0x30
 802033e:	3b02      	subs	r3, #2
 8020340:	f802 1c01 	strb.w	r1, [r2, #-1]
 8020344:	42bb      	cmp	r3, r7
 8020346:	4622      	mov	r2, r4
 8020348:	d304      	bcc.n	8020354 <__exponent+0x50>
 802034a:	1a10      	subs	r0, r2, r0
 802034c:	b003      	add	sp, #12
 802034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020350:	4613      	mov	r3, r2
 8020352:	e7e7      	b.n	8020324 <__exponent+0x20>
 8020354:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020358:	f804 2b01 	strb.w	r2, [r4], #1
 802035c:	e7f2      	b.n	8020344 <__exponent+0x40>
 802035e:	2330      	movs	r3, #48	; 0x30
 8020360:	4419      	add	r1, r3
 8020362:	7083      	strb	r3, [r0, #2]
 8020364:	1d02      	adds	r2, r0, #4
 8020366:	70c1      	strb	r1, [r0, #3]
 8020368:	e7ef      	b.n	802034a <__exponent+0x46>
 802036a:	0000      	movs	r0, r0
 802036c:	0000      	movs	r0, r0
	...

08020370 <_printf_float>:
 8020370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020374:	b08d      	sub	sp, #52	; 0x34
 8020376:	460c      	mov	r4, r1
 8020378:	4616      	mov	r6, r2
 802037a:	461f      	mov	r7, r3
 802037c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8020380:	4605      	mov	r5, r0
 8020382:	f003 f851 	bl	8023428 <_localeconv_r>
 8020386:	f8d0 b000 	ldr.w	fp, [r0]
 802038a:	4658      	mov	r0, fp
 802038c:	f7df ff62 	bl	8000254 <strlen>
 8020390:	2300      	movs	r3, #0
 8020392:	930a      	str	r3, [sp, #40]	; 0x28
 8020394:	f8d8 3000 	ldr.w	r3, [r8]
 8020398:	9005      	str	r0, [sp, #20]
 802039a:	3307      	adds	r3, #7
 802039c:	f023 0307 	bic.w	r3, r3, #7
 80203a0:	f103 0108 	add.w	r1, r3, #8
 80203a4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80203a8:	6822      	ldr	r2, [r4, #0]
 80203aa:	f8c8 1000 	str.w	r1, [r8]
 80203ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80203b2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80203b6:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 8020640 <_printf_float+0x2d0>
 80203ba:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80203be:	eeb0 6bc0 	vabs.f64	d6, d0
 80203c2:	eeb4 6b47 	vcmp.f64	d6, d7
 80203c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80203ca:	dd24      	ble.n	8020416 <_printf_float+0xa6>
 80203cc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80203d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80203d4:	d502      	bpl.n	80203dc <_printf_float+0x6c>
 80203d6:	232d      	movs	r3, #45	; 0x2d
 80203d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80203dc:	499a      	ldr	r1, [pc, #616]	; (8020648 <_printf_float+0x2d8>)
 80203de:	4b9b      	ldr	r3, [pc, #620]	; (802064c <_printf_float+0x2dc>)
 80203e0:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80203e4:	bf8c      	ite	hi
 80203e6:	4688      	movhi	r8, r1
 80203e8:	4698      	movls	r8, r3
 80203ea:	f022 0204 	bic.w	r2, r2, #4
 80203ee:	2303      	movs	r3, #3
 80203f0:	6123      	str	r3, [r4, #16]
 80203f2:	6022      	str	r2, [r4, #0]
 80203f4:	f04f 0a00 	mov.w	sl, #0
 80203f8:	9700      	str	r7, [sp, #0]
 80203fa:	4633      	mov	r3, r6
 80203fc:	aa0b      	add	r2, sp, #44	; 0x2c
 80203fe:	4621      	mov	r1, r4
 8020400:	4628      	mov	r0, r5
 8020402:	f000 f9e1 	bl	80207c8 <_printf_common>
 8020406:	3001      	adds	r0, #1
 8020408:	f040 8089 	bne.w	802051e <_printf_float+0x1ae>
 802040c:	f04f 30ff 	mov.w	r0, #4294967295
 8020410:	b00d      	add	sp, #52	; 0x34
 8020412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020416:	eeb4 0b40 	vcmp.f64	d0, d0
 802041a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802041e:	d702      	bvc.n	8020426 <_printf_float+0xb6>
 8020420:	498b      	ldr	r1, [pc, #556]	; (8020650 <_printf_float+0x2e0>)
 8020422:	4b8c      	ldr	r3, [pc, #560]	; (8020654 <_printf_float+0x2e4>)
 8020424:	e7dc      	b.n	80203e0 <_printf_float+0x70>
 8020426:	6861      	ldr	r1, [r4, #4]
 8020428:	1c4b      	adds	r3, r1, #1
 802042a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 802042e:	ab0a      	add	r3, sp, #40	; 0x28
 8020430:	a809      	add	r0, sp, #36	; 0x24
 8020432:	d13b      	bne.n	80204ac <_printf_float+0x13c>
 8020434:	2106      	movs	r1, #6
 8020436:	6061      	str	r1, [r4, #4]
 8020438:	f04f 0c00 	mov.w	ip, #0
 802043c:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8020440:	e9cd 0900 	strd	r0, r9, [sp]
 8020444:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8020448:	6022      	str	r2, [r4, #0]
 802044a:	6861      	ldr	r1, [r4, #4]
 802044c:	4628      	mov	r0, r5
 802044e:	f7ff ff07 	bl	8020260 <__cvt>
 8020452:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 8020456:	2b47      	cmp	r3, #71	; 0x47
 8020458:	4680      	mov	r8, r0
 802045a:	d109      	bne.n	8020470 <_printf_float+0x100>
 802045c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802045e:	1cd8      	adds	r0, r3, #3
 8020460:	db02      	blt.n	8020468 <_printf_float+0xf8>
 8020462:	6862      	ldr	r2, [r4, #4]
 8020464:	4293      	cmp	r3, r2
 8020466:	dd47      	ble.n	80204f8 <_printf_float+0x188>
 8020468:	f1a9 0902 	sub.w	r9, r9, #2
 802046c:	fa5f f989 	uxtb.w	r9, r9
 8020470:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8020474:	9909      	ldr	r1, [sp, #36]	; 0x24
 8020476:	d824      	bhi.n	80204c2 <_printf_float+0x152>
 8020478:	3901      	subs	r1, #1
 802047a:	464a      	mov	r2, r9
 802047c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8020480:	9109      	str	r1, [sp, #36]	; 0x24
 8020482:	f7ff ff3f 	bl	8020304 <__exponent>
 8020486:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8020488:	1813      	adds	r3, r2, r0
 802048a:	2a01      	cmp	r2, #1
 802048c:	4682      	mov	sl, r0
 802048e:	6123      	str	r3, [r4, #16]
 8020490:	dc02      	bgt.n	8020498 <_printf_float+0x128>
 8020492:	6822      	ldr	r2, [r4, #0]
 8020494:	07d1      	lsls	r1, r2, #31
 8020496:	d501      	bpl.n	802049c <_printf_float+0x12c>
 8020498:	3301      	adds	r3, #1
 802049a:	6123      	str	r3, [r4, #16]
 802049c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80204a0:	2b00      	cmp	r3, #0
 80204a2:	d0a9      	beq.n	80203f8 <_printf_float+0x88>
 80204a4:	232d      	movs	r3, #45	; 0x2d
 80204a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80204aa:	e7a5      	b.n	80203f8 <_printf_float+0x88>
 80204ac:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 80204b0:	f000 8178 	beq.w	80207a4 <_printf_float+0x434>
 80204b4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80204b8:	d1be      	bne.n	8020438 <_printf_float+0xc8>
 80204ba:	2900      	cmp	r1, #0
 80204bc:	d1bc      	bne.n	8020438 <_printf_float+0xc8>
 80204be:	2101      	movs	r1, #1
 80204c0:	e7b9      	b.n	8020436 <_printf_float+0xc6>
 80204c2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80204c6:	d119      	bne.n	80204fc <_printf_float+0x18c>
 80204c8:	2900      	cmp	r1, #0
 80204ca:	6863      	ldr	r3, [r4, #4]
 80204cc:	dd0c      	ble.n	80204e8 <_printf_float+0x178>
 80204ce:	6121      	str	r1, [r4, #16]
 80204d0:	b913      	cbnz	r3, 80204d8 <_printf_float+0x168>
 80204d2:	6822      	ldr	r2, [r4, #0]
 80204d4:	07d2      	lsls	r2, r2, #31
 80204d6:	d502      	bpl.n	80204de <_printf_float+0x16e>
 80204d8:	3301      	adds	r3, #1
 80204da:	440b      	add	r3, r1
 80204dc:	6123      	str	r3, [r4, #16]
 80204de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80204e0:	65a3      	str	r3, [r4, #88]	; 0x58
 80204e2:	f04f 0a00 	mov.w	sl, #0
 80204e6:	e7d9      	b.n	802049c <_printf_float+0x12c>
 80204e8:	b913      	cbnz	r3, 80204f0 <_printf_float+0x180>
 80204ea:	6822      	ldr	r2, [r4, #0]
 80204ec:	07d0      	lsls	r0, r2, #31
 80204ee:	d501      	bpl.n	80204f4 <_printf_float+0x184>
 80204f0:	3302      	adds	r3, #2
 80204f2:	e7f3      	b.n	80204dc <_printf_float+0x16c>
 80204f4:	2301      	movs	r3, #1
 80204f6:	e7f1      	b.n	80204dc <_printf_float+0x16c>
 80204f8:	f04f 0967 	mov.w	r9, #103	; 0x67
 80204fc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8020500:	4293      	cmp	r3, r2
 8020502:	db05      	blt.n	8020510 <_printf_float+0x1a0>
 8020504:	6822      	ldr	r2, [r4, #0]
 8020506:	6123      	str	r3, [r4, #16]
 8020508:	07d1      	lsls	r1, r2, #31
 802050a:	d5e8      	bpl.n	80204de <_printf_float+0x16e>
 802050c:	3301      	adds	r3, #1
 802050e:	e7e5      	b.n	80204dc <_printf_float+0x16c>
 8020510:	2b00      	cmp	r3, #0
 8020512:	bfd4      	ite	le
 8020514:	f1c3 0302 	rsble	r3, r3, #2
 8020518:	2301      	movgt	r3, #1
 802051a:	4413      	add	r3, r2
 802051c:	e7de      	b.n	80204dc <_printf_float+0x16c>
 802051e:	6823      	ldr	r3, [r4, #0]
 8020520:	055a      	lsls	r2, r3, #21
 8020522:	d407      	bmi.n	8020534 <_printf_float+0x1c4>
 8020524:	6923      	ldr	r3, [r4, #16]
 8020526:	4642      	mov	r2, r8
 8020528:	4631      	mov	r1, r6
 802052a:	4628      	mov	r0, r5
 802052c:	47b8      	blx	r7
 802052e:	3001      	adds	r0, #1
 8020530:	d12a      	bne.n	8020588 <_printf_float+0x218>
 8020532:	e76b      	b.n	802040c <_printf_float+0x9c>
 8020534:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8020538:	f240 80de 	bls.w	80206f8 <_printf_float+0x388>
 802053c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8020540:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8020544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020548:	d133      	bne.n	80205b2 <_printf_float+0x242>
 802054a:	2301      	movs	r3, #1
 802054c:	4a42      	ldr	r2, [pc, #264]	; (8020658 <_printf_float+0x2e8>)
 802054e:	4631      	mov	r1, r6
 8020550:	4628      	mov	r0, r5
 8020552:	47b8      	blx	r7
 8020554:	3001      	adds	r0, #1
 8020556:	f43f af59 	beq.w	802040c <_printf_float+0x9c>
 802055a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 802055e:	429a      	cmp	r2, r3
 8020560:	db02      	blt.n	8020568 <_printf_float+0x1f8>
 8020562:	6823      	ldr	r3, [r4, #0]
 8020564:	07d8      	lsls	r0, r3, #31
 8020566:	d50f      	bpl.n	8020588 <_printf_float+0x218>
 8020568:	9b05      	ldr	r3, [sp, #20]
 802056a:	465a      	mov	r2, fp
 802056c:	4631      	mov	r1, r6
 802056e:	4628      	mov	r0, r5
 8020570:	47b8      	blx	r7
 8020572:	3001      	adds	r0, #1
 8020574:	f43f af4a 	beq.w	802040c <_printf_float+0x9c>
 8020578:	f04f 0800 	mov.w	r8, #0
 802057c:	f104 091a 	add.w	r9, r4, #26
 8020580:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020582:	3b01      	subs	r3, #1
 8020584:	4543      	cmp	r3, r8
 8020586:	dc09      	bgt.n	802059c <_printf_float+0x22c>
 8020588:	6823      	ldr	r3, [r4, #0]
 802058a:	079b      	lsls	r3, r3, #30
 802058c:	f100 8105 	bmi.w	802079a <_printf_float+0x42a>
 8020590:	68e0      	ldr	r0, [r4, #12]
 8020592:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8020594:	4298      	cmp	r0, r3
 8020596:	bfb8      	it	lt
 8020598:	4618      	movlt	r0, r3
 802059a:	e739      	b.n	8020410 <_printf_float+0xa0>
 802059c:	2301      	movs	r3, #1
 802059e:	464a      	mov	r2, r9
 80205a0:	4631      	mov	r1, r6
 80205a2:	4628      	mov	r0, r5
 80205a4:	47b8      	blx	r7
 80205a6:	3001      	adds	r0, #1
 80205a8:	f43f af30 	beq.w	802040c <_printf_float+0x9c>
 80205ac:	f108 0801 	add.w	r8, r8, #1
 80205b0:	e7e6      	b.n	8020580 <_printf_float+0x210>
 80205b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80205b4:	2b00      	cmp	r3, #0
 80205b6:	dc2b      	bgt.n	8020610 <_printf_float+0x2a0>
 80205b8:	2301      	movs	r3, #1
 80205ba:	4a27      	ldr	r2, [pc, #156]	; (8020658 <_printf_float+0x2e8>)
 80205bc:	4631      	mov	r1, r6
 80205be:	4628      	mov	r0, r5
 80205c0:	47b8      	blx	r7
 80205c2:	3001      	adds	r0, #1
 80205c4:	f43f af22 	beq.w	802040c <_printf_float+0x9c>
 80205c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80205ca:	b923      	cbnz	r3, 80205d6 <_printf_float+0x266>
 80205cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80205ce:	b913      	cbnz	r3, 80205d6 <_printf_float+0x266>
 80205d0:	6823      	ldr	r3, [r4, #0]
 80205d2:	07d9      	lsls	r1, r3, #31
 80205d4:	d5d8      	bpl.n	8020588 <_printf_float+0x218>
 80205d6:	9b05      	ldr	r3, [sp, #20]
 80205d8:	465a      	mov	r2, fp
 80205da:	4631      	mov	r1, r6
 80205dc:	4628      	mov	r0, r5
 80205de:	47b8      	blx	r7
 80205e0:	3001      	adds	r0, #1
 80205e2:	f43f af13 	beq.w	802040c <_printf_float+0x9c>
 80205e6:	f04f 0900 	mov.w	r9, #0
 80205ea:	f104 0a1a 	add.w	sl, r4, #26
 80205ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80205f0:	425b      	negs	r3, r3
 80205f2:	454b      	cmp	r3, r9
 80205f4:	dc01      	bgt.n	80205fa <_printf_float+0x28a>
 80205f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80205f8:	e795      	b.n	8020526 <_printf_float+0x1b6>
 80205fa:	2301      	movs	r3, #1
 80205fc:	4652      	mov	r2, sl
 80205fe:	4631      	mov	r1, r6
 8020600:	4628      	mov	r0, r5
 8020602:	47b8      	blx	r7
 8020604:	3001      	adds	r0, #1
 8020606:	f43f af01 	beq.w	802040c <_printf_float+0x9c>
 802060a:	f109 0901 	add.w	r9, r9, #1
 802060e:	e7ee      	b.n	80205ee <_printf_float+0x27e>
 8020610:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8020612:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8020614:	429a      	cmp	r2, r3
 8020616:	bfa8      	it	ge
 8020618:	461a      	movge	r2, r3
 802061a:	2a00      	cmp	r2, #0
 802061c:	4691      	mov	r9, r2
 802061e:	dd07      	ble.n	8020630 <_printf_float+0x2c0>
 8020620:	4613      	mov	r3, r2
 8020622:	4631      	mov	r1, r6
 8020624:	4642      	mov	r2, r8
 8020626:	4628      	mov	r0, r5
 8020628:	47b8      	blx	r7
 802062a:	3001      	adds	r0, #1
 802062c:	f43f aeee 	beq.w	802040c <_printf_float+0x9c>
 8020630:	f104 031a 	add.w	r3, r4, #26
 8020634:	f04f 0a00 	mov.w	sl, #0
 8020638:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 802063c:	9307      	str	r3, [sp, #28]
 802063e:	e017      	b.n	8020670 <_printf_float+0x300>
 8020640:	ffffffff 	.word	0xffffffff
 8020644:	7fefffff 	.word	0x7fefffff
 8020648:	0803fac4 	.word	0x0803fac4
 802064c:	0803fac0 	.word	0x0803fac0
 8020650:	0803facc 	.word	0x0803facc
 8020654:	0803fac8 	.word	0x0803fac8
 8020658:	0804009b 	.word	0x0804009b
 802065c:	2301      	movs	r3, #1
 802065e:	9a07      	ldr	r2, [sp, #28]
 8020660:	4631      	mov	r1, r6
 8020662:	4628      	mov	r0, r5
 8020664:	47b8      	blx	r7
 8020666:	3001      	adds	r0, #1
 8020668:	f43f aed0 	beq.w	802040c <_printf_float+0x9c>
 802066c:	f10a 0a01 	add.w	sl, sl, #1
 8020670:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8020672:	9306      	str	r3, [sp, #24]
 8020674:	eba3 0309 	sub.w	r3, r3, r9
 8020678:	4553      	cmp	r3, sl
 802067a:	dcef      	bgt.n	802065c <_printf_float+0x2ec>
 802067c:	9b06      	ldr	r3, [sp, #24]
 802067e:	4498      	add	r8, r3
 8020680:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8020684:	429a      	cmp	r2, r3
 8020686:	db15      	blt.n	80206b4 <_printf_float+0x344>
 8020688:	6823      	ldr	r3, [r4, #0]
 802068a:	07da      	lsls	r2, r3, #31
 802068c:	d412      	bmi.n	80206b4 <_printf_float+0x344>
 802068e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020690:	9a06      	ldr	r2, [sp, #24]
 8020692:	9909      	ldr	r1, [sp, #36]	; 0x24
 8020694:	1a9a      	subs	r2, r3, r2
 8020696:	eba3 0a01 	sub.w	sl, r3, r1
 802069a:	4592      	cmp	sl, r2
 802069c:	bfa8      	it	ge
 802069e:	4692      	movge	sl, r2
 80206a0:	f1ba 0f00 	cmp.w	sl, #0
 80206a4:	dc0e      	bgt.n	80206c4 <_printf_float+0x354>
 80206a6:	f04f 0800 	mov.w	r8, #0
 80206aa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80206ae:	f104 091a 	add.w	r9, r4, #26
 80206b2:	e019      	b.n	80206e8 <_printf_float+0x378>
 80206b4:	9b05      	ldr	r3, [sp, #20]
 80206b6:	465a      	mov	r2, fp
 80206b8:	4631      	mov	r1, r6
 80206ba:	4628      	mov	r0, r5
 80206bc:	47b8      	blx	r7
 80206be:	3001      	adds	r0, #1
 80206c0:	d1e5      	bne.n	802068e <_printf_float+0x31e>
 80206c2:	e6a3      	b.n	802040c <_printf_float+0x9c>
 80206c4:	4653      	mov	r3, sl
 80206c6:	4642      	mov	r2, r8
 80206c8:	4631      	mov	r1, r6
 80206ca:	4628      	mov	r0, r5
 80206cc:	47b8      	blx	r7
 80206ce:	3001      	adds	r0, #1
 80206d0:	d1e9      	bne.n	80206a6 <_printf_float+0x336>
 80206d2:	e69b      	b.n	802040c <_printf_float+0x9c>
 80206d4:	2301      	movs	r3, #1
 80206d6:	464a      	mov	r2, r9
 80206d8:	4631      	mov	r1, r6
 80206da:	4628      	mov	r0, r5
 80206dc:	47b8      	blx	r7
 80206de:	3001      	adds	r0, #1
 80206e0:	f43f ae94 	beq.w	802040c <_printf_float+0x9c>
 80206e4:	f108 0801 	add.w	r8, r8, #1
 80206e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80206ec:	1a9b      	subs	r3, r3, r2
 80206ee:	eba3 030a 	sub.w	r3, r3, sl
 80206f2:	4543      	cmp	r3, r8
 80206f4:	dcee      	bgt.n	80206d4 <_printf_float+0x364>
 80206f6:	e747      	b.n	8020588 <_printf_float+0x218>
 80206f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80206fa:	2a01      	cmp	r2, #1
 80206fc:	dc01      	bgt.n	8020702 <_printf_float+0x392>
 80206fe:	07db      	lsls	r3, r3, #31
 8020700:	d539      	bpl.n	8020776 <_printf_float+0x406>
 8020702:	2301      	movs	r3, #1
 8020704:	4642      	mov	r2, r8
 8020706:	4631      	mov	r1, r6
 8020708:	4628      	mov	r0, r5
 802070a:	47b8      	blx	r7
 802070c:	3001      	adds	r0, #1
 802070e:	f43f ae7d 	beq.w	802040c <_printf_float+0x9c>
 8020712:	9b05      	ldr	r3, [sp, #20]
 8020714:	465a      	mov	r2, fp
 8020716:	4631      	mov	r1, r6
 8020718:	4628      	mov	r0, r5
 802071a:	47b8      	blx	r7
 802071c:	3001      	adds	r0, #1
 802071e:	f108 0801 	add.w	r8, r8, #1
 8020722:	f43f ae73 	beq.w	802040c <_printf_float+0x9c>
 8020726:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 802072a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802072c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8020730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020734:	f103 33ff 	add.w	r3, r3, #4294967295
 8020738:	d018      	beq.n	802076c <_printf_float+0x3fc>
 802073a:	4642      	mov	r2, r8
 802073c:	4631      	mov	r1, r6
 802073e:	4628      	mov	r0, r5
 8020740:	47b8      	blx	r7
 8020742:	3001      	adds	r0, #1
 8020744:	d10e      	bne.n	8020764 <_printf_float+0x3f4>
 8020746:	e661      	b.n	802040c <_printf_float+0x9c>
 8020748:	2301      	movs	r3, #1
 802074a:	464a      	mov	r2, r9
 802074c:	4631      	mov	r1, r6
 802074e:	4628      	mov	r0, r5
 8020750:	47b8      	blx	r7
 8020752:	3001      	adds	r0, #1
 8020754:	f43f ae5a 	beq.w	802040c <_printf_float+0x9c>
 8020758:	f108 0801 	add.w	r8, r8, #1
 802075c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802075e:	3b01      	subs	r3, #1
 8020760:	4543      	cmp	r3, r8
 8020762:	dcf1      	bgt.n	8020748 <_printf_float+0x3d8>
 8020764:	4653      	mov	r3, sl
 8020766:	f104 0250 	add.w	r2, r4, #80	; 0x50
 802076a:	e6dd      	b.n	8020528 <_printf_float+0x1b8>
 802076c:	f04f 0800 	mov.w	r8, #0
 8020770:	f104 091a 	add.w	r9, r4, #26
 8020774:	e7f2      	b.n	802075c <_printf_float+0x3ec>
 8020776:	2301      	movs	r3, #1
 8020778:	e7df      	b.n	802073a <_printf_float+0x3ca>
 802077a:	2301      	movs	r3, #1
 802077c:	464a      	mov	r2, r9
 802077e:	4631      	mov	r1, r6
 8020780:	4628      	mov	r0, r5
 8020782:	47b8      	blx	r7
 8020784:	3001      	adds	r0, #1
 8020786:	f43f ae41 	beq.w	802040c <_printf_float+0x9c>
 802078a:	f108 0801 	add.w	r8, r8, #1
 802078e:	68e3      	ldr	r3, [r4, #12]
 8020790:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8020792:	1a9b      	subs	r3, r3, r2
 8020794:	4543      	cmp	r3, r8
 8020796:	dcf0      	bgt.n	802077a <_printf_float+0x40a>
 8020798:	e6fa      	b.n	8020590 <_printf_float+0x220>
 802079a:	f04f 0800 	mov.w	r8, #0
 802079e:	f104 0919 	add.w	r9, r4, #25
 80207a2:	e7f4      	b.n	802078e <_printf_float+0x41e>
 80207a4:	2900      	cmp	r1, #0
 80207a6:	f43f ae8a 	beq.w	80204be <_printf_float+0x14e>
 80207aa:	f04f 0c00 	mov.w	ip, #0
 80207ae:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 80207b2:	e9cd 0900 	strd	r0, r9, [sp]
 80207b6:	6022      	str	r2, [r4, #0]
 80207b8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80207bc:	4628      	mov	r0, r5
 80207be:	f7ff fd4f 	bl	8020260 <__cvt>
 80207c2:	4680      	mov	r8, r0
 80207c4:	e64a      	b.n	802045c <_printf_float+0xec>
 80207c6:	bf00      	nop

080207c8 <_printf_common>:
 80207c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80207cc:	4691      	mov	r9, r2
 80207ce:	461f      	mov	r7, r3
 80207d0:	688a      	ldr	r2, [r1, #8]
 80207d2:	690b      	ldr	r3, [r1, #16]
 80207d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80207d8:	4293      	cmp	r3, r2
 80207da:	bfb8      	it	lt
 80207dc:	4613      	movlt	r3, r2
 80207de:	f8c9 3000 	str.w	r3, [r9]
 80207e2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80207e6:	4606      	mov	r6, r0
 80207e8:	460c      	mov	r4, r1
 80207ea:	b112      	cbz	r2, 80207f2 <_printf_common+0x2a>
 80207ec:	3301      	adds	r3, #1
 80207ee:	f8c9 3000 	str.w	r3, [r9]
 80207f2:	6823      	ldr	r3, [r4, #0]
 80207f4:	0699      	lsls	r1, r3, #26
 80207f6:	bf42      	ittt	mi
 80207f8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80207fc:	3302      	addmi	r3, #2
 80207fe:	f8c9 3000 	strmi.w	r3, [r9]
 8020802:	6825      	ldr	r5, [r4, #0]
 8020804:	f015 0506 	ands.w	r5, r5, #6
 8020808:	d107      	bne.n	802081a <_printf_common+0x52>
 802080a:	f104 0a19 	add.w	sl, r4, #25
 802080e:	68e3      	ldr	r3, [r4, #12]
 8020810:	f8d9 2000 	ldr.w	r2, [r9]
 8020814:	1a9b      	subs	r3, r3, r2
 8020816:	42ab      	cmp	r3, r5
 8020818:	dc28      	bgt.n	802086c <_printf_common+0xa4>
 802081a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 802081e:	6822      	ldr	r2, [r4, #0]
 8020820:	3300      	adds	r3, #0
 8020822:	bf18      	it	ne
 8020824:	2301      	movne	r3, #1
 8020826:	0692      	lsls	r2, r2, #26
 8020828:	d42d      	bmi.n	8020886 <_printf_common+0xbe>
 802082a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 802082e:	4639      	mov	r1, r7
 8020830:	4630      	mov	r0, r6
 8020832:	47c0      	blx	r8
 8020834:	3001      	adds	r0, #1
 8020836:	d020      	beq.n	802087a <_printf_common+0xb2>
 8020838:	6823      	ldr	r3, [r4, #0]
 802083a:	68e5      	ldr	r5, [r4, #12]
 802083c:	f8d9 2000 	ldr.w	r2, [r9]
 8020840:	f003 0306 	and.w	r3, r3, #6
 8020844:	2b04      	cmp	r3, #4
 8020846:	bf08      	it	eq
 8020848:	1aad      	subeq	r5, r5, r2
 802084a:	68a3      	ldr	r3, [r4, #8]
 802084c:	6922      	ldr	r2, [r4, #16]
 802084e:	bf0c      	ite	eq
 8020850:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8020854:	2500      	movne	r5, #0
 8020856:	4293      	cmp	r3, r2
 8020858:	bfc4      	itt	gt
 802085a:	1a9b      	subgt	r3, r3, r2
 802085c:	18ed      	addgt	r5, r5, r3
 802085e:	f04f 0900 	mov.w	r9, #0
 8020862:	341a      	adds	r4, #26
 8020864:	454d      	cmp	r5, r9
 8020866:	d11a      	bne.n	802089e <_printf_common+0xd6>
 8020868:	2000      	movs	r0, #0
 802086a:	e008      	b.n	802087e <_printf_common+0xb6>
 802086c:	2301      	movs	r3, #1
 802086e:	4652      	mov	r2, sl
 8020870:	4639      	mov	r1, r7
 8020872:	4630      	mov	r0, r6
 8020874:	47c0      	blx	r8
 8020876:	3001      	adds	r0, #1
 8020878:	d103      	bne.n	8020882 <_printf_common+0xba>
 802087a:	f04f 30ff 	mov.w	r0, #4294967295
 802087e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020882:	3501      	adds	r5, #1
 8020884:	e7c3      	b.n	802080e <_printf_common+0x46>
 8020886:	18e1      	adds	r1, r4, r3
 8020888:	1c5a      	adds	r2, r3, #1
 802088a:	2030      	movs	r0, #48	; 0x30
 802088c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8020890:	4422      	add	r2, r4
 8020892:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8020896:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 802089a:	3302      	adds	r3, #2
 802089c:	e7c5      	b.n	802082a <_printf_common+0x62>
 802089e:	2301      	movs	r3, #1
 80208a0:	4622      	mov	r2, r4
 80208a2:	4639      	mov	r1, r7
 80208a4:	4630      	mov	r0, r6
 80208a6:	47c0      	blx	r8
 80208a8:	3001      	adds	r0, #1
 80208aa:	d0e6      	beq.n	802087a <_printf_common+0xb2>
 80208ac:	f109 0901 	add.w	r9, r9, #1
 80208b0:	e7d8      	b.n	8020864 <_printf_common+0x9c>
	...

080208b4 <_printf_i>:
 80208b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80208b8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80208bc:	460c      	mov	r4, r1
 80208be:	7e09      	ldrb	r1, [r1, #24]
 80208c0:	b085      	sub	sp, #20
 80208c2:	296e      	cmp	r1, #110	; 0x6e
 80208c4:	4617      	mov	r7, r2
 80208c6:	4606      	mov	r6, r0
 80208c8:	4698      	mov	r8, r3
 80208ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80208cc:	f000 80b3 	beq.w	8020a36 <_printf_i+0x182>
 80208d0:	d822      	bhi.n	8020918 <_printf_i+0x64>
 80208d2:	2963      	cmp	r1, #99	; 0x63
 80208d4:	d036      	beq.n	8020944 <_printf_i+0x90>
 80208d6:	d80a      	bhi.n	80208ee <_printf_i+0x3a>
 80208d8:	2900      	cmp	r1, #0
 80208da:	f000 80b9 	beq.w	8020a50 <_printf_i+0x19c>
 80208de:	2958      	cmp	r1, #88	; 0x58
 80208e0:	f000 8083 	beq.w	80209ea <_printf_i+0x136>
 80208e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80208e8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80208ec:	e032      	b.n	8020954 <_printf_i+0xa0>
 80208ee:	2964      	cmp	r1, #100	; 0x64
 80208f0:	d001      	beq.n	80208f6 <_printf_i+0x42>
 80208f2:	2969      	cmp	r1, #105	; 0x69
 80208f4:	d1f6      	bne.n	80208e4 <_printf_i+0x30>
 80208f6:	6820      	ldr	r0, [r4, #0]
 80208f8:	6813      	ldr	r3, [r2, #0]
 80208fa:	0605      	lsls	r5, r0, #24
 80208fc:	f103 0104 	add.w	r1, r3, #4
 8020900:	d52a      	bpl.n	8020958 <_printf_i+0xa4>
 8020902:	681b      	ldr	r3, [r3, #0]
 8020904:	6011      	str	r1, [r2, #0]
 8020906:	2b00      	cmp	r3, #0
 8020908:	da03      	bge.n	8020912 <_printf_i+0x5e>
 802090a:	222d      	movs	r2, #45	; 0x2d
 802090c:	425b      	negs	r3, r3
 802090e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8020912:	486f      	ldr	r0, [pc, #444]	; (8020ad0 <_printf_i+0x21c>)
 8020914:	220a      	movs	r2, #10
 8020916:	e039      	b.n	802098c <_printf_i+0xd8>
 8020918:	2973      	cmp	r1, #115	; 0x73
 802091a:	f000 809d 	beq.w	8020a58 <_printf_i+0x1a4>
 802091e:	d808      	bhi.n	8020932 <_printf_i+0x7e>
 8020920:	296f      	cmp	r1, #111	; 0x6f
 8020922:	d020      	beq.n	8020966 <_printf_i+0xb2>
 8020924:	2970      	cmp	r1, #112	; 0x70
 8020926:	d1dd      	bne.n	80208e4 <_printf_i+0x30>
 8020928:	6823      	ldr	r3, [r4, #0]
 802092a:	f043 0320 	orr.w	r3, r3, #32
 802092e:	6023      	str	r3, [r4, #0]
 8020930:	e003      	b.n	802093a <_printf_i+0x86>
 8020932:	2975      	cmp	r1, #117	; 0x75
 8020934:	d017      	beq.n	8020966 <_printf_i+0xb2>
 8020936:	2978      	cmp	r1, #120	; 0x78
 8020938:	d1d4      	bne.n	80208e4 <_printf_i+0x30>
 802093a:	2378      	movs	r3, #120	; 0x78
 802093c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8020940:	4864      	ldr	r0, [pc, #400]	; (8020ad4 <_printf_i+0x220>)
 8020942:	e055      	b.n	80209f0 <_printf_i+0x13c>
 8020944:	6813      	ldr	r3, [r2, #0]
 8020946:	1d19      	adds	r1, r3, #4
 8020948:	681b      	ldr	r3, [r3, #0]
 802094a:	6011      	str	r1, [r2, #0]
 802094c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020950:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8020954:	2301      	movs	r3, #1
 8020956:	e08c      	b.n	8020a72 <_printf_i+0x1be>
 8020958:	681b      	ldr	r3, [r3, #0]
 802095a:	6011      	str	r1, [r2, #0]
 802095c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8020960:	bf18      	it	ne
 8020962:	b21b      	sxthne	r3, r3
 8020964:	e7cf      	b.n	8020906 <_printf_i+0x52>
 8020966:	6813      	ldr	r3, [r2, #0]
 8020968:	6825      	ldr	r5, [r4, #0]
 802096a:	1d18      	adds	r0, r3, #4
 802096c:	6010      	str	r0, [r2, #0]
 802096e:	0628      	lsls	r0, r5, #24
 8020970:	d501      	bpl.n	8020976 <_printf_i+0xc2>
 8020972:	681b      	ldr	r3, [r3, #0]
 8020974:	e002      	b.n	802097c <_printf_i+0xc8>
 8020976:	0668      	lsls	r0, r5, #25
 8020978:	d5fb      	bpl.n	8020972 <_printf_i+0xbe>
 802097a:	881b      	ldrh	r3, [r3, #0]
 802097c:	4854      	ldr	r0, [pc, #336]	; (8020ad0 <_printf_i+0x21c>)
 802097e:	296f      	cmp	r1, #111	; 0x6f
 8020980:	bf14      	ite	ne
 8020982:	220a      	movne	r2, #10
 8020984:	2208      	moveq	r2, #8
 8020986:	2100      	movs	r1, #0
 8020988:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 802098c:	6865      	ldr	r5, [r4, #4]
 802098e:	60a5      	str	r5, [r4, #8]
 8020990:	2d00      	cmp	r5, #0
 8020992:	f2c0 8095 	blt.w	8020ac0 <_printf_i+0x20c>
 8020996:	6821      	ldr	r1, [r4, #0]
 8020998:	f021 0104 	bic.w	r1, r1, #4
 802099c:	6021      	str	r1, [r4, #0]
 802099e:	2b00      	cmp	r3, #0
 80209a0:	d13d      	bne.n	8020a1e <_printf_i+0x16a>
 80209a2:	2d00      	cmp	r5, #0
 80209a4:	f040 808e 	bne.w	8020ac4 <_printf_i+0x210>
 80209a8:	4665      	mov	r5, ip
 80209aa:	2a08      	cmp	r2, #8
 80209ac:	d10b      	bne.n	80209c6 <_printf_i+0x112>
 80209ae:	6823      	ldr	r3, [r4, #0]
 80209b0:	07db      	lsls	r3, r3, #31
 80209b2:	d508      	bpl.n	80209c6 <_printf_i+0x112>
 80209b4:	6923      	ldr	r3, [r4, #16]
 80209b6:	6862      	ldr	r2, [r4, #4]
 80209b8:	429a      	cmp	r2, r3
 80209ba:	bfde      	ittt	le
 80209bc:	2330      	movle	r3, #48	; 0x30
 80209be:	f805 3c01 	strble.w	r3, [r5, #-1]
 80209c2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80209c6:	ebac 0305 	sub.w	r3, ip, r5
 80209ca:	6123      	str	r3, [r4, #16]
 80209cc:	f8cd 8000 	str.w	r8, [sp]
 80209d0:	463b      	mov	r3, r7
 80209d2:	aa03      	add	r2, sp, #12
 80209d4:	4621      	mov	r1, r4
 80209d6:	4630      	mov	r0, r6
 80209d8:	f7ff fef6 	bl	80207c8 <_printf_common>
 80209dc:	3001      	adds	r0, #1
 80209de:	d14d      	bne.n	8020a7c <_printf_i+0x1c8>
 80209e0:	f04f 30ff 	mov.w	r0, #4294967295
 80209e4:	b005      	add	sp, #20
 80209e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80209ea:	4839      	ldr	r0, [pc, #228]	; (8020ad0 <_printf_i+0x21c>)
 80209ec:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80209f0:	6813      	ldr	r3, [r2, #0]
 80209f2:	6821      	ldr	r1, [r4, #0]
 80209f4:	1d1d      	adds	r5, r3, #4
 80209f6:	681b      	ldr	r3, [r3, #0]
 80209f8:	6015      	str	r5, [r2, #0]
 80209fa:	060a      	lsls	r2, r1, #24
 80209fc:	d50b      	bpl.n	8020a16 <_printf_i+0x162>
 80209fe:	07ca      	lsls	r2, r1, #31
 8020a00:	bf44      	itt	mi
 8020a02:	f041 0120 	orrmi.w	r1, r1, #32
 8020a06:	6021      	strmi	r1, [r4, #0]
 8020a08:	b91b      	cbnz	r3, 8020a12 <_printf_i+0x15e>
 8020a0a:	6822      	ldr	r2, [r4, #0]
 8020a0c:	f022 0220 	bic.w	r2, r2, #32
 8020a10:	6022      	str	r2, [r4, #0]
 8020a12:	2210      	movs	r2, #16
 8020a14:	e7b7      	b.n	8020986 <_printf_i+0xd2>
 8020a16:	064d      	lsls	r5, r1, #25
 8020a18:	bf48      	it	mi
 8020a1a:	b29b      	uxthmi	r3, r3
 8020a1c:	e7ef      	b.n	80209fe <_printf_i+0x14a>
 8020a1e:	4665      	mov	r5, ip
 8020a20:	fbb3 f1f2 	udiv	r1, r3, r2
 8020a24:	fb02 3311 	mls	r3, r2, r1, r3
 8020a28:	5cc3      	ldrb	r3, [r0, r3]
 8020a2a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8020a2e:	460b      	mov	r3, r1
 8020a30:	2900      	cmp	r1, #0
 8020a32:	d1f5      	bne.n	8020a20 <_printf_i+0x16c>
 8020a34:	e7b9      	b.n	80209aa <_printf_i+0xf6>
 8020a36:	6813      	ldr	r3, [r2, #0]
 8020a38:	6825      	ldr	r5, [r4, #0]
 8020a3a:	6961      	ldr	r1, [r4, #20]
 8020a3c:	1d18      	adds	r0, r3, #4
 8020a3e:	6010      	str	r0, [r2, #0]
 8020a40:	0628      	lsls	r0, r5, #24
 8020a42:	681b      	ldr	r3, [r3, #0]
 8020a44:	d501      	bpl.n	8020a4a <_printf_i+0x196>
 8020a46:	6019      	str	r1, [r3, #0]
 8020a48:	e002      	b.n	8020a50 <_printf_i+0x19c>
 8020a4a:	066a      	lsls	r2, r5, #25
 8020a4c:	d5fb      	bpl.n	8020a46 <_printf_i+0x192>
 8020a4e:	8019      	strh	r1, [r3, #0]
 8020a50:	2300      	movs	r3, #0
 8020a52:	6123      	str	r3, [r4, #16]
 8020a54:	4665      	mov	r5, ip
 8020a56:	e7b9      	b.n	80209cc <_printf_i+0x118>
 8020a58:	6813      	ldr	r3, [r2, #0]
 8020a5a:	1d19      	adds	r1, r3, #4
 8020a5c:	6011      	str	r1, [r2, #0]
 8020a5e:	681d      	ldr	r5, [r3, #0]
 8020a60:	6862      	ldr	r2, [r4, #4]
 8020a62:	2100      	movs	r1, #0
 8020a64:	4628      	mov	r0, r5
 8020a66:	f7df fc03 	bl	8000270 <memchr>
 8020a6a:	b108      	cbz	r0, 8020a70 <_printf_i+0x1bc>
 8020a6c:	1b40      	subs	r0, r0, r5
 8020a6e:	6060      	str	r0, [r4, #4]
 8020a70:	6863      	ldr	r3, [r4, #4]
 8020a72:	6123      	str	r3, [r4, #16]
 8020a74:	2300      	movs	r3, #0
 8020a76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8020a7a:	e7a7      	b.n	80209cc <_printf_i+0x118>
 8020a7c:	6923      	ldr	r3, [r4, #16]
 8020a7e:	462a      	mov	r2, r5
 8020a80:	4639      	mov	r1, r7
 8020a82:	4630      	mov	r0, r6
 8020a84:	47c0      	blx	r8
 8020a86:	3001      	adds	r0, #1
 8020a88:	d0aa      	beq.n	80209e0 <_printf_i+0x12c>
 8020a8a:	6823      	ldr	r3, [r4, #0]
 8020a8c:	079b      	lsls	r3, r3, #30
 8020a8e:	d413      	bmi.n	8020ab8 <_printf_i+0x204>
 8020a90:	68e0      	ldr	r0, [r4, #12]
 8020a92:	9b03      	ldr	r3, [sp, #12]
 8020a94:	4298      	cmp	r0, r3
 8020a96:	bfb8      	it	lt
 8020a98:	4618      	movlt	r0, r3
 8020a9a:	e7a3      	b.n	80209e4 <_printf_i+0x130>
 8020a9c:	2301      	movs	r3, #1
 8020a9e:	464a      	mov	r2, r9
 8020aa0:	4639      	mov	r1, r7
 8020aa2:	4630      	mov	r0, r6
 8020aa4:	47c0      	blx	r8
 8020aa6:	3001      	adds	r0, #1
 8020aa8:	d09a      	beq.n	80209e0 <_printf_i+0x12c>
 8020aaa:	3501      	adds	r5, #1
 8020aac:	68e3      	ldr	r3, [r4, #12]
 8020aae:	9a03      	ldr	r2, [sp, #12]
 8020ab0:	1a9b      	subs	r3, r3, r2
 8020ab2:	42ab      	cmp	r3, r5
 8020ab4:	dcf2      	bgt.n	8020a9c <_printf_i+0x1e8>
 8020ab6:	e7eb      	b.n	8020a90 <_printf_i+0x1dc>
 8020ab8:	2500      	movs	r5, #0
 8020aba:	f104 0919 	add.w	r9, r4, #25
 8020abe:	e7f5      	b.n	8020aac <_printf_i+0x1f8>
 8020ac0:	2b00      	cmp	r3, #0
 8020ac2:	d1ac      	bne.n	8020a1e <_printf_i+0x16a>
 8020ac4:	7803      	ldrb	r3, [r0, #0]
 8020ac6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8020aca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020ace:	e76c      	b.n	80209aa <_printf_i+0xf6>
 8020ad0:	0803fad0 	.word	0x0803fad0
 8020ad4:	0803fae1 	.word	0x0803fae1

08020ad8 <iprintf>:
 8020ad8:	b40f      	push	{r0, r1, r2, r3}
 8020ada:	4b0a      	ldr	r3, [pc, #40]	; (8020b04 <iprintf+0x2c>)
 8020adc:	b513      	push	{r0, r1, r4, lr}
 8020ade:	681c      	ldr	r4, [r3, #0]
 8020ae0:	b124      	cbz	r4, 8020aec <iprintf+0x14>
 8020ae2:	69a3      	ldr	r3, [r4, #24]
 8020ae4:	b913      	cbnz	r3, 8020aec <iprintf+0x14>
 8020ae6:	4620      	mov	r0, r4
 8020ae8:	f002 fb1a 	bl	8023120 <__sinit>
 8020aec:	ab05      	add	r3, sp, #20
 8020aee:	9a04      	ldr	r2, [sp, #16]
 8020af0:	68a1      	ldr	r1, [r4, #8]
 8020af2:	9301      	str	r3, [sp, #4]
 8020af4:	4620      	mov	r0, r4
 8020af6:	f003 fb53 	bl	80241a0 <_vfiprintf_r>
 8020afa:	b002      	add	sp, #8
 8020afc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020b00:	b004      	add	sp, #16
 8020b02:	4770      	bx	lr
 8020b04:	20000450 	.word	0x20000450

08020b08 <putchar>:
 8020b08:	b538      	push	{r3, r4, r5, lr}
 8020b0a:	4b08      	ldr	r3, [pc, #32]	; (8020b2c <putchar+0x24>)
 8020b0c:	681c      	ldr	r4, [r3, #0]
 8020b0e:	4605      	mov	r5, r0
 8020b10:	b124      	cbz	r4, 8020b1c <putchar+0x14>
 8020b12:	69a3      	ldr	r3, [r4, #24]
 8020b14:	b913      	cbnz	r3, 8020b1c <putchar+0x14>
 8020b16:	4620      	mov	r0, r4
 8020b18:	f002 fb02 	bl	8023120 <__sinit>
 8020b1c:	68a2      	ldr	r2, [r4, #8]
 8020b1e:	4629      	mov	r1, r5
 8020b20:	4620      	mov	r0, r4
 8020b22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020b26:	f003 bda9 	b.w	802467c <_putc_r>
 8020b2a:	bf00      	nop
 8020b2c:	20000450 	.word	0x20000450

08020b30 <_puts_r>:
 8020b30:	b570      	push	{r4, r5, r6, lr}
 8020b32:	460e      	mov	r6, r1
 8020b34:	4605      	mov	r5, r0
 8020b36:	b118      	cbz	r0, 8020b40 <_puts_r+0x10>
 8020b38:	6983      	ldr	r3, [r0, #24]
 8020b3a:	b90b      	cbnz	r3, 8020b40 <_puts_r+0x10>
 8020b3c:	f002 faf0 	bl	8023120 <__sinit>
 8020b40:	69ab      	ldr	r3, [r5, #24]
 8020b42:	68ac      	ldr	r4, [r5, #8]
 8020b44:	b913      	cbnz	r3, 8020b4c <_puts_r+0x1c>
 8020b46:	4628      	mov	r0, r5
 8020b48:	f002 faea 	bl	8023120 <__sinit>
 8020b4c:	4b23      	ldr	r3, [pc, #140]	; (8020bdc <_puts_r+0xac>)
 8020b4e:	429c      	cmp	r4, r3
 8020b50:	d117      	bne.n	8020b82 <_puts_r+0x52>
 8020b52:	686c      	ldr	r4, [r5, #4]
 8020b54:	89a3      	ldrh	r3, [r4, #12]
 8020b56:	071b      	lsls	r3, r3, #28
 8020b58:	d51d      	bpl.n	8020b96 <_puts_r+0x66>
 8020b5a:	6923      	ldr	r3, [r4, #16]
 8020b5c:	b1db      	cbz	r3, 8020b96 <_puts_r+0x66>
 8020b5e:	3e01      	subs	r6, #1
 8020b60:	68a3      	ldr	r3, [r4, #8]
 8020b62:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8020b66:	3b01      	subs	r3, #1
 8020b68:	60a3      	str	r3, [r4, #8]
 8020b6a:	b9e9      	cbnz	r1, 8020ba8 <_puts_r+0x78>
 8020b6c:	2b00      	cmp	r3, #0
 8020b6e:	da2e      	bge.n	8020bce <_puts_r+0x9e>
 8020b70:	4622      	mov	r2, r4
 8020b72:	210a      	movs	r1, #10
 8020b74:	4628      	mov	r0, r5
 8020b76:	f001 fac5 	bl	8022104 <__swbuf_r>
 8020b7a:	3001      	adds	r0, #1
 8020b7c:	d011      	beq.n	8020ba2 <_puts_r+0x72>
 8020b7e:	200a      	movs	r0, #10
 8020b80:	e011      	b.n	8020ba6 <_puts_r+0x76>
 8020b82:	4b17      	ldr	r3, [pc, #92]	; (8020be0 <_puts_r+0xb0>)
 8020b84:	429c      	cmp	r4, r3
 8020b86:	d101      	bne.n	8020b8c <_puts_r+0x5c>
 8020b88:	68ac      	ldr	r4, [r5, #8]
 8020b8a:	e7e3      	b.n	8020b54 <_puts_r+0x24>
 8020b8c:	4b15      	ldr	r3, [pc, #84]	; (8020be4 <_puts_r+0xb4>)
 8020b8e:	429c      	cmp	r4, r3
 8020b90:	bf08      	it	eq
 8020b92:	68ec      	ldreq	r4, [r5, #12]
 8020b94:	e7de      	b.n	8020b54 <_puts_r+0x24>
 8020b96:	4621      	mov	r1, r4
 8020b98:	4628      	mov	r0, r5
 8020b9a:	f001 fb25 	bl	80221e8 <__swsetup_r>
 8020b9e:	2800      	cmp	r0, #0
 8020ba0:	d0dd      	beq.n	8020b5e <_puts_r+0x2e>
 8020ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8020ba6:	bd70      	pop	{r4, r5, r6, pc}
 8020ba8:	2b00      	cmp	r3, #0
 8020baa:	da04      	bge.n	8020bb6 <_puts_r+0x86>
 8020bac:	69a2      	ldr	r2, [r4, #24]
 8020bae:	429a      	cmp	r2, r3
 8020bb0:	dc06      	bgt.n	8020bc0 <_puts_r+0x90>
 8020bb2:	290a      	cmp	r1, #10
 8020bb4:	d004      	beq.n	8020bc0 <_puts_r+0x90>
 8020bb6:	6823      	ldr	r3, [r4, #0]
 8020bb8:	1c5a      	adds	r2, r3, #1
 8020bba:	6022      	str	r2, [r4, #0]
 8020bbc:	7019      	strb	r1, [r3, #0]
 8020bbe:	e7cf      	b.n	8020b60 <_puts_r+0x30>
 8020bc0:	4622      	mov	r2, r4
 8020bc2:	4628      	mov	r0, r5
 8020bc4:	f001 fa9e 	bl	8022104 <__swbuf_r>
 8020bc8:	3001      	adds	r0, #1
 8020bca:	d1c9      	bne.n	8020b60 <_puts_r+0x30>
 8020bcc:	e7e9      	b.n	8020ba2 <_puts_r+0x72>
 8020bce:	6823      	ldr	r3, [r4, #0]
 8020bd0:	200a      	movs	r0, #10
 8020bd2:	1c5a      	adds	r2, r3, #1
 8020bd4:	6022      	str	r2, [r4, #0]
 8020bd6:	7018      	strb	r0, [r3, #0]
 8020bd8:	e7e5      	b.n	8020ba6 <_puts_r+0x76>
 8020bda:	bf00      	nop
 8020bdc:	0803ff38 	.word	0x0803ff38
 8020be0:	0803ff58 	.word	0x0803ff58
 8020be4:	0803ff18 	.word	0x0803ff18

08020be8 <puts>:
 8020be8:	4b02      	ldr	r3, [pc, #8]	; (8020bf4 <puts+0xc>)
 8020bea:	4601      	mov	r1, r0
 8020bec:	6818      	ldr	r0, [r3, #0]
 8020bee:	f7ff bf9f 	b.w	8020b30 <_puts_r>
 8020bf2:	bf00      	nop
 8020bf4:	20000450 	.word	0x20000450

08020bf8 <rand>:
 8020bf8:	b538      	push	{r3, r4, r5, lr}
 8020bfa:	4b13      	ldr	r3, [pc, #76]	; (8020c48 <rand+0x50>)
 8020bfc:	681c      	ldr	r4, [r3, #0]
 8020bfe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8020c00:	b97b      	cbnz	r3, 8020c22 <rand+0x2a>
 8020c02:	2018      	movs	r0, #24
 8020c04:	f7fe ff92 	bl	801fb2c <malloc>
 8020c08:	4a10      	ldr	r2, [pc, #64]	; (8020c4c <rand+0x54>)
 8020c0a:	4b11      	ldr	r3, [pc, #68]	; (8020c50 <rand+0x58>)
 8020c0c:	63a0      	str	r0, [r4, #56]	; 0x38
 8020c0e:	e9c0 2300 	strd	r2, r3, [r0]
 8020c12:	4b10      	ldr	r3, [pc, #64]	; (8020c54 <rand+0x5c>)
 8020c14:	6083      	str	r3, [r0, #8]
 8020c16:	230b      	movs	r3, #11
 8020c18:	8183      	strh	r3, [r0, #12]
 8020c1a:	2201      	movs	r2, #1
 8020c1c:	2300      	movs	r3, #0
 8020c1e:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8020c22:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8020c24:	480c      	ldr	r0, [pc, #48]	; (8020c58 <rand+0x60>)
 8020c26:	690a      	ldr	r2, [r1, #16]
 8020c28:	694b      	ldr	r3, [r1, #20]
 8020c2a:	4c0c      	ldr	r4, [pc, #48]	; (8020c5c <rand+0x64>)
 8020c2c:	4350      	muls	r0, r2
 8020c2e:	fb04 0003 	mla	r0, r4, r3, r0
 8020c32:	fba2 2304 	umull	r2, r3, r2, r4
 8020c36:	4403      	add	r3, r0
 8020c38:	1c54      	adds	r4, r2, #1
 8020c3a:	f143 0500 	adc.w	r5, r3, #0
 8020c3e:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8020c42:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8020c46:	bd38      	pop	{r3, r4, r5, pc}
 8020c48:	20000450 	.word	0x20000450
 8020c4c:	abcd330e 	.word	0xabcd330e
 8020c50:	e66d1234 	.word	0xe66d1234
 8020c54:	0005deec 	.word	0x0005deec
 8020c58:	5851f42d 	.word	0x5851f42d
 8020c5c:	4c957f2d 	.word	0x4c957f2d

08020c60 <realloc>:
 8020c60:	4b02      	ldr	r3, [pc, #8]	; (8020c6c <realloc+0xc>)
 8020c62:	460a      	mov	r2, r1
 8020c64:	4601      	mov	r1, r0
 8020c66:	6818      	ldr	r0, [r3, #0]
 8020c68:	f002 bf4e 	b.w	8023b08 <_realloc_r>
 8020c6c:	20000450 	.word	0x20000450

08020c70 <modf>:
 8020c70:	ee10 1a90 	vmov	r1, s1
 8020c74:	b570      	push	{r4, r5, r6, lr}
 8020c76:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8020c7a:	f2a5 33ff 	subw	r3, r5, #1023	; 0x3ff
 8020c7e:	2b13      	cmp	r3, #19
 8020c80:	ee10 4a10 	vmov	r4, s0
 8020c84:	dc1f      	bgt.n	8020cc6 <modf+0x56>
 8020c86:	2b00      	cmp	r3, #0
 8020c88:	da05      	bge.n	8020c96 <modf+0x26>
 8020c8a:	2200      	movs	r2, #0
 8020c8c:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8020c90:	e9c0 2300 	strd	r2, r3, [r0]
 8020c94:	bd70      	pop	{r4, r5, r6, pc}
 8020c96:	4d19      	ldr	r5, [pc, #100]	; (8020cfc <modf+0x8c>)
 8020c98:	411d      	asrs	r5, r3
 8020c9a:	ea01 0305 	and.w	r3, r1, r5
 8020c9e:	431c      	orrs	r4, r3
 8020ca0:	d107      	bne.n	8020cb2 <modf+0x42>
 8020ca2:	ed80 0b00 	vstr	d0, [r0]
 8020ca6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8020caa:	4622      	mov	r2, r4
 8020cac:	ec43 2b10 	vmov	d0, r2, r3
 8020cb0:	e7f0      	b.n	8020c94 <modf+0x24>
 8020cb2:	2200      	movs	r2, #0
 8020cb4:	ea21 0305 	bic.w	r3, r1, r5
 8020cb8:	ec43 2b17 	vmov	d7, r2, r3
 8020cbc:	e9c0 2300 	strd	r2, r3, [r0]
 8020cc0:	ee30 0b47 	vsub.f64	d0, d0, d7
 8020cc4:	e7e6      	b.n	8020c94 <modf+0x24>
 8020cc6:	2b33      	cmp	r3, #51	; 0x33
 8020cc8:	dd05      	ble.n	8020cd6 <modf+0x66>
 8020cca:	ed80 0b00 	vstr	d0, [r0]
 8020cce:	2200      	movs	r2, #0
 8020cd0:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8020cd4:	e7ea      	b.n	8020cac <modf+0x3c>
 8020cd6:	f2a5 4313 	subw	r3, r5, #1043	; 0x413
 8020cda:	f04f 35ff 	mov.w	r5, #4294967295
 8020cde:	40dd      	lsrs	r5, r3
 8020ce0:	ea15 0604 	ands.w	r6, r5, r4
 8020ce4:	d105      	bne.n	8020cf2 <modf+0x82>
 8020ce6:	ed80 0b00 	vstr	d0, [r0]
 8020cea:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8020cee:	4632      	mov	r2, r6
 8020cf0:	e7dc      	b.n	8020cac <modf+0x3c>
 8020cf2:	ee10 3a90 	vmov	r3, s1
 8020cf6:	ea24 0205 	bic.w	r2, r4, r5
 8020cfa:	e7dd      	b.n	8020cb8 <modf+0x48>
 8020cfc:	000fffff 	.word	0x000fffff

08020d00 <_sbrk_r>:
 8020d00:	b538      	push	{r3, r4, r5, lr}
 8020d02:	4c06      	ldr	r4, [pc, #24]	; (8020d1c <_sbrk_r+0x1c>)
 8020d04:	2300      	movs	r3, #0
 8020d06:	4605      	mov	r5, r0
 8020d08:	4608      	mov	r0, r1
 8020d0a:	6023      	str	r3, [r4, #0]
 8020d0c:	f7e3 fe56 	bl	80049bc <_sbrk>
 8020d10:	1c43      	adds	r3, r0, #1
 8020d12:	d102      	bne.n	8020d1a <_sbrk_r+0x1a>
 8020d14:	6823      	ldr	r3, [r4, #0]
 8020d16:	b103      	cbz	r3, 8020d1a <_sbrk_r+0x1a>
 8020d18:	602b      	str	r3, [r5, #0]
 8020d1a:	bd38      	pop	{r3, r4, r5, pc}
 8020d1c:	2003e2c8 	.word	0x2003e2c8

08020d20 <sniprintf>:
 8020d20:	b40c      	push	{r2, r3}
 8020d22:	b530      	push	{r4, r5, lr}
 8020d24:	4b17      	ldr	r3, [pc, #92]	; (8020d84 <sniprintf+0x64>)
 8020d26:	1e0c      	subs	r4, r1, #0
 8020d28:	b09d      	sub	sp, #116	; 0x74
 8020d2a:	681d      	ldr	r5, [r3, #0]
 8020d2c:	da08      	bge.n	8020d40 <sniprintf+0x20>
 8020d2e:	238b      	movs	r3, #139	; 0x8b
 8020d30:	602b      	str	r3, [r5, #0]
 8020d32:	f04f 30ff 	mov.w	r0, #4294967295
 8020d36:	b01d      	add	sp, #116	; 0x74
 8020d38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8020d3c:	b002      	add	sp, #8
 8020d3e:	4770      	bx	lr
 8020d40:	f44f 7302 	mov.w	r3, #520	; 0x208
 8020d44:	f8ad 3014 	strh.w	r3, [sp, #20]
 8020d48:	bf14      	ite	ne
 8020d4a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8020d4e:	4623      	moveq	r3, r4
 8020d50:	9304      	str	r3, [sp, #16]
 8020d52:	9307      	str	r3, [sp, #28]
 8020d54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8020d58:	9002      	str	r0, [sp, #8]
 8020d5a:	9006      	str	r0, [sp, #24]
 8020d5c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8020d60:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8020d62:	ab21      	add	r3, sp, #132	; 0x84
 8020d64:	a902      	add	r1, sp, #8
 8020d66:	4628      	mov	r0, r5
 8020d68:	9301      	str	r3, [sp, #4]
 8020d6a:	f002 ff4d 	bl	8023c08 <_svfiprintf_r>
 8020d6e:	1c43      	adds	r3, r0, #1
 8020d70:	bfbc      	itt	lt
 8020d72:	238b      	movlt	r3, #139	; 0x8b
 8020d74:	602b      	strlt	r3, [r5, #0]
 8020d76:	2c00      	cmp	r4, #0
 8020d78:	d0dd      	beq.n	8020d36 <sniprintf+0x16>
 8020d7a:	9b02      	ldr	r3, [sp, #8]
 8020d7c:	2200      	movs	r2, #0
 8020d7e:	701a      	strb	r2, [r3, #0]
 8020d80:	e7d9      	b.n	8020d36 <sniprintf+0x16>
 8020d82:	bf00      	nop
 8020d84:	20000450 	.word	0x20000450

08020d88 <siprintf>:
 8020d88:	b40e      	push	{r1, r2, r3}
 8020d8a:	b500      	push	{lr}
 8020d8c:	b09c      	sub	sp, #112	; 0x70
 8020d8e:	ab1d      	add	r3, sp, #116	; 0x74
 8020d90:	9002      	str	r0, [sp, #8]
 8020d92:	9006      	str	r0, [sp, #24]
 8020d94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8020d98:	4809      	ldr	r0, [pc, #36]	; (8020dc0 <siprintf+0x38>)
 8020d9a:	9107      	str	r1, [sp, #28]
 8020d9c:	9104      	str	r1, [sp, #16]
 8020d9e:	4909      	ldr	r1, [pc, #36]	; (8020dc4 <siprintf+0x3c>)
 8020da0:	f853 2b04 	ldr.w	r2, [r3], #4
 8020da4:	9105      	str	r1, [sp, #20]
 8020da6:	6800      	ldr	r0, [r0, #0]
 8020da8:	9301      	str	r3, [sp, #4]
 8020daa:	a902      	add	r1, sp, #8
 8020dac:	f002 ff2c 	bl	8023c08 <_svfiprintf_r>
 8020db0:	9b02      	ldr	r3, [sp, #8]
 8020db2:	2200      	movs	r2, #0
 8020db4:	701a      	strb	r2, [r3, #0]
 8020db6:	b01c      	add	sp, #112	; 0x70
 8020db8:	f85d eb04 	ldr.w	lr, [sp], #4
 8020dbc:	b003      	add	sp, #12
 8020dbe:	4770      	bx	lr
 8020dc0:	20000450 	.word	0x20000450
 8020dc4:	ffff0208 	.word	0xffff0208

08020dc8 <siscanf>:
 8020dc8:	b40e      	push	{r1, r2, r3}
 8020dca:	b530      	push	{r4, r5, lr}
 8020dcc:	b09c      	sub	sp, #112	; 0x70
 8020dce:	ac1f      	add	r4, sp, #124	; 0x7c
 8020dd0:	f44f 7201 	mov.w	r2, #516	; 0x204
 8020dd4:	f854 5b04 	ldr.w	r5, [r4], #4
 8020dd8:	f8ad 2014 	strh.w	r2, [sp, #20]
 8020ddc:	9002      	str	r0, [sp, #8]
 8020dde:	9006      	str	r0, [sp, #24]
 8020de0:	f7df fa38 	bl	8000254 <strlen>
 8020de4:	4b0b      	ldr	r3, [pc, #44]	; (8020e14 <siscanf+0x4c>)
 8020de6:	9003      	str	r0, [sp, #12]
 8020de8:	9007      	str	r0, [sp, #28]
 8020dea:	930b      	str	r3, [sp, #44]	; 0x2c
 8020dec:	480a      	ldr	r0, [pc, #40]	; (8020e18 <siscanf+0x50>)
 8020dee:	9401      	str	r4, [sp, #4]
 8020df0:	2300      	movs	r3, #0
 8020df2:	930f      	str	r3, [sp, #60]	; 0x3c
 8020df4:	9314      	str	r3, [sp, #80]	; 0x50
 8020df6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8020dfa:	f8ad 3016 	strh.w	r3, [sp, #22]
 8020dfe:	462a      	mov	r2, r5
 8020e00:	4623      	mov	r3, r4
 8020e02:	a902      	add	r1, sp, #8
 8020e04:	6800      	ldr	r0, [r0, #0]
 8020e06:	f003 f851 	bl	8023eac <__ssvfiscanf_r>
 8020e0a:	b01c      	add	sp, #112	; 0x70
 8020e0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8020e10:	b003      	add	sp, #12
 8020e12:	4770      	bx	lr
 8020e14:	08020e3f 	.word	0x08020e3f
 8020e18:	20000450 	.word	0x20000450

08020e1c <__sread>:
 8020e1c:	b510      	push	{r4, lr}
 8020e1e:	460c      	mov	r4, r1
 8020e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020e24:	f003 fc60 	bl	80246e8 <_read_r>
 8020e28:	2800      	cmp	r0, #0
 8020e2a:	bfab      	itete	ge
 8020e2c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8020e2e:	89a3      	ldrhlt	r3, [r4, #12]
 8020e30:	181b      	addge	r3, r3, r0
 8020e32:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8020e36:	bfac      	ite	ge
 8020e38:	6563      	strge	r3, [r4, #84]	; 0x54
 8020e3a:	81a3      	strhlt	r3, [r4, #12]
 8020e3c:	bd10      	pop	{r4, pc}

08020e3e <__seofread>:
 8020e3e:	2000      	movs	r0, #0
 8020e40:	4770      	bx	lr

08020e42 <__swrite>:
 8020e42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020e46:	461f      	mov	r7, r3
 8020e48:	898b      	ldrh	r3, [r1, #12]
 8020e4a:	05db      	lsls	r3, r3, #23
 8020e4c:	4605      	mov	r5, r0
 8020e4e:	460c      	mov	r4, r1
 8020e50:	4616      	mov	r6, r2
 8020e52:	d505      	bpl.n	8020e60 <__swrite+0x1e>
 8020e54:	2302      	movs	r3, #2
 8020e56:	2200      	movs	r2, #0
 8020e58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020e5c:	f002 faf2 	bl	8023444 <_lseek_r>
 8020e60:	89a3      	ldrh	r3, [r4, #12]
 8020e62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020e66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8020e6a:	81a3      	strh	r3, [r4, #12]
 8020e6c:	4632      	mov	r2, r6
 8020e6e:	463b      	mov	r3, r7
 8020e70:	4628      	mov	r0, r5
 8020e72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020e76:	f001 b9a5 	b.w	80221c4 <_write_r>

08020e7a <__sseek>:
 8020e7a:	b510      	push	{r4, lr}
 8020e7c:	460c      	mov	r4, r1
 8020e7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020e82:	f002 fadf 	bl	8023444 <_lseek_r>
 8020e86:	1c43      	adds	r3, r0, #1
 8020e88:	89a3      	ldrh	r3, [r4, #12]
 8020e8a:	bf15      	itete	ne
 8020e8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8020e8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8020e92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8020e96:	81a3      	strheq	r3, [r4, #12]
 8020e98:	bf18      	it	ne
 8020e9a:	81a3      	strhne	r3, [r4, #12]
 8020e9c:	bd10      	pop	{r4, pc}

08020e9e <__sclose>:
 8020e9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020ea2:	f001 ba4f 	b.w	8022344 <_close_r>

08020ea6 <stpcpy>:
 8020ea6:	4603      	mov	r3, r0
 8020ea8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8020eac:	4618      	mov	r0, r3
 8020eae:	f803 2b01 	strb.w	r2, [r3], #1
 8020eb2:	2a00      	cmp	r2, #0
 8020eb4:	d1f8      	bne.n	8020ea8 <stpcpy+0x2>
 8020eb6:	4770      	bx	lr

08020eb8 <strchr>:
 8020eb8:	b2c9      	uxtb	r1, r1
 8020eba:	4603      	mov	r3, r0
 8020ebc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020ec0:	b11a      	cbz	r2, 8020eca <strchr+0x12>
 8020ec2:	428a      	cmp	r2, r1
 8020ec4:	d1f9      	bne.n	8020eba <strchr+0x2>
 8020ec6:	4618      	mov	r0, r3
 8020ec8:	4770      	bx	lr
 8020eca:	2900      	cmp	r1, #0
 8020ecc:	bf18      	it	ne
 8020ece:	2300      	movne	r3, #0
 8020ed0:	e7f9      	b.n	8020ec6 <strchr+0xe>

08020ed2 <strcpy>:
 8020ed2:	4603      	mov	r3, r0
 8020ed4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8020ed8:	f803 2b01 	strb.w	r2, [r3], #1
 8020edc:	2a00      	cmp	r2, #0
 8020ede:	d1f9      	bne.n	8020ed4 <strcpy+0x2>
 8020ee0:	4770      	bx	lr

08020ee2 <iso_year_adjust>:
 8020ee2:	6942      	ldr	r2, [r0, #20]
 8020ee4:	2a00      	cmp	r2, #0
 8020ee6:	f240 736c 	movw	r3, #1900	; 0x76c
 8020eea:	bfa8      	it	ge
 8020eec:	f06f 0363 	mvnge.w	r3, #99	; 0x63
 8020ef0:	441a      	add	r2, r3
 8020ef2:	0793      	lsls	r3, r2, #30
 8020ef4:	d105      	bne.n	8020f02 <iso_year_adjust+0x20>
 8020ef6:	2164      	movs	r1, #100	; 0x64
 8020ef8:	fb92 f3f1 	sdiv	r3, r2, r1
 8020efc:	fb01 2313 	mls	r3, r1, r3, r2
 8020f00:	b9d3      	cbnz	r3, 8020f38 <iso_year_adjust+0x56>
 8020f02:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8020f06:	fb92 f3f1 	sdiv	r3, r2, r1
 8020f0a:	fb01 2313 	mls	r3, r1, r3, r2
 8020f0e:	fab3 f283 	clz	r2, r3
 8020f12:	0952      	lsrs	r2, r2, #5
 8020f14:	e9d0 3106 	ldrd	r3, r1, [r0, #24]
 8020f18:	005b      	lsls	r3, r3, #1
 8020f1a:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8020f1e:	4413      	add	r3, r2
 8020f20:	2b21      	cmp	r3, #33	; 0x21
 8020f22:	dc11      	bgt.n	8020f48 <iso_year_adjust+0x66>
 8020f24:	2b20      	cmp	r3, #32
 8020f26:	da30      	bge.n	8020f8a <iso_year_adjust+0xa8>
 8020f28:	2b0d      	cmp	r3, #13
 8020f2a:	dc07      	bgt.n	8020f3c <iso_year_adjust+0x5a>
 8020f2c:	2b0a      	cmp	r3, #10
 8020f2e:	da2c      	bge.n	8020f8a <iso_year_adjust+0xa8>
 8020f30:	2b01      	cmp	r3, #1
 8020f32:	d92a      	bls.n	8020f8a <iso_year_adjust+0xa8>
 8020f34:	2000      	movs	r0, #0
 8020f36:	4770      	bx	lr
 8020f38:	2201      	movs	r2, #1
 8020f3a:	e7eb      	b.n	8020f14 <iso_year_adjust+0x32>
 8020f3c:	2b10      	cmp	r3, #16
 8020f3e:	dbf9      	blt.n	8020f34 <iso_year_adjust+0x52>
 8020f40:	2b11      	cmp	r3, #17
 8020f42:	dd22      	ble.n	8020f8a <iso_year_adjust+0xa8>
 8020f44:	3b1c      	subs	r3, #28
 8020f46:	e7f3      	b.n	8020f30 <iso_year_adjust+0x4e>
 8020f48:	f241 62c6 	movw	r2, #5830	; 0x16c6
 8020f4c:	4293      	cmp	r3, r2
 8020f4e:	dc0f      	bgt.n	8020f70 <iso_year_adjust+0x8e>
 8020f50:	f241 62c2 	movw	r2, #5826	; 0x16c2
 8020f54:	4293      	cmp	r3, r2
 8020f56:	da09      	bge.n	8020f6c <iso_year_adjust+0x8a>
 8020f58:	f241 62a2 	movw	r2, #5794	; 0x16a2
 8020f5c:	4293      	cmp	r3, r2
 8020f5e:	d005      	beq.n	8020f6c <iso_year_adjust+0x8a>
 8020f60:	dbe8      	blt.n	8020f34 <iso_year_adjust+0x52>
 8020f62:	f5a3 53b5 	sub.w	r3, r3, #5792	; 0x16a0
 8020f66:	3b12      	subs	r3, #18
 8020f68:	2b02      	cmp	r3, #2
 8020f6a:	d8e3      	bhi.n	8020f34 <iso_year_adjust+0x52>
 8020f6c:	2001      	movs	r0, #1
 8020f6e:	4770      	bx	lr
 8020f70:	f241 62d5 	movw	r2, #5845	; 0x16d5
 8020f74:	4293      	cmp	r3, r2
 8020f76:	d0f9      	beq.n	8020f6c <iso_year_adjust+0x8a>
 8020f78:	f241 62d7 	movw	r2, #5847	; 0x16d7
 8020f7c:	4293      	cmp	r3, r2
 8020f7e:	d0f5      	beq.n	8020f6c <iso_year_adjust+0x8a>
 8020f80:	f241 62d3 	movw	r2, #5843	; 0x16d3
 8020f84:	4293      	cmp	r3, r2
 8020f86:	d1d5      	bne.n	8020f34 <iso_year_adjust+0x52>
 8020f88:	e7f0      	b.n	8020f6c <iso_year_adjust+0x8a>
 8020f8a:	f04f 30ff 	mov.w	r0, #4294967295
 8020f8e:	4770      	bx	lr

08020f90 <__strftime>:
 8020f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020f94:	b091      	sub	sp, #68	; 0x44
 8020f96:	461d      	mov	r5, r3
 8020f98:	2300      	movs	r3, #0
 8020f9a:	4607      	mov	r7, r0
 8020f9c:	460e      	mov	r6, r1
 8020f9e:	9303      	str	r3, [sp, #12]
 8020fa0:	461c      	mov	r4, r3
 8020fa2:	f101 3bff 	add.w	fp, r1, #4294967295
 8020fa6:	7813      	ldrb	r3, [r2, #0]
 8020fa8:	2b00      	cmp	r3, #0
 8020faa:	f000 84e3 	beq.w	8021974 <__strftime+0x9e4>
 8020fae:	2b25      	cmp	r3, #37	; 0x25
 8020fb0:	d11f      	bne.n	8020ff2 <__strftime+0x62>
 8020fb2:	f892 a001 	ldrb.w	sl, [r2, #1]
 8020fb6:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 8020fba:	d023      	beq.n	8021004 <__strftime+0x74>
 8020fbc:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 8020fc0:	d020      	beq.n	8021004 <__strftime+0x74>
 8020fc2:	f102 0801 	add.w	r8, r2, #1
 8020fc6:	f04f 0a00 	mov.w	sl, #0
 8020fca:	f898 3000 	ldrb.w	r3, [r8]
 8020fce:	3b31      	subs	r3, #49	; 0x31
 8020fd0:	2b08      	cmp	r3, #8
 8020fd2:	d81a      	bhi.n	802100a <__strftime+0x7a>
 8020fd4:	4640      	mov	r0, r8
 8020fd6:	220a      	movs	r2, #10
 8020fd8:	a908      	add	r1, sp, #32
 8020fda:	f000 fe4f 	bl	8021c7c <strtoul>
 8020fde:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8020fe2:	4681      	mov	r9, r0
 8020fe4:	f898 3000 	ldrb.w	r3, [r8]
 8020fe8:	2b45      	cmp	r3, #69	; 0x45
 8020fea:	d111      	bne.n	8021010 <__strftime+0x80>
 8020fec:	f108 0801 	add.w	r8, r8, #1
 8020ff0:	e010      	b.n	8021014 <__strftime+0x84>
 8020ff2:	45a3      	cmp	fp, r4
 8020ff4:	d802      	bhi.n	8020ffc <__strftime+0x6c>
 8020ff6:	2400      	movs	r4, #0
 8020ff8:	f000 bcbf 	b.w	802197a <__strftime+0x9ea>
 8020ffc:	553b      	strb	r3, [r7, r4]
 8020ffe:	3201      	adds	r2, #1
 8021000:	3401      	adds	r4, #1
 8021002:	e7d0      	b.n	8020fa6 <__strftime+0x16>
 8021004:	f102 0802 	add.w	r8, r2, #2
 8021008:	e7df      	b.n	8020fca <__strftime+0x3a>
 802100a:	f04f 0900 	mov.w	r9, #0
 802100e:	e7e9      	b.n	8020fe4 <__strftime+0x54>
 8021010:	2b4f      	cmp	r3, #79	; 0x4f
 8021012:	d0eb      	beq.n	8020fec <__strftime+0x5c>
 8021014:	f898 1000 	ldrb.w	r1, [r8]
 8021018:	f1a1 0325 	sub.w	r3, r1, #37	; 0x25
 802101c:	2b55      	cmp	r3, #85	; 0x55
 802101e:	d8ea      	bhi.n	8020ff6 <__strftime+0x66>
 8021020:	a201      	add	r2, pc, #4	; (adr r2, 8021028 <__strftime+0x98>)
 8021022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8021026:	bf00      	nop
 8021028:	0802196b 	.word	0x0802196b
 802102c:	08020ff7 	.word	0x08020ff7
 8021030:	08020ff7 	.word	0x08020ff7
 8021034:	08020ff7 	.word	0x08020ff7
 8021038:	08020ff7 	.word	0x08020ff7
 802103c:	08020ff7 	.word	0x08020ff7
 8021040:	08020ff7 	.word	0x08020ff7
 8021044:	08020ff7 	.word	0x08020ff7
 8021048:	08020ff7 	.word	0x08020ff7
 802104c:	08020ff7 	.word	0x08020ff7
 8021050:	08020ff7 	.word	0x08020ff7
 8021054:	08020ff7 	.word	0x08020ff7
 8021058:	08020ff7 	.word	0x08020ff7
 802105c:	08020ff7 	.word	0x08020ff7
 8021060:	08020ff7 	.word	0x08020ff7
 8021064:	08020ff7 	.word	0x08020ff7
 8021068:	08020ff7 	.word	0x08020ff7
 802106c:	08020ff7 	.word	0x08020ff7
 8021070:	08020ff7 	.word	0x08020ff7
 8021074:	08020ff7 	.word	0x08020ff7
 8021078:	08020ff7 	.word	0x08020ff7
 802107c:	08020ff7 	.word	0x08020ff7
 8021080:	08020ff7 	.word	0x08020ff7
 8021084:	08020ff7 	.word	0x08020ff7
 8021088:	08020ff7 	.word	0x08020ff7
 802108c:	08020ff7 	.word	0x08020ff7
 8021090:	08020ff7 	.word	0x08020ff7
 8021094:	08020ff7 	.word	0x08020ff7
 8021098:	080211bd 	.word	0x080211bd
 802109c:	08021211 	.word	0x08021211
 80210a0:	08021281 	.word	0x08021281
 80210a4:	0802131b 	.word	0x0802131b
 80210a8:	08020ff7 	.word	0x08020ff7
 80210ac:	08021369 	.word	0x08021369
 80210b0:	08021459 	.word	0x08021459
 80210b4:	08021571 	.word	0x08021571
 80210b8:	0802157f 	.word	0x0802157f
 80210bc:	08020ff7 	.word	0x08020ff7
 80210c0:	08020ff7 	.word	0x08020ff7
 80210c4:	08020ff7 	.word	0x08020ff7
 80210c8:	080215af 	.word	0x080215af
 80210cc:	08020ff7 	.word	0x08020ff7
 80210d0:	08020ff7 	.word	0x08020ff7
 80210d4:	080215c1 	.word	0x080215c1
 80210d8:	08020ff7 	.word	0x08020ff7
 80210dc:	0802161f 	.word	0x0802161f
 80210e0:	08021737 	.word	0x08021737
 80210e4:	08021745 	.word	0x08021745
 80210e8:	08021795 	.word	0x08021795
 80210ec:	080217a5 	.word	0x080217a5
 80210f0:	08021817 	.word	0x08021817
 80210f4:	08021279 	.word	0x08021279
 80210f8:	08021851 	.word	0x08021851
 80210fc:	08021917 	.word	0x08021917
 8021100:	08020ff7 	.word	0x08020ff7
 8021104:	08020ff7 	.word	0x08020ff7
 8021108:	08020ff7 	.word	0x08020ff7
 802110c:	08020ff7 	.word	0x08020ff7
 8021110:	08020ff7 	.word	0x08020ff7
 8021114:	08020ff7 	.word	0x08020ff7
 8021118:	08021181 	.word	0x08021181
 802111c:	080211e9 	.word	0x080211e9
 8021120:	0802123b 	.word	0x0802123b
 8021124:	080212f7 	.word	0x080212f7
 8021128:	080212f7 	.word	0x080212f7
 802112c:	08020ff7 	.word	0x08020ff7
 8021130:	080213c1 	.word	0x080213c1
 8021134:	080211e9 	.word	0x080211e9
 8021138:	08020ff7 	.word	0x08020ff7
 802113c:	080215a1 	.word	0x080215a1
 8021140:	08021571 	.word	0x08021571
 8021144:	0802157f 	.word	0x0802157f
 8021148:	080215a9 	.word	0x080215a9
 802114c:	080215b3 	.word	0x080215b3
 8021150:	08020ff7 	.word	0x08020ff7
 8021154:	080215c1 	.word	0x080215c1
 8021158:	08020ff7 	.word	0x08020ff7
 802115c:	08021269 	.word	0x08021269
 8021160:	08021631 	.word	0x08021631
 8021164:	0802173b 	.word	0x0802173b
 8021168:	0802177d 	.word	0x0802177d
 802116c:	08020ff7 	.word	0x08020ff7
 8021170:	0802180b 	.word	0x0802180b
 8021174:	08021271 	.word	0x08021271
 8021178:	0802182f 	.word	0x0802182f
 802117c:	080218a5 	.word	0x080218a5
 8021180:	69ab      	ldr	r3, [r5, #24]
 8021182:	4aa8      	ldr	r2, [pc, #672]	; (8021424 <__strftime+0x494>)
 8021184:	3318      	adds	r3, #24
 8021186:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 802118a:	4648      	mov	r0, r9
 802118c:	f7df f862 	bl	8000254 <strlen>
 8021190:	eba9 0904 	sub.w	r9, r9, r4
 8021194:	4420      	add	r0, r4
 8021196:	42a0      	cmp	r0, r4
 8021198:	d108      	bne.n	80211ac <__strftime+0x21c>
 802119a:	4604      	mov	r4, r0
 802119c:	f898 3000 	ldrb.w	r3, [r8]
 80211a0:	2b00      	cmp	r3, #0
 80211a2:	f000 83e7 	beq.w	8021974 <__strftime+0x9e4>
 80211a6:	f108 0201 	add.w	r2, r8, #1
 80211aa:	e6fc      	b.n	8020fa6 <__strftime+0x16>
 80211ac:	45a3      	cmp	fp, r4
 80211ae:	f67f af22 	bls.w	8020ff6 <__strftime+0x66>
 80211b2:	f819 3004 	ldrb.w	r3, [r9, r4]
 80211b6:	553b      	strb	r3, [r7, r4]
 80211b8:	3401      	adds	r4, #1
 80211ba:	e7ec      	b.n	8021196 <__strftime+0x206>
 80211bc:	69aa      	ldr	r2, [r5, #24]
 80211be:	4b99      	ldr	r3, [pc, #612]	; (8021424 <__strftime+0x494>)
 80211c0:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80211c4:	f8d3 907c 	ldr.w	r9, [r3, #124]	; 0x7c
 80211c8:	4648      	mov	r0, r9
 80211ca:	f7df f843 	bl	8000254 <strlen>
 80211ce:	eba9 0904 	sub.w	r9, r9, r4
 80211d2:	4420      	add	r0, r4
 80211d4:	42a0      	cmp	r0, r4
 80211d6:	d0e0      	beq.n	802119a <__strftime+0x20a>
 80211d8:	45a3      	cmp	fp, r4
 80211da:	f67f af0c 	bls.w	8020ff6 <__strftime+0x66>
 80211de:	f819 3004 	ldrb.w	r3, [r9, r4]
 80211e2:	553b      	strb	r3, [r7, r4]
 80211e4:	3401      	adds	r4, #1
 80211e6:	e7f5      	b.n	80211d4 <__strftime+0x244>
 80211e8:	692a      	ldr	r2, [r5, #16]
 80211ea:	4b8e      	ldr	r3, [pc, #568]	; (8021424 <__strftime+0x494>)
 80211ec:	f853 9022 	ldr.w	r9, [r3, r2, lsl #2]
 80211f0:	4648      	mov	r0, r9
 80211f2:	f7df f82f 	bl	8000254 <strlen>
 80211f6:	eba9 0904 	sub.w	r9, r9, r4
 80211fa:	4420      	add	r0, r4
 80211fc:	42a0      	cmp	r0, r4
 80211fe:	d0cc      	beq.n	802119a <__strftime+0x20a>
 8021200:	45a3      	cmp	fp, r4
 8021202:	f67f aef8 	bls.w	8020ff6 <__strftime+0x66>
 8021206:	f819 3004 	ldrb.w	r3, [r9, r4]
 802120a:	553b      	strb	r3, [r7, r4]
 802120c:	3401      	adds	r4, #1
 802120e:	e7f5      	b.n	80211fc <__strftime+0x26c>
 8021210:	692b      	ldr	r3, [r5, #16]
 8021212:	4a84      	ldr	r2, [pc, #528]	; (8021424 <__strftime+0x494>)
 8021214:	330c      	adds	r3, #12
 8021216:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 802121a:	4648      	mov	r0, r9
 802121c:	f7df f81a 	bl	8000254 <strlen>
 8021220:	eba9 0904 	sub.w	r9, r9, r4
 8021224:	4420      	add	r0, r4
 8021226:	42a0      	cmp	r0, r4
 8021228:	d0b7      	beq.n	802119a <__strftime+0x20a>
 802122a:	45a3      	cmp	fp, r4
 802122c:	f67f aee3 	bls.w	8020ff6 <__strftime+0x66>
 8021230:	f819 3004 	ldrb.w	r3, [r9, r4]
 8021234:	553b      	strb	r3, [r7, r4]
 8021236:	3401      	adds	r4, #1
 8021238:	e7f5      	b.n	8021226 <__strftime+0x296>
 802123a:	4b7a      	ldr	r3, [pc, #488]	; (8021424 <__strftime+0x494>)
 802123c:	f8d3 90a0 	ldr.w	r9, [r3, #160]	; 0xa0
 8021240:	4648      	mov	r0, r9
 8021242:	f7df f807 	bl	8000254 <strlen>
 8021246:	f899 3000 	ldrb.w	r3, [r9]
 802124a:	2b00      	cmp	r3, #0
 802124c:	d0a6      	beq.n	802119c <__strftime+0x20c>
 802124e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8021250:	9300      	str	r3, [sp, #0]
 8021252:	464a      	mov	r2, r9
 8021254:	462b      	mov	r3, r5
 8021256:	1b31      	subs	r1, r6, r4
 8021258:	1938      	adds	r0, r7, r4
 802125a:	f7ff fe99 	bl	8020f90 <__strftime>
 802125e:	2800      	cmp	r0, #0
 8021260:	f77f aec9 	ble.w	8020ff6 <__strftime+0x66>
 8021264:	4404      	add	r4, r0
 8021266:	e799      	b.n	802119c <__strftime+0x20c>
 8021268:	4b6e      	ldr	r3, [pc, #440]	; (8021424 <__strftime+0x494>)
 802126a:	f8d3 90e4 	ldr.w	r9, [r3, #228]	; 0xe4
 802126e:	e7e7      	b.n	8021240 <__strftime+0x2b0>
 8021270:	4b6c      	ldr	r3, [pc, #432]	; (8021424 <__strftime+0x494>)
 8021272:	f8d3 909c 	ldr.w	r9, [r3, #156]	; 0x9c
 8021276:	e7e3      	b.n	8021240 <__strftime+0x2b0>
 8021278:	4b6a      	ldr	r3, [pc, #424]	; (8021424 <__strftime+0x494>)
 802127a:	f8d3 9098 	ldr.w	r9, [r3, #152]	; 0x98
 802127e:	e7df      	b.n	8021240 <__strftime+0x2b0>
 8021280:	4b69      	ldr	r3, [pc, #420]	; (8021428 <__strftime+0x498>)
 8021282:	6969      	ldr	r1, [r5, #20]
 8021284:	4299      	cmp	r1, r3
 8021286:	bfac      	ite	ge
 8021288:	2300      	movge	r3, #0
 802128a:	2301      	movlt	r3, #1
 802128c:	2900      	cmp	r1, #0
 802128e:	9304      	str	r3, [sp, #16]
 8021290:	db10      	blt.n	80212b4 <__strftime+0x324>
 8021292:	2064      	movs	r0, #100	; 0x64
 8021294:	fb91 f0f0 	sdiv	r0, r1, r0
 8021298:	3013      	adds	r0, #19
 802129a:	f1ba 0f00 	cmp.w	sl, #0
 802129e:	d013      	beq.n	80212c8 <__strftime+0x338>
 80212a0:	2863      	cmp	r0, #99	; 0x63
 80212a2:	dd26      	ble.n	80212f2 <__strftime+0x362>
 80212a4:	4a61      	ldr	r2, [pc, #388]	; (802142c <__strftime+0x49c>)
 80212a6:	4b62      	ldr	r3, [pc, #392]	; (8021430 <__strftime+0x4a0>)
 80212a8:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 80212ac:	bf18      	it	ne
 80212ae:	4613      	movne	r3, r2
 80212b0:	4a60      	ldr	r2, [pc, #384]	; (8021434 <__strftime+0x4a4>)
 80212b2:	e00b      	b.n	80212cc <__strftime+0x33c>
 80212b4:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 80212b8:	9105      	str	r1, [sp, #20]
 80212ba:	f001 f803 	bl	80222c4 <abs>
 80212be:	2364      	movs	r3, #100	; 0x64
 80212c0:	9905      	ldr	r1, [sp, #20]
 80212c2:	fb90 f0f3 	sdiv	r0, r0, r3
 80212c6:	e7e8      	b.n	802129a <__strftime+0x30a>
 80212c8:	4b58      	ldr	r3, [pc, #352]	; (802142c <__strftime+0x49c>)
 80212ca:	4a5b      	ldr	r2, [pc, #364]	; (8021438 <__strftime+0x4a8>)
 80212cc:	9001      	str	r0, [sp, #4]
 80212ce:	9804      	ldr	r0, [sp, #16]
 80212d0:	f8df c154 	ldr.w	ip, [pc, #340]	; 8021428 <__strftime+0x498>
 80212d4:	f1b9 0f02 	cmp.w	r9, #2
 80212d8:	bf2c      	ite	cs
 80212da:	ebc0 0009 	rsbcs	r0, r0, r9
 80212de:	f1c0 0002 	rsbcc	r0, r0, #2
 80212e2:	9000      	str	r0, [sp, #0]
 80212e4:	4855      	ldr	r0, [pc, #340]	; (802143c <__strftime+0x4ac>)
 80212e6:	4561      	cmp	r1, ip
 80212e8:	bfb8      	it	lt
 80212ea:	4603      	movlt	r3, r0
 80212ec:	1b31      	subs	r1, r6, r4
 80212ee:	1938      	adds	r0, r7, r4
 80212f0:	e029      	b.n	8021346 <__strftime+0x3b6>
 80212f2:	4b4e      	ldr	r3, [pc, #312]	; (802142c <__strftime+0x49c>)
 80212f4:	e7dc      	b.n	80212b0 <__strftime+0x320>
 80212f6:	4852      	ldr	r0, [pc, #328]	; (8021440 <__strftime+0x4b0>)
 80212f8:	4a52      	ldr	r2, [pc, #328]	; (8021444 <__strftime+0x4b4>)
 80212fa:	68eb      	ldr	r3, [r5, #12]
 80212fc:	2964      	cmp	r1, #100	; 0x64
 80212fe:	bf18      	it	ne
 8021300:	4602      	movne	r2, r0
 8021302:	1b31      	subs	r1, r6, r4
 8021304:	1938      	adds	r0, r7, r4
 8021306:	f7ff fd0b 	bl	8020d20 <sniprintf>
 802130a:	2800      	cmp	r0, #0
 802130c:	f6ff ae73 	blt.w	8020ff6 <__strftime+0x66>
 8021310:	4404      	add	r4, r0
 8021312:	42a6      	cmp	r6, r4
 8021314:	f63f af42 	bhi.w	802119c <__strftime+0x20c>
 8021318:	e66d      	b.n	8020ff6 <__strftime+0x66>
 802131a:	6968      	ldr	r0, [r5, #20]
 802131c:	692b      	ldr	r3, [r5, #16]
 802131e:	68ea      	ldr	r2, [r5, #12]
 8021320:	2800      	cmp	r0, #0
 8021322:	eb07 0904 	add.w	r9, r7, r4
 8021326:	eba6 0a04 	sub.w	sl, r6, r4
 802132a:	f103 0301 	add.w	r3, r3, #1
 802132e:	db0d      	blt.n	802134c <__strftime+0x3bc>
 8021330:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8021334:	fb90 f1fc 	sdiv	r1, r0, ip
 8021338:	fb0c 0011 	mls	r0, ip, r1, r0
 802133c:	e9cd 2000 	strd	r2, r0, [sp]
 8021340:	4a41      	ldr	r2, [pc, #260]	; (8021448 <__strftime+0x4b8>)
 8021342:	4651      	mov	r1, sl
 8021344:	4648      	mov	r0, r9
 8021346:	f7ff fceb 	bl	8020d20 <sniprintf>
 802134a:	e7de      	b.n	802130a <__strftime+0x37a>
 802134c:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8021350:	e9cd 3204 	strd	r3, r2, [sp, #16]
 8021354:	f000 ffb6 	bl	80222c4 <abs>
 8021358:	2164      	movs	r1, #100	; 0x64
 802135a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 802135e:	fb90 fcf1 	sdiv	ip, r0, r1
 8021362:	fb0c 0011 	mls	r0, ip, r1, r0
 8021366:	e7e9      	b.n	802133c <__strftime+0x3ac>
 8021368:	2325      	movs	r3, #37	; 0x25
 802136a:	f88d 3020 	strb.w	r3, [sp, #32]
 802136e:	f1ba 0f00 	cmp.w	sl, #0
 8021372:	d013      	beq.n	802139c <__strftime+0x40c>
 8021374:	f1b9 0f06 	cmp.w	r9, #6
 8021378:	f88d a021 	strb.w	sl, [sp, #33]	; 0x21
 802137c:	bf38      	it	cc
 802137e:	f04f 0906 	movcc.w	r9, #6
 8021382:	f1b9 0306 	subs.w	r3, r9, #6
 8021386:	d10f      	bne.n	80213a8 <__strftime+0x418>
 8021388:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 802138c:	492f      	ldr	r1, [pc, #188]	; (802144c <__strftime+0x4bc>)
 802138e:	f7ff fda0 	bl	8020ed2 <strcpy>
 8021392:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8021394:	9300      	str	r3, [sp, #0]
 8021396:	aa08      	add	r2, sp, #32
 8021398:	462b      	mov	r3, r5
 802139a:	e75c      	b.n	8021256 <__strftime+0x2c6>
 802139c:	232b      	movs	r3, #43	; 0x2b
 802139e:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
 80213a2:	f04f 090a 	mov.w	r9, #10
 80213a6:	e7ec      	b.n	8021382 <__strftime+0x3f2>
 80213a8:	4a29      	ldr	r2, [pc, #164]	; (8021450 <__strftime+0x4c0>)
 80213aa:	211e      	movs	r1, #30
 80213ac:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 80213b0:	f7ff fcb6 	bl	8020d20 <sniprintf>
 80213b4:	2800      	cmp	r0, #0
 80213b6:	dde7      	ble.n	8021388 <__strftime+0x3f8>
 80213b8:	f10d 0322 	add.w	r3, sp, #34	; 0x22
 80213bc:	4418      	add	r0, r3
 80213be:	e7e5      	b.n	802138c <__strftime+0x3fc>
 80213c0:	4628      	mov	r0, r5
 80213c2:	f7ff fd8e 	bl	8020ee2 <iso_year_adjust>
 80213c6:	4681      	mov	r9, r0
 80213c8:	6968      	ldr	r0, [r5, #20]
 80213ca:	2800      	cmp	r0, #0
 80213cc:	db1a      	blt.n	8021404 <__strftime+0x474>
 80213ce:	2264      	movs	r2, #100	; 0x64
 80213d0:	fb90 f3f2 	sdiv	r3, r0, r2
 80213d4:	f1b9 0f00 	cmp.w	r9, #0
 80213d8:	fb02 0013 	mls	r0, r2, r3, r0
 80213dc:	da1a      	bge.n	8021414 <__strftime+0x484>
 80213de:	696a      	ldr	r2, [r5, #20]
 80213e0:	4b1c      	ldr	r3, [pc, #112]	; (8021454 <__strftime+0x4c4>)
 80213e2:	429a      	cmp	r2, r3
 80213e4:	bfb8      	it	lt
 80213e6:	f04f 0901 	movlt.w	r9, #1
 80213ea:	2364      	movs	r3, #100	; 0x64
 80213ec:	4481      	add	r9, r0
 80213ee:	fb99 f0f3 	sdiv	r0, r9, r3
 80213f2:	fb03 9910 	mls	r9, r3, r0, r9
 80213f6:	4499      	add	r9, r3
 80213f8:	fb99 f2f3 	sdiv	r2, r9, r3
 80213fc:	fb03 9312 	mls	r3, r3, r2, r9
 8021400:	4a10      	ldr	r2, [pc, #64]	; (8021444 <__strftime+0x4b4>)
 8021402:	e77e      	b.n	8021302 <__strftime+0x372>
 8021404:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8021408:	f000 ff5c 	bl	80222c4 <abs>
 802140c:	2364      	movs	r3, #100	; 0x64
 802140e:	fb90 f2f3 	sdiv	r2, r0, r3
 8021412:	e7df      	b.n	80213d4 <__strftime+0x444>
 8021414:	d0e9      	beq.n	80213ea <__strftime+0x45a>
 8021416:	696a      	ldr	r2, [r5, #20]
 8021418:	4b03      	ldr	r3, [pc, #12]	; (8021428 <__strftime+0x498>)
 802141a:	429a      	cmp	r2, r3
 802141c:	bfb8      	it	lt
 802141e:	f04f 39ff 	movlt.w	r9, #4294967295
 8021422:	e7e2      	b.n	80213ea <__strftime+0x45a>
 8021424:	0803fb4c 	.word	0x0803fb4c
 8021428:	fffff894 	.word	0xfffff894
 802142c:	0803fdce 	.word	0x0803fdce
 8021430:	0803fb01 	.word	0x0803fb01
 8021434:	0803faf9 	.word	0x0803faf9
 8021438:	0803faf2 	.word	0x0803faf2
 802143c:	08040098 	.word	0x08040098
 8021440:	0803fb03 	.word	0x0803fb03
 8021444:	0803fb11 	.word	0x0803fb11
 8021448:	0803fb07 	.word	0x0803fb07
 802144c:	0803fb1a 	.word	0x0803fb1a
 8021450:	0803fb16 	.word	0x0803fb16
 8021454:	fffff895 	.word	0xfffff895
 8021458:	696b      	ldr	r3, [r5, #20]
 802145a:	9304      	str	r3, [sp, #16]
 802145c:	9a04      	ldr	r2, [sp, #16]
 802145e:	4bbd      	ldr	r3, [pc, #756]	; (8021754 <__strftime+0x7c4>)
 8021460:	429a      	cmp	r2, r3
 8021462:	bfac      	ite	ge
 8021464:	2300      	movge	r3, #0
 8021466:	2301      	movlt	r3, #1
 8021468:	4628      	mov	r0, r5
 802146a:	9305      	str	r3, [sp, #20]
 802146c:	f7ff fd39 	bl	8020ee2 <iso_year_adjust>
 8021470:	9a04      	ldr	r2, [sp, #16]
 8021472:	2a00      	cmp	r2, #0
 8021474:	4603      	mov	r3, r0
 8021476:	db3a      	blt.n	80214ee <__strftime+0x55e>
 8021478:	2264      	movs	r2, #100	; 0x64
 802147a:	9904      	ldr	r1, [sp, #16]
 802147c:	fb91 f2f2 	sdiv	r2, r1, r2
 8021480:	3213      	adds	r2, #19
 8021482:	6968      	ldr	r0, [r5, #20]
 8021484:	2800      	cmp	r0, #0
 8021486:	db3d      	blt.n	8021504 <__strftime+0x574>
 8021488:	f04f 0c64 	mov.w	ip, #100	; 0x64
 802148c:	fb90 fefc 	sdiv	lr, r0, ip
 8021490:	fb0c 001e 	mls	r0, ip, lr, r0
 8021494:	2b00      	cmp	r3, #0
 8021496:	da44      	bge.n	8021522 <__strftime+0x592>
 8021498:	f8df c2dc 	ldr.w	ip, [pc, #732]	; 8021778 <__strftime+0x7e8>
 802149c:	6969      	ldr	r1, [r5, #20]
 802149e:	4561      	cmp	r1, ip
 80214a0:	da01      	bge.n	80214a6 <__strftime+0x516>
 80214a2:	2301      	movs	r3, #1
 80214a4:	9305      	str	r3, [sp, #20]
 80214a6:	4403      	add	r3, r0
 80214a8:	1c59      	adds	r1, r3, #1
 80214aa:	d146      	bne.n	802153a <__strftime+0x5aa>
 80214ac:	3a01      	subs	r2, #1
 80214ae:	2363      	movs	r3, #99	; 0x63
 80214b0:	2064      	movs	r0, #100	; 0x64
 80214b2:	fb00 3202 	mla	r2, r0, r2, r3
 80214b6:	9b05      	ldr	r3, [sp, #20]
 80214b8:	2b00      	cmp	r3, #0
 80214ba:	d043      	beq.n	8021544 <__strftime+0x5b4>
 80214bc:	232d      	movs	r3, #45	; 0x2d
 80214be:	f88d 3020 	strb.w	r3, [sp, #32]
 80214c2:	f1b9 0f00 	cmp.w	r9, #0
 80214c6:	d001      	beq.n	80214cc <__strftime+0x53c>
 80214c8:	f109 39ff 	add.w	r9, r9, #4294967295
 80214cc:	f10d 0321 	add.w	r3, sp, #33	; 0x21
 80214d0:	2125      	movs	r1, #37	; 0x25
 80214d2:	7019      	strb	r1, [r3, #0]
 80214d4:	f1ba 0f00 	cmp.w	sl, #0
 80214d8:	d144      	bne.n	8021564 <__strftime+0x5d4>
 80214da:	1c58      	adds	r0, r3, #1
 80214dc:	499e      	ldr	r1, [pc, #632]	; (8021758 <__strftime+0x7c8>)
 80214de:	9204      	str	r2, [sp, #16]
 80214e0:	f7ff fcf7 	bl	8020ed2 <strcpy>
 80214e4:	9a04      	ldr	r2, [sp, #16]
 80214e6:	9200      	str	r2, [sp, #0]
 80214e8:	464b      	mov	r3, r9
 80214ea:	aa08      	add	r2, sp, #32
 80214ec:	e09b      	b.n	8021626 <__strftime+0x696>
 80214ee:	9b04      	ldr	r3, [sp, #16]
 80214f0:	9006      	str	r0, [sp, #24]
 80214f2:	f203 706c 	addw	r0, r3, #1900	; 0x76c
 80214f6:	f000 fee5 	bl	80222c4 <abs>
 80214fa:	2264      	movs	r2, #100	; 0x64
 80214fc:	9b06      	ldr	r3, [sp, #24]
 80214fe:	fb90 f2f2 	sdiv	r2, r0, r2
 8021502:	e7be      	b.n	8021482 <__strftime+0x4f2>
 8021504:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8021508:	e9cd 3206 	strd	r3, r2, [sp, #24]
 802150c:	f000 feda 	bl	80222c4 <abs>
 8021510:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8021514:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8021518:	fb90 fefc 	sdiv	lr, r0, ip
 802151c:	fb0e 001c 	mls	r0, lr, ip, r0
 8021520:	e7b8      	b.n	8021494 <__strftime+0x504>
 8021522:	d0c0      	beq.n	80214a6 <__strftime+0x516>
 8021524:	9904      	ldr	r1, [sp, #16]
 8021526:	f8df c22c 	ldr.w	ip, [pc, #556]	; 8021754 <__strftime+0x7c4>
 802152a:	4561      	cmp	r1, ip
 802152c:	bfae      	itee	ge
 802152e:	2100      	movge	r1, #0
 8021530:	2101      	movlt	r1, #1
 8021532:	f04f 33ff 	movlt.w	r3, #4294967295
 8021536:	9105      	str	r1, [sp, #20]
 8021538:	e7b5      	b.n	80214a6 <__strftime+0x516>
 802153a:	2b64      	cmp	r3, #100	; 0x64
 802153c:	bf04      	itt	eq
 802153e:	3201      	addeq	r2, #1
 8021540:	2300      	moveq	r3, #0
 8021542:	e7b5      	b.n	80214b0 <__strftime+0x520>
 8021544:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 8021548:	d110      	bne.n	802156c <__strftime+0x5dc>
 802154a:	f242 730f 	movw	r3, #9999	; 0x270f
 802154e:	429a      	cmp	r2, r3
 8021550:	d90c      	bls.n	802156c <__strftime+0x5dc>
 8021552:	f88d a020 	strb.w	sl, [sp, #32]
 8021556:	f1b9 0f00 	cmp.w	r9, #0
 802155a:	d1b5      	bne.n	80214c8 <__strftime+0x538>
 802155c:	ab10      	add	r3, sp, #64	; 0x40
 802155e:	2125      	movs	r1, #37	; 0x25
 8021560:	f803 1d1f 	strb.w	r1, [r3, #-31]!
 8021564:	2130      	movs	r1, #48	; 0x30
 8021566:	1c98      	adds	r0, r3, #2
 8021568:	7059      	strb	r1, [r3, #1]
 802156a:	e7b7      	b.n	80214dc <__strftime+0x54c>
 802156c:	ab08      	add	r3, sp, #32
 802156e:	e7af      	b.n	80214d0 <__strftime+0x540>
 8021570:	487a      	ldr	r0, [pc, #488]	; (802175c <__strftime+0x7cc>)
 8021572:	4a7b      	ldr	r2, [pc, #492]	; (8021760 <__strftime+0x7d0>)
 8021574:	68ab      	ldr	r3, [r5, #8]
 8021576:	296b      	cmp	r1, #107	; 0x6b
 8021578:	bf18      	it	ne
 802157a:	4602      	movne	r2, r0
 802157c:	e6c1      	b.n	8021302 <__strftime+0x372>
 802157e:	68ab      	ldr	r3, [r5, #8]
 8021580:	220c      	movs	r2, #12
 8021582:	b15b      	cbz	r3, 802159c <__strftime+0x60c>
 8021584:	4293      	cmp	r3, r2
 8021586:	d003      	beq.n	8021590 <__strftime+0x600>
 8021588:	fb93 f0f2 	sdiv	r0, r3, r2
 802158c:	fb02 3310 	mls	r3, r2, r0, r3
 8021590:	4873      	ldr	r0, [pc, #460]	; (8021760 <__strftime+0x7d0>)
 8021592:	4a72      	ldr	r2, [pc, #456]	; (802175c <__strftime+0x7cc>)
 8021594:	2949      	cmp	r1, #73	; 0x49
 8021596:	bf18      	it	ne
 8021598:	4602      	movne	r2, r0
 802159a:	e6b2      	b.n	8021302 <__strftime+0x372>
 802159c:	4613      	mov	r3, r2
 802159e:	e7f7      	b.n	8021590 <__strftime+0x600>
 80215a0:	69eb      	ldr	r3, [r5, #28]
 80215a2:	4a70      	ldr	r2, [pc, #448]	; (8021764 <__strftime+0x7d4>)
 80215a4:	3301      	adds	r3, #1
 80215a6:	e6ac      	b.n	8021302 <__strftime+0x372>
 80215a8:	692b      	ldr	r3, [r5, #16]
 80215aa:	3301      	adds	r3, #1
 80215ac:	e728      	b.n	8021400 <__strftime+0x470>
 80215ae:	686b      	ldr	r3, [r5, #4]
 80215b0:	e726      	b.n	8021400 <__strftime+0x470>
 80215b2:	45a3      	cmp	fp, r4
 80215b4:	f67f ad1f 	bls.w	8020ff6 <__strftime+0x66>
 80215b8:	230a      	movs	r3, #10
 80215ba:	553b      	strb	r3, [r7, r4]
 80215bc:	3401      	adds	r4, #1
 80215be:	e5ed      	b.n	802119c <__strftime+0x20c>
 80215c0:	68ab      	ldr	r3, [r5, #8]
 80215c2:	2b0b      	cmp	r3, #11
 80215c4:	bfcc      	ite	gt
 80215c6:	22a4      	movgt	r2, #164	; 0xa4
 80215c8:	22a0      	movle	r2, #160	; 0xa0
 80215ca:	4b67      	ldr	r3, [pc, #412]	; (8021768 <__strftime+0x7d8>)
 80215cc:	4413      	add	r3, r2
 80215ce:	f8d3 9004 	ldr.w	r9, [r3, #4]
 80215d2:	4648      	mov	r0, r9
 80215d4:	f7de fe3e 	bl	8000254 <strlen>
 80215d8:	eba9 0304 	sub.w	r3, r9, r4
 80215dc:	eb04 0a00 	add.w	sl, r4, r0
 80215e0:	45a2      	cmp	sl, r4
 80215e2:	d101      	bne.n	80215e8 <__strftime+0x658>
 80215e4:	4654      	mov	r4, sl
 80215e6:	e5d9      	b.n	802119c <__strftime+0x20c>
 80215e8:	45a3      	cmp	fp, r4
 80215ea:	f67f ad04 	bls.w	8020ff6 <__strftime+0x66>
 80215ee:	f898 2000 	ldrb.w	r2, [r8]
 80215f2:	f813 9004 	ldrb.w	r9, [r3, r4]
 80215f6:	2a50      	cmp	r2, #80	; 0x50
 80215f8:	d10d      	bne.n	8021616 <__strftime+0x686>
 80215fa:	9304      	str	r3, [sp, #16]
 80215fc:	f7fe fa88 	bl	801fb10 <__locale_ctype_ptr>
 8021600:	4448      	add	r0, r9
 8021602:	9b04      	ldr	r3, [sp, #16]
 8021604:	7842      	ldrb	r2, [r0, #1]
 8021606:	f002 0203 	and.w	r2, r2, #3
 802160a:	2a01      	cmp	r2, #1
 802160c:	bf08      	it	eq
 802160e:	f109 0920 	addeq.w	r9, r9, #32
 8021612:	fa5f f989 	uxtb.w	r9, r9
 8021616:	f807 9004 	strb.w	r9, [r7, r4]
 802161a:	3401      	adds	r4, #1
 802161c:	e7e0      	b.n	80215e0 <__strftime+0x650>
 802161e:	686b      	ldr	r3, [r5, #4]
 8021620:	9300      	str	r3, [sp, #0]
 8021622:	4a52      	ldr	r2, [pc, #328]	; (802176c <__strftime+0x7dc>)
 8021624:	68ab      	ldr	r3, [r5, #8]
 8021626:	1b31      	subs	r1, r6, r4
 8021628:	1938      	adds	r0, r7, r4
 802162a:	f7ff fb79 	bl	8020d20 <sniprintf>
 802162e:	e66c      	b.n	802130a <__strftime+0x37a>
 8021630:	6a2b      	ldr	r3, [r5, #32]
 8021632:	2b00      	cmp	r3, #0
 8021634:	db7c      	blt.n	8021730 <__strftime+0x7a0>
 8021636:	f000 fbdf 	bl	8021df8 <__tz_lock>
 802163a:	9b03      	ldr	r3, [sp, #12]
 802163c:	b90b      	cbnz	r3, 8021642 <__strftime+0x6b2>
 802163e:	f000 fbdd 	bl	8021dfc <_tzset_unlocked>
 8021642:	f001 fe3b 	bl	80232bc <__gettzinfo>
 8021646:	6a2b      	ldr	r3, [r5, #32]
 8021648:	2b00      	cmp	r3, #0
 802164a:	bfcc      	ite	gt
 802164c:	2350      	movgt	r3, #80	; 0x50
 802164e:	2328      	movle	r3, #40	; 0x28
 8021650:	58c3      	ldr	r3, [r0, r3]
 8021652:	425b      	negs	r3, r3
 8021654:	9304      	str	r3, [sp, #16]
 8021656:	f000 fbd0 	bl	8021dfa <__tz_unlock>
 802165a:	2301      	movs	r3, #1
 802165c:	9303      	str	r3, [sp, #12]
 802165e:	f8d5 c014 	ldr.w	ip, [r5, #20]
 8021662:	193b      	adds	r3, r7, r4
 8021664:	4662      	mov	r2, ip
 8021666:	f1bc 0045 	subs.w	r0, ip, #69	; 0x45
 802166a:	9305      	str	r3, [sp, #20]
 802166c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8021670:	f143 31ff 	adc.w	r1, r3, #4294967295
 8021674:	2800      	cmp	r0, #0
 8021676:	f171 0e00 	sbcs.w	lr, r1, #0
 802167a:	da03      	bge.n	8021684 <__strftime+0x6f4>
 802167c:	f1bc 0042 	subs.w	r0, ip, #66	; 0x42
 8021680:	f143 31ff 	adc.w	r1, r3, #4294967295
 8021684:	0883      	lsrs	r3, r0, #2
 8021686:	ea43 7381 	orr.w	r3, r3, r1, lsl #30
 802168a:	4699      	mov	r9, r3
 802168c:	f10c 30ff 	add.w	r0, ip, #4294967295
 8021690:	108b      	asrs	r3, r1, #2
 8021692:	2164      	movs	r1, #100	; 0x64
 8021694:	fb90 f1f1 	sdiv	r1, r0, r1
 8021698:	ebb9 0201 	subs.w	r2, r9, r1
 802169c:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
 80216a0:	f20c 102b 	addw	r0, ip, #299	; 0x12b
 80216a4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80216a8:	fb90 f1f1 	sdiv	r1, r0, r1
 80216ac:	eb12 0901 	adds.w	r9, r2, r1
 80216b0:	eb43 7ae1 	adc.w	sl, r3, r1, asr #31
 80216b4:	f1ac 0c46 	sub.w	ip, ip, #70	; 0x46
 80216b8:	f240 116d 	movw	r1, #365	; 0x16d
 80216bc:	fb01 fc0c 	mul.w	ip, r1, ip
 80216c0:	69e9      	ldr	r1, [r5, #28]
 80216c2:	eb19 020c 	adds.w	r2, r9, ip
 80216c6:	eb4a 73ec 	adc.w	r3, sl, ip, asr #31
 80216ca:	eb12 0901 	adds.w	r9, r2, r1
 80216ce:	f04f 0c18 	mov.w	ip, #24
 80216d2:	eb43 7ae1 	adc.w	sl, r3, r1, asr #31
 80216d6:	fba9 230c 	umull	r2, r3, r9, ip
 80216da:	4619      	mov	r1, r3
 80216dc:	fb0c 130a 	mla	r3, ip, sl, r1
 80216e0:	4619      	mov	r1, r3
 80216e2:	68ab      	ldr	r3, [r5, #8]
 80216e4:	4610      	mov	r0, r2
 80216e6:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 80216ea:	18c0      	adds	r0, r0, r3
 80216ec:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
 80216f0:	fba0 230c 	umull	r2, r3, r0, ip
 80216f4:	fb0c 3301 	mla	r3, ip, r1, r3
 80216f8:	6869      	ldr	r1, [r5, #4]
 80216fa:	4691      	mov	r9, r2
 80216fc:	eb19 0201 	adds.w	r2, r9, r1
 8021700:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
 8021704:	fba2 010c 	umull	r0, r1, r2, ip
 8021708:	fb0c 1103 	mla	r1, ip, r3, r1
 802170c:	682b      	ldr	r3, [r5, #0]
 802170e:	4a18      	ldr	r2, [pc, #96]	; (8021770 <__strftime+0x7e0>)
 8021710:	eb10 0903 	adds.w	r9, r0, r3
 8021714:	eb41 7ae3 	adc.w	sl, r1, r3, asr #31
 8021718:	9b04      	ldr	r3, [sp, #16]
 802171a:	ebb9 0003 	subs.w	r0, r9, r3
 802171e:	eb6a 71e3 	sbc.w	r1, sl, r3, asr #31
 8021722:	e9cd 0100 	strd	r0, r1, [sp]
 8021726:	1b31      	subs	r1, r6, r4
 8021728:	1938      	adds	r0, r7, r4
 802172a:	f7ff faf9 	bl	8020d20 <sniprintf>
 802172e:	e5ec      	b.n	802130a <__strftime+0x37a>
 8021730:	2300      	movs	r3, #0
 8021732:	9304      	str	r3, [sp, #16]
 8021734:	e793      	b.n	802165e <__strftime+0x6ce>
 8021736:	682b      	ldr	r3, [r5, #0]
 8021738:	e662      	b.n	8021400 <__strftime+0x470>
 802173a:	45a3      	cmp	fp, r4
 802173c:	f67f ac5b 	bls.w	8020ff6 <__strftime+0x66>
 8021740:	2309      	movs	r3, #9
 8021742:	e73a      	b.n	80215ba <__strftime+0x62a>
 8021744:	682b      	ldr	r3, [r5, #0]
 8021746:	9301      	str	r3, [sp, #4]
 8021748:	686b      	ldr	r3, [r5, #4]
 802174a:	9300      	str	r3, [sp, #0]
 802174c:	4a09      	ldr	r2, [pc, #36]	; (8021774 <__strftime+0x7e4>)
 802174e:	68ab      	ldr	r3, [r5, #8]
 8021750:	e5cc      	b.n	80212ec <__strftime+0x35c>
 8021752:	bf00      	nop
 8021754:	fffff894 	.word	0xfffff894
 8021758:	0803fb22 	.word	0x0803fb22
 802175c:	0803fb11 	.word	0x0803fb11
 8021760:	0803fb03 	.word	0x0803fb03
 8021764:	0803fb26 	.word	0x0803fb26
 8021768:	0803fb4c 	.word	0x0803fb4c
 802176c:	0803fb35 	.word	0x0803fb35
 8021770:	0803fb2b 	.word	0x0803fb2b
 8021774:	0803fb30 	.word	0x0803fb30
 8021778:	fffff895 	.word	0xfffff895
 802177c:	45a3      	cmp	fp, r4
 802177e:	f67f ac3a 	bls.w	8020ff6 <__strftime+0x66>
 8021782:	69ab      	ldr	r3, [r5, #24]
 8021784:	193a      	adds	r2, r7, r4
 8021786:	3401      	adds	r4, #1
 8021788:	b913      	cbnz	r3, 8021790 <__strftime+0x800>
 802178a:	2337      	movs	r3, #55	; 0x37
 802178c:	7013      	strb	r3, [r2, #0]
 802178e:	e505      	b.n	802119c <__strftime+0x20c>
 8021790:	3330      	adds	r3, #48	; 0x30
 8021792:	e7fb      	b.n	802178c <__strftime+0x7fc>
 8021794:	69eb      	ldr	r3, [r5, #28]
 8021796:	69aa      	ldr	r2, [r5, #24]
 8021798:	3307      	adds	r3, #7
 802179a:	1a9b      	subs	r3, r3, r2
 802179c:	2207      	movs	r2, #7
 802179e:	fb93 f3f2 	sdiv	r3, r3, r2
 80217a2:	e62d      	b.n	8021400 <__strftime+0x470>
 80217a4:	4628      	mov	r0, r5
 80217a6:	f7ff fb9c 	bl	8020ee2 <iso_year_adjust>
 80217aa:	69aa      	ldr	r2, [r5, #24]
 80217ac:	b132      	cbz	r2, 80217bc <__strftime+0x82c>
 80217ae:	3a01      	subs	r2, #1
 80217b0:	2800      	cmp	r0, #0
 80217b2:	dc28      	bgt.n	8021806 <__strftime+0x876>
 80217b4:	69eb      	ldr	r3, [r5, #28]
 80217b6:	d103      	bne.n	80217c0 <__strftime+0x830>
 80217b8:	330a      	adds	r3, #10
 80217ba:	e7ee      	b.n	802179a <__strftime+0x80a>
 80217bc:	2206      	movs	r2, #6
 80217be:	e7f7      	b.n	80217b0 <__strftime+0x820>
 80217c0:	6968      	ldr	r0, [r5, #20]
 80217c2:	2800      	cmp	r0, #0
 80217c4:	eba2 0303 	sub.w	r3, r2, r3
 80217c8:	f240 726b 	movw	r2, #1899	; 0x76b
 80217cc:	bfa8      	it	ge
 80217ce:	f06f 0264 	mvnge.w	r2, #100	; 0x64
 80217d2:	4410      	add	r0, r2
 80217d4:	0782      	lsls	r2, r0, #30
 80217d6:	d105      	bne.n	80217e4 <__strftime+0x854>
 80217d8:	2264      	movs	r2, #100	; 0x64
 80217da:	fb90 f1f2 	sdiv	r1, r0, r2
 80217de:	fb02 0111 	mls	r1, r2, r1, r0
 80217e2:	b971      	cbnz	r1, 8021802 <__strftime+0x872>
 80217e4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80217e8:	fb90 f2f1 	sdiv	r2, r0, r1
 80217ec:	fb01 0212 	mls	r2, r1, r2, r0
 80217f0:	fab2 f282 	clz	r2, r2
 80217f4:	0952      	lsrs	r2, r2, #5
 80217f6:	1a9a      	subs	r2, r3, r2
 80217f8:	2a04      	cmp	r2, #4
 80217fa:	bfcc      	ite	gt
 80217fc:	2334      	movgt	r3, #52	; 0x34
 80217fe:	2335      	movle	r3, #53	; 0x35
 8021800:	e5fe      	b.n	8021400 <__strftime+0x470>
 8021802:	2201      	movs	r2, #1
 8021804:	e7f7      	b.n	80217f6 <__strftime+0x866>
 8021806:	2301      	movs	r3, #1
 8021808:	e5fa      	b.n	8021400 <__strftime+0x470>
 802180a:	45a3      	cmp	fp, r4
 802180c:	f67f abf3 	bls.w	8020ff6 <__strftime+0x66>
 8021810:	69ab      	ldr	r3, [r5, #24]
 8021812:	3330      	adds	r3, #48	; 0x30
 8021814:	e6d1      	b.n	80215ba <__strftime+0x62a>
 8021816:	69ab      	ldr	r3, [r5, #24]
 8021818:	b13b      	cbz	r3, 802182a <__strftime+0x89a>
 802181a:	3b01      	subs	r3, #1
 802181c:	69ea      	ldr	r2, [r5, #28]
 802181e:	3207      	adds	r2, #7
 8021820:	1ad2      	subs	r2, r2, r3
 8021822:	2307      	movs	r3, #7
 8021824:	fb92 f3f3 	sdiv	r3, r2, r3
 8021828:	e5ea      	b.n	8021400 <__strftime+0x470>
 802182a:	2306      	movs	r3, #6
 802182c:	e7f6      	b.n	802181c <__strftime+0x88c>
 802182e:	6968      	ldr	r0, [r5, #20]
 8021830:	2800      	cmp	r0, #0
 8021832:	db05      	blt.n	8021840 <__strftime+0x8b0>
 8021834:	2264      	movs	r2, #100	; 0x64
 8021836:	fb90 f3f2 	sdiv	r3, r0, r2
 802183a:	fb02 0313 	mls	r3, r2, r3, r0
 802183e:	e5df      	b.n	8021400 <__strftime+0x470>
 8021840:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8021844:	f000 fd3e 	bl	80222c4 <abs>
 8021848:	2364      	movs	r3, #100	; 0x64
 802184a:	fb90 f2f3 	sdiv	r2, r0, r3
 802184e:	e7f4      	b.n	802183a <__strftime+0x8aa>
 8021850:	696b      	ldr	r3, [r5, #20]
 8021852:	4a52      	ldr	r2, [pc, #328]	; (802199c <__strftime+0xa0c>)
 8021854:	4293      	cmp	r3, r2
 8021856:	da18      	bge.n	802188a <__strftime+0x8fa>
 8021858:	212d      	movs	r1, #45	; 0x2d
 802185a:	f88d 1020 	strb.w	r1, [sp, #32]
 802185e:	1ad3      	subs	r3, r2, r3
 8021860:	f1b9 0f00 	cmp.w	r9, #0
 8021864:	d001      	beq.n	802186a <__strftime+0x8da>
 8021866:	f109 39ff 	add.w	r9, r9, #4294967295
 802186a:	f10d 0221 	add.w	r2, sp, #33	; 0x21
 802186e:	2125      	movs	r1, #37	; 0x25
 8021870:	7011      	strb	r1, [r2, #0]
 8021872:	f1ba 0f00 	cmp.w	sl, #0
 8021876:	f040 8088 	bne.w	802198a <__strftime+0x9fa>
 802187a:	1c50      	adds	r0, r2, #1
 802187c:	4948      	ldr	r1, [pc, #288]	; (80219a0 <__strftime+0xa10>)
 802187e:	9304      	str	r3, [sp, #16]
 8021880:	f7ff fb27 	bl	8020ed2 <strcpy>
 8021884:	9b04      	ldr	r3, [sp, #16]
 8021886:	9300      	str	r3, [sp, #0]
 8021888:	e62e      	b.n	80214e8 <__strftime+0x558>
 802188a:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 802188e:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8021892:	f040 8081 	bne.w	8021998 <__strftime+0xa08>
 8021896:	f242 720f 	movw	r2, #9999	; 0x270f
 802189a:	4293      	cmp	r3, r2
 802189c:	d979      	bls.n	8021992 <__strftime+0xa02>
 802189e:	f88d a020 	strb.w	sl, [sp, #32]
 80218a2:	e7dd      	b.n	8021860 <__strftime+0x8d0>
 80218a4:	6a2b      	ldr	r3, [r5, #32]
 80218a6:	2b00      	cmp	r3, #0
 80218a8:	f6ff ac78 	blt.w	802119c <__strftime+0x20c>
 80218ac:	f000 faa4 	bl	8021df8 <__tz_lock>
 80218b0:	9b03      	ldr	r3, [sp, #12]
 80218b2:	b90b      	cbnz	r3, 80218b8 <__strftime+0x928>
 80218b4:	f000 faa2 	bl	8021dfc <_tzset_unlocked>
 80218b8:	f001 fd00 	bl	80232bc <__gettzinfo>
 80218bc:	6a2b      	ldr	r3, [r5, #32]
 80218be:	2b00      	cmp	r3, #0
 80218c0:	bfcc      	ite	gt
 80218c2:	2350      	movgt	r3, #80	; 0x50
 80218c4:	2328      	movle	r3, #40	; 0x28
 80218c6:	eb07 0a04 	add.w	sl, r7, r4
 80218ca:	58c3      	ldr	r3, [r0, r3]
 80218cc:	f1c3 0900 	rsb	r9, r3, #0
 80218d0:	f000 fa93 	bl	8021dfa <__tz_unlock>
 80218d4:	233c      	movs	r3, #60	; 0x3c
 80218d6:	1b31      	subs	r1, r6, r4
 80218d8:	fb99 f0f3 	sdiv	r0, r9, r3
 80218dc:	9104      	str	r1, [sp, #16]
 80218de:	9303      	str	r3, [sp, #12]
 80218e0:	f001 fd9e 	bl	8023420 <labs>
 80218e4:	9b03      	ldr	r3, [sp, #12]
 80218e6:	fb90 f2f3 	sdiv	r2, r0, r3
 80218ea:	fb02 0013 	mls	r0, r2, r3, r0
 80218ee:	9000      	str	r0, [sp, #0]
 80218f0:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80218f4:	4a2b      	ldr	r2, [pc, #172]	; (80219a4 <__strftime+0xa14>)
 80218f6:	fb99 f3f3 	sdiv	r3, r9, r3
 80218fa:	9904      	ldr	r1, [sp, #16]
 80218fc:	4650      	mov	r0, sl
 80218fe:	f7ff fa0f 	bl	8020d20 <sniprintf>
 8021902:	2800      	cmp	r0, #0
 8021904:	f6ff ab77 	blt.w	8020ff6 <__strftime+0x66>
 8021908:	4404      	add	r4, r0
 802190a:	42a6      	cmp	r6, r4
 802190c:	f67f ab73 	bls.w	8020ff6 <__strftime+0x66>
 8021910:	2301      	movs	r3, #1
 8021912:	9303      	str	r3, [sp, #12]
 8021914:	e442      	b.n	802119c <__strftime+0x20c>
 8021916:	6a2b      	ldr	r3, [r5, #32]
 8021918:	2b00      	cmp	r3, #0
 802191a:	f6ff ac3f 	blt.w	802119c <__strftime+0x20c>
 802191e:	f000 fa6b 	bl	8021df8 <__tz_lock>
 8021922:	9b03      	ldr	r3, [sp, #12]
 8021924:	b90b      	cbnz	r3, 802192a <__strftime+0x99a>
 8021926:	f000 fa69 	bl	8021dfc <_tzset_unlocked>
 802192a:	6a2b      	ldr	r3, [r5, #32]
 802192c:	4a1e      	ldr	r2, [pc, #120]	; (80219a8 <__strftime+0xa18>)
 802192e:	2b00      	cmp	r3, #0
 8021930:	bfd4      	ite	le
 8021932:	2300      	movle	r3, #0
 8021934:	2301      	movgt	r3, #1
 8021936:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 802193a:	4648      	mov	r0, r9
 802193c:	f7de fc8a 	bl	8000254 <strlen>
 8021940:	eba9 0904 	sub.w	r9, r9, r4
 8021944:	eb04 0a00 	add.w	sl, r4, r0
 8021948:	45a2      	cmp	sl, r4
 802194a:	d103      	bne.n	8021954 <__strftime+0x9c4>
 802194c:	f000 fa55 	bl	8021dfa <__tz_unlock>
 8021950:	4654      	mov	r4, sl
 8021952:	e7dd      	b.n	8021910 <__strftime+0x980>
 8021954:	45a3      	cmp	fp, r4
 8021956:	d904      	bls.n	8021962 <__strftime+0x9d2>
 8021958:	f819 3004 	ldrb.w	r3, [r9, r4]
 802195c:	553b      	strb	r3, [r7, r4]
 802195e:	3401      	adds	r4, #1
 8021960:	e7f2      	b.n	8021948 <__strftime+0x9b8>
 8021962:	f000 fa4a 	bl	8021dfa <__tz_unlock>
 8021966:	f7ff bb46 	b.w	8020ff6 <__strftime+0x66>
 802196a:	45a3      	cmp	fp, r4
 802196c:	f67f ab43 	bls.w	8020ff6 <__strftime+0x66>
 8021970:	2325      	movs	r3, #37	; 0x25
 8021972:	e622      	b.n	80215ba <__strftime+0x62a>
 8021974:	b10e      	cbz	r6, 802197a <__strftime+0x9ea>
 8021976:	2300      	movs	r3, #0
 8021978:	553b      	strb	r3, [r7, r4]
 802197a:	4620      	mov	r0, r4
 802197c:	b011      	add	sp, #68	; 0x44
 802197e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021982:	2225      	movs	r2, #37	; 0x25
 8021984:	f88d 2020 	strb.w	r2, [sp, #32]
 8021988:	aa08      	add	r2, sp, #32
 802198a:	2130      	movs	r1, #48	; 0x30
 802198c:	1c90      	adds	r0, r2, #2
 802198e:	7051      	strb	r1, [r2, #1]
 8021990:	e774      	b.n	802187c <__strftime+0x8ec>
 8021992:	f1b9 0f00 	cmp.w	r9, #0
 8021996:	d1f4      	bne.n	8021982 <__strftime+0x9f2>
 8021998:	aa08      	add	r2, sp, #32
 802199a:	e768      	b.n	802186e <__strftime+0x8de>
 802199c:	fffff894 	.word	0xfffff894
 80219a0:	0803fb22 	.word	0x0803fb22
 80219a4:	0803fb3f 	.word	0x0803fb3f
 80219a8:	20000620 	.word	0x20000620

080219ac <strftime>:
 80219ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80219ae:	4c06      	ldr	r4, [pc, #24]	; (80219c8 <strftime+0x1c>)
 80219b0:	4d06      	ldr	r5, [pc, #24]	; (80219cc <strftime+0x20>)
 80219b2:	6824      	ldr	r4, [r4, #0]
 80219b4:	6a24      	ldr	r4, [r4, #32]
 80219b6:	2c00      	cmp	r4, #0
 80219b8:	bf08      	it	eq
 80219ba:	462c      	moveq	r4, r5
 80219bc:	9400      	str	r4, [sp, #0]
 80219be:	f7ff fae7 	bl	8020f90 <__strftime>
 80219c2:	b003      	add	sp, #12
 80219c4:	bd30      	pop	{r4, r5, pc}
 80219c6:	bf00      	nop
 80219c8:	20000450 	.word	0x20000450
 80219cc:	200004b4 	.word	0x200004b4

080219d0 <strncmp>:
 80219d0:	b510      	push	{r4, lr}
 80219d2:	b16a      	cbz	r2, 80219f0 <strncmp+0x20>
 80219d4:	3901      	subs	r1, #1
 80219d6:	1884      	adds	r4, r0, r2
 80219d8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80219dc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80219e0:	4293      	cmp	r3, r2
 80219e2:	d103      	bne.n	80219ec <strncmp+0x1c>
 80219e4:	42a0      	cmp	r0, r4
 80219e6:	d001      	beq.n	80219ec <strncmp+0x1c>
 80219e8:	2b00      	cmp	r3, #0
 80219ea:	d1f5      	bne.n	80219d8 <strncmp+0x8>
 80219ec:	1a98      	subs	r0, r3, r2
 80219ee:	bd10      	pop	{r4, pc}
 80219f0:	4610      	mov	r0, r2
 80219f2:	e7fc      	b.n	80219ee <strncmp+0x1e>

080219f4 <strncpy>:
 80219f4:	b570      	push	{r4, r5, r6, lr}
 80219f6:	3901      	subs	r1, #1
 80219f8:	4604      	mov	r4, r0
 80219fa:	b902      	cbnz	r2, 80219fe <strncpy+0xa>
 80219fc:	bd70      	pop	{r4, r5, r6, pc}
 80219fe:	4623      	mov	r3, r4
 8021a00:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8021a04:	f803 5b01 	strb.w	r5, [r3], #1
 8021a08:	1e56      	subs	r6, r2, #1
 8021a0a:	b92d      	cbnz	r5, 8021a18 <strncpy+0x24>
 8021a0c:	4414      	add	r4, r2
 8021a0e:	42a3      	cmp	r3, r4
 8021a10:	d0f4      	beq.n	80219fc <strncpy+0x8>
 8021a12:	f803 5b01 	strb.w	r5, [r3], #1
 8021a16:	e7fa      	b.n	8021a0e <strncpy+0x1a>
 8021a18:	461c      	mov	r4, r3
 8021a1a:	4632      	mov	r2, r6
 8021a1c:	e7ed      	b.n	80219fa <strncpy+0x6>

08021a1e <_strtol_l.isra.0>:
 8021a1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021a22:	4680      	mov	r8, r0
 8021a24:	4689      	mov	r9, r1
 8021a26:	4692      	mov	sl, r2
 8021a28:	461e      	mov	r6, r3
 8021a2a:	460f      	mov	r7, r1
 8021a2c:	463d      	mov	r5, r7
 8021a2e:	9808      	ldr	r0, [sp, #32]
 8021a30:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021a34:	f7fe f868 	bl	801fb08 <__locale_ctype_ptr_l>
 8021a38:	4420      	add	r0, r4
 8021a3a:	7843      	ldrb	r3, [r0, #1]
 8021a3c:	f013 0308 	ands.w	r3, r3, #8
 8021a40:	d132      	bne.n	8021aa8 <_strtol_l.isra.0+0x8a>
 8021a42:	2c2d      	cmp	r4, #45	; 0x2d
 8021a44:	d132      	bne.n	8021aac <_strtol_l.isra.0+0x8e>
 8021a46:	787c      	ldrb	r4, [r7, #1]
 8021a48:	1cbd      	adds	r5, r7, #2
 8021a4a:	2201      	movs	r2, #1
 8021a4c:	2e00      	cmp	r6, #0
 8021a4e:	d05d      	beq.n	8021b0c <_strtol_l.isra.0+0xee>
 8021a50:	2e10      	cmp	r6, #16
 8021a52:	d109      	bne.n	8021a68 <_strtol_l.isra.0+0x4a>
 8021a54:	2c30      	cmp	r4, #48	; 0x30
 8021a56:	d107      	bne.n	8021a68 <_strtol_l.isra.0+0x4a>
 8021a58:	782b      	ldrb	r3, [r5, #0]
 8021a5a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8021a5e:	2b58      	cmp	r3, #88	; 0x58
 8021a60:	d14f      	bne.n	8021b02 <_strtol_l.isra.0+0xe4>
 8021a62:	786c      	ldrb	r4, [r5, #1]
 8021a64:	2610      	movs	r6, #16
 8021a66:	3502      	adds	r5, #2
 8021a68:	2a00      	cmp	r2, #0
 8021a6a:	bf14      	ite	ne
 8021a6c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8021a70:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8021a74:	2700      	movs	r7, #0
 8021a76:	fbb1 fcf6 	udiv	ip, r1, r6
 8021a7a:	4638      	mov	r0, r7
 8021a7c:	fb06 1e1c 	mls	lr, r6, ip, r1
 8021a80:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8021a84:	2b09      	cmp	r3, #9
 8021a86:	d817      	bhi.n	8021ab8 <_strtol_l.isra.0+0x9a>
 8021a88:	461c      	mov	r4, r3
 8021a8a:	42a6      	cmp	r6, r4
 8021a8c:	dd23      	ble.n	8021ad6 <_strtol_l.isra.0+0xb8>
 8021a8e:	1c7b      	adds	r3, r7, #1
 8021a90:	d007      	beq.n	8021aa2 <_strtol_l.isra.0+0x84>
 8021a92:	4584      	cmp	ip, r0
 8021a94:	d31c      	bcc.n	8021ad0 <_strtol_l.isra.0+0xb2>
 8021a96:	d101      	bne.n	8021a9c <_strtol_l.isra.0+0x7e>
 8021a98:	45a6      	cmp	lr, r4
 8021a9a:	db19      	blt.n	8021ad0 <_strtol_l.isra.0+0xb2>
 8021a9c:	fb00 4006 	mla	r0, r0, r6, r4
 8021aa0:	2701      	movs	r7, #1
 8021aa2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021aa6:	e7eb      	b.n	8021a80 <_strtol_l.isra.0+0x62>
 8021aa8:	462f      	mov	r7, r5
 8021aaa:	e7bf      	b.n	8021a2c <_strtol_l.isra.0+0xe>
 8021aac:	2c2b      	cmp	r4, #43	; 0x2b
 8021aae:	bf04      	itt	eq
 8021ab0:	1cbd      	addeq	r5, r7, #2
 8021ab2:	787c      	ldrbeq	r4, [r7, #1]
 8021ab4:	461a      	mov	r2, r3
 8021ab6:	e7c9      	b.n	8021a4c <_strtol_l.isra.0+0x2e>
 8021ab8:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8021abc:	2b19      	cmp	r3, #25
 8021abe:	d801      	bhi.n	8021ac4 <_strtol_l.isra.0+0xa6>
 8021ac0:	3c37      	subs	r4, #55	; 0x37
 8021ac2:	e7e2      	b.n	8021a8a <_strtol_l.isra.0+0x6c>
 8021ac4:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8021ac8:	2b19      	cmp	r3, #25
 8021aca:	d804      	bhi.n	8021ad6 <_strtol_l.isra.0+0xb8>
 8021acc:	3c57      	subs	r4, #87	; 0x57
 8021ace:	e7dc      	b.n	8021a8a <_strtol_l.isra.0+0x6c>
 8021ad0:	f04f 37ff 	mov.w	r7, #4294967295
 8021ad4:	e7e5      	b.n	8021aa2 <_strtol_l.isra.0+0x84>
 8021ad6:	1c7b      	adds	r3, r7, #1
 8021ad8:	d108      	bne.n	8021aec <_strtol_l.isra.0+0xce>
 8021ada:	2322      	movs	r3, #34	; 0x22
 8021adc:	f8c8 3000 	str.w	r3, [r8]
 8021ae0:	4608      	mov	r0, r1
 8021ae2:	f1ba 0f00 	cmp.w	sl, #0
 8021ae6:	d107      	bne.n	8021af8 <_strtol_l.isra.0+0xda>
 8021ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021aec:	b102      	cbz	r2, 8021af0 <_strtol_l.isra.0+0xd2>
 8021aee:	4240      	negs	r0, r0
 8021af0:	f1ba 0f00 	cmp.w	sl, #0
 8021af4:	d0f8      	beq.n	8021ae8 <_strtol_l.isra.0+0xca>
 8021af6:	b10f      	cbz	r7, 8021afc <_strtol_l.isra.0+0xde>
 8021af8:	f105 39ff 	add.w	r9, r5, #4294967295
 8021afc:	f8ca 9000 	str.w	r9, [sl]
 8021b00:	e7f2      	b.n	8021ae8 <_strtol_l.isra.0+0xca>
 8021b02:	2430      	movs	r4, #48	; 0x30
 8021b04:	2e00      	cmp	r6, #0
 8021b06:	d1af      	bne.n	8021a68 <_strtol_l.isra.0+0x4a>
 8021b08:	2608      	movs	r6, #8
 8021b0a:	e7ad      	b.n	8021a68 <_strtol_l.isra.0+0x4a>
 8021b0c:	2c30      	cmp	r4, #48	; 0x30
 8021b0e:	d0a3      	beq.n	8021a58 <_strtol_l.isra.0+0x3a>
 8021b10:	260a      	movs	r6, #10
 8021b12:	e7a9      	b.n	8021a68 <_strtol_l.isra.0+0x4a>

08021b14 <_strtol_r>:
 8021b14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8021b16:	4c06      	ldr	r4, [pc, #24]	; (8021b30 <_strtol_r+0x1c>)
 8021b18:	4d06      	ldr	r5, [pc, #24]	; (8021b34 <_strtol_r+0x20>)
 8021b1a:	6824      	ldr	r4, [r4, #0]
 8021b1c:	6a24      	ldr	r4, [r4, #32]
 8021b1e:	2c00      	cmp	r4, #0
 8021b20:	bf08      	it	eq
 8021b22:	462c      	moveq	r4, r5
 8021b24:	9400      	str	r4, [sp, #0]
 8021b26:	f7ff ff7a 	bl	8021a1e <_strtol_l.isra.0>
 8021b2a:	b003      	add	sp, #12
 8021b2c:	bd30      	pop	{r4, r5, pc}
 8021b2e:	bf00      	nop
 8021b30:	20000450 	.word	0x20000450
 8021b34:	200004b4 	.word	0x200004b4

08021b38 <strtol>:
 8021b38:	4b08      	ldr	r3, [pc, #32]	; (8021b5c <strtol+0x24>)
 8021b3a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8021b3c:	681c      	ldr	r4, [r3, #0]
 8021b3e:	4d08      	ldr	r5, [pc, #32]	; (8021b60 <strtol+0x28>)
 8021b40:	6a23      	ldr	r3, [r4, #32]
 8021b42:	2b00      	cmp	r3, #0
 8021b44:	bf08      	it	eq
 8021b46:	462b      	moveq	r3, r5
 8021b48:	9300      	str	r3, [sp, #0]
 8021b4a:	4613      	mov	r3, r2
 8021b4c:	460a      	mov	r2, r1
 8021b4e:	4601      	mov	r1, r0
 8021b50:	4620      	mov	r0, r4
 8021b52:	f7ff ff64 	bl	8021a1e <_strtol_l.isra.0>
 8021b56:	b003      	add	sp, #12
 8021b58:	bd30      	pop	{r4, r5, pc}
 8021b5a:	bf00      	nop
 8021b5c:	20000450 	.word	0x20000450
 8021b60:	200004b4 	.word	0x200004b4

08021b64 <_strtoul_l.isra.0>:
 8021b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021b68:	4680      	mov	r8, r0
 8021b6a:	4689      	mov	r9, r1
 8021b6c:	4692      	mov	sl, r2
 8021b6e:	461e      	mov	r6, r3
 8021b70:	460f      	mov	r7, r1
 8021b72:	463d      	mov	r5, r7
 8021b74:	9808      	ldr	r0, [sp, #32]
 8021b76:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021b7a:	f7fd ffc5 	bl	801fb08 <__locale_ctype_ptr_l>
 8021b7e:	4420      	add	r0, r4
 8021b80:	7843      	ldrb	r3, [r0, #1]
 8021b82:	f013 0308 	ands.w	r3, r3, #8
 8021b86:	d130      	bne.n	8021bea <_strtoul_l.isra.0+0x86>
 8021b88:	2c2d      	cmp	r4, #45	; 0x2d
 8021b8a:	d130      	bne.n	8021bee <_strtoul_l.isra.0+0x8a>
 8021b8c:	787c      	ldrb	r4, [r7, #1]
 8021b8e:	1cbd      	adds	r5, r7, #2
 8021b90:	2101      	movs	r1, #1
 8021b92:	2e00      	cmp	r6, #0
 8021b94:	d05c      	beq.n	8021c50 <_strtoul_l.isra.0+0xec>
 8021b96:	2e10      	cmp	r6, #16
 8021b98:	d109      	bne.n	8021bae <_strtoul_l.isra.0+0x4a>
 8021b9a:	2c30      	cmp	r4, #48	; 0x30
 8021b9c:	d107      	bne.n	8021bae <_strtoul_l.isra.0+0x4a>
 8021b9e:	782b      	ldrb	r3, [r5, #0]
 8021ba0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8021ba4:	2b58      	cmp	r3, #88	; 0x58
 8021ba6:	d14e      	bne.n	8021c46 <_strtoul_l.isra.0+0xe2>
 8021ba8:	786c      	ldrb	r4, [r5, #1]
 8021baa:	2610      	movs	r6, #16
 8021bac:	3502      	adds	r5, #2
 8021bae:	f04f 32ff 	mov.w	r2, #4294967295
 8021bb2:	2300      	movs	r3, #0
 8021bb4:	fbb2 f2f6 	udiv	r2, r2, r6
 8021bb8:	fb06 fc02 	mul.w	ip, r6, r2
 8021bbc:	ea6f 0c0c 	mvn.w	ip, ip
 8021bc0:	4618      	mov	r0, r3
 8021bc2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8021bc6:	2f09      	cmp	r7, #9
 8021bc8:	d817      	bhi.n	8021bfa <_strtoul_l.isra.0+0x96>
 8021bca:	463c      	mov	r4, r7
 8021bcc:	42a6      	cmp	r6, r4
 8021bce:	dd23      	ble.n	8021c18 <_strtoul_l.isra.0+0xb4>
 8021bd0:	2b00      	cmp	r3, #0
 8021bd2:	db1e      	blt.n	8021c12 <_strtoul_l.isra.0+0xae>
 8021bd4:	4282      	cmp	r2, r0
 8021bd6:	d31c      	bcc.n	8021c12 <_strtoul_l.isra.0+0xae>
 8021bd8:	d101      	bne.n	8021bde <_strtoul_l.isra.0+0x7a>
 8021bda:	45a4      	cmp	ip, r4
 8021bdc:	db19      	blt.n	8021c12 <_strtoul_l.isra.0+0xae>
 8021bde:	fb00 4006 	mla	r0, r0, r6, r4
 8021be2:	2301      	movs	r3, #1
 8021be4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021be8:	e7eb      	b.n	8021bc2 <_strtoul_l.isra.0+0x5e>
 8021bea:	462f      	mov	r7, r5
 8021bec:	e7c1      	b.n	8021b72 <_strtoul_l.isra.0+0xe>
 8021bee:	2c2b      	cmp	r4, #43	; 0x2b
 8021bf0:	bf04      	itt	eq
 8021bf2:	1cbd      	addeq	r5, r7, #2
 8021bf4:	787c      	ldrbeq	r4, [r7, #1]
 8021bf6:	4619      	mov	r1, r3
 8021bf8:	e7cb      	b.n	8021b92 <_strtoul_l.isra.0+0x2e>
 8021bfa:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8021bfe:	2f19      	cmp	r7, #25
 8021c00:	d801      	bhi.n	8021c06 <_strtoul_l.isra.0+0xa2>
 8021c02:	3c37      	subs	r4, #55	; 0x37
 8021c04:	e7e2      	b.n	8021bcc <_strtoul_l.isra.0+0x68>
 8021c06:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8021c0a:	2f19      	cmp	r7, #25
 8021c0c:	d804      	bhi.n	8021c18 <_strtoul_l.isra.0+0xb4>
 8021c0e:	3c57      	subs	r4, #87	; 0x57
 8021c10:	e7dc      	b.n	8021bcc <_strtoul_l.isra.0+0x68>
 8021c12:	f04f 33ff 	mov.w	r3, #4294967295
 8021c16:	e7e5      	b.n	8021be4 <_strtoul_l.isra.0+0x80>
 8021c18:	2b00      	cmp	r3, #0
 8021c1a:	da09      	bge.n	8021c30 <_strtoul_l.isra.0+0xcc>
 8021c1c:	2322      	movs	r3, #34	; 0x22
 8021c1e:	f8c8 3000 	str.w	r3, [r8]
 8021c22:	f04f 30ff 	mov.w	r0, #4294967295
 8021c26:	f1ba 0f00 	cmp.w	sl, #0
 8021c2a:	d107      	bne.n	8021c3c <_strtoul_l.isra.0+0xd8>
 8021c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021c30:	b101      	cbz	r1, 8021c34 <_strtoul_l.isra.0+0xd0>
 8021c32:	4240      	negs	r0, r0
 8021c34:	f1ba 0f00 	cmp.w	sl, #0
 8021c38:	d0f8      	beq.n	8021c2c <_strtoul_l.isra.0+0xc8>
 8021c3a:	b10b      	cbz	r3, 8021c40 <_strtoul_l.isra.0+0xdc>
 8021c3c:	f105 39ff 	add.w	r9, r5, #4294967295
 8021c40:	f8ca 9000 	str.w	r9, [sl]
 8021c44:	e7f2      	b.n	8021c2c <_strtoul_l.isra.0+0xc8>
 8021c46:	2430      	movs	r4, #48	; 0x30
 8021c48:	2e00      	cmp	r6, #0
 8021c4a:	d1b0      	bne.n	8021bae <_strtoul_l.isra.0+0x4a>
 8021c4c:	2608      	movs	r6, #8
 8021c4e:	e7ae      	b.n	8021bae <_strtoul_l.isra.0+0x4a>
 8021c50:	2c30      	cmp	r4, #48	; 0x30
 8021c52:	d0a4      	beq.n	8021b9e <_strtoul_l.isra.0+0x3a>
 8021c54:	260a      	movs	r6, #10
 8021c56:	e7aa      	b.n	8021bae <_strtoul_l.isra.0+0x4a>

08021c58 <_strtoul_r>:
 8021c58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8021c5a:	4c06      	ldr	r4, [pc, #24]	; (8021c74 <_strtoul_r+0x1c>)
 8021c5c:	4d06      	ldr	r5, [pc, #24]	; (8021c78 <_strtoul_r+0x20>)
 8021c5e:	6824      	ldr	r4, [r4, #0]
 8021c60:	6a24      	ldr	r4, [r4, #32]
 8021c62:	2c00      	cmp	r4, #0
 8021c64:	bf08      	it	eq
 8021c66:	462c      	moveq	r4, r5
 8021c68:	9400      	str	r4, [sp, #0]
 8021c6a:	f7ff ff7b 	bl	8021b64 <_strtoul_l.isra.0>
 8021c6e:	b003      	add	sp, #12
 8021c70:	bd30      	pop	{r4, r5, pc}
 8021c72:	bf00      	nop
 8021c74:	20000450 	.word	0x20000450
 8021c78:	200004b4 	.word	0x200004b4

08021c7c <strtoul>:
 8021c7c:	4b08      	ldr	r3, [pc, #32]	; (8021ca0 <strtoul+0x24>)
 8021c7e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8021c80:	681c      	ldr	r4, [r3, #0]
 8021c82:	4d08      	ldr	r5, [pc, #32]	; (8021ca4 <strtoul+0x28>)
 8021c84:	6a23      	ldr	r3, [r4, #32]
 8021c86:	2b00      	cmp	r3, #0
 8021c88:	bf08      	it	eq
 8021c8a:	462b      	moveq	r3, r5
 8021c8c:	9300      	str	r3, [sp, #0]
 8021c8e:	4613      	mov	r3, r2
 8021c90:	460a      	mov	r2, r1
 8021c92:	4601      	mov	r1, r0
 8021c94:	4620      	mov	r0, r4
 8021c96:	f7ff ff65 	bl	8021b64 <_strtoul_l.isra.0>
 8021c9a:	b003      	add	sp, #12
 8021c9c:	bd30      	pop	{r4, r5, pc}
 8021c9e:	bf00      	nop
 8021ca0:	20000450 	.word	0x20000450
 8021ca4:	200004b4 	.word	0x200004b4

08021ca8 <__tzcalc_limits>:
 8021ca8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021cac:	4680      	mov	r8, r0
 8021cae:	f001 fb05 	bl	80232bc <__gettzinfo>
 8021cb2:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8021cb6:	4598      	cmp	r8, r3
 8021cb8:	f340 8098 	ble.w	8021dec <__tzcalc_limits+0x144>
 8021cbc:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8021cc0:	4443      	add	r3, r8
 8021cc2:	109b      	asrs	r3, r3, #2
 8021cc4:	f240 126d 	movw	r2, #365	; 0x16d
 8021cc8:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 8021ccc:	fb02 3505 	mla	r5, r2, r5, r3
 8021cd0:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8021cd4:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 8021cd8:	fb93 f3f2 	sdiv	r3, r3, r2
 8021cdc:	441d      	add	r5, r3
 8021cde:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8021ce2:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8021ce6:	fb98 f7f3 	sdiv	r7, r8, r3
 8021cea:	fb03 8717 	mls	r7, r3, r7, r8
 8021cee:	4442      	add	r2, r8
 8021cf0:	fab7 fc87 	clz	ip, r7
 8021cf4:	fb92 f2f3 	sdiv	r2, r2, r3
 8021cf8:	f008 0303 	and.w	r3, r8, #3
 8021cfc:	4415      	add	r5, r2
 8021cfe:	2264      	movs	r2, #100	; 0x64
 8021d00:	f8c0 8004 	str.w	r8, [r0, #4]
 8021d04:	fb98 f6f2 	sdiv	r6, r8, r2
 8021d08:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8021d0c:	fb02 8616 	mls	r6, r2, r6, r8
 8021d10:	4604      	mov	r4, r0
 8021d12:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8021d16:	9300      	str	r3, [sp, #0]
 8021d18:	f04f 0e07 	mov.w	lr, #7
 8021d1c:	7a22      	ldrb	r2, [r4, #8]
 8021d1e:	6963      	ldr	r3, [r4, #20]
 8021d20:	2a4a      	cmp	r2, #74	; 0x4a
 8021d22:	d128      	bne.n	8021d76 <__tzcalc_limits+0xce>
 8021d24:	9900      	ldr	r1, [sp, #0]
 8021d26:	18ea      	adds	r2, r5, r3
 8021d28:	b901      	cbnz	r1, 8021d2c <__tzcalc_limits+0x84>
 8021d2a:	b906      	cbnz	r6, 8021d2e <__tzcalc_limits+0x86>
 8021d2c:	bb0f      	cbnz	r7, 8021d72 <__tzcalc_limits+0xca>
 8021d2e:	2b3b      	cmp	r3, #59	; 0x3b
 8021d30:	bfd4      	ite	le
 8021d32:	2300      	movle	r3, #0
 8021d34:	2301      	movgt	r3, #1
 8021d36:	4413      	add	r3, r2
 8021d38:	1e5a      	subs	r2, r3, #1
 8021d3a:	69a3      	ldr	r3, [r4, #24]
 8021d3c:	492c      	ldr	r1, [pc, #176]	; (8021df0 <__tzcalc_limits+0x148>)
 8021d3e:	fb01 3202 	mla	r2, r1, r2, r3
 8021d42:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8021d44:	4413      	add	r3, r2
 8021d46:	461a      	mov	r2, r3
 8021d48:	17db      	asrs	r3, r3, #31
 8021d4a:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8021d4e:	3428      	adds	r4, #40	; 0x28
 8021d50:	45a3      	cmp	fp, r4
 8021d52:	d1e3      	bne.n	8021d1c <__tzcalc_limits+0x74>
 8021d54:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8021d58:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 8021d5c:	4294      	cmp	r4, r2
 8021d5e:	eb75 0303 	sbcs.w	r3, r5, r3
 8021d62:	bfb4      	ite	lt
 8021d64:	2301      	movlt	r3, #1
 8021d66:	2300      	movge	r3, #0
 8021d68:	6003      	str	r3, [r0, #0]
 8021d6a:	2001      	movs	r0, #1
 8021d6c:	b003      	add	sp, #12
 8021d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021d72:	2300      	movs	r3, #0
 8021d74:	e7df      	b.n	8021d36 <__tzcalc_limits+0x8e>
 8021d76:	2a44      	cmp	r2, #68	; 0x44
 8021d78:	d101      	bne.n	8021d7e <__tzcalc_limits+0xd6>
 8021d7a:	18ea      	adds	r2, r5, r3
 8021d7c:	e7dd      	b.n	8021d3a <__tzcalc_limits+0x92>
 8021d7e:	9a00      	ldr	r2, [sp, #0]
 8021d80:	bb72      	cbnz	r2, 8021de0 <__tzcalc_limits+0x138>
 8021d82:	2e00      	cmp	r6, #0
 8021d84:	bf0c      	ite	eq
 8021d86:	46e1      	moveq	r9, ip
 8021d88:	f04f 0901 	movne.w	r9, #1
 8021d8c:	2230      	movs	r2, #48	; 0x30
 8021d8e:	fb02 f909 	mul.w	r9, r2, r9
 8021d92:	68e2      	ldr	r2, [r4, #12]
 8021d94:	9201      	str	r2, [sp, #4]
 8021d96:	f04f 0800 	mov.w	r8, #0
 8021d9a:	462a      	mov	r2, r5
 8021d9c:	f108 0801 	add.w	r8, r8, #1
 8021da0:	4914      	ldr	r1, [pc, #80]	; (8021df4 <__tzcalc_limits+0x14c>)
 8021da2:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
 8021da6:	448a      	add	sl, r1
 8021da8:	9901      	ldr	r1, [sp, #4]
 8021daa:	f85a ac04 	ldr.w	sl, [sl, #-4]
 8021dae:	4541      	cmp	r1, r8
 8021db0:	dc18      	bgt.n	8021de4 <__tzcalc_limits+0x13c>
 8021db2:	f102 0804 	add.w	r8, r2, #4
 8021db6:	fb98 f9fe 	sdiv	r9, r8, lr
 8021dba:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 8021dbe:	eba8 0909 	sub.w	r9, r8, r9
 8021dc2:	ebb3 0909 	subs.w	r9, r3, r9
 8021dc6:	6923      	ldr	r3, [r4, #16]
 8021dc8:	f103 33ff 	add.w	r3, r3, #4294967295
 8021dcc:	bf48      	it	mi
 8021dce:	f109 0907 	addmi.w	r9, r9, #7
 8021dd2:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8021dd6:	444b      	add	r3, r9
 8021dd8:	4553      	cmp	r3, sl
 8021dda:	da05      	bge.n	8021de8 <__tzcalc_limits+0x140>
 8021ddc:	441a      	add	r2, r3
 8021dde:	e7ac      	b.n	8021d3a <__tzcalc_limits+0x92>
 8021de0:	46e1      	mov	r9, ip
 8021de2:	e7d3      	b.n	8021d8c <__tzcalc_limits+0xe4>
 8021de4:	4452      	add	r2, sl
 8021de6:	e7d9      	b.n	8021d9c <__tzcalc_limits+0xf4>
 8021de8:	3b07      	subs	r3, #7
 8021dea:	e7f5      	b.n	8021dd8 <__tzcalc_limits+0x130>
 8021dec:	2000      	movs	r0, #0
 8021dee:	e7bd      	b.n	8021d6c <__tzcalc_limits+0xc4>
 8021df0:	00015180 	.word	0x00015180
 8021df4:	0803fa60 	.word	0x0803fa60

08021df8 <__tz_lock>:
 8021df8:	4770      	bx	lr

08021dfa <__tz_unlock>:
 8021dfa:	4770      	bx	lr

08021dfc <_tzset_unlocked>:
 8021dfc:	4b01      	ldr	r3, [pc, #4]	; (8021e04 <_tzset_unlocked+0x8>)
 8021dfe:	6818      	ldr	r0, [r3, #0]
 8021e00:	f000 b802 	b.w	8021e08 <_tzset_unlocked_r>
 8021e04:	20000450 	.word	0x20000450

08021e08 <_tzset_unlocked_r>:
 8021e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021e0c:	b08d      	sub	sp, #52	; 0x34
 8021e0e:	4607      	mov	r7, r0
 8021e10:	f001 fa54 	bl	80232bc <__gettzinfo>
 8021e14:	49af      	ldr	r1, [pc, #700]	; (80220d4 <_tzset_unlocked_r+0x2cc>)
 8021e16:	4eb0      	ldr	r6, [pc, #704]	; (80220d8 <_tzset_unlocked_r+0x2d0>)
 8021e18:	4605      	mov	r5, r0
 8021e1a:	4638      	mov	r0, r7
 8021e1c:	f001 fa46 	bl	80232ac <_getenv_r>
 8021e20:	4604      	mov	r4, r0
 8021e22:	b970      	cbnz	r0, 8021e42 <_tzset_unlocked_r+0x3a>
 8021e24:	4bad      	ldr	r3, [pc, #692]	; (80220dc <_tzset_unlocked_r+0x2d4>)
 8021e26:	4aae      	ldr	r2, [pc, #696]	; (80220e0 <_tzset_unlocked_r+0x2d8>)
 8021e28:	6018      	str	r0, [r3, #0]
 8021e2a:	4bae      	ldr	r3, [pc, #696]	; (80220e4 <_tzset_unlocked_r+0x2dc>)
 8021e2c:	6018      	str	r0, [r3, #0]
 8021e2e:	4bae      	ldr	r3, [pc, #696]	; (80220e8 <_tzset_unlocked_r+0x2e0>)
 8021e30:	6830      	ldr	r0, [r6, #0]
 8021e32:	e9c3 2200 	strd	r2, r2, [r3]
 8021e36:	f7fd fe81 	bl	801fb3c <free>
 8021e3a:	6034      	str	r4, [r6, #0]
 8021e3c:	b00d      	add	sp, #52	; 0x34
 8021e3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021e42:	6831      	ldr	r1, [r6, #0]
 8021e44:	2900      	cmp	r1, #0
 8021e46:	d15f      	bne.n	8021f08 <_tzset_unlocked_r+0x100>
 8021e48:	6830      	ldr	r0, [r6, #0]
 8021e4a:	f7fd fe77 	bl	801fb3c <free>
 8021e4e:	4620      	mov	r0, r4
 8021e50:	f7de fa00 	bl	8000254 <strlen>
 8021e54:	1c41      	adds	r1, r0, #1
 8021e56:	4638      	mov	r0, r7
 8021e58:	f7fe f9a8 	bl	80201ac <_malloc_r>
 8021e5c:	6030      	str	r0, [r6, #0]
 8021e5e:	2800      	cmp	r0, #0
 8021e60:	d157      	bne.n	8021f12 <_tzset_unlocked_r+0x10a>
 8021e62:	7823      	ldrb	r3, [r4, #0]
 8021e64:	4aa1      	ldr	r2, [pc, #644]	; (80220ec <_tzset_unlocked_r+0x2e4>)
 8021e66:	49a2      	ldr	r1, [pc, #648]	; (80220f0 <_tzset_unlocked_r+0x2e8>)
 8021e68:	2b3a      	cmp	r3, #58	; 0x3a
 8021e6a:	bf08      	it	eq
 8021e6c:	3401      	addeq	r4, #1
 8021e6e:	ae0a      	add	r6, sp, #40	; 0x28
 8021e70:	4633      	mov	r3, r6
 8021e72:	4620      	mov	r0, r4
 8021e74:	f7fe ffa8 	bl	8020dc8 <siscanf>
 8021e78:	2800      	cmp	r0, #0
 8021e7a:	dddf      	ble.n	8021e3c <_tzset_unlocked_r+0x34>
 8021e7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021e7e:	18e7      	adds	r7, r4, r3
 8021e80:	5ce3      	ldrb	r3, [r4, r3]
 8021e82:	2b2d      	cmp	r3, #45	; 0x2d
 8021e84:	d149      	bne.n	8021f1a <_tzset_unlocked_r+0x112>
 8021e86:	3701      	adds	r7, #1
 8021e88:	f04f 34ff 	mov.w	r4, #4294967295
 8021e8c:	f10d 0a20 	add.w	sl, sp, #32
 8021e90:	f10d 0b1e 	add.w	fp, sp, #30
 8021e94:	f04f 0800 	mov.w	r8, #0
 8021e98:	9603      	str	r6, [sp, #12]
 8021e9a:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8021e9e:	f8cd b000 	str.w	fp, [sp]
 8021ea2:	4633      	mov	r3, r6
 8021ea4:	aa07      	add	r2, sp, #28
 8021ea6:	4993      	ldr	r1, [pc, #588]	; (80220f4 <_tzset_unlocked_r+0x2ec>)
 8021ea8:	f8ad 801e 	strh.w	r8, [sp, #30]
 8021eac:	4638      	mov	r0, r7
 8021eae:	f8ad 8020 	strh.w	r8, [sp, #32]
 8021eb2:	f7fe ff89 	bl	8020dc8 <siscanf>
 8021eb6:	4540      	cmp	r0, r8
 8021eb8:	ddc0      	ble.n	8021e3c <_tzset_unlocked_r+0x34>
 8021eba:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8021ebe:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8021ec2:	f8df 923c 	ldr.w	r9, [pc, #572]	; 8022100 <_tzset_unlocked_r+0x2f8>
 8021ec6:	213c      	movs	r1, #60	; 0x3c
 8021ec8:	fb01 2203 	mla	r2, r1, r3, r2
 8021ecc:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8021ed0:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8021ed4:	fb01 2303 	mla	r3, r1, r3, r2
 8021ed8:	435c      	muls	r4, r3
 8021eda:	62ac      	str	r4, [r5, #40]	; 0x28
 8021edc:	4c82      	ldr	r4, [pc, #520]	; (80220e8 <_tzset_unlocked_r+0x2e0>)
 8021ede:	4b83      	ldr	r3, [pc, #524]	; (80220ec <_tzset_unlocked_r+0x2e4>)
 8021ee0:	6023      	str	r3, [r4, #0]
 8021ee2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021ee4:	4982      	ldr	r1, [pc, #520]	; (80220f0 <_tzset_unlocked_r+0x2e8>)
 8021ee6:	441f      	add	r7, r3
 8021ee8:	464a      	mov	r2, r9
 8021eea:	4633      	mov	r3, r6
 8021eec:	4638      	mov	r0, r7
 8021eee:	f7fe ff6b 	bl	8020dc8 <siscanf>
 8021ef2:	4540      	cmp	r0, r8
 8021ef4:	dc16      	bgt.n	8021f24 <_tzset_unlocked_r+0x11c>
 8021ef6:	6823      	ldr	r3, [r4, #0]
 8021ef8:	6063      	str	r3, [r4, #4]
 8021efa:	4b78      	ldr	r3, [pc, #480]	; (80220dc <_tzset_unlocked_r+0x2d4>)
 8021efc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8021efe:	601a      	str	r2, [r3, #0]
 8021f00:	4b78      	ldr	r3, [pc, #480]	; (80220e4 <_tzset_unlocked_r+0x2dc>)
 8021f02:	f8c3 8000 	str.w	r8, [r3]
 8021f06:	e799      	b.n	8021e3c <_tzset_unlocked_r+0x34>
 8021f08:	f7de f99a 	bl	8000240 <strcmp>
 8021f0c:	2800      	cmp	r0, #0
 8021f0e:	d095      	beq.n	8021e3c <_tzset_unlocked_r+0x34>
 8021f10:	e79a      	b.n	8021e48 <_tzset_unlocked_r+0x40>
 8021f12:	4621      	mov	r1, r4
 8021f14:	f7fe ffdd 	bl	8020ed2 <strcpy>
 8021f18:	e7a3      	b.n	8021e62 <_tzset_unlocked_r+0x5a>
 8021f1a:	2b2b      	cmp	r3, #43	; 0x2b
 8021f1c:	bf08      	it	eq
 8021f1e:	3701      	addeq	r7, #1
 8021f20:	2401      	movs	r4, #1
 8021f22:	e7b3      	b.n	8021e8c <_tzset_unlocked_r+0x84>
 8021f24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021f26:	f8c4 9004 	str.w	r9, [r4, #4]
 8021f2a:	18fc      	adds	r4, r7, r3
 8021f2c:	5cfb      	ldrb	r3, [r7, r3]
 8021f2e:	2b2d      	cmp	r3, #45	; 0x2d
 8021f30:	f040 808b 	bne.w	802204a <_tzset_unlocked_r+0x242>
 8021f34:	3401      	adds	r4, #1
 8021f36:	f04f 37ff 	mov.w	r7, #4294967295
 8021f3a:	2300      	movs	r3, #0
 8021f3c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8021f40:	f8ad 301e 	strh.w	r3, [sp, #30]
 8021f44:	f8ad 3020 	strh.w	r3, [sp, #32]
 8021f48:	930a      	str	r3, [sp, #40]	; 0x28
 8021f4a:	e9cd a602 	strd	sl, r6, [sp, #8]
 8021f4e:	e9cd b600 	strd	fp, r6, [sp]
 8021f52:	4633      	mov	r3, r6
 8021f54:	aa07      	add	r2, sp, #28
 8021f56:	4967      	ldr	r1, [pc, #412]	; (80220f4 <_tzset_unlocked_r+0x2ec>)
 8021f58:	4620      	mov	r0, r4
 8021f5a:	f7fe ff35 	bl	8020dc8 <siscanf>
 8021f5e:	2800      	cmp	r0, #0
 8021f60:	dc78      	bgt.n	8022054 <_tzset_unlocked_r+0x24c>
 8021f62:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8021f64:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8021f68:	652b      	str	r3, [r5, #80]	; 0x50
 8021f6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021f6c:	462f      	mov	r7, r5
 8021f6e:	441c      	add	r4, r3
 8021f70:	f04f 0900 	mov.w	r9, #0
 8021f74:	7823      	ldrb	r3, [r4, #0]
 8021f76:	2b2c      	cmp	r3, #44	; 0x2c
 8021f78:	bf08      	it	eq
 8021f7a:	3401      	addeq	r4, #1
 8021f7c:	f894 8000 	ldrb.w	r8, [r4]
 8021f80:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8021f84:	d179      	bne.n	802207a <_tzset_unlocked_r+0x272>
 8021f86:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8021f8a:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8021f8e:	ab09      	add	r3, sp, #36	; 0x24
 8021f90:	9300      	str	r3, [sp, #0]
 8021f92:	9603      	str	r6, [sp, #12]
 8021f94:	4633      	mov	r3, r6
 8021f96:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8021f9a:	4957      	ldr	r1, [pc, #348]	; (80220f8 <_tzset_unlocked_r+0x2f0>)
 8021f9c:	4620      	mov	r0, r4
 8021f9e:	f7fe ff13 	bl	8020dc8 <siscanf>
 8021fa2:	2803      	cmp	r0, #3
 8021fa4:	f47f af4a 	bne.w	8021e3c <_tzset_unlocked_r+0x34>
 8021fa8:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8021fac:	1e4b      	subs	r3, r1, #1
 8021fae:	2b0b      	cmp	r3, #11
 8021fb0:	f63f af44 	bhi.w	8021e3c <_tzset_unlocked_r+0x34>
 8021fb4:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8021fb8:	1e53      	subs	r3, r2, #1
 8021fba:	2b04      	cmp	r3, #4
 8021fbc:	f63f af3e 	bhi.w	8021e3c <_tzset_unlocked_r+0x34>
 8021fc0:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8021fc4:	2b06      	cmp	r3, #6
 8021fc6:	f63f af39 	bhi.w	8021e3c <_tzset_unlocked_r+0x34>
 8021fca:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8021fce:	f887 8008 	strb.w	r8, [r7, #8]
 8021fd2:	617b      	str	r3, [r7, #20]
 8021fd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021fd6:	eb04 0803 	add.w	r8, r4, r3
 8021fda:	2302      	movs	r3, #2
 8021fdc:	f8ad 301c 	strh.w	r3, [sp, #28]
 8021fe0:	2300      	movs	r3, #0
 8021fe2:	f8ad 301e 	strh.w	r3, [sp, #30]
 8021fe6:	f8ad 3020 	strh.w	r3, [sp, #32]
 8021fea:	930a      	str	r3, [sp, #40]	; 0x28
 8021fec:	f898 3000 	ldrb.w	r3, [r8]
 8021ff0:	2b2f      	cmp	r3, #47	; 0x2f
 8021ff2:	d109      	bne.n	8022008 <_tzset_unlocked_r+0x200>
 8021ff4:	e9cd a602 	strd	sl, r6, [sp, #8]
 8021ff8:	e9cd b600 	strd	fp, r6, [sp]
 8021ffc:	4633      	mov	r3, r6
 8021ffe:	aa07      	add	r2, sp, #28
 8022000:	493e      	ldr	r1, [pc, #248]	; (80220fc <_tzset_unlocked_r+0x2f4>)
 8022002:	4640      	mov	r0, r8
 8022004:	f7fe fee0 	bl	8020dc8 <siscanf>
 8022008:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 802200c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8022010:	213c      	movs	r1, #60	; 0x3c
 8022012:	fb01 2203 	mla	r2, r1, r3, r2
 8022016:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 802201a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 802201e:	fb01 2303 	mla	r3, r1, r3, r2
 8022022:	61bb      	str	r3, [r7, #24]
 8022024:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8022026:	3728      	adds	r7, #40	; 0x28
 8022028:	4444      	add	r4, r8
 802202a:	f1b9 0f00 	cmp.w	r9, #0
 802202e:	d021      	beq.n	8022074 <_tzset_unlocked_r+0x26c>
 8022030:	6868      	ldr	r0, [r5, #4]
 8022032:	f7ff fe39 	bl	8021ca8 <__tzcalc_limits>
 8022036:	4b29      	ldr	r3, [pc, #164]	; (80220dc <_tzset_unlocked_r+0x2d4>)
 8022038:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 802203a:	601a      	str	r2, [r3, #0]
 802203c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 802203e:	1a9b      	subs	r3, r3, r2
 8022040:	4a28      	ldr	r2, [pc, #160]	; (80220e4 <_tzset_unlocked_r+0x2dc>)
 8022042:	bf18      	it	ne
 8022044:	2301      	movne	r3, #1
 8022046:	6013      	str	r3, [r2, #0]
 8022048:	e6f8      	b.n	8021e3c <_tzset_unlocked_r+0x34>
 802204a:	2b2b      	cmp	r3, #43	; 0x2b
 802204c:	bf08      	it	eq
 802204e:	3401      	addeq	r4, #1
 8022050:	2701      	movs	r7, #1
 8022052:	e772      	b.n	8021f3a <_tzset_unlocked_r+0x132>
 8022054:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8022058:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 802205c:	213c      	movs	r1, #60	; 0x3c
 802205e:	fb01 2203 	mla	r2, r1, r3, r2
 8022062:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8022066:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 802206a:	fb01 2303 	mla	r3, r1, r3, r2
 802206e:	435f      	muls	r7, r3
 8022070:	652f      	str	r7, [r5, #80]	; 0x50
 8022072:	e77a      	b.n	8021f6a <_tzset_unlocked_r+0x162>
 8022074:	f04f 0901 	mov.w	r9, #1
 8022078:	e77c      	b.n	8021f74 <_tzset_unlocked_r+0x16c>
 802207a:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 802207e:	bf06      	itte	eq
 8022080:	3401      	addeq	r4, #1
 8022082:	4643      	moveq	r3, r8
 8022084:	2344      	movne	r3, #68	; 0x44
 8022086:	220a      	movs	r2, #10
 8022088:	a90b      	add	r1, sp, #44	; 0x2c
 802208a:	4620      	mov	r0, r4
 802208c:	9305      	str	r3, [sp, #20]
 802208e:	f7ff fdf5 	bl	8021c7c <strtoul>
 8022092:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8022096:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 802209a:	45a0      	cmp	r8, r4
 802209c:	9b05      	ldr	r3, [sp, #20]
 802209e:	d114      	bne.n	80220ca <_tzset_unlocked_r+0x2c2>
 80220a0:	234d      	movs	r3, #77	; 0x4d
 80220a2:	f1b9 0f00 	cmp.w	r9, #0
 80220a6:	d107      	bne.n	80220b8 <_tzset_unlocked_r+0x2b0>
 80220a8:	722b      	strb	r3, [r5, #8]
 80220aa:	2103      	movs	r1, #3
 80220ac:	2302      	movs	r3, #2
 80220ae:	e9c5 1303 	strd	r1, r3, [r5, #12]
 80220b2:	f8c5 9014 	str.w	r9, [r5, #20]
 80220b6:	e790      	b.n	8021fda <_tzset_unlocked_r+0x1d2>
 80220b8:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 80220bc:	220b      	movs	r2, #11
 80220be:	2301      	movs	r3, #1
 80220c0:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 80220c4:	2300      	movs	r3, #0
 80220c6:	63eb      	str	r3, [r5, #60]	; 0x3c
 80220c8:	e787      	b.n	8021fda <_tzset_unlocked_r+0x1d2>
 80220ca:	b280      	uxth	r0, r0
 80220cc:	723b      	strb	r3, [r7, #8]
 80220ce:	6178      	str	r0, [r7, #20]
 80220d0:	e783      	b.n	8021fda <_tzset_unlocked_r+0x1d2>
 80220d2:	bf00      	nop
 80220d4:	0803fd73 	.word	0x0803fd73
 80220d8:	2002a770 	.word	0x2002a770
 80220dc:	2002a778 	.word	0x2002a778
 80220e0:	0803fd76 	.word	0x0803fd76
 80220e4:	2002a774 	.word	0x2002a774
 80220e8:	20000620 	.word	0x20000620
 80220ec:	2002a763 	.word	0x2002a763
 80220f0:	0803fd7a 	.word	0x0803fd7a
 80220f4:	0803fd9d 	.word	0x0803fd9d
 80220f8:	0803fd89 	.word	0x0803fd89
 80220fc:	0803fd9c 	.word	0x0803fd9c
 8022100:	2002a758 	.word	0x2002a758

08022104 <__swbuf_r>:
 8022104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022106:	460e      	mov	r6, r1
 8022108:	4614      	mov	r4, r2
 802210a:	4605      	mov	r5, r0
 802210c:	b118      	cbz	r0, 8022116 <__swbuf_r+0x12>
 802210e:	6983      	ldr	r3, [r0, #24]
 8022110:	b90b      	cbnz	r3, 8022116 <__swbuf_r+0x12>
 8022112:	f001 f805 	bl	8023120 <__sinit>
 8022116:	4b21      	ldr	r3, [pc, #132]	; (802219c <__swbuf_r+0x98>)
 8022118:	429c      	cmp	r4, r3
 802211a:	d12a      	bne.n	8022172 <__swbuf_r+0x6e>
 802211c:	686c      	ldr	r4, [r5, #4]
 802211e:	69a3      	ldr	r3, [r4, #24]
 8022120:	60a3      	str	r3, [r4, #8]
 8022122:	89a3      	ldrh	r3, [r4, #12]
 8022124:	071a      	lsls	r2, r3, #28
 8022126:	d52e      	bpl.n	8022186 <__swbuf_r+0x82>
 8022128:	6923      	ldr	r3, [r4, #16]
 802212a:	b363      	cbz	r3, 8022186 <__swbuf_r+0x82>
 802212c:	6923      	ldr	r3, [r4, #16]
 802212e:	6820      	ldr	r0, [r4, #0]
 8022130:	1ac0      	subs	r0, r0, r3
 8022132:	6963      	ldr	r3, [r4, #20]
 8022134:	b2f6      	uxtb	r6, r6
 8022136:	4283      	cmp	r3, r0
 8022138:	4637      	mov	r7, r6
 802213a:	dc04      	bgt.n	8022146 <__swbuf_r+0x42>
 802213c:	4621      	mov	r1, r4
 802213e:	4628      	mov	r0, r5
 8022140:	f000 ff84 	bl	802304c <_fflush_r>
 8022144:	bb28      	cbnz	r0, 8022192 <__swbuf_r+0x8e>
 8022146:	68a3      	ldr	r3, [r4, #8]
 8022148:	3b01      	subs	r3, #1
 802214a:	60a3      	str	r3, [r4, #8]
 802214c:	6823      	ldr	r3, [r4, #0]
 802214e:	1c5a      	adds	r2, r3, #1
 8022150:	6022      	str	r2, [r4, #0]
 8022152:	701e      	strb	r6, [r3, #0]
 8022154:	6963      	ldr	r3, [r4, #20]
 8022156:	3001      	adds	r0, #1
 8022158:	4283      	cmp	r3, r0
 802215a:	d004      	beq.n	8022166 <__swbuf_r+0x62>
 802215c:	89a3      	ldrh	r3, [r4, #12]
 802215e:	07db      	lsls	r3, r3, #31
 8022160:	d519      	bpl.n	8022196 <__swbuf_r+0x92>
 8022162:	2e0a      	cmp	r6, #10
 8022164:	d117      	bne.n	8022196 <__swbuf_r+0x92>
 8022166:	4621      	mov	r1, r4
 8022168:	4628      	mov	r0, r5
 802216a:	f000 ff6f 	bl	802304c <_fflush_r>
 802216e:	b190      	cbz	r0, 8022196 <__swbuf_r+0x92>
 8022170:	e00f      	b.n	8022192 <__swbuf_r+0x8e>
 8022172:	4b0b      	ldr	r3, [pc, #44]	; (80221a0 <__swbuf_r+0x9c>)
 8022174:	429c      	cmp	r4, r3
 8022176:	d101      	bne.n	802217c <__swbuf_r+0x78>
 8022178:	68ac      	ldr	r4, [r5, #8]
 802217a:	e7d0      	b.n	802211e <__swbuf_r+0x1a>
 802217c:	4b09      	ldr	r3, [pc, #36]	; (80221a4 <__swbuf_r+0xa0>)
 802217e:	429c      	cmp	r4, r3
 8022180:	bf08      	it	eq
 8022182:	68ec      	ldreq	r4, [r5, #12]
 8022184:	e7cb      	b.n	802211e <__swbuf_r+0x1a>
 8022186:	4621      	mov	r1, r4
 8022188:	4628      	mov	r0, r5
 802218a:	f000 f82d 	bl	80221e8 <__swsetup_r>
 802218e:	2800      	cmp	r0, #0
 8022190:	d0cc      	beq.n	802212c <__swbuf_r+0x28>
 8022192:	f04f 37ff 	mov.w	r7, #4294967295
 8022196:	4638      	mov	r0, r7
 8022198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802219a:	bf00      	nop
 802219c:	0803ff38 	.word	0x0803ff38
 80221a0:	0803ff58 	.word	0x0803ff58
 80221a4:	0803ff18 	.word	0x0803ff18

080221a8 <__ascii_wctomb>:
 80221a8:	b149      	cbz	r1, 80221be <__ascii_wctomb+0x16>
 80221aa:	2aff      	cmp	r2, #255	; 0xff
 80221ac:	bf85      	ittet	hi
 80221ae:	238a      	movhi	r3, #138	; 0x8a
 80221b0:	6003      	strhi	r3, [r0, #0]
 80221b2:	700a      	strbls	r2, [r1, #0]
 80221b4:	f04f 30ff 	movhi.w	r0, #4294967295
 80221b8:	bf98      	it	ls
 80221ba:	2001      	movls	r0, #1
 80221bc:	4770      	bx	lr
 80221be:	4608      	mov	r0, r1
 80221c0:	4770      	bx	lr
	...

080221c4 <_write_r>:
 80221c4:	b538      	push	{r3, r4, r5, lr}
 80221c6:	4c07      	ldr	r4, [pc, #28]	; (80221e4 <_write_r+0x20>)
 80221c8:	4605      	mov	r5, r0
 80221ca:	4608      	mov	r0, r1
 80221cc:	4611      	mov	r1, r2
 80221ce:	2200      	movs	r2, #0
 80221d0:	6022      	str	r2, [r4, #0]
 80221d2:	461a      	mov	r2, r3
 80221d4:	f7df fd3e 	bl	8001c54 <_write>
 80221d8:	1c43      	adds	r3, r0, #1
 80221da:	d102      	bne.n	80221e2 <_write_r+0x1e>
 80221dc:	6823      	ldr	r3, [r4, #0]
 80221de:	b103      	cbz	r3, 80221e2 <_write_r+0x1e>
 80221e0:	602b      	str	r3, [r5, #0]
 80221e2:	bd38      	pop	{r3, r4, r5, pc}
 80221e4:	2003e2c8 	.word	0x2003e2c8

080221e8 <__swsetup_r>:
 80221e8:	4b32      	ldr	r3, [pc, #200]	; (80222b4 <__swsetup_r+0xcc>)
 80221ea:	b570      	push	{r4, r5, r6, lr}
 80221ec:	681d      	ldr	r5, [r3, #0]
 80221ee:	4606      	mov	r6, r0
 80221f0:	460c      	mov	r4, r1
 80221f2:	b125      	cbz	r5, 80221fe <__swsetup_r+0x16>
 80221f4:	69ab      	ldr	r3, [r5, #24]
 80221f6:	b913      	cbnz	r3, 80221fe <__swsetup_r+0x16>
 80221f8:	4628      	mov	r0, r5
 80221fa:	f000 ff91 	bl	8023120 <__sinit>
 80221fe:	4b2e      	ldr	r3, [pc, #184]	; (80222b8 <__swsetup_r+0xd0>)
 8022200:	429c      	cmp	r4, r3
 8022202:	d10f      	bne.n	8022224 <__swsetup_r+0x3c>
 8022204:	686c      	ldr	r4, [r5, #4]
 8022206:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802220a:	b29a      	uxth	r2, r3
 802220c:	0715      	lsls	r5, r2, #28
 802220e:	d42c      	bmi.n	802226a <__swsetup_r+0x82>
 8022210:	06d0      	lsls	r0, r2, #27
 8022212:	d411      	bmi.n	8022238 <__swsetup_r+0x50>
 8022214:	2209      	movs	r2, #9
 8022216:	6032      	str	r2, [r6, #0]
 8022218:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802221c:	81a3      	strh	r3, [r4, #12]
 802221e:	f04f 30ff 	mov.w	r0, #4294967295
 8022222:	e03e      	b.n	80222a2 <__swsetup_r+0xba>
 8022224:	4b25      	ldr	r3, [pc, #148]	; (80222bc <__swsetup_r+0xd4>)
 8022226:	429c      	cmp	r4, r3
 8022228:	d101      	bne.n	802222e <__swsetup_r+0x46>
 802222a:	68ac      	ldr	r4, [r5, #8]
 802222c:	e7eb      	b.n	8022206 <__swsetup_r+0x1e>
 802222e:	4b24      	ldr	r3, [pc, #144]	; (80222c0 <__swsetup_r+0xd8>)
 8022230:	429c      	cmp	r4, r3
 8022232:	bf08      	it	eq
 8022234:	68ec      	ldreq	r4, [r5, #12]
 8022236:	e7e6      	b.n	8022206 <__swsetup_r+0x1e>
 8022238:	0751      	lsls	r1, r2, #29
 802223a:	d512      	bpl.n	8022262 <__swsetup_r+0x7a>
 802223c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802223e:	b141      	cbz	r1, 8022252 <__swsetup_r+0x6a>
 8022240:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8022244:	4299      	cmp	r1, r3
 8022246:	d002      	beq.n	802224e <__swsetup_r+0x66>
 8022248:	4630      	mov	r0, r6
 802224a:	f7fd ff61 	bl	8020110 <_free_r>
 802224e:	2300      	movs	r3, #0
 8022250:	6363      	str	r3, [r4, #52]	; 0x34
 8022252:	89a3      	ldrh	r3, [r4, #12]
 8022254:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8022258:	81a3      	strh	r3, [r4, #12]
 802225a:	2300      	movs	r3, #0
 802225c:	6063      	str	r3, [r4, #4]
 802225e:	6923      	ldr	r3, [r4, #16]
 8022260:	6023      	str	r3, [r4, #0]
 8022262:	89a3      	ldrh	r3, [r4, #12]
 8022264:	f043 0308 	orr.w	r3, r3, #8
 8022268:	81a3      	strh	r3, [r4, #12]
 802226a:	6923      	ldr	r3, [r4, #16]
 802226c:	b94b      	cbnz	r3, 8022282 <__swsetup_r+0x9a>
 802226e:	89a3      	ldrh	r3, [r4, #12]
 8022270:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8022274:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8022278:	d003      	beq.n	8022282 <__swsetup_r+0x9a>
 802227a:	4621      	mov	r1, r4
 802227c:	4630      	mov	r0, r6
 802227e:	f001 f917 	bl	80234b0 <__smakebuf_r>
 8022282:	89a2      	ldrh	r2, [r4, #12]
 8022284:	f012 0301 	ands.w	r3, r2, #1
 8022288:	d00c      	beq.n	80222a4 <__swsetup_r+0xbc>
 802228a:	2300      	movs	r3, #0
 802228c:	60a3      	str	r3, [r4, #8]
 802228e:	6963      	ldr	r3, [r4, #20]
 8022290:	425b      	negs	r3, r3
 8022292:	61a3      	str	r3, [r4, #24]
 8022294:	6923      	ldr	r3, [r4, #16]
 8022296:	b953      	cbnz	r3, 80222ae <__swsetup_r+0xc6>
 8022298:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802229c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80222a0:	d1ba      	bne.n	8022218 <__swsetup_r+0x30>
 80222a2:	bd70      	pop	{r4, r5, r6, pc}
 80222a4:	0792      	lsls	r2, r2, #30
 80222a6:	bf58      	it	pl
 80222a8:	6963      	ldrpl	r3, [r4, #20]
 80222aa:	60a3      	str	r3, [r4, #8]
 80222ac:	e7f2      	b.n	8022294 <__swsetup_r+0xac>
 80222ae:	2000      	movs	r0, #0
 80222b0:	e7f7      	b.n	80222a2 <__swsetup_r+0xba>
 80222b2:	bf00      	nop
 80222b4:	20000450 	.word	0x20000450
 80222b8:	0803ff38 	.word	0x0803ff38
 80222bc:	0803ff58 	.word	0x0803ff58
 80222c0:	0803ff18 	.word	0x0803ff18

080222c4 <abs>:
 80222c4:	2800      	cmp	r0, #0
 80222c6:	bfb8      	it	lt
 80222c8:	4240      	neglt	r0, r0
 80222ca:	4770      	bx	lr

080222cc <asctime>:
 80222cc:	4b09      	ldr	r3, [pc, #36]	; (80222f4 <asctime+0x28>)
 80222ce:	b570      	push	{r4, r5, r6, lr}
 80222d0:	681c      	ldr	r4, [r3, #0]
 80222d2:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80222d4:	4606      	mov	r6, r0
 80222d6:	b93d      	cbnz	r5, 80222e8 <asctime+0x1c>
 80222d8:	201a      	movs	r0, #26
 80222da:	f7fd fc27 	bl	801fb2c <malloc>
 80222de:	221a      	movs	r2, #26
 80222e0:	6420      	str	r0, [r4, #64]	; 0x40
 80222e2:	4629      	mov	r1, r5
 80222e4:	f7fd fc77 	bl	801fbd6 <memset>
 80222e8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80222ea:	4630      	mov	r0, r6
 80222ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80222f0:	f000 b802 	b.w	80222f8 <asctime_r>
 80222f4:	20000450 	.word	0x20000450

080222f8 <asctime_r>:
 80222f8:	b510      	push	{r4, lr}
 80222fa:	460c      	mov	r4, r1
 80222fc:	6941      	ldr	r1, [r0, #20]
 80222fe:	6903      	ldr	r3, [r0, #16]
 8022300:	6982      	ldr	r2, [r0, #24]
 8022302:	b086      	sub	sp, #24
 8022304:	f201 716c 	addw	r1, r1, #1900	; 0x76c
 8022308:	9104      	str	r1, [sp, #16]
 802230a:	6801      	ldr	r1, [r0, #0]
 802230c:	9103      	str	r1, [sp, #12]
 802230e:	6841      	ldr	r1, [r0, #4]
 8022310:	9102      	str	r1, [sp, #8]
 8022312:	6881      	ldr	r1, [r0, #8]
 8022314:	9101      	str	r1, [sp, #4]
 8022316:	68c1      	ldr	r1, [r0, #12]
 8022318:	9100      	str	r1, [sp, #0]
 802231a:	4907      	ldr	r1, [pc, #28]	; (8022338 <asctime_r+0x40>)
 802231c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8022320:	440b      	add	r3, r1
 8022322:	4906      	ldr	r1, [pc, #24]	; (802233c <asctime_r+0x44>)
 8022324:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8022328:	440a      	add	r2, r1
 802232a:	4620      	mov	r0, r4
 802232c:	4904      	ldr	r1, [pc, #16]	; (8022340 <asctime_r+0x48>)
 802232e:	f7fe fd2b 	bl	8020d88 <siprintf>
 8022332:	4620      	mov	r0, r4
 8022334:	b006      	add	sp, #24
 8022336:	bd10      	pop	{r4, pc}
 8022338:	0803fde4 	.word	0x0803fde4
 802233c:	0803fdcf 	.word	0x0803fdcf
 8022340:	0803fdaf 	.word	0x0803fdaf

08022344 <_close_r>:
 8022344:	b538      	push	{r3, r4, r5, lr}
 8022346:	4c06      	ldr	r4, [pc, #24]	; (8022360 <_close_r+0x1c>)
 8022348:	2300      	movs	r3, #0
 802234a:	4605      	mov	r5, r0
 802234c:	4608      	mov	r0, r1
 802234e:	6023      	str	r3, [r4, #0]
 8022350:	f7e2 fb26 	bl	80049a0 <_close>
 8022354:	1c43      	adds	r3, r0, #1
 8022356:	d102      	bne.n	802235e <_close_r+0x1a>
 8022358:	6823      	ldr	r3, [r4, #0]
 802235a:	b103      	cbz	r3, 802235e <_close_r+0x1a>
 802235c:	602b      	str	r3, [r5, #0]
 802235e:	bd38      	pop	{r3, r4, r5, pc}
 8022360:	2003e2c8 	.word	0x2003e2c8

08022364 <div>:
 8022364:	2900      	cmp	r1, #0
 8022366:	b510      	push	{r4, lr}
 8022368:	fb91 f4f2 	sdiv	r4, r1, r2
 802236c:	fb02 1314 	mls	r3, r2, r4, r1
 8022370:	db06      	blt.n	8022380 <div+0x1c>
 8022372:	2b00      	cmp	r3, #0
 8022374:	da01      	bge.n	802237a <div+0x16>
 8022376:	3401      	adds	r4, #1
 8022378:	1a9b      	subs	r3, r3, r2
 802237a:	e9c0 4300 	strd	r4, r3, [r0]
 802237e:	bd10      	pop	{r4, pc}
 8022380:	2b00      	cmp	r3, #0
 8022382:	bfc4      	itt	gt
 8022384:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8022388:	189b      	addgt	r3, r3, r2
 802238a:	e7f6      	b.n	802237a <div+0x16>

0802238c <quorem>:
 802238c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022390:	6903      	ldr	r3, [r0, #16]
 8022392:	690c      	ldr	r4, [r1, #16]
 8022394:	42a3      	cmp	r3, r4
 8022396:	4680      	mov	r8, r0
 8022398:	f2c0 8082 	blt.w	80224a0 <quorem+0x114>
 802239c:	3c01      	subs	r4, #1
 802239e:	f101 0714 	add.w	r7, r1, #20
 80223a2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80223a6:	f100 0614 	add.w	r6, r0, #20
 80223aa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80223ae:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80223b2:	eb06 030c 	add.w	r3, r6, ip
 80223b6:	3501      	adds	r5, #1
 80223b8:	eb07 090c 	add.w	r9, r7, ip
 80223bc:	9301      	str	r3, [sp, #4]
 80223be:	fbb0 f5f5 	udiv	r5, r0, r5
 80223c2:	b395      	cbz	r5, 802242a <quorem+0x9e>
 80223c4:	f04f 0a00 	mov.w	sl, #0
 80223c8:	4638      	mov	r0, r7
 80223ca:	46b6      	mov	lr, r6
 80223cc:	46d3      	mov	fp, sl
 80223ce:	f850 2b04 	ldr.w	r2, [r0], #4
 80223d2:	b293      	uxth	r3, r2
 80223d4:	fb05 a303 	mla	r3, r5, r3, sl
 80223d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80223dc:	b29b      	uxth	r3, r3
 80223de:	ebab 0303 	sub.w	r3, fp, r3
 80223e2:	0c12      	lsrs	r2, r2, #16
 80223e4:	f8de b000 	ldr.w	fp, [lr]
 80223e8:	fb05 a202 	mla	r2, r5, r2, sl
 80223ec:	fa13 f38b 	uxtah	r3, r3, fp
 80223f0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80223f4:	fa1f fb82 	uxth.w	fp, r2
 80223f8:	f8de 2000 	ldr.w	r2, [lr]
 80223fc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8022400:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8022404:	b29b      	uxth	r3, r3
 8022406:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802240a:	4581      	cmp	r9, r0
 802240c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8022410:	f84e 3b04 	str.w	r3, [lr], #4
 8022414:	d2db      	bcs.n	80223ce <quorem+0x42>
 8022416:	f856 300c 	ldr.w	r3, [r6, ip]
 802241a:	b933      	cbnz	r3, 802242a <quorem+0x9e>
 802241c:	9b01      	ldr	r3, [sp, #4]
 802241e:	3b04      	subs	r3, #4
 8022420:	429e      	cmp	r6, r3
 8022422:	461a      	mov	r2, r3
 8022424:	d330      	bcc.n	8022488 <quorem+0xfc>
 8022426:	f8c8 4010 	str.w	r4, [r8, #16]
 802242a:	4640      	mov	r0, r8
 802242c:	f001 fa98 	bl	8023960 <__mcmp>
 8022430:	2800      	cmp	r0, #0
 8022432:	db25      	blt.n	8022480 <quorem+0xf4>
 8022434:	3501      	adds	r5, #1
 8022436:	4630      	mov	r0, r6
 8022438:	f04f 0c00 	mov.w	ip, #0
 802243c:	f857 2b04 	ldr.w	r2, [r7], #4
 8022440:	f8d0 e000 	ldr.w	lr, [r0]
 8022444:	b293      	uxth	r3, r2
 8022446:	ebac 0303 	sub.w	r3, ip, r3
 802244a:	0c12      	lsrs	r2, r2, #16
 802244c:	fa13 f38e 	uxtah	r3, r3, lr
 8022450:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8022454:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8022458:	b29b      	uxth	r3, r3
 802245a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802245e:	45b9      	cmp	r9, r7
 8022460:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8022464:	f840 3b04 	str.w	r3, [r0], #4
 8022468:	d2e8      	bcs.n	802243c <quorem+0xb0>
 802246a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 802246e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8022472:	b92a      	cbnz	r2, 8022480 <quorem+0xf4>
 8022474:	3b04      	subs	r3, #4
 8022476:	429e      	cmp	r6, r3
 8022478:	461a      	mov	r2, r3
 802247a:	d30b      	bcc.n	8022494 <quorem+0x108>
 802247c:	f8c8 4010 	str.w	r4, [r8, #16]
 8022480:	4628      	mov	r0, r5
 8022482:	b003      	add	sp, #12
 8022484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022488:	6812      	ldr	r2, [r2, #0]
 802248a:	3b04      	subs	r3, #4
 802248c:	2a00      	cmp	r2, #0
 802248e:	d1ca      	bne.n	8022426 <quorem+0x9a>
 8022490:	3c01      	subs	r4, #1
 8022492:	e7c5      	b.n	8022420 <quorem+0x94>
 8022494:	6812      	ldr	r2, [r2, #0]
 8022496:	3b04      	subs	r3, #4
 8022498:	2a00      	cmp	r2, #0
 802249a:	d1ef      	bne.n	802247c <quorem+0xf0>
 802249c:	3c01      	subs	r4, #1
 802249e:	e7ea      	b.n	8022476 <quorem+0xea>
 80224a0:	2000      	movs	r0, #0
 80224a2:	e7ee      	b.n	8022482 <quorem+0xf6>
 80224a4:	0000      	movs	r0, r0
	...

080224a8 <_dtoa_r>:
 80224a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80224ac:	ec57 6b10 	vmov	r6, r7, d0
 80224b0:	b095      	sub	sp, #84	; 0x54
 80224b2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80224b4:	9108      	str	r1, [sp, #32]
 80224b6:	4604      	mov	r4, r0
 80224b8:	920a      	str	r2, [sp, #40]	; 0x28
 80224ba:	9311      	str	r3, [sp, #68]	; 0x44
 80224bc:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 80224c0:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80224c4:	b93d      	cbnz	r5, 80224d6 <_dtoa_r+0x2e>
 80224c6:	2010      	movs	r0, #16
 80224c8:	f7fd fb30 	bl	801fb2c <malloc>
 80224cc:	6260      	str	r0, [r4, #36]	; 0x24
 80224ce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80224d2:	6005      	str	r5, [r0, #0]
 80224d4:	60c5      	str	r5, [r0, #12]
 80224d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80224d8:	6819      	ldr	r1, [r3, #0]
 80224da:	b151      	cbz	r1, 80224f2 <_dtoa_r+0x4a>
 80224dc:	685a      	ldr	r2, [r3, #4]
 80224de:	604a      	str	r2, [r1, #4]
 80224e0:	2301      	movs	r3, #1
 80224e2:	4093      	lsls	r3, r2
 80224e4:	608b      	str	r3, [r1, #8]
 80224e6:	4620      	mov	r0, r4
 80224e8:	f001 f858 	bl	802359c <_Bfree>
 80224ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80224ee:	2200      	movs	r2, #0
 80224f0:	601a      	str	r2, [r3, #0]
 80224f2:	1e3b      	subs	r3, r7, #0
 80224f4:	bfb9      	ittee	lt
 80224f6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80224fa:	9303      	strlt	r3, [sp, #12]
 80224fc:	2300      	movge	r3, #0
 80224fe:	f8c8 3000 	strge.w	r3, [r8]
 8022502:	9d03      	ldr	r5, [sp, #12]
 8022504:	4bac      	ldr	r3, [pc, #688]	; (80227b8 <_dtoa_r+0x310>)
 8022506:	bfbc      	itt	lt
 8022508:	2201      	movlt	r2, #1
 802250a:	f8c8 2000 	strlt.w	r2, [r8]
 802250e:	43ab      	bics	r3, r5
 8022510:	d11b      	bne.n	802254a <_dtoa_r+0xa2>
 8022512:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8022514:	f242 730f 	movw	r3, #9999	; 0x270f
 8022518:	6013      	str	r3, [r2, #0]
 802251a:	9b02      	ldr	r3, [sp, #8]
 802251c:	b923      	cbnz	r3, 8022528 <_dtoa_r+0x80>
 802251e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8022522:	2d00      	cmp	r5, #0
 8022524:	f000 84dd 	beq.w	8022ee2 <_dtoa_r+0xa3a>
 8022528:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 802252a:	b953      	cbnz	r3, 8022542 <_dtoa_r+0x9a>
 802252c:	4ba3      	ldr	r3, [pc, #652]	; (80227bc <_dtoa_r+0x314>)
 802252e:	e020      	b.n	8022572 <_dtoa_r+0xca>
 8022530:	4ba3      	ldr	r3, [pc, #652]	; (80227c0 <_dtoa_r+0x318>)
 8022532:	9304      	str	r3, [sp, #16]
 8022534:	3308      	adds	r3, #8
 8022536:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8022538:	6013      	str	r3, [r2, #0]
 802253a:	9804      	ldr	r0, [sp, #16]
 802253c:	b015      	add	sp, #84	; 0x54
 802253e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022542:	4b9e      	ldr	r3, [pc, #632]	; (80227bc <_dtoa_r+0x314>)
 8022544:	9304      	str	r3, [sp, #16]
 8022546:	3303      	adds	r3, #3
 8022548:	e7f5      	b.n	8022536 <_dtoa_r+0x8e>
 802254a:	ed9d 7b02 	vldr	d7, [sp, #8]
 802254e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8022552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022556:	ed8d 7b04 	vstr	d7, [sp, #16]
 802255a:	d10c      	bne.n	8022576 <_dtoa_r+0xce>
 802255c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 802255e:	2301      	movs	r3, #1
 8022560:	6013      	str	r3, [r2, #0]
 8022562:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8022564:	2b00      	cmp	r3, #0
 8022566:	f000 84b9 	beq.w	8022edc <_dtoa_r+0xa34>
 802256a:	4b96      	ldr	r3, [pc, #600]	; (80227c4 <_dtoa_r+0x31c>)
 802256c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 802256e:	6013      	str	r3, [r2, #0]
 8022570:	3b01      	subs	r3, #1
 8022572:	9304      	str	r3, [sp, #16]
 8022574:	e7e1      	b.n	802253a <_dtoa_r+0x92>
 8022576:	a913      	add	r1, sp, #76	; 0x4c
 8022578:	aa12      	add	r2, sp, #72	; 0x48
 802257a:	ed9d 0b04 	vldr	d0, [sp, #16]
 802257e:	4620      	mov	r0, r4
 8022580:	f001 fa65 	bl	8023a4e <__d2b>
 8022584:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8022588:	9001      	str	r0, [sp, #4]
 802258a:	9912      	ldr	r1, [sp, #72]	; 0x48
 802258c:	2e00      	cmp	r6, #0
 802258e:	d046      	beq.n	802261e <_dtoa_r+0x176>
 8022590:	9805      	ldr	r0, [sp, #20]
 8022592:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8022596:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 802259a:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 802259e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80225a2:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 80225a6:	2700      	movs	r7, #0
 80225a8:	ee07 aa90 	vmov	s15, sl
 80225ac:	ec43 2b16 	vmov	d6, r2, r3
 80225b0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80225b4:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 80227a0 <_dtoa_r+0x2f8>
 80225b8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80225bc:	ee36 7b47 	vsub.f64	d7, d6, d7
 80225c0:	ed9f 6b79 	vldr	d6, [pc, #484]	; 80227a8 <_dtoa_r+0x300>
 80225c4:	eea7 6b04 	vfma.f64	d6, d7, d4
 80225c8:	eeb0 7b46 	vmov.f64	d7, d6
 80225cc:	ed9f 6b78 	vldr	d6, [pc, #480]	; 80227b0 <_dtoa_r+0x308>
 80225d0:	eea5 7b06 	vfma.f64	d7, d5, d6
 80225d4:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80225d8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80225dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80225e0:	ee16 ba90 	vmov	fp, s13
 80225e4:	d508      	bpl.n	80225f8 <_dtoa_r+0x150>
 80225e6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80225ea:	eeb4 6b47 	vcmp.f64	d6, d7
 80225ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80225f2:	bf18      	it	ne
 80225f4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80225f8:	f1bb 0f16 	cmp.w	fp, #22
 80225fc:	d834      	bhi.n	8022668 <_dtoa_r+0x1c0>
 80225fe:	4b72      	ldr	r3, [pc, #456]	; (80227c8 <_dtoa_r+0x320>)
 8022600:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8022604:	ed93 7b00 	vldr	d7, [r3]
 8022608:	ed9d 6b02 	vldr	d6, [sp, #8]
 802260c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8022610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022614:	dd01      	ble.n	802261a <_dtoa_r+0x172>
 8022616:	f10b 3bff 	add.w	fp, fp, #4294967295
 802261a:	2300      	movs	r3, #0
 802261c:	e025      	b.n	802266a <_dtoa_r+0x1c2>
 802261e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8022620:	eb01 0a03 	add.w	sl, r1, r3
 8022624:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8022628:	2b20      	cmp	r3, #32
 802262a:	dd17      	ble.n	802265c <_dtoa_r+0x1b4>
 802262c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8022630:	9a02      	ldr	r2, [sp, #8]
 8022632:	409d      	lsls	r5, r3
 8022634:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8022638:	fa22 f303 	lsr.w	r3, r2, r3
 802263c:	432b      	orrs	r3, r5
 802263e:	ee07 3a90 	vmov	s15, r3
 8022642:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8022646:	f10a 3aff 	add.w	sl, sl, #4294967295
 802264a:	ed8d 7b04 	vstr	d7, [sp, #16]
 802264e:	9805      	ldr	r0, [sp, #20]
 8022650:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8022654:	2701      	movs	r7, #1
 8022656:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 802265a:	e7a5      	b.n	80225a8 <_dtoa_r+0x100>
 802265c:	9a02      	ldr	r2, [sp, #8]
 802265e:	f1c3 0320 	rsb	r3, r3, #32
 8022662:	fa02 f303 	lsl.w	r3, r2, r3
 8022666:	e7ea      	b.n	802263e <_dtoa_r+0x196>
 8022668:	2301      	movs	r3, #1
 802266a:	eba1 0a0a 	sub.w	sl, r1, sl
 802266e:	9310      	str	r3, [sp, #64]	; 0x40
 8022670:	f1ba 0301 	subs.w	r3, sl, #1
 8022674:	9307      	str	r3, [sp, #28]
 8022676:	bf43      	ittte	mi
 8022678:	2300      	movmi	r3, #0
 802267a:	f1ca 0a01 	rsbmi	sl, sl, #1
 802267e:	9307      	strmi	r3, [sp, #28]
 8022680:	f04f 0a00 	movpl.w	sl, #0
 8022684:	f1bb 0f00 	cmp.w	fp, #0
 8022688:	db19      	blt.n	80226be <_dtoa_r+0x216>
 802268a:	9b07      	ldr	r3, [sp, #28]
 802268c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8022690:	445b      	add	r3, fp
 8022692:	9307      	str	r3, [sp, #28]
 8022694:	f04f 0800 	mov.w	r8, #0
 8022698:	9b08      	ldr	r3, [sp, #32]
 802269a:	2b09      	cmp	r3, #9
 802269c:	d866      	bhi.n	802276c <_dtoa_r+0x2c4>
 802269e:	2b05      	cmp	r3, #5
 80226a0:	bfc4      	itt	gt
 80226a2:	3b04      	subgt	r3, #4
 80226a4:	9308      	strgt	r3, [sp, #32]
 80226a6:	9b08      	ldr	r3, [sp, #32]
 80226a8:	f1a3 0302 	sub.w	r3, r3, #2
 80226ac:	bfcc      	ite	gt
 80226ae:	2500      	movgt	r5, #0
 80226b0:	2501      	movle	r5, #1
 80226b2:	2b03      	cmp	r3, #3
 80226b4:	d866      	bhi.n	8022784 <_dtoa_r+0x2dc>
 80226b6:	e8df f003 	tbb	[pc, r3]
 80226ba:	5755      	.short	0x5755
 80226bc:	4909      	.short	0x4909
 80226be:	2300      	movs	r3, #0
 80226c0:	ebaa 0a0b 	sub.w	sl, sl, fp
 80226c4:	f1cb 0800 	rsb	r8, fp, #0
 80226c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80226ca:	e7e5      	b.n	8022698 <_dtoa_r+0x1f0>
 80226cc:	2301      	movs	r3, #1
 80226ce:	9309      	str	r3, [sp, #36]	; 0x24
 80226d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80226d2:	2b00      	cmp	r3, #0
 80226d4:	dd59      	ble.n	802278a <_dtoa_r+0x2e2>
 80226d6:	9306      	str	r3, [sp, #24]
 80226d8:	4699      	mov	r9, r3
 80226da:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80226dc:	2200      	movs	r2, #0
 80226de:	6072      	str	r2, [r6, #4]
 80226e0:	2204      	movs	r2, #4
 80226e2:	f102 0014 	add.w	r0, r2, #20
 80226e6:	4298      	cmp	r0, r3
 80226e8:	6871      	ldr	r1, [r6, #4]
 80226ea:	d953      	bls.n	8022794 <_dtoa_r+0x2ec>
 80226ec:	4620      	mov	r0, r4
 80226ee:	f000 ff21 	bl	8023534 <_Balloc>
 80226f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80226f4:	6030      	str	r0, [r6, #0]
 80226f6:	681b      	ldr	r3, [r3, #0]
 80226f8:	9304      	str	r3, [sp, #16]
 80226fa:	f1b9 0f0e 	cmp.w	r9, #14
 80226fe:	f200 80c2 	bhi.w	8022886 <_dtoa_r+0x3de>
 8022702:	2d00      	cmp	r5, #0
 8022704:	f000 80bf 	beq.w	8022886 <_dtoa_r+0x3de>
 8022708:	ed9d 7b02 	vldr	d7, [sp, #8]
 802270c:	f1bb 0f00 	cmp.w	fp, #0
 8022710:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8022714:	f340 80e6 	ble.w	80228e4 <_dtoa_r+0x43c>
 8022718:	4a2b      	ldr	r2, [pc, #172]	; (80227c8 <_dtoa_r+0x320>)
 802271a:	f00b 030f 	and.w	r3, fp, #15
 802271e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8022722:	ed93 7b00 	vldr	d7, [r3]
 8022726:	ea4f 132b 	mov.w	r3, fp, asr #4
 802272a:	06da      	lsls	r2, r3, #27
 802272c:	f140 80d8 	bpl.w	80228e0 <_dtoa_r+0x438>
 8022730:	4a26      	ldr	r2, [pc, #152]	; (80227cc <_dtoa_r+0x324>)
 8022732:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8022736:	ed92 6b08 	vldr	d6, [r2, #32]
 802273a:	ee85 6b06 	vdiv.f64	d6, d5, d6
 802273e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8022742:	f003 030f 	and.w	r3, r3, #15
 8022746:	2203      	movs	r2, #3
 8022748:	4920      	ldr	r1, [pc, #128]	; (80227cc <_dtoa_r+0x324>)
 802274a:	e04a      	b.n	80227e2 <_dtoa_r+0x33a>
 802274c:	2301      	movs	r3, #1
 802274e:	9309      	str	r3, [sp, #36]	; 0x24
 8022750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8022752:	445b      	add	r3, fp
 8022754:	f103 0901 	add.w	r9, r3, #1
 8022758:	9306      	str	r3, [sp, #24]
 802275a:	464b      	mov	r3, r9
 802275c:	2b01      	cmp	r3, #1
 802275e:	bfb8      	it	lt
 8022760:	2301      	movlt	r3, #1
 8022762:	e7ba      	b.n	80226da <_dtoa_r+0x232>
 8022764:	2300      	movs	r3, #0
 8022766:	e7b2      	b.n	80226ce <_dtoa_r+0x226>
 8022768:	2300      	movs	r3, #0
 802276a:	e7f0      	b.n	802274e <_dtoa_r+0x2a6>
 802276c:	2501      	movs	r5, #1
 802276e:	2300      	movs	r3, #0
 8022770:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8022774:	f04f 33ff 	mov.w	r3, #4294967295
 8022778:	9306      	str	r3, [sp, #24]
 802277a:	4699      	mov	r9, r3
 802277c:	2200      	movs	r2, #0
 802277e:	2312      	movs	r3, #18
 8022780:	920a      	str	r2, [sp, #40]	; 0x28
 8022782:	e7aa      	b.n	80226da <_dtoa_r+0x232>
 8022784:	2301      	movs	r3, #1
 8022786:	9309      	str	r3, [sp, #36]	; 0x24
 8022788:	e7f4      	b.n	8022774 <_dtoa_r+0x2cc>
 802278a:	2301      	movs	r3, #1
 802278c:	9306      	str	r3, [sp, #24]
 802278e:	4699      	mov	r9, r3
 8022790:	461a      	mov	r2, r3
 8022792:	e7f5      	b.n	8022780 <_dtoa_r+0x2d8>
 8022794:	3101      	adds	r1, #1
 8022796:	6071      	str	r1, [r6, #4]
 8022798:	0052      	lsls	r2, r2, #1
 802279a:	e7a2      	b.n	80226e2 <_dtoa_r+0x23a>
 802279c:	f3af 8000 	nop.w
 80227a0:	636f4361 	.word	0x636f4361
 80227a4:	3fd287a7 	.word	0x3fd287a7
 80227a8:	8b60c8b3 	.word	0x8b60c8b3
 80227ac:	3fc68a28 	.word	0x3fc68a28
 80227b0:	509f79fb 	.word	0x509f79fb
 80227b4:	3fd34413 	.word	0x3fd34413
 80227b8:	7ff00000 	.word	0x7ff00000
 80227bc:	0803ff12 	.word	0x0803ff12
 80227c0:	0803ff09 	.word	0x0803ff09
 80227c4:	0804009c 	.word	0x0804009c
 80227c8:	0803ffa0 	.word	0x0803ffa0
 80227cc:	0803ff78 	.word	0x0803ff78
 80227d0:	07de      	lsls	r6, r3, #31
 80227d2:	d504      	bpl.n	80227de <_dtoa_r+0x336>
 80227d4:	ed91 6b00 	vldr	d6, [r1]
 80227d8:	3201      	adds	r2, #1
 80227da:	ee27 7b06 	vmul.f64	d7, d7, d6
 80227de:	105b      	asrs	r3, r3, #1
 80227e0:	3108      	adds	r1, #8
 80227e2:	2b00      	cmp	r3, #0
 80227e4:	d1f4      	bne.n	80227d0 <_dtoa_r+0x328>
 80227e6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80227ea:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80227ee:	ed8d 7b02 	vstr	d7, [sp, #8]
 80227f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80227f4:	2b00      	cmp	r3, #0
 80227f6:	f000 80a7 	beq.w	8022948 <_dtoa_r+0x4a0>
 80227fa:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80227fe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8022802:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8022806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802280a:	f140 809d 	bpl.w	8022948 <_dtoa_r+0x4a0>
 802280e:	f1b9 0f00 	cmp.w	r9, #0
 8022812:	f000 8099 	beq.w	8022948 <_dtoa_r+0x4a0>
 8022816:	9b06      	ldr	r3, [sp, #24]
 8022818:	2b00      	cmp	r3, #0
 802281a:	dd30      	ble.n	802287e <_dtoa_r+0x3d6>
 802281c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8022820:	ee27 7b06 	vmul.f64	d7, d7, d6
 8022824:	ed8d 7b02 	vstr	d7, [sp, #8]
 8022828:	9d06      	ldr	r5, [sp, #24]
 802282a:	f10b 33ff 	add.w	r3, fp, #4294967295
 802282e:	3201      	adds	r2, #1
 8022830:	ed9d 6b02 	vldr	d6, [sp, #8]
 8022834:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8022838:	ee07 2a90 	vmov	s15, r2
 802283c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8022840:	eea7 5b06 	vfma.f64	d5, d7, d6
 8022844:	ed8d 5b02 	vstr	d5, [sp, #8]
 8022848:	9a03      	ldr	r2, [sp, #12]
 802284a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802284e:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8022852:	2d00      	cmp	r5, #0
 8022854:	d17b      	bne.n	802294e <_dtoa_r+0x4a6>
 8022856:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 802285a:	ee36 6b47 	vsub.f64	d6, d6, d7
 802285e:	ec41 0b17 	vmov	d7, r0, r1
 8022862:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8022866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802286a:	f300 8253 	bgt.w	8022d14 <_dtoa_r+0x86c>
 802286e:	eeb1 7b47 	vneg.f64	d7, d7
 8022872:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8022876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802287a:	f100 8249 	bmi.w	8022d10 <_dtoa_r+0x868>
 802287e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8022882:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8022886:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8022888:	2b00      	cmp	r3, #0
 802288a:	f2c0 8119 	blt.w	8022ac0 <_dtoa_r+0x618>
 802288e:	f1bb 0f0e 	cmp.w	fp, #14
 8022892:	f300 8115 	bgt.w	8022ac0 <_dtoa_r+0x618>
 8022896:	4bc3      	ldr	r3, [pc, #780]	; (8022ba4 <_dtoa_r+0x6fc>)
 8022898:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 802289c:	ed93 6b00 	vldr	d6, [r3]
 80228a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80228a2:	2b00      	cmp	r3, #0
 80228a4:	f280 80ba 	bge.w	8022a1c <_dtoa_r+0x574>
 80228a8:	f1b9 0f00 	cmp.w	r9, #0
 80228ac:	f300 80b6 	bgt.w	8022a1c <_dtoa_r+0x574>
 80228b0:	f040 822d 	bne.w	8022d0e <_dtoa_r+0x866>
 80228b4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80228b8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80228bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80228c0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80228c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80228c8:	464d      	mov	r5, r9
 80228ca:	464f      	mov	r7, r9
 80228cc:	f280 8204 	bge.w	8022cd8 <_dtoa_r+0x830>
 80228d0:	9b04      	ldr	r3, [sp, #16]
 80228d2:	9a04      	ldr	r2, [sp, #16]
 80228d4:	1c5e      	adds	r6, r3, #1
 80228d6:	2331      	movs	r3, #49	; 0x31
 80228d8:	7013      	strb	r3, [r2, #0]
 80228da:	f10b 0b01 	add.w	fp, fp, #1
 80228de:	e1ff      	b.n	8022ce0 <_dtoa_r+0x838>
 80228e0:	2202      	movs	r2, #2
 80228e2:	e731      	b.n	8022748 <_dtoa_r+0x2a0>
 80228e4:	d02e      	beq.n	8022944 <_dtoa_r+0x49c>
 80228e6:	f1cb 0300 	rsb	r3, fp, #0
 80228ea:	4aae      	ldr	r2, [pc, #696]	; (8022ba4 <_dtoa_r+0x6fc>)
 80228ec:	f003 010f 	and.w	r1, r3, #15
 80228f0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80228f4:	ed92 7b00 	vldr	d7, [r2]
 80228f8:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 80228fc:	ee26 7b07 	vmul.f64	d7, d6, d7
 8022900:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8022904:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8022908:	e9cd 1202 	strd	r1, r2, [sp, #8]
 802290c:	49a6      	ldr	r1, [pc, #664]	; (8022ba8 <_dtoa_r+0x700>)
 802290e:	111b      	asrs	r3, r3, #4
 8022910:	2000      	movs	r0, #0
 8022912:	2202      	movs	r2, #2
 8022914:	b93b      	cbnz	r3, 8022926 <_dtoa_r+0x47e>
 8022916:	2800      	cmp	r0, #0
 8022918:	f43f af6b 	beq.w	80227f2 <_dtoa_r+0x34a>
 802291c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8022920:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8022924:	e765      	b.n	80227f2 <_dtoa_r+0x34a>
 8022926:	07dd      	lsls	r5, r3, #31
 8022928:	d509      	bpl.n	802293e <_dtoa_r+0x496>
 802292a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 802292e:	ed91 7b00 	vldr	d7, [r1]
 8022932:	ee26 7b07 	vmul.f64	d7, d6, d7
 8022936:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 802293a:	3201      	adds	r2, #1
 802293c:	2001      	movs	r0, #1
 802293e:	105b      	asrs	r3, r3, #1
 8022940:	3108      	adds	r1, #8
 8022942:	e7e7      	b.n	8022914 <_dtoa_r+0x46c>
 8022944:	2202      	movs	r2, #2
 8022946:	e754      	b.n	80227f2 <_dtoa_r+0x34a>
 8022948:	465b      	mov	r3, fp
 802294a:	464d      	mov	r5, r9
 802294c:	e770      	b.n	8022830 <_dtoa_r+0x388>
 802294e:	4a95      	ldr	r2, [pc, #596]	; (8022ba4 <_dtoa_r+0x6fc>)
 8022950:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8022954:	ed12 4b02 	vldr	d4, [r2, #-8]
 8022958:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802295a:	ec41 0b17 	vmov	d7, r0, r1
 802295e:	b35a      	cbz	r2, 80229b8 <_dtoa_r+0x510>
 8022960:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8022964:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8022968:	9e04      	ldr	r6, [sp, #16]
 802296a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 802296e:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8022972:	ee35 7b47 	vsub.f64	d7, d5, d7
 8022976:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 802297a:	ee14 2a90 	vmov	r2, s9
 802297e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8022982:	3230      	adds	r2, #48	; 0x30
 8022984:	ee36 6b45 	vsub.f64	d6, d6, d5
 8022988:	eeb4 6bc7 	vcmpe.f64	d6, d7
 802298c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022990:	f806 2b01 	strb.w	r2, [r6], #1
 8022994:	d43b      	bmi.n	8022a0e <_dtoa_r+0x566>
 8022996:	ee32 5b46 	vsub.f64	d5, d2, d6
 802299a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 802299e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80229a2:	d472      	bmi.n	8022a8a <_dtoa_r+0x5e2>
 80229a4:	9a04      	ldr	r2, [sp, #16]
 80229a6:	1ab2      	subs	r2, r6, r2
 80229a8:	4295      	cmp	r5, r2
 80229aa:	f77f af68 	ble.w	802287e <_dtoa_r+0x3d6>
 80229ae:	ee27 7b03 	vmul.f64	d7, d7, d3
 80229b2:	ee26 6b03 	vmul.f64	d6, d6, d3
 80229b6:	e7de      	b.n	8022976 <_dtoa_r+0x4ce>
 80229b8:	9a04      	ldr	r2, [sp, #16]
 80229ba:	ee24 7b07 	vmul.f64	d7, d4, d7
 80229be:	1956      	adds	r6, r2, r5
 80229c0:	4611      	mov	r1, r2
 80229c2:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80229c6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80229ca:	ee14 2a90 	vmov	r2, s9
 80229ce:	3230      	adds	r2, #48	; 0x30
 80229d0:	f801 2b01 	strb.w	r2, [r1], #1
 80229d4:	42b1      	cmp	r1, r6
 80229d6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80229da:	ee36 6b45 	vsub.f64	d6, d6, d5
 80229de:	d11a      	bne.n	8022a16 <_dtoa_r+0x56e>
 80229e0:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80229e4:	ee37 4b05 	vadd.f64	d4, d7, d5
 80229e8:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80229ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80229f0:	dc4b      	bgt.n	8022a8a <_dtoa_r+0x5e2>
 80229f2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80229f6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80229fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80229fe:	f57f af3e 	bpl.w	802287e <_dtoa_r+0x3d6>
 8022a02:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8022a06:	2a30      	cmp	r2, #48	; 0x30
 8022a08:	f106 31ff 	add.w	r1, r6, #4294967295
 8022a0c:	d001      	beq.n	8022a12 <_dtoa_r+0x56a>
 8022a0e:	469b      	mov	fp, r3
 8022a10:	e02a      	b.n	8022a68 <_dtoa_r+0x5c0>
 8022a12:	460e      	mov	r6, r1
 8022a14:	e7f5      	b.n	8022a02 <_dtoa_r+0x55a>
 8022a16:	ee26 6b03 	vmul.f64	d6, d6, d3
 8022a1a:	e7d4      	b.n	80229c6 <_dtoa_r+0x51e>
 8022a1c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8022a20:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8022a24:	9e04      	ldr	r6, [sp, #16]
 8022a26:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8022a2a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8022a2e:	ee15 3a10 	vmov	r3, s10
 8022a32:	3330      	adds	r3, #48	; 0x30
 8022a34:	f806 3b01 	strb.w	r3, [r6], #1
 8022a38:	9b04      	ldr	r3, [sp, #16]
 8022a3a:	1af3      	subs	r3, r6, r3
 8022a3c:	4599      	cmp	r9, r3
 8022a3e:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8022a42:	eea3 7b46 	vfms.f64	d7, d3, d6
 8022a46:	d133      	bne.n	8022ab0 <_dtoa_r+0x608>
 8022a48:	ee37 7b07 	vadd.f64	d7, d7, d7
 8022a4c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8022a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022a54:	dc18      	bgt.n	8022a88 <_dtoa_r+0x5e0>
 8022a56:	eeb4 7b46 	vcmp.f64	d7, d6
 8022a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022a5e:	d103      	bne.n	8022a68 <_dtoa_r+0x5c0>
 8022a60:	ee15 3a10 	vmov	r3, s10
 8022a64:	07db      	lsls	r3, r3, #31
 8022a66:	d40f      	bmi.n	8022a88 <_dtoa_r+0x5e0>
 8022a68:	9901      	ldr	r1, [sp, #4]
 8022a6a:	4620      	mov	r0, r4
 8022a6c:	f000 fd96 	bl	802359c <_Bfree>
 8022a70:	2300      	movs	r3, #0
 8022a72:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8022a74:	7033      	strb	r3, [r6, #0]
 8022a76:	f10b 0301 	add.w	r3, fp, #1
 8022a7a:	6013      	str	r3, [r2, #0]
 8022a7c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8022a7e:	2b00      	cmp	r3, #0
 8022a80:	f43f ad5b 	beq.w	802253a <_dtoa_r+0x92>
 8022a84:	601e      	str	r6, [r3, #0]
 8022a86:	e558      	b.n	802253a <_dtoa_r+0x92>
 8022a88:	465b      	mov	r3, fp
 8022a8a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8022a8e:	2939      	cmp	r1, #57	; 0x39
 8022a90:	f106 32ff 	add.w	r2, r6, #4294967295
 8022a94:	d106      	bne.n	8022aa4 <_dtoa_r+0x5fc>
 8022a96:	9904      	ldr	r1, [sp, #16]
 8022a98:	4291      	cmp	r1, r2
 8022a9a:	d107      	bne.n	8022aac <_dtoa_r+0x604>
 8022a9c:	2230      	movs	r2, #48	; 0x30
 8022a9e:	700a      	strb	r2, [r1, #0]
 8022aa0:	3301      	adds	r3, #1
 8022aa2:	460a      	mov	r2, r1
 8022aa4:	7811      	ldrb	r1, [r2, #0]
 8022aa6:	3101      	adds	r1, #1
 8022aa8:	7011      	strb	r1, [r2, #0]
 8022aaa:	e7b0      	b.n	8022a0e <_dtoa_r+0x566>
 8022aac:	4616      	mov	r6, r2
 8022aae:	e7ec      	b.n	8022a8a <_dtoa_r+0x5e2>
 8022ab0:	ee27 7b04 	vmul.f64	d7, d7, d4
 8022ab4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8022ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022abc:	d1b3      	bne.n	8022a26 <_dtoa_r+0x57e>
 8022abe:	e7d3      	b.n	8022a68 <_dtoa_r+0x5c0>
 8022ac0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8022ac2:	2a00      	cmp	r2, #0
 8022ac4:	f000 808d 	beq.w	8022be2 <_dtoa_r+0x73a>
 8022ac8:	9a08      	ldr	r2, [sp, #32]
 8022aca:	2a01      	cmp	r2, #1
 8022acc:	dc72      	bgt.n	8022bb4 <_dtoa_r+0x70c>
 8022ace:	2f00      	cmp	r7, #0
 8022ad0:	d06c      	beq.n	8022bac <_dtoa_r+0x704>
 8022ad2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8022ad6:	4645      	mov	r5, r8
 8022ad8:	4656      	mov	r6, sl
 8022ada:	9a07      	ldr	r2, [sp, #28]
 8022adc:	2101      	movs	r1, #1
 8022ade:	441a      	add	r2, r3
 8022ae0:	4620      	mov	r0, r4
 8022ae2:	449a      	add	sl, r3
 8022ae4:	9207      	str	r2, [sp, #28]
 8022ae6:	f000 fdf9 	bl	80236dc <__i2b>
 8022aea:	4607      	mov	r7, r0
 8022aec:	2e00      	cmp	r6, #0
 8022aee:	dd0b      	ble.n	8022b08 <_dtoa_r+0x660>
 8022af0:	9b07      	ldr	r3, [sp, #28]
 8022af2:	2b00      	cmp	r3, #0
 8022af4:	dd08      	ble.n	8022b08 <_dtoa_r+0x660>
 8022af6:	42b3      	cmp	r3, r6
 8022af8:	9a07      	ldr	r2, [sp, #28]
 8022afa:	bfa8      	it	ge
 8022afc:	4633      	movge	r3, r6
 8022afe:	ebaa 0a03 	sub.w	sl, sl, r3
 8022b02:	1af6      	subs	r6, r6, r3
 8022b04:	1ad3      	subs	r3, r2, r3
 8022b06:	9307      	str	r3, [sp, #28]
 8022b08:	f1b8 0f00 	cmp.w	r8, #0
 8022b0c:	d01d      	beq.n	8022b4a <_dtoa_r+0x6a2>
 8022b0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022b10:	2b00      	cmp	r3, #0
 8022b12:	d06a      	beq.n	8022bea <_dtoa_r+0x742>
 8022b14:	b18d      	cbz	r5, 8022b3a <_dtoa_r+0x692>
 8022b16:	4639      	mov	r1, r7
 8022b18:	462a      	mov	r2, r5
 8022b1a:	4620      	mov	r0, r4
 8022b1c:	f000 fe7e 	bl	802381c <__pow5mult>
 8022b20:	9a01      	ldr	r2, [sp, #4]
 8022b22:	4601      	mov	r1, r0
 8022b24:	4607      	mov	r7, r0
 8022b26:	4620      	mov	r0, r4
 8022b28:	f000 fde1 	bl	80236ee <__multiply>
 8022b2c:	9901      	ldr	r1, [sp, #4]
 8022b2e:	900c      	str	r0, [sp, #48]	; 0x30
 8022b30:	4620      	mov	r0, r4
 8022b32:	f000 fd33 	bl	802359c <_Bfree>
 8022b36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8022b38:	9301      	str	r3, [sp, #4]
 8022b3a:	ebb8 0205 	subs.w	r2, r8, r5
 8022b3e:	d004      	beq.n	8022b4a <_dtoa_r+0x6a2>
 8022b40:	9901      	ldr	r1, [sp, #4]
 8022b42:	4620      	mov	r0, r4
 8022b44:	f000 fe6a 	bl	802381c <__pow5mult>
 8022b48:	9001      	str	r0, [sp, #4]
 8022b4a:	2101      	movs	r1, #1
 8022b4c:	4620      	mov	r0, r4
 8022b4e:	f000 fdc5 	bl	80236dc <__i2b>
 8022b52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8022b54:	4605      	mov	r5, r0
 8022b56:	2b00      	cmp	r3, #0
 8022b58:	f000 81ca 	beq.w	8022ef0 <_dtoa_r+0xa48>
 8022b5c:	461a      	mov	r2, r3
 8022b5e:	4601      	mov	r1, r0
 8022b60:	4620      	mov	r0, r4
 8022b62:	f000 fe5b 	bl	802381c <__pow5mult>
 8022b66:	9b08      	ldr	r3, [sp, #32]
 8022b68:	2b01      	cmp	r3, #1
 8022b6a:	4605      	mov	r5, r0
 8022b6c:	dc44      	bgt.n	8022bf8 <_dtoa_r+0x750>
 8022b6e:	9b02      	ldr	r3, [sp, #8]
 8022b70:	2b00      	cmp	r3, #0
 8022b72:	d13c      	bne.n	8022bee <_dtoa_r+0x746>
 8022b74:	9b03      	ldr	r3, [sp, #12]
 8022b76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8022b7a:	2b00      	cmp	r3, #0
 8022b7c:	d137      	bne.n	8022bee <_dtoa_r+0x746>
 8022b7e:	9b03      	ldr	r3, [sp, #12]
 8022b80:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8022b84:	0d1b      	lsrs	r3, r3, #20
 8022b86:	051b      	lsls	r3, r3, #20
 8022b88:	2b00      	cmp	r3, #0
 8022b8a:	d033      	beq.n	8022bf4 <_dtoa_r+0x74c>
 8022b8c:	9b07      	ldr	r3, [sp, #28]
 8022b8e:	3301      	adds	r3, #1
 8022b90:	f10a 0a01 	add.w	sl, sl, #1
 8022b94:	9307      	str	r3, [sp, #28]
 8022b96:	f04f 0801 	mov.w	r8, #1
 8022b9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8022b9c:	bb73      	cbnz	r3, 8022bfc <_dtoa_r+0x754>
 8022b9e:	2001      	movs	r0, #1
 8022ba0:	e034      	b.n	8022c0c <_dtoa_r+0x764>
 8022ba2:	bf00      	nop
 8022ba4:	0803ffa0 	.word	0x0803ffa0
 8022ba8:	0803ff78 	.word	0x0803ff78
 8022bac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8022bae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8022bb2:	e790      	b.n	8022ad6 <_dtoa_r+0x62e>
 8022bb4:	f109 35ff 	add.w	r5, r9, #4294967295
 8022bb8:	45a8      	cmp	r8, r5
 8022bba:	bfbf      	itttt	lt
 8022bbc:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8022bbe:	eba5 0808 	sublt.w	r8, r5, r8
 8022bc2:	4443      	addlt	r3, r8
 8022bc4:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8022bc6:	bfb6      	itet	lt
 8022bc8:	46a8      	movlt	r8, r5
 8022bca:	eba8 0505 	subge.w	r5, r8, r5
 8022bce:	2500      	movlt	r5, #0
 8022bd0:	f1b9 0f00 	cmp.w	r9, #0
 8022bd4:	bfb9      	ittee	lt
 8022bd6:	ebaa 0609 	sublt.w	r6, sl, r9
 8022bda:	2300      	movlt	r3, #0
 8022bdc:	4656      	movge	r6, sl
 8022bde:	464b      	movge	r3, r9
 8022be0:	e77b      	b.n	8022ada <_dtoa_r+0x632>
 8022be2:	4645      	mov	r5, r8
 8022be4:	4656      	mov	r6, sl
 8022be6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8022be8:	e780      	b.n	8022aec <_dtoa_r+0x644>
 8022bea:	4642      	mov	r2, r8
 8022bec:	e7a8      	b.n	8022b40 <_dtoa_r+0x698>
 8022bee:	f04f 0800 	mov.w	r8, #0
 8022bf2:	e7d2      	b.n	8022b9a <_dtoa_r+0x6f2>
 8022bf4:	4698      	mov	r8, r3
 8022bf6:	e7d0      	b.n	8022b9a <_dtoa_r+0x6f2>
 8022bf8:	f04f 0800 	mov.w	r8, #0
 8022bfc:	692b      	ldr	r3, [r5, #16]
 8022bfe:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8022c02:	6918      	ldr	r0, [r3, #16]
 8022c04:	f000 fd1c 	bl	8023640 <__hi0bits>
 8022c08:	f1c0 0020 	rsb	r0, r0, #32
 8022c0c:	9b07      	ldr	r3, [sp, #28]
 8022c0e:	4418      	add	r0, r3
 8022c10:	f010 001f 	ands.w	r0, r0, #31
 8022c14:	d047      	beq.n	8022ca6 <_dtoa_r+0x7fe>
 8022c16:	f1c0 0320 	rsb	r3, r0, #32
 8022c1a:	2b04      	cmp	r3, #4
 8022c1c:	dd3b      	ble.n	8022c96 <_dtoa_r+0x7ee>
 8022c1e:	9b07      	ldr	r3, [sp, #28]
 8022c20:	f1c0 001c 	rsb	r0, r0, #28
 8022c24:	4482      	add	sl, r0
 8022c26:	4406      	add	r6, r0
 8022c28:	4403      	add	r3, r0
 8022c2a:	9307      	str	r3, [sp, #28]
 8022c2c:	f1ba 0f00 	cmp.w	sl, #0
 8022c30:	dd05      	ble.n	8022c3e <_dtoa_r+0x796>
 8022c32:	4652      	mov	r2, sl
 8022c34:	9901      	ldr	r1, [sp, #4]
 8022c36:	4620      	mov	r0, r4
 8022c38:	f000 fe3e 	bl	80238b8 <__lshift>
 8022c3c:	9001      	str	r0, [sp, #4]
 8022c3e:	9b07      	ldr	r3, [sp, #28]
 8022c40:	2b00      	cmp	r3, #0
 8022c42:	dd05      	ble.n	8022c50 <_dtoa_r+0x7a8>
 8022c44:	4629      	mov	r1, r5
 8022c46:	461a      	mov	r2, r3
 8022c48:	4620      	mov	r0, r4
 8022c4a:	f000 fe35 	bl	80238b8 <__lshift>
 8022c4e:	4605      	mov	r5, r0
 8022c50:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8022c52:	b353      	cbz	r3, 8022caa <_dtoa_r+0x802>
 8022c54:	4629      	mov	r1, r5
 8022c56:	9801      	ldr	r0, [sp, #4]
 8022c58:	f000 fe82 	bl	8023960 <__mcmp>
 8022c5c:	2800      	cmp	r0, #0
 8022c5e:	da24      	bge.n	8022caa <_dtoa_r+0x802>
 8022c60:	2300      	movs	r3, #0
 8022c62:	220a      	movs	r2, #10
 8022c64:	9901      	ldr	r1, [sp, #4]
 8022c66:	4620      	mov	r0, r4
 8022c68:	f000 fcaf 	bl	80235ca <__multadd>
 8022c6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022c6e:	9001      	str	r0, [sp, #4]
 8022c70:	f10b 3bff 	add.w	fp, fp, #4294967295
 8022c74:	2b00      	cmp	r3, #0
 8022c76:	f000 8142 	beq.w	8022efe <_dtoa_r+0xa56>
 8022c7a:	2300      	movs	r3, #0
 8022c7c:	4639      	mov	r1, r7
 8022c7e:	220a      	movs	r2, #10
 8022c80:	4620      	mov	r0, r4
 8022c82:	f000 fca2 	bl	80235ca <__multadd>
 8022c86:	9b06      	ldr	r3, [sp, #24]
 8022c88:	2b00      	cmp	r3, #0
 8022c8a:	4607      	mov	r7, r0
 8022c8c:	dc4b      	bgt.n	8022d26 <_dtoa_r+0x87e>
 8022c8e:	9b08      	ldr	r3, [sp, #32]
 8022c90:	2b02      	cmp	r3, #2
 8022c92:	dd48      	ble.n	8022d26 <_dtoa_r+0x87e>
 8022c94:	e011      	b.n	8022cba <_dtoa_r+0x812>
 8022c96:	d0c9      	beq.n	8022c2c <_dtoa_r+0x784>
 8022c98:	9a07      	ldr	r2, [sp, #28]
 8022c9a:	331c      	adds	r3, #28
 8022c9c:	441a      	add	r2, r3
 8022c9e:	449a      	add	sl, r3
 8022ca0:	441e      	add	r6, r3
 8022ca2:	4613      	mov	r3, r2
 8022ca4:	e7c1      	b.n	8022c2a <_dtoa_r+0x782>
 8022ca6:	4603      	mov	r3, r0
 8022ca8:	e7f6      	b.n	8022c98 <_dtoa_r+0x7f0>
 8022caa:	f1b9 0f00 	cmp.w	r9, #0
 8022cae:	dc34      	bgt.n	8022d1a <_dtoa_r+0x872>
 8022cb0:	9b08      	ldr	r3, [sp, #32]
 8022cb2:	2b02      	cmp	r3, #2
 8022cb4:	dd31      	ble.n	8022d1a <_dtoa_r+0x872>
 8022cb6:	f8cd 9018 	str.w	r9, [sp, #24]
 8022cba:	9b06      	ldr	r3, [sp, #24]
 8022cbc:	b963      	cbnz	r3, 8022cd8 <_dtoa_r+0x830>
 8022cbe:	4629      	mov	r1, r5
 8022cc0:	2205      	movs	r2, #5
 8022cc2:	4620      	mov	r0, r4
 8022cc4:	f000 fc81 	bl	80235ca <__multadd>
 8022cc8:	4601      	mov	r1, r0
 8022cca:	4605      	mov	r5, r0
 8022ccc:	9801      	ldr	r0, [sp, #4]
 8022cce:	f000 fe47 	bl	8023960 <__mcmp>
 8022cd2:	2800      	cmp	r0, #0
 8022cd4:	f73f adfc 	bgt.w	80228d0 <_dtoa_r+0x428>
 8022cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8022cda:	9e04      	ldr	r6, [sp, #16]
 8022cdc:	ea6f 0b03 	mvn.w	fp, r3
 8022ce0:	f04f 0900 	mov.w	r9, #0
 8022ce4:	4629      	mov	r1, r5
 8022ce6:	4620      	mov	r0, r4
 8022ce8:	f000 fc58 	bl	802359c <_Bfree>
 8022cec:	2f00      	cmp	r7, #0
 8022cee:	f43f aebb 	beq.w	8022a68 <_dtoa_r+0x5c0>
 8022cf2:	f1b9 0f00 	cmp.w	r9, #0
 8022cf6:	d005      	beq.n	8022d04 <_dtoa_r+0x85c>
 8022cf8:	45b9      	cmp	r9, r7
 8022cfa:	d003      	beq.n	8022d04 <_dtoa_r+0x85c>
 8022cfc:	4649      	mov	r1, r9
 8022cfe:	4620      	mov	r0, r4
 8022d00:	f000 fc4c 	bl	802359c <_Bfree>
 8022d04:	4639      	mov	r1, r7
 8022d06:	4620      	mov	r0, r4
 8022d08:	f000 fc48 	bl	802359c <_Bfree>
 8022d0c:	e6ac      	b.n	8022a68 <_dtoa_r+0x5c0>
 8022d0e:	2500      	movs	r5, #0
 8022d10:	462f      	mov	r7, r5
 8022d12:	e7e1      	b.n	8022cd8 <_dtoa_r+0x830>
 8022d14:	469b      	mov	fp, r3
 8022d16:	462f      	mov	r7, r5
 8022d18:	e5da      	b.n	80228d0 <_dtoa_r+0x428>
 8022d1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022d1c:	f8cd 9018 	str.w	r9, [sp, #24]
 8022d20:	2b00      	cmp	r3, #0
 8022d22:	f000 80f3 	beq.w	8022f0c <_dtoa_r+0xa64>
 8022d26:	2e00      	cmp	r6, #0
 8022d28:	dd05      	ble.n	8022d36 <_dtoa_r+0x88e>
 8022d2a:	4639      	mov	r1, r7
 8022d2c:	4632      	mov	r2, r6
 8022d2e:	4620      	mov	r0, r4
 8022d30:	f000 fdc2 	bl	80238b8 <__lshift>
 8022d34:	4607      	mov	r7, r0
 8022d36:	f1b8 0f00 	cmp.w	r8, #0
 8022d3a:	d04c      	beq.n	8022dd6 <_dtoa_r+0x92e>
 8022d3c:	6879      	ldr	r1, [r7, #4]
 8022d3e:	4620      	mov	r0, r4
 8022d40:	f000 fbf8 	bl	8023534 <_Balloc>
 8022d44:	693a      	ldr	r2, [r7, #16]
 8022d46:	3202      	adds	r2, #2
 8022d48:	4606      	mov	r6, r0
 8022d4a:	0092      	lsls	r2, r2, #2
 8022d4c:	f107 010c 	add.w	r1, r7, #12
 8022d50:	300c      	adds	r0, #12
 8022d52:	f7fc ff1c 	bl	801fb8e <memcpy>
 8022d56:	2201      	movs	r2, #1
 8022d58:	4631      	mov	r1, r6
 8022d5a:	4620      	mov	r0, r4
 8022d5c:	f000 fdac 	bl	80238b8 <__lshift>
 8022d60:	9b02      	ldr	r3, [sp, #8]
 8022d62:	f8dd a010 	ldr.w	sl, [sp, #16]
 8022d66:	f003 0301 	and.w	r3, r3, #1
 8022d6a:	46b9      	mov	r9, r7
 8022d6c:	9307      	str	r3, [sp, #28]
 8022d6e:	4607      	mov	r7, r0
 8022d70:	4629      	mov	r1, r5
 8022d72:	9801      	ldr	r0, [sp, #4]
 8022d74:	f7ff fb0a 	bl	802238c <quorem>
 8022d78:	4649      	mov	r1, r9
 8022d7a:	4606      	mov	r6, r0
 8022d7c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8022d80:	9801      	ldr	r0, [sp, #4]
 8022d82:	f000 fded 	bl	8023960 <__mcmp>
 8022d86:	463a      	mov	r2, r7
 8022d88:	9002      	str	r0, [sp, #8]
 8022d8a:	4629      	mov	r1, r5
 8022d8c:	4620      	mov	r0, r4
 8022d8e:	f000 fe01 	bl	8023994 <__mdiff>
 8022d92:	68c3      	ldr	r3, [r0, #12]
 8022d94:	4602      	mov	r2, r0
 8022d96:	bb03      	cbnz	r3, 8022dda <_dtoa_r+0x932>
 8022d98:	4601      	mov	r1, r0
 8022d9a:	9009      	str	r0, [sp, #36]	; 0x24
 8022d9c:	9801      	ldr	r0, [sp, #4]
 8022d9e:	f000 fddf 	bl	8023960 <__mcmp>
 8022da2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8022da4:	4603      	mov	r3, r0
 8022da6:	4611      	mov	r1, r2
 8022da8:	4620      	mov	r0, r4
 8022daa:	9309      	str	r3, [sp, #36]	; 0x24
 8022dac:	f000 fbf6 	bl	802359c <_Bfree>
 8022db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022db2:	b9a3      	cbnz	r3, 8022dde <_dtoa_r+0x936>
 8022db4:	9a08      	ldr	r2, [sp, #32]
 8022db6:	b992      	cbnz	r2, 8022dde <_dtoa_r+0x936>
 8022db8:	9a07      	ldr	r2, [sp, #28]
 8022dba:	b982      	cbnz	r2, 8022dde <_dtoa_r+0x936>
 8022dbc:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8022dc0:	d029      	beq.n	8022e16 <_dtoa_r+0x96e>
 8022dc2:	9b02      	ldr	r3, [sp, #8]
 8022dc4:	2b00      	cmp	r3, #0
 8022dc6:	dd01      	ble.n	8022dcc <_dtoa_r+0x924>
 8022dc8:	f106 0831 	add.w	r8, r6, #49	; 0x31
 8022dcc:	f10a 0601 	add.w	r6, sl, #1
 8022dd0:	f88a 8000 	strb.w	r8, [sl]
 8022dd4:	e786      	b.n	8022ce4 <_dtoa_r+0x83c>
 8022dd6:	4638      	mov	r0, r7
 8022dd8:	e7c2      	b.n	8022d60 <_dtoa_r+0x8b8>
 8022dda:	2301      	movs	r3, #1
 8022ddc:	e7e3      	b.n	8022da6 <_dtoa_r+0x8fe>
 8022dde:	9a02      	ldr	r2, [sp, #8]
 8022de0:	2a00      	cmp	r2, #0
 8022de2:	db04      	blt.n	8022dee <_dtoa_r+0x946>
 8022de4:	d124      	bne.n	8022e30 <_dtoa_r+0x988>
 8022de6:	9a08      	ldr	r2, [sp, #32]
 8022de8:	bb12      	cbnz	r2, 8022e30 <_dtoa_r+0x988>
 8022dea:	9a07      	ldr	r2, [sp, #28]
 8022dec:	bb02      	cbnz	r2, 8022e30 <_dtoa_r+0x988>
 8022dee:	2b00      	cmp	r3, #0
 8022df0:	ddec      	ble.n	8022dcc <_dtoa_r+0x924>
 8022df2:	2201      	movs	r2, #1
 8022df4:	9901      	ldr	r1, [sp, #4]
 8022df6:	4620      	mov	r0, r4
 8022df8:	f000 fd5e 	bl	80238b8 <__lshift>
 8022dfc:	4629      	mov	r1, r5
 8022dfe:	9001      	str	r0, [sp, #4]
 8022e00:	f000 fdae 	bl	8023960 <__mcmp>
 8022e04:	2800      	cmp	r0, #0
 8022e06:	dc03      	bgt.n	8022e10 <_dtoa_r+0x968>
 8022e08:	d1e0      	bne.n	8022dcc <_dtoa_r+0x924>
 8022e0a:	f018 0f01 	tst.w	r8, #1
 8022e0e:	d0dd      	beq.n	8022dcc <_dtoa_r+0x924>
 8022e10:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8022e14:	d1d8      	bne.n	8022dc8 <_dtoa_r+0x920>
 8022e16:	2339      	movs	r3, #57	; 0x39
 8022e18:	f10a 0601 	add.w	r6, sl, #1
 8022e1c:	f88a 3000 	strb.w	r3, [sl]
 8022e20:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8022e24:	2b39      	cmp	r3, #57	; 0x39
 8022e26:	f106 32ff 	add.w	r2, r6, #4294967295
 8022e2a:	d04c      	beq.n	8022ec6 <_dtoa_r+0xa1e>
 8022e2c:	3301      	adds	r3, #1
 8022e2e:	e051      	b.n	8022ed4 <_dtoa_r+0xa2c>
 8022e30:	2b00      	cmp	r3, #0
 8022e32:	f10a 0601 	add.w	r6, sl, #1
 8022e36:	dd05      	ble.n	8022e44 <_dtoa_r+0x99c>
 8022e38:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8022e3c:	d0eb      	beq.n	8022e16 <_dtoa_r+0x96e>
 8022e3e:	f108 0801 	add.w	r8, r8, #1
 8022e42:	e7c5      	b.n	8022dd0 <_dtoa_r+0x928>
 8022e44:	9b04      	ldr	r3, [sp, #16]
 8022e46:	9a06      	ldr	r2, [sp, #24]
 8022e48:	f806 8c01 	strb.w	r8, [r6, #-1]
 8022e4c:	1af3      	subs	r3, r6, r3
 8022e4e:	4293      	cmp	r3, r2
 8022e50:	d021      	beq.n	8022e96 <_dtoa_r+0x9ee>
 8022e52:	2300      	movs	r3, #0
 8022e54:	220a      	movs	r2, #10
 8022e56:	9901      	ldr	r1, [sp, #4]
 8022e58:	4620      	mov	r0, r4
 8022e5a:	f000 fbb6 	bl	80235ca <__multadd>
 8022e5e:	45b9      	cmp	r9, r7
 8022e60:	9001      	str	r0, [sp, #4]
 8022e62:	f04f 0300 	mov.w	r3, #0
 8022e66:	f04f 020a 	mov.w	r2, #10
 8022e6a:	4649      	mov	r1, r9
 8022e6c:	4620      	mov	r0, r4
 8022e6e:	d105      	bne.n	8022e7c <_dtoa_r+0x9d4>
 8022e70:	f000 fbab 	bl	80235ca <__multadd>
 8022e74:	4681      	mov	r9, r0
 8022e76:	4607      	mov	r7, r0
 8022e78:	46b2      	mov	sl, r6
 8022e7a:	e779      	b.n	8022d70 <_dtoa_r+0x8c8>
 8022e7c:	f000 fba5 	bl	80235ca <__multadd>
 8022e80:	4639      	mov	r1, r7
 8022e82:	4681      	mov	r9, r0
 8022e84:	2300      	movs	r3, #0
 8022e86:	220a      	movs	r2, #10
 8022e88:	4620      	mov	r0, r4
 8022e8a:	f000 fb9e 	bl	80235ca <__multadd>
 8022e8e:	4607      	mov	r7, r0
 8022e90:	e7f2      	b.n	8022e78 <_dtoa_r+0x9d0>
 8022e92:	f04f 0900 	mov.w	r9, #0
 8022e96:	2201      	movs	r2, #1
 8022e98:	9901      	ldr	r1, [sp, #4]
 8022e9a:	4620      	mov	r0, r4
 8022e9c:	f000 fd0c 	bl	80238b8 <__lshift>
 8022ea0:	4629      	mov	r1, r5
 8022ea2:	9001      	str	r0, [sp, #4]
 8022ea4:	f000 fd5c 	bl	8023960 <__mcmp>
 8022ea8:	2800      	cmp	r0, #0
 8022eaa:	dcb9      	bgt.n	8022e20 <_dtoa_r+0x978>
 8022eac:	d102      	bne.n	8022eb4 <_dtoa_r+0xa0c>
 8022eae:	f018 0f01 	tst.w	r8, #1
 8022eb2:	d1b5      	bne.n	8022e20 <_dtoa_r+0x978>
 8022eb4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8022eb8:	2b30      	cmp	r3, #48	; 0x30
 8022eba:	f106 32ff 	add.w	r2, r6, #4294967295
 8022ebe:	f47f af11 	bne.w	8022ce4 <_dtoa_r+0x83c>
 8022ec2:	4616      	mov	r6, r2
 8022ec4:	e7f6      	b.n	8022eb4 <_dtoa_r+0xa0c>
 8022ec6:	9b04      	ldr	r3, [sp, #16]
 8022ec8:	4293      	cmp	r3, r2
 8022eca:	d105      	bne.n	8022ed8 <_dtoa_r+0xa30>
 8022ecc:	9a04      	ldr	r2, [sp, #16]
 8022ece:	f10b 0b01 	add.w	fp, fp, #1
 8022ed2:	2331      	movs	r3, #49	; 0x31
 8022ed4:	7013      	strb	r3, [r2, #0]
 8022ed6:	e705      	b.n	8022ce4 <_dtoa_r+0x83c>
 8022ed8:	4616      	mov	r6, r2
 8022eda:	e7a1      	b.n	8022e20 <_dtoa_r+0x978>
 8022edc:	4b16      	ldr	r3, [pc, #88]	; (8022f38 <_dtoa_r+0xa90>)
 8022ede:	f7ff bb48 	b.w	8022572 <_dtoa_r+0xca>
 8022ee2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8022ee4:	2b00      	cmp	r3, #0
 8022ee6:	f47f ab23 	bne.w	8022530 <_dtoa_r+0x88>
 8022eea:	4b14      	ldr	r3, [pc, #80]	; (8022f3c <_dtoa_r+0xa94>)
 8022eec:	f7ff bb41 	b.w	8022572 <_dtoa_r+0xca>
 8022ef0:	9b08      	ldr	r3, [sp, #32]
 8022ef2:	2b01      	cmp	r3, #1
 8022ef4:	f77f ae3b 	ble.w	8022b6e <_dtoa_r+0x6c6>
 8022ef8:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8022efc:	e64f      	b.n	8022b9e <_dtoa_r+0x6f6>
 8022efe:	9b06      	ldr	r3, [sp, #24]
 8022f00:	2b00      	cmp	r3, #0
 8022f02:	dc03      	bgt.n	8022f0c <_dtoa_r+0xa64>
 8022f04:	9b08      	ldr	r3, [sp, #32]
 8022f06:	2b02      	cmp	r3, #2
 8022f08:	f73f aed7 	bgt.w	8022cba <_dtoa_r+0x812>
 8022f0c:	9e04      	ldr	r6, [sp, #16]
 8022f0e:	9801      	ldr	r0, [sp, #4]
 8022f10:	4629      	mov	r1, r5
 8022f12:	f7ff fa3b 	bl	802238c <quorem>
 8022f16:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8022f1a:	f806 8b01 	strb.w	r8, [r6], #1
 8022f1e:	9b04      	ldr	r3, [sp, #16]
 8022f20:	9a06      	ldr	r2, [sp, #24]
 8022f22:	1af3      	subs	r3, r6, r3
 8022f24:	429a      	cmp	r2, r3
 8022f26:	ddb4      	ble.n	8022e92 <_dtoa_r+0x9ea>
 8022f28:	2300      	movs	r3, #0
 8022f2a:	220a      	movs	r2, #10
 8022f2c:	9901      	ldr	r1, [sp, #4]
 8022f2e:	4620      	mov	r0, r4
 8022f30:	f000 fb4b 	bl	80235ca <__multadd>
 8022f34:	9001      	str	r0, [sp, #4]
 8022f36:	e7ea      	b.n	8022f0e <_dtoa_r+0xa66>
 8022f38:	0804009b 	.word	0x0804009b
 8022f3c:	0803ff09 	.word	0x0803ff09

08022f40 <__sflush_r>:
 8022f40:	898a      	ldrh	r2, [r1, #12]
 8022f42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022f46:	4605      	mov	r5, r0
 8022f48:	0710      	lsls	r0, r2, #28
 8022f4a:	460c      	mov	r4, r1
 8022f4c:	d458      	bmi.n	8023000 <__sflush_r+0xc0>
 8022f4e:	684b      	ldr	r3, [r1, #4]
 8022f50:	2b00      	cmp	r3, #0
 8022f52:	dc05      	bgt.n	8022f60 <__sflush_r+0x20>
 8022f54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8022f56:	2b00      	cmp	r3, #0
 8022f58:	dc02      	bgt.n	8022f60 <__sflush_r+0x20>
 8022f5a:	2000      	movs	r0, #0
 8022f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022f60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8022f62:	2e00      	cmp	r6, #0
 8022f64:	d0f9      	beq.n	8022f5a <__sflush_r+0x1a>
 8022f66:	2300      	movs	r3, #0
 8022f68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8022f6c:	682f      	ldr	r7, [r5, #0]
 8022f6e:	6a21      	ldr	r1, [r4, #32]
 8022f70:	602b      	str	r3, [r5, #0]
 8022f72:	d032      	beq.n	8022fda <__sflush_r+0x9a>
 8022f74:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8022f76:	89a3      	ldrh	r3, [r4, #12]
 8022f78:	075a      	lsls	r2, r3, #29
 8022f7a:	d505      	bpl.n	8022f88 <__sflush_r+0x48>
 8022f7c:	6863      	ldr	r3, [r4, #4]
 8022f7e:	1ac0      	subs	r0, r0, r3
 8022f80:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8022f82:	b10b      	cbz	r3, 8022f88 <__sflush_r+0x48>
 8022f84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8022f86:	1ac0      	subs	r0, r0, r3
 8022f88:	2300      	movs	r3, #0
 8022f8a:	4602      	mov	r2, r0
 8022f8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8022f8e:	6a21      	ldr	r1, [r4, #32]
 8022f90:	4628      	mov	r0, r5
 8022f92:	47b0      	blx	r6
 8022f94:	1c43      	adds	r3, r0, #1
 8022f96:	89a3      	ldrh	r3, [r4, #12]
 8022f98:	d106      	bne.n	8022fa8 <__sflush_r+0x68>
 8022f9a:	6829      	ldr	r1, [r5, #0]
 8022f9c:	291d      	cmp	r1, #29
 8022f9e:	d848      	bhi.n	8023032 <__sflush_r+0xf2>
 8022fa0:	4a29      	ldr	r2, [pc, #164]	; (8023048 <__sflush_r+0x108>)
 8022fa2:	40ca      	lsrs	r2, r1
 8022fa4:	07d6      	lsls	r6, r2, #31
 8022fa6:	d544      	bpl.n	8023032 <__sflush_r+0xf2>
 8022fa8:	2200      	movs	r2, #0
 8022faa:	6062      	str	r2, [r4, #4]
 8022fac:	04d9      	lsls	r1, r3, #19
 8022fae:	6922      	ldr	r2, [r4, #16]
 8022fb0:	6022      	str	r2, [r4, #0]
 8022fb2:	d504      	bpl.n	8022fbe <__sflush_r+0x7e>
 8022fb4:	1c42      	adds	r2, r0, #1
 8022fb6:	d101      	bne.n	8022fbc <__sflush_r+0x7c>
 8022fb8:	682b      	ldr	r3, [r5, #0]
 8022fba:	b903      	cbnz	r3, 8022fbe <__sflush_r+0x7e>
 8022fbc:	6560      	str	r0, [r4, #84]	; 0x54
 8022fbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8022fc0:	602f      	str	r7, [r5, #0]
 8022fc2:	2900      	cmp	r1, #0
 8022fc4:	d0c9      	beq.n	8022f5a <__sflush_r+0x1a>
 8022fc6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8022fca:	4299      	cmp	r1, r3
 8022fcc:	d002      	beq.n	8022fd4 <__sflush_r+0x94>
 8022fce:	4628      	mov	r0, r5
 8022fd0:	f7fd f89e 	bl	8020110 <_free_r>
 8022fd4:	2000      	movs	r0, #0
 8022fd6:	6360      	str	r0, [r4, #52]	; 0x34
 8022fd8:	e7c0      	b.n	8022f5c <__sflush_r+0x1c>
 8022fda:	2301      	movs	r3, #1
 8022fdc:	4628      	mov	r0, r5
 8022fde:	47b0      	blx	r6
 8022fe0:	1c41      	adds	r1, r0, #1
 8022fe2:	d1c8      	bne.n	8022f76 <__sflush_r+0x36>
 8022fe4:	682b      	ldr	r3, [r5, #0]
 8022fe6:	2b00      	cmp	r3, #0
 8022fe8:	d0c5      	beq.n	8022f76 <__sflush_r+0x36>
 8022fea:	2b1d      	cmp	r3, #29
 8022fec:	d001      	beq.n	8022ff2 <__sflush_r+0xb2>
 8022fee:	2b16      	cmp	r3, #22
 8022ff0:	d101      	bne.n	8022ff6 <__sflush_r+0xb6>
 8022ff2:	602f      	str	r7, [r5, #0]
 8022ff4:	e7b1      	b.n	8022f5a <__sflush_r+0x1a>
 8022ff6:	89a3      	ldrh	r3, [r4, #12]
 8022ff8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022ffc:	81a3      	strh	r3, [r4, #12]
 8022ffe:	e7ad      	b.n	8022f5c <__sflush_r+0x1c>
 8023000:	690f      	ldr	r7, [r1, #16]
 8023002:	2f00      	cmp	r7, #0
 8023004:	d0a9      	beq.n	8022f5a <__sflush_r+0x1a>
 8023006:	0793      	lsls	r3, r2, #30
 8023008:	680e      	ldr	r6, [r1, #0]
 802300a:	bf08      	it	eq
 802300c:	694b      	ldreq	r3, [r1, #20]
 802300e:	600f      	str	r7, [r1, #0]
 8023010:	bf18      	it	ne
 8023012:	2300      	movne	r3, #0
 8023014:	eba6 0807 	sub.w	r8, r6, r7
 8023018:	608b      	str	r3, [r1, #8]
 802301a:	f1b8 0f00 	cmp.w	r8, #0
 802301e:	dd9c      	ble.n	8022f5a <__sflush_r+0x1a>
 8023020:	4643      	mov	r3, r8
 8023022:	463a      	mov	r2, r7
 8023024:	6a21      	ldr	r1, [r4, #32]
 8023026:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8023028:	4628      	mov	r0, r5
 802302a:	47b0      	blx	r6
 802302c:	2800      	cmp	r0, #0
 802302e:	dc06      	bgt.n	802303e <__sflush_r+0xfe>
 8023030:	89a3      	ldrh	r3, [r4, #12]
 8023032:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8023036:	81a3      	strh	r3, [r4, #12]
 8023038:	f04f 30ff 	mov.w	r0, #4294967295
 802303c:	e78e      	b.n	8022f5c <__sflush_r+0x1c>
 802303e:	4407      	add	r7, r0
 8023040:	eba8 0800 	sub.w	r8, r8, r0
 8023044:	e7e9      	b.n	802301a <__sflush_r+0xda>
 8023046:	bf00      	nop
 8023048:	20400001 	.word	0x20400001

0802304c <_fflush_r>:
 802304c:	b538      	push	{r3, r4, r5, lr}
 802304e:	690b      	ldr	r3, [r1, #16]
 8023050:	4605      	mov	r5, r0
 8023052:	460c      	mov	r4, r1
 8023054:	b1db      	cbz	r3, 802308e <_fflush_r+0x42>
 8023056:	b118      	cbz	r0, 8023060 <_fflush_r+0x14>
 8023058:	6983      	ldr	r3, [r0, #24]
 802305a:	b90b      	cbnz	r3, 8023060 <_fflush_r+0x14>
 802305c:	f000 f860 	bl	8023120 <__sinit>
 8023060:	4b0c      	ldr	r3, [pc, #48]	; (8023094 <_fflush_r+0x48>)
 8023062:	429c      	cmp	r4, r3
 8023064:	d109      	bne.n	802307a <_fflush_r+0x2e>
 8023066:	686c      	ldr	r4, [r5, #4]
 8023068:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802306c:	b17b      	cbz	r3, 802308e <_fflush_r+0x42>
 802306e:	4621      	mov	r1, r4
 8023070:	4628      	mov	r0, r5
 8023072:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8023076:	f7ff bf63 	b.w	8022f40 <__sflush_r>
 802307a:	4b07      	ldr	r3, [pc, #28]	; (8023098 <_fflush_r+0x4c>)
 802307c:	429c      	cmp	r4, r3
 802307e:	d101      	bne.n	8023084 <_fflush_r+0x38>
 8023080:	68ac      	ldr	r4, [r5, #8]
 8023082:	e7f1      	b.n	8023068 <_fflush_r+0x1c>
 8023084:	4b05      	ldr	r3, [pc, #20]	; (802309c <_fflush_r+0x50>)
 8023086:	429c      	cmp	r4, r3
 8023088:	bf08      	it	eq
 802308a:	68ec      	ldreq	r4, [r5, #12]
 802308c:	e7ec      	b.n	8023068 <_fflush_r+0x1c>
 802308e:	2000      	movs	r0, #0
 8023090:	bd38      	pop	{r3, r4, r5, pc}
 8023092:	bf00      	nop
 8023094:	0803ff38 	.word	0x0803ff38
 8023098:	0803ff58 	.word	0x0803ff58
 802309c:	0803ff18 	.word	0x0803ff18

080230a0 <std>:
 80230a0:	2300      	movs	r3, #0
 80230a2:	b510      	push	{r4, lr}
 80230a4:	4604      	mov	r4, r0
 80230a6:	e9c0 3300 	strd	r3, r3, [r0]
 80230aa:	6083      	str	r3, [r0, #8]
 80230ac:	8181      	strh	r1, [r0, #12]
 80230ae:	6643      	str	r3, [r0, #100]	; 0x64
 80230b0:	81c2      	strh	r2, [r0, #14]
 80230b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80230b6:	6183      	str	r3, [r0, #24]
 80230b8:	4619      	mov	r1, r3
 80230ba:	2208      	movs	r2, #8
 80230bc:	305c      	adds	r0, #92	; 0x5c
 80230be:	f7fc fd8a 	bl	801fbd6 <memset>
 80230c2:	4b05      	ldr	r3, [pc, #20]	; (80230d8 <std+0x38>)
 80230c4:	6263      	str	r3, [r4, #36]	; 0x24
 80230c6:	4b05      	ldr	r3, [pc, #20]	; (80230dc <std+0x3c>)
 80230c8:	62a3      	str	r3, [r4, #40]	; 0x28
 80230ca:	4b05      	ldr	r3, [pc, #20]	; (80230e0 <std+0x40>)
 80230cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80230ce:	4b05      	ldr	r3, [pc, #20]	; (80230e4 <std+0x44>)
 80230d0:	6224      	str	r4, [r4, #32]
 80230d2:	6323      	str	r3, [r4, #48]	; 0x30
 80230d4:	bd10      	pop	{r4, pc}
 80230d6:	bf00      	nop
 80230d8:	08020e1d 	.word	0x08020e1d
 80230dc:	08020e43 	.word	0x08020e43
 80230e0:	08020e7b 	.word	0x08020e7b
 80230e4:	08020e9f 	.word	0x08020e9f

080230e8 <_cleanup_r>:
 80230e8:	4901      	ldr	r1, [pc, #4]	; (80230f0 <_cleanup_r+0x8>)
 80230ea:	f000 b885 	b.w	80231f8 <_fwalk_reent>
 80230ee:	bf00      	nop
 80230f0:	0802304d 	.word	0x0802304d

080230f4 <__sfmoreglue>:
 80230f4:	b570      	push	{r4, r5, r6, lr}
 80230f6:	1e4a      	subs	r2, r1, #1
 80230f8:	2568      	movs	r5, #104	; 0x68
 80230fa:	4355      	muls	r5, r2
 80230fc:	460e      	mov	r6, r1
 80230fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8023102:	f7fd f853 	bl	80201ac <_malloc_r>
 8023106:	4604      	mov	r4, r0
 8023108:	b140      	cbz	r0, 802311c <__sfmoreglue+0x28>
 802310a:	2100      	movs	r1, #0
 802310c:	e9c0 1600 	strd	r1, r6, [r0]
 8023110:	300c      	adds	r0, #12
 8023112:	60a0      	str	r0, [r4, #8]
 8023114:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8023118:	f7fc fd5d 	bl	801fbd6 <memset>
 802311c:	4620      	mov	r0, r4
 802311e:	bd70      	pop	{r4, r5, r6, pc}

08023120 <__sinit>:
 8023120:	6983      	ldr	r3, [r0, #24]
 8023122:	b510      	push	{r4, lr}
 8023124:	4604      	mov	r4, r0
 8023126:	bb33      	cbnz	r3, 8023176 <__sinit+0x56>
 8023128:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 802312c:	6503      	str	r3, [r0, #80]	; 0x50
 802312e:	4b12      	ldr	r3, [pc, #72]	; (8023178 <__sinit+0x58>)
 8023130:	4a12      	ldr	r2, [pc, #72]	; (802317c <__sinit+0x5c>)
 8023132:	681b      	ldr	r3, [r3, #0]
 8023134:	6282      	str	r2, [r0, #40]	; 0x28
 8023136:	4298      	cmp	r0, r3
 8023138:	bf04      	itt	eq
 802313a:	2301      	moveq	r3, #1
 802313c:	6183      	streq	r3, [r0, #24]
 802313e:	f000 f81f 	bl	8023180 <__sfp>
 8023142:	6060      	str	r0, [r4, #4]
 8023144:	4620      	mov	r0, r4
 8023146:	f000 f81b 	bl	8023180 <__sfp>
 802314a:	60a0      	str	r0, [r4, #8]
 802314c:	4620      	mov	r0, r4
 802314e:	f000 f817 	bl	8023180 <__sfp>
 8023152:	2200      	movs	r2, #0
 8023154:	60e0      	str	r0, [r4, #12]
 8023156:	2104      	movs	r1, #4
 8023158:	6860      	ldr	r0, [r4, #4]
 802315a:	f7ff ffa1 	bl	80230a0 <std>
 802315e:	2201      	movs	r2, #1
 8023160:	2109      	movs	r1, #9
 8023162:	68a0      	ldr	r0, [r4, #8]
 8023164:	f7ff ff9c 	bl	80230a0 <std>
 8023168:	2202      	movs	r2, #2
 802316a:	2112      	movs	r1, #18
 802316c:	68e0      	ldr	r0, [r4, #12]
 802316e:	f7ff ff97 	bl	80230a0 <std>
 8023172:	2301      	movs	r3, #1
 8023174:	61a3      	str	r3, [r4, #24]
 8023176:	bd10      	pop	{r4, pc}
 8023178:	0803f9f0 	.word	0x0803f9f0
 802317c:	080230e9 	.word	0x080230e9

08023180 <__sfp>:
 8023180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023182:	4b1b      	ldr	r3, [pc, #108]	; (80231f0 <__sfp+0x70>)
 8023184:	681e      	ldr	r6, [r3, #0]
 8023186:	69b3      	ldr	r3, [r6, #24]
 8023188:	4607      	mov	r7, r0
 802318a:	b913      	cbnz	r3, 8023192 <__sfp+0x12>
 802318c:	4630      	mov	r0, r6
 802318e:	f7ff ffc7 	bl	8023120 <__sinit>
 8023192:	3648      	adds	r6, #72	; 0x48
 8023194:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8023198:	3b01      	subs	r3, #1
 802319a:	d503      	bpl.n	80231a4 <__sfp+0x24>
 802319c:	6833      	ldr	r3, [r6, #0]
 802319e:	b133      	cbz	r3, 80231ae <__sfp+0x2e>
 80231a0:	6836      	ldr	r6, [r6, #0]
 80231a2:	e7f7      	b.n	8023194 <__sfp+0x14>
 80231a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80231a8:	b16d      	cbz	r5, 80231c6 <__sfp+0x46>
 80231aa:	3468      	adds	r4, #104	; 0x68
 80231ac:	e7f4      	b.n	8023198 <__sfp+0x18>
 80231ae:	2104      	movs	r1, #4
 80231b0:	4638      	mov	r0, r7
 80231b2:	f7ff ff9f 	bl	80230f4 <__sfmoreglue>
 80231b6:	6030      	str	r0, [r6, #0]
 80231b8:	2800      	cmp	r0, #0
 80231ba:	d1f1      	bne.n	80231a0 <__sfp+0x20>
 80231bc:	230c      	movs	r3, #12
 80231be:	603b      	str	r3, [r7, #0]
 80231c0:	4604      	mov	r4, r0
 80231c2:	4620      	mov	r0, r4
 80231c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80231c6:	4b0b      	ldr	r3, [pc, #44]	; (80231f4 <__sfp+0x74>)
 80231c8:	6665      	str	r5, [r4, #100]	; 0x64
 80231ca:	e9c4 5500 	strd	r5, r5, [r4]
 80231ce:	60a5      	str	r5, [r4, #8]
 80231d0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80231d4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80231d8:	2208      	movs	r2, #8
 80231da:	4629      	mov	r1, r5
 80231dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80231e0:	f7fc fcf9 	bl	801fbd6 <memset>
 80231e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80231e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80231ec:	e7e9      	b.n	80231c2 <__sfp+0x42>
 80231ee:	bf00      	nop
 80231f0:	0803f9f0 	.word	0x0803f9f0
 80231f4:	ffff0001 	.word	0xffff0001

080231f8 <_fwalk_reent>:
 80231f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80231fc:	4680      	mov	r8, r0
 80231fe:	4689      	mov	r9, r1
 8023200:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8023204:	2600      	movs	r6, #0
 8023206:	b914      	cbnz	r4, 802320e <_fwalk_reent+0x16>
 8023208:	4630      	mov	r0, r6
 802320a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802320e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8023212:	3f01      	subs	r7, #1
 8023214:	d501      	bpl.n	802321a <_fwalk_reent+0x22>
 8023216:	6824      	ldr	r4, [r4, #0]
 8023218:	e7f5      	b.n	8023206 <_fwalk_reent+0xe>
 802321a:	89ab      	ldrh	r3, [r5, #12]
 802321c:	2b01      	cmp	r3, #1
 802321e:	d907      	bls.n	8023230 <_fwalk_reent+0x38>
 8023220:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8023224:	3301      	adds	r3, #1
 8023226:	d003      	beq.n	8023230 <_fwalk_reent+0x38>
 8023228:	4629      	mov	r1, r5
 802322a:	4640      	mov	r0, r8
 802322c:	47c8      	blx	r9
 802322e:	4306      	orrs	r6, r0
 8023230:	3568      	adds	r5, #104	; 0x68
 8023232:	e7ee      	b.n	8023212 <_fwalk_reent+0x1a>

08023234 <_findenv_r>:
 8023234:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023238:	4607      	mov	r7, r0
 802323a:	468b      	mov	fp, r1
 802323c:	4690      	mov	r8, r2
 802323e:	f001 fad1 	bl	80247e4 <__env_lock>
 8023242:	4b19      	ldr	r3, [pc, #100]	; (80232a8 <_findenv_r+0x74>)
 8023244:	681d      	ldr	r5, [r3, #0]
 8023246:	469a      	mov	sl, r3
 8023248:	b13d      	cbz	r5, 802325a <_findenv_r+0x26>
 802324a:	465c      	mov	r4, fp
 802324c:	4623      	mov	r3, r4
 802324e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8023252:	b32a      	cbz	r2, 80232a0 <_findenv_r+0x6c>
 8023254:	2a3d      	cmp	r2, #61	; 0x3d
 8023256:	461c      	mov	r4, r3
 8023258:	d1f8      	bne.n	802324c <_findenv_r+0x18>
 802325a:	4638      	mov	r0, r7
 802325c:	f001 fac3 	bl	80247e6 <__env_unlock>
 8023260:	2000      	movs	r0, #0
 8023262:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023266:	464d      	mov	r5, r9
 8023268:	46a9      	mov	r9, r5
 802326a:	f859 0b04 	ldr.w	r0, [r9], #4
 802326e:	2800      	cmp	r0, #0
 8023270:	d0f3      	beq.n	802325a <_findenv_r+0x26>
 8023272:	4622      	mov	r2, r4
 8023274:	4659      	mov	r1, fp
 8023276:	f7fe fbab 	bl	80219d0 <strncmp>
 802327a:	2800      	cmp	r0, #0
 802327c:	d1f3      	bne.n	8023266 <_findenv_r+0x32>
 802327e:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8023282:	191e      	adds	r6, r3, r4
 8023284:	5d1b      	ldrb	r3, [r3, r4]
 8023286:	2b3d      	cmp	r3, #61	; 0x3d
 8023288:	d1ed      	bne.n	8023266 <_findenv_r+0x32>
 802328a:	f8da 3000 	ldr.w	r3, [sl]
 802328e:	1aed      	subs	r5, r5, r3
 8023290:	10ad      	asrs	r5, r5, #2
 8023292:	4638      	mov	r0, r7
 8023294:	f8c8 5000 	str.w	r5, [r8]
 8023298:	f001 faa5 	bl	80247e6 <__env_unlock>
 802329c:	1c70      	adds	r0, r6, #1
 802329e:	e7e0      	b.n	8023262 <_findenv_r+0x2e>
 80232a0:	eba4 040b 	sub.w	r4, r4, fp
 80232a4:	e7e0      	b.n	8023268 <_findenv_r+0x34>
 80232a6:	bf00      	nop
 80232a8:	20000240 	.word	0x20000240

080232ac <_getenv_r>:
 80232ac:	b507      	push	{r0, r1, r2, lr}
 80232ae:	aa01      	add	r2, sp, #4
 80232b0:	f7ff ffc0 	bl	8023234 <_findenv_r>
 80232b4:	b003      	add	sp, #12
 80232b6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080232bc <__gettzinfo>:
 80232bc:	4800      	ldr	r0, [pc, #0]	; (80232c0 <__gettzinfo+0x4>)
 80232be:	4770      	bx	lr
 80232c0:	20000628 	.word	0x20000628

080232c4 <gmtime_r>:
 80232c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80232c8:	e9d0 8900 	ldrd	r8, r9, [r0]
 80232cc:	460c      	mov	r4, r1
 80232ce:	4a50      	ldr	r2, [pc, #320]	; (8023410 <gmtime_r+0x14c>)
 80232d0:	2300      	movs	r3, #0
 80232d2:	4640      	mov	r0, r8
 80232d4:	4649      	mov	r1, r9
 80232d6:	f7dd f81b 	bl	8000310 <__aeabi_ldivmod>
 80232da:	4a4d      	ldr	r2, [pc, #308]	; (8023410 <gmtime_r+0x14c>)
 80232dc:	f500 262f 	add.w	r6, r0, #716800	; 0xaf000
 80232e0:	2300      	movs	r3, #0
 80232e2:	4640      	mov	r0, r8
 80232e4:	4649      	mov	r1, r9
 80232e6:	f7dd f813 	bl	8000310 <__aeabi_ldivmod>
 80232ea:	2a00      	cmp	r2, #0
 80232ec:	bfbc      	itt	lt
 80232ee:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 80232f2:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 80232f6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80232fa:	fb92 f3f1 	sdiv	r3, r2, r1
 80232fe:	fb01 2213 	mls	r2, r1, r3, r2
 8023302:	f04f 013c 	mov.w	r1, #60	; 0x3c
 8023306:	f606 256c 	addw	r5, r6, #2668	; 0xa6c
 802330a:	60a3      	str	r3, [r4, #8]
 802330c:	bfb8      	it	lt
 802330e:	f606 256b 	addwlt	r5, r6, #2667	; 0xa6b
 8023312:	fb92 f3f1 	sdiv	r3, r2, r1
 8023316:	fb01 2213 	mls	r2, r1, r3, r2
 802331a:	6063      	str	r3, [r4, #4]
 802331c:	6022      	str	r2, [r4, #0]
 802331e:	1ceb      	adds	r3, r5, #3
 8023320:	2207      	movs	r2, #7
 8023322:	fb93 f2f2 	sdiv	r2, r3, r2
 8023326:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 802332a:	1a9b      	subs	r3, r3, r2
 802332c:	bf48      	it	mi
 802332e:	3307      	addmi	r3, #7
 8023330:	2d00      	cmp	r5, #0
 8023332:	61a3      	str	r3, [r4, #24]
 8023334:	bfb8      	it	lt
 8023336:	f5a5 330e 	sublt.w	r3, r5, #145408	; 0x23800
 802333a:	4836      	ldr	r0, [pc, #216]	; (8023414 <gmtime_r+0x150>)
 802333c:	bfae      	itee	ge
 802333e:	fb95 f0f0 	sdivge	r0, r5, r0
 8023342:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 8023346:	fb93 f0f0 	sdivlt	r0, r3, r0
 802334a:	4b33      	ldr	r3, [pc, #204]	; (8023418 <gmtime_r+0x154>)
 802334c:	fb03 5300 	mla	r3, r3, r0, r5
 8023350:	f648 61ac 	movw	r1, #36524	; 0x8eac
 8023354:	fbb3 f1f1 	udiv	r1, r3, r1
 8023358:	4419      	add	r1, r3
 802335a:	f240 57b4 	movw	r7, #1460	; 0x5b4
 802335e:	fbb3 f2f7 	udiv	r2, r3, r7
 8023362:	1a89      	subs	r1, r1, r2
 8023364:	4a2d      	ldr	r2, [pc, #180]	; (802341c <gmtime_r+0x158>)
 8023366:	fbb3 f2f2 	udiv	r2, r3, r2
 802336a:	1a8a      	subs	r2, r1, r2
 802336c:	f648 6194 	movw	r1, #36500	; 0x8e94
 8023370:	fbb2 f1f1 	udiv	r1, r2, r1
 8023374:	440b      	add	r3, r1
 8023376:	f240 166d 	movw	r6, #365	; 0x16d
 802337a:	fbb2 f5f6 	udiv	r5, r2, r6
 802337e:	fbb2 f2f7 	udiv	r2, r2, r7
 8023382:	1a9a      	subs	r2, r3, r2
 8023384:	fb06 2315 	mls	r3, r6, r5, r2
 8023388:	2199      	movs	r1, #153	; 0x99
 802338a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 802338e:	1c5e      	adds	r6, r3, #1
 8023390:	3202      	adds	r2, #2
 8023392:	fbb2 f2f1 	udiv	r2, r2, r1
 8023396:	2a0a      	cmp	r2, #10
 8023398:	fb01 f102 	mul.w	r1, r1, r2
 802339c:	f101 0102 	add.w	r1, r1, #2
 80233a0:	f04f 0705 	mov.w	r7, #5
 80233a4:	fbb1 f1f7 	udiv	r1, r1, r7
 80233a8:	eba6 0101 	sub.w	r1, r6, r1
 80233ac:	bf34      	ite	cc
 80233ae:	2602      	movcc	r6, #2
 80233b0:	f06f 0609 	mvncs.w	r6, #9
 80233b4:	4416      	add	r6, r2
 80233b6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80233ba:	fb02 5000 	mla	r0, r2, r0, r5
 80233be:	2e01      	cmp	r6, #1
 80233c0:	bf98      	it	ls
 80233c2:	3001      	addls	r0, #1
 80233c4:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80233c8:	d30c      	bcc.n	80233e4 <gmtime_r+0x120>
 80233ca:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80233ce:	61e3      	str	r3, [r4, #28]
 80233d0:	f2a0 706c 	subw	r0, r0, #1900	; 0x76c
 80233d4:	2300      	movs	r3, #0
 80233d6:	e9c4 6004 	strd	r6, r0, [r4, #16]
 80233da:	60e1      	str	r1, [r4, #12]
 80233dc:	6223      	str	r3, [r4, #32]
 80233de:	4620      	mov	r0, r4
 80233e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80233e4:	07aa      	lsls	r2, r5, #30
 80233e6:	d105      	bne.n	80233f4 <gmtime_r+0x130>
 80233e8:	2764      	movs	r7, #100	; 0x64
 80233ea:	fbb5 f2f7 	udiv	r2, r5, r7
 80233ee:	fb07 5212 	mls	r2, r7, r2, r5
 80233f2:	b95a      	cbnz	r2, 802340c <gmtime_r+0x148>
 80233f4:	f44f 77c8 	mov.w	r7, #400	; 0x190
 80233f8:	fbb5 f2f7 	udiv	r2, r5, r7
 80233fc:	fb07 5212 	mls	r2, r7, r2, r5
 8023400:	fab2 f282 	clz	r2, r2
 8023404:	0952      	lsrs	r2, r2, #5
 8023406:	333b      	adds	r3, #59	; 0x3b
 8023408:	4413      	add	r3, r2
 802340a:	e7e0      	b.n	80233ce <gmtime_r+0x10a>
 802340c:	2201      	movs	r2, #1
 802340e:	e7fa      	b.n	8023406 <gmtime_r+0x142>
 8023410:	00015180 	.word	0x00015180
 8023414:	00023ab1 	.word	0x00023ab1
 8023418:	fffdc54f 	.word	0xfffdc54f
 802341c:	00023ab0 	.word	0x00023ab0

08023420 <labs>:
 8023420:	2800      	cmp	r0, #0
 8023422:	bfb8      	it	lt
 8023424:	4240      	neglt	r0, r0
 8023426:	4770      	bx	lr

08023428 <_localeconv_r>:
 8023428:	4b04      	ldr	r3, [pc, #16]	; (802343c <_localeconv_r+0x14>)
 802342a:	681b      	ldr	r3, [r3, #0]
 802342c:	6a18      	ldr	r0, [r3, #32]
 802342e:	4b04      	ldr	r3, [pc, #16]	; (8023440 <_localeconv_r+0x18>)
 8023430:	2800      	cmp	r0, #0
 8023432:	bf08      	it	eq
 8023434:	4618      	moveq	r0, r3
 8023436:	30f0      	adds	r0, #240	; 0xf0
 8023438:	4770      	bx	lr
 802343a:	bf00      	nop
 802343c:	20000450 	.word	0x20000450
 8023440:	200004b4 	.word	0x200004b4

08023444 <_lseek_r>:
 8023444:	b538      	push	{r3, r4, r5, lr}
 8023446:	4c07      	ldr	r4, [pc, #28]	; (8023464 <_lseek_r+0x20>)
 8023448:	4605      	mov	r5, r0
 802344a:	4608      	mov	r0, r1
 802344c:	4611      	mov	r1, r2
 802344e:	2200      	movs	r2, #0
 8023450:	6022      	str	r2, [r4, #0]
 8023452:	461a      	mov	r2, r3
 8023454:	f7e1 fab0 	bl	80049b8 <_lseek>
 8023458:	1c43      	adds	r3, r0, #1
 802345a:	d102      	bne.n	8023462 <_lseek_r+0x1e>
 802345c:	6823      	ldr	r3, [r4, #0]
 802345e:	b103      	cbz	r3, 8023462 <_lseek_r+0x1e>
 8023460:	602b      	str	r3, [r5, #0]
 8023462:	bd38      	pop	{r3, r4, r5, pc}
 8023464:	2003e2c8 	.word	0x2003e2c8

08023468 <__swhatbuf_r>:
 8023468:	b570      	push	{r4, r5, r6, lr}
 802346a:	460e      	mov	r6, r1
 802346c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023470:	2900      	cmp	r1, #0
 8023472:	b096      	sub	sp, #88	; 0x58
 8023474:	4614      	mov	r4, r2
 8023476:	461d      	mov	r5, r3
 8023478:	da07      	bge.n	802348a <__swhatbuf_r+0x22>
 802347a:	2300      	movs	r3, #0
 802347c:	602b      	str	r3, [r5, #0]
 802347e:	89b3      	ldrh	r3, [r6, #12]
 8023480:	061a      	lsls	r2, r3, #24
 8023482:	d410      	bmi.n	80234a6 <__swhatbuf_r+0x3e>
 8023484:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023488:	e00e      	b.n	80234a8 <__swhatbuf_r+0x40>
 802348a:	466a      	mov	r2, sp
 802348c:	f001 f9ac 	bl	80247e8 <_fstat_r>
 8023490:	2800      	cmp	r0, #0
 8023492:	dbf2      	blt.n	802347a <__swhatbuf_r+0x12>
 8023494:	9a01      	ldr	r2, [sp, #4]
 8023496:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 802349a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 802349e:	425a      	negs	r2, r3
 80234a0:	415a      	adcs	r2, r3
 80234a2:	602a      	str	r2, [r5, #0]
 80234a4:	e7ee      	b.n	8023484 <__swhatbuf_r+0x1c>
 80234a6:	2340      	movs	r3, #64	; 0x40
 80234a8:	2000      	movs	r0, #0
 80234aa:	6023      	str	r3, [r4, #0]
 80234ac:	b016      	add	sp, #88	; 0x58
 80234ae:	bd70      	pop	{r4, r5, r6, pc}

080234b0 <__smakebuf_r>:
 80234b0:	898b      	ldrh	r3, [r1, #12]
 80234b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80234b4:	079d      	lsls	r5, r3, #30
 80234b6:	4606      	mov	r6, r0
 80234b8:	460c      	mov	r4, r1
 80234ba:	d507      	bpl.n	80234cc <__smakebuf_r+0x1c>
 80234bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80234c0:	6023      	str	r3, [r4, #0]
 80234c2:	6123      	str	r3, [r4, #16]
 80234c4:	2301      	movs	r3, #1
 80234c6:	6163      	str	r3, [r4, #20]
 80234c8:	b002      	add	sp, #8
 80234ca:	bd70      	pop	{r4, r5, r6, pc}
 80234cc:	ab01      	add	r3, sp, #4
 80234ce:	466a      	mov	r2, sp
 80234d0:	f7ff ffca 	bl	8023468 <__swhatbuf_r>
 80234d4:	9900      	ldr	r1, [sp, #0]
 80234d6:	4605      	mov	r5, r0
 80234d8:	4630      	mov	r0, r6
 80234da:	f7fc fe67 	bl	80201ac <_malloc_r>
 80234de:	b948      	cbnz	r0, 80234f4 <__smakebuf_r+0x44>
 80234e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80234e4:	059a      	lsls	r2, r3, #22
 80234e6:	d4ef      	bmi.n	80234c8 <__smakebuf_r+0x18>
 80234e8:	f023 0303 	bic.w	r3, r3, #3
 80234ec:	f043 0302 	orr.w	r3, r3, #2
 80234f0:	81a3      	strh	r3, [r4, #12]
 80234f2:	e7e3      	b.n	80234bc <__smakebuf_r+0xc>
 80234f4:	4b0d      	ldr	r3, [pc, #52]	; (802352c <__smakebuf_r+0x7c>)
 80234f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80234f8:	89a3      	ldrh	r3, [r4, #12]
 80234fa:	6020      	str	r0, [r4, #0]
 80234fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8023500:	81a3      	strh	r3, [r4, #12]
 8023502:	9b00      	ldr	r3, [sp, #0]
 8023504:	6163      	str	r3, [r4, #20]
 8023506:	9b01      	ldr	r3, [sp, #4]
 8023508:	6120      	str	r0, [r4, #16]
 802350a:	b15b      	cbz	r3, 8023524 <__smakebuf_r+0x74>
 802350c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8023510:	4630      	mov	r0, r6
 8023512:	f001 f97b 	bl	802480c <_isatty_r>
 8023516:	b128      	cbz	r0, 8023524 <__smakebuf_r+0x74>
 8023518:	89a3      	ldrh	r3, [r4, #12]
 802351a:	f023 0303 	bic.w	r3, r3, #3
 802351e:	f043 0301 	orr.w	r3, r3, #1
 8023522:	81a3      	strh	r3, [r4, #12]
 8023524:	89a3      	ldrh	r3, [r4, #12]
 8023526:	431d      	orrs	r5, r3
 8023528:	81a5      	strh	r5, [r4, #12]
 802352a:	e7cd      	b.n	80234c8 <__smakebuf_r+0x18>
 802352c:	080230e9 	.word	0x080230e9

08023530 <__malloc_lock>:
 8023530:	4770      	bx	lr

08023532 <__malloc_unlock>:
 8023532:	4770      	bx	lr

08023534 <_Balloc>:
 8023534:	b570      	push	{r4, r5, r6, lr}
 8023536:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8023538:	4604      	mov	r4, r0
 802353a:	460e      	mov	r6, r1
 802353c:	b93d      	cbnz	r5, 802354e <_Balloc+0x1a>
 802353e:	2010      	movs	r0, #16
 8023540:	f7fc faf4 	bl	801fb2c <malloc>
 8023544:	6260      	str	r0, [r4, #36]	; 0x24
 8023546:	e9c0 5501 	strd	r5, r5, [r0, #4]
 802354a:	6005      	str	r5, [r0, #0]
 802354c:	60c5      	str	r5, [r0, #12]
 802354e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8023550:	68eb      	ldr	r3, [r5, #12]
 8023552:	b183      	cbz	r3, 8023576 <_Balloc+0x42>
 8023554:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8023556:	68db      	ldr	r3, [r3, #12]
 8023558:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 802355c:	b9b8      	cbnz	r0, 802358e <_Balloc+0x5a>
 802355e:	2101      	movs	r1, #1
 8023560:	fa01 f506 	lsl.w	r5, r1, r6
 8023564:	1d6a      	adds	r2, r5, #5
 8023566:	0092      	lsls	r2, r2, #2
 8023568:	4620      	mov	r0, r4
 802356a:	f000 fabf 	bl	8023aec <_calloc_r>
 802356e:	b160      	cbz	r0, 802358a <_Balloc+0x56>
 8023570:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8023574:	e00e      	b.n	8023594 <_Balloc+0x60>
 8023576:	2221      	movs	r2, #33	; 0x21
 8023578:	2104      	movs	r1, #4
 802357a:	4620      	mov	r0, r4
 802357c:	f000 fab6 	bl	8023aec <_calloc_r>
 8023580:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8023582:	60e8      	str	r0, [r5, #12]
 8023584:	68db      	ldr	r3, [r3, #12]
 8023586:	2b00      	cmp	r3, #0
 8023588:	d1e4      	bne.n	8023554 <_Balloc+0x20>
 802358a:	2000      	movs	r0, #0
 802358c:	bd70      	pop	{r4, r5, r6, pc}
 802358e:	6802      	ldr	r2, [r0, #0]
 8023590:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8023594:	2300      	movs	r3, #0
 8023596:	e9c0 3303 	strd	r3, r3, [r0, #12]
 802359a:	e7f7      	b.n	802358c <_Balloc+0x58>

0802359c <_Bfree>:
 802359c:	b570      	push	{r4, r5, r6, lr}
 802359e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80235a0:	4606      	mov	r6, r0
 80235a2:	460d      	mov	r5, r1
 80235a4:	b93c      	cbnz	r4, 80235b6 <_Bfree+0x1a>
 80235a6:	2010      	movs	r0, #16
 80235a8:	f7fc fac0 	bl	801fb2c <malloc>
 80235ac:	6270      	str	r0, [r6, #36]	; 0x24
 80235ae:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80235b2:	6004      	str	r4, [r0, #0]
 80235b4:	60c4      	str	r4, [r0, #12]
 80235b6:	b13d      	cbz	r5, 80235c8 <_Bfree+0x2c>
 80235b8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80235ba:	686a      	ldr	r2, [r5, #4]
 80235bc:	68db      	ldr	r3, [r3, #12]
 80235be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80235c2:	6029      	str	r1, [r5, #0]
 80235c4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80235c8:	bd70      	pop	{r4, r5, r6, pc}

080235ca <__multadd>:
 80235ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80235ce:	690d      	ldr	r5, [r1, #16]
 80235d0:	461f      	mov	r7, r3
 80235d2:	4606      	mov	r6, r0
 80235d4:	460c      	mov	r4, r1
 80235d6:	f101 0c14 	add.w	ip, r1, #20
 80235da:	2300      	movs	r3, #0
 80235dc:	f8dc 0000 	ldr.w	r0, [ip]
 80235e0:	b281      	uxth	r1, r0
 80235e2:	fb02 7101 	mla	r1, r2, r1, r7
 80235e6:	0c0f      	lsrs	r7, r1, #16
 80235e8:	0c00      	lsrs	r0, r0, #16
 80235ea:	fb02 7000 	mla	r0, r2, r0, r7
 80235ee:	b289      	uxth	r1, r1
 80235f0:	3301      	adds	r3, #1
 80235f2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80235f6:	429d      	cmp	r5, r3
 80235f8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80235fc:	f84c 1b04 	str.w	r1, [ip], #4
 8023600:	dcec      	bgt.n	80235dc <__multadd+0x12>
 8023602:	b1d7      	cbz	r7, 802363a <__multadd+0x70>
 8023604:	68a3      	ldr	r3, [r4, #8]
 8023606:	42ab      	cmp	r3, r5
 8023608:	dc12      	bgt.n	8023630 <__multadd+0x66>
 802360a:	6861      	ldr	r1, [r4, #4]
 802360c:	4630      	mov	r0, r6
 802360e:	3101      	adds	r1, #1
 8023610:	f7ff ff90 	bl	8023534 <_Balloc>
 8023614:	6922      	ldr	r2, [r4, #16]
 8023616:	3202      	adds	r2, #2
 8023618:	f104 010c 	add.w	r1, r4, #12
 802361c:	4680      	mov	r8, r0
 802361e:	0092      	lsls	r2, r2, #2
 8023620:	300c      	adds	r0, #12
 8023622:	f7fc fab4 	bl	801fb8e <memcpy>
 8023626:	4621      	mov	r1, r4
 8023628:	4630      	mov	r0, r6
 802362a:	f7ff ffb7 	bl	802359c <_Bfree>
 802362e:	4644      	mov	r4, r8
 8023630:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8023634:	3501      	adds	r5, #1
 8023636:	615f      	str	r7, [r3, #20]
 8023638:	6125      	str	r5, [r4, #16]
 802363a:	4620      	mov	r0, r4
 802363c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08023640 <__hi0bits>:
 8023640:	0c02      	lsrs	r2, r0, #16
 8023642:	0412      	lsls	r2, r2, #16
 8023644:	4603      	mov	r3, r0
 8023646:	b9b2      	cbnz	r2, 8023676 <__hi0bits+0x36>
 8023648:	0403      	lsls	r3, r0, #16
 802364a:	2010      	movs	r0, #16
 802364c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8023650:	bf04      	itt	eq
 8023652:	021b      	lsleq	r3, r3, #8
 8023654:	3008      	addeq	r0, #8
 8023656:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 802365a:	bf04      	itt	eq
 802365c:	011b      	lsleq	r3, r3, #4
 802365e:	3004      	addeq	r0, #4
 8023660:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8023664:	bf04      	itt	eq
 8023666:	009b      	lsleq	r3, r3, #2
 8023668:	3002      	addeq	r0, #2
 802366a:	2b00      	cmp	r3, #0
 802366c:	db06      	blt.n	802367c <__hi0bits+0x3c>
 802366e:	005b      	lsls	r3, r3, #1
 8023670:	d503      	bpl.n	802367a <__hi0bits+0x3a>
 8023672:	3001      	adds	r0, #1
 8023674:	4770      	bx	lr
 8023676:	2000      	movs	r0, #0
 8023678:	e7e8      	b.n	802364c <__hi0bits+0xc>
 802367a:	2020      	movs	r0, #32
 802367c:	4770      	bx	lr

0802367e <__lo0bits>:
 802367e:	6803      	ldr	r3, [r0, #0]
 8023680:	f013 0207 	ands.w	r2, r3, #7
 8023684:	4601      	mov	r1, r0
 8023686:	d00b      	beq.n	80236a0 <__lo0bits+0x22>
 8023688:	07da      	lsls	r2, r3, #31
 802368a:	d423      	bmi.n	80236d4 <__lo0bits+0x56>
 802368c:	0798      	lsls	r0, r3, #30
 802368e:	bf49      	itett	mi
 8023690:	085b      	lsrmi	r3, r3, #1
 8023692:	089b      	lsrpl	r3, r3, #2
 8023694:	2001      	movmi	r0, #1
 8023696:	600b      	strmi	r3, [r1, #0]
 8023698:	bf5c      	itt	pl
 802369a:	600b      	strpl	r3, [r1, #0]
 802369c:	2002      	movpl	r0, #2
 802369e:	4770      	bx	lr
 80236a0:	b298      	uxth	r0, r3
 80236a2:	b9a8      	cbnz	r0, 80236d0 <__lo0bits+0x52>
 80236a4:	0c1b      	lsrs	r3, r3, #16
 80236a6:	2010      	movs	r0, #16
 80236a8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80236ac:	bf04      	itt	eq
 80236ae:	0a1b      	lsreq	r3, r3, #8
 80236b0:	3008      	addeq	r0, #8
 80236b2:	071a      	lsls	r2, r3, #28
 80236b4:	bf04      	itt	eq
 80236b6:	091b      	lsreq	r3, r3, #4
 80236b8:	3004      	addeq	r0, #4
 80236ba:	079a      	lsls	r2, r3, #30
 80236bc:	bf04      	itt	eq
 80236be:	089b      	lsreq	r3, r3, #2
 80236c0:	3002      	addeq	r0, #2
 80236c2:	07da      	lsls	r2, r3, #31
 80236c4:	d402      	bmi.n	80236cc <__lo0bits+0x4e>
 80236c6:	085b      	lsrs	r3, r3, #1
 80236c8:	d006      	beq.n	80236d8 <__lo0bits+0x5a>
 80236ca:	3001      	adds	r0, #1
 80236cc:	600b      	str	r3, [r1, #0]
 80236ce:	4770      	bx	lr
 80236d0:	4610      	mov	r0, r2
 80236d2:	e7e9      	b.n	80236a8 <__lo0bits+0x2a>
 80236d4:	2000      	movs	r0, #0
 80236d6:	4770      	bx	lr
 80236d8:	2020      	movs	r0, #32
 80236da:	4770      	bx	lr

080236dc <__i2b>:
 80236dc:	b510      	push	{r4, lr}
 80236de:	460c      	mov	r4, r1
 80236e0:	2101      	movs	r1, #1
 80236e2:	f7ff ff27 	bl	8023534 <_Balloc>
 80236e6:	2201      	movs	r2, #1
 80236e8:	6144      	str	r4, [r0, #20]
 80236ea:	6102      	str	r2, [r0, #16]
 80236ec:	bd10      	pop	{r4, pc}

080236ee <__multiply>:
 80236ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80236f2:	4614      	mov	r4, r2
 80236f4:	690a      	ldr	r2, [r1, #16]
 80236f6:	6923      	ldr	r3, [r4, #16]
 80236f8:	429a      	cmp	r2, r3
 80236fa:	bfb8      	it	lt
 80236fc:	460b      	movlt	r3, r1
 80236fe:	4688      	mov	r8, r1
 8023700:	bfbc      	itt	lt
 8023702:	46a0      	movlt	r8, r4
 8023704:	461c      	movlt	r4, r3
 8023706:	f8d8 7010 	ldr.w	r7, [r8, #16]
 802370a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 802370e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8023712:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8023716:	eb07 0609 	add.w	r6, r7, r9
 802371a:	42b3      	cmp	r3, r6
 802371c:	bfb8      	it	lt
 802371e:	3101      	addlt	r1, #1
 8023720:	f7ff ff08 	bl	8023534 <_Balloc>
 8023724:	f100 0514 	add.w	r5, r0, #20
 8023728:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 802372c:	462b      	mov	r3, r5
 802372e:	2200      	movs	r2, #0
 8023730:	4573      	cmp	r3, lr
 8023732:	d316      	bcc.n	8023762 <__multiply+0x74>
 8023734:	f104 0214 	add.w	r2, r4, #20
 8023738:	f108 0114 	add.w	r1, r8, #20
 802373c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8023740:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8023744:	9300      	str	r3, [sp, #0]
 8023746:	9b00      	ldr	r3, [sp, #0]
 8023748:	9201      	str	r2, [sp, #4]
 802374a:	4293      	cmp	r3, r2
 802374c:	d80c      	bhi.n	8023768 <__multiply+0x7a>
 802374e:	2e00      	cmp	r6, #0
 8023750:	dd03      	ble.n	802375a <__multiply+0x6c>
 8023752:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8023756:	2b00      	cmp	r3, #0
 8023758:	d05d      	beq.n	8023816 <__multiply+0x128>
 802375a:	6106      	str	r6, [r0, #16]
 802375c:	b003      	add	sp, #12
 802375e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023762:	f843 2b04 	str.w	r2, [r3], #4
 8023766:	e7e3      	b.n	8023730 <__multiply+0x42>
 8023768:	f8b2 b000 	ldrh.w	fp, [r2]
 802376c:	f1bb 0f00 	cmp.w	fp, #0
 8023770:	d023      	beq.n	80237ba <__multiply+0xcc>
 8023772:	4689      	mov	r9, r1
 8023774:	46ac      	mov	ip, r5
 8023776:	f04f 0800 	mov.w	r8, #0
 802377a:	f859 4b04 	ldr.w	r4, [r9], #4
 802377e:	f8dc a000 	ldr.w	sl, [ip]
 8023782:	b2a3      	uxth	r3, r4
 8023784:	fa1f fa8a 	uxth.w	sl, sl
 8023788:	fb0b a303 	mla	r3, fp, r3, sl
 802378c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8023790:	f8dc 4000 	ldr.w	r4, [ip]
 8023794:	4443      	add	r3, r8
 8023796:	ea4f 4814 	mov.w	r8, r4, lsr #16
 802379a:	fb0b 840a 	mla	r4, fp, sl, r8
 802379e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80237a2:	46e2      	mov	sl, ip
 80237a4:	b29b      	uxth	r3, r3
 80237a6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80237aa:	454f      	cmp	r7, r9
 80237ac:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80237b0:	f84a 3b04 	str.w	r3, [sl], #4
 80237b4:	d82b      	bhi.n	802380e <__multiply+0x120>
 80237b6:	f8cc 8004 	str.w	r8, [ip, #4]
 80237ba:	9b01      	ldr	r3, [sp, #4]
 80237bc:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80237c0:	3204      	adds	r2, #4
 80237c2:	f1ba 0f00 	cmp.w	sl, #0
 80237c6:	d020      	beq.n	802380a <__multiply+0x11c>
 80237c8:	682b      	ldr	r3, [r5, #0]
 80237ca:	4689      	mov	r9, r1
 80237cc:	46a8      	mov	r8, r5
 80237ce:	f04f 0b00 	mov.w	fp, #0
 80237d2:	f8b9 c000 	ldrh.w	ip, [r9]
 80237d6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80237da:	fb0a 440c 	mla	r4, sl, ip, r4
 80237de:	445c      	add	r4, fp
 80237e0:	46c4      	mov	ip, r8
 80237e2:	b29b      	uxth	r3, r3
 80237e4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80237e8:	f84c 3b04 	str.w	r3, [ip], #4
 80237ec:	f859 3b04 	ldr.w	r3, [r9], #4
 80237f0:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80237f4:	0c1b      	lsrs	r3, r3, #16
 80237f6:	fb0a b303 	mla	r3, sl, r3, fp
 80237fa:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80237fe:	454f      	cmp	r7, r9
 8023800:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8023804:	d805      	bhi.n	8023812 <__multiply+0x124>
 8023806:	f8c8 3004 	str.w	r3, [r8, #4]
 802380a:	3504      	adds	r5, #4
 802380c:	e79b      	b.n	8023746 <__multiply+0x58>
 802380e:	46d4      	mov	ip, sl
 8023810:	e7b3      	b.n	802377a <__multiply+0x8c>
 8023812:	46e0      	mov	r8, ip
 8023814:	e7dd      	b.n	80237d2 <__multiply+0xe4>
 8023816:	3e01      	subs	r6, #1
 8023818:	e799      	b.n	802374e <__multiply+0x60>
	...

0802381c <__pow5mult>:
 802381c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023820:	4615      	mov	r5, r2
 8023822:	f012 0203 	ands.w	r2, r2, #3
 8023826:	4606      	mov	r6, r0
 8023828:	460f      	mov	r7, r1
 802382a:	d007      	beq.n	802383c <__pow5mult+0x20>
 802382c:	3a01      	subs	r2, #1
 802382e:	4c21      	ldr	r4, [pc, #132]	; (80238b4 <__pow5mult+0x98>)
 8023830:	2300      	movs	r3, #0
 8023832:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8023836:	f7ff fec8 	bl	80235ca <__multadd>
 802383a:	4607      	mov	r7, r0
 802383c:	10ad      	asrs	r5, r5, #2
 802383e:	d035      	beq.n	80238ac <__pow5mult+0x90>
 8023840:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8023842:	b93c      	cbnz	r4, 8023854 <__pow5mult+0x38>
 8023844:	2010      	movs	r0, #16
 8023846:	f7fc f971 	bl	801fb2c <malloc>
 802384a:	6270      	str	r0, [r6, #36]	; 0x24
 802384c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8023850:	6004      	str	r4, [r0, #0]
 8023852:	60c4      	str	r4, [r0, #12]
 8023854:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8023858:	f8d8 4008 	ldr.w	r4, [r8, #8]
 802385c:	b94c      	cbnz	r4, 8023872 <__pow5mult+0x56>
 802385e:	f240 2171 	movw	r1, #625	; 0x271
 8023862:	4630      	mov	r0, r6
 8023864:	f7ff ff3a 	bl	80236dc <__i2b>
 8023868:	2300      	movs	r3, #0
 802386a:	f8c8 0008 	str.w	r0, [r8, #8]
 802386e:	4604      	mov	r4, r0
 8023870:	6003      	str	r3, [r0, #0]
 8023872:	f04f 0800 	mov.w	r8, #0
 8023876:	07eb      	lsls	r3, r5, #31
 8023878:	d50a      	bpl.n	8023890 <__pow5mult+0x74>
 802387a:	4639      	mov	r1, r7
 802387c:	4622      	mov	r2, r4
 802387e:	4630      	mov	r0, r6
 8023880:	f7ff ff35 	bl	80236ee <__multiply>
 8023884:	4639      	mov	r1, r7
 8023886:	4681      	mov	r9, r0
 8023888:	4630      	mov	r0, r6
 802388a:	f7ff fe87 	bl	802359c <_Bfree>
 802388e:	464f      	mov	r7, r9
 8023890:	106d      	asrs	r5, r5, #1
 8023892:	d00b      	beq.n	80238ac <__pow5mult+0x90>
 8023894:	6820      	ldr	r0, [r4, #0]
 8023896:	b938      	cbnz	r0, 80238a8 <__pow5mult+0x8c>
 8023898:	4622      	mov	r2, r4
 802389a:	4621      	mov	r1, r4
 802389c:	4630      	mov	r0, r6
 802389e:	f7ff ff26 	bl	80236ee <__multiply>
 80238a2:	6020      	str	r0, [r4, #0]
 80238a4:	f8c0 8000 	str.w	r8, [r0]
 80238a8:	4604      	mov	r4, r0
 80238aa:	e7e4      	b.n	8023876 <__pow5mult+0x5a>
 80238ac:	4638      	mov	r0, r7
 80238ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80238b2:	bf00      	nop
 80238b4:	08040068 	.word	0x08040068

080238b8 <__lshift>:
 80238b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80238bc:	460c      	mov	r4, r1
 80238be:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80238c2:	6923      	ldr	r3, [r4, #16]
 80238c4:	6849      	ldr	r1, [r1, #4]
 80238c6:	eb0a 0903 	add.w	r9, sl, r3
 80238ca:	68a3      	ldr	r3, [r4, #8]
 80238cc:	4607      	mov	r7, r0
 80238ce:	4616      	mov	r6, r2
 80238d0:	f109 0501 	add.w	r5, r9, #1
 80238d4:	42ab      	cmp	r3, r5
 80238d6:	db32      	blt.n	802393e <__lshift+0x86>
 80238d8:	4638      	mov	r0, r7
 80238da:	f7ff fe2b 	bl	8023534 <_Balloc>
 80238de:	2300      	movs	r3, #0
 80238e0:	4680      	mov	r8, r0
 80238e2:	f100 0114 	add.w	r1, r0, #20
 80238e6:	461a      	mov	r2, r3
 80238e8:	4553      	cmp	r3, sl
 80238ea:	db2b      	blt.n	8023944 <__lshift+0x8c>
 80238ec:	6920      	ldr	r0, [r4, #16]
 80238ee:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80238f2:	f104 0314 	add.w	r3, r4, #20
 80238f6:	f016 021f 	ands.w	r2, r6, #31
 80238fa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80238fe:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8023902:	d025      	beq.n	8023950 <__lshift+0x98>
 8023904:	f1c2 0e20 	rsb	lr, r2, #32
 8023908:	2000      	movs	r0, #0
 802390a:	681e      	ldr	r6, [r3, #0]
 802390c:	468a      	mov	sl, r1
 802390e:	4096      	lsls	r6, r2
 8023910:	4330      	orrs	r0, r6
 8023912:	f84a 0b04 	str.w	r0, [sl], #4
 8023916:	f853 0b04 	ldr.w	r0, [r3], #4
 802391a:	459c      	cmp	ip, r3
 802391c:	fa20 f00e 	lsr.w	r0, r0, lr
 8023920:	d814      	bhi.n	802394c <__lshift+0x94>
 8023922:	6048      	str	r0, [r1, #4]
 8023924:	b108      	cbz	r0, 802392a <__lshift+0x72>
 8023926:	f109 0502 	add.w	r5, r9, #2
 802392a:	3d01      	subs	r5, #1
 802392c:	4638      	mov	r0, r7
 802392e:	f8c8 5010 	str.w	r5, [r8, #16]
 8023932:	4621      	mov	r1, r4
 8023934:	f7ff fe32 	bl	802359c <_Bfree>
 8023938:	4640      	mov	r0, r8
 802393a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802393e:	3101      	adds	r1, #1
 8023940:	005b      	lsls	r3, r3, #1
 8023942:	e7c7      	b.n	80238d4 <__lshift+0x1c>
 8023944:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8023948:	3301      	adds	r3, #1
 802394a:	e7cd      	b.n	80238e8 <__lshift+0x30>
 802394c:	4651      	mov	r1, sl
 802394e:	e7dc      	b.n	802390a <__lshift+0x52>
 8023950:	3904      	subs	r1, #4
 8023952:	f853 2b04 	ldr.w	r2, [r3], #4
 8023956:	f841 2f04 	str.w	r2, [r1, #4]!
 802395a:	459c      	cmp	ip, r3
 802395c:	d8f9      	bhi.n	8023952 <__lshift+0x9a>
 802395e:	e7e4      	b.n	802392a <__lshift+0x72>

08023960 <__mcmp>:
 8023960:	6903      	ldr	r3, [r0, #16]
 8023962:	690a      	ldr	r2, [r1, #16]
 8023964:	1a9b      	subs	r3, r3, r2
 8023966:	b530      	push	{r4, r5, lr}
 8023968:	d10c      	bne.n	8023984 <__mcmp+0x24>
 802396a:	0092      	lsls	r2, r2, #2
 802396c:	3014      	adds	r0, #20
 802396e:	3114      	adds	r1, #20
 8023970:	1884      	adds	r4, r0, r2
 8023972:	4411      	add	r1, r2
 8023974:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8023978:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 802397c:	4295      	cmp	r5, r2
 802397e:	d003      	beq.n	8023988 <__mcmp+0x28>
 8023980:	d305      	bcc.n	802398e <__mcmp+0x2e>
 8023982:	2301      	movs	r3, #1
 8023984:	4618      	mov	r0, r3
 8023986:	bd30      	pop	{r4, r5, pc}
 8023988:	42a0      	cmp	r0, r4
 802398a:	d3f3      	bcc.n	8023974 <__mcmp+0x14>
 802398c:	e7fa      	b.n	8023984 <__mcmp+0x24>
 802398e:	f04f 33ff 	mov.w	r3, #4294967295
 8023992:	e7f7      	b.n	8023984 <__mcmp+0x24>

08023994 <__mdiff>:
 8023994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023998:	460d      	mov	r5, r1
 802399a:	4607      	mov	r7, r0
 802399c:	4611      	mov	r1, r2
 802399e:	4628      	mov	r0, r5
 80239a0:	4614      	mov	r4, r2
 80239a2:	f7ff ffdd 	bl	8023960 <__mcmp>
 80239a6:	1e06      	subs	r6, r0, #0
 80239a8:	d108      	bne.n	80239bc <__mdiff+0x28>
 80239aa:	4631      	mov	r1, r6
 80239ac:	4638      	mov	r0, r7
 80239ae:	f7ff fdc1 	bl	8023534 <_Balloc>
 80239b2:	2301      	movs	r3, #1
 80239b4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80239b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80239bc:	bfa4      	itt	ge
 80239be:	4623      	movge	r3, r4
 80239c0:	462c      	movge	r4, r5
 80239c2:	4638      	mov	r0, r7
 80239c4:	6861      	ldr	r1, [r4, #4]
 80239c6:	bfa6      	itte	ge
 80239c8:	461d      	movge	r5, r3
 80239ca:	2600      	movge	r6, #0
 80239cc:	2601      	movlt	r6, #1
 80239ce:	f7ff fdb1 	bl	8023534 <_Balloc>
 80239d2:	692b      	ldr	r3, [r5, #16]
 80239d4:	60c6      	str	r6, [r0, #12]
 80239d6:	6926      	ldr	r6, [r4, #16]
 80239d8:	f105 0914 	add.w	r9, r5, #20
 80239dc:	f104 0214 	add.w	r2, r4, #20
 80239e0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80239e4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80239e8:	f100 0514 	add.w	r5, r0, #20
 80239ec:	f04f 0e00 	mov.w	lr, #0
 80239f0:	f852 ab04 	ldr.w	sl, [r2], #4
 80239f4:	f859 4b04 	ldr.w	r4, [r9], #4
 80239f8:	fa1e f18a 	uxtah	r1, lr, sl
 80239fc:	b2a3      	uxth	r3, r4
 80239fe:	1ac9      	subs	r1, r1, r3
 8023a00:	0c23      	lsrs	r3, r4, #16
 8023a02:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8023a06:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8023a0a:	b289      	uxth	r1, r1
 8023a0c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8023a10:	45c8      	cmp	r8, r9
 8023a12:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8023a16:	4694      	mov	ip, r2
 8023a18:	f845 3b04 	str.w	r3, [r5], #4
 8023a1c:	d8e8      	bhi.n	80239f0 <__mdiff+0x5c>
 8023a1e:	45bc      	cmp	ip, r7
 8023a20:	d304      	bcc.n	8023a2c <__mdiff+0x98>
 8023a22:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8023a26:	b183      	cbz	r3, 8023a4a <__mdiff+0xb6>
 8023a28:	6106      	str	r6, [r0, #16]
 8023a2a:	e7c5      	b.n	80239b8 <__mdiff+0x24>
 8023a2c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8023a30:	fa1e f381 	uxtah	r3, lr, r1
 8023a34:	141a      	asrs	r2, r3, #16
 8023a36:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8023a3a:	b29b      	uxth	r3, r3
 8023a3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8023a40:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8023a44:	f845 3b04 	str.w	r3, [r5], #4
 8023a48:	e7e9      	b.n	8023a1e <__mdiff+0x8a>
 8023a4a:	3e01      	subs	r6, #1
 8023a4c:	e7e9      	b.n	8023a22 <__mdiff+0x8e>

08023a4e <__d2b>:
 8023a4e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8023a52:	460e      	mov	r6, r1
 8023a54:	2101      	movs	r1, #1
 8023a56:	ec59 8b10 	vmov	r8, r9, d0
 8023a5a:	4615      	mov	r5, r2
 8023a5c:	f7ff fd6a 	bl	8023534 <_Balloc>
 8023a60:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8023a64:	4607      	mov	r7, r0
 8023a66:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8023a6a:	bb34      	cbnz	r4, 8023aba <__d2b+0x6c>
 8023a6c:	9301      	str	r3, [sp, #4]
 8023a6e:	f1b8 0300 	subs.w	r3, r8, #0
 8023a72:	d027      	beq.n	8023ac4 <__d2b+0x76>
 8023a74:	a802      	add	r0, sp, #8
 8023a76:	f840 3d08 	str.w	r3, [r0, #-8]!
 8023a7a:	f7ff fe00 	bl	802367e <__lo0bits>
 8023a7e:	9900      	ldr	r1, [sp, #0]
 8023a80:	b1f0      	cbz	r0, 8023ac0 <__d2b+0x72>
 8023a82:	9a01      	ldr	r2, [sp, #4]
 8023a84:	f1c0 0320 	rsb	r3, r0, #32
 8023a88:	fa02 f303 	lsl.w	r3, r2, r3
 8023a8c:	430b      	orrs	r3, r1
 8023a8e:	40c2      	lsrs	r2, r0
 8023a90:	617b      	str	r3, [r7, #20]
 8023a92:	9201      	str	r2, [sp, #4]
 8023a94:	9b01      	ldr	r3, [sp, #4]
 8023a96:	61bb      	str	r3, [r7, #24]
 8023a98:	2b00      	cmp	r3, #0
 8023a9a:	bf14      	ite	ne
 8023a9c:	2102      	movne	r1, #2
 8023a9e:	2101      	moveq	r1, #1
 8023aa0:	6139      	str	r1, [r7, #16]
 8023aa2:	b1c4      	cbz	r4, 8023ad6 <__d2b+0x88>
 8023aa4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8023aa8:	4404      	add	r4, r0
 8023aaa:	6034      	str	r4, [r6, #0]
 8023aac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8023ab0:	6028      	str	r0, [r5, #0]
 8023ab2:	4638      	mov	r0, r7
 8023ab4:	b003      	add	sp, #12
 8023ab6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8023aba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8023abe:	e7d5      	b.n	8023a6c <__d2b+0x1e>
 8023ac0:	6179      	str	r1, [r7, #20]
 8023ac2:	e7e7      	b.n	8023a94 <__d2b+0x46>
 8023ac4:	a801      	add	r0, sp, #4
 8023ac6:	f7ff fdda 	bl	802367e <__lo0bits>
 8023aca:	9b01      	ldr	r3, [sp, #4]
 8023acc:	617b      	str	r3, [r7, #20]
 8023ace:	2101      	movs	r1, #1
 8023ad0:	6139      	str	r1, [r7, #16]
 8023ad2:	3020      	adds	r0, #32
 8023ad4:	e7e5      	b.n	8023aa2 <__d2b+0x54>
 8023ad6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8023ada:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8023ade:	6030      	str	r0, [r6, #0]
 8023ae0:	6918      	ldr	r0, [r3, #16]
 8023ae2:	f7ff fdad 	bl	8023640 <__hi0bits>
 8023ae6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8023aea:	e7e1      	b.n	8023ab0 <__d2b+0x62>

08023aec <_calloc_r>:
 8023aec:	b538      	push	{r3, r4, r5, lr}
 8023aee:	fb02 f401 	mul.w	r4, r2, r1
 8023af2:	4621      	mov	r1, r4
 8023af4:	f7fc fb5a 	bl	80201ac <_malloc_r>
 8023af8:	4605      	mov	r5, r0
 8023afa:	b118      	cbz	r0, 8023b04 <_calloc_r+0x18>
 8023afc:	4622      	mov	r2, r4
 8023afe:	2100      	movs	r1, #0
 8023b00:	f7fc f869 	bl	801fbd6 <memset>
 8023b04:	4628      	mov	r0, r5
 8023b06:	bd38      	pop	{r3, r4, r5, pc}

08023b08 <_realloc_r>:
 8023b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023b0a:	4607      	mov	r7, r0
 8023b0c:	4614      	mov	r4, r2
 8023b0e:	460e      	mov	r6, r1
 8023b10:	b921      	cbnz	r1, 8023b1c <_realloc_r+0x14>
 8023b12:	4611      	mov	r1, r2
 8023b14:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8023b18:	f7fc bb48 	b.w	80201ac <_malloc_r>
 8023b1c:	b922      	cbnz	r2, 8023b28 <_realloc_r+0x20>
 8023b1e:	f7fc faf7 	bl	8020110 <_free_r>
 8023b22:	4625      	mov	r5, r4
 8023b24:	4628      	mov	r0, r5
 8023b26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8023b28:	f000 fe80 	bl	802482c <_malloc_usable_size_r>
 8023b2c:	42a0      	cmp	r0, r4
 8023b2e:	d20f      	bcs.n	8023b50 <_realloc_r+0x48>
 8023b30:	4621      	mov	r1, r4
 8023b32:	4638      	mov	r0, r7
 8023b34:	f7fc fb3a 	bl	80201ac <_malloc_r>
 8023b38:	4605      	mov	r5, r0
 8023b3a:	2800      	cmp	r0, #0
 8023b3c:	d0f2      	beq.n	8023b24 <_realloc_r+0x1c>
 8023b3e:	4631      	mov	r1, r6
 8023b40:	4622      	mov	r2, r4
 8023b42:	f7fc f824 	bl	801fb8e <memcpy>
 8023b46:	4631      	mov	r1, r6
 8023b48:	4638      	mov	r0, r7
 8023b4a:	f7fc fae1 	bl	8020110 <_free_r>
 8023b4e:	e7e9      	b.n	8023b24 <_realloc_r+0x1c>
 8023b50:	4635      	mov	r5, r6
 8023b52:	e7e7      	b.n	8023b24 <_realloc_r+0x1c>

08023b54 <__ssputs_r>:
 8023b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023b58:	688e      	ldr	r6, [r1, #8]
 8023b5a:	429e      	cmp	r6, r3
 8023b5c:	4682      	mov	sl, r0
 8023b5e:	460c      	mov	r4, r1
 8023b60:	4690      	mov	r8, r2
 8023b62:	4699      	mov	r9, r3
 8023b64:	d837      	bhi.n	8023bd6 <__ssputs_r+0x82>
 8023b66:	898a      	ldrh	r2, [r1, #12]
 8023b68:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8023b6c:	d031      	beq.n	8023bd2 <__ssputs_r+0x7e>
 8023b6e:	6825      	ldr	r5, [r4, #0]
 8023b70:	6909      	ldr	r1, [r1, #16]
 8023b72:	1a6f      	subs	r7, r5, r1
 8023b74:	6965      	ldr	r5, [r4, #20]
 8023b76:	2302      	movs	r3, #2
 8023b78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8023b7c:	fb95 f5f3 	sdiv	r5, r5, r3
 8023b80:	f109 0301 	add.w	r3, r9, #1
 8023b84:	443b      	add	r3, r7
 8023b86:	429d      	cmp	r5, r3
 8023b88:	bf38      	it	cc
 8023b8a:	461d      	movcc	r5, r3
 8023b8c:	0553      	lsls	r3, r2, #21
 8023b8e:	d530      	bpl.n	8023bf2 <__ssputs_r+0x9e>
 8023b90:	4629      	mov	r1, r5
 8023b92:	f7fc fb0b 	bl	80201ac <_malloc_r>
 8023b96:	4606      	mov	r6, r0
 8023b98:	b950      	cbnz	r0, 8023bb0 <__ssputs_r+0x5c>
 8023b9a:	230c      	movs	r3, #12
 8023b9c:	f8ca 3000 	str.w	r3, [sl]
 8023ba0:	89a3      	ldrh	r3, [r4, #12]
 8023ba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8023ba6:	81a3      	strh	r3, [r4, #12]
 8023ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8023bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023bb0:	463a      	mov	r2, r7
 8023bb2:	6921      	ldr	r1, [r4, #16]
 8023bb4:	f7fb ffeb 	bl	801fb8e <memcpy>
 8023bb8:	89a3      	ldrh	r3, [r4, #12]
 8023bba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8023bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8023bc2:	81a3      	strh	r3, [r4, #12]
 8023bc4:	6126      	str	r6, [r4, #16]
 8023bc6:	6165      	str	r5, [r4, #20]
 8023bc8:	443e      	add	r6, r7
 8023bca:	1bed      	subs	r5, r5, r7
 8023bcc:	6026      	str	r6, [r4, #0]
 8023bce:	60a5      	str	r5, [r4, #8]
 8023bd0:	464e      	mov	r6, r9
 8023bd2:	454e      	cmp	r6, r9
 8023bd4:	d900      	bls.n	8023bd8 <__ssputs_r+0x84>
 8023bd6:	464e      	mov	r6, r9
 8023bd8:	4632      	mov	r2, r6
 8023bda:	4641      	mov	r1, r8
 8023bdc:	6820      	ldr	r0, [r4, #0]
 8023bde:	f7fb ffe1 	bl	801fba4 <memmove>
 8023be2:	68a3      	ldr	r3, [r4, #8]
 8023be4:	1b9b      	subs	r3, r3, r6
 8023be6:	60a3      	str	r3, [r4, #8]
 8023be8:	6823      	ldr	r3, [r4, #0]
 8023bea:	441e      	add	r6, r3
 8023bec:	6026      	str	r6, [r4, #0]
 8023bee:	2000      	movs	r0, #0
 8023bf0:	e7dc      	b.n	8023bac <__ssputs_r+0x58>
 8023bf2:	462a      	mov	r2, r5
 8023bf4:	f7ff ff88 	bl	8023b08 <_realloc_r>
 8023bf8:	4606      	mov	r6, r0
 8023bfa:	2800      	cmp	r0, #0
 8023bfc:	d1e2      	bne.n	8023bc4 <__ssputs_r+0x70>
 8023bfe:	6921      	ldr	r1, [r4, #16]
 8023c00:	4650      	mov	r0, sl
 8023c02:	f7fc fa85 	bl	8020110 <_free_r>
 8023c06:	e7c8      	b.n	8023b9a <__ssputs_r+0x46>

08023c08 <_svfiprintf_r>:
 8023c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023c0c:	461d      	mov	r5, r3
 8023c0e:	898b      	ldrh	r3, [r1, #12]
 8023c10:	061f      	lsls	r7, r3, #24
 8023c12:	b09d      	sub	sp, #116	; 0x74
 8023c14:	4680      	mov	r8, r0
 8023c16:	460c      	mov	r4, r1
 8023c18:	4616      	mov	r6, r2
 8023c1a:	d50f      	bpl.n	8023c3c <_svfiprintf_r+0x34>
 8023c1c:	690b      	ldr	r3, [r1, #16]
 8023c1e:	b96b      	cbnz	r3, 8023c3c <_svfiprintf_r+0x34>
 8023c20:	2140      	movs	r1, #64	; 0x40
 8023c22:	f7fc fac3 	bl	80201ac <_malloc_r>
 8023c26:	6020      	str	r0, [r4, #0]
 8023c28:	6120      	str	r0, [r4, #16]
 8023c2a:	b928      	cbnz	r0, 8023c38 <_svfiprintf_r+0x30>
 8023c2c:	230c      	movs	r3, #12
 8023c2e:	f8c8 3000 	str.w	r3, [r8]
 8023c32:	f04f 30ff 	mov.w	r0, #4294967295
 8023c36:	e0c8      	b.n	8023dca <_svfiprintf_r+0x1c2>
 8023c38:	2340      	movs	r3, #64	; 0x40
 8023c3a:	6163      	str	r3, [r4, #20]
 8023c3c:	2300      	movs	r3, #0
 8023c3e:	9309      	str	r3, [sp, #36]	; 0x24
 8023c40:	2320      	movs	r3, #32
 8023c42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8023c46:	2330      	movs	r3, #48	; 0x30
 8023c48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8023c4c:	9503      	str	r5, [sp, #12]
 8023c4e:	f04f 0b01 	mov.w	fp, #1
 8023c52:	4637      	mov	r7, r6
 8023c54:	463d      	mov	r5, r7
 8023c56:	f815 3b01 	ldrb.w	r3, [r5], #1
 8023c5a:	b10b      	cbz	r3, 8023c60 <_svfiprintf_r+0x58>
 8023c5c:	2b25      	cmp	r3, #37	; 0x25
 8023c5e:	d13e      	bne.n	8023cde <_svfiprintf_r+0xd6>
 8023c60:	ebb7 0a06 	subs.w	sl, r7, r6
 8023c64:	d00b      	beq.n	8023c7e <_svfiprintf_r+0x76>
 8023c66:	4653      	mov	r3, sl
 8023c68:	4632      	mov	r2, r6
 8023c6a:	4621      	mov	r1, r4
 8023c6c:	4640      	mov	r0, r8
 8023c6e:	f7ff ff71 	bl	8023b54 <__ssputs_r>
 8023c72:	3001      	adds	r0, #1
 8023c74:	f000 80a4 	beq.w	8023dc0 <_svfiprintf_r+0x1b8>
 8023c78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8023c7a:	4453      	add	r3, sl
 8023c7c:	9309      	str	r3, [sp, #36]	; 0x24
 8023c7e:	783b      	ldrb	r3, [r7, #0]
 8023c80:	2b00      	cmp	r3, #0
 8023c82:	f000 809d 	beq.w	8023dc0 <_svfiprintf_r+0x1b8>
 8023c86:	2300      	movs	r3, #0
 8023c88:	f04f 32ff 	mov.w	r2, #4294967295
 8023c8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8023c90:	9304      	str	r3, [sp, #16]
 8023c92:	9307      	str	r3, [sp, #28]
 8023c94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8023c98:	931a      	str	r3, [sp, #104]	; 0x68
 8023c9a:	462f      	mov	r7, r5
 8023c9c:	2205      	movs	r2, #5
 8023c9e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8023ca2:	4850      	ldr	r0, [pc, #320]	; (8023de4 <_svfiprintf_r+0x1dc>)
 8023ca4:	f7dc fae4 	bl	8000270 <memchr>
 8023ca8:	9b04      	ldr	r3, [sp, #16]
 8023caa:	b9d0      	cbnz	r0, 8023ce2 <_svfiprintf_r+0xda>
 8023cac:	06d9      	lsls	r1, r3, #27
 8023cae:	bf44      	itt	mi
 8023cb0:	2220      	movmi	r2, #32
 8023cb2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8023cb6:	071a      	lsls	r2, r3, #28
 8023cb8:	bf44      	itt	mi
 8023cba:	222b      	movmi	r2, #43	; 0x2b
 8023cbc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8023cc0:	782a      	ldrb	r2, [r5, #0]
 8023cc2:	2a2a      	cmp	r2, #42	; 0x2a
 8023cc4:	d015      	beq.n	8023cf2 <_svfiprintf_r+0xea>
 8023cc6:	9a07      	ldr	r2, [sp, #28]
 8023cc8:	462f      	mov	r7, r5
 8023cca:	2000      	movs	r0, #0
 8023ccc:	250a      	movs	r5, #10
 8023cce:	4639      	mov	r1, r7
 8023cd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8023cd4:	3b30      	subs	r3, #48	; 0x30
 8023cd6:	2b09      	cmp	r3, #9
 8023cd8:	d94d      	bls.n	8023d76 <_svfiprintf_r+0x16e>
 8023cda:	b1b8      	cbz	r0, 8023d0c <_svfiprintf_r+0x104>
 8023cdc:	e00f      	b.n	8023cfe <_svfiprintf_r+0xf6>
 8023cde:	462f      	mov	r7, r5
 8023ce0:	e7b8      	b.n	8023c54 <_svfiprintf_r+0x4c>
 8023ce2:	4a40      	ldr	r2, [pc, #256]	; (8023de4 <_svfiprintf_r+0x1dc>)
 8023ce4:	1a80      	subs	r0, r0, r2
 8023ce6:	fa0b f000 	lsl.w	r0, fp, r0
 8023cea:	4318      	orrs	r0, r3
 8023cec:	9004      	str	r0, [sp, #16]
 8023cee:	463d      	mov	r5, r7
 8023cf0:	e7d3      	b.n	8023c9a <_svfiprintf_r+0x92>
 8023cf2:	9a03      	ldr	r2, [sp, #12]
 8023cf4:	1d11      	adds	r1, r2, #4
 8023cf6:	6812      	ldr	r2, [r2, #0]
 8023cf8:	9103      	str	r1, [sp, #12]
 8023cfa:	2a00      	cmp	r2, #0
 8023cfc:	db01      	blt.n	8023d02 <_svfiprintf_r+0xfa>
 8023cfe:	9207      	str	r2, [sp, #28]
 8023d00:	e004      	b.n	8023d0c <_svfiprintf_r+0x104>
 8023d02:	4252      	negs	r2, r2
 8023d04:	f043 0302 	orr.w	r3, r3, #2
 8023d08:	9207      	str	r2, [sp, #28]
 8023d0a:	9304      	str	r3, [sp, #16]
 8023d0c:	783b      	ldrb	r3, [r7, #0]
 8023d0e:	2b2e      	cmp	r3, #46	; 0x2e
 8023d10:	d10c      	bne.n	8023d2c <_svfiprintf_r+0x124>
 8023d12:	787b      	ldrb	r3, [r7, #1]
 8023d14:	2b2a      	cmp	r3, #42	; 0x2a
 8023d16:	d133      	bne.n	8023d80 <_svfiprintf_r+0x178>
 8023d18:	9b03      	ldr	r3, [sp, #12]
 8023d1a:	1d1a      	adds	r2, r3, #4
 8023d1c:	681b      	ldr	r3, [r3, #0]
 8023d1e:	9203      	str	r2, [sp, #12]
 8023d20:	2b00      	cmp	r3, #0
 8023d22:	bfb8      	it	lt
 8023d24:	f04f 33ff 	movlt.w	r3, #4294967295
 8023d28:	3702      	adds	r7, #2
 8023d2a:	9305      	str	r3, [sp, #20]
 8023d2c:	4d2e      	ldr	r5, [pc, #184]	; (8023de8 <_svfiprintf_r+0x1e0>)
 8023d2e:	7839      	ldrb	r1, [r7, #0]
 8023d30:	2203      	movs	r2, #3
 8023d32:	4628      	mov	r0, r5
 8023d34:	f7dc fa9c 	bl	8000270 <memchr>
 8023d38:	b138      	cbz	r0, 8023d4a <_svfiprintf_r+0x142>
 8023d3a:	2340      	movs	r3, #64	; 0x40
 8023d3c:	1b40      	subs	r0, r0, r5
 8023d3e:	fa03 f000 	lsl.w	r0, r3, r0
 8023d42:	9b04      	ldr	r3, [sp, #16]
 8023d44:	4303      	orrs	r3, r0
 8023d46:	3701      	adds	r7, #1
 8023d48:	9304      	str	r3, [sp, #16]
 8023d4a:	7839      	ldrb	r1, [r7, #0]
 8023d4c:	4827      	ldr	r0, [pc, #156]	; (8023dec <_svfiprintf_r+0x1e4>)
 8023d4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8023d52:	2206      	movs	r2, #6
 8023d54:	1c7e      	adds	r6, r7, #1
 8023d56:	f7dc fa8b 	bl	8000270 <memchr>
 8023d5a:	2800      	cmp	r0, #0
 8023d5c:	d038      	beq.n	8023dd0 <_svfiprintf_r+0x1c8>
 8023d5e:	4b24      	ldr	r3, [pc, #144]	; (8023df0 <_svfiprintf_r+0x1e8>)
 8023d60:	bb13      	cbnz	r3, 8023da8 <_svfiprintf_r+0x1a0>
 8023d62:	9b03      	ldr	r3, [sp, #12]
 8023d64:	3307      	adds	r3, #7
 8023d66:	f023 0307 	bic.w	r3, r3, #7
 8023d6a:	3308      	adds	r3, #8
 8023d6c:	9303      	str	r3, [sp, #12]
 8023d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8023d70:	444b      	add	r3, r9
 8023d72:	9309      	str	r3, [sp, #36]	; 0x24
 8023d74:	e76d      	b.n	8023c52 <_svfiprintf_r+0x4a>
 8023d76:	fb05 3202 	mla	r2, r5, r2, r3
 8023d7a:	2001      	movs	r0, #1
 8023d7c:	460f      	mov	r7, r1
 8023d7e:	e7a6      	b.n	8023cce <_svfiprintf_r+0xc6>
 8023d80:	2300      	movs	r3, #0
 8023d82:	3701      	adds	r7, #1
 8023d84:	9305      	str	r3, [sp, #20]
 8023d86:	4619      	mov	r1, r3
 8023d88:	250a      	movs	r5, #10
 8023d8a:	4638      	mov	r0, r7
 8023d8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8023d90:	3a30      	subs	r2, #48	; 0x30
 8023d92:	2a09      	cmp	r2, #9
 8023d94:	d903      	bls.n	8023d9e <_svfiprintf_r+0x196>
 8023d96:	2b00      	cmp	r3, #0
 8023d98:	d0c8      	beq.n	8023d2c <_svfiprintf_r+0x124>
 8023d9a:	9105      	str	r1, [sp, #20]
 8023d9c:	e7c6      	b.n	8023d2c <_svfiprintf_r+0x124>
 8023d9e:	fb05 2101 	mla	r1, r5, r1, r2
 8023da2:	2301      	movs	r3, #1
 8023da4:	4607      	mov	r7, r0
 8023da6:	e7f0      	b.n	8023d8a <_svfiprintf_r+0x182>
 8023da8:	ab03      	add	r3, sp, #12
 8023daa:	9300      	str	r3, [sp, #0]
 8023dac:	4622      	mov	r2, r4
 8023dae:	4b11      	ldr	r3, [pc, #68]	; (8023df4 <_svfiprintf_r+0x1ec>)
 8023db0:	a904      	add	r1, sp, #16
 8023db2:	4640      	mov	r0, r8
 8023db4:	f7fc fadc 	bl	8020370 <_printf_float>
 8023db8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8023dbc:	4681      	mov	r9, r0
 8023dbe:	d1d6      	bne.n	8023d6e <_svfiprintf_r+0x166>
 8023dc0:	89a3      	ldrh	r3, [r4, #12]
 8023dc2:	065b      	lsls	r3, r3, #25
 8023dc4:	f53f af35 	bmi.w	8023c32 <_svfiprintf_r+0x2a>
 8023dc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8023dca:	b01d      	add	sp, #116	; 0x74
 8023dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023dd0:	ab03      	add	r3, sp, #12
 8023dd2:	9300      	str	r3, [sp, #0]
 8023dd4:	4622      	mov	r2, r4
 8023dd6:	4b07      	ldr	r3, [pc, #28]	; (8023df4 <_svfiprintf_r+0x1ec>)
 8023dd8:	a904      	add	r1, sp, #16
 8023dda:	4640      	mov	r0, r8
 8023ddc:	f7fc fd6a 	bl	80208b4 <_printf_i>
 8023de0:	e7ea      	b.n	8023db8 <_svfiprintf_r+0x1b0>
 8023de2:	bf00      	nop
 8023de4:	08040074 	.word	0x08040074
 8023de8:	0804007a 	.word	0x0804007a
 8023dec:	0804007e 	.word	0x0804007e
 8023df0:	08020371 	.word	0x08020371
 8023df4:	08023b55 	.word	0x08023b55

08023df8 <_sungetc_r>:
 8023df8:	b538      	push	{r3, r4, r5, lr}
 8023dfa:	1c4b      	adds	r3, r1, #1
 8023dfc:	4614      	mov	r4, r2
 8023dfe:	d103      	bne.n	8023e08 <_sungetc_r+0x10>
 8023e00:	f04f 35ff 	mov.w	r5, #4294967295
 8023e04:	4628      	mov	r0, r5
 8023e06:	bd38      	pop	{r3, r4, r5, pc}
 8023e08:	8993      	ldrh	r3, [r2, #12]
 8023e0a:	f023 0320 	bic.w	r3, r3, #32
 8023e0e:	8193      	strh	r3, [r2, #12]
 8023e10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8023e12:	6852      	ldr	r2, [r2, #4]
 8023e14:	b2cd      	uxtb	r5, r1
 8023e16:	b18b      	cbz	r3, 8023e3c <_sungetc_r+0x44>
 8023e18:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8023e1a:	4293      	cmp	r3, r2
 8023e1c:	dd08      	ble.n	8023e30 <_sungetc_r+0x38>
 8023e1e:	6823      	ldr	r3, [r4, #0]
 8023e20:	1e5a      	subs	r2, r3, #1
 8023e22:	6022      	str	r2, [r4, #0]
 8023e24:	f803 5c01 	strb.w	r5, [r3, #-1]
 8023e28:	6863      	ldr	r3, [r4, #4]
 8023e2a:	3301      	adds	r3, #1
 8023e2c:	6063      	str	r3, [r4, #4]
 8023e2e:	e7e9      	b.n	8023e04 <_sungetc_r+0xc>
 8023e30:	4621      	mov	r1, r4
 8023e32:	f000 fc9d 	bl	8024770 <__submore>
 8023e36:	2800      	cmp	r0, #0
 8023e38:	d0f1      	beq.n	8023e1e <_sungetc_r+0x26>
 8023e3a:	e7e1      	b.n	8023e00 <_sungetc_r+0x8>
 8023e3c:	6921      	ldr	r1, [r4, #16]
 8023e3e:	6823      	ldr	r3, [r4, #0]
 8023e40:	b151      	cbz	r1, 8023e58 <_sungetc_r+0x60>
 8023e42:	4299      	cmp	r1, r3
 8023e44:	d208      	bcs.n	8023e58 <_sungetc_r+0x60>
 8023e46:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8023e4a:	42a9      	cmp	r1, r5
 8023e4c:	d104      	bne.n	8023e58 <_sungetc_r+0x60>
 8023e4e:	3b01      	subs	r3, #1
 8023e50:	3201      	adds	r2, #1
 8023e52:	6023      	str	r3, [r4, #0]
 8023e54:	6062      	str	r2, [r4, #4]
 8023e56:	e7d5      	b.n	8023e04 <_sungetc_r+0xc>
 8023e58:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8023e5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8023e60:	6363      	str	r3, [r4, #52]	; 0x34
 8023e62:	2303      	movs	r3, #3
 8023e64:	63a3      	str	r3, [r4, #56]	; 0x38
 8023e66:	4623      	mov	r3, r4
 8023e68:	f803 5f46 	strb.w	r5, [r3, #70]!
 8023e6c:	6023      	str	r3, [r4, #0]
 8023e6e:	2301      	movs	r3, #1
 8023e70:	e7dc      	b.n	8023e2c <_sungetc_r+0x34>

08023e72 <__ssrefill_r>:
 8023e72:	b510      	push	{r4, lr}
 8023e74:	460c      	mov	r4, r1
 8023e76:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8023e78:	b169      	cbz	r1, 8023e96 <__ssrefill_r+0x24>
 8023e7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8023e7e:	4299      	cmp	r1, r3
 8023e80:	d001      	beq.n	8023e86 <__ssrefill_r+0x14>
 8023e82:	f7fc f945 	bl	8020110 <_free_r>
 8023e86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8023e88:	6063      	str	r3, [r4, #4]
 8023e8a:	2000      	movs	r0, #0
 8023e8c:	6360      	str	r0, [r4, #52]	; 0x34
 8023e8e:	b113      	cbz	r3, 8023e96 <__ssrefill_r+0x24>
 8023e90:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8023e92:	6023      	str	r3, [r4, #0]
 8023e94:	bd10      	pop	{r4, pc}
 8023e96:	6923      	ldr	r3, [r4, #16]
 8023e98:	6023      	str	r3, [r4, #0]
 8023e9a:	2300      	movs	r3, #0
 8023e9c:	6063      	str	r3, [r4, #4]
 8023e9e:	89a3      	ldrh	r3, [r4, #12]
 8023ea0:	f043 0320 	orr.w	r3, r3, #32
 8023ea4:	81a3      	strh	r3, [r4, #12]
 8023ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8023eaa:	e7f3      	b.n	8023e94 <__ssrefill_r+0x22>

08023eac <__ssvfiscanf_r>:
 8023eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023eb0:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8023eb4:	460c      	mov	r4, r1
 8023eb6:	2100      	movs	r1, #0
 8023eb8:	9144      	str	r1, [sp, #272]	; 0x110
 8023eba:	9145      	str	r1, [sp, #276]	; 0x114
 8023ebc:	499f      	ldr	r1, [pc, #636]	; (802413c <__ssvfiscanf_r+0x290>)
 8023ebe:	91a0      	str	r1, [sp, #640]	; 0x280
 8023ec0:	f10d 0804 	add.w	r8, sp, #4
 8023ec4:	499e      	ldr	r1, [pc, #632]	; (8024140 <__ssvfiscanf_r+0x294>)
 8023ec6:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8024144 <__ssvfiscanf_r+0x298>
 8023eca:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8023ece:	4606      	mov	r6, r0
 8023ed0:	4692      	mov	sl, r2
 8023ed2:	91a1      	str	r1, [sp, #644]	; 0x284
 8023ed4:	9300      	str	r3, [sp, #0]
 8023ed6:	270a      	movs	r7, #10
 8023ed8:	f89a 3000 	ldrb.w	r3, [sl]
 8023edc:	2b00      	cmp	r3, #0
 8023ede:	f000 812a 	beq.w	8024136 <__ssvfiscanf_r+0x28a>
 8023ee2:	4655      	mov	r5, sl
 8023ee4:	f7fb fe14 	bl	801fb10 <__locale_ctype_ptr>
 8023ee8:	f815 bb01 	ldrb.w	fp, [r5], #1
 8023eec:	4458      	add	r0, fp
 8023eee:	7843      	ldrb	r3, [r0, #1]
 8023ef0:	f013 0308 	ands.w	r3, r3, #8
 8023ef4:	d01c      	beq.n	8023f30 <__ssvfiscanf_r+0x84>
 8023ef6:	6863      	ldr	r3, [r4, #4]
 8023ef8:	2b00      	cmp	r3, #0
 8023efa:	dd12      	ble.n	8023f22 <__ssvfiscanf_r+0x76>
 8023efc:	f7fb fe08 	bl	801fb10 <__locale_ctype_ptr>
 8023f00:	6823      	ldr	r3, [r4, #0]
 8023f02:	781a      	ldrb	r2, [r3, #0]
 8023f04:	4410      	add	r0, r2
 8023f06:	7842      	ldrb	r2, [r0, #1]
 8023f08:	0712      	lsls	r2, r2, #28
 8023f0a:	d401      	bmi.n	8023f10 <__ssvfiscanf_r+0x64>
 8023f0c:	46aa      	mov	sl, r5
 8023f0e:	e7e3      	b.n	8023ed8 <__ssvfiscanf_r+0x2c>
 8023f10:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8023f12:	3201      	adds	r2, #1
 8023f14:	9245      	str	r2, [sp, #276]	; 0x114
 8023f16:	6862      	ldr	r2, [r4, #4]
 8023f18:	3301      	adds	r3, #1
 8023f1a:	3a01      	subs	r2, #1
 8023f1c:	6062      	str	r2, [r4, #4]
 8023f1e:	6023      	str	r3, [r4, #0]
 8023f20:	e7e9      	b.n	8023ef6 <__ssvfiscanf_r+0x4a>
 8023f22:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8023f24:	4621      	mov	r1, r4
 8023f26:	4630      	mov	r0, r6
 8023f28:	4798      	blx	r3
 8023f2a:	2800      	cmp	r0, #0
 8023f2c:	d0e6      	beq.n	8023efc <__ssvfiscanf_r+0x50>
 8023f2e:	e7ed      	b.n	8023f0c <__ssvfiscanf_r+0x60>
 8023f30:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8023f34:	f040 8082 	bne.w	802403c <__ssvfiscanf_r+0x190>
 8023f38:	9343      	str	r3, [sp, #268]	; 0x10c
 8023f3a:	9341      	str	r3, [sp, #260]	; 0x104
 8023f3c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8023f40:	2b2a      	cmp	r3, #42	; 0x2a
 8023f42:	d103      	bne.n	8023f4c <__ssvfiscanf_r+0xa0>
 8023f44:	2310      	movs	r3, #16
 8023f46:	9341      	str	r3, [sp, #260]	; 0x104
 8023f48:	f10a 0502 	add.w	r5, sl, #2
 8023f4c:	46aa      	mov	sl, r5
 8023f4e:	f815 1b01 	ldrb.w	r1, [r5], #1
 8023f52:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8023f56:	2a09      	cmp	r2, #9
 8023f58:	d922      	bls.n	8023fa0 <__ssvfiscanf_r+0xf4>
 8023f5a:	2203      	movs	r2, #3
 8023f5c:	4879      	ldr	r0, [pc, #484]	; (8024144 <__ssvfiscanf_r+0x298>)
 8023f5e:	f7dc f987 	bl	8000270 <memchr>
 8023f62:	b138      	cbz	r0, 8023f74 <__ssvfiscanf_r+0xc8>
 8023f64:	eba0 0309 	sub.w	r3, r0, r9
 8023f68:	2001      	movs	r0, #1
 8023f6a:	4098      	lsls	r0, r3
 8023f6c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8023f6e:	4318      	orrs	r0, r3
 8023f70:	9041      	str	r0, [sp, #260]	; 0x104
 8023f72:	46aa      	mov	sl, r5
 8023f74:	f89a 3000 	ldrb.w	r3, [sl]
 8023f78:	2b67      	cmp	r3, #103	; 0x67
 8023f7a:	f10a 0501 	add.w	r5, sl, #1
 8023f7e:	d82b      	bhi.n	8023fd8 <__ssvfiscanf_r+0x12c>
 8023f80:	2b65      	cmp	r3, #101	; 0x65
 8023f82:	f080 809f 	bcs.w	80240c4 <__ssvfiscanf_r+0x218>
 8023f86:	2b47      	cmp	r3, #71	; 0x47
 8023f88:	d810      	bhi.n	8023fac <__ssvfiscanf_r+0x100>
 8023f8a:	2b45      	cmp	r3, #69	; 0x45
 8023f8c:	f080 809a 	bcs.w	80240c4 <__ssvfiscanf_r+0x218>
 8023f90:	2b00      	cmp	r3, #0
 8023f92:	d06c      	beq.n	802406e <__ssvfiscanf_r+0x1c2>
 8023f94:	2b25      	cmp	r3, #37	; 0x25
 8023f96:	d051      	beq.n	802403c <__ssvfiscanf_r+0x190>
 8023f98:	2303      	movs	r3, #3
 8023f9a:	9347      	str	r3, [sp, #284]	; 0x11c
 8023f9c:	9742      	str	r7, [sp, #264]	; 0x108
 8023f9e:	e027      	b.n	8023ff0 <__ssvfiscanf_r+0x144>
 8023fa0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8023fa2:	fb07 1303 	mla	r3, r7, r3, r1
 8023fa6:	3b30      	subs	r3, #48	; 0x30
 8023fa8:	9343      	str	r3, [sp, #268]	; 0x10c
 8023faa:	e7cf      	b.n	8023f4c <__ssvfiscanf_r+0xa0>
 8023fac:	2b5b      	cmp	r3, #91	; 0x5b
 8023fae:	d06a      	beq.n	8024086 <__ssvfiscanf_r+0x1da>
 8023fb0:	d80c      	bhi.n	8023fcc <__ssvfiscanf_r+0x120>
 8023fb2:	2b58      	cmp	r3, #88	; 0x58
 8023fb4:	d1f0      	bne.n	8023f98 <__ssvfiscanf_r+0xec>
 8023fb6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8023fb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8023fbc:	9241      	str	r2, [sp, #260]	; 0x104
 8023fbe:	2210      	movs	r2, #16
 8023fc0:	9242      	str	r2, [sp, #264]	; 0x108
 8023fc2:	2b6e      	cmp	r3, #110	; 0x6e
 8023fc4:	bf8c      	ite	hi
 8023fc6:	2304      	movhi	r3, #4
 8023fc8:	2303      	movls	r3, #3
 8023fca:	e010      	b.n	8023fee <__ssvfiscanf_r+0x142>
 8023fcc:	2b63      	cmp	r3, #99	; 0x63
 8023fce:	d065      	beq.n	802409c <__ssvfiscanf_r+0x1f0>
 8023fd0:	2b64      	cmp	r3, #100	; 0x64
 8023fd2:	d1e1      	bne.n	8023f98 <__ssvfiscanf_r+0xec>
 8023fd4:	9742      	str	r7, [sp, #264]	; 0x108
 8023fd6:	e7f4      	b.n	8023fc2 <__ssvfiscanf_r+0x116>
 8023fd8:	2b70      	cmp	r3, #112	; 0x70
 8023fda:	d04b      	beq.n	8024074 <__ssvfiscanf_r+0x1c8>
 8023fdc:	d826      	bhi.n	802402c <__ssvfiscanf_r+0x180>
 8023fde:	2b6e      	cmp	r3, #110	; 0x6e
 8023fe0:	d062      	beq.n	80240a8 <__ssvfiscanf_r+0x1fc>
 8023fe2:	d84c      	bhi.n	802407e <__ssvfiscanf_r+0x1d2>
 8023fe4:	2b69      	cmp	r3, #105	; 0x69
 8023fe6:	d1d7      	bne.n	8023f98 <__ssvfiscanf_r+0xec>
 8023fe8:	2300      	movs	r3, #0
 8023fea:	9342      	str	r3, [sp, #264]	; 0x108
 8023fec:	2303      	movs	r3, #3
 8023fee:	9347      	str	r3, [sp, #284]	; 0x11c
 8023ff0:	6863      	ldr	r3, [r4, #4]
 8023ff2:	2b00      	cmp	r3, #0
 8023ff4:	dd68      	ble.n	80240c8 <__ssvfiscanf_r+0x21c>
 8023ff6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8023ff8:	0659      	lsls	r1, r3, #25
 8023ffa:	d407      	bmi.n	802400c <__ssvfiscanf_r+0x160>
 8023ffc:	f7fb fd88 	bl	801fb10 <__locale_ctype_ptr>
 8024000:	6823      	ldr	r3, [r4, #0]
 8024002:	781a      	ldrb	r2, [r3, #0]
 8024004:	4410      	add	r0, r2
 8024006:	7842      	ldrb	r2, [r0, #1]
 8024008:	0712      	lsls	r2, r2, #28
 802400a:	d464      	bmi.n	80240d6 <__ssvfiscanf_r+0x22a>
 802400c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 802400e:	2b02      	cmp	r3, #2
 8024010:	dc73      	bgt.n	80240fa <__ssvfiscanf_r+0x24e>
 8024012:	466b      	mov	r3, sp
 8024014:	4622      	mov	r2, r4
 8024016:	a941      	add	r1, sp, #260	; 0x104
 8024018:	4630      	mov	r0, r6
 802401a:	f000 f9d7 	bl	80243cc <_scanf_chars>
 802401e:	2801      	cmp	r0, #1
 8024020:	f000 8089 	beq.w	8024136 <__ssvfiscanf_r+0x28a>
 8024024:	2802      	cmp	r0, #2
 8024026:	f47f af71 	bne.w	8023f0c <__ssvfiscanf_r+0x60>
 802402a:	e01d      	b.n	8024068 <__ssvfiscanf_r+0x1bc>
 802402c:	2b75      	cmp	r3, #117	; 0x75
 802402e:	d0d1      	beq.n	8023fd4 <__ssvfiscanf_r+0x128>
 8024030:	2b78      	cmp	r3, #120	; 0x78
 8024032:	d0c0      	beq.n	8023fb6 <__ssvfiscanf_r+0x10a>
 8024034:	2b73      	cmp	r3, #115	; 0x73
 8024036:	d1af      	bne.n	8023f98 <__ssvfiscanf_r+0xec>
 8024038:	2302      	movs	r3, #2
 802403a:	e7d8      	b.n	8023fee <__ssvfiscanf_r+0x142>
 802403c:	6863      	ldr	r3, [r4, #4]
 802403e:	2b00      	cmp	r3, #0
 8024040:	dd0c      	ble.n	802405c <__ssvfiscanf_r+0x1b0>
 8024042:	6823      	ldr	r3, [r4, #0]
 8024044:	781a      	ldrb	r2, [r3, #0]
 8024046:	455a      	cmp	r2, fp
 8024048:	d175      	bne.n	8024136 <__ssvfiscanf_r+0x28a>
 802404a:	3301      	adds	r3, #1
 802404c:	6862      	ldr	r2, [r4, #4]
 802404e:	6023      	str	r3, [r4, #0]
 8024050:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8024052:	3a01      	subs	r2, #1
 8024054:	3301      	adds	r3, #1
 8024056:	6062      	str	r2, [r4, #4]
 8024058:	9345      	str	r3, [sp, #276]	; 0x114
 802405a:	e757      	b.n	8023f0c <__ssvfiscanf_r+0x60>
 802405c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 802405e:	4621      	mov	r1, r4
 8024060:	4630      	mov	r0, r6
 8024062:	4798      	blx	r3
 8024064:	2800      	cmp	r0, #0
 8024066:	d0ec      	beq.n	8024042 <__ssvfiscanf_r+0x196>
 8024068:	9844      	ldr	r0, [sp, #272]	; 0x110
 802406a:	2800      	cmp	r0, #0
 802406c:	d159      	bne.n	8024122 <__ssvfiscanf_r+0x276>
 802406e:	f04f 30ff 	mov.w	r0, #4294967295
 8024072:	e05c      	b.n	802412e <__ssvfiscanf_r+0x282>
 8024074:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8024076:	f042 0220 	orr.w	r2, r2, #32
 802407a:	9241      	str	r2, [sp, #260]	; 0x104
 802407c:	e79b      	b.n	8023fb6 <__ssvfiscanf_r+0x10a>
 802407e:	2308      	movs	r3, #8
 8024080:	9342      	str	r3, [sp, #264]	; 0x108
 8024082:	2304      	movs	r3, #4
 8024084:	e7b3      	b.n	8023fee <__ssvfiscanf_r+0x142>
 8024086:	4629      	mov	r1, r5
 8024088:	4640      	mov	r0, r8
 802408a:	f000 fb3f 	bl	802470c <__sccl>
 802408e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8024090:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8024094:	9341      	str	r3, [sp, #260]	; 0x104
 8024096:	4605      	mov	r5, r0
 8024098:	2301      	movs	r3, #1
 802409a:	e7a8      	b.n	8023fee <__ssvfiscanf_r+0x142>
 802409c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 802409e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80240a2:	9341      	str	r3, [sp, #260]	; 0x104
 80240a4:	2300      	movs	r3, #0
 80240a6:	e7a2      	b.n	8023fee <__ssvfiscanf_r+0x142>
 80240a8:	9841      	ldr	r0, [sp, #260]	; 0x104
 80240aa:	06c3      	lsls	r3, r0, #27
 80240ac:	f53f af2e 	bmi.w	8023f0c <__ssvfiscanf_r+0x60>
 80240b0:	9b00      	ldr	r3, [sp, #0]
 80240b2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80240b4:	1d19      	adds	r1, r3, #4
 80240b6:	9100      	str	r1, [sp, #0]
 80240b8:	681b      	ldr	r3, [r3, #0]
 80240ba:	07c0      	lsls	r0, r0, #31
 80240bc:	bf4c      	ite	mi
 80240be:	801a      	strhmi	r2, [r3, #0]
 80240c0:	601a      	strpl	r2, [r3, #0]
 80240c2:	e723      	b.n	8023f0c <__ssvfiscanf_r+0x60>
 80240c4:	2305      	movs	r3, #5
 80240c6:	e792      	b.n	8023fee <__ssvfiscanf_r+0x142>
 80240c8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80240ca:	4621      	mov	r1, r4
 80240cc:	4630      	mov	r0, r6
 80240ce:	4798      	blx	r3
 80240d0:	2800      	cmp	r0, #0
 80240d2:	d090      	beq.n	8023ff6 <__ssvfiscanf_r+0x14a>
 80240d4:	e7c8      	b.n	8024068 <__ssvfiscanf_r+0x1bc>
 80240d6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80240d8:	3201      	adds	r2, #1
 80240da:	9245      	str	r2, [sp, #276]	; 0x114
 80240dc:	6862      	ldr	r2, [r4, #4]
 80240de:	3a01      	subs	r2, #1
 80240e0:	2a00      	cmp	r2, #0
 80240e2:	6062      	str	r2, [r4, #4]
 80240e4:	dd02      	ble.n	80240ec <__ssvfiscanf_r+0x240>
 80240e6:	3301      	adds	r3, #1
 80240e8:	6023      	str	r3, [r4, #0]
 80240ea:	e787      	b.n	8023ffc <__ssvfiscanf_r+0x150>
 80240ec:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80240ee:	4621      	mov	r1, r4
 80240f0:	4630      	mov	r0, r6
 80240f2:	4798      	blx	r3
 80240f4:	2800      	cmp	r0, #0
 80240f6:	d081      	beq.n	8023ffc <__ssvfiscanf_r+0x150>
 80240f8:	e7b6      	b.n	8024068 <__ssvfiscanf_r+0x1bc>
 80240fa:	2b04      	cmp	r3, #4
 80240fc:	dc06      	bgt.n	802410c <__ssvfiscanf_r+0x260>
 80240fe:	466b      	mov	r3, sp
 8024100:	4622      	mov	r2, r4
 8024102:	a941      	add	r1, sp, #260	; 0x104
 8024104:	4630      	mov	r0, r6
 8024106:	f000 f9c5 	bl	8024494 <_scanf_i>
 802410a:	e788      	b.n	802401e <__ssvfiscanf_r+0x172>
 802410c:	4b0e      	ldr	r3, [pc, #56]	; (8024148 <__ssvfiscanf_r+0x29c>)
 802410e:	2b00      	cmp	r3, #0
 8024110:	f43f aefc 	beq.w	8023f0c <__ssvfiscanf_r+0x60>
 8024114:	466b      	mov	r3, sp
 8024116:	4622      	mov	r2, r4
 8024118:	a941      	add	r1, sp, #260	; 0x104
 802411a:	4630      	mov	r0, r6
 802411c:	f3af 8000 	nop.w
 8024120:	e77d      	b.n	802401e <__ssvfiscanf_r+0x172>
 8024122:	89a3      	ldrh	r3, [r4, #12]
 8024124:	f013 0f40 	tst.w	r3, #64	; 0x40
 8024128:	bf18      	it	ne
 802412a:	f04f 30ff 	movne.w	r0, #4294967295
 802412e:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8024132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024136:	9844      	ldr	r0, [sp, #272]	; 0x110
 8024138:	e7f9      	b.n	802412e <__ssvfiscanf_r+0x282>
 802413a:	bf00      	nop
 802413c:	08023df9 	.word	0x08023df9
 8024140:	08023e73 	.word	0x08023e73
 8024144:	0804007a 	.word	0x0804007a
 8024148:	00000000 	.word	0x00000000

0802414c <__sfputc_r>:
 802414c:	6893      	ldr	r3, [r2, #8]
 802414e:	3b01      	subs	r3, #1
 8024150:	2b00      	cmp	r3, #0
 8024152:	b410      	push	{r4}
 8024154:	6093      	str	r3, [r2, #8]
 8024156:	da08      	bge.n	802416a <__sfputc_r+0x1e>
 8024158:	6994      	ldr	r4, [r2, #24]
 802415a:	42a3      	cmp	r3, r4
 802415c:	db01      	blt.n	8024162 <__sfputc_r+0x16>
 802415e:	290a      	cmp	r1, #10
 8024160:	d103      	bne.n	802416a <__sfputc_r+0x1e>
 8024162:	f85d 4b04 	ldr.w	r4, [sp], #4
 8024166:	f7fd bfcd 	b.w	8022104 <__swbuf_r>
 802416a:	6813      	ldr	r3, [r2, #0]
 802416c:	1c58      	adds	r0, r3, #1
 802416e:	6010      	str	r0, [r2, #0]
 8024170:	7019      	strb	r1, [r3, #0]
 8024172:	4608      	mov	r0, r1
 8024174:	f85d 4b04 	ldr.w	r4, [sp], #4
 8024178:	4770      	bx	lr

0802417a <__sfputs_r>:
 802417a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802417c:	4606      	mov	r6, r0
 802417e:	460f      	mov	r7, r1
 8024180:	4614      	mov	r4, r2
 8024182:	18d5      	adds	r5, r2, r3
 8024184:	42ac      	cmp	r4, r5
 8024186:	d101      	bne.n	802418c <__sfputs_r+0x12>
 8024188:	2000      	movs	r0, #0
 802418a:	e007      	b.n	802419c <__sfputs_r+0x22>
 802418c:	463a      	mov	r2, r7
 802418e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8024192:	4630      	mov	r0, r6
 8024194:	f7ff ffda 	bl	802414c <__sfputc_r>
 8024198:	1c43      	adds	r3, r0, #1
 802419a:	d1f3      	bne.n	8024184 <__sfputs_r+0xa>
 802419c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080241a0 <_vfiprintf_r>:
 80241a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80241a4:	460c      	mov	r4, r1
 80241a6:	b09d      	sub	sp, #116	; 0x74
 80241a8:	4617      	mov	r7, r2
 80241aa:	461d      	mov	r5, r3
 80241ac:	4606      	mov	r6, r0
 80241ae:	b118      	cbz	r0, 80241b8 <_vfiprintf_r+0x18>
 80241b0:	6983      	ldr	r3, [r0, #24]
 80241b2:	b90b      	cbnz	r3, 80241b8 <_vfiprintf_r+0x18>
 80241b4:	f7fe ffb4 	bl	8023120 <__sinit>
 80241b8:	4b7c      	ldr	r3, [pc, #496]	; (80243ac <_vfiprintf_r+0x20c>)
 80241ba:	429c      	cmp	r4, r3
 80241bc:	d158      	bne.n	8024270 <_vfiprintf_r+0xd0>
 80241be:	6874      	ldr	r4, [r6, #4]
 80241c0:	89a3      	ldrh	r3, [r4, #12]
 80241c2:	0718      	lsls	r0, r3, #28
 80241c4:	d55e      	bpl.n	8024284 <_vfiprintf_r+0xe4>
 80241c6:	6923      	ldr	r3, [r4, #16]
 80241c8:	2b00      	cmp	r3, #0
 80241ca:	d05b      	beq.n	8024284 <_vfiprintf_r+0xe4>
 80241cc:	2300      	movs	r3, #0
 80241ce:	9309      	str	r3, [sp, #36]	; 0x24
 80241d0:	2320      	movs	r3, #32
 80241d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80241d6:	2330      	movs	r3, #48	; 0x30
 80241d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80241dc:	9503      	str	r5, [sp, #12]
 80241de:	f04f 0b01 	mov.w	fp, #1
 80241e2:	46b8      	mov	r8, r7
 80241e4:	4645      	mov	r5, r8
 80241e6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80241ea:	b10b      	cbz	r3, 80241f0 <_vfiprintf_r+0x50>
 80241ec:	2b25      	cmp	r3, #37	; 0x25
 80241ee:	d154      	bne.n	802429a <_vfiprintf_r+0xfa>
 80241f0:	ebb8 0a07 	subs.w	sl, r8, r7
 80241f4:	d00b      	beq.n	802420e <_vfiprintf_r+0x6e>
 80241f6:	4653      	mov	r3, sl
 80241f8:	463a      	mov	r2, r7
 80241fa:	4621      	mov	r1, r4
 80241fc:	4630      	mov	r0, r6
 80241fe:	f7ff ffbc 	bl	802417a <__sfputs_r>
 8024202:	3001      	adds	r0, #1
 8024204:	f000 80c2 	beq.w	802438c <_vfiprintf_r+0x1ec>
 8024208:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802420a:	4453      	add	r3, sl
 802420c:	9309      	str	r3, [sp, #36]	; 0x24
 802420e:	f898 3000 	ldrb.w	r3, [r8]
 8024212:	2b00      	cmp	r3, #0
 8024214:	f000 80ba 	beq.w	802438c <_vfiprintf_r+0x1ec>
 8024218:	2300      	movs	r3, #0
 802421a:	f04f 32ff 	mov.w	r2, #4294967295
 802421e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8024222:	9304      	str	r3, [sp, #16]
 8024224:	9307      	str	r3, [sp, #28]
 8024226:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802422a:	931a      	str	r3, [sp, #104]	; 0x68
 802422c:	46a8      	mov	r8, r5
 802422e:	2205      	movs	r2, #5
 8024230:	f818 1b01 	ldrb.w	r1, [r8], #1
 8024234:	485e      	ldr	r0, [pc, #376]	; (80243b0 <_vfiprintf_r+0x210>)
 8024236:	f7dc f81b 	bl	8000270 <memchr>
 802423a:	9b04      	ldr	r3, [sp, #16]
 802423c:	bb78      	cbnz	r0, 802429e <_vfiprintf_r+0xfe>
 802423e:	06d9      	lsls	r1, r3, #27
 8024240:	bf44      	itt	mi
 8024242:	2220      	movmi	r2, #32
 8024244:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8024248:	071a      	lsls	r2, r3, #28
 802424a:	bf44      	itt	mi
 802424c:	222b      	movmi	r2, #43	; 0x2b
 802424e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8024252:	782a      	ldrb	r2, [r5, #0]
 8024254:	2a2a      	cmp	r2, #42	; 0x2a
 8024256:	d02a      	beq.n	80242ae <_vfiprintf_r+0x10e>
 8024258:	9a07      	ldr	r2, [sp, #28]
 802425a:	46a8      	mov	r8, r5
 802425c:	2000      	movs	r0, #0
 802425e:	250a      	movs	r5, #10
 8024260:	4641      	mov	r1, r8
 8024262:	f811 3b01 	ldrb.w	r3, [r1], #1
 8024266:	3b30      	subs	r3, #48	; 0x30
 8024268:	2b09      	cmp	r3, #9
 802426a:	d969      	bls.n	8024340 <_vfiprintf_r+0x1a0>
 802426c:	b360      	cbz	r0, 80242c8 <_vfiprintf_r+0x128>
 802426e:	e024      	b.n	80242ba <_vfiprintf_r+0x11a>
 8024270:	4b50      	ldr	r3, [pc, #320]	; (80243b4 <_vfiprintf_r+0x214>)
 8024272:	429c      	cmp	r4, r3
 8024274:	d101      	bne.n	802427a <_vfiprintf_r+0xda>
 8024276:	68b4      	ldr	r4, [r6, #8]
 8024278:	e7a2      	b.n	80241c0 <_vfiprintf_r+0x20>
 802427a:	4b4f      	ldr	r3, [pc, #316]	; (80243b8 <_vfiprintf_r+0x218>)
 802427c:	429c      	cmp	r4, r3
 802427e:	bf08      	it	eq
 8024280:	68f4      	ldreq	r4, [r6, #12]
 8024282:	e79d      	b.n	80241c0 <_vfiprintf_r+0x20>
 8024284:	4621      	mov	r1, r4
 8024286:	4630      	mov	r0, r6
 8024288:	f7fd ffae 	bl	80221e8 <__swsetup_r>
 802428c:	2800      	cmp	r0, #0
 802428e:	d09d      	beq.n	80241cc <_vfiprintf_r+0x2c>
 8024290:	f04f 30ff 	mov.w	r0, #4294967295
 8024294:	b01d      	add	sp, #116	; 0x74
 8024296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802429a:	46a8      	mov	r8, r5
 802429c:	e7a2      	b.n	80241e4 <_vfiprintf_r+0x44>
 802429e:	4a44      	ldr	r2, [pc, #272]	; (80243b0 <_vfiprintf_r+0x210>)
 80242a0:	1a80      	subs	r0, r0, r2
 80242a2:	fa0b f000 	lsl.w	r0, fp, r0
 80242a6:	4318      	orrs	r0, r3
 80242a8:	9004      	str	r0, [sp, #16]
 80242aa:	4645      	mov	r5, r8
 80242ac:	e7be      	b.n	802422c <_vfiprintf_r+0x8c>
 80242ae:	9a03      	ldr	r2, [sp, #12]
 80242b0:	1d11      	adds	r1, r2, #4
 80242b2:	6812      	ldr	r2, [r2, #0]
 80242b4:	9103      	str	r1, [sp, #12]
 80242b6:	2a00      	cmp	r2, #0
 80242b8:	db01      	blt.n	80242be <_vfiprintf_r+0x11e>
 80242ba:	9207      	str	r2, [sp, #28]
 80242bc:	e004      	b.n	80242c8 <_vfiprintf_r+0x128>
 80242be:	4252      	negs	r2, r2
 80242c0:	f043 0302 	orr.w	r3, r3, #2
 80242c4:	9207      	str	r2, [sp, #28]
 80242c6:	9304      	str	r3, [sp, #16]
 80242c8:	f898 3000 	ldrb.w	r3, [r8]
 80242cc:	2b2e      	cmp	r3, #46	; 0x2e
 80242ce:	d10e      	bne.n	80242ee <_vfiprintf_r+0x14e>
 80242d0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80242d4:	2b2a      	cmp	r3, #42	; 0x2a
 80242d6:	d138      	bne.n	802434a <_vfiprintf_r+0x1aa>
 80242d8:	9b03      	ldr	r3, [sp, #12]
 80242da:	1d1a      	adds	r2, r3, #4
 80242dc:	681b      	ldr	r3, [r3, #0]
 80242de:	9203      	str	r2, [sp, #12]
 80242e0:	2b00      	cmp	r3, #0
 80242e2:	bfb8      	it	lt
 80242e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80242e8:	f108 0802 	add.w	r8, r8, #2
 80242ec:	9305      	str	r3, [sp, #20]
 80242ee:	4d33      	ldr	r5, [pc, #204]	; (80243bc <_vfiprintf_r+0x21c>)
 80242f0:	f898 1000 	ldrb.w	r1, [r8]
 80242f4:	2203      	movs	r2, #3
 80242f6:	4628      	mov	r0, r5
 80242f8:	f7db ffba 	bl	8000270 <memchr>
 80242fc:	b140      	cbz	r0, 8024310 <_vfiprintf_r+0x170>
 80242fe:	2340      	movs	r3, #64	; 0x40
 8024300:	1b40      	subs	r0, r0, r5
 8024302:	fa03 f000 	lsl.w	r0, r3, r0
 8024306:	9b04      	ldr	r3, [sp, #16]
 8024308:	4303      	orrs	r3, r0
 802430a:	f108 0801 	add.w	r8, r8, #1
 802430e:	9304      	str	r3, [sp, #16]
 8024310:	f898 1000 	ldrb.w	r1, [r8]
 8024314:	482a      	ldr	r0, [pc, #168]	; (80243c0 <_vfiprintf_r+0x220>)
 8024316:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802431a:	2206      	movs	r2, #6
 802431c:	f108 0701 	add.w	r7, r8, #1
 8024320:	f7db ffa6 	bl	8000270 <memchr>
 8024324:	2800      	cmp	r0, #0
 8024326:	d037      	beq.n	8024398 <_vfiprintf_r+0x1f8>
 8024328:	4b26      	ldr	r3, [pc, #152]	; (80243c4 <_vfiprintf_r+0x224>)
 802432a:	bb1b      	cbnz	r3, 8024374 <_vfiprintf_r+0x1d4>
 802432c:	9b03      	ldr	r3, [sp, #12]
 802432e:	3307      	adds	r3, #7
 8024330:	f023 0307 	bic.w	r3, r3, #7
 8024334:	3308      	adds	r3, #8
 8024336:	9303      	str	r3, [sp, #12]
 8024338:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802433a:	444b      	add	r3, r9
 802433c:	9309      	str	r3, [sp, #36]	; 0x24
 802433e:	e750      	b.n	80241e2 <_vfiprintf_r+0x42>
 8024340:	fb05 3202 	mla	r2, r5, r2, r3
 8024344:	2001      	movs	r0, #1
 8024346:	4688      	mov	r8, r1
 8024348:	e78a      	b.n	8024260 <_vfiprintf_r+0xc0>
 802434a:	2300      	movs	r3, #0
 802434c:	f108 0801 	add.w	r8, r8, #1
 8024350:	9305      	str	r3, [sp, #20]
 8024352:	4619      	mov	r1, r3
 8024354:	250a      	movs	r5, #10
 8024356:	4640      	mov	r0, r8
 8024358:	f810 2b01 	ldrb.w	r2, [r0], #1
 802435c:	3a30      	subs	r2, #48	; 0x30
 802435e:	2a09      	cmp	r2, #9
 8024360:	d903      	bls.n	802436a <_vfiprintf_r+0x1ca>
 8024362:	2b00      	cmp	r3, #0
 8024364:	d0c3      	beq.n	80242ee <_vfiprintf_r+0x14e>
 8024366:	9105      	str	r1, [sp, #20]
 8024368:	e7c1      	b.n	80242ee <_vfiprintf_r+0x14e>
 802436a:	fb05 2101 	mla	r1, r5, r1, r2
 802436e:	2301      	movs	r3, #1
 8024370:	4680      	mov	r8, r0
 8024372:	e7f0      	b.n	8024356 <_vfiprintf_r+0x1b6>
 8024374:	ab03      	add	r3, sp, #12
 8024376:	9300      	str	r3, [sp, #0]
 8024378:	4622      	mov	r2, r4
 802437a:	4b13      	ldr	r3, [pc, #76]	; (80243c8 <_vfiprintf_r+0x228>)
 802437c:	a904      	add	r1, sp, #16
 802437e:	4630      	mov	r0, r6
 8024380:	f7fb fff6 	bl	8020370 <_printf_float>
 8024384:	f1b0 3fff 	cmp.w	r0, #4294967295
 8024388:	4681      	mov	r9, r0
 802438a:	d1d5      	bne.n	8024338 <_vfiprintf_r+0x198>
 802438c:	89a3      	ldrh	r3, [r4, #12]
 802438e:	065b      	lsls	r3, r3, #25
 8024390:	f53f af7e 	bmi.w	8024290 <_vfiprintf_r+0xf0>
 8024394:	9809      	ldr	r0, [sp, #36]	; 0x24
 8024396:	e77d      	b.n	8024294 <_vfiprintf_r+0xf4>
 8024398:	ab03      	add	r3, sp, #12
 802439a:	9300      	str	r3, [sp, #0]
 802439c:	4622      	mov	r2, r4
 802439e:	4b0a      	ldr	r3, [pc, #40]	; (80243c8 <_vfiprintf_r+0x228>)
 80243a0:	a904      	add	r1, sp, #16
 80243a2:	4630      	mov	r0, r6
 80243a4:	f7fc fa86 	bl	80208b4 <_printf_i>
 80243a8:	e7ec      	b.n	8024384 <_vfiprintf_r+0x1e4>
 80243aa:	bf00      	nop
 80243ac:	0803ff38 	.word	0x0803ff38
 80243b0:	08040074 	.word	0x08040074
 80243b4:	0803ff58 	.word	0x0803ff58
 80243b8:	0803ff18 	.word	0x0803ff18
 80243bc:	0804007a 	.word	0x0804007a
 80243c0:	0804007e 	.word	0x0804007e
 80243c4:	08020371 	.word	0x08020371
 80243c8:	0802417b 	.word	0x0802417b

080243cc <_scanf_chars>:
 80243cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80243d0:	4615      	mov	r5, r2
 80243d2:	688a      	ldr	r2, [r1, #8]
 80243d4:	4680      	mov	r8, r0
 80243d6:	460c      	mov	r4, r1
 80243d8:	b932      	cbnz	r2, 80243e8 <_scanf_chars+0x1c>
 80243da:	698a      	ldr	r2, [r1, #24]
 80243dc:	2a00      	cmp	r2, #0
 80243de:	bf14      	ite	ne
 80243e0:	f04f 32ff 	movne.w	r2, #4294967295
 80243e4:	2201      	moveq	r2, #1
 80243e6:	608a      	str	r2, [r1, #8]
 80243e8:	6822      	ldr	r2, [r4, #0]
 80243ea:	06d1      	lsls	r1, r2, #27
 80243ec:	bf5f      	itttt	pl
 80243ee:	681a      	ldrpl	r2, [r3, #0]
 80243f0:	1d11      	addpl	r1, r2, #4
 80243f2:	6019      	strpl	r1, [r3, #0]
 80243f4:	6817      	ldrpl	r7, [r2, #0]
 80243f6:	2600      	movs	r6, #0
 80243f8:	69a3      	ldr	r3, [r4, #24]
 80243fa:	b1db      	cbz	r3, 8024434 <_scanf_chars+0x68>
 80243fc:	2b01      	cmp	r3, #1
 80243fe:	d107      	bne.n	8024410 <_scanf_chars+0x44>
 8024400:	682b      	ldr	r3, [r5, #0]
 8024402:	6962      	ldr	r2, [r4, #20]
 8024404:	781b      	ldrb	r3, [r3, #0]
 8024406:	5cd3      	ldrb	r3, [r2, r3]
 8024408:	b9a3      	cbnz	r3, 8024434 <_scanf_chars+0x68>
 802440a:	2e00      	cmp	r6, #0
 802440c:	d132      	bne.n	8024474 <_scanf_chars+0xa8>
 802440e:	e006      	b.n	802441e <_scanf_chars+0x52>
 8024410:	2b02      	cmp	r3, #2
 8024412:	d007      	beq.n	8024424 <_scanf_chars+0x58>
 8024414:	2e00      	cmp	r6, #0
 8024416:	d12d      	bne.n	8024474 <_scanf_chars+0xa8>
 8024418:	69a3      	ldr	r3, [r4, #24]
 802441a:	2b01      	cmp	r3, #1
 802441c:	d12a      	bne.n	8024474 <_scanf_chars+0xa8>
 802441e:	2001      	movs	r0, #1
 8024420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024424:	f7fb fb74 	bl	801fb10 <__locale_ctype_ptr>
 8024428:	682b      	ldr	r3, [r5, #0]
 802442a:	781b      	ldrb	r3, [r3, #0]
 802442c:	4418      	add	r0, r3
 802442e:	7843      	ldrb	r3, [r0, #1]
 8024430:	071b      	lsls	r3, r3, #28
 8024432:	d4ef      	bmi.n	8024414 <_scanf_chars+0x48>
 8024434:	6823      	ldr	r3, [r4, #0]
 8024436:	06da      	lsls	r2, r3, #27
 8024438:	bf5e      	ittt	pl
 802443a:	682b      	ldrpl	r3, [r5, #0]
 802443c:	781b      	ldrbpl	r3, [r3, #0]
 802443e:	703b      	strbpl	r3, [r7, #0]
 8024440:	682a      	ldr	r2, [r5, #0]
 8024442:	686b      	ldr	r3, [r5, #4]
 8024444:	f102 0201 	add.w	r2, r2, #1
 8024448:	602a      	str	r2, [r5, #0]
 802444a:	68a2      	ldr	r2, [r4, #8]
 802444c:	f103 33ff 	add.w	r3, r3, #4294967295
 8024450:	f102 32ff 	add.w	r2, r2, #4294967295
 8024454:	606b      	str	r3, [r5, #4]
 8024456:	f106 0601 	add.w	r6, r6, #1
 802445a:	bf58      	it	pl
 802445c:	3701      	addpl	r7, #1
 802445e:	60a2      	str	r2, [r4, #8]
 8024460:	b142      	cbz	r2, 8024474 <_scanf_chars+0xa8>
 8024462:	2b00      	cmp	r3, #0
 8024464:	dcc8      	bgt.n	80243f8 <_scanf_chars+0x2c>
 8024466:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 802446a:	4629      	mov	r1, r5
 802446c:	4640      	mov	r0, r8
 802446e:	4798      	blx	r3
 8024470:	2800      	cmp	r0, #0
 8024472:	d0c1      	beq.n	80243f8 <_scanf_chars+0x2c>
 8024474:	6823      	ldr	r3, [r4, #0]
 8024476:	f013 0310 	ands.w	r3, r3, #16
 802447a:	d105      	bne.n	8024488 <_scanf_chars+0xbc>
 802447c:	68e2      	ldr	r2, [r4, #12]
 802447e:	3201      	adds	r2, #1
 8024480:	60e2      	str	r2, [r4, #12]
 8024482:	69a2      	ldr	r2, [r4, #24]
 8024484:	b102      	cbz	r2, 8024488 <_scanf_chars+0xbc>
 8024486:	703b      	strb	r3, [r7, #0]
 8024488:	6923      	ldr	r3, [r4, #16]
 802448a:	441e      	add	r6, r3
 802448c:	6126      	str	r6, [r4, #16]
 802448e:	2000      	movs	r0, #0
 8024490:	e7c6      	b.n	8024420 <_scanf_chars+0x54>
	...

08024494 <_scanf_i>:
 8024494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024498:	469a      	mov	sl, r3
 802449a:	4b74      	ldr	r3, [pc, #464]	; (802466c <_scanf_i+0x1d8>)
 802449c:	460c      	mov	r4, r1
 802449e:	4683      	mov	fp, r0
 80244a0:	4616      	mov	r6, r2
 80244a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80244a6:	b087      	sub	sp, #28
 80244a8:	ab03      	add	r3, sp, #12
 80244aa:	68a7      	ldr	r7, [r4, #8]
 80244ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80244b0:	4b6f      	ldr	r3, [pc, #444]	; (8024670 <_scanf_i+0x1dc>)
 80244b2:	69a1      	ldr	r1, [r4, #24]
 80244b4:	4a6f      	ldr	r2, [pc, #444]	; (8024674 <_scanf_i+0x1e0>)
 80244b6:	2903      	cmp	r1, #3
 80244b8:	bf08      	it	eq
 80244ba:	461a      	moveq	r2, r3
 80244bc:	1e7b      	subs	r3, r7, #1
 80244be:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80244c2:	bf84      	itt	hi
 80244c4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80244c8:	60a3      	strhi	r3, [r4, #8]
 80244ca:	6823      	ldr	r3, [r4, #0]
 80244cc:	9200      	str	r2, [sp, #0]
 80244ce:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80244d2:	bf88      	it	hi
 80244d4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80244d8:	f104 091c 	add.w	r9, r4, #28
 80244dc:	6023      	str	r3, [r4, #0]
 80244de:	bf8c      	ite	hi
 80244e0:	197f      	addhi	r7, r7, r5
 80244e2:	2700      	movls	r7, #0
 80244e4:	464b      	mov	r3, r9
 80244e6:	f04f 0800 	mov.w	r8, #0
 80244ea:	9301      	str	r3, [sp, #4]
 80244ec:	6831      	ldr	r1, [r6, #0]
 80244ee:	ab03      	add	r3, sp, #12
 80244f0:	2202      	movs	r2, #2
 80244f2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80244f6:	7809      	ldrb	r1, [r1, #0]
 80244f8:	f7db feba 	bl	8000270 <memchr>
 80244fc:	9b01      	ldr	r3, [sp, #4]
 80244fe:	b330      	cbz	r0, 802454e <_scanf_i+0xba>
 8024500:	f1b8 0f01 	cmp.w	r8, #1
 8024504:	d15a      	bne.n	80245bc <_scanf_i+0x128>
 8024506:	6862      	ldr	r2, [r4, #4]
 8024508:	b92a      	cbnz	r2, 8024516 <_scanf_i+0x82>
 802450a:	6822      	ldr	r2, [r4, #0]
 802450c:	2108      	movs	r1, #8
 802450e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8024512:	6061      	str	r1, [r4, #4]
 8024514:	6022      	str	r2, [r4, #0]
 8024516:	6822      	ldr	r2, [r4, #0]
 8024518:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 802451c:	6022      	str	r2, [r4, #0]
 802451e:	68a2      	ldr	r2, [r4, #8]
 8024520:	1e51      	subs	r1, r2, #1
 8024522:	60a1      	str	r1, [r4, #8]
 8024524:	b19a      	cbz	r2, 802454e <_scanf_i+0xba>
 8024526:	6832      	ldr	r2, [r6, #0]
 8024528:	1c51      	adds	r1, r2, #1
 802452a:	6031      	str	r1, [r6, #0]
 802452c:	7812      	ldrb	r2, [r2, #0]
 802452e:	701a      	strb	r2, [r3, #0]
 8024530:	1c5d      	adds	r5, r3, #1
 8024532:	6873      	ldr	r3, [r6, #4]
 8024534:	3b01      	subs	r3, #1
 8024536:	2b00      	cmp	r3, #0
 8024538:	6073      	str	r3, [r6, #4]
 802453a:	dc07      	bgt.n	802454c <_scanf_i+0xb8>
 802453c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8024540:	4631      	mov	r1, r6
 8024542:	4658      	mov	r0, fp
 8024544:	4798      	blx	r3
 8024546:	2800      	cmp	r0, #0
 8024548:	f040 8086 	bne.w	8024658 <_scanf_i+0x1c4>
 802454c:	462b      	mov	r3, r5
 802454e:	f108 0801 	add.w	r8, r8, #1
 8024552:	f1b8 0f03 	cmp.w	r8, #3
 8024556:	d1c8      	bne.n	80244ea <_scanf_i+0x56>
 8024558:	6862      	ldr	r2, [r4, #4]
 802455a:	b90a      	cbnz	r2, 8024560 <_scanf_i+0xcc>
 802455c:	220a      	movs	r2, #10
 802455e:	6062      	str	r2, [r4, #4]
 8024560:	6862      	ldr	r2, [r4, #4]
 8024562:	4945      	ldr	r1, [pc, #276]	; (8024678 <_scanf_i+0x1e4>)
 8024564:	6960      	ldr	r0, [r4, #20]
 8024566:	9301      	str	r3, [sp, #4]
 8024568:	1a89      	subs	r1, r1, r2
 802456a:	f000 f8cf 	bl	802470c <__sccl>
 802456e:	9b01      	ldr	r3, [sp, #4]
 8024570:	f04f 0800 	mov.w	r8, #0
 8024574:	461d      	mov	r5, r3
 8024576:	68a3      	ldr	r3, [r4, #8]
 8024578:	6822      	ldr	r2, [r4, #0]
 802457a:	2b00      	cmp	r3, #0
 802457c:	d03a      	beq.n	80245f4 <_scanf_i+0x160>
 802457e:	6831      	ldr	r1, [r6, #0]
 8024580:	6960      	ldr	r0, [r4, #20]
 8024582:	f891 c000 	ldrb.w	ip, [r1]
 8024586:	f810 000c 	ldrb.w	r0, [r0, ip]
 802458a:	2800      	cmp	r0, #0
 802458c:	d032      	beq.n	80245f4 <_scanf_i+0x160>
 802458e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8024592:	d121      	bne.n	80245d8 <_scanf_i+0x144>
 8024594:	0510      	lsls	r0, r2, #20
 8024596:	d51f      	bpl.n	80245d8 <_scanf_i+0x144>
 8024598:	f108 0801 	add.w	r8, r8, #1
 802459c:	b117      	cbz	r7, 80245a4 <_scanf_i+0x110>
 802459e:	3301      	adds	r3, #1
 80245a0:	3f01      	subs	r7, #1
 80245a2:	60a3      	str	r3, [r4, #8]
 80245a4:	6873      	ldr	r3, [r6, #4]
 80245a6:	3b01      	subs	r3, #1
 80245a8:	2b00      	cmp	r3, #0
 80245aa:	6073      	str	r3, [r6, #4]
 80245ac:	dd1b      	ble.n	80245e6 <_scanf_i+0x152>
 80245ae:	6833      	ldr	r3, [r6, #0]
 80245b0:	3301      	adds	r3, #1
 80245b2:	6033      	str	r3, [r6, #0]
 80245b4:	68a3      	ldr	r3, [r4, #8]
 80245b6:	3b01      	subs	r3, #1
 80245b8:	60a3      	str	r3, [r4, #8]
 80245ba:	e7dc      	b.n	8024576 <_scanf_i+0xe2>
 80245bc:	f1b8 0f02 	cmp.w	r8, #2
 80245c0:	d1ad      	bne.n	802451e <_scanf_i+0x8a>
 80245c2:	6822      	ldr	r2, [r4, #0]
 80245c4:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80245c8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80245cc:	d1bf      	bne.n	802454e <_scanf_i+0xba>
 80245ce:	2110      	movs	r1, #16
 80245d0:	6061      	str	r1, [r4, #4]
 80245d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80245d6:	e7a1      	b.n	802451c <_scanf_i+0x88>
 80245d8:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80245dc:	6022      	str	r2, [r4, #0]
 80245de:	780b      	ldrb	r3, [r1, #0]
 80245e0:	702b      	strb	r3, [r5, #0]
 80245e2:	3501      	adds	r5, #1
 80245e4:	e7de      	b.n	80245a4 <_scanf_i+0x110>
 80245e6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80245ea:	4631      	mov	r1, r6
 80245ec:	4658      	mov	r0, fp
 80245ee:	4798      	blx	r3
 80245f0:	2800      	cmp	r0, #0
 80245f2:	d0df      	beq.n	80245b4 <_scanf_i+0x120>
 80245f4:	6823      	ldr	r3, [r4, #0]
 80245f6:	05d9      	lsls	r1, r3, #23
 80245f8:	d50c      	bpl.n	8024614 <_scanf_i+0x180>
 80245fa:	454d      	cmp	r5, r9
 80245fc:	d908      	bls.n	8024610 <_scanf_i+0x17c>
 80245fe:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8024602:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8024606:	4632      	mov	r2, r6
 8024608:	4658      	mov	r0, fp
 802460a:	4798      	blx	r3
 802460c:	1e6f      	subs	r7, r5, #1
 802460e:	463d      	mov	r5, r7
 8024610:	454d      	cmp	r5, r9
 8024612:	d029      	beq.n	8024668 <_scanf_i+0x1d4>
 8024614:	6822      	ldr	r2, [r4, #0]
 8024616:	f012 0210 	ands.w	r2, r2, #16
 802461a:	d113      	bne.n	8024644 <_scanf_i+0x1b0>
 802461c:	702a      	strb	r2, [r5, #0]
 802461e:	6863      	ldr	r3, [r4, #4]
 8024620:	9e00      	ldr	r6, [sp, #0]
 8024622:	4649      	mov	r1, r9
 8024624:	4658      	mov	r0, fp
 8024626:	47b0      	blx	r6
 8024628:	f8da 3000 	ldr.w	r3, [sl]
 802462c:	6821      	ldr	r1, [r4, #0]
 802462e:	1d1a      	adds	r2, r3, #4
 8024630:	f8ca 2000 	str.w	r2, [sl]
 8024634:	f011 0f20 	tst.w	r1, #32
 8024638:	681b      	ldr	r3, [r3, #0]
 802463a:	d010      	beq.n	802465e <_scanf_i+0x1ca>
 802463c:	6018      	str	r0, [r3, #0]
 802463e:	68e3      	ldr	r3, [r4, #12]
 8024640:	3301      	adds	r3, #1
 8024642:	60e3      	str	r3, [r4, #12]
 8024644:	eba5 0509 	sub.w	r5, r5, r9
 8024648:	44a8      	add	r8, r5
 802464a:	6925      	ldr	r5, [r4, #16]
 802464c:	4445      	add	r5, r8
 802464e:	6125      	str	r5, [r4, #16]
 8024650:	2000      	movs	r0, #0
 8024652:	b007      	add	sp, #28
 8024654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024658:	f04f 0800 	mov.w	r8, #0
 802465c:	e7ca      	b.n	80245f4 <_scanf_i+0x160>
 802465e:	07ca      	lsls	r2, r1, #31
 8024660:	bf4c      	ite	mi
 8024662:	8018      	strhmi	r0, [r3, #0]
 8024664:	6018      	strpl	r0, [r3, #0]
 8024666:	e7ea      	b.n	802463e <_scanf_i+0x1aa>
 8024668:	2001      	movs	r0, #1
 802466a:	e7f2      	b.n	8024652 <_scanf_i+0x1be>
 802466c:	080249fc 	.word	0x080249fc
 8024670:	08021b15 	.word	0x08021b15
 8024674:	08021c59 	.word	0x08021c59
 8024678:	08040095 	.word	0x08040095

0802467c <_putc_r>:
 802467c:	b570      	push	{r4, r5, r6, lr}
 802467e:	460d      	mov	r5, r1
 8024680:	4614      	mov	r4, r2
 8024682:	4606      	mov	r6, r0
 8024684:	b118      	cbz	r0, 802468e <_putc_r+0x12>
 8024686:	6983      	ldr	r3, [r0, #24]
 8024688:	b90b      	cbnz	r3, 802468e <_putc_r+0x12>
 802468a:	f7fe fd49 	bl	8023120 <__sinit>
 802468e:	4b13      	ldr	r3, [pc, #76]	; (80246dc <_putc_r+0x60>)
 8024690:	429c      	cmp	r4, r3
 8024692:	d112      	bne.n	80246ba <_putc_r+0x3e>
 8024694:	6874      	ldr	r4, [r6, #4]
 8024696:	68a3      	ldr	r3, [r4, #8]
 8024698:	3b01      	subs	r3, #1
 802469a:	2b00      	cmp	r3, #0
 802469c:	60a3      	str	r3, [r4, #8]
 802469e:	da16      	bge.n	80246ce <_putc_r+0x52>
 80246a0:	69a2      	ldr	r2, [r4, #24]
 80246a2:	4293      	cmp	r3, r2
 80246a4:	db02      	blt.n	80246ac <_putc_r+0x30>
 80246a6:	b2eb      	uxtb	r3, r5
 80246a8:	2b0a      	cmp	r3, #10
 80246aa:	d110      	bne.n	80246ce <_putc_r+0x52>
 80246ac:	4622      	mov	r2, r4
 80246ae:	4629      	mov	r1, r5
 80246b0:	4630      	mov	r0, r6
 80246b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80246b6:	f7fd bd25 	b.w	8022104 <__swbuf_r>
 80246ba:	4b09      	ldr	r3, [pc, #36]	; (80246e0 <_putc_r+0x64>)
 80246bc:	429c      	cmp	r4, r3
 80246be:	d101      	bne.n	80246c4 <_putc_r+0x48>
 80246c0:	68b4      	ldr	r4, [r6, #8]
 80246c2:	e7e8      	b.n	8024696 <_putc_r+0x1a>
 80246c4:	4b07      	ldr	r3, [pc, #28]	; (80246e4 <_putc_r+0x68>)
 80246c6:	429c      	cmp	r4, r3
 80246c8:	bf08      	it	eq
 80246ca:	68f4      	ldreq	r4, [r6, #12]
 80246cc:	e7e3      	b.n	8024696 <_putc_r+0x1a>
 80246ce:	6823      	ldr	r3, [r4, #0]
 80246d0:	1c5a      	adds	r2, r3, #1
 80246d2:	6022      	str	r2, [r4, #0]
 80246d4:	701d      	strb	r5, [r3, #0]
 80246d6:	b2e8      	uxtb	r0, r5
 80246d8:	bd70      	pop	{r4, r5, r6, pc}
 80246da:	bf00      	nop
 80246dc:	0803ff38 	.word	0x0803ff38
 80246e0:	0803ff58 	.word	0x0803ff58
 80246e4:	0803ff18 	.word	0x0803ff18

080246e8 <_read_r>:
 80246e8:	b538      	push	{r3, r4, r5, lr}
 80246ea:	4c07      	ldr	r4, [pc, #28]	; (8024708 <_read_r+0x20>)
 80246ec:	4605      	mov	r5, r0
 80246ee:	4608      	mov	r0, r1
 80246f0:	4611      	mov	r1, r2
 80246f2:	2200      	movs	r2, #0
 80246f4:	6022      	str	r2, [r4, #0]
 80246f6:	461a      	mov	r2, r3
 80246f8:	f7e0 f944 	bl	8004984 <_read>
 80246fc:	1c43      	adds	r3, r0, #1
 80246fe:	d102      	bne.n	8024706 <_read_r+0x1e>
 8024700:	6823      	ldr	r3, [r4, #0]
 8024702:	b103      	cbz	r3, 8024706 <_read_r+0x1e>
 8024704:	602b      	str	r3, [r5, #0]
 8024706:	bd38      	pop	{r3, r4, r5, pc}
 8024708:	2003e2c8 	.word	0x2003e2c8

0802470c <__sccl>:
 802470c:	b570      	push	{r4, r5, r6, lr}
 802470e:	780b      	ldrb	r3, [r1, #0]
 8024710:	2b5e      	cmp	r3, #94	; 0x5e
 8024712:	bf13      	iteet	ne
 8024714:	1c4a      	addne	r2, r1, #1
 8024716:	1c8a      	addeq	r2, r1, #2
 8024718:	784b      	ldrbeq	r3, [r1, #1]
 802471a:	2100      	movne	r1, #0
 802471c:	bf08      	it	eq
 802471e:	2101      	moveq	r1, #1
 8024720:	1e44      	subs	r4, r0, #1
 8024722:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8024726:	f804 1f01 	strb.w	r1, [r4, #1]!
 802472a:	42ac      	cmp	r4, r5
 802472c:	d1fb      	bne.n	8024726 <__sccl+0x1a>
 802472e:	b913      	cbnz	r3, 8024736 <__sccl+0x2a>
 8024730:	3a01      	subs	r2, #1
 8024732:	4610      	mov	r0, r2
 8024734:	bd70      	pop	{r4, r5, r6, pc}
 8024736:	f081 0401 	eor.w	r4, r1, #1
 802473a:	54c4      	strb	r4, [r0, r3]
 802473c:	1c51      	adds	r1, r2, #1
 802473e:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8024742:	2d2d      	cmp	r5, #45	; 0x2d
 8024744:	f101 36ff 	add.w	r6, r1, #4294967295
 8024748:	460a      	mov	r2, r1
 802474a:	d006      	beq.n	802475a <__sccl+0x4e>
 802474c:	2d5d      	cmp	r5, #93	; 0x5d
 802474e:	d0f0      	beq.n	8024732 <__sccl+0x26>
 8024750:	b90d      	cbnz	r5, 8024756 <__sccl+0x4a>
 8024752:	4632      	mov	r2, r6
 8024754:	e7ed      	b.n	8024732 <__sccl+0x26>
 8024756:	462b      	mov	r3, r5
 8024758:	e7ef      	b.n	802473a <__sccl+0x2e>
 802475a:	780e      	ldrb	r6, [r1, #0]
 802475c:	2e5d      	cmp	r6, #93	; 0x5d
 802475e:	d0fa      	beq.n	8024756 <__sccl+0x4a>
 8024760:	42b3      	cmp	r3, r6
 8024762:	dcf8      	bgt.n	8024756 <__sccl+0x4a>
 8024764:	3301      	adds	r3, #1
 8024766:	429e      	cmp	r6, r3
 8024768:	54c4      	strb	r4, [r0, r3]
 802476a:	dcfb      	bgt.n	8024764 <__sccl+0x58>
 802476c:	3102      	adds	r1, #2
 802476e:	e7e6      	b.n	802473e <__sccl+0x32>

08024770 <__submore>:
 8024770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024774:	460c      	mov	r4, r1
 8024776:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8024778:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802477c:	4299      	cmp	r1, r3
 802477e:	d11d      	bne.n	80247bc <__submore+0x4c>
 8024780:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8024784:	f7fb fd12 	bl	80201ac <_malloc_r>
 8024788:	b918      	cbnz	r0, 8024792 <__submore+0x22>
 802478a:	f04f 30ff 	mov.w	r0, #4294967295
 802478e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024792:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8024796:	63a3      	str	r3, [r4, #56]	; 0x38
 8024798:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 802479c:	6360      	str	r0, [r4, #52]	; 0x34
 802479e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80247a2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80247a6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80247aa:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80247ae:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80247b2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80247b6:	6020      	str	r0, [r4, #0]
 80247b8:	2000      	movs	r0, #0
 80247ba:	e7e8      	b.n	802478e <__submore+0x1e>
 80247bc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80247be:	0077      	lsls	r7, r6, #1
 80247c0:	463a      	mov	r2, r7
 80247c2:	f7ff f9a1 	bl	8023b08 <_realloc_r>
 80247c6:	4605      	mov	r5, r0
 80247c8:	2800      	cmp	r0, #0
 80247ca:	d0de      	beq.n	802478a <__submore+0x1a>
 80247cc:	eb00 0806 	add.w	r8, r0, r6
 80247d0:	4601      	mov	r1, r0
 80247d2:	4632      	mov	r2, r6
 80247d4:	4640      	mov	r0, r8
 80247d6:	f7fb f9da 	bl	801fb8e <memcpy>
 80247da:	f8c4 8000 	str.w	r8, [r4]
 80247de:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80247e2:	e7e9      	b.n	80247b8 <__submore+0x48>

080247e4 <__env_lock>:
 80247e4:	4770      	bx	lr

080247e6 <__env_unlock>:
 80247e6:	4770      	bx	lr

080247e8 <_fstat_r>:
 80247e8:	b538      	push	{r3, r4, r5, lr}
 80247ea:	4c07      	ldr	r4, [pc, #28]	; (8024808 <_fstat_r+0x20>)
 80247ec:	2300      	movs	r3, #0
 80247ee:	4605      	mov	r5, r0
 80247f0:	4608      	mov	r0, r1
 80247f2:	4611      	mov	r1, r2
 80247f4:	6023      	str	r3, [r4, #0]
 80247f6:	f7e0 f8d7 	bl	80049a8 <_fstat>
 80247fa:	1c43      	adds	r3, r0, #1
 80247fc:	d102      	bne.n	8024804 <_fstat_r+0x1c>
 80247fe:	6823      	ldr	r3, [r4, #0]
 8024800:	b103      	cbz	r3, 8024804 <_fstat_r+0x1c>
 8024802:	602b      	str	r3, [r5, #0]
 8024804:	bd38      	pop	{r3, r4, r5, pc}
 8024806:	bf00      	nop
 8024808:	2003e2c8 	.word	0x2003e2c8

0802480c <_isatty_r>:
 802480c:	b538      	push	{r3, r4, r5, lr}
 802480e:	4c06      	ldr	r4, [pc, #24]	; (8024828 <_isatty_r+0x1c>)
 8024810:	2300      	movs	r3, #0
 8024812:	4605      	mov	r5, r0
 8024814:	4608      	mov	r0, r1
 8024816:	6023      	str	r3, [r4, #0]
 8024818:	f7e0 f8cc 	bl	80049b4 <_isatty>
 802481c:	1c43      	adds	r3, r0, #1
 802481e:	d102      	bne.n	8024826 <_isatty_r+0x1a>
 8024820:	6823      	ldr	r3, [r4, #0]
 8024822:	b103      	cbz	r3, 8024826 <_isatty_r+0x1a>
 8024824:	602b      	str	r3, [r5, #0]
 8024826:	bd38      	pop	{r3, r4, r5, pc}
 8024828:	2003e2c8 	.word	0x2003e2c8

0802482c <_malloc_usable_size_r>:
 802482c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8024830:	1f18      	subs	r0, r3, #4
 8024832:	2b00      	cmp	r3, #0
 8024834:	bfbc      	itt	lt
 8024836:	580b      	ldrlt	r3, [r1, r0]
 8024838:	18c0      	addlt	r0, r0, r3
 802483a:	4770      	bx	lr

0802483c <_init>:
 802483c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802483e:	bf00      	nop
 8024840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8024842:	bc08      	pop	{r3}
 8024844:	469e      	mov	lr, r3
 8024846:	4770      	bx	lr

08024848 <_fini>:
 8024848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802484a:	bf00      	nop
 802484c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802484e:	bc08      	pop	{r3}
 8024850:	469e      	mov	lr, r3
 8024852:	4770      	bx	lr
