
---------- Begin Simulation Statistics ----------
final_tick                               2541923258500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224997                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   224996                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.64                       # Real time elapsed on the host
host_tick_rate                              639104351                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194091                       # Number of instructions simulated
sim_ops                                       4194091                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011913                       # Number of seconds simulated
sim_ticks                                 11913413500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.836557                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  399962                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               872583                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2340                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85977                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            808739                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53688                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277656                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           223968                       # Number of indirect misses.
system.cpu.branchPred.lookups                  984807                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65264                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27054                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194091                       # Number of instructions committed
system.cpu.committedOps                       4194091                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.677921                       # CPI: cycles per instruction
system.cpu.discardedOps                        196622                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608021                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1453869                       # DTB hits
system.cpu.dtb.data_misses                       7451                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406770                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       851466                       # DTB read hits
system.cpu.dtb.read_misses                       6623                       # DTB read misses
system.cpu.dtb.write_accesses                  201251                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602403                       # DTB write hits
system.cpu.dtb.write_misses                       828                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18031                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3408933                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1042162                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664062                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16762898                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176121                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  991660                       # ITB accesses
system.cpu.itb.fetch_acv                          843                       # ITB acv
system.cpu.itb.fetch_hits                      983228                       # ITB hits
system.cpu.itb.fetch_misses                      8432                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4219     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6082                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14425                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2681     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5132                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11004393500     92.34%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8777500      0.07%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17936500      0.15%     92.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886373500      7.44%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11917481000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903021                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946804                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8029888500     67.38%     67.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3887592500     32.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23813719                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85388      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540392     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838846     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592286     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104851      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194091                       # Class of committed instruction
system.cpu.quiesceCycles                        13108                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7050821                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313772                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22830456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22830456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22830456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22830456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117079.261538                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117079.261538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117079.261538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117079.261538                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13068489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13068489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13068489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13068489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67017.892308                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67017.892308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67017.892308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67017.892308                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22480959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22480959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117088.328125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117088.328125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12868992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12868992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide        67026                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total        67026                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.262204                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539493182000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.262204                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203888                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203888                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128683                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34861                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87041                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34161                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28926                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28926                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87631                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40945                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11175232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11175232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691761                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17878257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               62                       # Total snoops (count)
system.membus.snoopTraffic                       3968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157916                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002786                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052712                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157476     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157916                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823915536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375844750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464664750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5604608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10076096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5604608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5604608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2231104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34861                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34861                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470445183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375332225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             845777409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470445183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470445183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187276636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187276636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187276636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470445183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375332225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1033054045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204021750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7350                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7350                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408048                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112170                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157439                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121685                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157439                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121685                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10366                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2216                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5709                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2010459500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4768078250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13669.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32419.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104181                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80418                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157439                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121685                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.226970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.123574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.589993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34728     42.40%     42.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24332     29.70%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10022     12.23%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4676      5.71%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2422      2.96%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1443      1.76%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          901      1.10%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          576      0.70%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2814      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81914                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.008571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.418992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.571096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1296     17.63%     17.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5577     75.88%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           289      3.93%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.16%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7350                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.752948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6534     88.90%     88.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      1.22%     90.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              491      6.68%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      2.34%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7350                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9412672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7644288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10076096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7787840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    845.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11913408500                       # Total gap between requests
system.mem_ctrls.avgGap                      42681.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4972736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7644288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417406480.518786668777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372683782.024354338646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641653880.308947563171                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121685                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2517955250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2250123000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 292517821750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28752.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32205.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2403893.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314367060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167082465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560211540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309117960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5207442480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189536160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7688156865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.336189                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    440684500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11074929000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270513180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143781165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489889680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314369280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5136983640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        248869920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7544806065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.303466                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    592711500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10922902000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11906213500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1685553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1685553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1685553                       # number of overall hits
system.cpu.icache.overall_hits::total         1685553                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87632                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87632                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87632                       # number of overall misses
system.cpu.icache.overall_misses::total         87632                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5383921000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5383921000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5383921000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5383921000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1773185                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1773185                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1773185                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1773185                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049421                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049421                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049421                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049421                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61437.842341                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61437.842341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61437.842341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61437.842341                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87041                       # number of writebacks
system.cpu.icache.writebacks::total             87041                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87632                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87632                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87632                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87632                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5296290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5296290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5296290000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5296290000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049421                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049421                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049421                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049421                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60437.853752                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60437.853752                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60437.853752                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60437.853752                       # average overall mshr miss latency
system.cpu.icache.replacements                  87041                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1685553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1685553                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87632                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87632                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5383921000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5383921000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1773185                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1773185                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61437.842341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61437.842341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5296290000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5296290000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60437.853752                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60437.853752                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.823126                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1711072                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87119                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.640629                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.823126                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3634001                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3634001                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1314495                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1314495                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314495                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314495                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105656                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105656                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105656                       # number of overall misses
system.cpu.dcache.overall_misses::total        105656                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6779699000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6779699000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6779699000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6779699000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1420151                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1420151                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1420151                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1420151                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074398                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074398                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074398                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074398                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64167.666768                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64167.666768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64167.666768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64167.666768                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34685                       # number of writebacks
system.cpu.dcache.writebacks::total             34685                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4396232000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4396232000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4396232000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4396232000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048572                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048572                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63732.904217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63732.904217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63732.904217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63732.904217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68843                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       783823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          783823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3299477500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3299477500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       833094                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       833094                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66965.913012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66965.913012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2674519500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2674519500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66796.191309                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66796.191309                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480221500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480221500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587057                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587057                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61722.470515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61722.470515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721712500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721712500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59494.540240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59494.540240                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65412000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65412000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080837                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080837                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72358.407080                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72358.407080                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64508000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64508000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080837                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080837                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71358.407080                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71358.407080                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541923258500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.563355                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1376123                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68843                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.989294                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.563355                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979066                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979066                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2954767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2954767                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2739883878500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 306146                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   306146                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   292.03                       # Real time elapsed on the host
host_tick_rate                              670096133                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89404405                       # Number of instructions simulated
sim_ops                                      89404405                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.195690                       # Number of seconds simulated
sim_ticks                                195689772000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.321632                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6105432                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9346723                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3807                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            246923                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9023111                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             382675                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2239835                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1857160                       # Number of indirect misses.
system.cpu.branchPred.lookups                10061406                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  433509                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        85949                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84469022                       # Number of instructions committed
system.cpu.committedOps                      84469022                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.626976                       # CPI: cycles per instruction
system.cpu.discardedOps                        708321                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049214                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32071852                       # DTB hits
system.cpu.dtb.data_misses                      34925                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632595                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8653794                       # DTB read hits
system.cpu.dtb.read_misses                       8779                       # DTB read misses
system.cpu.dtb.write_accesses                13416619                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23418058                       # DTB write hits
system.cpu.dtb.write_misses                     26146                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                3961                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47827165                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9049244                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23845306                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286843970                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.216124                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12132146                       # ITB accesses
system.cpu.itb.fetch_acv                           87                       # ITB acv
system.cpu.itb.fetch_hits                    12131096                       # ITB hits
system.cpu.itb.fetch_misses                      1050                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54459     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1042      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8042     12.61%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63799                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88753                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29526     47.00%     47.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     200      0.32%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32974     52.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62827                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28233     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      200      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28234     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56794                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179749695500     91.85%     91.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               227855500      0.12%     91.97% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               221115000      0.11%     92.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15493734000      7.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         195692400000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956208                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856250                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903974                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6502                      
system.cpu.kern.mode_good::user                  6502                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8171                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6502                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.795741                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886254                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       117063171500     59.82%     59.82% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78629228500     40.18%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        390836178                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026406      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44675861     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61182      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708462     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428416     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564043      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84469022                       # Class of committed instruction
system.cpu.quiesceCycles                       543366                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       103992208                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          818                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2877850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5755101                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20966290692                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20966290692                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20966290692                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20966290692                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117933.910969                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117933.910969                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117933.910969                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117933.910969                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           925                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   33                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.030303                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12067365850                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12067365850                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12067365850                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12067365850                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67878.084430                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67878.084430                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67878.084430                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67878.084430                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43880381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43880381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117958.013441                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117958.013441                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25280381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25280381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67958.013441                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67958.013441                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20922410311                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20922410311                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117933.860429                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117933.860429                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12042085469                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12042085469                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67877.916830                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67877.916830                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1018918                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893611                       # Transaction distribution
system.membus.trans_dist::WritebackClean       414910                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568726                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682440                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682440                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         414911                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602490                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1244732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1244732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6853685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6861479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8461779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     53108544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     53108544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256047616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256056307                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320519475                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2881175                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000283                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016806                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2880361     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     814      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2881175                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7340000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15499726774                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1982631                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12072939250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2184377500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26554304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146210624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172765440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26554304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26554304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121191104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121191104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          414911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2699460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893611                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893611                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135695922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         747155166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             882853704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135695922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135695922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      619302188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            619302188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      619302188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135695922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        747155166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1502155892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2305397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    326365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175012500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142722                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142722                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7238521                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2169247                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2699460                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2308333                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2699460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2308333                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95634                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2936                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            168135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           181147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           178016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            191235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            128966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           144803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           150997                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25547644000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13019130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74369381500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9811.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28561.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       575                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2274201                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2004621                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2699460                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2308333                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2553256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1916                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       630402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    498.397911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   302.827590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.484664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       148601     23.57%     23.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116619     18.50%     42.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57151      9.07%     51.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38218      6.06%     57.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22465      3.56%     60.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18071      2.87%     63.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15150      2.40%     66.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12510      1.98%     68.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201617     31.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       630402                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.244048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.285654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.209810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129131     90.48%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11140      7.81%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1178      0.83%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          643      0.45%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          551      0.39%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           47      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142722                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.713022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136005     95.29%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5694      3.99%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           913      0.64%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            68      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            16      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142722                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166644864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6120576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147545408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172765440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147733312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       851.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       753.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    882.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    754.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  195689772000                       # Total gap between requests
system.mem_ctrls.avgGap                      39077.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20887360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145756992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147545408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 106737106.321530178189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 744837047.487591743469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2616.386103204208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 753976084.146083950996                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       414911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2308333                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11177112500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63191299750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       969250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4859680247500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26938.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27660.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    121156.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2105276.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2266921440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1204866960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9260437200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5913544860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15447747120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76848855210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10432014720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121374387510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.238791                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25940275250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6534580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 163220040750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2234463000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1187630070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9331387380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6120961560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15447747120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77581014510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9815498880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121718702520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.998285                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24265681000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6534580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164894737500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7792                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365779                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1123500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5414000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926508692                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5525000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              536500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    197675020000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24441401                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24441401                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24441401                       # number of overall hits
system.cpu.icache.overall_hits::total        24441401                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       414911                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         414911                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       414911                       # number of overall misses
system.cpu.icache.overall_misses::total        414911                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24362342500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24362342500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24362342500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24362342500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24856312                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24856312                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24856312                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24856312                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016692                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016692                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016692                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016692                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58717.032086                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58717.032086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58717.032086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58717.032086                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       414910                       # number of writebacks
system.cpu.icache.writebacks::total            414910                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       414911                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       414911                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       414911                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       414911                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23947431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23947431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23947431500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23947431500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016692                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016692                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016692                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016692                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57717.032086                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57717.032086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57717.032086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57717.032086                       # average overall mshr miss latency
system.cpu.icache.replacements                 414910                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24441401                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24441401                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       414911                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        414911                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24362342500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24362342500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24856312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24856312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016692                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016692                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58717.032086                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58717.032086                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       414911                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       414911                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23947431500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23947431500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016692                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016692                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57717.032086                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57717.032086                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999940                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24680053                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            414910                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.482907                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999940                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50127535                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50127535                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27606380                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27606380                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27606380                       # number of overall hits
system.cpu.dcache.overall_hits::total        27606380                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4144992                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4144992                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4144992                       # number of overall misses
system.cpu.dcache.overall_misses::total       4144992                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254732097000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254732097000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254732097000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254732097000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31751372                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31751372                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31751372                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31751372                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130545                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130545                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61455.389299                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61455.389299                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61455.389299                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61455.389299                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716203                       # number of writebacks
system.cpu.dcache.writebacks::total           1716203                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865631                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865631                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865631                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865631                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134751641500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134751641500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134751641500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134751641500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    255040000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255040000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071788                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071788                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071788                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59118.165793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59118.165793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59118.165793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59118.165793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65462.012320                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65462.012320                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284557                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7671541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7671541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48643673000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48643673000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8470222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8470222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60905.008383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60905.008383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201788                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201788                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       596893                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       596893                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35636492500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35636492500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    255040000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    255040000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59703.317848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59703.317848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168010.540184                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168010.540184                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206088424000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206088424000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143735                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143735                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61586.751500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61586.751500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663843                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663843                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99115149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99115149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58910.570067                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58910.570067                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103263                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103263                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5238                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5238                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    396585500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    396585500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048276                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048276                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75713.153876                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75713.153876                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5227                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5227                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    390651000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    390651000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74737.134111                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74737.134111                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108405                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108405                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108405                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108405                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197960620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29710739                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284557                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.005033                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          710                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66221113                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66221113                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3109796139000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 556224                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742788                       # Number of bytes of host memory used
host_op_rate                                   556224                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1483.85                       # Real time elapsed on the host
host_tick_rate                              249292570                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   825351668                       # Number of instructions simulated
sim_ops                                     825351668                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.369912                       # Number of seconds simulated
sim_ticks                                369912260500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.321089                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20806407                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             25904040                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              23745                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2766884                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          40514740                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             225931                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1200812                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           974881                       # Number of indirect misses.
system.cpu.branchPred.lookups                43508116                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  737280                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        60929                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   735947263                       # Number of instructions committed
system.cpu.committedOps                     735947263                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.005268                       # CPI: cycles per instruction
system.cpu.discardedOps                       7048797                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                127795670                       # DTB accesses
system.cpu.dtb.data_acv                             4                       # DTB access violations
system.cpu.dtb.data_hits                    130784537                       # DTB hits
system.cpu.dtb.data_misses                      30888                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                101531219                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    102445767                       # DTB read hits
system.cpu.dtb.read_misses                      24674                       # DTB read misses
system.cpu.dtb.write_accesses                26264451                       # DTB write accesses
system.cpu.dtb.write_acv                            4                       # DTB write access violations
system.cpu.dtb.write_hits                    28338770                       # DTB write hits
system.cpu.dtb.write_misses                      6214                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              195853                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          601326240                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         107314852                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         29627389                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       197441065                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.994759                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               104114244                       # ITB accesses
system.cpu.itb.fetch_acv                         3912                       # ITB acv
system.cpu.itb.fetch_hits                   104107785                       # ITB hits
system.cpu.itb.fetch_misses                      6459                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   486      0.98%      0.98% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.99% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17823     36.10%     37.08% # number of callpals executed
system.cpu.kern.callpal::rdps                     904      1.83%     38.91% # number of callpals executed
system.cpu.kern.callpal::rti                     2569      5.20%     44.12% # number of callpals executed
system.cpu.kern.callpal::callsys                  714      1.45%     45.56% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     45.56% # number of callpals executed
system.cpu.kern.callpal::rdunique               26879     54.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  49377                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      75503                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8253     39.73%     39.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     379      1.82%     41.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12139     58.44%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                20771                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8253     48.88%     48.88% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      379      2.24%     51.12% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8253     48.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16885                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             361075747500     97.63%     97.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               552865000      0.15%     97.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8202200000      2.22%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         369830812500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.679875                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.812912                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2545                      
system.cpu.kern.mode_good::user                  2545                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3055                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2545                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.833061                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.908929                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29503952000      7.98%      7.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         340326860500     92.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      486                       # number of times the context was actually changed
system.cpu.numCycles                        739824521                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            25497770      3.46%      3.46% # Class of committed instruction
system.cpu.op_class_0::IntAlu               580542776     78.88%     82.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  86814      0.01%     82.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 85891      0.01%     82.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 24036      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  8012      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.38% # Class of committed instruction
system.cpu.op_class_0::MemRead              100978709     13.72%     96.10% # Class of committed instruction
system.cpu.op_class_0::MemWrite              28264358      3.84%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35322      0.00%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            35009      0.00%     99.95% # Class of committed instruction
system.cpu.op_class_0::IprAccess               388566      0.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                735947263                       # Class of committed instruction
system.cpu.tickCycles                       542383456                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           73                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1834140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3668281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1352776                       # Transaction distribution
system.membus.trans_dist::WriteReq                379                       # Transaction distribution
system.membus.trans_dist::WriteResp               379                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       807024                       # Transaction distribution
system.membus.trans_dist::WritebackClean       530562                       # Transaction distribution
system.membus.trans_dist::CleanEvict           496554                       # Transaction distribution
system.membus.trans_dist::ReadExReq            481364                       # Transaction distribution
system.membus.trans_dist::ReadExResp           481364                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         530562                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        822215                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1591686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1591686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3910734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3911494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5503180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     67911936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     67911936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    135078528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    135081560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               202993496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1834520                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000040                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006308                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1834447    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      73      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1834520                       # Request fanout histogram
system.membus.reqLayer0.occupancy              947500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9414295000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6950688750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2805472999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33955968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       83428992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          117384960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33955968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33955968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     51649536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        51649536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          530562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1303578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1834140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       807024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             807024                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          91794654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         225537245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             317331899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     91794654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91794654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      139626451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139626451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      139626451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         91794654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        225537245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            456958349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1320302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    458217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1269153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000417362750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        79263                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        79263                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4793529                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1242311                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1834140                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1337555                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1834140                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1337555                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 106770                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17253                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            135654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            105669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             86913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             79751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            115995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             84556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            138716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             81597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           102377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           157210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           116528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            89766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            78515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           149343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            112843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             97084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            102304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             71935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             94639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             63590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             80177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             57088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            72039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           100422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            65433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            54845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           114071                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20454878750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8636850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             52843066250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11841.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30591.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1283857                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1018618                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1834140                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1337555                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1628967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   94732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  80020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  80019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  80032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  79808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  79722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  79558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  79306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  79272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  79266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       745216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.739351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.962583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.078767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       276023     37.04%     37.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       205537     27.58%     64.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91678     12.30%     76.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        46347      6.22%     83.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29836      4.00%     87.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19768      2.65%     89.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20911      2.81%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13732      1.84%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41384      5.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       745216                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        79263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.792980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.753758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.884960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             176      0.22%      0.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          10112     12.76%     12.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         54350     68.57%     81.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          6880      8.68%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2788      3.52%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1359      1.71%     95.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           876      1.11%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           733      0.92%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           537      0.68%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           359      0.45%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           270      0.34%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           224      0.28%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          143      0.18%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111          104      0.13%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119          103      0.13%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           69      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           49      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           50      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           29      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159           15      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167           10      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         79263                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        79263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.657356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.628817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            53726     67.78%     67.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1865      2.35%     70.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21477     27.10%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1619      2.04%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              464      0.59%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              103      0.13%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         79263                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              110551680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6833280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                84499968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               117384960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             85603520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       298.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       228.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    317.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    231.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  369912263000                       # Total gap between requests
system.mem_ctrls.avgGap                     116629.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     29325888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     81225792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     84499968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 79277956.238490238786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 219581237.697310656309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 228432460.945695012808                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       530562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1303578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1337555                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14815955000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  38027111250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8853191189750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27925.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29171.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6618936.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2760773820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1467408855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6161512980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3293538120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29200317120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     126743600010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35314855680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       204942006585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.028694                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  90597750500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12352080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 266962430000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2560004160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1360685865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6171908820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3598490520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29200317120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     126331701480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35661717600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       204884825565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.874114                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  91447619250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12352080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 266112561250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 379                       # Transaction distribution
system.iobus.trans_dist::WriteResp                379                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          758                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          758                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     758                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               947500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              379000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    369912260500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    105492816                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        105492816                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    105492816                       # number of overall hits
system.cpu.icache.overall_hits::total       105492816                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       530561                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         530561                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       530561                       # number of overall misses
system.cpu.icache.overall_misses::total        530561                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  32041393500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  32041393500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  32041393500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  32041393500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    106023377                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    106023377                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    106023377                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    106023377                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60391.535563                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60391.535563                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60391.535563                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60391.535563                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       530562                       # number of writebacks
system.cpu.icache.writebacks::total            530562                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       530561                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       530561                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       530561                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       530561                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  31510831500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  31510831500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  31510831500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  31510831500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59391.533679                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59391.533679                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59391.533679                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59391.533679                       # average overall mshr miss latency
system.cpu.icache.replacements                 530562                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    105492816                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       105492816                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       530561                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        530561                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  32041393500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  32041393500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    106023377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    106023377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60391.535563                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60391.535563                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       530561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       530561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  31510831500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  31510831500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59391.533679                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59391.533679                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           106237199                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            531074                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            200.042177                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          274                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         212577316                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        212577316                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    127749191                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        127749191                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    127749191                       # number of overall hits
system.cpu.dcache.overall_hits::total       127749191                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1875389                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1875389                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1875389                       # number of overall misses
system.cpu.dcache.overall_misses::total       1875389                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 115477905000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 115477905000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 115477905000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 115477905000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    129624580                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    129624580                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    129624580                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    129624580                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014468                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014468                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014468                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014468                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61575.441148                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61575.441148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61575.441148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61575.441148                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       807024                       # number of writebacks
system.cpu.dcache.writebacks::total            807024                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       577135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       577135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       577135                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       577135                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1298254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1298254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1298254                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1298254                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          379                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          379                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  78582053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  78582053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  78582053000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  78582053000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010015                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010015                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010015                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010015                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60529.028218                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60529.028218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60529.028218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60529.028218                       # average overall mshr miss latency
system.cpu.dcache.replacements                1303578                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    100491496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       100491496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       929327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        929327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  58173533500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58173533500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    101420823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    101420823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62597.485600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62597.485600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       112420                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       112420                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       816907                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       816907                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  50469553000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  50469553000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61781.271308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61781.271308                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27257695                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27257695                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       946062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       946062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  57304371500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  57304371500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28203757                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28203757                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033544                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033544                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60571.475760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60571.475760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       464715                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       464715                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       481347                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       481347                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          379                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          379                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28112500000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28112500000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58403.812634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58403.812634                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        80199                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        80199                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5325                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5325                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    374221000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    374221000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70276.244131                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70276.244131                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5325                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5325                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    368896000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    368896000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69276.244131                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69276.244131                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85419                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85419                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85419                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85419                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 369912260500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           129639916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1304602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.371238                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          688                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         260894624                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        260894624                       # Number of data accesses

---------- End Simulation Statistics   ----------
