Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Aug 21 09:14:30 2024
| Host         : imne1 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file zyboz7_tcu_wrapper_control_sets_placed.rpt
| Design       : zyboz7_tcu_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   536 |
|    Minimum number of control sets                        |   536 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1663 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   536 |
| >= 0 to < 4        |    78 |
| >= 4 to < 6        |   122 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    64 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |    44 |
| >= 14 to < 16      |    32 |
| >= 16              |   171 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             818 |          334 |
| No           | No                    | Yes                    |              96 |           32 |
| No           | Yes                   | No                     |            1876 |          798 |
| Yes          | No                    | No                     |            2989 |          946 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6006 |         1826 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                                                           Enable Signal                                                                                                          |                                                                                                          Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                   |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                   |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                   |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                   |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                   |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                      | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                              |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                        | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                         |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter/writeResponseQueue/maybe_full_2                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift                                                                                                   |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                              |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift                                                                                                   |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift                                                                                                   |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter/writeResponseQueue/maybe_full_2                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                   |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                   |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/output_/maybe_full                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/output_/enq_ptr_value[3]_i_1__2_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                            | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/arrayPropagationCountdown[3]_i_1_n_0                                                                                                                                                | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc_io_control_q/E[0]                                                                                                                                                                     | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/do_enq__0_0                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                              | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/enq_ptr_value_reg_2                                                                                                                                                    | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/enq_ptr_value_reg_0[0]                                                                                                                                                 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/deq_ptr_value[0]_i_1__2_n_0                                                                                                                                              | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/deq_ptr_value_reg[3]_0                                                                                                                                                   | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/output_/deq_ptr_value[0]_i_1__6_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                      | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/sel_0                                                                                                                                                                    | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/clock_18[0]                                                                                                                                                           | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/E[0]                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/router/accWriteDataMux/do_deq                                                                                                                                                             | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                      | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                      | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                              | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/output_/reset_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                           | zyboz7_tcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                         | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                              | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                      | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                     | zyboz7_tcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                                | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                         | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                  |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                           | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                             | zyboz7_tcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                 |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc_io_control_q/enq_ptr_value_reg_2                                                                                                                                                      | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                          | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                        | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              4 |         1.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                               |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                             | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                         | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                  |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                      | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                           | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                        | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                               |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/output_/enq_3                                                                                                                                                                      |                4 |              4 |         1.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3]_0[0]                                                                                                   | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/accEnqueuer/enq_3                                                                                                                                                                  |                3 |              4 |         1.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43][0]                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51][0]                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56][0]                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                           | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                              |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                       | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_0[0]                                                        | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                              |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8][0]                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/writeEnqueuer/enq_3                                                                                                                                                                |                3 |              4 |         1.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19][0]                   | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                           | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0]                   | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35][0]                   | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43][0]                   | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51][0]                   | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56][0]                   | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                           | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                              |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                              |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                               |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                        | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                         | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                             | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                  | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                         | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_master_slots[1].r_issuing_cnt_reg[8][0]                                                                           | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                               |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                                | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                          | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                      | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                      | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3][0]                     | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                           |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                         | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                  |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/output_/maybe_full_reg_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35][0]                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0]                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19][0]                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/enqueuer4/enq_3                                                                                                                                                                    |                2 |              4 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                      | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                                       |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                      | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                      | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              5 |         1.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                   | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                         |                1 |              5 |         5.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                                         |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                               | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                1 |              5 |         5.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                      | zyboz7_tcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              5 |         5.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                            | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              5 |         1.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                            | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                        | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                          |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                     | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1__0_n_0                                                                                       |                1 |              5 |         5.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                   | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                         |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                            | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                3 |              5 |         1.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                        | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                          |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                        | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                          |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                            | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                            | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                     | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1__0_n_0                                                                                       |                1 |              5 |         5.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                               | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                            | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                3 |              5 |         1.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                                       |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                                         |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                              | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                               |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                              | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                          |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/enq_4                                                                                                                                                                  |                4 |              5 |         1.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                       |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                            | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                   | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                         |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                             | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                          |                2 |              5 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                   | zyboz7_tcu_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                1 |              5 |         5.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                   | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                         |                1 |              5 |         5.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                  | zyboz7_tcu_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                            |                1 |              6 |         6.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |                3 |              6 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                              | zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |         6.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                              | zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |         6.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |                2 |              6 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                              | zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                2 |              6 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                              | zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |         6.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                 |                2 |              6 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                 |                2 |              6 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                         |                4 |              6 |         1.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                         |                5 |              6 |         1.20 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued_reg_0                                                                              | zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                               |                1 |              7 |         7.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                               |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                             | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                3 |              8 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                            |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                             | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                2 |              8 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                             | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                5 |              8 |         1.60 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/readData/E[0]                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                3 |              8 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_1_n_0                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              8 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              8 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                               |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                            |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                             | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              8 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter/writeDataQueue/E[0]                                                                                                                                                     | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter/writeDataQueue/reset_0[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter_io_in_q/io_in_readData_q/E[0]                                                                                                                                           | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter_io_in_q/io_in_readData_q/SR[0]                                                                                                                                           |                3 |              8 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/control_q/E[0]                                                                                                                                                                 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/writeEnqueue/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                  | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                3 |              8 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/writeResponse/E[0]                                                                                                                                                             | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                3 |              8 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter/writeDataQueue/E[0]                                                                                                                                                     | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter/writeDataQueue/reset_0[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter_io_in_q/io_in_readData_q/E[0]                                                                                                                                           | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter_io_in_q/io_in_readData_q/SR[0]                                                                                                                                           |                2 |              8 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/control_q/E[0]                                                                                                                                                                 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/writeEnqueue/SR[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/readData/E[0]                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                2 |              8 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/writeResponse/E[0]                                                                                                                                                             | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                3 |              8 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                       | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                    |                3 |              8 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                      | zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                |                1 |              8 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                            |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                         |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                             | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                3 |              8 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                      | zyboz7_tcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                1 |              8 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                         |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                        |                1 |              8 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              8 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                            |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              8 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                          | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                4 |              8 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                           | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              9 |         4.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                            | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                4 |              9 |         2.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                                         |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                                         |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                            | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                4 |              9 |         2.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                     | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              9 |         2.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                                                               | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                          |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                    | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              9 |         4.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                              | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              9 |         4.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                                         |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                               | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                     |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                                         |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                                         |                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                                         |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                                         |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                                         |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                              | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                     | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              9 |         2.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                                                                   | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              9 |         2.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |              9 |         2.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                           | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              9 |         4.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                                                               | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                          |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                            | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                2 |              9 |         4.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                                         |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                                         |                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                                         |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                                         |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                                         |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                                         |                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                          |                3 |             10 |         3.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                          |                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                          |                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                       |                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                       |                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                        | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                5 |             10 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                        | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                4 |             10 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[9]_i_1_n_0                                                                                                | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                3 |             10 |         3.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                          | zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                       |                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/portAControl/E[0]                                                                                                                                                                 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                5 |             11 |         2.20 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc_io_control_q/sel                                                                                                                                                                      | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc_io_control_q/SR[0]                                                                                                                                                                     |                4 |             11 |         2.75 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc_io_control_q/sel                                                                                                                                                                      | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc_io_control_q/reset_0[0]                                                                                                                                                                |                3 |             11 |         3.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                5 |             12 |         2.40 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                 |                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter/readDataQueue/maybe_full                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                5 |             12 |         2.40 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                     |                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                6 |             12 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                5 |             12 |         2.40 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/portAControl/maybe_full_0                                                                                                                                                         |                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                         | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                3 |             12 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                        | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                4 |             12 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter/readDataQueue/maybe_full                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter/writeDataQueue/maybe_full                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                6 |             12 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                4 |             12 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                              |                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                              |                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                3 |             12 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                4 |             12 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                5 |             12 |         2.40 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                               | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |             12 |         6.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                              | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                3 |             12 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/control_splitter/addressOffset                                                                                                                                                 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/control_splitter/addressOffset[19]_i_1__0_n_0                                                                                                                                   |                4 |             12 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/control_splitter/addressOffset                                                                                                                                                 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/control_q/reset_0                                                                                                                                                               |                4 |             12 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter/writeDataQueue/maybe_full                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                3 |             12 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                     |                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                5 |             12 |         2.40 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                               |                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                6 |             12 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                            | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                5 |             12 |         2.40 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/E[0]                                                                                                                                                                   | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/SR[0]                                                                                                                                                                   |                4 |             13 |         3.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/router/memWriteDataMux/E[0]                                                                                                                                                               | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/router/memWriteDataMux/SR[0]                                                                                                                                                               |                5 |             13 |         2.60 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/memPortBHandler/sizeCounter/E[0]                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/memPortBHandler/sizeCounter/reset_0                                                                                                                                                |                4 |             13 |         3.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_1[0]                                                           |                                                                                                                                                                                                                                   |                6 |             13 |         2.17 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/router/memReadDataDemux/E[0]                                                                                                                                                              | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/router/memReadDataDemux/reset_2[0]                                                                                                                                                         |                6 |             13 |         2.17 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/hostDataflow/E[0]                                                                                                                                                                 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/hostDataflow/SR[0]                                                                                                                                                                 |                4 |             13 |         3.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                           |                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/memPortBHandler/sizeCounter/E[0]                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/reset_0[0]                                                                                                                                                             |                4 |             13 |         3.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/E[0]                                                                                                                                                                     | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/router/memReadDataDemux/SR[0]                                                                                                                                                              |                6 |             13 |         2.17 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                      | zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                3 |             13 |         4.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/memPortAHandler/sizeCounter/E[0]                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/SR[0]                                                                                                                                                                  |                6 |             13 |         2.17 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/memPortAHandler/sizeCounter/E[0]                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/memPortAHandler/sizeCounter/reset_0                                                                                                                                                |                4 |             13 |         3.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                       |                                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                   |                                                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                     | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                5 |             14 |         2.80 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                4 |             14 |         3.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                3 |             14 |         4.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                3 |             14 |         4.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                3 |             14 |         4.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/router/memWriteDataMux/ram_size[12]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                     | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                3 |             14 |         4.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                            |                                                                                                                                                                                                                                   |                2 |             14 |         7.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                   |                2 |             14 |         7.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                     | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                3 |             14 |         4.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                     | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                3 |             14 |         4.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                     | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                4 |             14 |         3.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                     | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                3 |             14 |         4.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                     | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |             14 |         7.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                     | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                2 |             14 |         7.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                8 |             14 |         1.75 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/hostDataflow/maybe_full                                                                                                                                                           | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/hostDataflow/ram_kind[0]_i_1_n_0                                                                                                                                                   |                5 |             14 |         2.80 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                4 |             14 |         3.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                4 |             14 |         3.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                4 |             14 |         3.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                    | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                3 |             14 |         4.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter/writeEnqueuer/E[0]                                                                                                                                                      | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter/writeDataQueue/SR[0]                                                                                                                                                     |                4 |             15 |         3.75 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/router/memReadDataDemux/maybe_full                                                                                                                                                        |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                                        |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter/readEnqueuer/E[0]                                                                                                                                                       | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter/_GEN_140[3]                                                                                                                                                              |                4 |             15 |         3.75 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                                |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                                |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter/readEnqueuer/E[0]                                                                                                                                                       | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter/_GEN_140[3]                                                                                                                                                              |                4 |             15 |         3.75 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                                        |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter/writeEnqueuer/E[0]                                                                                                                                                      | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter/writeDataQueue/SR[0]                                                                                                                                                     |                4 |             15 |         3.75 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/clock_19[0]                                                                                                                                                           | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                5 |             16 |         3.20 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/clock_17[0]                                                                                                                                                           | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                6 |             16 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                      |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.ar_start_split                                                                                    |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                        | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                4 |             16 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.ar_start_split                                                                                    |                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_start_split                                                                                               |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                  | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                7 |             17 |         2.43 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc_io_control_q/readEnqueued_reg_10                                                                                                                                                       |               11 |             17 |         1.55 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift                                                                    |                                                                                                                                                                                                                                   |                5 |             18 |         3.60 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                       |                                                                                                                                                                                                                                   |                8 |             18 |         2.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift                                                                    |                                                                                                                                                                                                                                   |                5 |             18 |         3.60 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                       |                                                                                                                                                                                                                                   |                7 |             18 |         2.57 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/sel                                                                                                                                                                   | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dram0/SR[0]                                                                                                                                                                        |                5 |             20 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/control_splitter/addressOffset                                                                                                                                                 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                7 |             20 |         2.86 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/maybe_full_reg_4                                                                                                                                                      | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dram1Handler/handler/addressCounter/value[0]_i_1__18_n_0                                                                                                                           |                5 |             20 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/maybe_full_reg_4                                                                                                                                                      | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dram1/SR[0]                                                                                                                                                                        |                5 |             20 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/sel                                                                                                                                                                   | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dram0Handler/handler/addressCounter/value[0]_i_1__17_n_0                                                                                                                           |                5 |             20 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/sel                                                                                                                                                                      |                                                                                                                                                                                                                                   |                3 |             20 |         6.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                6 |             20 |         3.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/control_splitter/addressOffset                                                                                                                                                 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |                6 |             20 |         3.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                               |                6 |             20 |         3.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                      |                                                                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |               12 |             22 |         1.83 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                         |                                                                                                                                                                                                                                   |                5 |             22 |         4.40 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/enq_ptr_value_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                   |                5 |             22 |         4.40 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg       | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]          |                4 |             22 |         5.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             23 |         3.83 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |               13 |             23 |         1.77 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             23 |         3.83 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |               14 |             23 |         1.64 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |               12 |             23 |         1.92 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size_reg_0_15_0_5_i_1__2_n_0                                                                                                                                         |                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                        |                                                                                                                                                                                                                                   |               11 |             24 |         2.18 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                      | zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                4 |             26 |         6.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                 |                                                                                                                                                                                                                                   |                4 |             28 |         7.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |               16 |             28 |         1.75 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                         |                                                                                                                                                                                                                                   |                5 |             28 |         5.60 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                     | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |                9 |             29 |         3.22 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |               16 |             31 |         1.94 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |               14 |             31 |         2.21 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                      |                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                              |                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                 |                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                 |                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                           | zyboz7_tcu_i/smartconnect_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |                7 |             32 |         4.57 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                 |                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                              | zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                           |               13 |             32 |         2.46 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                        |                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                        |                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                     |                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/lock_1_held_reg[0]                                                                                                                                                    | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               14 |             32 |         2.29 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/lock_0_by_reg[0]                                                                                                                                                      | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               18 |             32 |         1.78 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                | zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |                8 |             32 |         4.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                      |                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                      |                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                      |                                                                                                                                                                                                                                   |               10 |             33 |         3.30 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                   | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |               12 |             33 |         2.75 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |               12 |             33 |         2.75 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                      |                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |               14 |             34 |         2.43 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dram0/maybe_full                                                                                                                                                                  |                                                                                                                                                                                                                                   |               19 |             40 |         2.11 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dram1/maybe_full                                                                                                                                                                  |                                                                                                                                                                                                                                   |               16 |             40 |         2.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |               24 |             42 |         1.75 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                  |               21 |             42 |         2.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                       | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                          |               14 |             42 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                   |               15 |             43 |         2.87 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                   |               15 |             43 |         2.87 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1034]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                   |               15 |             43 |         2.87 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1034]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                   |                8 |             43 |         5.38 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1034]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                   |               10 |             43 |         4.30 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                   |                9 |             43 |         4.78 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1034]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                   |               14 |             43 |         3.07 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                   |               15 |             43 |         2.87 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                         |                                                                                                                                                                                                                                   |                7 |             43 |         6.14 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                       |                                                                                                                                                                                                                                   |               12 |             45 |         3.75 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                   |               11 |             45 |         4.09 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                            |                                                                                                                                                                                                                                   |               12 |             45 |         3.75 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                                           |                                                                                                                                                                                                                                   |               15 |             45 |         3.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                      | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                      |                9 |             46 |         5.11 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                              |                                                                                                                                                                                                                                   |               11 |             47 |         4.27 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                       |                                                                                                                                                                                                                                   |               14 |             47 |         3.36 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                          | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |               11 |             48 |         4.36 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                          | zyboz7_tcu_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                         |                9 |             48 |         5.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/control_q/ram_write_reg_0_1_0_0_i_2_n_0                                                                                                                                        |                                                                                                                                                                                                                                   |                7 |             50 |         7.14 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/control_q/ram_write_reg_0_1_0_0_i_2__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             50 |         7.14 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc_io_control_q/ram_instruction_op_reg_0_1_0_3_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                   |                7 |             52 |         7.43 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                   |               27 |             53 |         1.96 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                   |               24 |             53 |         2.21 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                   |                                                                                                                                                                                                                                   |               15 |             53 |         3.53 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                   |                                                                                                                                                                                                                                   |               12 |             53 |         4.42 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1092]_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                   |               13 |             53 |         4.08 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1092]_i_1__0_n_0                                                                                    |                                                                                                                                                                                                                                   |               13 |             53 |         4.08 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1092]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                   |               10 |             53 |         5.30 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                   |               10 |             53 |         5.30 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1092]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                   |               11 |             53 |         4.82 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                   |               19 |             53 |         2.79 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                   |               22 |             54 |         2.45 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                   |               26 |             54 |         2.08 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                     |                                                                                                                                                                                                                                   |               25 |             54 |         2.16 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/dmacr_i_reg[2]                                                                                                       | zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                           |               11 |             59 |         5.36 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter_io_in_q/io_out_readAddress_q/value_reg_0                                                                                                                                |                                                                                                                                                                                                                                   |                8 |             60 |         7.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter_io_in_q/io_out_readAddress_q/value_reg_0                                                                                                                                |                                                                                                                                                                                                                                   |                8 |             60 |         7.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter_io_in_q/io_out_writeAddress_q/enq_0_reg                                                                                                                                 |                                                                                                                                                                                                                                   |                8 |             60 |         7.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                       | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                9 |             60 |         6.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter_io_in_q/io_out_writeAddress_q/enq_0_reg                                                                                                                                 |                                                                                                                                                                                                                                   |                8 |             60 |         7.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                  |                                                                                                                                                                                                                                   |               16 |             63 |         3.94 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                  |                                                                                                                                                                                                                                   |               20 |             63 |         3.15 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_xfer0                                                                                     |                                                                                                                                                                                                                                   |               18 |             64 |         3.56 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                               | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                  |               24 |             64 |         2.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_xfer0                                                                                     |                                                                                                                                                                                                                                   |               17 |             64 |         3.76 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                   | zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |               25 |             64 |         2.56 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                     |                                                                                                                                                                                                                                   |               20 |             64 |         3.20 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[76].srl_nx1/push                                                                   |                                                                                                                                                                                                                                   |               17 |             64 |         3.76 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                     |                                                                                                                                                                                                                                   |               19 |             64 |         3.37 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/readData/valid_reg_0[0]                                                                                                                                                        | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               21 |             64 |         3.05 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/readData/valid_reg[0]                                                                                                                                                          | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               19 |             64 |         3.37 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/readData/valid_reg[0]                                                                                                                                                          | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               21 |             64 |         3.05 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[76].srl_nx1/push                                                                   |                                                                                                                                                                                                                                   |               18 |             64 |         3.56 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/readData/valid_reg_0[0]                                                                                                                                                        | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               19 |             64 |         3.37 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |               15 |             68 |         4.53 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |               15 |             68 |         4.53 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |               16 |             69 |         4.31 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |               16 |             69 |         4.31 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |               15 |             69 |         4.60 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |               13 |             70 |         5.38 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |               15 |             70 |         4.67 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                     |                                                                                                                                                                                                                                   |               21 |             72 |         3.43 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                     |                                                                                                                                                                                                                                   |               19 |             72 |         3.79 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                        |                                                                                                                                                                                                                                   |               22 |             73 |         3.32 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                        |                                                                                                                                                                                                                                   |               20 |             73 |         3.65 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |               15 |             73 |         4.87 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc_io_control_q/enq_ptr_value_reg_1                                                                                                                                                      |                                                                                                                                                                                                                                   |               10 |             76 |         7.60 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |               16 |             78 |         4.88 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |               16 |             78 |         4.88 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/do_enq                                                                                                                                                                |                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/readData/maybe_full_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                   |               12 |             90 |         7.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1BoundarySplitter_io_in_q/io_in_readData_q/do_enq__2                                                                                                                                      |                                                                                                                                                                                                                                   |               12 |             90 |         7.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/readData/maybe_full_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                   |               12 |             90 |         7.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0BoundarySplitter_io_in_q/io_in_readData_q/do_enq__0                                                                                                                                      |                                                                                                                                                                                                                                   |               12 |             90 |         7.50 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/writeEnqueue/do_enq                                                                                                                                                            |                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/writeEnqueue/do_enq                                                                                                                                                            |                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                   |               13 |            104 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                                   |               13 |            104 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                                   |               13 |            104 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                   |               13 |            104 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                                   |               13 |            104 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/dataOut/E[0]                                                                                                                                                                   | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               24 |            128 |         5.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/E[0]                                                                                                                                                                              | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               88 |            128 |         1.45 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/dataOut/E[0]                                                                                                                                                                   | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |               24 |            128 |         5.33 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc_io_control_q/ram_reg[0]_0                                                                                                                                                              |               57 |            128 |         2.25 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram0Converter/dataOut/do_enq                                                                                                                                                                 |                                                                                                                                                                                                                                   |               24 |            192 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/mem/output_1/maybe_full                                                                                                                                                                   |                                                                                                                                                                                                                                   |               24 |            192 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/mem/output_/maybe_full                                                                                                                                                                    |                                                                                                                                                                                                                                   |               24 |            192 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/output_/ram_0_reg_0_15_0_5_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                   |               24 |            192 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/mem/output_1/I135                                                                                                                                                                 |                                                                                                                                                                                                                                   |               24 |            192 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/dram1Converter/dataOut/do_enq                                                                                                                                                                 |                                                                                                                                                                                                                                   |               24 |            192 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/alu/output_/maybe_full_0                                                                                                                                                              |                                                                                                                                                                                                                                   |               24 |            192 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/mem/output_/output_io_enq_valid_sr_0_reg                                                                                                                                          |                                                                                                                                                                                                                                   |               24 |            192 |         8.00 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |              338 |            936 |         2.77 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38_0                                                                                                                                                      | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |              207 |           1024 |         4.95 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/clock_1[0]                                                                                                                                                             | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |              467 |           1152 |         2.47 |
|  zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_0_0/reset_0                                                                                                                                                                |              460 |           1193 |         2.59 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


