Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1266
design__instance__area,18936.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0004886099486611784
power__switching__total,0.00010386048234067857
power__leakage__total,8.120822485579993E-7
power__total,0.0005932824569754303
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26729241798699016
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26753527928049553
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10571077645780891
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.474239660964525
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.105711
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29408568079821484
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.29244388294296597
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6150224947844496
timing__setup__ws__corner:nom_slow_1p08V_125C,11.076615493895494
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.615022
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2776275676822506
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2771441765636576
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2959631512526813
timing__setup__ws__corner:nom_typ_1p20V_25C,11.330790848520166
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.295963
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26729241798699016
clock__skew__worst_setup,0.26753527928049553
timing__hold__ws,0.10571077645780891
timing__setup__ws,11.076615493895494
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.105711
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1266
design__instance__area__stdcell,18936.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.654316
design__instance__utilization__stdcell,0.654316
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,28
design__instance__area__class:inverter,154.224
design__instance__count__class:sequential_cell,144
design__instance__area__class:sequential_cell,6793.11
design__instance__count__class:multi_input_combinational_cell,719
design__instance__area__class:multi_input_combinational_cell,6931.01
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,302
design__instance__area__class:timing_repair_buffer,4468.87
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,25131.5
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,16
design__instance__area__class:clock_inverter,87.0912
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,238
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1413
route__net__special,2
route__drc_errors__iter:0,598
route__wirelength__iter:0,26889
route__drc_errors__iter:1,352
route__wirelength__iter:1,26486
route__drc_errors__iter:2,325
route__wirelength__iter:2,26507
route__drc_errors__iter:3,93
route__wirelength__iter:3,26273
route__drc_errors__iter:4,11
route__wirelength__iter:4,26265
route__drc_errors__iter:5,0
route__wirelength__iter:5,26248
route__drc_errors,0
route__wirelength,26248
route__vias,7152
route__vias__singlecut,7152
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,398.965
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,151
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,151
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,151
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,151
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000145579
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000142306
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000656945
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000142306
design_powergrid__voltage__worst,0.0000142306
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000145579
design_powergrid__drop__worst__net:VPWR,0.0000145579
design_powergrid__voltage__worst__net:VGND,0.0000142306
design_powergrid__drop__worst__net:VGND,0.0000142306
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000007250000000000000042500725161431773813092149794101715087890625
ir__drop__worst,0.000014600000000000000821630090352964970179527881555259227752685546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
