digraph "CFG for '_Z12ppcg_calc_sdiiiddPKdPd' function" {
	label="CFG for '_Z12ppcg_calc_sdiiiddPKdPd' function";

	Node0x525c320 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !5, !invariant.load !6\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = add i32 %15, %8\l  %17 = mul nsw i32 %1, %0\l  %18 = icmp slt i32 %16, %17\l  br i1 %18, label %19, label %40\l|{<s0>T|<s1>F}}"];
	Node0x525c320:s0 -> Node0x525e2e0;
	Node0x525c320:s1 -> Node0x525e370;
	Node0x525e2e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%19:\l19:                                               \l  %20 = shl nsw i32 %2, 1\l  %21 = add nsw i32 %20, %0\l  %22 = freeze i32 %16\l  %23 = freeze i32 %0\l  %24 = sdiv i32 %22, %23\l  %25 = mul i32 %24, %23\l  %26 = sub i32 %22, %25\l  %27 = add nsw i32 %21, 1\l  %28 = mul nsw i32 %27, %2\l  %29 = add nsw i32 %26, %28\l  %30 = mul nsw i32 %24, %21\l  %31 = add nsw i32 %29, %30\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds double, double addrspace(1)* %6, i64 %32\l  %34 = load double, double addrspace(1)* %33, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %35 = fmul contract double %34, %3\l  %36 = getelementptr inbounds double, double addrspace(1)* %5, i64 %32\l  %37 = load double, double addrspace(1)* %36, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %38 = fmul contract double %37, %4\l  %39 = fadd contract double %35, %38\l  store double %39, double addrspace(1)* %33, align 8, !tbaa !7\l  br label %40\l}"];
	Node0x525e2e0 -> Node0x525e370;
	Node0x525e370 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  ret void\l}"];
}
