vendor_name = ModelSim
source_file = 1, C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/cl_25_24_quartus.v
source_file = 1, C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v
source_file = 1, C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v
source_file = 1, C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v
source_file = 1, C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/buffer_ram_dp.v
source_file = 1, C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/text1.qsf
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/cl_25_24_quartus_altpll.v
source_file = 1, C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/image.men
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf
source_file = 1, C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/test_vga.ram0_buffer_ram_dp_8473bf0d.hdl.mif
source_file = 1, C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/decode_f8a.tdf
source_file = 1, C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/mux_1nb.tdf
design_name = test_VGA
instance = comp, \VGA_Hsync_n~output , VGA_Hsync_n~output, test_VGA, 1
instance = comp, \VGA_Vsync_n~output , VGA_Vsync_n~output, test_VGA, 1
instance = comp, \VGA_R~output , VGA_R~output, test_VGA, 1
instance = comp, \VGA_G~output , VGA_G~output, test_VGA, 1
instance = comp, \VGA_B~output , VGA_B~output, test_VGA, 1
instance = comp, \clkout~output , clkout~output, test_VGA, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, test_VGA, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, test_VGA, 1
instance = comp, \clk~input , clk~input, test_VGA, 1
instance = comp, \clk25|altpll_component|auto_generated|pll1 , clk25|altpll_component|auto_generated|pll1, test_VGA, 1
instance = comp, \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, test_VGA, 1
instance = comp, \~GND , ~GND, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a6, test_VGA, 1
instance = comp, \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clkout , clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clkout, test_VGA, 1
instance = comp, \rst~input , rst~input, test_VGA, 1
instance = comp, \bntr~input , bntr~input, test_VGA, 1
instance = comp, \bntl~input , bntl~input, test_VGA, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, test_VGA, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, test_VGA, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, test_VGA, 1
