{"jobID": "2755009116", "jobLocation": "San_Jose_CA", "jobTitle": "Engineering Intern", "companyRating": "3.7", "companyInfo": {"Website": "www.xilinx.com", "Headquarters": "San Jose, CA", "Size": "1001 to 5000 employees", "Founded": " 1984", "Type": " Company - Public (XLNX) ", "Industry": " Information Technology", "Revenue": " $2 to $5 billion (USD) per year", "Competitors": " Qualcomm, Intel Corporation, AMD"}, "estimatedSalary": "64000", "jobDescription": "Description Xilinx is the leading provider of All Programmable FPGAs, SoCs, MPSoCs and 3DICs. Xilinx's all-programmable devices are designed into tens of thousands of products that improve the quality of the everyday lives of billions of people worldwide. For over 30 years, Xilinx has been behind some of the greatest advancements in technology and science - from the industry's first fabless semiconductor model to the NASA Curiosity Mars Rover, to today's autonomous vehicles and hyperscale data centers. Xilinx uniquely enables applications that are both software-defined, yet hardware optimized - enabling smart, connected and differentiated applications across technology's biggest megatrends, including Machine Learning, 5G Wireless, Embedded Vision, Industrial IoT and Cloud Computing and more.  If you are a passionate, innovative and an out-of-the-box thinker that enjoys challenging projects, Xilinx is the right place for you. Our global team is growing and we are looking for bold, collaborative, and creative people to help deliver your community as a member of the ONEXILINX team.  Xilinx seeks an intern candidate to contribute to Xilinx\u2019 DFx methodology. The individual will work closely with various DFx group and other IP groups to implement methodologies and flows in areas related to DFx, including standard access (JTAG/IJTAG), test and characterization.  The ideal candidate should be proficient with scripting languages (Perl, Python) and familiar with Verilog (RTL and gate level) design analysis. Good communication skills, self motivation and teamwork are required. Prior knowledge of JTAG and IJTAG standards (IEEE 1149.1 and 1687 respectively) is a plus. Education Requirements: BS & MS or PhD course-work in Electrical Engineering, Computer Engineering or a related field. "}