<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>rcb</design>
	<target_edif>H:\Desktop\GitHub\VHDL\rev_2\rcb_post.edn</target_edif>
</SynplifyOutput>
