
---------- Begin Simulation Statistics ----------
final_tick                               938586773000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102073                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701440                       # Number of bytes of host memory used
host_op_rate                                   102412                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6001.04                       # Real time elapsed on the host
host_tick_rate                              156404111                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612541932                       # Number of instructions simulated
sim_ops                                     614579524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.938587                       # Number of seconds simulated
sim_ticks                                938586773000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.895125                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77837564                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89576445                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7242059                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121517933                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10671493                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10887160                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          215667                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155808526                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1064083                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018203                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5045456                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143206390                       # Number of branches committed
system.cpu0.commit.bw_lim_events             20602610                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058486                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37422802                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580279091                       # Number of instructions committed
system.cpu0.commit.committedOps             581298577                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1146297107                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.507110                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.348963                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    888403189     77.50%     77.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    144602261     12.61%     90.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38663963      3.37%     93.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37021542      3.23%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8544281      0.75%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3643587      0.32%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2621893      0.23%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2193781      0.19%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     20602610      1.80%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1146297107                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887148                       # Number of function calls committed.
system.cpu0.commit.int_insts                561274981                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179951313                       # Number of loads committed
system.cpu0.commit.membars                    2037585                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037591      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322226993     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180969508     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70910840     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581298577                       # Class of committed instruction
system.cpu0.commit.refs                     251880376                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580279091                       # Number of Instructions Simulated
system.cpu0.committedOps                    581298577                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.214729                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.214729                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            184234647                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2208707                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77309756                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             631762685                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               533271565                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                427502411                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5051653                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7273402                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3663749                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155808526                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                111939248                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    623288848                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1682994                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     643557344                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 105                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          595                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14496694                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.083524                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         523186045                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88509057                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.344990                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1153724025                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.558693                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881926                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               702884305     60.92%     60.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               334354207     28.98%     89.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60058960      5.21%     95.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44033153      3.82%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8111962      0.70%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2180215      0.19%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   55890      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2041327      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4006      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1153724025                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      711715726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5114917                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147367330                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.326174                       # Inst execution rate
system.cpu0.iew.exec_refs                   267174651                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75699273                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              148212616                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            193430598                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021086                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2829025                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76599153                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          618703274                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            191475378                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5026230                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            608458518                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1043480                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7174070                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5051653                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9384779                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        80300                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10975378                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29713                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6421                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2456563                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13479285                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4670090                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6421                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       863206                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4251711                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271379271                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603349301                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.845200                       # average fanout of values written-back
system.cpu0.iew.wb_producers                229369877                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.323435                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603399029                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743248037                       # number of integer regfile reads
system.cpu0.int_regfile_writes              384977776                       # number of integer regfile writes
system.cpu0.ipc                              0.311068                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.311068                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038539      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            336855688     54.91%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4144598      0.68%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018204      0.17%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           194556766     31.71%     87.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74870902     12.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             613484749                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2229119                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003634                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 237699     10.66%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1855141     83.22%     93.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               136277      6.11%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             613675275                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2383019195                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603349251                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        656113528                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615644432                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                613484749                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058842                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37404693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            96660                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           356                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16289073                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1153724025                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.531743                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.812928                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          714202804     61.90%     61.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          309549833     26.83%     88.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          100358014      8.70%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18851992      1.63%     99.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8344832      0.72%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1557305      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             609829      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             157243      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              92173      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1153724025                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.328869                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15677287                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2832649                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           193430598                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76599153                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    882                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1865439751                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11734480                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              164740510                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370565778                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6930929                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               539484765                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6050886                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9464                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            764605244                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             625737321                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          401073813                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                424336978                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6932760                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5051653                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20026327                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                30508030                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       764605200                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         83792                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2823                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15275026                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2778                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1744404917                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1244884920                       # The number of ROB writes
system.cpu0.timesIdled                       20739977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  849                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.903540                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4551453                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6158640                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           818200                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7814475                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            267848                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         402874                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          135026                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8796862                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3242                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           485468                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095502                       # Number of branches committed
system.cpu1.commit.bw_lim_events               831756                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054451                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4899267                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262841                       # Number of instructions committed
system.cpu1.commit.committedOps              33280947                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191577129                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173721                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.829534                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177824352     92.82%     92.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6893316      3.60%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2345783      1.22%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1988747      1.04%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       499884      0.26%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       166150      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       944497      0.49%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        82644      0.04%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       831756      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191577129                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320816                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047610                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248525                       # Number of loads committed
system.cpu1.commit.membars                    2035978                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035978      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082555     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266452     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895824      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280947                       # Class of committed instruction
system.cpu1.commit.refs                      12162288                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262841                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280947                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.971235                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.971235                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            171397689                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               336307                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4393225                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39936657                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5854614                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12372494                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                485662                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               618408                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2345803                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8796862                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5183008                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    186016094                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58703                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40776033                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1636788                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045663                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5621773                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4819301                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.211660                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192456262                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.217164                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.666879                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167852566     87.22%     87.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14172783      7.36%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5657824      2.94%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3280363      1.70%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1002387      0.52%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  487010      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3036      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     138      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     155      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192456262                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         192731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              518254                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7702258                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188916                       # Inst execution rate
system.cpu1.iew.exec_refs                    13004539                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945758                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148448760                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10317242                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018566                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           246635                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2980357                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38172645                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10058781                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           650153                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36394491                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                996809                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1790501                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                485662                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3892244                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18097                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          164702                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4761                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          467                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1068717                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        66594                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           139                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92636                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        425618                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21275448                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36124555                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864556                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18393812                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.187515                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36134235                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44742858                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24664701                       # number of integer regfile writes
system.cpu1.ipc                              0.167470                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167470                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036082      5.50%      5.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21914237     59.16%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11158758     30.12%     94.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1935427      5.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37044644                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1113511                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030059                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 215672     19.37%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                803654     72.17%     91.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                94183      8.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36122059                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         267734092                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36124543                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         43064430                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35117979                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37044644                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054666                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4891697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            75057                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           215                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2018996                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192456262                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192483                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.657664                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          170135664     88.40%     88.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14347871      7.46%     95.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4451761      2.31%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1493749      0.78%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1381742      0.72%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             249248      0.13%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             270565      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              89890      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              35772      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192456262                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.192291                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6168827                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          528529                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10317242                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2980357                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       192648993                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1684516938                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159414750                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412746                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6359875                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6980520                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1320699                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7176                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48010317                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38943416                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26842706                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13108527                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4556531                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                485662                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12443899                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4429960                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48010305                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22904                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               598                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13266014                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           592                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   228925340                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77241845                       # The number of ROB writes
system.cpu1.timesIdled                           2207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2202249                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                11531                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2672477                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5941243                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10266645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20510277                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        75076                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        24043                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33613767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8857381                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     67201964                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8881424                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8815072                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1674129                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8569375                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              348                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1450895                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1450892                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8815072                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           203                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30776241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30776241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    764165952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               764165952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              523                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10266773                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10266773    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10266773                       # Request fanout histogram
system.membus.respLayer1.occupancy        54844946949                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30257583670                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   938586773000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   938586773000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    838177642.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1178403292.334367                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       193000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3219149500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   932719529500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5867243500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94225546                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94225546                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94225546                       # number of overall hits
system.cpu0.icache.overall_hits::total       94225546                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17713702                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17713702                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17713702                       # number of overall misses
system.cpu0.icache.overall_misses::total     17713702                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 658146975496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 658146975496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 658146975496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 658146975496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    111939248                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    111939248                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    111939248                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    111939248                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.158244                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.158244                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.158244                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.158244                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 37154.682601                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 37154.682601                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 37154.682601                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 37154.682601                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2267                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.265306                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16681433                       # number of writebacks
system.cpu0.icache.writebacks::total         16681433                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1032235                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1032235                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1032235                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1032235                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16681467                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16681467                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16681467                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16681467                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 563993294998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 563993294998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 563993294998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 563993294998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.149023                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.149023                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.149023                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.149023                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 33809.574122                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 33809.574122                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 33809.574122                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 33809.574122                       # average overall mshr miss latency
system.cpu0.icache.replacements              16681433                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94225546                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94225546                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17713702                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17713702                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 658146975496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 658146975496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    111939248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    111939248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.158244                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.158244                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 37154.682601                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 37154.682601                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1032235                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1032235                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16681467                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16681467                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 563993294998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 563993294998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.149023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.149023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 33809.574122                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 33809.574122                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999939                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          110906770                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16681433                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.648516                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999939                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        240559961                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       240559961                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    222188269                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       222188269                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    222188269                       # number of overall hits
system.cpu0.dcache.overall_hits::total      222188269                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26404424                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26404424                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26404424                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26404424                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 790237777188                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 790237777188                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 790237777188                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 790237777188                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    248592693                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    248592693                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    248592693                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    248592693                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.106216                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.106216                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.106216                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.106216                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29928.233889                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29928.233889                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29928.233889                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29928.233889                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4451911                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       184609                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            93585                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2623                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.570775                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.380862                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15833774                       # number of writebacks
system.cpu0.dcache.writebacks::total         15833774                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10964415                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10964415                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10964415                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10964415                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15440009                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15440009                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15440009                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15440009                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 408469400773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 408469400773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 408469400773                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 408469400773                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.062110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.062110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.062110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.062110                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 26455.256650                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26455.256650                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 26455.256650                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26455.256650                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15833774                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    155430967                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      155430967                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22252709                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22252709                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 600499588500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 600499588500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    177683676                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    177683676                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125238                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125238                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26985.459995                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26985.459995                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8506717                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8506717                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13745992                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13745992                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 344237354000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 344237354000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.077362                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.077362                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25042.743659                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25042.743659                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66757302                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66757302                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4151715                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4151715                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 189738188688                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 189738188688                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70909017                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70909017                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.058550                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058550                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45701.159325                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45701.159325                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2457698                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2457698                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1694017                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1694017                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  64232046773                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  64232046773                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023890                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023890                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37917.002470                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37917.002470                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1165                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1165                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          757                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          757                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7274500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7274500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.393861                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.393861                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9609.643329                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9609.643329                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          739                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          739                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1515000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1515000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009365                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009365                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 84166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1701                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1701                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       706000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       706000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1843                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1843                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.077048                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.077048                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4971.830986                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4971.830986                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       565000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       565000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.077048                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.077048                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3978.873239                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3978.873239                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611435                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611435                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406768                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406768                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31409855000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31409855000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399496                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399496                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77218.107127                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77218.107127                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406768                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406768                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31003087000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31003087000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399496                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399496                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76218.107127                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76218.107127                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.977691                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          238646120                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15846535                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.059830                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.977691                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999303                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999303                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        515075889                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       515075889                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            11631118                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13016591                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              204725                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24853362                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           11631118                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13016591                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                928                       # number of overall hits
system.l2.overall_hits::.cpu1.data             204725                       # number of overall hits
system.l2.overall_hits::total                24853362                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           5050348                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2816003                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1875                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            865132                       # number of demand (read+write) misses
system.l2.demand_misses::total                8733358                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          5050348                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2816003                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1875                       # number of overall misses
system.l2.overall_misses::.cpu1.data           865132                       # number of overall misses
system.l2.overall_misses::total               8733358                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 415580000500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 272069644995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    163498500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85696049499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     773509193494                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 415580000500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 272069644995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    163498500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85696049499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    773509193494                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16681466                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15832594                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1069857                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33586720                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16681466                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15832594                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1069857                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33586720                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.302752                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.177861                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.668926                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.808643                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.260024                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.302752                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.177861                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.668926                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.808643                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.260024                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82287.398908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96615.538050                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87199.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99055.461478                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88569.504822                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82287.398908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96615.538050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87199.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99055.461478                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88569.504822                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3421                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        52                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      65.788462                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1362782                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1674129                       # number of writebacks
system.l2.writebacks::total                   1674129                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          58726                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          23132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               81899                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         58726                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         23132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              81899                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      5050340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2757277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       842000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8651459                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      5050340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2757277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       842000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1629750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10281209                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 365076196503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 240358191497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    143629000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75213503001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 680791520001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 365076196503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 240358191497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    143629000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75213503001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 132345875353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 813137395354                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.302752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.174152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.657153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.787021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.257586                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.302752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.174152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.657153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.787021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.306109                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72287.449261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87172.304958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77974.484256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89327.200714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78690.949122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72287.449261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87172.304958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77974.484256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89327.200714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81206.243505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79089.666921                       # average overall mshr miss latency
system.l2.replacements                       19102861                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4402126                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4402126                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4402126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4402126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29111669                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29111669                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29111669                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29111669                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1629750                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1629750                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 132345875353                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 132345875353                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81206.243505                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81206.243505                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 67                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       120500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       181500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.955556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.893333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2802.325581                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2541.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2708.955224                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            67                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       858000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       469000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1327000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.955556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.893333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19953.488372                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19541.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19805.970149                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        97500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       178500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       276000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1245830                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            88208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1334038                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         852503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         657099                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1509602                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  77800446496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64872676500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  142673122996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2098333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2843640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.406276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.881649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.530870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91261.199663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98725.879205                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94510.422612                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        41643                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18474                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            60117                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       810860                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       638625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1449485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  66431586998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56646919000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 123078505998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.386431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.856862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.509729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 81927.320373                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88701.380309                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84911.886634                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      11631118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           928                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11632046                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      5050348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1875                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5052223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 415580000500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    163498500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 415743499000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16681466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16684269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.302752                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.668926                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.302814                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82287.398908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87199.200000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82289.221794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      5050340                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1842                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5052182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 365076196503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    143629000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 365219825503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.302752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.657153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.302811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72287.449261                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77974.484256                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72289.522726                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11770761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       116517                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11887278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1963500                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       208033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2171533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 194269198499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20823372999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 215092571498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13734261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       324550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14058811                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.142964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.640989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98940.258976                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100096.489494                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99051.025933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        17083                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4658                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        21741                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1946417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       203375                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2149792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 173926604499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18566584001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 192493188500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.141720                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.626637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.152914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89357.318858                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91292.361406                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89540.378092                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                23                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          236                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             245                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2583500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       398500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2982000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          256                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           268                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.921875                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.914179                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10947.033898                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 44277.777778                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12171.428571                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           42                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          197                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          203                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3861000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       115000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3976000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.769531                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.757463                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19598.984772                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19586.206897                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999898                       # Cycle average of tags in use
system.l2.tags.total_refs                    68630253                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19102926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.592657                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.971866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.759378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.264446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.375154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.624120                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.546435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.043115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.259752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 555909966                       # Number of tag accesses
system.l2.tags.data_accesses                555909966                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     323221696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     176523712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        117888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53920704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    103237696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          657021696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    323221696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       117888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     323339584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    107144256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       107144256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        5050339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2758183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         842511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1613089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10265964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1674129                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1674129                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        344370606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        188073940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           125602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         57448822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    109992703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             700011672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    344370606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       125602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        344496208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      114154875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            114154875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      114154875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       344370606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       188073940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          125602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        57448822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    109992703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            814166547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1551244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   5050339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2626015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    826929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1609163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004241218250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95073                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95073                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20927442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1459688                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10265964                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1674129                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10265964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1674129                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 151676                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                122885                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            168926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            166453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            167054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            192428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1467131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3607952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1299207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            247293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            288480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            327261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           230084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           212396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           191039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           182298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           175098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1191188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            109040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            120707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            161305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            144443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74292                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 216142050538                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                50571440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            405784950538                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21369.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40119.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6100157                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  982491                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10265964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1674129                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7085519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1414163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  456235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  354176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  302361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  162310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   93869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   78746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   57397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   34953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  20052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  14219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 100940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  97312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4582856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    162.909794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.623313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.241095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2581902     56.34%     56.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1257850     27.45%     83.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       204158      4.45%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       108993      2.38%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       106221      2.32%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       208301      4.55%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19777      0.43%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10546      0.23%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        85108      1.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4582856                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     106.384147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.827993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    434.324215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95068     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95073                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.316126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.294831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.875062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            82288     86.55%     86.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1677      1.76%     88.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6894      7.25%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2812      2.96%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              998      1.05%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              300      0.32%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               79      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95073                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              647314432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9707264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99278272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               657021696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            107144256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       689.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    700.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  938586678000                       # Total gap between requests
system.mem_ctrls.avgGap                      78607.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    323221696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    168064960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       117888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52923456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    102986432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99278272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 344370606.211387515068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 179061717.930261075497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 125601.599544382232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 56386321.992202207446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 109724998.223472729325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 105774207.410442590714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      5050339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2758183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       842511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1613089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1674129                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 157276092893                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 126702595586                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     66717264                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40386878032                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  81352666763                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22678025664228                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31141.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45936.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36220.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47936.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50432.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13546163.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7120507800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3784628265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19976606160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4429723320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74091164160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     405903034590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18604239360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       533909903655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        568.844479                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44819477580                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31341440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 862425855420                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25601134020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13607310255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         52239410160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3667660740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74091164160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     419447083320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7198724640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       595852487295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.840064                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14892803006                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31341440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 892352529994                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9904775058.823530                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   49464363637.595230                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 396124751500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96680893000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 841905880000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5179066                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5179066                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5179066                       # number of overall hits
system.cpu1.icache.overall_hits::total        5179066                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3942                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3942                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3942                       # number of overall misses
system.cpu1.icache.overall_misses::total         3942                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    238110000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    238110000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    238110000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    238110000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5183008                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5183008                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5183008                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5183008                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000761                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000761                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000761                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000761                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60403.348554                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60403.348554                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60403.348554                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60403.348554                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2771                       # number of writebacks
system.cpu1.icache.writebacks::total             2771                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1139                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1139                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1139                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1139                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2803                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2803                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2803                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2803                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    178125000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    178125000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    178125000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    178125000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000541                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000541                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000541                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000541                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63547.984303                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63547.984303                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63547.984303                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63547.984303                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2771                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5179066                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5179066                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3942                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3942                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    238110000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    238110000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5183008                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5183008                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000761                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000761                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60403.348554                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60403.348554                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1139                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1139                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2803                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2803                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    178125000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    178125000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000541                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000541                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63547.984303                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63547.984303                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.127472                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5112228                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2771                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1844.903645                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356540500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.127472                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.972734                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972734                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10368819                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10368819                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9370179                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9370179                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9370179                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9370179                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2347700                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2347700                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2347700                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2347700                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 203371812396                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 203371812396                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 203371812396                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 203371812396                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11717879                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11717879                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11717879                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11717879                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200352                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200352                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200352                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200352                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86625.979638                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86625.979638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86625.979638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86625.979638                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1100902                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       123552                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19247                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1597                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.198628                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.365059                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1069409                       # number of writebacks
system.cpu1.dcache.writebacks::total          1069409                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1691092                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1691092                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1691092                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1691092                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       656608                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       656608                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       656608                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       656608                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55380699651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55380699651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55380699651                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55380699651                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056035                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056035                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056035                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056035                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84343.626107                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84343.626107                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84343.626107                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84343.626107                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1069409                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8383990                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8383990                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1438495                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1438495                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 105202246000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 105202246000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9822485                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9822485                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.146449                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.146449                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73133.549995                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73133.549995                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1113267                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1113267                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       325228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       325228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22851307000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22851307000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033111                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033111                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70262.422055                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70262.422055                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       986189                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        986189                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       909205                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       909205                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  98169566396                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  98169566396                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895394                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895394                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.479692                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.479692                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 107972.972428                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107972.972428                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       577825                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       577825                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331380                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331380                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32529392651                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32529392651                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174834                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174834                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98163.415568                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98163.415568                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6447500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6447500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.326446                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.326446                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40806.962025                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40806.962025                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3610000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3610000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103306                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103306                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        72200                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72200                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          317                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          317                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       714000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       714000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.269585                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.269585                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6102.564103                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6102.564103                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       600000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       600000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.267281                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.267281                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5172.413793                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5172.413793                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        12000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        12000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591326                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591326                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426601                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426601                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35189131500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35189131500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419088                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419088                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82487.222252                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82487.222252                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426601                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426601                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34762530500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34762530500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419088                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419088                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81487.222252                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81487.222252                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.941670                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11043555                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083109                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.196162                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356552000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.941670                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.904427                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.904427                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26556584                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26556584                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 938586773000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30744269                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6076255                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29185242                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17428732                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2752267                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             354                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           255                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            609                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2869431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2869431                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16684269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14060001                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          268                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          268                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50044364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     47513603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3222684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100789028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2135225472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2026647040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       356736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136912512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4299141760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21882635                       # Total snoops (count)
system.tol2bus.snoopTraffic                 108871424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         55469716                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.162374                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.369968                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               46486897     83.81%     83.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8958775     16.15%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  24043      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           55469716                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        67188363473                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23770506549                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25026246386                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1625245135                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4223961                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1057068197500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 332542                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713808                       # Number of bytes of host memory used
host_op_rate                                   334473                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2316.20                       # Real time elapsed on the host
host_tick_rate                               51153364                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770234808                       # Number of instructions simulated
sim_ops                                     774707001                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118481                       # Number of seconds simulated
sim_ticks                                118481424500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.661166                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15506102                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17489170                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1106568                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22006539                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1556222                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1581775                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           25553                       # Number of indirect misses.
system.cpu0.branchPred.lookups               30110402                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7460                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8915                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1043599                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21201730                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3929012                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652521                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       26194918                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84623906                       # Number of instructions committed
system.cpu0.commit.committedOps              85941272                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    225953001                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.380350                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.271677                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    193223021     85.51%     85.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14795695      6.55%     92.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7399333      3.27%     95.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3826283      1.69%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1477961      0.65%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       507257      0.22%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       573236      0.25%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       221203      0.10%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3929012      1.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    225953001                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363886                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80717899                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19329351                       # Number of loads committed
system.cpu0.commit.membars                    1978023                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978682      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62336348     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337874     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193320      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85941272                       # Class of committed instruction
system.cpu0.commit.refs                      21531652                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84623906                       # Number of Instructions Simulated
system.cpu0.committedOps                     85941272                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.784950                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.784950                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            157534678                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                66734                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14417052                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             116090537                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18566297                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 50701456                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1044408                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               108772                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2020939                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   30110402                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 19094333                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    203545756                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               245401                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     122447988                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                3216                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        19884                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2221176                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.127763                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          25188239                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          17062324                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.519566                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         229867778                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.539612                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.915013                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               150160219     65.32%     65.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                47383155     20.61%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25916730     11.27%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4159643      1.81%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  485311      0.21%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  960337      0.42%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23757      0.01%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  770523      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8103      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           229867778                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1803                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1161                       # number of floating regfile writes
system.cpu0.idleCycles                        5805595                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1118696                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25299404                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.444909                       # Inst execution rate
system.cpu0.iew.exec_refs                    26718813                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2492406                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               10259582                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25618166                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            784800                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           380357                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2783721                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          112011547                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24226407                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           981251                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            104853156                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                121539                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17700485                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1044408                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17903610                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       158500                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           65377                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          313                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          585                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4094                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6288815                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       581420                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           585                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       599864                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        518832                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 78745521                       # num instructions consuming a value
system.cpu0.iew.wb_count                    103331872                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.752712                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 59272690                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.438454                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     103565893                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               135567131                       # number of integer regfile reads
system.cpu0.int_regfile_writes               76056476                       # number of integer regfile writes
system.cpu0.ipc                              0.359073                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.359073                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1982337      1.87%      1.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             76684326     72.46%     74.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29614      0.03%     74.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67213      0.06%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 64      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                729      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                54      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24573650     23.22%     97.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2495364      2.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            439      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             105834406                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1950                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3852                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1886                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2093                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     375708                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003550                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 279497     74.39%     74.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.01%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    104      0.03%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     74.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 84860     22.59%     97.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11151      2.97%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               32      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             104225827                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         441964711                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    103329986                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        138080258                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 109071639                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                105834406                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2939908                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       26070278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            56264                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        287387                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11193599                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    229867778                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.460414                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.978674                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          169410903     73.70%     73.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           34127288     14.85%     88.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17273903      7.51%     96.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3542833      1.54%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3008445      1.31%     98.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1038901      0.45%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1104979      0.48%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             211554      0.09%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             148972      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      229867778                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.449072                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1135586                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          217698                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25618166                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2783721                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2614                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       235673373                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1289548                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31130718                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62418876                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                559695                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19791157                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12248302                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                82167                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            149131090                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             114220508                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           84004872                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51121038                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1199500                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1044408                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15146328                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                21586001                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1893                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       149129197                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     111634129                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            776950                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5527695                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        776945                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   334155746                       # The number of ROB reads
system.cpu0.rob.rob_writes                  228269235                       # The number of ROB writes
system.cpu0.timesIdled                         224812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  375                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.107180                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15118001                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16413488                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           982998                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20626645                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1023396                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1030790                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7394                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27480815                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2331                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1074                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           981977                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620952                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3237094                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236390                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25973456                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73068970                       # Number of instructions committed
system.cpu1.commit.committedOps              74186205                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    174163397                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.425957                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.316349                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    144851203     83.17%     83.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13736286      7.89%     91.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6473596      3.72%     94.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3674537      2.11%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1191126      0.68%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       400802      0.23%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       377421      0.22%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       221332      0.13%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3237094      1.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    174163397                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468774                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69377352                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302404                       # Number of loads committed
system.cpu1.commit.membars                    1675996                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1675996      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54821519     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303478     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1385036      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74186205                       # Class of committed instruction
system.cpu1.commit.refs                      17688514                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73068970                       # Number of Instructions Simulated
system.cpu1.committedOps                     74186205                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.442886                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.442886                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            115232743                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1211                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13964493                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103992157                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12706531                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 47365348                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                982280                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2005                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1684019                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27480815                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16722034                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    159804886                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               172578                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     110199980                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1966602                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.153955                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17182734                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16141397                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.617370                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         177970921                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.627465                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.962373                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               106585165     59.89%     59.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41879578     23.53%     83.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23917108     13.44%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3555517      2.00%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  347327      0.20%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  951379      0.53%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     339      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  734061      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     447      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           177970921                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         528213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1060177                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22522520                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.516727                       # Inst execution rate
system.cpu1.iew.exec_refs                    22371624                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1470912                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                9670194                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22569420                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            701812                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           332147                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1737276                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          100079953                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20900712                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           888812                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             92235363                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                195468                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8338539                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                982280                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8616103                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        26085                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             739                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6267016                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       351166                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       561835                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        498342                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 70730085                       # num instructions consuming a value
system.cpu1.iew.wb_count                     91205932                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.744494                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 52658159                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.510960                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      91441076                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               120202927                       # number of integer regfile reads
system.cpu1.int_regfile_writes               67371156                       # number of integer regfile writes
system.cpu1.ipc                              0.409352                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.409352                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676289      1.80%      1.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             68776131     73.85%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  97      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21198057     22.76%     98.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1473505      1.58%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              93124175                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     439234                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004717                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 414631     94.40%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     94.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 24550      5.59%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   53      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              91887120                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         364740058                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     91205932                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        125973714                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97419194                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 93124175                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2660759                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25893748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            81553                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        424369                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11565728                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    177970921                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.523255                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.045295                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          126318740     70.98%     70.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27584440     15.50%     86.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15928696      8.95%     95.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3314560      1.86%     97.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2264728      1.27%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1120201      0.63%     99.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1124508      0.63%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             188686      0.11%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             126362      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      177970921                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.521707                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1022783                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          172402                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22569420                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1737276                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    293                       # number of misc regfile reads
system.cpu1.numCycles                       178499134                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    58322116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               23380945                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53797923                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                566510                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13621153                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5515120                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                33670                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            134636871                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102210753                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75190937                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 47760649                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1158432                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                982280                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8206705                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21393014                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       134636871                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      84019189                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            708782                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3833311                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        708807                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   271084898                       # The number of ROB reads
system.cpu1.rob.rob_writes                  204221793                       # The number of ROB writes
system.cpu1.timesIdled                           4818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2289699                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                19795                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2427554                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6290714                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4208332                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8372390                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       109230                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        43423                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3151112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2270412                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6302150                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2313835                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4156609                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       354787                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3809645                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1041                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            865                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49367                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49367                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4156609                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            74                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12578366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12578366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    291888960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               291888960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1477                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4207956                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4207956    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4207956                       # Request fanout histogram
system.membus.respLayer1.occupancy        21913318377                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         10627828888                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   118481424500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   118481424500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 66                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19539106.060606                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   19709151.497368                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       412500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     42179000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             33                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   117836634000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    644790500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18790423                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18790423                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18790423                       # number of overall hits
system.cpu0.icache.overall_hits::total       18790423                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       303910                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        303910                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       303910                       # number of overall misses
system.cpu0.icache.overall_misses::total       303910                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7141670498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7141670498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7141670498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7141670498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     19094333                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     19094333                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     19094333                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     19094333                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015916                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015916                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015916                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015916                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23499.294192                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23499.294192                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23499.294192                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23499.294192                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1789                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.604651                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       280522                       # number of writebacks
system.cpu0.icache.writebacks::total           280522                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        23389                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        23389                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        23389                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        23389                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       280521                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       280521                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       280521                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       280521                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6330448498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6330448498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6330448498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6330448498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014691                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014691                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014691                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014691                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22566.754354                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22566.754354                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22566.754354                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22566.754354                       # average overall mshr miss latency
system.cpu0.icache.replacements                280522                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18790423                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18790423                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       303910                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       303910                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7141670498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7141670498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     19094333                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     19094333                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015916                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015916                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23499.294192                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23499.294192                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        23389                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        23389                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       280521                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       280521                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6330448498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6330448498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014691                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014691                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22566.754354                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22566.754354                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           19071186                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           280554                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.976881                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38469188                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38469188                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     20172176                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20172176                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     20172176                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20172176                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4323258                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4323258                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4323258                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4323258                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 287733868939                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 287733868939                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 287733868939                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 287733868939                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24495434                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24495434                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24495434                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24495434                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.176492                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.176492                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.176492                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.176492                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66554.868791                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66554.868791                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66554.868791                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66554.868791                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11086018                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8476                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           184017                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            148                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.244532                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.270270                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1781160                       # number of writebacks
system.cpu0.dcache.writebacks::total          1781160                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2548264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2548264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2548264                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2548264                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1774994                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1774994                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1774994                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1774994                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 136200577491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 136200577491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 136200577491                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 136200577491                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072462                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072462                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072462                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072462                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 76732.979092                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76732.979092                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 76732.979092                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76732.979092                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1781159                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     19135564                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19135564                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3831033                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3831033                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 255511237000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 255511237000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22966597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22966597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.166809                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.166809                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66695.128181                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66695.128181                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2118132                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2118132                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1712901                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1712901                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 132623897000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 132623897000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074582                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074582                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 77426.481157                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77426.481157                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1036612                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1036612                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       492225                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       492225                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  32222631939                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  32222631939                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528837                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528837                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.321960                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.321960                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65463.216901                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65463.216901                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       430132                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       430132                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3576680491                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3576680491                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040615                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040615                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 57601.992028                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57601.992028                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       671673                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       671673                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7716                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7716                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    188780500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    188780500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       679389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       679389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.011357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.011357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24466.109383                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24466.109383                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          908                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          908                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6808                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6808                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    166551500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    166551500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010021                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010021                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24464.086369                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24464.086369                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       664024                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       664024                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          525                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          525                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6014000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6014000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664549                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664549                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000790                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000790                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11455.238095                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11455.238095                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          517                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          517                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5497000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5497000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000778                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000778                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10632.495164                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10632.495164                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          931                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          931                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     34148999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     34148999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8915                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8915                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.104431                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.104431                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36679.912997                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36679.912997                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          931                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          931                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     33217999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     33217999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.104431                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.104431                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35679.912997                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35679.912997                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993288                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23303225                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1782102                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.076258                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993288                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999790                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         53478644                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        53478644                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              245099                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              415726                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 446                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              201112                       # number of demand (read+write) hits
system.l2.demand_hits::total                   862383                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             245099                       # number of overall hits
system.l2.overall_hits::.cpu0.data             415726                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                446                       # number of overall hits
system.l2.overall_hits::.cpu1.data             201112                       # number of overall hits
system.l2.overall_hits::total                  862383                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             35423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1364677                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4492                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            881418                       # number of demand (read+write) misses
system.l2.demand_misses::total                2286010                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            35423                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1364677                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4492                       # number of overall misses
system.l2.overall_misses::.cpu1.data           881418                       # number of overall misses
system.l2.overall_misses::total               2286010                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2880559000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 128318815496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    378039500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83257352473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     214834766469                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2880559000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 128318815496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    378039500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83257352473                       # number of overall miss cycles
system.l2.overall_miss_latency::total    214834766469                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          280522                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1780403                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1082530                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3148393                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         280522                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1780403                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1082530                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3148393                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.126275                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.766499                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.909680                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.814220                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.726088                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.126275                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.766499                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.909680                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.814220                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.726088                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81318.888858                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94028.708256                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84158.392698                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94458.420946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93978.051920                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81318.888858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94028.708256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84158.392698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94458.420946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93978.051920                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5728                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       184                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.130435                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1699992                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              354788                       # number of writebacks
system.l2.writebacks::total                    354788                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          29940                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8554                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               38558                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         29940                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8554                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              38558                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        35418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1334737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       872864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2247452                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1334737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       872864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1973783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4221235                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2526029500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 113343403497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    331760000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  74073296974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 190274489971                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2526029500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 113343403497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    331760000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  74073296974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 144484210748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 334758700719                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.126257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.749683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.897732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.806319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.713841                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.126257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.749683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.897732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.806319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.340759                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71320.500875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84918.155035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74838.709677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84862.357680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84662.315356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71320.500875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84918.155035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74838.709677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84862.357680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73201.669458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79303.497843                       # average overall mshr miss latency
system.l2.replacements                        6456256                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       420111                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           420111                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       420111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       420111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2625037                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2625037                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2625039                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2625039                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1973783                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1973783                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 144484210748                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 144484210748                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73201.669458                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73201.669458                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   46                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           122                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           107                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                229                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       200500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       291000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          163                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              275                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.748466                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.955357                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.832727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   741.803279                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1873.831776                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1270.742358                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          122                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          106                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           228                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2440000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2174000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4614000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.748466                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.946429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.829091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20509.433962                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20236.842105                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              182                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       459500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       488000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            186                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.978102                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.979592                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.978495                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3429.104478                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   593.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2681.318681                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          132                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          180                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2709000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       947500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3656500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.963504                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.979592                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.967742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20522.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19739.583333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20313.888889                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            25974                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            11964                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37938                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          36158                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          27189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63347                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3197368500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2554186500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5751555000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.581955                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.694430                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.625433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88427.692350                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93941.906653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90794.433833                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7449                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6534                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            13983                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        28709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20655                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          49364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2518010000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2002726500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4520736500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.462065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.527546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.487377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87708.035808                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96960.856935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91579.622802                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        245099                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           446                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             245545                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        35423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4492                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39915                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2880559000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    378039500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3258598500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       280522                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         285460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.126275                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.909680                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.139827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81318.888858                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84158.392698                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81638.444194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35418                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39851                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2526029500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    331760000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2857789500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.126257                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.897732                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.139603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71320.500875                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74838.709677                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71711.864194                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       389752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       189148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            578900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1328519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       854229                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2182748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 125121446996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80703165973                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 205824612969                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1718271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1043377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2761648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.773172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.818716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.790379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94181.149834                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94474.860925                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94296.095092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22491                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2020                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        24511                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1306028                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       852209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2158237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 110825393497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72070570474                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 182895963971                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.760083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.816780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.781503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84856.828106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84569.126205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84743.225128                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           97                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                97                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           80                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              80                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       361500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       361500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          177                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           177                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.451977                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.451977                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  4518.750000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  4518.750000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1418000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1418000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.418079                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.418079                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19162.162162                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19162.162162                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999932                       # Cycle average of tags in use
system.l2.tags.total_refs                     8116600                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6456423                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.257136                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.600140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.391714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.798742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.468836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    38.729948                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.321877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.043730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.605155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56009847                       # Number of tag accesses
system.l2.tags.data_accesses                 56009847                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2266752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      85460288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        283712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      55864448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    125307264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          269182464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2266752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       283712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2550464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22706368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22706368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1335317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         872882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1957926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4205976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       354787                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             354787                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19131708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        721296932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2394569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        471503852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1057611052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2271938113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19131708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2394569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21526277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191644961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191644961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191644961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19131708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       721296932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2394569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       471503852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1057611052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2463583074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    346740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1318504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    868507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1951508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000715858250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20908                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20908                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7645377                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             326954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4205976                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     354789                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4205976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   354789                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  27606                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8049                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            226940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            225093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            208465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            213690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            392454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            390492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            353392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            290090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            297505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           233250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           249354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           221456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           213898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           222946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17755                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 101972494281                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20891850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            180316931781                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24404.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43154.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3294426                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  314832                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4205976                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               354789                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1065412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  778191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  601459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  509907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  436661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  263866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  169783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  117402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   83991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   58312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  36428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  24006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  14589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       915845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    316.215395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.364115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.080765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       405313     44.26%     44.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       143852     15.71%     59.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        93755     10.24%     70.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        57741      6.30%     76.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31230      3.41%     79.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24100      2.63%     82.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18704      2.04%     84.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15055      1.64%     86.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       126095     13.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       915845                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     199.845514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    103.193906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    263.601335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9650     46.15%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         6532     31.24%     77.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         3046     14.57%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          328      1.57%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          120      0.57%     94.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          214      1.02%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          258      1.23%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          201      0.96%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          116      0.55%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          102      0.49%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           99      0.47%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           81      0.39%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           55      0.26%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           46      0.22%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           25      0.12%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           20      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            9      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20908                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.584035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.550526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.100910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15434     73.82%     73.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              695      3.32%     77.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3502     16.75%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              921      4.41%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              212      1.01%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               70      0.33%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.15%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.08%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20908                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              267415680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1766784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22191296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               269182464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22706496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2257.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2271.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  118481382500                       # Total gap between requests
system.mem_ctrls.avgGap                      25978.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2266752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     84384256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       283712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     55584448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    124896512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22191296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19131707.856871690601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 712215069.628910422325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2394569.454218538478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 469140611.995258390903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1054144246.889941811562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187297680.574392497540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1335317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       872882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1957926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       354789                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1063011266                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  58265688315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    147197273                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38016855361                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  82824179566                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2883870101007                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30013.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43634.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33204.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43553.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     42302.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8128409.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2926321860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1555369365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13920650940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          818621280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9352362240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52654683090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1156080960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82384089735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        695.333383                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2547209167                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3956160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 111978055333                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3612854280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1920262410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15912910860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          991356300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9352362240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      52845073920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        995751840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        85630571850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        722.734152                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2136452082                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3956160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 112388812418                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                422                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          212                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    137886617.924528                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   238911274.701966                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          212    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        45000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    743972500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            212                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    89249461500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  29231963000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16716819                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16716819                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16716819                       # number of overall hits
system.cpu1.icache.overall_hits::total       16716819                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5215                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5215                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5215                       # number of overall misses
system.cpu1.icache.overall_misses::total         5215                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    412473500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    412473500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    412473500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    412473500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16722034                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16722034                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16722034                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16722034                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000312                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000312                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000312                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000312                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79093.672100                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79093.672100                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79093.672100                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79093.672100                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4938                       # number of writebacks
system.cpu1.icache.writebacks::total             4938                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          277                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          277                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          277                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          277                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4938                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4938                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4938                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4938                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    390854000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    390854000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    390854000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    390854000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000295                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000295                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000295                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000295                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79152.288376                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79152.288376                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79152.288376                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79152.288376                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4938                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16716819                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16716819                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5215                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5215                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    412473500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    412473500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16722034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16722034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000312                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79093.672100                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79093.672100                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          277                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          277                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4938                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4938                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    390854000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    390854000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000295                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000295                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79152.288376                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79152.288376                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16791398                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4970                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3378.550905                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33449006                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33449006                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17414066                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17414066                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17414066                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17414066                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3661291                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3661291                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3661291                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3661291                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 254461302996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 254461302996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 254461302996                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 254461302996                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21075357                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21075357                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21075357                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21075357                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.173724                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.173724                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.173724                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.173724                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69500.431131                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69500.431131                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69500.431131                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69500.431131                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2339367                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        17874                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            30237                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            230                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.367695                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.713043                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1082230                       # number of writebacks
system.cpu1.dcache.writebacks::total          1082230                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2583781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2583781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2583781                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2583781                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1077510                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1077510                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1077510                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1077510                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  87606435497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  87606435497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  87606435497                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  87606435497                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051127                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051127                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051127                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051127                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81304.521997                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81304.521997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81304.521997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81304.521997                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1082229                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     17004539                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17004539                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3244809                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3244809                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 224861971000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 224861971000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20249348                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20249348                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160243                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160243                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69298.985241                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69298.985241                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2206329                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2206329                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1038480                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1038480                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  84885946000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  84885946000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051285                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051285                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81740.568908                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81740.568908                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       409527                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        409527                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       416482                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       416482                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29599331996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29599331996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       826009                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       826009                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.504210                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.504210                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71069.894968                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71069.894968                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       377452                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       377452                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39030                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39030                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2720489497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2720489497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047251                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047251                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 69702.523623                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69702.523623                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552911                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552911                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6270                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6270                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    166006000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    166006000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011213                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011213                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26476.236045                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26476.236045                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6139                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6139                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    150371000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    150371000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010979                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010979                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24494.380192                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24494.380192                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558669                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558669                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          354                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          354                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2778000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2778000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       559023                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       559023                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000633                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000633                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7847.457627                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7847.457627                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          353                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          353                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2425000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2425000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000631                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000631                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6869.688385                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6869.688385                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          525                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            525                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          549                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          549                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     22768500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     22768500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1074                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1074                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.511173                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.511173                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 41472.677596                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 41472.677596                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          549                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          549                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     22219500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     22219500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.511173                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.511173                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 40472.677596                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 40472.677596                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.649924                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19612974                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083822                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.096121                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.649924                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989060                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989060                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45473065                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45473065                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118481424500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3049505                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       774899                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2728739                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6101468                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3377586                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1068                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           870                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1938                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101645                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101645                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        285460                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2764045                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          177                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          177                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       841566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5345291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3249475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9451146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     35906816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    227940032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       632064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138544640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              403023552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9838076                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22882880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12987138                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.190059                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.400779                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10562242     81.33%     81.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2381473     18.34%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  43423      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12987138                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6299942465                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2674552430                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         420878309                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1626851440                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7438437                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
