# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_left_track_9/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_left_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_left_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_bottom_track_17/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_bottom_track_17/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_bottom_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_bottom_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_bottom_track_9/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_bottom_track_9/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_bottom_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_bottom_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_right_track_16/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_right_track_16/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_right_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_right_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_right_track_8/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_right_track_8/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_right_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_right_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_top_track_16/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_top_track_16/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_top_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_top_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_top_track_8/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_top_track_8/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_top_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_top_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_left_track_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_left_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_left_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_left_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_bottom_track_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_bottom_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_bottom_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_bottom_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_right_track_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_right_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_right_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_right_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_top_track_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_top_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_top_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_top_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_left_track_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_left_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_left_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_left_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_left_track_17/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_left_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_left_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_left_track_9/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_left_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_left_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_right_track_16/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_right_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_right_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_right_track_8/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_right_track_8/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_right_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_right_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_right_track_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_right_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_right_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_right_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_18/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_18/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_12/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_12/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_10/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_10/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__0_/mem_top_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_19/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_19/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_15/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_15/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_13/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_13/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_11/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_11/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_18/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_18/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_14/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_14/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_12/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_12/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_10/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_10/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_bottom_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__2_/mem_right_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_14/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_14/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_12/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_12/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_12/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_10/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_10/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_right_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_bottom_track_17/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_bottom_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_bottom_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_top_track_8/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_top_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_top_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_bottom_track_9/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_bottom_track_9/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_bottom_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_bottom_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_bottom_track_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_bottom_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_bottom_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_bottom_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_top_track_16/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_top_track_16/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_top_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_top_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_top_track_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_top_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_top_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__1_/mem_top_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_18/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_18/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_14/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_14/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_12/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_12/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_10/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_10/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_18/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_18/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_14/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_14/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_12/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_12/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_10/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_10/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_right_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_0__0_/mem_top_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_top_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__1_/mem_bottom_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_top_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__1_/mem_bottom_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_top_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__0_/mem_bottom_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_top_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__0_/mem_bottom_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_19/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_19/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_15/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_15/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_13/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_13/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_11/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_11/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_19/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_19/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_15/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_15/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_13/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_13/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_11/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_11/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_left_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__2_/mem_bottom_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_19/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_19/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_13/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_13/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_11/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_11/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_left_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_bottom_track_17/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_bottom_track_17/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_bottom_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_bottom_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_bottom_track_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_bottom_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_bottom_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_bottom_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_bottom_track_9/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_bottom_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_bottom_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_top_track_16/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_top_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_top_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_top_track_8/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_top_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_top_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_top_track_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_top_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_top_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__1_/mem_top_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_19/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_19/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_15/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_15/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_13/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_13/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_11/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_11/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_18/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_18/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_14/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_14/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_12/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_12/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_10/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_10/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_left_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_2__0_/mem_top_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_19/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_19/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_15/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_15/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_11/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_11/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_13/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_13/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_13/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_bottom_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_left_track_17/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_left_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_left_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_right_track_16/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_right_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_right_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_left_track_9/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_left_track_9/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_left_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_left_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_left_track_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_left_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_left_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_left_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_right_track_8/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_right_track_8/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_right_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_right_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_right_track_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_right_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_right_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__2_/mem_right_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_left_track_17/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_left_track_17/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_left_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_left_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         sb_1__1_/mem_left_track_9/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_right_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_top_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_2__2_/mem_bottom_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_top_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cbx_1__2_/mem_bottom_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_right_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__1_/mem_left_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_right_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__2_/mem_left_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_0__1_/mem_left_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_left_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_left_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_1__2_/mem_right_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_right_3__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__1_/mem_right_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_2__3_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_2__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_2__3_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_2__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_2__3_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_2__3_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_2__3_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_2__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_left_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_1__3_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_1__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_1__3_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_1__3_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_1__3_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_1__3_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	-8.121   -27304034.000/* 9.121/*         cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	-0.302   -6639.198/*     0.969/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	0.513    -6628.932/*     0.154/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	0.788    */-20.386       */0.212         sb_0__0_/mem_top_track_0/DFFR_0_/q_reg_reg/D    1
@(R)->*(R)	0.014    0.014/*         */*             grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]    1
@(R)->*(R)	0.014    0.014/*         */*             grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]    1
@(R)->*(R)	0.042    0.042/*         */*             grid_io_left_0__2_/logical_tile_io_mode_io__0/io_inpad[0]    1
@(R)->*(R)	0.042    0.042/*         */*             grid_io_left_0__1_/logical_tile_io_mode_io__0/io_inpad[0]    1
@(R)->*(R)	0.060    0.060/*         */*             sb_1__0_/chany_top_out[7]    1
@(R)->*(R)	0.060    0.060/*         */*             sb_0__1_/chanx_right_out[9]    1
@(R)->*(R)	0.060    0.060/*         */*             sb_2__1_/chanx_left_out[7]    1
