# do scripts/compile_jmpu.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Copying /home/dr_zed/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:30 on May 01,2018
# vcom -work work core_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package core_pack
# End time: 23:10:30 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:30 on May 01,2018
# vcom -work work op_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package core_pack
# -- Compiling package op_pack
# End time: 23:10:30 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:30 on May 01,2018
# vcom -work work -2008 jmpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Loading package op_pack
# -- Compiling entity jmpu
# -- Compiling architecture rtl of jmpu
# End time: 23:10:30 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# quit -f
