// Seed: 3035778655
module module_0;
  parameter id_1 = id_1[-1 :-1];
  assign module_2.type_17 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0
);
  assign id_2 = id_2;
  always_latch id_3 = id_0;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  supply1 id_4 = 1;
  tri1 id_5;
  assign id_4 = 1;
  initial id_4 = -1;
  assign id_3 = id_1[-1];
  wire id_6;
  module_0 modCall_1 ();
  tri id_7, id_8 = id_5;
  wire id_9, id_10, id_11, id_12, id_13;
  assign id_4  = 1'h0;
  assign id_12 = id_5;
  logic [7:0][1 'b0] id_14 = id_11, id_15 = -1;
endmodule
