//
// ***********************************************************************
// Unpublished work. Copyright 2021 Siemens
// For use only with Tessent tools
// ***********************************************************************
// File Type:       Tessent Cell Library 
// Generated by:    Tessent Shell -- write_cell_library 
// Tool Version:    2022.4 
// Tool Build Date:   Tue Nov 29 21:19:37 GMT 2022 
// ***********************************************************************
// Library Created : Local Time = Fri Jul  7 15:05:02 2023
//                          GMT = Fri Jul  7 22:05:02 2023


library_format_version = 9;

array_delimiter = "[]";


model INTCdsldrseq_fun000ad_0
  (MGM_CLK0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_CLK0);
  )
) // end model INTCdsldrseq_fun000ad_0


model INTCdsldrseq_fun000ad_N_IQ_FF_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTCdsldrseq_fun000ad_N_IQ_FF_UDP


model INTCdsldrseq_fun010ad_N_IQN_FF_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out_inv; )
  (
    primitive = _dff mlc_dff (P, C, CK, D,  , Q);
  )
) // end model INTCdsldrseq_fun010ad_N_IQN_FF_UDP


model INTCdsldrseq_fun040ad_1
  (MGM_D0, IQ, d, den)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (IQ) ( mux_in0; )
  input (d) ( mux_in1; )
  input (den) ( mux_select; )
  output (MGM_D0) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (IQ, d, den, MGM_D0);
  )
) // end model INTCdsldrseq_fun040ad_1


model INTCdsldrseq_fun080ad_2
  (MGM_CLK0, clkb)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clkb) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _inv mlc_gate0 (clkb, MGM_CLK0);
  )
) // end model INTCdsldrseq_fun080ad_2


model INTCdsldrseq_fuy000ad_3
  (MGM_D0, d, si, ssb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (d) ( mux_in1; )
  input (si) ( mux_in0; )
  input (ssb) ( mux_select; )
  output (MGM_D0) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (si, d, ssb, MGM_D0);
  )
) // end model INTCdsldrseq_fuy000ad_3


model INTCdsldrseq_fuz040ad_4
  (int1, IQ, den)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (IQ) ( )
  input (den) ( data_in_inv; )
  output (int1) ( )
  (
    primitive = _and mlc_gate0 (IQ, mlc_data_net0, int1);
    primitive = _inv mlc_gate1 (den, mlc_data_net0);
  )
) // end model INTCdsldrseq_fuz040ad_4


model INTCdsldrseq_fuz040ad_5
  (int2, d, den)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (d) ( )
  input (den) ( )
  output (int2) ( )
  (
    primitive = _and mlc_gate0 (d, den, int2);
  )
) // end model INTCdsldrseq_fuz040ad_5


model INTCdsldrseq_fuz040ad_6
  (int3, int1, int2)
(
  model_source = verilog_udp;
  simulation_function = or;

  input (int1) ( )
  input (int2) ( )
  output (int3) ( )
  (
    primitive = _or mlc_gate0 (int1, int2, int3);
  )
) // end model INTCdsldrseq_fuz040ad_6


model INTCdsldrseq_fvn00bad_LN_IQ_FF_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _inv mlc_reset_not_gate (C, mlc_reset_not_net);
    primitive = _and mlc_set_and_gate (mlc_reset_not_net, P, mlc_set_and_net);
    primitive = _dff mlc_dff (mlc_set_and_net, C, CK, D, Q,  );
  )
) // end model INTCdsldrseq_fvn00bad_LN_IQ_FF_UDP


model INTCdsldrseq_fvz043ad_7
  (MGM_D0, IQ, den, si,
   ssb, d)
(
  model_source = verilog_udp;

  input (IQ) ( )
  input (den) ( )
  input (si) ( )
  input (ssb) ( )
  input (d) ( )
  output (MGM_D0) ( )
  (
    primitive = _mux mlc_gate0 (si, mlc_sel_eq_1_net0, ssb, MGM_D0);
    primitive = _mux mlc_gate1 (IQ, d, den, mlc_sel_eq_1_net0);
  )
) // end model INTCdsldrseq_fvz043ad_7


model INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP


model INTCdsldrseq_lan00bad_N_L_IQ_LATCH_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _inv mlc_reset_not_gate (C, mlc_reset_not_net);
    primitive = _and mlc_set_and_gate (mlc_reset_not_net, P, mlc_set_and_net);
    primitive = _dlat mlc_latch (mlc_set_and_net, C, CK, D, Q,  );
  )
) // end model INTCdsldrseq_lan00bad_N_L_IQ_LATCH_UDP


model INTCdsldrseq_fun000ad_func
  (clk, d, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (o, IQ);
  )
) // end model INTCdsldrseq_fun000ad_func


model INTCdsldrseq_fun010ad_func
  (clk, d, ob, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d);
    instance = INTCdsldrseq_fun010ad_N_IQN_FF_UDP inst3 (IQN, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (ob, IQN);
  )
) // end model INTCdsldrseq_fun010ad_func


model INTCdsldrseq_fun040ad_func
  (clk, d, den, o,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun040ad_1 inst2 (MGM_D0, IQ, d, den);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (o, IQ);
  )
) // end model INTCdsldrseq_fun040ad_func


model INTCdsldrseq_fun080ad_func
  (clkb, d, o, notifier)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun080ad_2 inst1 (MGM_CLK0, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (o, IQ);
  )
) // end model INTCdsldrseq_fun080ad_func


model INTCdsldrseq_fun200ad_func
  (clk, d1, d2, o1,
   o2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d1);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsldrseq_fun000ad_0 inst5 (MGM_D1, d2);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun000ad_0 inst7 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst8 (o2, IQ2);
  )
) // end model INTCdsldrseq_fun200ad_func


model INTCdsldrseq_fun280ad_func
  (clkb, d1, d2, o1,
   o2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_fun080ad_2 inst1 (MGM_CLK0, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d1);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun080ad_2 inst4 (MGM_CLK1, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst5 (MGM_D1, d2);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun000ad_0 inst7 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst8 (o2, IQ2);
  )
) // end model INTCdsldrseq_fun280ad_func


model INTCdsldrseq_fun400ad_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d1);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsldrseq_fun000ad_0 inst5 (MGM_D1, d2);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun000ad_0 inst7 (MGM_CLK2, clk);
    instance = INTCdsldrseq_fun000ad_0 inst8 (MGM_D2, d3);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsldrseq_fun000ad_0 inst10 (MGM_CLK3, clk);
    instance = INTCdsldrseq_fun000ad_0 inst11 (MGM_D3, d4);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsldrseq_fun000ad_0 inst13 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst14 (o2, IQ2);
    instance = INTCdsldrseq_fun000ad_0 inst15 (o3, IQ3);
    instance = INTCdsldrseq_fun000ad_0 inst16 (o4, IQ4);
  )
) // end model INTCdsldrseq_fun400ad_func


model INTCdsldrseq_fun480ad_func
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_fun080ad_2 inst1 (MGM_CLK0, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d1);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun080ad_2 inst4 (MGM_CLK1, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst5 (MGM_D1, d2);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun080ad_2 inst7 (MGM_CLK2, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst8 (MGM_D2, d3);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsldrseq_fun080ad_2 inst10 (MGM_CLK3, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst11 (MGM_D3, d4);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsldrseq_fun000ad_0 inst13 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst14 (o2, IQ2);
    instance = INTCdsldrseq_fun000ad_0 inst15 (o3, IQ3);
    instance = INTCdsldrseq_fun000ad_0 inst16 (o4, IQ4);
  )
) // end model INTCdsldrseq_fun480ad_func


model INTCdsldrseq_fuy000ad_func
  (clk, d, o, si,
   ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fuy000ad_3 inst2 (MGM_D0, d, si, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (o, IQ);
  )
) // end model INTCdsldrseq_fuy000ad_func


model INTCdsldrseq_fuz000ad_func
  (clk, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fuy000ad_3 inst2 (MGM_D0, d, si, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (o, IQ);
    instance = INTCdsldrseq_fun000ad_0 inst5 (so, IQ);
  )
) // end model INTCdsldrseq_fuz000ad_func


model INTCdsldrseq_fuz010ad_func
  (clk, d, ob, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (ob) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fuy000ad_3 inst2 (MGM_D0, d, si, ssb);
    instance = INTCdsldrseq_fun010ad_N_IQN_FF_UDP inst3 (IQN, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (ob, IQN);
    instance = INTCdsldrseq_fun000ad_0 inst5 (so, IQN);
  )
) // end model INTCdsldrseq_fuz010ad_func


model INTCdsldrseq_fuz040ad_func
  (clk, d, den, o,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, int4);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fuz040ad_4 inst4 (int1, IQ, den);
    instance = INTCdsldrseq_fuz040ad_5 inst5 (int2, d, den);
    instance = INTCdsldrseq_fuz040ad_6 inst6 (int3, int1, int2);
    instance = INTCdsldrseq_fuy000ad_3 inst7 (int4, int3, si, ssb);
    instance = INTCdsldrseq_fun000ad_0 inst8 (o, IQ);
    instance = INTCdsldrseq_fun000ad_0 inst9 (so, o);
  )
) // end model INTCdsldrseq_fuz040ad_func


model INTCdsldrseq_fuz080ad_func
  (clkb, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun080ad_2 inst1 (MGM_CLK0, clkb);
    instance = INTCdsldrseq_fuy000ad_3 inst2 (MGM_D0, d, si, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (o, IQ);
    instance = INTCdsldrseq_fun000ad_0 inst5 (so, IQ);
  )
) // end model INTCdsldrseq_fuz080ad_func


model INTCdsldrseq_fuz200ad_func
  (clk, d1, d2, o1,
   o2, si, so, ssb,
   notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fuy000ad_3 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsldrseq_fun040ad_1 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun000ad_0 inst7 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst8 (o2, IQ2);
    instance = INTCdsldrseq_fun000ad_0 inst9 (so, o2);
  )
) // end model INTCdsldrseq_fuz200ad_func


model INTCdsldrseq_fuz400ad_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fuy000ad_3 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsldrseq_fun040ad_1 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun000ad_0 inst7 (MGM_CLK2, clk);
    instance = INTCdsldrseq_fun040ad_1 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsldrseq_fun000ad_0 inst10 (MGM_CLK3, clk);
    instance = INTCdsldrseq_fun040ad_1 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsldrseq_fun000ad_0 inst13 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst14 (o2, IQ2);
    instance = INTCdsldrseq_fun000ad_0 inst15 (o3, IQ3);
    instance = INTCdsldrseq_fun000ad_0 inst16 (o4, IQ4);
    instance = INTCdsldrseq_fun000ad_0 inst17 (so, o4);
  )
) // end model INTCdsldrseq_fuz400ad_func


model INTCdsldrseq_fuz440ad_func
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, int6);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsldrseq_fun000ad_0 inst5 (MGM_D1, int6a);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun000ad_0 inst7 (MGM_CLK2, clk);
    instance = INTCdsldrseq_fun000ad_0 inst8 (MGM_D2, int6b);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsldrseq_fun000ad_0 inst10 (MGM_CLK3, clk);
    instance = INTCdsldrseq_fun000ad_0 inst11 (MGM_D3, int6c);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsldrseq_fuz040ad_5 inst13 (int1, d1, den1);
    instance = INTCdsldrseq_fuz040ad_5 inst14 (int1a, d2, den2);
    instance = INTCdsldrseq_fuz040ad_5 inst15 (int1b, d3, den3);
    instance = INTCdsldrseq_fuz040ad_5 inst16 (int1c, d4, den4);
    instance = INTCdsldrseq_fuz040ad_4 inst17 (int2, IQ1, den1);
    instance = INTCdsldrseq_fuz040ad_4 inst18 (int2a, IQ2, den2);
    instance = INTCdsldrseq_fuz040ad_4 inst19 (int2b, IQ3, den3);
    instance = INTCdsldrseq_fuz040ad_4 inst20 (int2c, IQ4, den4);
    instance = INTCdsldrseq_fuz040ad_6 inst21 (int3, int1, int2);
    instance = INTCdsldrseq_fuz040ad_6 inst22 (int3a, int1a, int2a);
    instance = INTCdsldrseq_fuz040ad_6 inst23 (int3b, int1b, int2b);
    instance = INTCdsldrseq_fuz040ad_6 inst24 (int3c, int1c, int2c);
    instance = INTCdsldrseq_fuz040ad_5 inst25 (int4, int3, ssb);
    instance = INTCdsldrseq_fuz040ad_5 inst26 (int4a, int3a, ssb);
    instance = INTCdsldrseq_fuz040ad_5 inst27 (int4b, int3b, ssb);
    instance = INTCdsldrseq_fuz040ad_5 inst28 (int4c, int3c, ssb);
    instance = INTCdsldrseq_fuz040ad_4 inst29 (int5, si, ssb);
    instance = INTCdsldrseq_fuz040ad_4 inst30 (int5a, IQ1, ssb);
    instance = INTCdsldrseq_fuz040ad_4 inst31 (int5b, IQ2, ssb);
    instance = INTCdsldrseq_fuz040ad_4 inst32 (int5c, IQ3, ssb);
    instance = INTCdsldrseq_fuz040ad_6 inst33 (int6, int4, int5);
    instance = INTCdsldrseq_fuz040ad_6 inst34 (int6a, int4a, int5a);
    instance = INTCdsldrseq_fuz040ad_6 inst35 (int6b, int4b, int5b);
    instance = INTCdsldrseq_fuz040ad_6 inst36 (int6c, int4c, int5c);
    instance = INTCdsldrseq_fun000ad_0 inst37 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst38 (o2, IQ2);
    instance = INTCdsldrseq_fun000ad_0 inst39 (o3, IQ3);
    instance = INTCdsldrseq_fun000ad_0 inst40 (o4, IQ4);
    instance = INTCdsldrseq_fun000ad_0 inst41 (so, o4);
  )
) // end model INTCdsldrseq_fuz440ad_func


model INTCdsldrseq_fuz800ad_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3,
   notifier4, notifier5, notifier6, notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fuy000ad_3 inst2 (MGM_D0, d1, si, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (MGM_CLK1, clk);
    instance = INTCdsldrseq_fun040ad_1 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun000ad_0 inst7 (MGM_CLK2, clk);
    instance = INTCdsldrseq_fun040ad_1 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsldrseq_fun000ad_0 inst10 (MGM_CLK3, clk);
    instance = INTCdsldrseq_fun040ad_1 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsldrseq_fun000ad_0 inst13 (MGM_CLK4, clk);
    instance = INTCdsldrseq_fun040ad_1 inst14 (MGM_D4, IQ4, d5, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst15 (IQ5, mlc_n8, mlc_n9, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTCdsldrseq_fun000ad_0 inst16 (MGM_CLK5, clk);
    instance = INTCdsldrseq_fun040ad_1 inst17 (MGM_D5, IQ5, d6, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst18 (IQ6, mlc_n10, mlc_n11, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTCdsldrseq_fun000ad_0 inst19 (MGM_CLK6, clk);
    instance = INTCdsldrseq_fun040ad_1 inst20 (MGM_D6, IQ6, d7, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst21 (IQ7, mlc_n12, mlc_n13, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTCdsldrseq_fun000ad_0 inst22 (MGM_CLK7, clk);
    instance = INTCdsldrseq_fun040ad_1 inst23 (MGM_D7, IQ7, d8, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst24 (IQ8, mlc_n14, mlc_n15, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTCdsldrseq_fun000ad_0 inst25 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst26 (o2, IQ2);
    instance = INTCdsldrseq_fun000ad_0 inst27 (o3, IQ3);
    instance = INTCdsldrseq_fun000ad_0 inst28 (o4, IQ4);
    instance = INTCdsldrseq_fun000ad_0 inst29 (o5, IQ5);
    instance = INTCdsldrseq_fun000ad_0 inst30 (o6, IQ6);
    instance = INTCdsldrseq_fun000ad_0 inst31 (o7, IQ7);
    instance = INTCdsldrseq_fun000ad_0 inst32 (o8, IQ8);
    instance = INTCdsldrseq_fun000ad_0 inst33 (so, o8);
  )
) // end model INTCdsldrseq_fuz800ad_func


model INTCdsldrseq_fvn003ad_func
  (clk, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun080ad_2 inst2 (MGM_C0, rb);
    instance = INTCdsldrseq_fun000ad_0 inst3 (MGM_D0, d);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsldrseq_fun000ad_0 inst5 (o, IQ);
  )
) // end model INTCdsldrseq_fvn003ad_func


model INTCdsldrseq_fvn00bad_func
  (clk, d, o, rb,
   s, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_P0, s);
    instance = INTCdsldrseq_fun080ad_2 inst3 (MGM_C0, rb);
    instance = INTCdsldrseq_fun000ad_0 inst4 (MGM_D0, d);
    instance = INTCdsldrseq_fvn00bad_LN_IQ_FF_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    instance = INTCdsldrseq_fun000ad_0 inst6 (o, IQ);
  )
) // end model INTCdsldrseq_fvn00bad_func


model INTCdsldrseq_fvn043ad_func
  (clk, d, den, o,
   rb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun080ad_2 inst2 (MGM_C0, rb);
    instance = INTCdsldrseq_fun040ad_1 inst3 (MGM_D0, IQ, d, den);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsldrseq_fun000ad_0 inst5 (o, IQ);
  )
) // end model INTCdsldrseq_fvn043ad_func


model INTCdsldrseq_fvn08bad_func
  (clkb, d, o, rb,
   s, notifier)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun080ad_2 inst1 (MGM_CLK0, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_P0, s);
    instance = INTCdsldrseq_fun080ad_2 inst3 (MGM_C0, rb);
    instance = INTCdsldrseq_fun000ad_0 inst4 (MGM_D0, d);
    instance = INTCdsldrseq_fvn00bad_LN_IQ_FF_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    instance = INTCdsldrseq_fun000ad_0 inst6 (o, IQ);
  )
) // end model INTCdsldrseq_fvn08bad_func


model INTCdsldrseq_fvy003ad_func
  (clk, d, o, rb,
   si, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun080ad_2 inst2 (MGM_C0, rb);
    instance = INTCdsldrseq_fuy000ad_3 inst3 (MGM_D0, d, si, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsldrseq_fun000ad_0 inst5 (o, IQ);
  )
) // end model INTCdsldrseq_fvy003ad_func


model INTCdsldrseq_fvz003ad_func
  (clk, d, o, rb,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun080ad_2 inst2 (MGM_C0, rb);
    instance = INTCdsldrseq_fuy000ad_3 inst3 (MGM_D0, d, si, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsldrseq_fun000ad_0 inst5 (o, IQ);
    instance = INTCdsldrseq_fun000ad_0 inst6 (so, IQ);
  )
) // end model INTCdsldrseq_fvz003ad_func


model INTCdsldrseq_fvz00bad_func
  (clk, d, o, rb,
   s, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_P0, s);
    instance = INTCdsldrseq_fun080ad_2 inst3 (MGM_C0, rb);
    instance = INTCdsldrseq_fuy000ad_3 inst4 (MGM_D0, d, si, ssb);
    instance = INTCdsldrseq_fvn00bad_LN_IQ_FF_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    instance = INTCdsldrseq_fun000ad_0 inst6 (o, IQ);
    instance = INTCdsldrseq_fun000ad_0 inst7 (so, IQ);
  )
) // end model INTCdsldrseq_fvz00bad_func


model INTCdsldrseq_fvz043ad_func
  (clk, d, den, o,
   rb, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun080ad_2 inst2 (MGM_C0, rb);
    instance = INTCdsldrseq_fvz043ad_7 inst3 (MGM_D0, IQ, den, si, ssb, d);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsldrseq_fun000ad_0 inst5 (o, IQ);
    instance = INTCdsldrseq_fun000ad_0 inst6 (so, o);
  )
) // end model INTCdsldrseq_fvz043ad_func


model INTCdsldrseq_fvz08bad_func
  (clkb, d, o, rb,
   s, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun080ad_2 inst1 (MGM_CLK0, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_P0, s);
    instance = INTCdsldrseq_fun080ad_2 inst3 (MGM_C0, rb);
    instance = INTCdsldrseq_fuy000ad_3 inst4 (MGM_D0, d, si, ssb);
    instance = INTCdsldrseq_fvn00bad_LN_IQ_FF_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    instance = INTCdsldrseq_fun000ad_0 inst6 (o, IQ);
    instance = INTCdsldrseq_fun000ad_0 inst7 (so, IQ);
  )
) // end model INTCdsldrseq_fvz08bad_func


model INTCdsldrseq_fvz203ad_func
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun080ad_2 inst2 (MGM_C0, rb);
    instance = INTCdsldrseq_fuy000ad_3 inst3 (MGM_D0, d1, si, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsldrseq_fun000ad_0 inst5 (MGM_CLK1, clk);
    instance = INTCdsldrseq_fun080ad_2 inst6 (MGM_C1, rb);
    instance = INTCdsldrseq_fun040ad_1 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst9 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst10 (o2, IQ2);
    instance = INTCdsldrseq_fun000ad_0 inst11 (so, o2);
  )
) // end model INTCdsldrseq_fvz203ad_func


model INTCdsldrseq_fvz403ad_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun080ad_2 inst2 (MGM_C0, rb);
    instance = INTCdsldrseq_fuy000ad_3 inst3 (MGM_D0, d1, si, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsldrseq_fun000ad_0 inst5 (MGM_CLK1, clk);
    instance = INTCdsldrseq_fun080ad_2 inst6 (MGM_C1, rb);
    instance = INTCdsldrseq_fun040ad_1 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst9 (MGM_CLK2, clk);
    instance = INTCdsldrseq_fun080ad_2 inst10 (MGM_C2, rb);
    instance = INTCdsldrseq_fun040ad_1 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTCdsldrseq_fun000ad_0 inst13 (MGM_CLK3, clk);
    instance = INTCdsldrseq_fun080ad_2 inst14 (MGM_C3, rb);
    instance = INTCdsldrseq_fun040ad_1 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun000ad_0 inst17 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst18 (o2, IQ2);
    instance = INTCdsldrseq_fun000ad_0 inst19 (o3, IQ3);
    instance = INTCdsldrseq_fun000ad_0 inst20 (o4, IQ4);
    instance = INTCdsldrseq_fun000ad_0 inst21 (so, o4);
  )
) // end model INTCdsldrseq_fvz403ad_func


model INTCdsldrseq_fvz803ad_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3, notifier4, notifier5, notifier6,
   notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_CLK0, clk);
    instance = INTCdsldrseq_fun080ad_2 inst2 (MGM_C0, rb);
    instance = INTCdsldrseq_fuy000ad_3 inst3 (MGM_D0, d1, si, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsldrseq_fun000ad_0 inst5 (MGM_CLK1, clk);
    instance = INTCdsldrseq_fun080ad_2 inst6 (MGM_C1, rb);
    instance = INTCdsldrseq_fun040ad_1 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst9 (MGM_CLK2, clk);
    instance = INTCdsldrseq_fun080ad_2 inst10 (MGM_C2, rb);
    instance = INTCdsldrseq_fun040ad_1 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTCdsldrseq_fun000ad_0 inst13 (MGM_CLK3, clk);
    instance = INTCdsldrseq_fun080ad_2 inst14 (MGM_C3, rb);
    instance = INTCdsldrseq_fun040ad_1 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun000ad_0 inst17 (MGM_CLK4, clk);
    instance = INTCdsldrseq_fun080ad_2 inst18 (MGM_C4, rb);
    instance = INTCdsldrseq_fun040ad_1 inst19 (MGM_D4, IQ4, d5, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst20 (IQ5, MGM_C4, mlc_n4, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    instance = INTCdsldrseq_fun000ad_0 inst21 (MGM_CLK5, clk);
    instance = INTCdsldrseq_fun080ad_2 inst22 (MGM_C5, rb);
    instance = INTCdsldrseq_fun040ad_1 inst23 (MGM_D5, IQ5, d6, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst24 (IQ6, MGM_C5, mlc_n5, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsldrseq_fun000ad_0 inst25 (MGM_CLK6, clk);
    instance = INTCdsldrseq_fun080ad_2 inst26 (MGM_C6, rb);
    instance = INTCdsldrseq_fun040ad_1 inst27 (MGM_D6, IQ6, d7, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst28 (IQ7, MGM_C6, mlc_n6, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    instance = INTCdsldrseq_fun000ad_0 inst29 (MGM_CLK7, clk);
    instance = INTCdsldrseq_fun080ad_2 inst30 (MGM_C7, rb);
    instance = INTCdsldrseq_fun040ad_1 inst31 (MGM_D7, IQ7, d8, ssb);
    instance = INTCdsldrseq_fun000ad_N_IQ_FF_UDP inst32 (IQ8, MGM_C7, mlc_n7, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsldrseq_fun000ad_0 inst33 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst34 (o2, IQ2);
    instance = INTCdsldrseq_fun000ad_0 inst35 (o3, IQ3);
    instance = INTCdsldrseq_fun000ad_0 inst36 (o4, IQ4);
    instance = INTCdsldrseq_fun000ad_0 inst37 (o5, IQ5);
    instance = INTCdsldrseq_fun000ad_0 inst38 (o6, IQ6);
    instance = INTCdsldrseq_fun000ad_0 inst39 (o7, IQ7);
    instance = INTCdsldrseq_fun000ad_0 inst40 (o8, IQ8);
    instance = INTCdsldrseq_fun000ad_0 inst41 (so, o8);
  )
) // end model INTCdsldrseq_fvz803ad_func


model INTCdsldrseq_lan003ad_func
  (clk, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsldrseq_fun080ad_2 inst2 (MGM_C0, rb);
    instance = INTCdsldrseq_fun000ad_0 inst3 (MGM_D0, d);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsldrseq_fun000ad_0 inst5 (o, IQ);
  )
) // end model INTCdsldrseq_lan003ad_func


model INTCdsldrseq_lan00bad_func
  (clk, d, o, rb,
   s, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_P0, s);
    instance = INTCdsldrseq_fun080ad_2 inst3 (MGM_C0, rb);
    instance = INTCdsldrseq_fun000ad_0 inst4 (MGM_D0, d);
    instance = INTCdsldrseq_lan00bad_N_L_IQ_LATCH_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_EN0, MGM_D0, notifier);
    instance = INTCdsldrseq_fun000ad_0 inst6 (o, IQ);
  )
) // end model INTCdsldrseq_lan00bad_func


model INTCdsldrseq_lan083ad_func
  (clkb, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun080ad_2 inst1 (MGM_EN0, clkb);
    instance = INTCdsldrseq_fun080ad_2 inst2 (MGM_C0, rb);
    instance = INTCdsldrseq_fun000ad_0 inst3 (MGM_D0, d);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsldrseq_fun000ad_0 inst5 (o, IQ);
  )
) // end model INTCdsldrseq_lan083ad_func


model INTCdsldrseq_lan08bad_func
  (clkb, d, o, rb,
   s, notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun080ad_2 inst1 (MGM_EN0, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_P0, s);
    instance = INTCdsldrseq_fun080ad_2 inst3 (MGM_C0, rb);
    instance = INTCdsldrseq_fun000ad_0 inst4 (MGM_D0, d);
    instance = INTCdsldrseq_lan00bad_N_L_IQ_LATCH_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_EN0, MGM_D0, notifier);
    instance = INTCdsldrseq_fun000ad_0 inst6 (o, IQ);
  )
) // end model INTCdsldrseq_lan08bad_func


model INTCdsldrseq_lsn000ad_func
  (clk, d, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (o, IQ);
  )
) // end model INTCdsldrseq_lsn000ad_func


model INTCdsldrseq_lsn080ad_func
  (clkb, d, o, notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun080ad_2 inst1 (MGM_EN0, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (o, IQ);
  )
) // end model INTCdsldrseq_lsn080ad_func


model INTCdsldrseq_lsn200ad_func
  (clk, d1, d2, o1,
   o2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d1);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (MGM_EN1, clk);
    instance = INTCdsldrseq_fun000ad_0 inst5 (MGM_D1, d2);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun000ad_0 inst7 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst8 (o2, IQ2);
  )
) // end model INTCdsldrseq_lsn200ad_func


model INTCdsldrseq_lsn280ad_func
  (clkb, d1, d2, o1,
   o2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_fun080ad_2 inst1 (MGM_EN0, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d1);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun080ad_2 inst4 (MGM_EN1, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst5 (MGM_D1, d2);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun000ad_0 inst7 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst8 (o2, IQ2);
  )
) // end model INTCdsldrseq_lsn280ad_func


model INTCdsldrseq_lsn400ad_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d1);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (MGM_EN1, clk);
    instance = INTCdsldrseq_fun000ad_0 inst5 (MGM_D1, d2);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun000ad_0 inst7 (MGM_EN2, clk);
    instance = INTCdsldrseq_fun000ad_0 inst8 (MGM_D2, d3);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsldrseq_fun000ad_0 inst10 (MGM_EN3, clk);
    instance = INTCdsldrseq_fun000ad_0 inst11 (MGM_D3, d4);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsldrseq_fun000ad_0 inst13 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst14 (o2, IQ2);
    instance = INTCdsldrseq_fun000ad_0 inst15 (o3, IQ3);
    instance = INTCdsldrseq_fun000ad_0 inst16 (o4, IQ4);
  )
) // end model INTCdsldrseq_lsn400ad_func


model INTCdsldrseq_lsn480ad_func
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_fun080ad_2 inst1 (MGM_EN0, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d1);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun080ad_2 inst4 (MGM_EN1, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst5 (MGM_D1, d2);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun080ad_2 inst7 (MGM_EN2, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst8 (MGM_D2, d3);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsldrseq_fun080ad_2 inst10 (MGM_EN3, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst11 (MGM_D3, d4);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsldrseq_fun000ad_0 inst13 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst14 (o2, IQ2);
    instance = INTCdsldrseq_fun000ad_0 inst15 (o3, IQ3);
    instance = INTCdsldrseq_fun000ad_0 inst16 (o4, IQ4);
  )
) // end model INTCdsldrseq_lsn480ad_func


model INTCdsldrseq_ltn000ad_func
  (clk, d, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (o, IQ);
  )
) // end model INTCdsldrseq_ltn000ad_func


model INTCdsldrseq_ltn080ad_func
  (clkb, d, o, notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun080ad_2 inst1 (MGM_EN0, clkb);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (o, IQ);
  )
) // end model INTCdsldrseq_ltn080ad_func


model INTCdsldrseq_ltn400ad_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsldrseq_fun000ad_0 inst2 (MGM_D0, d1);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (MGM_EN1, clk);
    instance = INTCdsldrseq_fun000ad_0 inst5 (MGM_D1, d2);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsldrseq_fun000ad_0 inst7 (MGM_EN2, clk);
    instance = INTCdsldrseq_fun000ad_0 inst8 (MGM_D2, d3);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsldrseq_fun000ad_0 inst10 (MGM_EN3, clk);
    instance = INTCdsldrseq_fun000ad_0 inst11 (MGM_D3, d4);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsldrseq_fun000ad_0 inst13 (o1, IQ1);
    instance = INTCdsldrseq_fun000ad_0 inst14 (o2, IQ2);
    instance = INTCdsldrseq_fun000ad_0 inst15 (o3, IQ3);
    instance = INTCdsldrseq_fun000ad_0 inst16 (o4, IQ4);
  )
) // end model INTCdsldrseq_ltn400ad_func


model INTCdsldrseq_ltnf10ad_func
  (clk, d, ob, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsldrseq_fun000ad_0 inst1 (MGM_EN0, clk);
    instance = INTCdsldrseq_fun080ad_2 inst2 (MGM_D0, d);
    instance = INTCdsldrseq_lan003ad_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsldrseq_fun000ad_0 inst4 (ob, IQ);
  )
) // end model INTCdsldrseq_ltnf10ad_func


model i0sfun000ad1d01x1
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuy000ad1d01x1, i0sfuy000ad1d01x2, i0sfuz000ad1d01x1, i0sfuz000ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fun000ad_func i0sfun000ad1d01x1_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun000ad1d01x1


model i0sfun000ad1d01x2
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuy000ad1d01x1, i0sfuy000ad1d01x2, i0sfuz000ad1d01x1, i0sfuz000ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fun000ad_func i0sfun000ad1d01x2_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun000ad1d01x2


model i0sfun000ad1d02x2
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuy000ad1d02x2, i0sfuz000ad1d02x2, i0sfuy000ad1d01x1, i0sfuy000ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fun000ad_func i0sfun000ad1d02x2_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun000ad1d02x2


model i0sfun010ad1d01x1
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz010ad1d01x1, i0sfuz010ad1d01x2, i0sfuz010ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsldrseq_fun010ad_func i0sfun010ad1d01x1_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfun010ad1d01x1


model i0sfun010ad1d01x2
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz010ad1d01x1, i0sfuz010ad1d01x2, i0sfuz010ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsldrseq_fun010ad_func i0sfun010ad1d01x2_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfun010ad1d01x2


model i0sfun010ad1d02x2
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz010ad1d02x2, i0sfuz010ad1d01x1, i0sfuz010ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsldrseq_fun010ad_func i0sfun010ad1d02x2_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfun010ad1d02x2


model i0sfun040ad1d01x1
  (clk, d, den, o)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz040ad1d01x1, i0sfuz040ad1d01x2, i0sfuz040ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun040ad_func i0sfun040ad1d01x1_behav_inst (clk, d, den, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun040ad1d01x1


model i0sfun040ad1d01x2
  (clk, d, den, o)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz040ad1d01x1, i0sfuz040ad1d01x2, i0sfuz040ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun040ad_func i0sfun040ad1d01x2_behav_inst (clk, d, den, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun040ad1d01x2


model i0sfun040ad1d02x2
  (clk, d, den, o)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz040ad1d02x2, i0sfuz040ad1d01x1, i0sfuz040ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  output (o) ( )
  (
    instance = INTCdsldrseq_fun040ad_func i0sfun040ad1d02x2_behav_inst (clk, d, den, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun040ad1d02x2


model i0sfun080ad1d01x1
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz080ad1d01x2, i0sfuz080ad1d01x1, i0sfuz080ad1d02x2;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fun080ad_func i0sfun080ad1d01x1_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun080ad1d01x1


model i0sfun080ad1d01x2
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz080ad1d01x2, i0sfuz080ad1d01x1, i0sfuz080ad1d02x2;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fun080ad_func i0sfun080ad1d01x2_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun080ad1d01x2


model i0sfun080ad1d02x2
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz080ad1d02x2, i0sfuz080ad1d01x2, i0sfuz080ad1d01x1;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fun080ad_func i0sfun080ad1d02x2_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun080ad1d02x2


model i0sfun200ad1d01x1
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_fun200ad_func i0sfun200ad1d01x1_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun200ad1d01x1


model i0sfun200ad1d01x2
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_fun200ad_func i0sfun200ad1d01x2_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun200ad1d01x2


model i0sfun200ad1d02x2
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_fun200ad_func i0sfun200ad1d02x2_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun200ad1d02x2


model i0sfun280ad1d01x1
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_fun280ad_func i0sfun280ad1d01x1_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun280ad1d01x1


model i0sfun280ad1d01x2
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_fun280ad_func i0sfun280ad1d01x2_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun280ad1d01x2


model i0sfun280ad1d02x2
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_fun280ad_func i0sfun280ad1d02x2_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun280ad1d02x2


model i0sfun400ad1q01x1
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_fun400ad_func i0sfun400ad1q01x1_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun400ad1q01x1


model i0sfun400ad1q01x2
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_fun400ad_func i0sfun400ad1q01x2_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun400ad1q01x2


model i0sfun400ad1q02x2
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_fun400ad_func i0sfun400ad1q02x2_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun400ad1q02x2


model i0sfun480ad1q01x1
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_fun480ad_func i0sfun480ad1q01x1_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun480ad1q01x1


model i0sfun480ad1q01x2
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_fun480ad_func i0sfun480ad1q01x2_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun480ad1q01x2


model i0sfun480ad1q02x2
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_fun480ad_func i0sfun480ad1q02x2_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun480ad1q02x2


model i0sfuy000ad1d01x1
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfun000ad1d01x2, i0sfun000ad1d01x1, i0sfun000ad1d02x2;
  nonscan_model = i0sfun000ad1d01x1;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCdsldrseq_fuy000ad_func i0sfuy000ad1d01x1_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000ad1d01x1


model i0sfuy000ad1d01x2
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfun000ad1d01x2, i0sfun000ad1d01x1, i0sfun000ad1d02x2;
  nonscan_model = i0sfun000ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCdsldrseq_fuy000ad_func i0sfuy000ad1d01x2_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000ad1d01x2


model i0sfuy000ad1d02x2
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfun000ad1d02x2, i0sfun000ad1d01x2, i0sfun000ad1d01x1;
  nonscan_model = i0sfun000ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCdsldrseq_fuy000ad_func i0sfuy000ad1d02x2_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000ad1d02x2


model i0sfuz000ad1d01x1
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun000ad1d01x1;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz000ad_func i0sfuz000ad1d01x1_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000ad1d01x1


model i0sfuz000ad1d01x2
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun000ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz000ad_func i0sfuz000ad1d01x2_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000ad1d01x2


model i0sfuz000ad1d02x2
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun000ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz000ad_func i0sfuz000ad1d02x2_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000ad1d02x2


model i0sfuz010ad1d01x1
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun010ad1d01x1;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsldrseq_fuz010ad_func i0sfuz010ad1d01x1_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz010ad1d01x1


model i0sfuz010ad1d01x2
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun010ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsldrseq_fuz010ad_func i0sfuz010ad1d01x2_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz010ad1d01x2


model i0sfuz010ad1d02x2
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun010ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsldrseq_fuz010ad_func i0sfuz010ad1d02x2_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz010ad1d02x2


model i0sfuz040ad1d01x1
  (clk, d, den, o,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun040ad1d01x1;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz040ad_func i0sfuz040ad1d01x1_behav_inst (clk, d, den, o_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz040ad1d01x1


model i0sfuz040ad1d01x2
  (clk, d, den, o,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun040ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz040ad_func i0sfuz040ad1d01x2_behav_inst (clk, d, den, o_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz040ad1d01x2


model i0sfuz040ad1d02x2
  (clk, d, den, o,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun040ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz040ad_func i0sfuz040ad1d02x2_behav_inst (clk, d, den, o_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz040ad1d02x2


model i0sfuz080ad1d01x1
  (clkb, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun080ad1d01x1;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz080ad_func i0sfuz080ad1d01x1_behav_inst (clkb, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz080ad1d01x1


model i0sfuz080ad1d01x2
  (clkb, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun080ad1d01x2;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz080ad_func i0sfuz080ad1d01x2_behav_inst (clkb, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz080ad1d01x2


model i0sfuz080ad1d02x2
  (clkb, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun080ad1d02x2;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz080ad_func i0sfuz080ad1d02x2_behav_inst (clkb, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz080ad1d02x2


model i0sfuz200ad1d01x1
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;
  nonscan_model = i0sfun200ad1d01x1;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz200ad_func i0sfuz200ad1d01x1_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz200ad1d01x1


model i0sfuz200ad1d01x2
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;
  nonscan_model = i0sfun200ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz200ad_func i0sfuz200ad1d01x2_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz200ad1d01x2


model i0sfuz200ad1d02x2
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;
  nonscan_model = i0sfun200ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz200ad_func i0sfuz200ad1d02x2_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz200ad1d02x2


model i0sfuz400ad1q01x1
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;
  nonscan_model = i0sfun400ad1q01x1;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz400ad_func i0sfuz400ad1q01x1_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz400ad1q01x1


model i0sfuz400ad1q01x2
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;
  nonscan_model = i0sfun400ad1q01x2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz400ad_func i0sfuz400ad1q01x2_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz400ad1q01x2


model i0sfuz400ad1q02x2
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;
  nonscan_model = i0sfun400ad1q02x2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz400ad_func i0sfuz400ad1q02x2_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz400ad1q02x2


model i0sfuz440ad1q01x1
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz440ad_func i0sfuz440ad1q01x1_behav_inst (clk, d1, d2, d3, d4, den1,
      den2, den3, den4, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1,
      mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz440ad1q01x1


model i0sfuz440ad1q01x2
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz440ad_func i0sfuz440ad1q01x2_behav_inst (clk, d1, d2, d3, d4, den1,
      den2, den3, den4, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1,
      mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz440ad1q01x2


model i0sfuz440ad1q02x2
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz440ad_func i0sfuz440ad1q02x2_behav_inst (clk, d1, d2, d3, d4, den1,
      den2, den3, den4, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1,
      mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz440ad1q02x2


model i0sfuz800ad1q01x1
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz800ad_func i0sfuz800ad1q01x1_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfuz800ad1q01x1


model i0sfuz800ad1q01x2
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz800ad_func i0sfuz800ad1q01x2_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfuz800ad1q01x2


model i0sfuz800ad1q02x2
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fuz800ad_func i0sfuz800ad1q02x2_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfuz800ad1q02x2


model i0sfvn003ad1d01x1
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvy003ad1d01x1, i0sfvy003ad1d01x2, i0sfvz003ad1d01x1, i0sfvz003ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fvn003ad_func i0sfvn003ad1d01x1_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn003ad1d01x1


model i0sfvn003ad1d01x2
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvy003ad1d01x1, i0sfvy003ad1d01x2, i0sfvz003ad1d01x1, i0sfvz003ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fvn003ad_func i0sfvn003ad1d01x2_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn003ad1d01x2


model i0sfvn003ad1d02x2
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvy003ad1d02x2, i0sfvz003ad1d02x2, i0sfvy003ad1d01x1, i0sfvz003ad1d01x1;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fvn003ad_func i0sfvn003ad1d02x2_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn003ad1d02x2


model i0sfvn00bad1d01x1
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz00bad1d01x2, i0sfvz00bad1d01x1, i0sfvz00bad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fvn00bad_func i0sfvn00bad1d01x1_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn00bad1d01x1


model i0sfvn00bad1d01x2
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz00bad1d01x1, i0sfvz00bad1d01x2, i0sfvz00bad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fvn00bad_func i0sfvn00bad1d01x2_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn00bad1d01x2


model i0sfvn00bad1d02x2
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz00bad1d02x2, i0sfvz00bad1d01x2, i0sfvz00bad1d01x1;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fvn00bad_func i0sfvn00bad1d02x2_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn00bad1d02x2


model i0sfvn043ad1d01x1
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfvz043ad1d01x1, i0sfvz043ad1d01x2, i0sfvz043ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  output (o) ( )
  (
    instance = INTCdsldrseq_fvn043ad_func i0sfvn043ad1d01x1_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn043ad1d01x1


model i0sfvn043ad1d01x2
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfvz043ad1d01x1, i0sfvz043ad1d01x2, i0sfvz043ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  output (o) ( )
  (
    instance = INTCdsldrseq_fvn043ad_func i0sfvn043ad1d01x2_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn043ad1d01x2


model i0sfvn043ad1d02x2
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfvz043ad1d02x2, i0sfvz043ad1d01x1, i0sfvz043ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  output (o) ( )
  (
    instance = INTCdsldrseq_fvn043ad_func i0sfvn043ad1d02x2_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn043ad1d02x2


model i0sfvn08bad1d01x1
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz08bad1d01x2, i0sfvz08bad1d01x1, i0sfvz08bad1d02x2;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fvn08bad_func i0sfvn08bad1d01x1_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn08bad1d01x1


model i0sfvn08bad1d01x2
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz08bad1d01x2, i0sfvz08bad1d01x1, i0sfvz08bad1d02x2;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fvn08bad_func i0sfvn08bad1d01x2_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn08bad1d01x2


model i0sfvn08bad1d02x2
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz08bad1d02x2, i0sfvz08bad1d01x2, i0sfvz08bad1d01x1;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_fvn08bad_func i0sfvn08bad1d02x2_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn08bad1d02x2


model i0sfvy003ad1d01x1
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfvn003ad1d01x2, i0sfvn003ad1d01x1, i0sfvn003ad1d02x2;
  nonscan_model = i0sfvn003ad1d01x1;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCdsldrseq_fvy003ad_func i0sfvy003ad1d01x1_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvy003ad1d01x1


model i0sfvy003ad1d01x2
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfvn003ad1d01x2, i0sfvn003ad1d01x1, i0sfvn003ad1d02x2;
  nonscan_model = i0sfvn003ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCdsldrseq_fvy003ad_func i0sfvy003ad1d01x2_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvy003ad1d01x2


model i0sfvy003ad1d02x2
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfvn003ad1d02x2, i0sfvn003ad1d01x2, i0sfvn003ad1d01x1;
  nonscan_model = i0sfvn003ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCdsldrseq_fvy003ad_func i0sfvy003ad1d02x2_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvy003ad1d02x2


model i0sfvz003ad1d01x1
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn003ad1d01x1;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz003ad_func i0sfvz003ad1d01x1_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003ad1d01x1


model i0sfvz003ad1d01x2
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn003ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz003ad_func i0sfvz003ad1d01x2_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003ad1d01x2


model i0sfvz003ad1d02x2
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn003ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz003ad_func i0sfvz003ad1d02x2_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003ad1d02x2


model i0sfvz00bad1d01x1
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn00bad1d01x1;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz00bad_func i0sfvz00bad1d01x1_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz00bad1d01x1


model i0sfvz00bad1d01x2
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn00bad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz00bad_func i0sfvz00bad1d01x2_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz00bad1d01x2


model i0sfvz00bad1d02x2
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn00bad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz00bad_func i0sfvz00bad1d02x2_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz00bad1d02x2


model i0sfvz043ad1d01x1
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfvn043ad1d01x1;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz043ad_func i0sfvz043ad1d01x1_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz043ad1d01x1


model i0sfvz043ad1d01x2
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfvn043ad1d01x2;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz043ad_func i0sfvz043ad1d01x2_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz043ad1d01x2


model i0sfvz043ad1d02x2
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfvn043ad1d02x2;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz043ad_func i0sfvz043ad1d02x2_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz043ad1d02x2


model i0sfvz08bad1d01x1
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn08bad1d01x1;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz08bad_func i0sfvz08bad1d01x1_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz08bad1d01x1


model i0sfvz08bad1d01x2
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn08bad1d01x2;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz08bad_func i0sfvz08bad1d01x2_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz08bad1d01x2


model i0sfvz08bad1d02x2
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn08bad1d02x2;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz08bad_func i0sfvz08bad1d02x2_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz08bad1d02x2


model i0sfvz203ad1d01x1
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz203ad_func i0sfvz203ad1d01x1_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfvz203ad1d01x1


model i0sfvz203ad1d01x2
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz203ad_func i0sfvz203ad1d01x2_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfvz203ad1d01x2


model i0sfvz203ad1d02x2
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz203ad_func i0sfvz203ad1d02x2_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfvz203ad1d02x2


model i0sfvz403ad1q01x1
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz403ad_func i0sfvz403ad1q01x1_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfvz403ad1q01x1


model i0sfvz403ad1q01x2
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz403ad_func i0sfvz403ad1q01x2_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfvz403ad1q01x2


model i0sfvz403ad1q02x2
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz403ad_func i0sfvz403ad1q02x2_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfvz403ad1q02x2


model i0sfvz803ad1q01x1
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz803ad_func i0sfvz803ad1q01x1_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfvz803ad1q01x1


model i0sfvz803ad1q01x2
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz803ad_func i0sfvz803ad1q01x2_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfvz803ad1q01x2


model i0sfvz803ad1q02x2
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsldrseq_fvz803ad_func i0sfvz803ad1q02x2_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfvz803ad1q02x2


model i0slan003ad1d01x1
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_lan003ad_func i0slan003ad1d01x1_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003ad1d01x1


model i0slan003ad1d02x1
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_lan003ad_func i0slan003ad1d02x1_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003ad1d02x1


model i0slan00bad1d01x1
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_lan00bad_func i0slan00bad1d01x1_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan00bad1d01x1


model i0slan00bad1d02x1
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_lan00bad_func i0slan00bad1d02x1_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan00bad1d02x1


model i0slan083ad1d01x1
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_lan083ad_func i0slan083ad1d01x1_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083ad1d01x1


model i0slan083ad1d02x1
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_lan083ad_func i0slan083ad1d02x1_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083ad1d02x1


model i0slan08bad1d01x1
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_lan08bad_func i0slan08bad1d01x1_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan08bad1d01x1


model i0slan08bad1d02x1
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_lan08bad_func i0slan08bad1d02x1_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan08bad1d02x1


model i0slsn000ad1n01x1
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_lsn000ad_func i0slsn000ad1n01x1_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000ad1n01x1


model i0slsn000ad1n02x1
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_lsn000ad_func i0slsn000ad1n02x1_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000ad1n02x1


model i0slsn080ad1n01x1
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_lsn080ad_func i0slsn080ad1n01x1_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080ad1n01x1


model i0slsn080ad1n02x1
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_lsn080ad_func i0slsn080ad1n02x1_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080ad1n02x1


model i0slsn200ad1d01x1
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_lsn200ad_func i0slsn200ad1d01x1_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn200ad1d01x1


model i0slsn200ad1d02x1
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_lsn200ad_func i0slsn200ad1d02x1_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn200ad1d02x1


model i0slsn280ad1d01x1
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_lsn280ad_func i0slsn280ad1d01x1_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn280ad1d01x1


model i0slsn280ad1d02x1
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsldrseq_lsn280ad_func i0slsn280ad1d02x1_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn280ad1d02x1


model i0slsn400ad1d01x1
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_lsn400ad_func i0slsn400ad1d01x1_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsn400ad1d01x1


model i0slsn400ad1d02x1
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_lsn400ad_func i0slsn400ad1d02x1_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsn400ad1d02x1


model i0slsn480ad1d01x1
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_lsn480ad_func i0slsn480ad1d01x1_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsn480ad1d01x1


model i0slsn480ad1d02x1
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_lsn480ad_func i0slsn480ad1d02x1_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsn480ad1d02x1


model i0sltn000ad1n01x1
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_ltn000ad_func i0sltn000ad1n01x1_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sltn000ad1n01x1


model i0sltn080ad1n01x1
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsldrseq_ltn080ad_func i0sltn080ad1n01x1_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sltn080ad1n01x1


model i0sltn400ad1q01x1
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsldrseq_ltn400ad_func i0sltn400ad1q01x1_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sltn400ad1q01x1


model i0sltnf10ad1n01x1
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsldrseq_ltnf10ad_func i0sltnf10ad1n01x1_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sltnf10ad1n01x1
