// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _reverseEndian64_HH_
#define _reverseEndian64_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct reverseEndian64 : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > stream_in_TDATA;
    sc_in< sc_logic > stream_in_TVALID;
    sc_out< sc_logic > stream_in_TREADY;
    sc_in< sc_lv<1> > stream_in_TLAST;
    sc_in< sc_lv<8> > stream_in_TKEEP;
    sc_out< sc_lv<64> > stream_out_TDATA;
    sc_out< sc_logic > stream_out_TVALID;
    sc_in< sc_logic > stream_out_TREADY;
    sc_out< sc_lv<1> > stream_out_TLAST;
    sc_out< sc_lv<8> > stream_out_TKEEP;


    // Module declarations
    reverseEndian64(sc_module_name name);
    SC_HAS_PROCESS(reverseEndian64);

    ~reverseEndian64();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<64> > stream_in_V_data_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_data_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_data_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_data_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_data_V_0_ack_out;
    sc_signal< sc_lv<64> > stream_in_V_data_V_0_payload_A;
    sc_signal< sc_lv<64> > stream_in_V_data_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_data_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_data_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_data_V_0_sel;
    sc_signal< sc_logic > stream_in_V_data_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_data_V_0_state;
    sc_signal< sc_logic > stream_in_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_V_last_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_last_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_last_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_last_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_V_last_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_V_last_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_last_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_last_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_last_V_0_sel;
    sc_signal< sc_logic > stream_in_V_last_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_last_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_last_V_0_state;
    sc_signal< sc_logic > stream_in_V_last_V_0_state_cmp_full;
    sc_signal< sc_lv<8> > stream_in_V_tkeep_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_tkeep_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_tkeep_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_tkeep_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_tkeep_V_0_ack_out;
    sc_signal< sc_lv<8> > stream_in_V_tkeep_V_0_payload_A;
    sc_signal< sc_lv<8> > stream_in_V_tkeep_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_tkeep_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_tkeep_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_tkeep_V_0_sel;
    sc_signal< sc_logic > stream_in_V_tkeep_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_tkeep_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_tkeep_V_0_state;
    sc_signal< sc_logic > stream_in_V_tkeep_V_0_state_cmp_full;
    sc_signal< sc_lv<64> > stream_out_V_data_V_1_data_out;
    sc_signal< sc_logic > stream_out_V_data_V_1_vld_in;
    sc_signal< sc_logic > stream_out_V_data_V_1_vld_out;
    sc_signal< sc_logic > stream_out_V_data_V_1_ack_in;
    sc_signal< sc_logic > stream_out_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > stream_out_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > stream_out_V_data_V_1_payload_B;
    sc_signal< sc_logic > stream_out_V_data_V_1_sel_rd;
    sc_signal< sc_logic > stream_out_V_data_V_1_sel_wr;
    sc_signal< sc_logic > stream_out_V_data_V_1_sel;
    sc_signal< sc_logic > stream_out_V_data_V_1_load_A;
    sc_signal< sc_logic > stream_out_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > stream_out_V_data_V_1_state;
    sc_signal< sc_logic > stream_out_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_out_V_last_V_1_data_out;
    sc_signal< sc_logic > stream_out_V_last_V_1_vld_in;
    sc_signal< sc_logic > stream_out_V_last_V_1_vld_out;
    sc_signal< sc_logic > stream_out_V_last_V_1_ack_in;
    sc_signal< sc_logic > stream_out_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_out_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_out_V_last_V_1_payload_B;
    sc_signal< sc_logic > stream_out_V_last_V_1_sel_rd;
    sc_signal< sc_logic > stream_out_V_last_V_1_sel_wr;
    sc_signal< sc_logic > stream_out_V_last_V_1_sel;
    sc_signal< sc_logic > stream_out_V_last_V_1_load_A;
    sc_signal< sc_logic > stream_out_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > stream_out_V_last_V_1_state;
    sc_signal< sc_logic > stream_out_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > stream_out_V_tkeep_V_1_data_out;
    sc_signal< sc_logic > stream_out_V_tkeep_V_1_vld_in;
    sc_signal< sc_logic > stream_out_V_tkeep_V_1_vld_out;
    sc_signal< sc_logic > stream_out_V_tkeep_V_1_ack_in;
    sc_signal< sc_logic > stream_out_V_tkeep_V_1_ack_out;
    sc_signal< sc_lv<8> > stream_out_V_tkeep_V_1_payload_A;
    sc_signal< sc_lv<8> > stream_out_V_tkeep_V_1_payload_B;
    sc_signal< sc_logic > stream_out_V_tkeep_V_1_sel_rd;
    sc_signal< sc_logic > stream_out_V_tkeep_V_1_sel_wr;
    sc_signal< sc_logic > stream_out_V_tkeep_V_1_sel;
    sc_signal< sc_logic > stream_out_V_tkeep_V_1_load_A;
    sc_signal< sc_logic > stream_out_V_tkeep_V_1_load_B;
    sc_signal< sc_lv<2> > stream_out_V_tkeep_V_1_state;
    sc_signal< sc_logic > stream_out_V_tkeep_V_1_state_cmp_full;
    sc_signal< sc_logic > stream_in_TDATA_blk_n;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_logic > stream_out_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > x_V_fu_179_p9;
    sc_signal< sc_lv<8> > tmp_fu_105_p1;
    sc_signal< sc_lv<8> > tmp_2_fu_119_p4;
    sc_signal< sc_lv<8> > tmp_5_fu_149_p4;
    sc_signal< sc_lv<8> > tmp_3_fu_129_p4;
    sc_signal< sc_lv<8> > tmp_6_fu_159_p4;
    sc_signal< sc_lv<8> > tmp_4_fu_139_p4;
    sc_signal< sc_lv<8> > tmp_7_fu_169_p4;
    sc_signal< sc_lv<8> > tmp_1_fu_109_p4;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_37;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_rst_n_inv();
    void thread_stream_in_TDATA_blk_n();
    void thread_stream_in_TREADY();
    void thread_stream_in_V_data_V_0_ack_in();
    void thread_stream_in_V_data_V_0_ack_out();
    void thread_stream_in_V_data_V_0_data_out();
    void thread_stream_in_V_data_V_0_load_A();
    void thread_stream_in_V_data_V_0_load_B();
    void thread_stream_in_V_data_V_0_sel();
    void thread_stream_in_V_data_V_0_state_cmp_full();
    void thread_stream_in_V_data_V_0_vld_in();
    void thread_stream_in_V_data_V_0_vld_out();
    void thread_stream_in_V_last_V_0_ack_in();
    void thread_stream_in_V_last_V_0_ack_out();
    void thread_stream_in_V_last_V_0_data_out();
    void thread_stream_in_V_last_V_0_load_A();
    void thread_stream_in_V_last_V_0_load_B();
    void thread_stream_in_V_last_V_0_sel();
    void thread_stream_in_V_last_V_0_state_cmp_full();
    void thread_stream_in_V_last_V_0_vld_in();
    void thread_stream_in_V_last_V_0_vld_out();
    void thread_stream_in_V_tkeep_V_0_ack_in();
    void thread_stream_in_V_tkeep_V_0_ack_out();
    void thread_stream_in_V_tkeep_V_0_data_out();
    void thread_stream_in_V_tkeep_V_0_load_A();
    void thread_stream_in_V_tkeep_V_0_load_B();
    void thread_stream_in_V_tkeep_V_0_sel();
    void thread_stream_in_V_tkeep_V_0_state_cmp_full();
    void thread_stream_in_V_tkeep_V_0_vld_in();
    void thread_stream_in_V_tkeep_V_0_vld_out();
    void thread_stream_out_TDATA();
    void thread_stream_out_TDATA_blk_n();
    void thread_stream_out_TKEEP();
    void thread_stream_out_TLAST();
    void thread_stream_out_TVALID();
    void thread_stream_out_V_data_V_1_ack_in();
    void thread_stream_out_V_data_V_1_ack_out();
    void thread_stream_out_V_data_V_1_data_out();
    void thread_stream_out_V_data_V_1_load_A();
    void thread_stream_out_V_data_V_1_load_B();
    void thread_stream_out_V_data_V_1_sel();
    void thread_stream_out_V_data_V_1_state_cmp_full();
    void thread_stream_out_V_data_V_1_vld_in();
    void thread_stream_out_V_data_V_1_vld_out();
    void thread_stream_out_V_last_V_1_ack_in();
    void thread_stream_out_V_last_V_1_ack_out();
    void thread_stream_out_V_last_V_1_data_out();
    void thread_stream_out_V_last_V_1_load_A();
    void thread_stream_out_V_last_V_1_load_B();
    void thread_stream_out_V_last_V_1_sel();
    void thread_stream_out_V_last_V_1_state_cmp_full();
    void thread_stream_out_V_last_V_1_vld_in();
    void thread_stream_out_V_last_V_1_vld_out();
    void thread_stream_out_V_tkeep_V_1_ack_in();
    void thread_stream_out_V_tkeep_V_1_ack_out();
    void thread_stream_out_V_tkeep_V_1_data_out();
    void thread_stream_out_V_tkeep_V_1_load_A();
    void thread_stream_out_V_tkeep_V_1_load_B();
    void thread_stream_out_V_tkeep_V_1_sel();
    void thread_stream_out_V_tkeep_V_1_state_cmp_full();
    void thread_stream_out_V_tkeep_V_1_vld_in();
    void thread_stream_out_V_tkeep_V_1_vld_out();
    void thread_tmp_1_fu_109_p4();
    void thread_tmp_2_fu_119_p4();
    void thread_tmp_3_fu_129_p4();
    void thread_tmp_4_fu_139_p4();
    void thread_tmp_5_fu_149_p4();
    void thread_tmp_6_fu_159_p4();
    void thread_tmp_7_fu_169_p4();
    void thread_tmp_fu_105_p1();
    void thread_x_V_fu_179_p9();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
