#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Oct 12 15:56:02 2023
# Process ID: 9668
# Current directory: D:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.runs/impl_1
# Command line: vivado.exe -log BTN_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source BTN_1_wrapper.tcl -notrace
# Log file: D:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.runs/impl_1/BTN_1_wrapper.vdi
# Journal file: D:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.runs/impl_1\vivado.jou
# Running On: Dao_Duc_Phu, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8268 MB
#-----------------------------------------------------------
source BTN_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1496.273 ; gain = 95.328
Command: link_design -top BTN_1_wrapper -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_smc_0/BTN_1_axi_smc_0.dcp' for cell 'BTN_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_uartlite_0_0/BTN_1_axi_uartlite_0_0.dcp' for cell 'BTN_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_gpio_0_0/BTN_1_axi_gpio_0_0.dcp' for cell 'BTN_1_i/btn1'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_clk_wiz_0_0/BTN_1_clk_wiz_0_0.dcp' for cell 'BTN_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_mdm_1_0/BTN_1_mdm_1_0.dcp' for cell 'BTN_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_microblaze_0_0/BTN_1_microblaze_0_0.dcp' for cell 'BTN_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_mig_7series_0_0/BTN_1_mig_7series_0_0.dcp' for cell 'BTN_1_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_rst_mig_7series_0_83M_0/BTN_1_rst_mig_7series_0_83M_0.dcp' for cell 'BTN_1_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_dlmb_bram_if_cntlr_0/BTN_1_dlmb_bram_if_cntlr_0.dcp' for cell 'BTN_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_dlmb_v10_0/BTN_1_dlmb_v10_0.dcp' for cell 'BTN_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_ilmb_bram_if_cntlr_0/BTN_1_ilmb_bram_if_cntlr_0.dcp' for cell 'BTN_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_ilmb_v10_0/BTN_1_ilmb_v10_0.dcp' for cell 'BTN_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_lmb_bram_0/BTN_1_lmb_bram_0.dcp' for cell 'BTN_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2036.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1062 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_clk_wiz_0_0/BTN_1_clk_wiz_0_0_board.xdc] for cell 'BTN_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_clk_wiz_0_0/BTN_1_clk_wiz_0_0_board.xdc] for cell 'BTN_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_clk_wiz_0_0/BTN_1_clk_wiz_0_0.xdc] for cell 'BTN_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_clk_wiz_0_0/BTN_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_clk_wiz_0_0/BTN_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2837.543 ; gain = 592.527
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_clk_wiz_0_0/BTN_1_clk_wiz_0_0.xdc] for cell 'BTN_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_mig_7series_0_0/BTN_1_mig_7series_0_0/user_design/constraints/BTN_1_mig_7series_0_0.xdc] for cell 'BTN_1_i/mig_7series_0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_mig_7series_0_0/BTN_1_mig_7series_0_0/user_design/constraints/BTN_1_mig_7series_0_0.xdc] for cell 'BTN_1_i/mig_7series_0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_mig_7series_0_0/BTN_1_mig_7series_0_0_board.xdc] for cell 'BTN_1_i/mig_7series_0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_mig_7series_0_0/BTN_1_mig_7series_0_0_board.xdc] for cell 'BTN_1_i/mig_7series_0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_microblaze_0_0/BTN_1_microblaze_0_0.xdc] for cell 'BTN_1_i/microblaze_0/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_microblaze_0_0/BTN_1_microblaze_0_0.xdc] for cell 'BTN_1_i/microblaze_0/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_rst_mig_7series_0_83M_0/BTN_1_rst_mig_7series_0_83M_0_board.xdc] for cell 'BTN_1_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_rst_mig_7series_0_83M_0/BTN_1_rst_mig_7series_0_83M_0_board.xdc] for cell 'BTN_1_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_rst_mig_7series_0_83M_0/BTN_1_rst_mig_7series_0_83M_0.xdc] for cell 'BTN_1_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_rst_mig_7series_0_83M_0/BTN_1_rst_mig_7series_0_83M_0.xdc] for cell 'BTN_1_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_smc_0/bd_0/ip/ip_1/bd_96e5_psr_aclk_0_board.xdc] for cell 'BTN_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_smc_0/bd_0/ip/ip_1/bd_96e5_psr_aclk_0_board.xdc] for cell 'BTN_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_smc_0/bd_0/ip/ip_1/bd_96e5_psr_aclk_0.xdc] for cell 'BTN_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_smc_0/bd_0/ip/ip_1/bd_96e5_psr_aclk_0.xdc] for cell 'BTN_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_uartlite_0_0/BTN_1_axi_uartlite_0_0_board.xdc] for cell 'BTN_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_uartlite_0_0/BTN_1_axi_uartlite_0_0_board.xdc] for cell 'BTN_1_i/axi_uartlite_0/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_uartlite_0_0/BTN_1_axi_uartlite_0_0.xdc] for cell 'BTN_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_uartlite_0_0/BTN_1_axi_uartlite_0_0.xdc] for cell 'BTN_1_i/axi_uartlite_0/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_gpio_0_0/BTN_1_axi_gpio_0_0_board.xdc] for cell 'BTN_1_i/btn1/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_gpio_0_0/BTN_1_axi_gpio_0_0_board.xdc] for cell 'BTN_1_i/btn1/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_gpio_0_0/BTN_1_axi_gpio_0_0.xdc] for cell 'BTN_1_i/btn1/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_axi_gpio_0_0/BTN_1_axi_gpio_0_0.xdc] for cell 'BTN_1_i/btn1/U0'
Parsing XDC File [D:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.srcs/constrs_1/new/btn_1.xdc]
Finished Parsing XDC File [D:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.srcs/constrs_1/new/btn_1.xdc]
Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_mdm_1_0/BTN_1_mdm_1_0.xdc] for cell 'BTN_1_i/mdm_1/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_mdm_1_0/BTN_1_mdm_1_0.xdc] for cell 'BTN_1_i/mdm_1/U0'
INFO: [Project 1-1714] 112 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'BTN_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.gen/sources_1/bd/BTN_1/ip/BTN_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2862.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 685 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 554 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 42 instances

27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 2862.656 ; gain = 1366.383
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2862.656 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 26b1f9351

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2880.695 ; gain = 18.039

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter BTN_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rlast_INST_0 into driver instance BTN_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rlast_INST_0_i_1, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rlast_INST_0 into driver instance BTN_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rlast_INST_0_i_1, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance BTN_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__1 into driver instance BTN_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_1 into driver instance BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_full[5]_i_3 into driver instance BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_1 into driver instance BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_1 into driver instance BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 38 inverter(s) to 184 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 115d8d3d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3223.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 222 cells and removed 382 cells
INFO: [Opt 31-1021] In phase Retarget, 104 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: b5b9ac61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3223.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 377 cells and removed 2009 cells
INFO: [Opt 31-1021] In phase Constant propagation, 109 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 182bff51a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3223.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2431 cells
INFO: [Opt 31-1021] In phase Sweep, 136 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG BTN_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 39 load(s) on clock net BTN_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 10418475f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3223.262 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10418475f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3223.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14b175e81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3223.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 82 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             222  |             382  |                                            104  |
|  Constant propagation         |             377  |            2009  |                                            109  |
|  Sweep                        |               0  |            2431  |                                            136  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             82  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3223.262 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d82ea76d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3223.262 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 2 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 24f030eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 3408.453 ; gain = 0.000
Ending Power Optimization Task | Checksum: 24f030eff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3408.453 ; gain = 185.191

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 243a14450

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3408.453 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 243a14450

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3408.453 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3408.453 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 243a14450

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3408.453 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3408.453 ; gain = 545.797
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 3408.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.runs/impl_1/BTN_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3408.453 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file BTN_1_wrapper_drc_opted.rpt -pb BTN_1_wrapper_drc_opted.pb -rpx BTN_1_wrapper_drc_opted.rpx
Command: report_drc -file BTN_1_wrapper_drc_opted.rpt -pb BTN_1_wrapper_drc_opted.pb -rpx BTN_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.runs/impl_1/BTN_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3408.453 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3408.453 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1667d128e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 3408.453 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b64991b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c7da1456

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c7da1456

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3408.453 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c7da1456

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18882e00c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1500f35ca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1500f35ca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18edf5315

Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1551 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 673 nets or LUTs. Breaked 0 LUT, combined 673 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3408.453 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            673  |                   673  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            673  |                   673  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: ea1d2406

Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3408.453 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: bcdf0dbe

Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 3408.453 ; gain = 0.000
Phase 2 Global Placement | Checksum: bcdf0dbe

Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16810d2f3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d4e5ab9d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d8570bf5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 214097bb7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20cdb544f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19917abb2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e17cdb40

Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 3408.453 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e17cdb40

Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19f52971d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.959 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b5b1ffd5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3408.453 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e0339d5f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3408.453 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 19f52971d

Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.959. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d6754570

Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3408.453 ; gain = 0.000

Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3408.453 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d6754570

Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d6754570

Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d6754570

Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3408.453 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d6754570

Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3408.453 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3408.453 ; gain = 0.000

Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3408.453 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2094a63cb

Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3408.453 ; gain = 0.000
Ending Placer Task | Checksum: 135e489f8

Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 3408.453 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 3408.453 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3408.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.runs/impl_1/BTN_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3408.453 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file BTN_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3408.453 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file BTN_1_wrapper_utilization_placed.rpt -pb BTN_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file BTN_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 3408.453 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3408.453 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3408.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.runs/impl_1/BTN_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3408.453 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c6c4c90a ConstDB: 0 ShapeSum: 6f1fc0ee RouteDB: 0
Post Restoration Checksum: NetGraph: 9008cfdd NumContArr: 72be6bbe Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 102c73b9b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 3421.180 ; gain = 12.727

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 102c73b9b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3424.914 ; gain = 16.461

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 102c73b9b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3424.914 ; gain = 16.461
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1cd21a89f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3469.586 ; gain = 61.133
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.136  | TNS=0.000  | WHS=-1.378 | THS=-633.448|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00669696 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23153
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23153
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15343be1c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 3493.938 ; gain = 85.484

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15343be1c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 3493.938 ; gain = 85.484
Phase 3 Initial Routing | Checksum: 1f10c636f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 3501.504 ; gain = 93.051

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2162
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.274  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ec8e649e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3501.504 ; gain = 93.051

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.274  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 245e83576

Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 3501.504 ; gain = 93.051
Phase 4 Rip-up And Reroute | Checksum: 245e83576

Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 3501.504 ; gain = 93.051

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2529649ca

Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 3501.504 ; gain = 93.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.274  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2529649ca

Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 3501.504 ; gain = 93.051

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2529649ca

Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 3501.504 ; gain = 93.051
Phase 5 Delay and Skew Optimization | Checksum: 2529649ca

Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 3501.504 ; gain = 93.051

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 265d594ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 3501.504 ; gain = 93.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.274  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29d7a86b1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 3501.504 ; gain = 93.051
Phase 6 Post Hold Fix | Checksum: 29d7a86b1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 3501.504 ; gain = 93.051

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.70573 %
  Global Horizontal Routing Utilization  = 10.0376 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e10daf22

Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 3501.504 ; gain = 93.051

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e10daf22

Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 3501.504 ; gain = 93.051

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 170686296

Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 3501.504 ; gain = 93.051

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.274  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 170686296

Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3501.504 ; gain = 93.051
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 3501.504 ; gain = 93.051

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 3501.504 ; gain = 93.051
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3508.270 ; gain = 6.766
INFO: [Common 17-1381] The checkpoint 'D:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.runs/impl_1/BTN_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3508.270 ; gain = 6.766
INFO: [runtcl-4] Executing : report_drc -file BTN_1_wrapper_drc_routed.rpt -pb BTN_1_wrapper_drc_routed.pb -rpx BTN_1_wrapper_drc_routed.rpx
Command: report_drc -file BTN_1_wrapper_drc_routed.rpt -pb BTN_1_wrapper_drc_routed.pb -rpx BTN_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.runs/impl_1/BTN_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file BTN_1_wrapper_methodology_drc_routed.rpt -pb BTN_1_wrapper_methodology_drc_routed.pb -rpx BTN_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file BTN_1_wrapper_methodology_drc_routed.rpt -pb BTN_1_wrapper_methodology_drc_routed.pb -rpx BTN_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/CODE/FPGA/BTTH/Buoi5_bai2/Buoi5_bai2.runs/impl_1/BTN_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3517.191 ; gain = 3.941
INFO: [runtcl-4] Executing : report_power -file BTN_1_wrapper_power_routed.rpt -pb BTN_1_wrapper_power_summary_routed.pb -rpx BTN_1_wrapper_power_routed.rpx
Command: report_power -file BTN_1_wrapper_power_routed.rpt -pb BTN_1_wrapper_power_summary_routed.pb -rpx BTN_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
141 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3580.141 ; gain = 62.949
INFO: [runtcl-4] Executing : report_route_status -file BTN_1_wrapper_route_status.rpt -pb BTN_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file BTN_1_wrapper_timing_summary_routed.rpt -pb BTN_1_wrapper_timing_summary_routed.pb -rpx BTN_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file BTN_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file BTN_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file BTN_1_wrapper_bus_skew_routed.rpt -pb BTN_1_wrapper_bus_skew_routed.pb -rpx BTN_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BTN_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BTN_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force BTN_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of BTN_1_i/mig_7series_0/u_BTN_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./BTN_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 4072.340 ; gain = 476.668
INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 16:01:00 2023...
