// Generated by CIRCT firtool-1.56.0
module WB_stage(	// @[<stdin>:1044:3]
  input         clock,	// @[<stdin>:1045:11]
                reset,	// @[<stdin>:1046:11]
                WB_IO_ebreak_flag,	// @[playground/src/WB_stage.scala:7:12]
                WB_IO_wen,	// @[playground/src/WB_stage.scala:7:12]
  input  [4:0]  WB_IO_rd,	// @[playground/src/WB_stage.scala:7:12]
  input  [31:0] WB_IO_result,	// @[playground/src/WB_stage.scala:7:12]
                WB_IO_nextpc,	// @[playground/src/WB_stage.scala:7:12]
  output [4:0]  WB_to_id_waddr,	// @[playground/src/WB_stage.scala:7:12]
  output [31:0] WB_to_id_wdata,	// @[playground/src/WB_stage.scala:7:12]
  output        WB_to_id_wen,	// @[playground/src/WB_stage.scala:7:12]
  output [4:0]  WB_debug_waddr,	// @[playground/src/WB_stage.scala:7:12]
  output [31:0] WB_debug_wdata,	// @[playground/src/WB_stage.scala:7:12]
  output        WB_debug_wen	// @[playground/src/WB_stage.scala:7:12]
);

  dpi_ebreak dpi_ebreak (	// @[playground/src/WB_stage.scala:21:24]
    .clock       (clock),
    .reset       (reset),
    .ebreak_flag (WB_IO_ebreak_flag),
    .pc          (WB_IO_nextpc),
    .ret_reg     (WB_IO_result)
  );
  assign WB_to_id_waddr = WB_IO_rd;	// @[<stdin>:1044:3]
  assign WB_to_id_wdata = WB_IO_result;	// @[<stdin>:1044:3]
  assign WB_to_id_wen = WB_IO_wen;	// @[<stdin>:1044:3]
  assign WB_debug_waddr = WB_IO_rd;	// @[<stdin>:1044:3]
  assign WB_debug_wdata = WB_IO_result;	// @[<stdin>:1044:3]
  assign WB_debug_wen = WB_IO_wen;	// @[<stdin>:1044:3]
endmodule

