// Seed: 1775778644
module module_0 (
    input tri id_0
);
endmodule
module module_1 #(
    parameter id_2 = 32'd14,
    parameter id_4 = 32'd96,
    parameter id_6 = 32'd33
) (
    output wor id_0[id_2 : -1],
    output tri0 id_1,
    inout uwire _id_2,
    input wand id_3,
    input tri1 _id_4,
    output logic id_5[-1 : !  id_4  !=  1],
    input uwire _id_6
);
  always id_5 = id_4;
  wire [id_4 : id_6] id_8, id_9, id_10, id_11, id_12;
  wire id_13;
  wire id_14, id_15, id_16;
  module_0 modCall_1 (id_3);
endmodule
