Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Uhr_behav xil_defaultlib.tb_Uhr -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'hours' has no actual or default value [D:/Privat/EDS/Projects/Labor/Labor2/Labor2.srcs/sources_1/new/Uhr.vhd:31]
ERROR: [VRFC 10-3353] formal port 'minutes' has no actual or default value [D:/Privat/EDS/Projects/Labor/Labor2/Labor2.srcs/sources_1/new/Uhr.vhd:32]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_uhr in library work failed.
