{
  "design": {
    "design_info": {
      "boundary_crc": "0xF2ECA9EC6BCBC39D",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../8bit_cpu.gen/sources_1/bd/my_cpu_design",
      "name": "my_cpu_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "Pc_0": "",
      "Program_memory": "",
      "ALU_control_unit": "",
      "Registre_A_0": "",
      "Reg_B_0": "",
      "reg16_bit_0": "",
      "Port_Or_0": "",
      "Port_Or_1": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "my_cpu_design_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "next_inst_0": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "ALU_output": {
        "direction": "O",
        "left": "8",
        "right": "0"
      },
      "regA_data": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "prog_mem_data": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "opcode": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "regB_data": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "reg_data16_0": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "add_enable": {
        "direction": "O"
      },
      "store_16_enable": {
        "direction": "O"
      },
      "Carry_flag": {
        "direction": "O"
      },
      "zero_flag_0": {
        "direction": "O"
      }
    },
    "components": {
      "Pc_0": {
        "vlnv": "xilinx.com:module_ref:Pc:1.0",
        "ip_revision": "1",
        "xci_name": "my_cpu_design_Pc_0_0",
        "xci_path": "ip\\my_cpu_design_Pc_0_0\\my_cpu_design_Pc_0_0.xci",
        "inst_hier_path": "Pc_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Pc",
          "boundary_crc": "0x0"
        },
        "ports": {
          "store_enable": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "my_cpu_design_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "halt": {
            "direction": "I"
          },
          "skip_1": {
            "direction": "I"
          },
          "jump_to_addr_en": {
            "direction": "I"
          },
          "jumping_address": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "next_inst": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "Program_memory": {
        "vlnv": "xilinx.com:module_ref:memoire_programe:1.0",
        "ip_revision": "1",
        "xci_name": "my_cpu_design_memoire_programe_0_0",
        "xci_path": "ip\\my_cpu_design_memoire_programe_0_0\\my_cpu_design_memoire_programe_0_0.xci",
        "inst_hier_path": "Program_memory",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "memoire_programe",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reg_data_en": {
            "direction": "I"
          },
          "stored_val": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "inst_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "op": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "ALU_control_unit": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "ip_revision": "1",
        "xci_name": "my_cpu_design_ALU_0_0",
        "xci_path": "ip\\my_cpu_design_ALU_0_0\\my_cpu_design_ALU_0_0.xci",
        "inst_hier_path": "ALU_control_unit",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Z": {
            "direction": "I"
          },
          "op": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rega_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "mem_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "mem_data16": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Reg16_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "skip1": {
            "direction": "O"
          },
          "jump_to_addr_enable": {
            "direction": "O"
          },
          "Halt": {
            "direction": "O"
          },
          "store_enable": {
            "direction": "O"
          },
          "jump3_enable": {
            "direction": "O"
          },
          "reg_B_enable": {
            "direction": "O"
          },
          "reg_A_enable": {
            "direction": "O"
          },
          "reg_16_enable": {
            "direction": "O"
          },
          "reg_16_enable_add": {
            "direction": "O"
          },
          "result_16": {
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "8",
            "right": "0"
          }
        }
      },
      "Registre_A_0": {
        "vlnv": "xilinx.com:module_ref:Registre_A:1.0",
        "ip_revision": "1",
        "xci_name": "my_cpu_design_Registre_A_0_0",
        "xci_path": "ip\\my_cpu_design_Registre_A_0_0\\my_cpu_design_Registre_A_0_0.xci",
        "inst_hier_path": "Registre_A_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Registre_A",
          "boundary_crc": "0x0"
        },
        "ports": {
          "carry_flag": {
            "direction": "O"
          },
          "zero_flag": {
            "direction": "O"
          },
          "Write_enable": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "my_cpu_design_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "write_data": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "reg_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Reg_B_0": {
        "vlnv": "xilinx.com:module_ref:Reg_B:1.0",
        "ip_revision": "1",
        "xci_name": "my_cpu_design_Reg_B_0_0",
        "xci_path": "ip\\my_cpu_design_Reg_B_0_0\\my_cpu_design_Reg_B_0_0.xci",
        "inst_hier_path": "Reg_B_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Reg_B",
          "boundary_crc": "0x0"
        },
        "ports": {
          "write_enable": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "my_cpu_design_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "reg_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "write_data": {
            "direction": "I",
            "left": "8",
            "right": "0"
          }
        }
      },
      "reg16_bit_0": {
        "vlnv": "xilinx.com:module_ref:reg16_bit:1.0",
        "ip_revision": "1",
        "xci_name": "my_cpu_design_reg16_bit_0_0",
        "xci_path": "ip\\my_cpu_design_reg16_bit_0_0\\my_cpu_design_reg16_bit_0_0.xci",
        "inst_hier_path": "reg16_bit_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reg16_bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "memo_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Result_data": {
            "direction": "I",
            "left": "16",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "my_cpu_design_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "carry_flag": {
            "direction": "O"
          },
          "Write_en": {
            "direction": "I"
          },
          "memo_Write_en": {
            "direction": "I"
          },
          "reg16_data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "Port_Or_0": {
        "vlnv": "xilinx.com:module_ref:Port_Or:1.0",
        "ip_revision": "1",
        "xci_name": "my_cpu_design_Port_Or_0_0",
        "xci_path": "ip\\my_cpu_design_Port_Or_0_0\\my_cpu_design_Port_Or_0_0.xci",
        "inst_hier_path": "Port_Or_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Port_Or",
          "boundary_crc": "0x0"
        },
        "ports": {
          "IN1": {
            "direction": "I"
          },
          "IN2": {
            "direction": "I"
          },
          "C": {
            "direction": "O"
          }
        }
      },
      "Port_Or_1": {
        "vlnv": "xilinx.com:module_ref:Port_Or:1.0",
        "ip_revision": "1",
        "xci_name": "my_cpu_design_Port_Or_1_0",
        "xci_path": "ip\\my_cpu_design_Port_Or_1_0\\my_cpu_design_Port_Or_1_0.xci",
        "inst_hier_path": "Port_Or_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Port_Or",
          "boundary_crc": "0x0"
        },
        "ports": {
          "IN1": {
            "direction": "I"
          },
          "IN2": {
            "direction": "I"
          },
          "C": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "ALU_0_Halt": {
        "ports": [
          "ALU_control_unit/Halt",
          "Pc_0/halt"
        ]
      },
      "ALU_0_jump1": {
        "ports": [
          "ALU_control_unit/skip1",
          "Pc_0/skip_1"
        ]
      },
      "ALU_0_jump_enable": {
        "ports": [
          "ALU_control_unit/jump_to_addr_enable",
          "Pc_0/jump_to_addr_en"
        ]
      },
      "ALU_0_reg_16_enable": {
        "ports": [
          "ALU_control_unit/reg_16_enable",
          "store_16_enable",
          "reg16_bit_0/memo_Write_en"
        ]
      },
      "ALU_0_reg_16_enable_add": {
        "ports": [
          "ALU_control_unit/reg_16_enable_add",
          "add_enable",
          "reg16_bit_0/Write_en"
        ]
      },
      "ALU_0_reg_A_enable": {
        "ports": [
          "ALU_control_unit/reg_A_enable",
          "Registre_A_0/Write_enable"
        ]
      },
      "ALU_0_reg_B_enable": {
        "ports": [
          "ALU_control_unit/reg_B_enable",
          "Reg_B_0/write_enable"
        ]
      },
      "ALU_0_result": {
        "ports": [
          "ALU_control_unit/result",
          "ALU_output",
          "Reg_B_0/write_data",
          "Registre_A_0/write_data"
        ]
      },
      "ALU_0_result_16": {
        "ports": [
          "ALU_control_unit/result_16",
          "reg16_bit_0/Result_data"
        ]
      },
      "ALU_control_unit_jump3_enable": {
        "ports": [
          "ALU_control_unit/jump3_enable",
          "Port_Or_1/IN2"
        ]
      },
      "ALU_control_unit_store_enable": {
        "ports": [
          "ALU_control_unit/store_enable",
          "Port_Or_1/IN1",
          "Program_memory/reg_data_en"
        ]
      },
      "Pc_0_next_inst": {
        "ports": [
          "Pc_0/next_inst",
          "next_inst_0",
          "Program_memory/inst_addr"
        ]
      },
      "Port_Or_0_C": {
        "ports": [
          "Port_Or_0/C",
          "Carry_flag"
        ]
      },
      "Port_Or_1_C": {
        "ports": [
          "Port_Or_1/C",
          "Pc_0/store_enable"
        ]
      },
      "Reg_B_0_reg_data": {
        "ports": [
          "Reg_B_0/reg_data",
          "regB_data"
        ]
      },
      "Registre_A_0_carry_flag": {
        "ports": [
          "Registre_A_0/carry_flag",
          "Port_Or_0/IN2"
        ]
      },
      "Registre_A_0_reg_data": {
        "ports": [
          "Registre_A_0/reg_data",
          "regA_data",
          "Program_memory/stored_val",
          "ALU_control_unit/rega_data"
        ]
      },
      "Registre_A_0_zero_flag": {
        "ports": [
          "Registre_A_0/zero_flag",
          "zero_flag_0",
          "ALU_control_unit/Z"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "Pc_0/clk",
          "reg16_bit_0/clk",
          "Reg_B_0/clk",
          "Registre_A_0/clk"
        ]
      },
      "memoire_programe_0_address": {
        "ports": [
          "Program_memory/address",
          "Pc_0/jumping_address",
          "reg16_bit_0/memo_data",
          "ALU_control_unit/mem_data16"
        ]
      },
      "memoire_programe_0_data": {
        "ports": [
          "Program_memory/data",
          "prog_mem_data",
          "ALU_control_unit/mem_data"
        ]
      },
      "memoire_programe_0_op": {
        "ports": [
          "Program_memory/op",
          "opcode",
          "ALU_control_unit/op"
        ]
      },
      "reg16_bit_0_carry_flag": {
        "ports": [
          "reg16_bit_0/carry_flag",
          "Port_Or_0/IN1"
        ]
      },
      "reg16_bit_0_reg_data": {
        "ports": [
          "reg16_bit_0/reg16_data",
          "reg_data16_0",
          "ALU_control_unit/Reg16_data"
        ]
      }
    }
  }
}