{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715005620236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715005620252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:27:00 2024 " "Processing started: Mon May 06 22:27:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715005620252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005620252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MMU -c MMU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MMU -c MMU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005620252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715005620518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715005620518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/sramc/sram/src/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/sramc/sram/src/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "../../src/SRAM.v" "" { Text "D:/file/SRAMC/SRAM/src/SRAM.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715005629599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/sramc/sram/src/mmu.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/sramc/sram/src/mmu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MMU " "Found entity 1: MMU" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715005629599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MMU " "Elaborating entity \"MMU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 6 MMU.v(70) " "Verilog HDL assignment warning at MMU.v(70): truncated value with size 35 to match size of target (6)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MMU.v(88) " "Verilog HDL assignment warning at MMU.v(88): truncated value with size 32 to match size of target (3)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MMU.v(117) " "Verilog HDL assignment warning at MMU.v(117): truncated value with size 32 to match size of target (3)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MMU.v(125) " "Verilog HDL assignment warning at MMU.v(125): truncated value with size 32 to match size of target (3)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 MMU.v(130) " "Verilog HDL assignment warning at MMU.v(130): truncated value with size 4 to match size of target (3)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MMU.v(132) " "Verilog HDL assignment warning at MMU.v(132): truncated value with size 32 to match size of target (3)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t MMU.v(111) " "Verilog HDL Always Construct warning at MMU.v(111): inferring latch(es) for variable \"t\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "MMU.v(173) " "Verilog HDL or VHDL warning at the MMU.v(173): index expression is not wide enough to address all of the elements in the array" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 173 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MMU.v(177) " "Verilog HDL assignment warning at MMU.v(177): truncated value with size 32 to match size of target (4)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop MMU.v(167) " "Verilog HDL Always Construct warning at MMU.v(167): inferring latch(es) for variable \"stop\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 167 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "point MMU.v(167) " "Verilog HDL Always Construct warning at MMU.v(167): inferring latch(es) for variable \"point\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 167 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p MMU.v(167) " "Verilog HDL Always Construct warning at MMU.v(167): inferring latch(es) for variable \"p\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 167 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ready MMU.v(24) " "Output port \"ready\" at MMU.v(24) has no driver" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "point\[0\] MMU.v(171) " "Inferred latch for \"point\[0\]\" at MMU.v(171)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "point\[1\] MMU.v(171) " "Inferred latch for \"point\[1\]\" at MMU.v(171)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "point\[2\] MMU.v(171) " "Inferred latch for \"point\[2\]\" at MMU.v(171)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "point\[3\] MMU.v(171) " "Inferred latch for \"point\[3\]\" at MMU.v(171)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop MMU.v(171) " "Inferred latch for \"stop\" at MMU.v(171)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[1\]\[1\] MMU.v(111) " "Inferred latch for \"sram_table\[1\]\[1\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[1\]\[2\] MMU.v(111) " "Inferred latch for \"sram_table\[1\]\[2\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[1\]\[3\] MMU.v(111) " "Inferred latch for \"sram_table\[1\]\[3\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[2\]\[1\] MMU.v(111) " "Inferred latch for \"sram_table\[2\]\[1\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[2\]\[2\] MMU.v(111) " "Inferred latch for \"sram_table\[2\]\[2\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[2\]\[3\] MMU.v(111) " "Inferred latch for \"sram_table\[2\]\[3\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[5\]\[1\] MMU.v(111) " "Inferred latch for \"sram_table\[5\]\[1\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[5\]\[2\] MMU.v(111) " "Inferred latch for \"sram_table\[5\]\[2\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[5\]\[3\] MMU.v(111) " "Inferred latch for \"sram_table\[5\]\[3\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 "|MMU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:SRAM_dut " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:SRAM_dut\"" {  } { { "../../src/MMU.v" "SRAM_dut" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715005629630 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SRAM:SRAM_dut\|SRAM " "RAM logic \"SRAM:SRAM_dut\|SRAM\" is uninferred due to asynchronous read logic" {  } { { "../../src/SRAM.v" "SRAM" { Text "D:/file/SRAMC/SRAM/src/SRAM.v" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715005629834 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1715005629834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "point\[0\] " "Latch point\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA start " "Ports D and ENA on the latch are fed by the same signal start" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715005630132 ""}  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715005630132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "point\[1\] " "Latch point\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA start " "Ports D and ENA on the latch are fed by the same signal start" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715005630132 ""}  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715005630132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "point\[2\] " "Latch point\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA start " "Ports D and ENA on the latch are fed by the same signal start" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715005630132 ""}  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715005630132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "point\[3\] " "Latch point\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_table\[8\]\[0\] " "Ports D and ENA on the latch are fed by the same signal sram_table\[8\]\[0\]" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715005630132 ""}  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715005630132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stop " "Latch stop has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA start " "Ports D and ENA on the latch are fed by the same signal start" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715005630132 ""}  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715005630132 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 121 -1 0 } } { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 74 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715005630132 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715005630132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ready GND " "Pin \"ready\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[1\] GND " "Pin \"data_table_out\[1\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[2\] GND " "Pin \"data_table_out\[2\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[3\] GND " "Pin \"data_table_out\[3\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[5\] GND " "Pin \"data_table_out\[5\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[6\] GND " "Pin \"data_table_out\[6\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[7\] GND " "Pin \"data_table_out\[7\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[9\] GND " "Pin \"data_table_out\[9\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[10\] GND " "Pin \"data_table_out\[10\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[11\] GND " "Pin \"data_table_out\[11\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[18\] GND " "Pin \"data_table_out\[18\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[19\] GND " "Pin \"data_table_out\[19\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[20\] GND " "Pin \"data_table_out\[20\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[21\] GND " "Pin \"data_table_out\[21\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[22\] GND " "Pin \"data_table_out\[22\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[23\] GND " "Pin \"data_table_out\[23\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715005630290 "|MMU|data_table_out[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715005630290 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715005630368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715005631354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715005631354 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1148 " "Implemented 1148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715005631417 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715005631417 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1098 " "Implemented 1098 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715005631417 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715005631417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715005631432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:27:11 2024 " "Processing ended: Mon May 06 22:27:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715005631432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715005631432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715005631432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715005631432 ""}
