// Seed: 337417746
module module_0 (
    input uwire id_0,
    output wire id_1,
    output tri1 id_2,
    output wire id_3,
    output wand id_4,
    input uwire id_5,
    output wire id_6,
    input supply0 id_7,
    input wor id_8,
    input tri1 id_9,
    output tri1 id_10,
    input tri id_11,
    output tri0 id_12,
    output supply0 id_13,
    input wand id_14,
    input uwire id_15
    , id_19,
    input tri1 id_16,
    input wire id_17
);
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output uwire id_4,
    input wire id_5
);
  wire id_7;
  and (id_4, id_1, id_0);
  module_0(
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_1,
      id_2,
      id_5,
      id_4,
      id_2,
      id_4,
      id_4,
      id_1,
      id_1,
      id_1,
      id_3
  );
endmodule
