
311_code_final.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001104  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001aa  00800060  00001104  00001198  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000016b  0080020a  0080020a  00001342  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001342  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000013a0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000150  00000000  00000000  000013dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001298  00000000  00000000  0000152c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000abb  00000000  00000000  000027c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b4d  00000000  00000000  0000327f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003b0  00000000  00000000  00003dcc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000062e  00000000  00000000  0000417c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000d60  00000000  00000000  000047aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000f0  00000000  00000000  0000550a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
       2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
       4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
       6:	1e c2       	rjmp	.+1084   	; 0x444 <__vector_3>
       8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
       a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
       c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
       e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
      10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
      12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
      14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
      16:	22 c0       	rjmp	.+68     	; 0x5c <__bad_interrupt>
      18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
      1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
      1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
      1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
      20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
      22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
      24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
      26:	11 24       	eor	r1, r1
      28:	1f be       	out	0x3f, r1	; 63
      2a:	cf e5       	ldi	r28, 0x5F	; 95
      2c:	d4 e0       	ldi	r29, 0x04	; 4
      2e:	de bf       	out	0x3e, r29	; 62
      30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
      32:	12 e0       	ldi	r17, 0x02	; 2
      34:	a0 e6       	ldi	r26, 0x60	; 96
      36:	b0 e0       	ldi	r27, 0x00	; 0
      38:	e4 e0       	ldi	r30, 0x04	; 4
      3a:	f1 e1       	ldi	r31, 0x11	; 17
      3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
      3e:	05 90       	lpm	r0, Z+
      40:	0d 92       	st	X+, r0
      42:	aa 30       	cpi	r26, 0x0A	; 10
      44:	b1 07       	cpc	r27, r17
      46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
      48:	23 e0       	ldi	r18, 0x03	; 3
      4a:	aa e0       	ldi	r26, 0x0A	; 10
      4c:	b2 e0       	ldi	r27, 0x02	; 2
      4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
      50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
      52:	a5 37       	cpi	r26, 0x75	; 117
      54:	b2 07       	cpc	r27, r18
      56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
      58:	30 d2       	rcall	.+1120   	; 0x4ba <main>
      5a:	52 c8       	rjmp	.-3932   	; 0xfffff100 <__eeprom_end+0xff7ef100>

0000005c <__bad_interrupt>:
      5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <adc_init>:
#include "ADC.h"

 // Code is from lab 7 NEED to edit.

 void adc_init(void){
	 ADMUX = 0x40;
      5e:	80 e4       	ldi	r24, 0x40	; 64
      60:	87 b9       	out	0x07, r24	; 7
	 ADCSRA = 0x80;
      62:	80 e8       	ldi	r24, 0x80	; 128
      64:	86 b9       	out	0x06, r24	; 6
      66:	08 95       	ret

00000068 <ADC_convert_channel_to_millivolts>:

 // This function converts an ADC channel and returns the result in millivolts 
 uint16_t ADC_convert_channel_to_millivolts(uint8_t channel) { 

	// Set the channel we wish to convert
	channel &=0x07;
      68:	87 70       	andi	r24, 0x07	; 7
	DDRC &=~(1<<channel);
      6a:	94 b3       	in	r25, 0x14	; 20
      6c:	21 e0       	ldi	r18, 0x01	; 1
      6e:	30 e0       	ldi	r19, 0x00	; 0
      70:	08 2e       	mov	r0, r24
      72:	02 c0       	rjmp	.+4      	; 0x78 <ADC_convert_channel_to_millivolts+0x10>
      74:	22 0f       	add	r18, r18
      76:	33 1f       	adc	r19, r19
      78:	0a 94       	dec	r0
      7a:	e2 f7       	brpl	.-8      	; 0x74 <ADC_convert_channel_to_millivolts+0xc>
      7c:	20 95       	com	r18
      7e:	29 23       	and	r18, r25
      80:	24 bb       	out	0x14, r18	; 20
	ADMUX |= channel ;
      82:	97 b1       	in	r25, 0x07	; 7
      84:	89 2b       	or	r24, r25
      86:	87 b9       	out	0x07, r24	; 7

	// Start the conversion
	ADCSRA |= (1 << ADSC);
      88:	36 9a       	sbi	0x06, 6	; 6

	// Wait for the conversion to finish
	while ((ADCSRA & (1 << ADIF)) == 0) {
      8a:	34 9b       	sbis	0x06, 4	; 6
      8c:	fe cf       	rjmp	.-4      	; 0x8a <ADC_convert_channel_to_millivolts+0x22>
		;
	}
	// Read out the ADC counts
	uint16_t adc_count = (ADCL << 0) | (ADCH << 8);
      8e:	84 b1       	in	r24, 0x04	; 4
      90:	25 b1       	in	r18, 0x05	; 5

	// Convert the counts to millivolts (use 32 bits to prevent overflow)
//	uint32_t millivolts = (uint32_t)adc_count * (uint32_t)5000 / 1024;
	//millivolts += 100;

	return (uint16_t)adc_count;
      92:	90 e0       	ldi	r25, 0x00	; 0
 }
      94:	92 2b       	or	r25, r18
      96:	08 95       	ret

00000098 <ADC_Read_calculate_Vrms_Irms_Prms>:

void ADC_Read_calculate_Vrms_Irms_Prms(float *pv , float *pi , float *pp , float *Vrms , float *Irms , float *Prms ){
      98:	2f 92       	push	r2
      9a:	3f 92       	push	r3
      9c:	4f 92       	push	r4
      9e:	5f 92       	push	r5
      a0:	6f 92       	push	r6
      a2:	7f 92       	push	r7
      a4:	8f 92       	push	r8
      a6:	9f 92       	push	r9
      a8:	af 92       	push	r10
      aa:	bf 92       	push	r11
      ac:	cf 92       	push	r12
      ae:	df 92       	push	r13
      b0:	ef 92       	push	r14
      b2:	ff 92       	push	r15
      b4:	0f 93       	push	r16
      b6:	1f 93       	push	r17
      b8:	cf 93       	push	r28
      ba:	df 93       	push	r29
      bc:	cd b7       	in	r28, 0x3d	; 61
      be:	de b7       	in	r29, 0x3e	; 62
      c0:	28 97       	sbiw	r28, 0x08	; 8
      c2:	0f b6       	in	r0, 0x3f	; 63
      c4:	f8 94       	cli
      c6:	de bf       	out	0x3e, r29	; 62
      c8:	0f be       	out	0x3f, r0	; 63
      ca:	cd bf       	out	0x3d, r28	; 61
      cc:	9c 83       	std	Y+4, r25	; 0x04
      ce:	8b 83       	std	Y+3, r24	; 0x03
      d0:	59 01       	movw	r10, r18
      d2:	7e 83       	std	Y+6, r23	; 0x06
      d4:	6d 83       	std	Y+5, r22	; 0x05
      d6:	6c 01       	movw	r12, r24
      d8:	24 2e       	mov	r2, r20
      da:	35 2e       	mov	r3, r21
      dc:	4b 01       	movw	r8, r22
      de:	84 e1       	ldi	r24, 0x14	; 20
      e0:	88 0e       	add	r8, r24
      e2:	91 1c       	adc	r9, r1
      e4:	44 2e       	mov	r4, r20
      e6:	55 2e       	mov	r5, r21
      e8:	36 01       	movw	r6, r12
      ea:	7a 83       	std	Y+2, r23	; 0x02
      ec:	69 83       	std	Y+1, r22	; 0x01
      ee:	78 87       	std	Y+8, r23	; 0x08
      f0:	6f 83       	std	Y+7, r22	; 0x07
	uint8_t i;
	uint16_t temp=0;
	for(i=0 ; i<5;i++ )
	{
		temp=ADC_convert_channel_to_millivolts(0);
      f2:	80 e0       	ldi	r24, 0x00	; 0
      f4:	b9 df       	rcall	.-142    	; 0x68 <ADC_convert_channel_to_millivolts>
		
		pv[i] =(float)((temp * 5)/1024);//vin =((Dout*Vref)/1024)  Vref =5v , 10bit resluation =1024
      f6:	bc 01       	movw	r22, r24
      f8:	66 0f       	add	r22, r22
      fa:	77 1f       	adc	r23, r23
      fc:	66 0f       	add	r22, r22
      fe:	77 1f       	adc	r23, r23
     100:	86 0f       	add	r24, r22
     102:	97 1f       	adc	r25, r23
     104:	bc 01       	movw	r22, r24
     106:	67 2f       	mov	r22, r23
     108:	77 27       	eor	r23, r23
     10a:	66 95       	lsr	r22
     10c:	66 95       	lsr	r22
     10e:	80 e0       	ldi	r24, 0x00	; 0
     110:	90 e0       	ldi	r25, 0x00	; 0
     112:	8d d3       	rcall	.+1818   	; 0x82e <__floatunsisf>
     114:	7a 82       	std	Y+2, r7	; 0x02
     116:	69 82       	std	Y+1, r6	; 0x01
     118:	f3 01       	movw	r30, r6
     11a:	61 93       	st	Z+, r22
     11c:	71 93       	st	Z+, r23
     11e:	81 93       	st	Z+, r24
     120:	91 93       	st	Z+, r25
     122:	3f 01       	movw	r6, r30
		pi[i] =(float)pv[i]/0.01;
     124:	2a e0       	ldi	r18, 0x0A	; 10
     126:	37 ed       	ldi	r19, 0xD7	; 215
     128:	43 e2       	ldi	r20, 0x23	; 35
     12a:	5c e3       	ldi	r21, 0x3C	; 60
     12c:	e7 d2       	rcall	.+1486   	; 0x6fc <__divsf3>
     12e:	9b 01       	movw	r18, r22
     130:	ac 01       	movw	r20, r24
     132:	ef 81       	ldd	r30, Y+7	; 0x07
     134:	f8 85       	ldd	r31, Y+8	; 0x08
     136:	61 93       	st	Z+, r22
     138:	71 93       	st	Z+, r23
     13a:	81 93       	st	Z+, r24
     13c:	91 93       	st	Z+, r25
     13e:	f8 87       	std	Y+8, r31	; 0x08
     140:	ef 83       	std	Y+7, r30	; 0x07
		pp[i] = pv[i]*pi[i];
     142:	e9 81       	ldd	r30, Y+1	; 0x01
     144:	fa 81       	ldd	r31, Y+2	; 0x02
     146:	60 81       	ld	r22, Z
     148:	71 81       	ldd	r23, Z+1	; 0x01
     14a:	82 81       	ldd	r24, Z+2	; 0x02
     14c:	93 81       	ldd	r25, Z+3	; 0x03
     14e:	2f d4       	rcall	.+2142   	; 0x9ae <__mulsf3>
     150:	f2 01       	movw	r30, r4
     152:	61 93       	st	Z+, r22
     154:	71 93       	st	Z+, r23
     156:	81 93       	st	Z+, r24
     158:	91 93       	st	Z+, r25
     15a:	2f 01       	movw	r4, r30
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     15c:	83 ec       	ldi	r24, 0xC3	; 195
     15e:	99 e0       	ldi	r25, 0x09	; 9
     160:	01 97       	sbiw	r24, 0x01	; 1
     162:	f1 f7       	brne	.-4      	; 0x160 <ADC_Read_calculate_Vrms_Irms_Prms+0xc8>
     164:	00 c0       	rjmp	.+0      	; 0x166 <ADC_Read_calculate_Vrms_Irms_Prms+0xce>
     166:	00 00       	nop
 }

void ADC_Read_calculate_Vrms_Irms_Prms(float *pv , float *pi , float *pp , float *Vrms , float *Irms , float *Prms ){
	uint8_t i;
	uint16_t temp=0;
	for(i=0 ; i<5;i++ )
     168:	ef 81       	ldd	r30, Y+7	; 0x07
     16a:	f8 85       	ldd	r31, Y+8	; 0x08
     16c:	e8 15       	cp	r30, r8
     16e:	f9 05       	cpc	r31, r9
     170:	09 f0       	breq	.+2      	; 0x174 <ADC_Read_calculate_Vrms_Irms_Prms+0xdc>
     172:	bf cf       	rjmp	.-130    	; 0xf2 <ADC_Read_calculate_Vrms_Irms_Prms+0x5a>
     174:	8b 81       	ldd	r24, Y+3	; 0x03
     176:	9c 81       	ldd	r25, Y+4	; 0x04
     178:	44 96       	adiw	r24, 0x14	; 20
     17a:	8d 80       	ldd	r8, Y+5	; 0x05
     17c:	9e 80       	ldd	r9, Y+6	; 0x06
     17e:	9a 83       	std	Y+2, r25	; 0x02
     180:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);
	}
		
		for(i=0 ; i<5;i++ )
		{
			*Vrms +=pv[i] * pv[i];//power 2
     182:	f6 01       	movw	r30, r12
     184:	61 91       	ld	r22, Z+
     186:	71 91       	ld	r23, Z+
     188:	81 91       	ld	r24, Z+
     18a:	91 91       	ld	r25, Z+
     18c:	6f 01       	movw	r12, r30
     18e:	9b 01       	movw	r18, r22
     190:	ac 01       	movw	r20, r24
     192:	0d d4       	rcall	.+2074   	; 0x9ae <__mulsf3>
     194:	9b 01       	movw	r18, r22
     196:	ac 01       	movw	r20, r24
     198:	f5 01       	movw	r30, r10
     19a:	60 81       	ld	r22, Z
     19c:	71 81       	ldd	r23, Z+1	; 0x01
     19e:	82 81       	ldd	r24, Z+2	; 0x02
     1a0:	93 81       	ldd	r25, Z+3	; 0x03
     1a2:	44 d2       	rcall	.+1160   	; 0x62c <__addsf3>
     1a4:	f5 01       	movw	r30, r10
     1a6:	60 83       	st	Z, r22
     1a8:	71 83       	std	Z+1, r23	; 0x01
     1aa:	82 83       	std	Z+2, r24	; 0x02
     1ac:	93 83       	std	Z+3, r25	; 0x03
			*Irms +=pi[i] * pi[i];
     1ae:	f4 01       	movw	r30, r8
     1b0:	61 91       	ld	r22, Z+
     1b2:	71 91       	ld	r23, Z+
     1b4:	81 91       	ld	r24, Z+
     1b6:	91 91       	ld	r25, Z+
     1b8:	4f 01       	movw	r8, r30
     1ba:	9b 01       	movw	r18, r22
     1bc:	ac 01       	movw	r20, r24
     1be:	f7 d3       	rcall	.+2030   	; 0x9ae <__mulsf3>
     1c0:	9b 01       	movw	r18, r22
     1c2:	ac 01       	movw	r20, r24
     1c4:	f8 01       	movw	r30, r16
     1c6:	60 81       	ld	r22, Z
     1c8:	71 81       	ldd	r23, Z+1	; 0x01
     1ca:	82 81       	ldd	r24, Z+2	; 0x02
     1cc:	93 81       	ldd	r25, Z+3	; 0x03
     1ce:	2e d2       	rcall	.+1116   	; 0x62c <__addsf3>
     1d0:	f8 01       	movw	r30, r16
     1d2:	60 83       	st	Z, r22
     1d4:	71 83       	std	Z+1, r23	; 0x01
     1d6:	82 83       	std	Z+2, r24	; 0x02
     1d8:	93 83       	std	Z+3, r25	; 0x03
			*Prms +=pp[i] * pp[i];
     1da:	f1 01       	movw	r30, r2
     1dc:	61 91       	ld	r22, Z+
     1de:	71 91       	ld	r23, Z+
     1e0:	81 91       	ld	r24, Z+
     1e2:	91 91       	ld	r25, Z+
     1e4:	1f 01       	movw	r2, r30
     1e6:	9b 01       	movw	r18, r22
     1e8:	ac 01       	movw	r20, r24
     1ea:	e1 d3       	rcall	.+1986   	; 0x9ae <__mulsf3>
     1ec:	9b 01       	movw	r18, r22
     1ee:	ac 01       	movw	r20, r24
     1f0:	f7 01       	movw	r30, r14
     1f2:	60 81       	ld	r22, Z
     1f4:	71 81       	ldd	r23, Z+1	; 0x01
     1f6:	82 81       	ldd	r24, Z+2	; 0x02
     1f8:	93 81       	ldd	r25, Z+3	; 0x03
     1fa:	18 d2       	rcall	.+1072   	; 0x62c <__addsf3>
     1fc:	f7 01       	movw	r30, r14
     1fe:	60 83       	st	Z, r22
     200:	71 83       	std	Z+1, r23	; 0x01
     202:	82 83       	std	Z+2, r24	; 0x02
     204:	93 83       	std	Z+3, r25	; 0x03
		pi[i] =(float)pv[i]/0.01;
		pp[i] = pv[i]*pi[i];
		_delay_ms(10);
	}
		
		for(i=0 ; i<5;i++ )
     206:	89 81       	ldd	r24, Y+1	; 0x01
     208:	9a 81       	ldd	r25, Y+2	; 0x02
     20a:	c8 16       	cp	r12, r24
     20c:	d9 06       	cpc	r13, r25
     20e:	09 f0       	breq	.+2      	; 0x212 <ADC_Read_calculate_Vrms_Irms_Prms+0x17a>
     210:	b8 cf       	rjmp	.-144    	; 0x182 <ADC_Read_calculate_Vrms_Irms_Prms+0xea>
		{
			*Vrms +=pv[i] * pv[i];//power 2
			*Irms +=pi[i] * pi[i];
			*Prms +=pp[i] * pp[i];
		}
			*Vrms /=5;//divide by number of sample  =5
     212:	20 e0       	ldi	r18, 0x00	; 0
     214:	30 e0       	ldi	r19, 0x00	; 0
     216:	40 ea       	ldi	r20, 0xA0	; 160
     218:	50 e4       	ldi	r21, 0x40	; 64
     21a:	f5 01       	movw	r30, r10
     21c:	60 81       	ld	r22, Z
     21e:	71 81       	ldd	r23, Z+1	; 0x01
     220:	82 81       	ldd	r24, Z+2	; 0x02
     222:	93 81       	ldd	r25, Z+3	; 0x03
     224:	6b d2       	rcall	.+1238   	; 0x6fc <__divsf3>
     226:	f5 01       	movw	r30, r10
     228:	60 83       	st	Z, r22
     22a:	71 83       	std	Z+1, r23	; 0x01
     22c:	82 83       	std	Z+2, r24	; 0x02
     22e:	93 83       	std	Z+3, r25	; 0x03
			*Irms /=5;
     230:	20 e0       	ldi	r18, 0x00	; 0
     232:	30 e0       	ldi	r19, 0x00	; 0
     234:	40 ea       	ldi	r20, 0xA0	; 160
     236:	50 e4       	ldi	r21, 0x40	; 64
     238:	f8 01       	movw	r30, r16
     23a:	60 81       	ld	r22, Z
     23c:	71 81       	ldd	r23, Z+1	; 0x01
     23e:	82 81       	ldd	r24, Z+2	; 0x02
     240:	93 81       	ldd	r25, Z+3	; 0x03
     242:	5c d2       	rcall	.+1208   	; 0x6fc <__divsf3>
     244:	f8 01       	movw	r30, r16
     246:	60 83       	st	Z, r22
     248:	71 83       	std	Z+1, r23	; 0x01
     24a:	82 83       	std	Z+2, r24	; 0x02
     24c:	93 83       	std	Z+3, r25	; 0x03
			*Prms /=5;
     24e:	20 e0       	ldi	r18, 0x00	; 0
     250:	30 e0       	ldi	r19, 0x00	; 0
     252:	40 ea       	ldi	r20, 0xA0	; 160
     254:	50 e4       	ldi	r21, 0x40	; 64
     256:	f7 01       	movw	r30, r14
     258:	60 81       	ld	r22, Z
     25a:	71 81       	ldd	r23, Z+1	; 0x01
     25c:	82 81       	ldd	r24, Z+2	; 0x02
     25e:	93 81       	ldd	r25, Z+3	; 0x03
     260:	4d d2       	rcall	.+1178   	; 0x6fc <__divsf3>
     262:	f7 01       	movw	r30, r14
     264:	60 83       	st	Z, r22
     266:	71 83       	std	Z+1, r23	; 0x01
     268:	82 83       	std	Z+2, r24	; 0x02
     26a:	93 83       	std	Z+3, r25	; 0x03
		*Vrms =sqrt(*Vrms);//take squre
     26c:	f5 01       	movw	r30, r10
     26e:	60 81       	ld	r22, Z
     270:	71 81       	ldd	r23, Z+1	; 0x01
     272:	82 81       	ldd	r24, Z+2	; 0x02
     274:	93 81       	ldd	r25, Z+3	; 0x03
     276:	02 d4       	rcall	.+2052   	; 0xa7c <sqrt>
     278:	f5 01       	movw	r30, r10
     27a:	60 83       	st	Z, r22
     27c:	71 83       	std	Z+1, r23	; 0x01
     27e:	82 83       	std	Z+2, r24	; 0x02
     280:	93 83       	std	Z+3, r25	; 0x03
		*Irms =sqrt(*Irms);
     282:	f8 01       	movw	r30, r16
     284:	60 81       	ld	r22, Z
     286:	71 81       	ldd	r23, Z+1	; 0x01
     288:	82 81       	ldd	r24, Z+2	; 0x02
     28a:	93 81       	ldd	r25, Z+3	; 0x03
     28c:	f7 d3       	rcall	.+2030   	; 0xa7c <sqrt>
     28e:	f8 01       	movw	r30, r16
     290:	60 83       	st	Z, r22
     292:	71 83       	std	Z+1, r23	; 0x01
     294:	82 83       	std	Z+2, r24	; 0x02
     296:	93 83       	std	Z+3, r25	; 0x03
		*Prms =sqrt(*Prms);
     298:	f7 01       	movw	r30, r14
     29a:	60 81       	ld	r22, Z
     29c:	71 81       	ldd	r23, Z+1	; 0x01
     29e:	82 81       	ldd	r24, Z+2	; 0x02
     2a0:	93 81       	ldd	r25, Z+3	; 0x03
     2a2:	ec d3       	rcall	.+2008   	; 0xa7c <sqrt>
     2a4:	f7 01       	movw	r30, r14
     2a6:	60 83       	st	Z, r22
     2a8:	71 83       	std	Z+1, r23	; 0x01
     2aa:	82 83       	std	Z+2, r24	; 0x02
     2ac:	93 83       	std	Z+3, r25	; 0x03
}
     2ae:	28 96       	adiw	r28, 0x08	; 8
     2b0:	0f b6       	in	r0, 0x3f	; 63
     2b2:	f8 94       	cli
     2b4:	de bf       	out	0x3e, r29	; 62
     2b6:	0f be       	out	0x3f, r0	; 63
     2b8:	cd bf       	out	0x3d, r28	; 61
     2ba:	df 91       	pop	r29
     2bc:	cf 91       	pop	r28
     2be:	1f 91       	pop	r17
     2c0:	0f 91       	pop	r16
     2c2:	ff 90       	pop	r15
     2c4:	ef 90       	pop	r14
     2c6:	df 90       	pop	r13
     2c8:	cf 90       	pop	r12
     2ca:	bf 90       	pop	r11
     2cc:	af 90       	pop	r10
     2ce:	9f 90       	pop	r9
     2d0:	8f 90       	pop	r8
     2d2:	7f 90       	pop	r7
     2d4:	6f 90       	pop	r6
     2d6:	5f 90       	pop	r5
     2d8:	4f 90       	pop	r4
     2da:	3f 90       	pop	r3
     2dc:	2f 90       	pop	r2
     2de:	08 95       	ret

000002e0 <CIR_timer2_interrupt_init>:
#include <avr/io.h>
#include <avr/interrupt.h>
#include "CIR_PROT.h"

void CIR_timer2_interrupt_init(){
	TCCR2 =(1<<WGM21)|(1<<CS20)|(1<<CS21);
     2e0:	8b e0       	ldi	r24, 0x0B	; 11
     2e2:	85 bd       	out	0x25, r24	; 37
	TIMSK |=(1<<OCIE2);
     2e4:	89 b7       	in	r24, 0x39	; 57
     2e6:	80 68       	ori	r24, 0x80	; 128
     2e8:	89 bf       	out	0x39, r24	; 57
	OCR2 =249;
     2ea:	89 ef       	ldi	r24, 0xF9	; 249
     2ec:	83 bd       	out	0x23, r24	; 35
	sei();
     2ee:	78 94       	sei
     2f0:	08 95       	ret

000002f2 <PWMA_OFF>:
void PWM_Delay_Mode_ONB(void)
{
	//TCCR1A |= (1 << COM1A1);
	TCCR1A |= (1 << COM1B1);
	//OCR1A = 255;
	OCR1B = 255;
     2f2:	8f b5       	in	r24, 0x2f	; 47
     2f4:	8f 77       	andi	r24, 0x7F	; 127
     2f6:	8f bd       	out	0x2f, r24	; 47
     2f8:	1b bc       	out	0x2b, r1	; 43
     2fa:	1a bc       	out	0x2a, r1	; 42
     2fc:	08 95       	ret

000002fe <PWMB_OFF>:
     2fe:	8f b5       	in	r24, 0x2f	; 47
     300:	8f 7d       	andi	r24, 0xDF	; 223
     302:	8f bd       	out	0x2f, r24	; 47
     304:	85 b5       	in	r24, 0x25	; 37
     306:	8f 7c       	andi	r24, 0xCF	; 207
     308:	85 bd       	out	0x25, r24	; 37
     30a:	19 bc       	out	0x29, r1	; 41
     30c:	18 bc       	out	0x28, r1	; 40
     30e:	13 bc       	out	0x23, r1	; 35
     310:	08 95       	ret

00000312 <PWM_dutyCycle_PWMB>:
     312:	2f ef       	ldi	r18, 0xFF	; 255
     314:	30 e0       	ldi	r19, 0x00	; 0
     316:	28 1b       	sub	r18, r24
     318:	31 09       	sbc	r19, r1
     31a:	39 bd       	out	0x29, r19	; 41
     31c:	28 bd       	out	0x28, r18	; 40
     31e:	80 95       	com	r24
     320:	83 bd       	out	0x23, r24	; 35
     322:	08 95       	ret

00000324 <PWM_dutyCycle_PWMA>:
     324:	90 e0       	ldi	r25, 0x00	; 0
     326:	9b bd       	out	0x2b, r25	; 43
     328:	8a bd       	out	0x2a, r24	; 42
     32a:	08 95       	ret

0000032c <Double_PWM_initialise>:
{
	//Duty cycle
	// 128 = 50%
	// 64  = 75%

	DDRB |= (1 << DDB1);
     32c:	b9 9a       	sbi	0x17, 1	; 23
	DDRB |= (1 << DDB2);
     32e:	ba 9a       	sbi	0x17, 2	; 23
	// set PWM for 50% duty cycle @ 8bit
	//OCR1A = 128;
	//OCR1B = 128;
	
	// set PWM for 75% duty cycle @ 8bit
	OCR1A = 64;
     330:	80 e4       	ldi	r24, 0x40	; 64
     332:	90 e0       	ldi	r25, 0x00	; 0
     334:	9b bd       	out	0x2b, r25	; 43
     336:	8a bd       	out	0x2a, r24	; 42
	OCR1B = 64;
     338:	99 bd       	out	0x29, r25	; 41
     33a:	88 bd       	out	0x28, r24	; 40

	OCR2 = 64;//PB3
     33c:	83 bd       	out	0x23, r24	; 35
	// set PWM for 100% duty cycle @ 8bit
	//OCR1A = 32;
	//OCR1B = 32;


	TCCR1A |= (1 << COM1A1);
     33e:	8f b5       	in	r24, 0x2f	; 47
     340:	80 68       	ori	r24, 0x80	; 128
     342:	8f bd       	out	0x2f, r24	; 47
	// set non-inverting mode
	TCCR1A |= (1 << COM1B1) ;
     344:	8f b5       	in	r24, 0x2f	; 47
     346:	80 62       	ori	r24, 0x20	; 32
     348:	8f bd       	out	0x2f, r24	; 47

	TCCR1A |= (1 << WGM10);
     34a:	8f b5       	in	r24, 0x2f	; 47
     34c:	81 60       	ori	r24, 0x01	; 1
     34e:	8f bd       	out	0x2f, r24	; 47
	TCCR1B |= (1 << WGM12);
     350:	8e b5       	in	r24, 0x2e	; 46
     352:	88 60       	ori	r24, 0x08	; 8
     354:	8e bd       	out	0x2e, r24	; 46
	// Set 8-bit fast PWM
	
	
	TCCR2 |=(1<<WGM20) |(1<<WGM21)| (1<<COM20)|(1<<COM21)|(1<<CS22) ;
     356:	85 b5       	in	r24, 0x25	; 37
     358:	8c 67       	ori	r24, 0x7C	; 124
     35a:	85 bd       	out	0x25, r24	; 37

	//TCCR1B |= (1 << CS10) | (1 << CS12); //1024 prescaler
	
	//TCCR1B |= (1 << CS12); // 256 prescaler
	
	TCCR1B |= (1 << CS10) | (1 << CS11); // 64 prescaler for 500 Hz
     35c:	8e b5       	in	r24, 0x2e	; 46
     35e:	83 60       	ori	r24, 0x03	; 3
     360:	8e bd       	out	0x2e, r24	; 46
     362:	08 95       	ret

00000364 <PWM_get_duty_cycle>:
	// set prescaler to 8 and starts PWM
	
}


uint8_t PWM_get_duty_cycle(uint8_t * str  ){
     364:	cf 93       	push	r28
     366:	df 93       	push	r29
     368:	00 d0       	rcall	.+0      	; 0x36a <PWM_get_duty_cycle+0x6>
     36a:	00 d0       	rcall	.+0      	; 0x36c <PWM_get_duty_cycle+0x8>
     36c:	1f 92       	push	r1
     36e:	cd b7       	in	r28, 0x3d	; 61
     370:	de b7       	in	r29, 0x3e	; 62
     372:	fc 01       	movw	r30, r24
     374:	32 97       	sbiw	r30, 0x02	; 2
	uint8_t *first , *second, *three, flage=0 , i=0;
	first = second = three= str;
	second++;
	three +=2;
	do{
		if(isdigit(*first)&&isdigit(*second) &&isdigit(*three)){
     376:	22 81       	ldd	r18, Z+2	; 0x02
     378:	82 2f       	mov	r24, r18
     37a:	90 e0       	ldi	r25, 0x00	; 0
     37c:	c0 97       	sbiw	r24, 0x30	; 48
     37e:	0a 97       	sbiw	r24, 0x0a	; 10
     380:	88 f4       	brcc	.+34     	; 0x3a4 <PWM_get_duty_cycle+0x40>
     382:	33 81       	ldd	r19, Z+3	; 0x03
     384:	83 2f       	mov	r24, r19
     386:	90 e0       	ldi	r25, 0x00	; 0
     388:	c0 97       	sbiw	r24, 0x30	; 48
     38a:	0a 97       	sbiw	r24, 0x0a	; 10
     38c:	98 f4       	brcc	.+38     	; 0x3b4 <PWM_get_duty_cycle+0x50>
     38e:	44 81       	ldd	r20, Z+4	; 0x04
     390:	84 2f       	mov	r24, r20
     392:	90 e0       	ldi	r25, 0x00	; 0
     394:	c0 97       	sbiw	r24, 0x30	; 48
     396:	0a 97       	sbiw	r24, 0x0a	; 10
     398:	88 f4       	brcc	.+34     	; 0x3bc <PWM_get_duty_cycle+0x58>
			pduty[i++]=*first;
     39a:	29 83       	std	Y+1, r18	; 0x01
			pduty[i++]=*second;
     39c:	3a 83       	std	Y+2, r19	; 0x02
			pduty[i++]=*three;
     39e:	4b 83       	std	Y+3, r20	; 0x03
			pduty[i]='\0';
     3a0:	1c 82       	std	Y+4, r1	; 0x04
			flage=1;
     3a2:	04 c0       	rjmp	.+8      	; 0x3ac <PWM_get_duty_cycle+0x48>
     3a4:	31 96       	adiw	r30, 0x01	; 1
     3a6:	e7 cf       	rjmp	.-50     	; 0x376 <PWM_get_duty_cycle+0x12>
			pduty[i++]=*first;
			pduty[i++]=*second;
			pduty[i]='\0';
			flage=1;
			}else if(((*(first-2)) ==':')&&isdigit(*first)){
			pduty[i++]=*first;
     3a8:	29 83       	std	Y+1, r18	; 0x01
			pduty[i]='\0';
     3aa:	1a 82       	std	Y+2, r1	; 0x02
			second++;
			three++;
			flage=0;
		}
	}while(!flage);
	duty =atoi(pduty);
     3ac:	ce 01       	movw	r24, r28
     3ae:	01 96       	adiw	r24, 0x01	; 1
     3b0:	aa d3       	rcall	.+1876   	; 0xb06 <atoi>
	return duty;
     3b2:	08 c0       	rjmp	.+16     	; 0x3c4 <PWM_get_duty_cycle+0x60>
			}else if(isdigit(*first)&&isdigit(*second)){
			pduty[i++]=*first;
			pduty[i++]=*second;
			pduty[i]='\0';
			flage=1;
			}else if(((*(first-2)) ==':')&&isdigit(*first)){
     3b4:	80 81       	ld	r24, Z
     3b6:	8a 33       	cpi	r24, 0x3A	; 58
     3b8:	a9 f7       	brne	.-22     	; 0x3a4 <PWM_get_duty_cycle+0x40>
     3ba:	f6 cf       	rjmp	.-20     	; 0x3a8 <PWM_get_duty_cycle+0x44>
			pduty[i++]=*second;
			pduty[i++]=*three;
			pduty[i]='\0';
			flage=1;
			}else if(isdigit(*first)&&isdigit(*second)){
			pduty[i++]=*first;
     3bc:	29 83       	std	Y+1, r18	; 0x01
			pduty[i++]=*second;
     3be:	3a 83       	std	Y+2, r19	; 0x02
			pduty[i]='\0';
     3c0:	1b 82       	std	Y+3, r1	; 0x03
			flage=1;
     3c2:	f4 cf       	rjmp	.-24     	; 0x3ac <PWM_get_duty_cycle+0x48>
			flage=0;
		}
	}while(!flage);
	duty =atoi(pduty);
	return duty;
}
     3c4:	0f 90       	pop	r0
     3c6:	0f 90       	pop	r0
     3c8:	0f 90       	pop	r0
     3ca:	0f 90       	pop	r0
     3cc:	0f 90       	pop	r0
     3ce:	df 91       	pop	r29
     3d0:	cf 91       	pop	r28
     3d2:	08 95       	ret

000003d4 <JSON_place_rmsvalue_in_jsonString>:
 */ 

#include <stdio.h>
#include <stdint.h>
#include "JSON_PROTOCOL.h"
void JSON_place_rmsvalue_in_jsonString(uint8_t *p_part1 , float *p_power , float *P_current , float *p_volt){
     3d4:	ef 92       	push	r14
     3d6:	ff 92       	push	r15
     3d8:	0f 93       	push	r16
     3da:	1f 93       	push	r17
     3dc:	cf 93       	push	r28
     3de:	df 93       	push	r29
     3e0:	c8 2f       	mov	r28, r24
     3e2:	d9 2f       	mov	r29, r25
     3e4:	8b 01       	movw	r16, r22
     3e6:	7a 01       	movw	r14, r20
	
	sprintf(p_part1 , "{\n\t\"3\":\n\t{\n\t\t\"mfc\":\n\t\t\t{\n\t\t\t\t\"req\":\"128\",\n\t\t\t\t\"cur\":\"123\"\n\t\t\t},\n\t\t\t\"ver\"\"1.2.3\",\n\t\t\t\"param\":\n\t\t\t{\n\t\t\t\t\"pwr\":\"%dW\"\n\t\t\t\t\"freq\":\"100HZ\"\n\t\t\t\t\"curr\":\"%dmA\"\n\t\t\t\t\"volt\":\"%dV\"\n\t\t\t},\n\t\t\t\"clr\":\"ew\",\n\t\t\t\"ew\":[\"cmprStalled\",\"pistonCollision\"]\n\t\t\t\"user\":",(int)*p_power  ,(int)*P_current , (int)*p_volt);
     3e8:	f9 01       	movw	r30, r18
     3ea:	60 81       	ld	r22, Z
     3ec:	71 81       	ldd	r23, Z+1	; 0x01
     3ee:	82 81       	ldd	r24, Z+2	; 0x02
     3f0:	93 81       	ldd	r25, Z+3	; 0x03
     3f2:	ec d1       	rcall	.+984    	; 0x7cc <__fixsfsi>
     3f4:	7f 93       	push	r23
     3f6:	6f 93       	push	r22
     3f8:	f7 01       	movw	r30, r14
     3fa:	60 81       	ld	r22, Z
     3fc:	71 81       	ldd	r23, Z+1	; 0x01
     3fe:	82 81       	ldd	r24, Z+2	; 0x02
     400:	93 81       	ldd	r25, Z+3	; 0x03
     402:	e4 d1       	rcall	.+968    	; 0x7cc <__fixsfsi>
     404:	7f 93       	push	r23
     406:	6f 93       	push	r22
     408:	f8 01       	movw	r30, r16
     40a:	60 81       	ld	r22, Z
     40c:	71 81       	ldd	r23, Z+1	; 0x01
     40e:	82 81       	ldd	r24, Z+2	; 0x02
     410:	93 81       	ldd	r25, Z+3	; 0x03
     412:	dc d1       	rcall	.+952    	; 0x7cc <__fixsfsi>
     414:	7f 93       	push	r23
     416:	6f 93       	push	r22
     418:	82 e6       	ldi	r24, 0x62	; 98
     41a:	90 e0       	ldi	r25, 0x00	; 0
     41c:	9f 93       	push	r25
     41e:	8f 93       	push	r24
     420:	df 93       	push	r29
     422:	cf 93       	push	r28
     424:	95 d3       	rcall	.+1834   	; 0xb50 <sprintf>
	
     426:	8d b7       	in	r24, 0x3d	; 61
     428:	9e b7       	in	r25, 0x3e	; 62
     42a:	0a 96       	adiw	r24, 0x0a	; 10
     42c:	0f b6       	in	r0, 0x3f	; 63
     42e:	f8 94       	cli
     430:	9e bf       	out	0x3e, r25	; 62
     432:	0f be       	out	0x3f, r0	; 63
     434:	8d bf       	out	0x3d, r24	; 61
     436:	df 91       	pop	r29
     438:	cf 91       	pop	r28
     43a:	1f 91       	pop	r17
     43c:	0f 91       	pop	r16
     43e:	ff 90       	pop	r15
     440:	ef 90       	pop	r14
     442:	08 95       	ret

00000444 <__vector_3>:
uint8_t PWM_duty_cycle=0;
uint8_t JSON_str_jsonpart1[260];
uint8_t *JSON_str_jsonpart2="\n\t\t\t{\n\t\t\t\t\"pistonCollision\": \"no\"\n\t\t\t}\n\t}\n}\n";

/*interrupt every 1 microsecond*/
ISR(TIMER2_COMP_vect){
     444:	1f 92       	push	r1
     446:	0f 92       	push	r0
     448:	0f b6       	in	r0, 0x3f	; 63
     44a:	0f 92       	push	r0
     44c:	11 24       	eor	r1, r1
     44e:	2f 93       	push	r18
     450:	3f 93       	push	r19
     452:	4f 93       	push	r20
     454:	5f 93       	push	r21
     456:	6f 93       	push	r22
     458:	7f 93       	push	r23
     45a:	8f 93       	push	r24
     45c:	9f 93       	push	r25
     45e:	af 93       	push	r26
     460:	bf 93       	push	r27
     462:	ef 93       	push	r30
     464:	ff 93       	push	r31
	if((currentrms/1000) < THRSSHOTCURRENT ){ //to make the current by mA
     466:	20 e0       	ldi	r18, 0x00	; 0
     468:	30 e0       	ldi	r19, 0x00	; 0
     46a:	4a e7       	ldi	r20, 0x7A	; 122
     46c:	54 e4       	ldi	r21, 0x44	; 68
     46e:	60 91 0f 02 	lds	r22, 0x020F	; 0x80020f <currentrms>
     472:	70 91 10 02 	lds	r23, 0x0210	; 0x800210 <currentrms+0x1>
     476:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <currentrms+0x2>
     47a:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <currentrms+0x3>
     47e:	3e d1       	rcall	.+636    	; 0x6fc <__divsf3>
     480:	20 e0       	ldi	r18, 0x00	; 0
     482:	30 e0       	ldi	r19, 0x00	; 0
     484:	46 e9       	ldi	r20, 0x96	; 150
     486:	53 e4       	ldi	r21, 0x43	; 67
     488:	35 d1       	rcall	.+618    	; 0x6f4 <__cmpsf2>
     48a:	88 23       	and	r24, r24
     48c:	2c f0       	brlt	.+10     	; 0x498 <__stack+0x39>
		//BY DEFAULT PWM WORK 
			//PWMA_ON();
			//PWMB_ON();
	}else{
			PWMA_OFF();
     48e:	31 df       	rcall	.-414    	; 0x2f2 <PWMA_OFF>
			PWMB_OFF();
     490:	36 df       	rcall	.-404    	; 0x2fe <PWMB_OFF>
			UART_sendString("PWMA,PWMA PINS IS CLOSED..THE CURRENT IS VERY HIGH\n");
     492:	84 e5       	ldi	r24, 0x54	; 84
     494:	91 e0       	ldi	r25, 0x01	; 1
     496:	89 d0       	rcall	.+274    	; 0x5aa <UART_sendString>
	}
}
     498:	ff 91       	pop	r31
     49a:	ef 91       	pop	r30
     49c:	bf 91       	pop	r27
     49e:	af 91       	pop	r26
     4a0:	9f 91       	pop	r25
     4a2:	8f 91       	pop	r24
     4a4:	7f 91       	pop	r23
     4a6:	6f 91       	pop	r22
     4a8:	5f 91       	pop	r21
     4aa:	4f 91       	pop	r20
     4ac:	3f 91       	pop	r19
     4ae:	2f 91       	pop	r18
     4b0:	0f 90       	pop	r0
     4b2:	0f be       	out	0x3f, r0	; 63
     4b4:	0f 90       	pop	r0
     4b6:	1f 90       	pop	r1
     4b8:	18 95       	reti

000004ba <main>:

int main(void)
{   
	/*initialize modules*/
	Double_PWM_initialise();
     4ba:	38 df       	rcall	.-400    	; 0x32c <Double_PWM_initialise>
	adc_init();
     4bc:	d0 dd       	rcall	.-1120   	; 0x5e <adc_init>
	uart_initialise();
     4be:	64 d0       	rcall	.+200    	; 0x588 <uart_initialise>
	/*here the circuit protection */
	CIR_timer2_interrupt_init();
     4c0:	0f df       	rcall	.-482    	; 0x2e0 <CIR_timer2_interrupt_init>
     4c2:	2f e7       	ldi	r18, 0x7F	; 127
     4c4:	88 e3       	ldi	r24, 0x38	; 56
     4c6:	91 e0       	ldi	r25, 0x01	; 1
     4c8:	21 50       	subi	r18, 0x01	; 1
     4ca:	80 40       	sbci	r24, 0x00	; 0
     4cc:	90 40       	sbci	r25, 0x00	; 0
     4ce:	e1 f7       	brne	.-8      	; 0x4c8 <main+0xe>
     4d0:	00 c0       	rjmp	.+0      	; 0x4d2 <main+0x18>
     4d2:	00 00       	nop
	_delay_ms(50);
	
	
 while(1){
	/*atmega send to putty that's micro is ready*//* send in form :{"3":{"mfc":{"req":"130"}}} */
	UART_sendString("UART IS READY .. SEND THE MESSAGE :\n");
     4d4:	88 e8       	ldi	r24, 0x88	; 136
     4d6:	91 e0       	ldi	r25, 0x01	; 1
     4d8:	68 d0       	rcall	.+208    	; 0x5aa <UART_sendString>
     4da:	2f e7       	ldi	r18, 0x7F	; 127
     4dc:	88 e3       	ldi	r24, 0x38	; 56
     4de:	91 e0       	ldi	r25, 0x01	; 1
     4e0:	21 50       	subi	r18, 0x01	; 1
     4e2:	80 40       	sbci	r24, 0x00	; 0
     4e4:	90 40       	sbci	r25, 0x00	; 0
     4e6:	e1 f7       	brne	.-8      	; 0x4e0 <main+0x26>
     4e8:	00 c0       	rjmp	.+0      	; 0x4ea <main+0x30>
     4ea:	00 00       	nop
	_delay_ms(50);
	/*receive message from putty and put it on buffer array */
	UART_receiveString(UART_str_buffer);
     4ec:	87 e5       	ldi	r24, 0x57	; 87
     4ee:	93 e0       	ldi	r25, 0x03	; 3
     4f0:	71 d0       	rcall	.+226    	; 0x5d4 <UART_receiveString>
     4f2:	2f e7       	ldi	r18, 0x7F	; 127
     4f4:	88 e3       	ldi	r24, 0x38	; 56
     4f6:	91 e0       	ldi	r25, 0x01	; 1
     4f8:	21 50       	subi	r18, 0x01	; 1
     4fa:	80 40       	sbci	r24, 0x00	; 0
     4fc:	90 40       	sbci	r25, 0x00	; 0
     4fe:	e1 f7       	brne	.-8      	; 0x4f8 <main+0x3e>
     500:	00 c0       	rjmp	.+0      	; 0x502 <main+0x48>
     502:	00 00       	nop
	_delay_ms(50);
	

	/*duty cycle from message*/
	PWM_duty_cycle = PWM_get_duty_cycle(UART_str_buffer);
     504:	87 e5       	ldi	r24, 0x57	; 87
     506:	93 e0       	ldi	r25, 0x03	; 3
     508:	2d df       	rcall	.-422    	; 0x364 <PWM_get_duty_cycle>
     50a:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
	
	
	/*put duty cycle for PWM*/
	PWM_dutyCycle_PWMA(PWM_duty_cycle);
     50e:	0a df       	rcall	.-492    	; 0x324 <PWM_dutyCycle_PWMA>
	PWM_dutyCycle_PWMB(PWM_duty_cycle);
     510:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     514:	fe de       	rcall	.-516    	; 0x312 <PWM_dutyCycle_PWMB>
	UART_sendString("PWMA,PWMA  WORK WITH DUTYCYCLE.\n");
     516:	8d ea       	ldi	r24, 0xAD	; 173
     518:	91 e0       	ldi	r25, 0x01	; 1
     51a:	47 d0       	rcall	.+142    	; 0x5aa <UART_sendString>
     51c:	2f e7       	ldi	r18, 0x7F	; 127
     51e:	88 e3       	ldi	r24, 0x38	; 56
     520:	91 e0       	ldi	r25, 0x01	; 1
     522:	21 50       	subi	r18, 0x01	; 1
     524:	80 40       	sbci	r24, 0x00	; 0
     526:	90 40       	sbci	r25, 0x00	; 0
     528:	e1 f7       	brne	.-8      	; 0x522 <main+0x68>
     52a:	00 c0       	rjmp	.+0      	; 0x52c <main+0x72>
     52c:	00 00       	nop
	_delay_ms(50);
	
	/*read the volt and current and power by ADC*/
	ADC_Read_calculate_Vrms_Irms_Prms(volt , current , power , &voltrms , &currentrms , &powerrms);
     52e:	0f 2e       	mov	r0, r31
     530:	fb e0       	ldi	r31, 0x0B	; 11
     532:	ef 2e       	mov	r14, r31
     534:	f2 e0       	ldi	r31, 0x02	; 2
     536:	ff 2e       	mov	r15, r31
     538:	f0 2d       	mov	r31, r0
     53a:	0f e0       	ldi	r16, 0x0F	; 15
     53c:	12 e0       	ldi	r17, 0x02	; 2
     53e:	23 e1       	ldi	r18, 0x13	; 19
     540:	32 e0       	ldi	r19, 0x02	; 2
     542:	47 e1       	ldi	r20, 0x17	; 23
     544:	52 e0       	ldi	r21, 0x02	; 2
     546:	6b e2       	ldi	r22, 0x2B	; 43
     548:	72 e0       	ldi	r23, 0x02	; 2
     54a:	83 e4       	ldi	r24, 0x43	; 67
     54c:	93 e0       	ldi	r25, 0x03	; 3
     54e:	a4 dd       	rcall	.-1208   	; 0x98 <ADC_Read_calculate_Vrms_Irms_Prms>
	/*place (volt,current ,power)RMS reading in json string*/
	JSON_place_rmsvalue_in_jsonString(JSON_str_jsonpart1 ,&powerrms , &currentrms  ,&voltrms );
     550:	23 e1       	ldi	r18, 0x13	; 19
     552:	32 e0       	ldi	r19, 0x02	; 2
     554:	a8 01       	movw	r20, r16
     556:	b7 01       	movw	r22, r14
     558:	8f e3       	ldi	r24, 0x3F	; 63
     55a:	92 e0       	ldi	r25, 0x02	; 2
     55c:	3b df       	rcall	.-394    	; 0x3d4 <JSON_place_rmsvalue_in_jsonString>
	
	/*send json string   to putty  */
	UART_sendString("JSON STRING:\n");
     55e:	8e ec       	ldi	r24, 0xCE	; 206
     560:	91 e0       	ldi	r25, 0x01	; 1
     562:	23 d0       	rcall	.+70     	; 0x5aa <UART_sendString>
	UART_sendString(JSON_str_jsonpart1);//frist part
     564:	8f e3       	ldi	r24, 0x3F	; 63
     566:	92 e0       	ldi	r25, 0x02	; 2
     568:	20 d0       	rcall	.+64     	; 0x5aa <UART_sendString>
	UART_sendString(JSON_str_jsonpart2);//second part
     56a:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     56e:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
     572:	1b d0       	rcall	.+54     	; 0x5aa <UART_sendString>
     574:	2f ef       	ldi	r18, 0xFF	; 255
     576:	84 e3       	ldi	r24, 0x34	; 52
     578:	9c e0       	ldi	r25, 0x0C	; 12
     57a:	21 50       	subi	r18, 0x01	; 1
     57c:	80 40       	sbci	r24, 0x00	; 0
     57e:	90 40       	sbci	r25, 0x00	; 0
     580:	e1 f7       	brne	.-8      	; 0x57a <main+0xc0>
     582:	00 c0       	rjmp	.+0      	; 0x584 <main+0xca>
     584:	00 00       	nop
     586:	a6 cf       	rjmp	.-180    	; 0x4d4 <main+0x1a>

00000588 <uart_initialise>:
		uart_transmit_byte(byte_array[i]);
		//uart_transmit_byte(32);
	}
	//uart_transmit_byte(10);
	
}
     588:	1b b8       	out	0x0b, r1	; 11
     58a:	88 e1       	ldi	r24, 0x18	; 24
     58c:	8a b9       	out	0x0a, r24	; 10
     58e:	86 e8       	ldi	r24, 0x86	; 134
     590:	80 bd       	out	0x20, r24	; 32
     592:	10 bc       	out	0x20, r1	; 32
     594:	83 e3       	ldi	r24, 0x33	; 51
     596:	89 b9       	out	0x09, r24	; 9
     598:	08 95       	ret

0000059a <uart_transmit_byte>:
     59a:	5d 9b       	sbis	0x0b, 5	; 11
     59c:	fe cf       	rjmp	.-4      	; 0x59a <uart_transmit_byte>
     59e:	8c b9       	out	0x0c, r24	; 12
     5a0:	08 95       	ret

000005a2 <UART_recieve_Byte>:
     5a2:	5f 9b       	sbis	0x0b, 7	; 11
     5a4:	fe cf       	rjmp	.-4      	; 0x5a2 <UART_recieve_Byte>
     5a6:	8c b1       	in	r24, 0x0c	; 12
     5a8:	08 95       	ret

000005aa <UART_sendString>:
void UART_sendString(const uint8_t *Str)
{
     5aa:	0f 93       	push	r16
     5ac:	1f 93       	push	r17
     5ae:	cf 93       	push	r28
     5b0:	fc 01       	movw	r30, r24
	uint8_t i = 0;
	while(Str[i] != '\0')
     5b2:	80 81       	ld	r24, Z
     5b4:	88 23       	and	r24, r24
     5b6:	51 f0       	breq	.+20     	; 0x5cc <UART_sendString+0x22>
     5b8:	8f 01       	movw	r16, r30
     5ba:	c0 e0       	ldi	r28, 0x00	; 0
	{
		uart_transmit_byte(Str[i]);
     5bc:	ee df       	rcall	.-36     	; 0x59a <uart_transmit_byte>
		i++;
     5be:	cf 5f       	subi	r28, 0xFF	; 255
	
}
void UART_sendString(const uint8_t *Str)
{
	uint8_t i = 0;
	while(Str[i] != '\0')
     5c0:	f8 01       	movw	r30, r16
     5c2:	ec 0f       	add	r30, r28
     5c4:	f1 1d       	adc	r31, r1
     5c6:	80 81       	ld	r24, Z
     5c8:	81 11       	cpse	r24, r1
     5ca:	f8 cf       	rjmp	.-16     	; 0x5bc <UART_sendString+0x12>
	{
		uart_transmit_byte(Str[i]);
		i++;
	}
	
}
     5cc:	cf 91       	pop	r28
     5ce:	1f 91       	pop	r17
     5d0:	0f 91       	pop	r16
     5d2:	08 95       	ret

000005d4 <UART_receiveString>:

void UART_receiveString(uint8_t *Str)
{
     5d4:	ef 92       	push	r14
     5d6:	ff 92       	push	r15
     5d8:	1f 93       	push	r17
     5da:	cf 93       	push	r28
     5dc:	df 93       	push	r29
     5de:	7c 01       	movw	r14, r24
	uint8_t i = 0;
	Str[i] = UART_recieve_Byte();
     5e0:	e0 df       	rcall	.-64     	; 0x5a2 <UART_recieve_Byte>
     5e2:	f7 01       	movw	r30, r14
     5e4:	80 83       	st	Z, r24
	while((Str[i-1] != '\n') && (Str[i] != '\r'))
     5e6:	31 97       	sbiw	r30, 0x01	; 1
     5e8:	90 81       	ld	r25, Z
     5ea:	9a 30       	cpi	r25, 0x0A	; 10
     5ec:	81 f0       	breq	.+32     	; 0x60e <UART_receiveString+0x3a>
     5ee:	8d 30       	cpi	r24, 0x0D	; 13
     5f0:	81 f0       	breq	.+32     	; 0x612 <UART_receiveString+0x3e>
     5f2:	10 e0       	ldi	r17, 0x00	; 0
	{
		i++;
     5f4:	1f 5f       	subi	r17, 0xFF	; 255
		Str[i] = UART_recieve_Byte();
     5f6:	e7 01       	movw	r28, r14
     5f8:	c1 0f       	add	r28, r17
     5fa:	d1 1d       	adc	r29, r1
     5fc:	d2 df       	rcall	.-92     	; 0x5a2 <UART_recieve_Byte>
     5fe:	88 83       	st	Y, r24

void UART_receiveString(uint8_t *Str)
{
	uint8_t i = 0;
	Str[i] = UART_recieve_Byte();
	while((Str[i-1] != '\n') && (Str[i] != '\r'))
     600:	21 97       	sbiw	r28, 0x01	; 1
     602:	98 81       	ld	r25, Y
     604:	9a 30       	cpi	r25, 0x0A	; 10
     606:	31 f0       	breq	.+12     	; 0x614 <UART_receiveString+0x40>
     608:	8d 30       	cpi	r24, 0x0D	; 13
     60a:	a1 f7       	brne	.-24     	; 0x5f4 <UART_receiveString+0x20>
     60c:	03 c0       	rjmp	.+6      	; 0x614 <UART_receiveString+0x40>
	
}

void UART_receiveString(uint8_t *Str)
{
	uint8_t i = 0;
     60e:	10 e0       	ldi	r17, 0x00	; 0
     610:	01 c0       	rjmp	.+2      	; 0x614 <UART_receiveString+0x40>
     612:	10 e0       	ldi	r17, 0x00	; 0
	while((Str[i-1] != '\n') && (Str[i] != '\r'))
	{
		i++;
		Str[i] = UART_recieve_Byte();
	}
	Str[--i] = '\0';
     614:	11 50       	subi	r17, 0x01	; 1
     616:	f7 01       	movw	r30, r14
     618:	e1 0f       	add	r30, r17
     61a:	f1 1d       	adc	r31, r1
     61c:	10 82       	st	Z, r1


}
     61e:	df 91       	pop	r29
     620:	cf 91       	pop	r28
     622:	1f 91       	pop	r17
     624:	ff 90       	pop	r15
     626:	ef 90       	pop	r14
     628:	08 95       	ret

0000062a <__subsf3>:
     62a:	50 58       	subi	r21, 0x80	; 128

0000062c <__addsf3>:
     62c:	bb 27       	eor	r27, r27
     62e:	aa 27       	eor	r26, r26
     630:	0e d0       	rcall	.+28     	; 0x64e <__addsf3x>
     632:	83 c1       	rjmp	.+774    	; 0x93a <__fp_round>
     634:	74 d1       	rcall	.+744    	; 0x91e <__fp_pscA>
     636:	30 f0       	brcs	.+12     	; 0x644 <__addsf3+0x18>
     638:	79 d1       	rcall	.+754    	; 0x92c <__fp_pscB>
     63a:	20 f0       	brcs	.+8      	; 0x644 <__addsf3+0x18>
     63c:	31 f4       	brne	.+12     	; 0x64a <__addsf3+0x1e>
     63e:	9f 3f       	cpi	r25, 0xFF	; 255
     640:	11 f4       	brne	.+4      	; 0x646 <__addsf3+0x1a>
     642:	1e f4       	brtc	.+6      	; 0x64a <__addsf3+0x1e>
     644:	69 c1       	rjmp	.+722    	; 0x918 <__fp_nan>
     646:	0e f4       	brtc	.+2      	; 0x64a <__addsf3+0x1e>
     648:	e0 95       	com	r30
     64a:	e7 fb       	bst	r30, 7
     64c:	51 c1       	rjmp	.+674    	; 0x8f0 <__fp_inf>

0000064e <__addsf3x>:
     64e:	e9 2f       	mov	r30, r25
     650:	85 d1       	rcall	.+778    	; 0x95c <__fp_split3>
     652:	80 f3       	brcs	.-32     	; 0x634 <__addsf3+0x8>
     654:	ba 17       	cp	r27, r26
     656:	62 07       	cpc	r22, r18
     658:	73 07       	cpc	r23, r19
     65a:	84 07       	cpc	r24, r20
     65c:	95 07       	cpc	r25, r21
     65e:	18 f0       	brcs	.+6      	; 0x666 <__addsf3x+0x18>
     660:	71 f4       	brne	.+28     	; 0x67e <__addsf3x+0x30>
     662:	9e f5       	brtc	.+102    	; 0x6ca <__addsf3x+0x7c>
     664:	9d c1       	rjmp	.+826    	; 0x9a0 <__fp_zero>
     666:	0e f4       	brtc	.+2      	; 0x66a <__addsf3x+0x1c>
     668:	e0 95       	com	r30
     66a:	0b 2e       	mov	r0, r27
     66c:	ba 2f       	mov	r27, r26
     66e:	a0 2d       	mov	r26, r0
     670:	0b 01       	movw	r0, r22
     672:	b9 01       	movw	r22, r18
     674:	90 01       	movw	r18, r0
     676:	0c 01       	movw	r0, r24
     678:	ca 01       	movw	r24, r20
     67a:	a0 01       	movw	r20, r0
     67c:	11 24       	eor	r1, r1
     67e:	ff 27       	eor	r31, r31
     680:	59 1b       	sub	r21, r25
     682:	99 f0       	breq	.+38     	; 0x6aa <__addsf3x+0x5c>
     684:	59 3f       	cpi	r21, 0xF9	; 249
     686:	50 f4       	brcc	.+20     	; 0x69c <__addsf3x+0x4e>
     688:	50 3e       	cpi	r21, 0xE0	; 224
     68a:	68 f1       	brcs	.+90     	; 0x6e6 <__addsf3x+0x98>
     68c:	1a 16       	cp	r1, r26
     68e:	f0 40       	sbci	r31, 0x00	; 0
     690:	a2 2f       	mov	r26, r18
     692:	23 2f       	mov	r18, r19
     694:	34 2f       	mov	r19, r20
     696:	44 27       	eor	r20, r20
     698:	58 5f       	subi	r21, 0xF8	; 248
     69a:	f3 cf       	rjmp	.-26     	; 0x682 <__addsf3x+0x34>
     69c:	46 95       	lsr	r20
     69e:	37 95       	ror	r19
     6a0:	27 95       	ror	r18
     6a2:	a7 95       	ror	r26
     6a4:	f0 40       	sbci	r31, 0x00	; 0
     6a6:	53 95       	inc	r21
     6a8:	c9 f7       	brne	.-14     	; 0x69c <__addsf3x+0x4e>
     6aa:	7e f4       	brtc	.+30     	; 0x6ca <__addsf3x+0x7c>
     6ac:	1f 16       	cp	r1, r31
     6ae:	ba 0b       	sbc	r27, r26
     6b0:	62 0b       	sbc	r22, r18
     6b2:	73 0b       	sbc	r23, r19
     6b4:	84 0b       	sbc	r24, r20
     6b6:	ba f0       	brmi	.+46     	; 0x6e6 <__addsf3x+0x98>
     6b8:	91 50       	subi	r25, 0x01	; 1
     6ba:	a1 f0       	breq	.+40     	; 0x6e4 <__addsf3x+0x96>
     6bc:	ff 0f       	add	r31, r31
     6be:	bb 1f       	adc	r27, r27
     6c0:	66 1f       	adc	r22, r22
     6c2:	77 1f       	adc	r23, r23
     6c4:	88 1f       	adc	r24, r24
     6c6:	c2 f7       	brpl	.-16     	; 0x6b8 <__addsf3x+0x6a>
     6c8:	0e c0       	rjmp	.+28     	; 0x6e6 <__addsf3x+0x98>
     6ca:	ba 0f       	add	r27, r26
     6cc:	62 1f       	adc	r22, r18
     6ce:	73 1f       	adc	r23, r19
     6d0:	84 1f       	adc	r24, r20
     6d2:	48 f4       	brcc	.+18     	; 0x6e6 <__addsf3x+0x98>
     6d4:	87 95       	ror	r24
     6d6:	77 95       	ror	r23
     6d8:	67 95       	ror	r22
     6da:	b7 95       	ror	r27
     6dc:	f7 95       	ror	r31
     6de:	9e 3f       	cpi	r25, 0xFE	; 254
     6e0:	08 f0       	brcs	.+2      	; 0x6e4 <__addsf3x+0x96>
     6e2:	b3 cf       	rjmp	.-154    	; 0x64a <__addsf3+0x1e>
     6e4:	93 95       	inc	r25
     6e6:	88 0f       	add	r24, r24
     6e8:	08 f0       	brcs	.+2      	; 0x6ec <__addsf3x+0x9e>
     6ea:	99 27       	eor	r25, r25
     6ec:	ee 0f       	add	r30, r30
     6ee:	97 95       	ror	r25
     6f0:	87 95       	ror	r24
     6f2:	08 95       	ret

000006f4 <__cmpsf2>:
     6f4:	d9 d0       	rcall	.+434    	; 0x8a8 <__fp_cmp>
     6f6:	08 f4       	brcc	.+2      	; 0x6fa <__cmpsf2+0x6>
     6f8:	81 e0       	ldi	r24, 0x01	; 1
     6fa:	08 95       	ret

000006fc <__divsf3>:
     6fc:	0c d0       	rcall	.+24     	; 0x716 <__divsf3x>
     6fe:	1d c1       	rjmp	.+570    	; 0x93a <__fp_round>
     700:	15 d1       	rcall	.+554    	; 0x92c <__fp_pscB>
     702:	40 f0       	brcs	.+16     	; 0x714 <__divsf3+0x18>
     704:	0c d1       	rcall	.+536    	; 0x91e <__fp_pscA>
     706:	30 f0       	brcs	.+12     	; 0x714 <__divsf3+0x18>
     708:	21 f4       	brne	.+8      	; 0x712 <__divsf3+0x16>
     70a:	5f 3f       	cpi	r21, 0xFF	; 255
     70c:	19 f0       	breq	.+6      	; 0x714 <__divsf3+0x18>
     70e:	f0 c0       	rjmp	.+480    	; 0x8f0 <__fp_inf>
     710:	51 11       	cpse	r21, r1
     712:	47 c1       	rjmp	.+654    	; 0x9a2 <__fp_szero>
     714:	01 c1       	rjmp	.+514    	; 0x918 <__fp_nan>

00000716 <__divsf3x>:
     716:	22 d1       	rcall	.+580    	; 0x95c <__fp_split3>
     718:	98 f3       	brcs	.-26     	; 0x700 <__divsf3+0x4>

0000071a <__divsf3_pse>:
     71a:	99 23       	and	r25, r25
     71c:	c9 f3       	breq	.-14     	; 0x710 <__divsf3+0x14>
     71e:	55 23       	and	r21, r21
     720:	b1 f3       	breq	.-20     	; 0x70e <__divsf3+0x12>
     722:	95 1b       	sub	r25, r21
     724:	55 0b       	sbc	r21, r21
     726:	bb 27       	eor	r27, r27
     728:	aa 27       	eor	r26, r26
     72a:	62 17       	cp	r22, r18
     72c:	73 07       	cpc	r23, r19
     72e:	84 07       	cpc	r24, r20
     730:	38 f0       	brcs	.+14     	; 0x740 <__divsf3_pse+0x26>
     732:	9f 5f       	subi	r25, 0xFF	; 255
     734:	5f 4f       	sbci	r21, 0xFF	; 255
     736:	22 0f       	add	r18, r18
     738:	33 1f       	adc	r19, r19
     73a:	44 1f       	adc	r20, r20
     73c:	aa 1f       	adc	r26, r26
     73e:	a9 f3       	breq	.-22     	; 0x72a <__divsf3_pse+0x10>
     740:	33 d0       	rcall	.+102    	; 0x7a8 <__divsf3_pse+0x8e>
     742:	0e 2e       	mov	r0, r30
     744:	3a f0       	brmi	.+14     	; 0x754 <__divsf3_pse+0x3a>
     746:	e0 e8       	ldi	r30, 0x80	; 128
     748:	30 d0       	rcall	.+96     	; 0x7aa <__divsf3_pse+0x90>
     74a:	91 50       	subi	r25, 0x01	; 1
     74c:	50 40       	sbci	r21, 0x00	; 0
     74e:	e6 95       	lsr	r30
     750:	00 1c       	adc	r0, r0
     752:	ca f7       	brpl	.-14     	; 0x746 <__divsf3_pse+0x2c>
     754:	29 d0       	rcall	.+82     	; 0x7a8 <__divsf3_pse+0x8e>
     756:	fe 2f       	mov	r31, r30
     758:	27 d0       	rcall	.+78     	; 0x7a8 <__divsf3_pse+0x8e>
     75a:	66 0f       	add	r22, r22
     75c:	77 1f       	adc	r23, r23
     75e:	88 1f       	adc	r24, r24
     760:	bb 1f       	adc	r27, r27
     762:	26 17       	cp	r18, r22
     764:	37 07       	cpc	r19, r23
     766:	48 07       	cpc	r20, r24
     768:	ab 07       	cpc	r26, r27
     76a:	b0 e8       	ldi	r27, 0x80	; 128
     76c:	09 f0       	breq	.+2      	; 0x770 <__divsf3_pse+0x56>
     76e:	bb 0b       	sbc	r27, r27
     770:	80 2d       	mov	r24, r0
     772:	bf 01       	movw	r22, r30
     774:	ff 27       	eor	r31, r31
     776:	93 58       	subi	r25, 0x83	; 131
     778:	5f 4f       	sbci	r21, 0xFF	; 255
     77a:	2a f0       	brmi	.+10     	; 0x786 <__divsf3_pse+0x6c>
     77c:	9e 3f       	cpi	r25, 0xFE	; 254
     77e:	51 05       	cpc	r21, r1
     780:	68 f0       	brcs	.+26     	; 0x79c <__divsf3_pse+0x82>
     782:	b6 c0       	rjmp	.+364    	; 0x8f0 <__fp_inf>
     784:	0e c1       	rjmp	.+540    	; 0x9a2 <__fp_szero>
     786:	5f 3f       	cpi	r21, 0xFF	; 255
     788:	ec f3       	brlt	.-6      	; 0x784 <__divsf3_pse+0x6a>
     78a:	98 3e       	cpi	r25, 0xE8	; 232
     78c:	dc f3       	brlt	.-10     	; 0x784 <__divsf3_pse+0x6a>
     78e:	86 95       	lsr	r24
     790:	77 95       	ror	r23
     792:	67 95       	ror	r22
     794:	b7 95       	ror	r27
     796:	f7 95       	ror	r31
     798:	9f 5f       	subi	r25, 0xFF	; 255
     79a:	c9 f7       	brne	.-14     	; 0x78e <__divsf3_pse+0x74>
     79c:	88 0f       	add	r24, r24
     79e:	91 1d       	adc	r25, r1
     7a0:	96 95       	lsr	r25
     7a2:	87 95       	ror	r24
     7a4:	97 f9       	bld	r25, 7
     7a6:	08 95       	ret
     7a8:	e1 e0       	ldi	r30, 0x01	; 1
     7aa:	66 0f       	add	r22, r22
     7ac:	77 1f       	adc	r23, r23
     7ae:	88 1f       	adc	r24, r24
     7b0:	bb 1f       	adc	r27, r27
     7b2:	62 17       	cp	r22, r18
     7b4:	73 07       	cpc	r23, r19
     7b6:	84 07       	cpc	r24, r20
     7b8:	ba 07       	cpc	r27, r26
     7ba:	20 f0       	brcs	.+8      	; 0x7c4 <__divsf3_pse+0xaa>
     7bc:	62 1b       	sub	r22, r18
     7be:	73 0b       	sbc	r23, r19
     7c0:	84 0b       	sbc	r24, r20
     7c2:	ba 0b       	sbc	r27, r26
     7c4:	ee 1f       	adc	r30, r30
     7c6:	88 f7       	brcc	.-30     	; 0x7aa <__divsf3_pse+0x90>
     7c8:	e0 95       	com	r30
     7ca:	08 95       	ret

000007cc <__fixsfsi>:
     7cc:	04 d0       	rcall	.+8      	; 0x7d6 <__fixunssfsi>
     7ce:	68 94       	set
     7d0:	b1 11       	cpse	r27, r1
     7d2:	e7 c0       	rjmp	.+462    	; 0x9a2 <__fp_szero>
     7d4:	08 95       	ret

000007d6 <__fixunssfsi>:
     7d6:	ca d0       	rcall	.+404    	; 0x96c <__fp_splitA>
     7d8:	88 f0       	brcs	.+34     	; 0x7fc <__fixunssfsi+0x26>
     7da:	9f 57       	subi	r25, 0x7F	; 127
     7dc:	90 f0       	brcs	.+36     	; 0x802 <__fixunssfsi+0x2c>
     7de:	b9 2f       	mov	r27, r25
     7e0:	99 27       	eor	r25, r25
     7e2:	b7 51       	subi	r27, 0x17	; 23
     7e4:	a0 f0       	brcs	.+40     	; 0x80e <__fixunssfsi+0x38>
     7e6:	d1 f0       	breq	.+52     	; 0x81c <__fixunssfsi+0x46>
     7e8:	66 0f       	add	r22, r22
     7ea:	77 1f       	adc	r23, r23
     7ec:	88 1f       	adc	r24, r24
     7ee:	99 1f       	adc	r25, r25
     7f0:	1a f0       	brmi	.+6      	; 0x7f8 <__fixunssfsi+0x22>
     7f2:	ba 95       	dec	r27
     7f4:	c9 f7       	brne	.-14     	; 0x7e8 <__fixunssfsi+0x12>
     7f6:	12 c0       	rjmp	.+36     	; 0x81c <__fixunssfsi+0x46>
     7f8:	b1 30       	cpi	r27, 0x01	; 1
     7fa:	81 f0       	breq	.+32     	; 0x81c <__fixunssfsi+0x46>
     7fc:	d1 d0       	rcall	.+418    	; 0x9a0 <__fp_zero>
     7fe:	b1 e0       	ldi	r27, 0x01	; 1
     800:	08 95       	ret
     802:	ce c0       	rjmp	.+412    	; 0x9a0 <__fp_zero>
     804:	67 2f       	mov	r22, r23
     806:	78 2f       	mov	r23, r24
     808:	88 27       	eor	r24, r24
     80a:	b8 5f       	subi	r27, 0xF8	; 248
     80c:	39 f0       	breq	.+14     	; 0x81c <__fixunssfsi+0x46>
     80e:	b9 3f       	cpi	r27, 0xF9	; 249
     810:	cc f3       	brlt	.-14     	; 0x804 <__fixunssfsi+0x2e>
     812:	86 95       	lsr	r24
     814:	77 95       	ror	r23
     816:	67 95       	ror	r22
     818:	b3 95       	inc	r27
     81a:	d9 f7       	brne	.-10     	; 0x812 <__fixunssfsi+0x3c>
     81c:	3e f4       	brtc	.+14     	; 0x82c <__fixunssfsi+0x56>
     81e:	90 95       	com	r25
     820:	80 95       	com	r24
     822:	70 95       	com	r23
     824:	61 95       	neg	r22
     826:	7f 4f       	sbci	r23, 0xFF	; 255
     828:	8f 4f       	sbci	r24, 0xFF	; 255
     82a:	9f 4f       	sbci	r25, 0xFF	; 255
     82c:	08 95       	ret

0000082e <__floatunsisf>:
     82e:	e8 94       	clt
     830:	09 c0       	rjmp	.+18     	; 0x844 <__floatsisf+0x12>

00000832 <__floatsisf>:
     832:	97 fb       	bst	r25, 7
     834:	3e f4       	brtc	.+14     	; 0x844 <__floatsisf+0x12>
     836:	90 95       	com	r25
     838:	80 95       	com	r24
     83a:	70 95       	com	r23
     83c:	61 95       	neg	r22
     83e:	7f 4f       	sbci	r23, 0xFF	; 255
     840:	8f 4f       	sbci	r24, 0xFF	; 255
     842:	9f 4f       	sbci	r25, 0xFF	; 255
     844:	99 23       	and	r25, r25
     846:	a9 f0       	breq	.+42     	; 0x872 <__floatsisf+0x40>
     848:	f9 2f       	mov	r31, r25
     84a:	96 e9       	ldi	r25, 0x96	; 150
     84c:	bb 27       	eor	r27, r27
     84e:	93 95       	inc	r25
     850:	f6 95       	lsr	r31
     852:	87 95       	ror	r24
     854:	77 95       	ror	r23
     856:	67 95       	ror	r22
     858:	b7 95       	ror	r27
     85a:	f1 11       	cpse	r31, r1
     85c:	f8 cf       	rjmp	.-16     	; 0x84e <__floatsisf+0x1c>
     85e:	fa f4       	brpl	.+62     	; 0x89e <__floatsisf+0x6c>
     860:	bb 0f       	add	r27, r27
     862:	11 f4       	brne	.+4      	; 0x868 <__floatsisf+0x36>
     864:	60 ff       	sbrs	r22, 0
     866:	1b c0       	rjmp	.+54     	; 0x89e <__floatsisf+0x6c>
     868:	6f 5f       	subi	r22, 0xFF	; 255
     86a:	7f 4f       	sbci	r23, 0xFF	; 255
     86c:	8f 4f       	sbci	r24, 0xFF	; 255
     86e:	9f 4f       	sbci	r25, 0xFF	; 255
     870:	16 c0       	rjmp	.+44     	; 0x89e <__floatsisf+0x6c>
     872:	88 23       	and	r24, r24
     874:	11 f0       	breq	.+4      	; 0x87a <__floatsisf+0x48>
     876:	96 e9       	ldi	r25, 0x96	; 150
     878:	11 c0       	rjmp	.+34     	; 0x89c <__floatsisf+0x6a>
     87a:	77 23       	and	r23, r23
     87c:	21 f0       	breq	.+8      	; 0x886 <__floatsisf+0x54>
     87e:	9e e8       	ldi	r25, 0x8E	; 142
     880:	87 2f       	mov	r24, r23
     882:	76 2f       	mov	r23, r22
     884:	05 c0       	rjmp	.+10     	; 0x890 <__floatsisf+0x5e>
     886:	66 23       	and	r22, r22
     888:	71 f0       	breq	.+28     	; 0x8a6 <__floatsisf+0x74>
     88a:	96 e8       	ldi	r25, 0x86	; 134
     88c:	86 2f       	mov	r24, r22
     88e:	70 e0       	ldi	r23, 0x00	; 0
     890:	60 e0       	ldi	r22, 0x00	; 0
     892:	2a f0       	brmi	.+10     	; 0x89e <__floatsisf+0x6c>
     894:	9a 95       	dec	r25
     896:	66 0f       	add	r22, r22
     898:	77 1f       	adc	r23, r23
     89a:	88 1f       	adc	r24, r24
     89c:	da f7       	brpl	.-10     	; 0x894 <__floatsisf+0x62>
     89e:	88 0f       	add	r24, r24
     8a0:	96 95       	lsr	r25
     8a2:	87 95       	ror	r24
     8a4:	97 f9       	bld	r25, 7
     8a6:	08 95       	ret

000008a8 <__fp_cmp>:
     8a8:	99 0f       	add	r25, r25
     8aa:	00 08       	sbc	r0, r0
     8ac:	55 0f       	add	r21, r21
     8ae:	aa 0b       	sbc	r26, r26
     8b0:	e0 e8       	ldi	r30, 0x80	; 128
     8b2:	fe ef       	ldi	r31, 0xFE	; 254
     8b4:	16 16       	cp	r1, r22
     8b6:	17 06       	cpc	r1, r23
     8b8:	e8 07       	cpc	r30, r24
     8ba:	f9 07       	cpc	r31, r25
     8bc:	c0 f0       	brcs	.+48     	; 0x8ee <__fp_cmp+0x46>
     8be:	12 16       	cp	r1, r18
     8c0:	13 06       	cpc	r1, r19
     8c2:	e4 07       	cpc	r30, r20
     8c4:	f5 07       	cpc	r31, r21
     8c6:	98 f0       	brcs	.+38     	; 0x8ee <__fp_cmp+0x46>
     8c8:	62 1b       	sub	r22, r18
     8ca:	73 0b       	sbc	r23, r19
     8cc:	84 0b       	sbc	r24, r20
     8ce:	95 0b       	sbc	r25, r21
     8d0:	39 f4       	brne	.+14     	; 0x8e0 <__fp_cmp+0x38>
     8d2:	0a 26       	eor	r0, r26
     8d4:	61 f0       	breq	.+24     	; 0x8ee <__fp_cmp+0x46>
     8d6:	23 2b       	or	r18, r19
     8d8:	24 2b       	or	r18, r20
     8da:	25 2b       	or	r18, r21
     8dc:	21 f4       	brne	.+8      	; 0x8e6 <__fp_cmp+0x3e>
     8de:	08 95       	ret
     8e0:	0a 26       	eor	r0, r26
     8e2:	09 f4       	brne	.+2      	; 0x8e6 <__fp_cmp+0x3e>
     8e4:	a1 40       	sbci	r26, 0x01	; 1
     8e6:	a6 95       	lsr	r26
     8e8:	8f ef       	ldi	r24, 0xFF	; 255
     8ea:	81 1d       	adc	r24, r1
     8ec:	81 1d       	adc	r24, r1
     8ee:	08 95       	ret

000008f0 <__fp_inf>:
     8f0:	97 f9       	bld	r25, 7
     8f2:	9f 67       	ori	r25, 0x7F	; 127
     8f4:	80 e8       	ldi	r24, 0x80	; 128
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	60 e0       	ldi	r22, 0x00	; 0
     8fa:	08 95       	ret

000008fc <__fp_mpack>:
     8fc:	9f 3f       	cpi	r25, 0xFF	; 255
     8fe:	31 f0       	breq	.+12     	; 0x90c <__fp_mpack_finite+0xc>

00000900 <__fp_mpack_finite>:
     900:	91 50       	subi	r25, 0x01	; 1
     902:	20 f4       	brcc	.+8      	; 0x90c <__fp_mpack_finite+0xc>
     904:	87 95       	ror	r24
     906:	77 95       	ror	r23
     908:	67 95       	ror	r22
     90a:	b7 95       	ror	r27
     90c:	88 0f       	add	r24, r24
     90e:	91 1d       	adc	r25, r1
     910:	96 95       	lsr	r25
     912:	87 95       	ror	r24
     914:	97 f9       	bld	r25, 7
     916:	08 95       	ret

00000918 <__fp_nan>:
     918:	9f ef       	ldi	r25, 0xFF	; 255
     91a:	80 ec       	ldi	r24, 0xC0	; 192
     91c:	08 95       	ret

0000091e <__fp_pscA>:
     91e:	00 24       	eor	r0, r0
     920:	0a 94       	dec	r0
     922:	16 16       	cp	r1, r22
     924:	17 06       	cpc	r1, r23
     926:	18 06       	cpc	r1, r24
     928:	09 06       	cpc	r0, r25
     92a:	08 95       	ret

0000092c <__fp_pscB>:
     92c:	00 24       	eor	r0, r0
     92e:	0a 94       	dec	r0
     930:	12 16       	cp	r1, r18
     932:	13 06       	cpc	r1, r19
     934:	14 06       	cpc	r1, r20
     936:	05 06       	cpc	r0, r21
     938:	08 95       	ret

0000093a <__fp_round>:
     93a:	09 2e       	mov	r0, r25
     93c:	03 94       	inc	r0
     93e:	00 0c       	add	r0, r0
     940:	11 f4       	brne	.+4      	; 0x946 <__fp_round+0xc>
     942:	88 23       	and	r24, r24
     944:	52 f0       	brmi	.+20     	; 0x95a <__fp_round+0x20>
     946:	bb 0f       	add	r27, r27
     948:	40 f4       	brcc	.+16     	; 0x95a <__fp_round+0x20>
     94a:	bf 2b       	or	r27, r31
     94c:	11 f4       	brne	.+4      	; 0x952 <__fp_round+0x18>
     94e:	60 ff       	sbrs	r22, 0
     950:	04 c0       	rjmp	.+8      	; 0x95a <__fp_round+0x20>
     952:	6f 5f       	subi	r22, 0xFF	; 255
     954:	7f 4f       	sbci	r23, 0xFF	; 255
     956:	8f 4f       	sbci	r24, 0xFF	; 255
     958:	9f 4f       	sbci	r25, 0xFF	; 255
     95a:	08 95       	ret

0000095c <__fp_split3>:
     95c:	57 fd       	sbrc	r21, 7
     95e:	90 58       	subi	r25, 0x80	; 128
     960:	44 0f       	add	r20, r20
     962:	55 1f       	adc	r21, r21
     964:	59 f0       	breq	.+22     	; 0x97c <__fp_splitA+0x10>
     966:	5f 3f       	cpi	r21, 0xFF	; 255
     968:	71 f0       	breq	.+28     	; 0x986 <__fp_splitA+0x1a>
     96a:	47 95       	ror	r20

0000096c <__fp_splitA>:
     96c:	88 0f       	add	r24, r24
     96e:	97 fb       	bst	r25, 7
     970:	99 1f       	adc	r25, r25
     972:	61 f0       	breq	.+24     	; 0x98c <__fp_splitA+0x20>
     974:	9f 3f       	cpi	r25, 0xFF	; 255
     976:	79 f0       	breq	.+30     	; 0x996 <__fp_splitA+0x2a>
     978:	87 95       	ror	r24
     97a:	08 95       	ret
     97c:	12 16       	cp	r1, r18
     97e:	13 06       	cpc	r1, r19
     980:	14 06       	cpc	r1, r20
     982:	55 1f       	adc	r21, r21
     984:	f2 cf       	rjmp	.-28     	; 0x96a <__fp_split3+0xe>
     986:	46 95       	lsr	r20
     988:	f1 df       	rcall	.-30     	; 0x96c <__fp_splitA>
     98a:	08 c0       	rjmp	.+16     	; 0x99c <__fp_splitA+0x30>
     98c:	16 16       	cp	r1, r22
     98e:	17 06       	cpc	r1, r23
     990:	18 06       	cpc	r1, r24
     992:	99 1f       	adc	r25, r25
     994:	f1 cf       	rjmp	.-30     	; 0x978 <__fp_splitA+0xc>
     996:	86 95       	lsr	r24
     998:	71 05       	cpc	r23, r1
     99a:	61 05       	cpc	r22, r1
     99c:	08 94       	sec
     99e:	08 95       	ret

000009a0 <__fp_zero>:
     9a0:	e8 94       	clt

000009a2 <__fp_szero>:
     9a2:	bb 27       	eor	r27, r27
     9a4:	66 27       	eor	r22, r22
     9a6:	77 27       	eor	r23, r23
     9a8:	cb 01       	movw	r24, r22
     9aa:	97 f9       	bld	r25, 7
     9ac:	08 95       	ret

000009ae <__mulsf3>:
     9ae:	0b d0       	rcall	.+22     	; 0x9c6 <__mulsf3x>
     9b0:	c4 cf       	rjmp	.-120    	; 0x93a <__fp_round>
     9b2:	b5 df       	rcall	.-150    	; 0x91e <__fp_pscA>
     9b4:	28 f0       	brcs	.+10     	; 0x9c0 <__mulsf3+0x12>
     9b6:	ba df       	rcall	.-140    	; 0x92c <__fp_pscB>
     9b8:	18 f0       	brcs	.+6      	; 0x9c0 <__mulsf3+0x12>
     9ba:	95 23       	and	r25, r21
     9bc:	09 f0       	breq	.+2      	; 0x9c0 <__mulsf3+0x12>
     9be:	98 cf       	rjmp	.-208    	; 0x8f0 <__fp_inf>
     9c0:	ab cf       	rjmp	.-170    	; 0x918 <__fp_nan>
     9c2:	11 24       	eor	r1, r1
     9c4:	ee cf       	rjmp	.-36     	; 0x9a2 <__fp_szero>

000009c6 <__mulsf3x>:
     9c6:	ca df       	rcall	.-108    	; 0x95c <__fp_split3>
     9c8:	a0 f3       	brcs	.-24     	; 0x9b2 <__mulsf3+0x4>

000009ca <__mulsf3_pse>:
     9ca:	95 9f       	mul	r25, r21
     9cc:	d1 f3       	breq	.-12     	; 0x9c2 <__mulsf3+0x14>
     9ce:	95 0f       	add	r25, r21
     9d0:	50 e0       	ldi	r21, 0x00	; 0
     9d2:	55 1f       	adc	r21, r21
     9d4:	62 9f       	mul	r22, r18
     9d6:	f0 01       	movw	r30, r0
     9d8:	72 9f       	mul	r23, r18
     9da:	bb 27       	eor	r27, r27
     9dc:	f0 0d       	add	r31, r0
     9de:	b1 1d       	adc	r27, r1
     9e0:	63 9f       	mul	r22, r19
     9e2:	aa 27       	eor	r26, r26
     9e4:	f0 0d       	add	r31, r0
     9e6:	b1 1d       	adc	r27, r1
     9e8:	aa 1f       	adc	r26, r26
     9ea:	64 9f       	mul	r22, r20
     9ec:	66 27       	eor	r22, r22
     9ee:	b0 0d       	add	r27, r0
     9f0:	a1 1d       	adc	r26, r1
     9f2:	66 1f       	adc	r22, r22
     9f4:	82 9f       	mul	r24, r18
     9f6:	22 27       	eor	r18, r18
     9f8:	b0 0d       	add	r27, r0
     9fa:	a1 1d       	adc	r26, r1
     9fc:	62 1f       	adc	r22, r18
     9fe:	73 9f       	mul	r23, r19
     a00:	b0 0d       	add	r27, r0
     a02:	a1 1d       	adc	r26, r1
     a04:	62 1f       	adc	r22, r18
     a06:	83 9f       	mul	r24, r19
     a08:	a0 0d       	add	r26, r0
     a0a:	61 1d       	adc	r22, r1
     a0c:	22 1f       	adc	r18, r18
     a0e:	74 9f       	mul	r23, r20
     a10:	33 27       	eor	r19, r19
     a12:	a0 0d       	add	r26, r0
     a14:	61 1d       	adc	r22, r1
     a16:	23 1f       	adc	r18, r19
     a18:	84 9f       	mul	r24, r20
     a1a:	60 0d       	add	r22, r0
     a1c:	21 1d       	adc	r18, r1
     a1e:	82 2f       	mov	r24, r18
     a20:	76 2f       	mov	r23, r22
     a22:	6a 2f       	mov	r22, r26
     a24:	11 24       	eor	r1, r1
     a26:	9f 57       	subi	r25, 0x7F	; 127
     a28:	50 40       	sbci	r21, 0x00	; 0
     a2a:	8a f0       	brmi	.+34     	; 0xa4e <__mulsf3_pse+0x84>
     a2c:	e1 f0       	breq	.+56     	; 0xa66 <__mulsf3_pse+0x9c>
     a2e:	88 23       	and	r24, r24
     a30:	4a f0       	brmi	.+18     	; 0xa44 <__mulsf3_pse+0x7a>
     a32:	ee 0f       	add	r30, r30
     a34:	ff 1f       	adc	r31, r31
     a36:	bb 1f       	adc	r27, r27
     a38:	66 1f       	adc	r22, r22
     a3a:	77 1f       	adc	r23, r23
     a3c:	88 1f       	adc	r24, r24
     a3e:	91 50       	subi	r25, 0x01	; 1
     a40:	50 40       	sbci	r21, 0x00	; 0
     a42:	a9 f7       	brne	.-22     	; 0xa2e <__mulsf3_pse+0x64>
     a44:	9e 3f       	cpi	r25, 0xFE	; 254
     a46:	51 05       	cpc	r21, r1
     a48:	70 f0       	brcs	.+28     	; 0xa66 <__mulsf3_pse+0x9c>
     a4a:	52 cf       	rjmp	.-348    	; 0x8f0 <__fp_inf>
     a4c:	aa cf       	rjmp	.-172    	; 0x9a2 <__fp_szero>
     a4e:	5f 3f       	cpi	r21, 0xFF	; 255
     a50:	ec f3       	brlt	.-6      	; 0xa4c <__mulsf3_pse+0x82>
     a52:	98 3e       	cpi	r25, 0xE8	; 232
     a54:	dc f3       	brlt	.-10     	; 0xa4c <__mulsf3_pse+0x82>
     a56:	86 95       	lsr	r24
     a58:	77 95       	ror	r23
     a5a:	67 95       	ror	r22
     a5c:	b7 95       	ror	r27
     a5e:	f7 95       	ror	r31
     a60:	e7 95       	ror	r30
     a62:	9f 5f       	subi	r25, 0xFF	; 255
     a64:	c1 f7       	brne	.-16     	; 0xa56 <__mulsf3_pse+0x8c>
     a66:	fe 2b       	or	r31, r30
     a68:	88 0f       	add	r24, r24
     a6a:	91 1d       	adc	r25, r1
     a6c:	96 95       	lsr	r25
     a6e:	87 95       	ror	r24
     a70:	97 f9       	bld	r25, 7
     a72:	08 95       	ret
     a74:	11 f4       	brne	.+4      	; 0xa7a <__mulsf3_pse+0xb0>
     a76:	0e f4       	brtc	.+2      	; 0xa7a <__mulsf3_pse+0xb0>
     a78:	4f cf       	rjmp	.-354    	; 0x918 <__fp_nan>
     a7a:	40 cf       	rjmp	.-384    	; 0x8fc <__fp_mpack>

00000a7c <sqrt>:
     a7c:	77 df       	rcall	.-274    	; 0x96c <__fp_splitA>
     a7e:	d0 f3       	brcs	.-12     	; 0xa74 <__mulsf3_pse+0xaa>
     a80:	99 23       	and	r25, r25
     a82:	d9 f3       	breq	.-10     	; 0xa7a <__mulsf3_pse+0xb0>
     a84:	ce f3       	brts	.-14     	; 0xa78 <__mulsf3_pse+0xae>
     a86:	9f 57       	subi	r25, 0x7F	; 127
     a88:	55 0b       	sbc	r21, r21
     a8a:	87 ff       	sbrs	r24, 7
     a8c:	35 d0       	rcall	.+106    	; 0xaf8 <__fp_norm2>
     a8e:	00 24       	eor	r0, r0
     a90:	a0 e6       	ldi	r26, 0x60	; 96
     a92:	40 ea       	ldi	r20, 0xA0	; 160
     a94:	90 01       	movw	r18, r0
     a96:	80 58       	subi	r24, 0x80	; 128
     a98:	56 95       	lsr	r21
     a9a:	97 95       	ror	r25
     a9c:	28 f4       	brcc	.+10     	; 0xaa8 <sqrt+0x2c>
     a9e:	80 5c       	subi	r24, 0xC0	; 192
     aa0:	66 0f       	add	r22, r22
     aa2:	77 1f       	adc	r23, r23
     aa4:	88 1f       	adc	r24, r24
     aa6:	20 f0       	brcs	.+8      	; 0xab0 <sqrt+0x34>
     aa8:	26 17       	cp	r18, r22
     aaa:	37 07       	cpc	r19, r23
     aac:	48 07       	cpc	r20, r24
     aae:	30 f4       	brcc	.+12     	; 0xabc <sqrt+0x40>
     ab0:	62 1b       	sub	r22, r18
     ab2:	73 0b       	sbc	r23, r19
     ab4:	84 0b       	sbc	r24, r20
     ab6:	20 29       	or	r18, r0
     ab8:	31 29       	or	r19, r1
     aba:	4a 2b       	or	r20, r26
     abc:	a6 95       	lsr	r26
     abe:	17 94       	ror	r1
     ac0:	07 94       	ror	r0
     ac2:	20 25       	eor	r18, r0
     ac4:	31 25       	eor	r19, r1
     ac6:	4a 27       	eor	r20, r26
     ac8:	58 f7       	brcc	.-42     	; 0xaa0 <sqrt+0x24>
     aca:	66 0f       	add	r22, r22
     acc:	77 1f       	adc	r23, r23
     ace:	88 1f       	adc	r24, r24
     ad0:	20 f0       	brcs	.+8      	; 0xada <sqrt+0x5e>
     ad2:	26 17       	cp	r18, r22
     ad4:	37 07       	cpc	r19, r23
     ad6:	48 07       	cpc	r20, r24
     ad8:	30 f4       	brcc	.+12     	; 0xae6 <sqrt+0x6a>
     ada:	62 0b       	sbc	r22, r18
     adc:	73 0b       	sbc	r23, r19
     ade:	84 0b       	sbc	r24, r20
     ae0:	20 0d       	add	r18, r0
     ae2:	31 1d       	adc	r19, r1
     ae4:	41 1d       	adc	r20, r1
     ae6:	a0 95       	com	r26
     ae8:	81 f7       	brne	.-32     	; 0xaca <sqrt+0x4e>
     aea:	b9 01       	movw	r22, r18
     aec:	84 2f       	mov	r24, r20
     aee:	91 58       	subi	r25, 0x81	; 129
     af0:	88 0f       	add	r24, r24
     af2:	96 95       	lsr	r25
     af4:	87 95       	ror	r24
     af6:	08 95       	ret

00000af8 <__fp_norm2>:
     af8:	91 50       	subi	r25, 0x01	; 1
     afa:	50 40       	sbci	r21, 0x00	; 0
     afc:	66 0f       	add	r22, r22
     afe:	77 1f       	adc	r23, r23
     b00:	88 1f       	adc	r24, r24
     b02:	d2 f7       	brpl	.-12     	; 0xaf8 <__fp_norm2>
     b04:	08 95       	ret

00000b06 <atoi>:
     b06:	fc 01       	movw	r30, r24
     b08:	88 27       	eor	r24, r24
     b0a:	99 27       	eor	r25, r25
     b0c:	e8 94       	clt
     b0e:	21 91       	ld	r18, Z+
     b10:	20 32       	cpi	r18, 0x20	; 32
     b12:	e9 f3       	breq	.-6      	; 0xb0e <atoi+0x8>
     b14:	29 30       	cpi	r18, 0x09	; 9
     b16:	10 f0       	brcs	.+4      	; 0xb1c <atoi+0x16>
     b18:	2e 30       	cpi	r18, 0x0E	; 14
     b1a:	c8 f3       	brcs	.-14     	; 0xb0e <atoi+0x8>
     b1c:	2b 32       	cpi	r18, 0x2B	; 43
     b1e:	39 f0       	breq	.+14     	; 0xb2e <atoi+0x28>
     b20:	2d 32       	cpi	r18, 0x2D	; 45
     b22:	31 f4       	brne	.+12     	; 0xb30 <atoi+0x2a>
     b24:	68 94       	set
     b26:	03 c0       	rjmp	.+6      	; 0xb2e <atoi+0x28>
     b28:	0b d0       	rcall	.+22     	; 0xb40 <__mulhi_const_10>
     b2a:	82 0f       	add	r24, r18
     b2c:	91 1d       	adc	r25, r1
     b2e:	21 91       	ld	r18, Z+
     b30:	20 53       	subi	r18, 0x30	; 48
     b32:	2a 30       	cpi	r18, 0x0A	; 10
     b34:	c8 f3       	brcs	.-14     	; 0xb28 <atoi+0x22>
     b36:	1e f4       	brtc	.+6      	; 0xb3e <atoi+0x38>
     b38:	90 95       	com	r25
     b3a:	81 95       	neg	r24
     b3c:	9f 4f       	sbci	r25, 0xFF	; 255
     b3e:	08 95       	ret

00000b40 <__mulhi_const_10>:
     b40:	7a e0       	ldi	r23, 0x0A	; 10
     b42:	97 9f       	mul	r25, r23
     b44:	90 2d       	mov	r25, r0
     b46:	87 9f       	mul	r24, r23
     b48:	80 2d       	mov	r24, r0
     b4a:	91 0d       	add	r25, r1
     b4c:	11 24       	eor	r1, r1
     b4e:	08 95       	ret

00000b50 <sprintf>:
     b50:	ae e0       	ldi	r26, 0x0E	; 14
     b52:	b0 e0       	ldi	r27, 0x00	; 0
     b54:	ed ea       	ldi	r30, 0xAD	; 173
     b56:	f5 e0       	ldi	r31, 0x05	; 5
     b58:	aa c2       	rjmp	.+1364   	; 0x10ae <__prologue_saves__+0x1c>
     b5a:	0d 89       	ldd	r16, Y+21	; 0x15
     b5c:	1e 89       	ldd	r17, Y+22	; 0x16
     b5e:	86 e0       	ldi	r24, 0x06	; 6
     b60:	8c 83       	std	Y+4, r24	; 0x04
     b62:	1a 83       	std	Y+2, r17	; 0x02
     b64:	09 83       	std	Y+1, r16	; 0x01
     b66:	8f ef       	ldi	r24, 0xFF	; 255
     b68:	9f e7       	ldi	r25, 0x7F	; 127
     b6a:	9e 83       	std	Y+6, r25	; 0x06
     b6c:	8d 83       	std	Y+5, r24	; 0x05
     b6e:	ae 01       	movw	r20, r28
     b70:	47 5e       	subi	r20, 0xE7	; 231
     b72:	5f 4f       	sbci	r21, 0xFF	; 255
     b74:	6f 89       	ldd	r22, Y+23	; 0x17
     b76:	78 8d       	ldd	r23, Y+24	; 0x18
     b78:	ce 01       	movw	r24, r28
     b7a:	01 96       	adiw	r24, 0x01	; 1
     b7c:	08 d0       	rcall	.+16     	; 0xb8e <vfprintf>
     b7e:	ef 81       	ldd	r30, Y+7	; 0x07
     b80:	f8 85       	ldd	r31, Y+8	; 0x08
     b82:	e0 0f       	add	r30, r16
     b84:	f1 1f       	adc	r31, r17
     b86:	10 82       	st	Z, r1
     b88:	2e 96       	adiw	r28, 0x0e	; 14
     b8a:	e4 e0       	ldi	r30, 0x04	; 4
     b8c:	ac c2       	rjmp	.+1368   	; 0x10e6 <__epilogue_restores__+0x1c>

00000b8e <vfprintf>:
     b8e:	ab e0       	ldi	r26, 0x0B	; 11
     b90:	b0 e0       	ldi	r27, 0x00	; 0
     b92:	ec ec       	ldi	r30, 0xCC	; 204
     b94:	f5 e0       	ldi	r31, 0x05	; 5
     b96:	7d c2       	rjmp	.+1274   	; 0x1092 <__prologue_saves__>
     b98:	6c 01       	movw	r12, r24
     b9a:	7b 01       	movw	r14, r22
     b9c:	8a 01       	movw	r16, r20
     b9e:	fc 01       	movw	r30, r24
     ba0:	17 82       	std	Z+7, r1	; 0x07
     ba2:	16 82       	std	Z+6, r1	; 0x06
     ba4:	83 81       	ldd	r24, Z+3	; 0x03
     ba6:	81 ff       	sbrs	r24, 1
     ba8:	bf c1       	rjmp	.+894    	; 0xf28 <vfprintf+0x39a>
     baa:	ce 01       	movw	r24, r28
     bac:	01 96       	adiw	r24, 0x01	; 1
     bae:	3c 01       	movw	r6, r24
     bb0:	f6 01       	movw	r30, r12
     bb2:	93 81       	ldd	r25, Z+3	; 0x03
     bb4:	f7 01       	movw	r30, r14
     bb6:	93 fd       	sbrc	r25, 3
     bb8:	85 91       	lpm	r24, Z+
     bba:	93 ff       	sbrs	r25, 3
     bbc:	81 91       	ld	r24, Z+
     bbe:	7f 01       	movw	r14, r30
     bc0:	88 23       	and	r24, r24
     bc2:	09 f4       	brne	.+2      	; 0xbc6 <vfprintf+0x38>
     bc4:	ad c1       	rjmp	.+858    	; 0xf20 <vfprintf+0x392>
     bc6:	85 32       	cpi	r24, 0x25	; 37
     bc8:	39 f4       	brne	.+14     	; 0xbd8 <vfprintf+0x4a>
     bca:	93 fd       	sbrc	r25, 3
     bcc:	85 91       	lpm	r24, Z+
     bce:	93 ff       	sbrs	r25, 3
     bd0:	81 91       	ld	r24, Z+
     bd2:	7f 01       	movw	r14, r30
     bd4:	85 32       	cpi	r24, 0x25	; 37
     bd6:	21 f4       	brne	.+8      	; 0xbe0 <vfprintf+0x52>
     bd8:	b6 01       	movw	r22, r12
     bda:	90 e0       	ldi	r25, 0x00	; 0
     bdc:	c0 d1       	rcall	.+896    	; 0xf5e <fputc>
     bde:	e8 cf       	rjmp	.-48     	; 0xbb0 <vfprintf+0x22>
     be0:	91 2c       	mov	r9, r1
     be2:	21 2c       	mov	r2, r1
     be4:	31 2c       	mov	r3, r1
     be6:	ff e1       	ldi	r31, 0x1F	; 31
     be8:	f3 15       	cp	r31, r3
     bea:	d8 f0       	brcs	.+54     	; 0xc22 <vfprintf+0x94>
     bec:	8b 32       	cpi	r24, 0x2B	; 43
     bee:	79 f0       	breq	.+30     	; 0xc0e <vfprintf+0x80>
     bf0:	38 f4       	brcc	.+14     	; 0xc00 <vfprintf+0x72>
     bf2:	80 32       	cpi	r24, 0x20	; 32
     bf4:	79 f0       	breq	.+30     	; 0xc14 <vfprintf+0x86>
     bf6:	83 32       	cpi	r24, 0x23	; 35
     bf8:	a1 f4       	brne	.+40     	; 0xc22 <vfprintf+0x94>
     bfa:	23 2d       	mov	r18, r3
     bfc:	20 61       	ori	r18, 0x10	; 16
     bfe:	1d c0       	rjmp	.+58     	; 0xc3a <vfprintf+0xac>
     c00:	8d 32       	cpi	r24, 0x2D	; 45
     c02:	61 f0       	breq	.+24     	; 0xc1c <vfprintf+0x8e>
     c04:	80 33       	cpi	r24, 0x30	; 48
     c06:	69 f4       	brne	.+26     	; 0xc22 <vfprintf+0x94>
     c08:	23 2d       	mov	r18, r3
     c0a:	21 60       	ori	r18, 0x01	; 1
     c0c:	16 c0       	rjmp	.+44     	; 0xc3a <vfprintf+0xac>
     c0e:	83 2d       	mov	r24, r3
     c10:	82 60       	ori	r24, 0x02	; 2
     c12:	38 2e       	mov	r3, r24
     c14:	e3 2d       	mov	r30, r3
     c16:	e4 60       	ori	r30, 0x04	; 4
     c18:	3e 2e       	mov	r3, r30
     c1a:	2a c0       	rjmp	.+84     	; 0xc70 <vfprintf+0xe2>
     c1c:	f3 2d       	mov	r31, r3
     c1e:	f8 60       	ori	r31, 0x08	; 8
     c20:	1d c0       	rjmp	.+58     	; 0xc5c <vfprintf+0xce>
     c22:	37 fc       	sbrc	r3, 7
     c24:	2d c0       	rjmp	.+90     	; 0xc80 <vfprintf+0xf2>
     c26:	20 ed       	ldi	r18, 0xD0	; 208
     c28:	28 0f       	add	r18, r24
     c2a:	2a 30       	cpi	r18, 0x0A	; 10
     c2c:	40 f0       	brcs	.+16     	; 0xc3e <vfprintf+0xb0>
     c2e:	8e 32       	cpi	r24, 0x2E	; 46
     c30:	b9 f4       	brne	.+46     	; 0xc60 <vfprintf+0xd2>
     c32:	36 fc       	sbrc	r3, 6
     c34:	75 c1       	rjmp	.+746    	; 0xf20 <vfprintf+0x392>
     c36:	23 2d       	mov	r18, r3
     c38:	20 64       	ori	r18, 0x40	; 64
     c3a:	32 2e       	mov	r3, r18
     c3c:	19 c0       	rjmp	.+50     	; 0xc70 <vfprintf+0xe2>
     c3e:	36 fe       	sbrs	r3, 6
     c40:	06 c0       	rjmp	.+12     	; 0xc4e <vfprintf+0xc0>
     c42:	8a e0       	ldi	r24, 0x0A	; 10
     c44:	98 9e       	mul	r9, r24
     c46:	20 0d       	add	r18, r0
     c48:	11 24       	eor	r1, r1
     c4a:	92 2e       	mov	r9, r18
     c4c:	11 c0       	rjmp	.+34     	; 0xc70 <vfprintf+0xe2>
     c4e:	ea e0       	ldi	r30, 0x0A	; 10
     c50:	2e 9e       	mul	r2, r30
     c52:	20 0d       	add	r18, r0
     c54:	11 24       	eor	r1, r1
     c56:	22 2e       	mov	r2, r18
     c58:	f3 2d       	mov	r31, r3
     c5a:	f0 62       	ori	r31, 0x20	; 32
     c5c:	3f 2e       	mov	r3, r31
     c5e:	08 c0       	rjmp	.+16     	; 0xc70 <vfprintf+0xe2>
     c60:	8c 36       	cpi	r24, 0x6C	; 108
     c62:	21 f4       	brne	.+8      	; 0xc6c <vfprintf+0xde>
     c64:	83 2d       	mov	r24, r3
     c66:	80 68       	ori	r24, 0x80	; 128
     c68:	38 2e       	mov	r3, r24
     c6a:	02 c0       	rjmp	.+4      	; 0xc70 <vfprintf+0xe2>
     c6c:	88 36       	cpi	r24, 0x68	; 104
     c6e:	41 f4       	brne	.+16     	; 0xc80 <vfprintf+0xf2>
     c70:	f7 01       	movw	r30, r14
     c72:	93 fd       	sbrc	r25, 3
     c74:	85 91       	lpm	r24, Z+
     c76:	93 ff       	sbrs	r25, 3
     c78:	81 91       	ld	r24, Z+
     c7a:	7f 01       	movw	r14, r30
     c7c:	81 11       	cpse	r24, r1
     c7e:	b3 cf       	rjmp	.-154    	; 0xbe6 <vfprintf+0x58>
     c80:	98 2f       	mov	r25, r24
     c82:	9f 7d       	andi	r25, 0xDF	; 223
     c84:	95 54       	subi	r25, 0x45	; 69
     c86:	93 30       	cpi	r25, 0x03	; 3
     c88:	28 f4       	brcc	.+10     	; 0xc94 <vfprintf+0x106>
     c8a:	0c 5f       	subi	r16, 0xFC	; 252
     c8c:	1f 4f       	sbci	r17, 0xFF	; 255
     c8e:	9f e3       	ldi	r25, 0x3F	; 63
     c90:	99 83       	std	Y+1, r25	; 0x01
     c92:	0d c0       	rjmp	.+26     	; 0xcae <vfprintf+0x120>
     c94:	83 36       	cpi	r24, 0x63	; 99
     c96:	31 f0       	breq	.+12     	; 0xca4 <vfprintf+0x116>
     c98:	83 37       	cpi	r24, 0x73	; 115
     c9a:	71 f0       	breq	.+28     	; 0xcb8 <vfprintf+0x12a>
     c9c:	83 35       	cpi	r24, 0x53	; 83
     c9e:	09 f0       	breq	.+2      	; 0xca2 <vfprintf+0x114>
     ca0:	55 c0       	rjmp	.+170    	; 0xd4c <vfprintf+0x1be>
     ca2:	20 c0       	rjmp	.+64     	; 0xce4 <vfprintf+0x156>
     ca4:	f8 01       	movw	r30, r16
     ca6:	80 81       	ld	r24, Z
     ca8:	89 83       	std	Y+1, r24	; 0x01
     caa:	0e 5f       	subi	r16, 0xFE	; 254
     cac:	1f 4f       	sbci	r17, 0xFF	; 255
     cae:	88 24       	eor	r8, r8
     cb0:	83 94       	inc	r8
     cb2:	91 2c       	mov	r9, r1
     cb4:	53 01       	movw	r10, r6
     cb6:	12 c0       	rjmp	.+36     	; 0xcdc <vfprintf+0x14e>
     cb8:	28 01       	movw	r4, r16
     cba:	f2 e0       	ldi	r31, 0x02	; 2
     cbc:	4f 0e       	add	r4, r31
     cbe:	51 1c       	adc	r5, r1
     cc0:	f8 01       	movw	r30, r16
     cc2:	a0 80       	ld	r10, Z
     cc4:	b1 80       	ldd	r11, Z+1	; 0x01
     cc6:	36 fe       	sbrs	r3, 6
     cc8:	03 c0       	rjmp	.+6      	; 0xcd0 <vfprintf+0x142>
     cca:	69 2d       	mov	r22, r9
     ccc:	70 e0       	ldi	r23, 0x00	; 0
     cce:	02 c0       	rjmp	.+4      	; 0xcd4 <vfprintf+0x146>
     cd0:	6f ef       	ldi	r22, 0xFF	; 255
     cd2:	7f ef       	ldi	r23, 0xFF	; 255
     cd4:	c5 01       	movw	r24, r10
     cd6:	38 d1       	rcall	.+624    	; 0xf48 <strnlen>
     cd8:	4c 01       	movw	r8, r24
     cda:	82 01       	movw	r16, r4
     cdc:	f3 2d       	mov	r31, r3
     cde:	ff 77       	andi	r31, 0x7F	; 127
     ce0:	3f 2e       	mov	r3, r31
     ce2:	15 c0       	rjmp	.+42     	; 0xd0e <vfprintf+0x180>
     ce4:	28 01       	movw	r4, r16
     ce6:	22 e0       	ldi	r18, 0x02	; 2
     ce8:	42 0e       	add	r4, r18
     cea:	51 1c       	adc	r5, r1
     cec:	f8 01       	movw	r30, r16
     cee:	a0 80       	ld	r10, Z
     cf0:	b1 80       	ldd	r11, Z+1	; 0x01
     cf2:	36 fe       	sbrs	r3, 6
     cf4:	03 c0       	rjmp	.+6      	; 0xcfc <vfprintf+0x16e>
     cf6:	69 2d       	mov	r22, r9
     cf8:	70 e0       	ldi	r23, 0x00	; 0
     cfa:	02 c0       	rjmp	.+4      	; 0xd00 <vfprintf+0x172>
     cfc:	6f ef       	ldi	r22, 0xFF	; 255
     cfe:	7f ef       	ldi	r23, 0xFF	; 255
     d00:	c5 01       	movw	r24, r10
     d02:	17 d1       	rcall	.+558    	; 0xf32 <strnlen_P>
     d04:	4c 01       	movw	r8, r24
     d06:	f3 2d       	mov	r31, r3
     d08:	f0 68       	ori	r31, 0x80	; 128
     d0a:	3f 2e       	mov	r3, r31
     d0c:	82 01       	movw	r16, r4
     d0e:	33 fc       	sbrc	r3, 3
     d10:	19 c0       	rjmp	.+50     	; 0xd44 <vfprintf+0x1b6>
     d12:	82 2d       	mov	r24, r2
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	88 16       	cp	r8, r24
     d18:	99 06       	cpc	r9, r25
     d1a:	a0 f4       	brcc	.+40     	; 0xd44 <vfprintf+0x1b6>
     d1c:	b6 01       	movw	r22, r12
     d1e:	80 e2       	ldi	r24, 0x20	; 32
     d20:	90 e0       	ldi	r25, 0x00	; 0
     d22:	1d d1       	rcall	.+570    	; 0xf5e <fputc>
     d24:	2a 94       	dec	r2
     d26:	f5 cf       	rjmp	.-22     	; 0xd12 <vfprintf+0x184>
     d28:	f5 01       	movw	r30, r10
     d2a:	37 fc       	sbrc	r3, 7
     d2c:	85 91       	lpm	r24, Z+
     d2e:	37 fe       	sbrs	r3, 7
     d30:	81 91       	ld	r24, Z+
     d32:	5f 01       	movw	r10, r30
     d34:	b6 01       	movw	r22, r12
     d36:	90 e0       	ldi	r25, 0x00	; 0
     d38:	12 d1       	rcall	.+548    	; 0xf5e <fputc>
     d3a:	21 10       	cpse	r2, r1
     d3c:	2a 94       	dec	r2
     d3e:	21 e0       	ldi	r18, 0x01	; 1
     d40:	82 1a       	sub	r8, r18
     d42:	91 08       	sbc	r9, r1
     d44:	81 14       	cp	r8, r1
     d46:	91 04       	cpc	r9, r1
     d48:	79 f7       	brne	.-34     	; 0xd28 <vfprintf+0x19a>
     d4a:	e1 c0       	rjmp	.+450    	; 0xf0e <vfprintf+0x380>
     d4c:	84 36       	cpi	r24, 0x64	; 100
     d4e:	11 f0       	breq	.+4      	; 0xd54 <vfprintf+0x1c6>
     d50:	89 36       	cpi	r24, 0x69	; 105
     d52:	39 f5       	brne	.+78     	; 0xda2 <vfprintf+0x214>
     d54:	f8 01       	movw	r30, r16
     d56:	37 fe       	sbrs	r3, 7
     d58:	07 c0       	rjmp	.+14     	; 0xd68 <vfprintf+0x1da>
     d5a:	60 81       	ld	r22, Z
     d5c:	71 81       	ldd	r23, Z+1	; 0x01
     d5e:	82 81       	ldd	r24, Z+2	; 0x02
     d60:	93 81       	ldd	r25, Z+3	; 0x03
     d62:	0c 5f       	subi	r16, 0xFC	; 252
     d64:	1f 4f       	sbci	r17, 0xFF	; 255
     d66:	08 c0       	rjmp	.+16     	; 0xd78 <vfprintf+0x1ea>
     d68:	60 81       	ld	r22, Z
     d6a:	71 81       	ldd	r23, Z+1	; 0x01
     d6c:	07 2e       	mov	r0, r23
     d6e:	00 0c       	add	r0, r0
     d70:	88 0b       	sbc	r24, r24
     d72:	99 0b       	sbc	r25, r25
     d74:	0e 5f       	subi	r16, 0xFE	; 254
     d76:	1f 4f       	sbci	r17, 0xFF	; 255
     d78:	f3 2d       	mov	r31, r3
     d7a:	ff 76       	andi	r31, 0x6F	; 111
     d7c:	3f 2e       	mov	r3, r31
     d7e:	97 ff       	sbrs	r25, 7
     d80:	09 c0       	rjmp	.+18     	; 0xd94 <vfprintf+0x206>
     d82:	90 95       	com	r25
     d84:	80 95       	com	r24
     d86:	70 95       	com	r23
     d88:	61 95       	neg	r22
     d8a:	7f 4f       	sbci	r23, 0xFF	; 255
     d8c:	8f 4f       	sbci	r24, 0xFF	; 255
     d8e:	9f 4f       	sbci	r25, 0xFF	; 255
     d90:	f0 68       	ori	r31, 0x80	; 128
     d92:	3f 2e       	mov	r3, r31
     d94:	2a e0       	ldi	r18, 0x0A	; 10
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	a3 01       	movw	r20, r6
     d9a:	1d d1       	rcall	.+570    	; 0xfd6 <__ultoa_invert>
     d9c:	88 2e       	mov	r8, r24
     d9e:	86 18       	sub	r8, r6
     da0:	44 c0       	rjmp	.+136    	; 0xe2a <vfprintf+0x29c>
     da2:	85 37       	cpi	r24, 0x75	; 117
     da4:	31 f4       	brne	.+12     	; 0xdb2 <vfprintf+0x224>
     da6:	23 2d       	mov	r18, r3
     da8:	2f 7e       	andi	r18, 0xEF	; 239
     daa:	b2 2e       	mov	r11, r18
     dac:	2a e0       	ldi	r18, 0x0A	; 10
     dae:	30 e0       	ldi	r19, 0x00	; 0
     db0:	25 c0       	rjmp	.+74     	; 0xdfc <vfprintf+0x26e>
     db2:	93 2d       	mov	r25, r3
     db4:	99 7f       	andi	r25, 0xF9	; 249
     db6:	b9 2e       	mov	r11, r25
     db8:	8f 36       	cpi	r24, 0x6F	; 111
     dba:	c1 f0       	breq	.+48     	; 0xdec <vfprintf+0x25e>
     dbc:	18 f4       	brcc	.+6      	; 0xdc4 <vfprintf+0x236>
     dbe:	88 35       	cpi	r24, 0x58	; 88
     dc0:	79 f0       	breq	.+30     	; 0xde0 <vfprintf+0x252>
     dc2:	ae c0       	rjmp	.+348    	; 0xf20 <vfprintf+0x392>
     dc4:	80 37       	cpi	r24, 0x70	; 112
     dc6:	19 f0       	breq	.+6      	; 0xdce <vfprintf+0x240>
     dc8:	88 37       	cpi	r24, 0x78	; 120
     dca:	21 f0       	breq	.+8      	; 0xdd4 <vfprintf+0x246>
     dcc:	a9 c0       	rjmp	.+338    	; 0xf20 <vfprintf+0x392>
     dce:	e9 2f       	mov	r30, r25
     dd0:	e0 61       	ori	r30, 0x10	; 16
     dd2:	be 2e       	mov	r11, r30
     dd4:	b4 fe       	sbrs	r11, 4
     dd6:	0d c0       	rjmp	.+26     	; 0xdf2 <vfprintf+0x264>
     dd8:	fb 2d       	mov	r31, r11
     dda:	f4 60       	ori	r31, 0x04	; 4
     ddc:	bf 2e       	mov	r11, r31
     dde:	09 c0       	rjmp	.+18     	; 0xdf2 <vfprintf+0x264>
     de0:	34 fe       	sbrs	r3, 4
     de2:	0a c0       	rjmp	.+20     	; 0xdf8 <vfprintf+0x26a>
     de4:	29 2f       	mov	r18, r25
     de6:	26 60       	ori	r18, 0x06	; 6
     de8:	b2 2e       	mov	r11, r18
     dea:	06 c0       	rjmp	.+12     	; 0xdf8 <vfprintf+0x26a>
     dec:	28 e0       	ldi	r18, 0x08	; 8
     dee:	30 e0       	ldi	r19, 0x00	; 0
     df0:	05 c0       	rjmp	.+10     	; 0xdfc <vfprintf+0x26e>
     df2:	20 e1       	ldi	r18, 0x10	; 16
     df4:	30 e0       	ldi	r19, 0x00	; 0
     df6:	02 c0       	rjmp	.+4      	; 0xdfc <vfprintf+0x26e>
     df8:	20 e1       	ldi	r18, 0x10	; 16
     dfa:	32 e0       	ldi	r19, 0x02	; 2
     dfc:	f8 01       	movw	r30, r16
     dfe:	b7 fe       	sbrs	r11, 7
     e00:	07 c0       	rjmp	.+14     	; 0xe10 <vfprintf+0x282>
     e02:	60 81       	ld	r22, Z
     e04:	71 81       	ldd	r23, Z+1	; 0x01
     e06:	82 81       	ldd	r24, Z+2	; 0x02
     e08:	93 81       	ldd	r25, Z+3	; 0x03
     e0a:	0c 5f       	subi	r16, 0xFC	; 252
     e0c:	1f 4f       	sbci	r17, 0xFF	; 255
     e0e:	06 c0       	rjmp	.+12     	; 0xe1c <vfprintf+0x28e>
     e10:	60 81       	ld	r22, Z
     e12:	71 81       	ldd	r23, Z+1	; 0x01
     e14:	80 e0       	ldi	r24, 0x00	; 0
     e16:	90 e0       	ldi	r25, 0x00	; 0
     e18:	0e 5f       	subi	r16, 0xFE	; 254
     e1a:	1f 4f       	sbci	r17, 0xFF	; 255
     e1c:	a3 01       	movw	r20, r6
     e1e:	db d0       	rcall	.+438    	; 0xfd6 <__ultoa_invert>
     e20:	88 2e       	mov	r8, r24
     e22:	86 18       	sub	r8, r6
     e24:	fb 2d       	mov	r31, r11
     e26:	ff 77       	andi	r31, 0x7F	; 127
     e28:	3f 2e       	mov	r3, r31
     e2a:	36 fe       	sbrs	r3, 6
     e2c:	0d c0       	rjmp	.+26     	; 0xe48 <vfprintf+0x2ba>
     e2e:	23 2d       	mov	r18, r3
     e30:	2e 7f       	andi	r18, 0xFE	; 254
     e32:	a2 2e       	mov	r10, r18
     e34:	89 14       	cp	r8, r9
     e36:	58 f4       	brcc	.+22     	; 0xe4e <vfprintf+0x2c0>
     e38:	34 fe       	sbrs	r3, 4
     e3a:	0b c0       	rjmp	.+22     	; 0xe52 <vfprintf+0x2c4>
     e3c:	32 fc       	sbrc	r3, 2
     e3e:	09 c0       	rjmp	.+18     	; 0xe52 <vfprintf+0x2c4>
     e40:	83 2d       	mov	r24, r3
     e42:	8e 7e       	andi	r24, 0xEE	; 238
     e44:	a8 2e       	mov	r10, r24
     e46:	05 c0       	rjmp	.+10     	; 0xe52 <vfprintf+0x2c4>
     e48:	b8 2c       	mov	r11, r8
     e4a:	a3 2c       	mov	r10, r3
     e4c:	03 c0       	rjmp	.+6      	; 0xe54 <vfprintf+0x2c6>
     e4e:	b8 2c       	mov	r11, r8
     e50:	01 c0       	rjmp	.+2      	; 0xe54 <vfprintf+0x2c6>
     e52:	b9 2c       	mov	r11, r9
     e54:	a4 fe       	sbrs	r10, 4
     e56:	0f c0       	rjmp	.+30     	; 0xe76 <vfprintf+0x2e8>
     e58:	fe 01       	movw	r30, r28
     e5a:	e8 0d       	add	r30, r8
     e5c:	f1 1d       	adc	r31, r1
     e5e:	80 81       	ld	r24, Z
     e60:	80 33       	cpi	r24, 0x30	; 48
     e62:	21 f4       	brne	.+8      	; 0xe6c <vfprintf+0x2de>
     e64:	9a 2d       	mov	r25, r10
     e66:	99 7e       	andi	r25, 0xE9	; 233
     e68:	a9 2e       	mov	r10, r25
     e6a:	09 c0       	rjmp	.+18     	; 0xe7e <vfprintf+0x2f0>
     e6c:	a2 fe       	sbrs	r10, 2
     e6e:	06 c0       	rjmp	.+12     	; 0xe7c <vfprintf+0x2ee>
     e70:	b3 94       	inc	r11
     e72:	b3 94       	inc	r11
     e74:	04 c0       	rjmp	.+8      	; 0xe7e <vfprintf+0x2f0>
     e76:	8a 2d       	mov	r24, r10
     e78:	86 78       	andi	r24, 0x86	; 134
     e7a:	09 f0       	breq	.+2      	; 0xe7e <vfprintf+0x2f0>
     e7c:	b3 94       	inc	r11
     e7e:	a3 fc       	sbrc	r10, 3
     e80:	10 c0       	rjmp	.+32     	; 0xea2 <vfprintf+0x314>
     e82:	a0 fe       	sbrs	r10, 0
     e84:	06 c0       	rjmp	.+12     	; 0xe92 <vfprintf+0x304>
     e86:	b2 14       	cp	r11, r2
     e88:	80 f4       	brcc	.+32     	; 0xeaa <vfprintf+0x31c>
     e8a:	28 0c       	add	r2, r8
     e8c:	92 2c       	mov	r9, r2
     e8e:	9b 18       	sub	r9, r11
     e90:	0d c0       	rjmp	.+26     	; 0xeac <vfprintf+0x31e>
     e92:	b2 14       	cp	r11, r2
     e94:	58 f4       	brcc	.+22     	; 0xeac <vfprintf+0x31e>
     e96:	b6 01       	movw	r22, r12
     e98:	80 e2       	ldi	r24, 0x20	; 32
     e9a:	90 e0       	ldi	r25, 0x00	; 0
     e9c:	60 d0       	rcall	.+192    	; 0xf5e <fputc>
     e9e:	b3 94       	inc	r11
     ea0:	f8 cf       	rjmp	.-16     	; 0xe92 <vfprintf+0x304>
     ea2:	b2 14       	cp	r11, r2
     ea4:	18 f4       	brcc	.+6      	; 0xeac <vfprintf+0x31e>
     ea6:	2b 18       	sub	r2, r11
     ea8:	02 c0       	rjmp	.+4      	; 0xeae <vfprintf+0x320>
     eaa:	98 2c       	mov	r9, r8
     eac:	21 2c       	mov	r2, r1
     eae:	a4 fe       	sbrs	r10, 4
     eb0:	0f c0       	rjmp	.+30     	; 0xed0 <vfprintf+0x342>
     eb2:	b6 01       	movw	r22, r12
     eb4:	80 e3       	ldi	r24, 0x30	; 48
     eb6:	90 e0       	ldi	r25, 0x00	; 0
     eb8:	52 d0       	rcall	.+164    	; 0xf5e <fputc>
     eba:	a2 fe       	sbrs	r10, 2
     ebc:	16 c0       	rjmp	.+44     	; 0xeea <vfprintf+0x35c>
     ebe:	a1 fc       	sbrc	r10, 1
     ec0:	03 c0       	rjmp	.+6      	; 0xec8 <vfprintf+0x33a>
     ec2:	88 e7       	ldi	r24, 0x78	; 120
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	02 c0       	rjmp	.+4      	; 0xecc <vfprintf+0x33e>
     ec8:	88 e5       	ldi	r24, 0x58	; 88
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	b6 01       	movw	r22, r12
     ece:	0c c0       	rjmp	.+24     	; 0xee8 <vfprintf+0x35a>
     ed0:	8a 2d       	mov	r24, r10
     ed2:	86 78       	andi	r24, 0x86	; 134
     ed4:	51 f0       	breq	.+20     	; 0xeea <vfprintf+0x35c>
     ed6:	a1 fe       	sbrs	r10, 1
     ed8:	02 c0       	rjmp	.+4      	; 0xede <vfprintf+0x350>
     eda:	8b e2       	ldi	r24, 0x2B	; 43
     edc:	01 c0       	rjmp	.+2      	; 0xee0 <vfprintf+0x352>
     ede:	80 e2       	ldi	r24, 0x20	; 32
     ee0:	a7 fc       	sbrc	r10, 7
     ee2:	8d e2       	ldi	r24, 0x2D	; 45
     ee4:	b6 01       	movw	r22, r12
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	3a d0       	rcall	.+116    	; 0xf5e <fputc>
     eea:	89 14       	cp	r8, r9
     eec:	30 f4       	brcc	.+12     	; 0xefa <vfprintf+0x36c>
     eee:	b6 01       	movw	r22, r12
     ef0:	80 e3       	ldi	r24, 0x30	; 48
     ef2:	90 e0       	ldi	r25, 0x00	; 0
     ef4:	34 d0       	rcall	.+104    	; 0xf5e <fputc>
     ef6:	9a 94       	dec	r9
     ef8:	f8 cf       	rjmp	.-16     	; 0xeea <vfprintf+0x35c>
     efa:	8a 94       	dec	r8
     efc:	f3 01       	movw	r30, r6
     efe:	e8 0d       	add	r30, r8
     f00:	f1 1d       	adc	r31, r1
     f02:	80 81       	ld	r24, Z
     f04:	b6 01       	movw	r22, r12
     f06:	90 e0       	ldi	r25, 0x00	; 0
     f08:	2a d0       	rcall	.+84     	; 0xf5e <fputc>
     f0a:	81 10       	cpse	r8, r1
     f0c:	f6 cf       	rjmp	.-20     	; 0xefa <vfprintf+0x36c>
     f0e:	22 20       	and	r2, r2
     f10:	09 f4       	brne	.+2      	; 0xf14 <vfprintf+0x386>
     f12:	4e ce       	rjmp	.-868    	; 0xbb0 <vfprintf+0x22>
     f14:	b6 01       	movw	r22, r12
     f16:	80 e2       	ldi	r24, 0x20	; 32
     f18:	90 e0       	ldi	r25, 0x00	; 0
     f1a:	21 d0       	rcall	.+66     	; 0xf5e <fputc>
     f1c:	2a 94       	dec	r2
     f1e:	f7 cf       	rjmp	.-18     	; 0xf0e <vfprintf+0x380>
     f20:	f6 01       	movw	r30, r12
     f22:	86 81       	ldd	r24, Z+6	; 0x06
     f24:	97 81       	ldd	r25, Z+7	; 0x07
     f26:	02 c0       	rjmp	.+4      	; 0xf2c <vfprintf+0x39e>
     f28:	8f ef       	ldi	r24, 0xFF	; 255
     f2a:	9f ef       	ldi	r25, 0xFF	; 255
     f2c:	2b 96       	adiw	r28, 0x0b	; 11
     f2e:	e2 e1       	ldi	r30, 0x12	; 18
     f30:	cc c0       	rjmp	.+408    	; 0x10ca <__epilogue_restores__>

00000f32 <strnlen_P>:
     f32:	fc 01       	movw	r30, r24
     f34:	05 90       	lpm	r0, Z+
     f36:	61 50       	subi	r22, 0x01	; 1
     f38:	70 40       	sbci	r23, 0x00	; 0
     f3a:	01 10       	cpse	r0, r1
     f3c:	d8 f7       	brcc	.-10     	; 0xf34 <strnlen_P+0x2>
     f3e:	80 95       	com	r24
     f40:	90 95       	com	r25
     f42:	8e 0f       	add	r24, r30
     f44:	9f 1f       	adc	r25, r31
     f46:	08 95       	ret

00000f48 <strnlen>:
     f48:	fc 01       	movw	r30, r24
     f4a:	61 50       	subi	r22, 0x01	; 1
     f4c:	70 40       	sbci	r23, 0x00	; 0
     f4e:	01 90       	ld	r0, Z+
     f50:	01 10       	cpse	r0, r1
     f52:	d8 f7       	brcc	.-10     	; 0xf4a <strnlen+0x2>
     f54:	80 95       	com	r24
     f56:	90 95       	com	r25
     f58:	8e 0f       	add	r24, r30
     f5a:	9f 1f       	adc	r25, r31
     f5c:	08 95       	ret

00000f5e <fputc>:
     f5e:	0f 93       	push	r16
     f60:	1f 93       	push	r17
     f62:	cf 93       	push	r28
     f64:	df 93       	push	r29
     f66:	fb 01       	movw	r30, r22
     f68:	23 81       	ldd	r18, Z+3	; 0x03
     f6a:	21 fd       	sbrc	r18, 1
     f6c:	03 c0       	rjmp	.+6      	; 0xf74 <fputc+0x16>
     f6e:	8f ef       	ldi	r24, 0xFF	; 255
     f70:	9f ef       	ldi	r25, 0xFF	; 255
     f72:	2c c0       	rjmp	.+88     	; 0xfcc <fputc+0x6e>
     f74:	22 ff       	sbrs	r18, 2
     f76:	16 c0       	rjmp	.+44     	; 0xfa4 <fputc+0x46>
     f78:	46 81       	ldd	r20, Z+6	; 0x06
     f7a:	57 81       	ldd	r21, Z+7	; 0x07
     f7c:	24 81       	ldd	r18, Z+4	; 0x04
     f7e:	35 81       	ldd	r19, Z+5	; 0x05
     f80:	42 17       	cp	r20, r18
     f82:	53 07       	cpc	r21, r19
     f84:	44 f4       	brge	.+16     	; 0xf96 <fputc+0x38>
     f86:	a0 81       	ld	r26, Z
     f88:	b1 81       	ldd	r27, Z+1	; 0x01
     f8a:	9d 01       	movw	r18, r26
     f8c:	2f 5f       	subi	r18, 0xFF	; 255
     f8e:	3f 4f       	sbci	r19, 0xFF	; 255
     f90:	31 83       	std	Z+1, r19	; 0x01
     f92:	20 83       	st	Z, r18
     f94:	8c 93       	st	X, r24
     f96:	26 81       	ldd	r18, Z+6	; 0x06
     f98:	37 81       	ldd	r19, Z+7	; 0x07
     f9a:	2f 5f       	subi	r18, 0xFF	; 255
     f9c:	3f 4f       	sbci	r19, 0xFF	; 255
     f9e:	37 83       	std	Z+7, r19	; 0x07
     fa0:	26 83       	std	Z+6, r18	; 0x06
     fa2:	14 c0       	rjmp	.+40     	; 0xfcc <fputc+0x6e>
     fa4:	8b 01       	movw	r16, r22
     fa6:	ec 01       	movw	r28, r24
     fa8:	fb 01       	movw	r30, r22
     faa:	00 84       	ldd	r0, Z+8	; 0x08
     fac:	f1 85       	ldd	r31, Z+9	; 0x09
     fae:	e0 2d       	mov	r30, r0
     fb0:	09 95       	icall
     fb2:	89 2b       	or	r24, r25
     fb4:	e1 f6       	brne	.-72     	; 0xf6e <fputc+0x10>
     fb6:	d8 01       	movw	r26, r16
     fb8:	16 96       	adiw	r26, 0x06	; 6
     fba:	8d 91       	ld	r24, X+
     fbc:	9c 91       	ld	r25, X
     fbe:	17 97       	sbiw	r26, 0x07	; 7
     fc0:	01 96       	adiw	r24, 0x01	; 1
     fc2:	17 96       	adiw	r26, 0x07	; 7
     fc4:	9c 93       	st	X, r25
     fc6:	8e 93       	st	-X, r24
     fc8:	16 97       	sbiw	r26, 0x06	; 6
     fca:	ce 01       	movw	r24, r28
     fcc:	df 91       	pop	r29
     fce:	cf 91       	pop	r28
     fd0:	1f 91       	pop	r17
     fd2:	0f 91       	pop	r16
     fd4:	08 95       	ret

00000fd6 <__ultoa_invert>:
     fd6:	fa 01       	movw	r30, r20
     fd8:	aa 27       	eor	r26, r26
     fda:	28 30       	cpi	r18, 0x08	; 8
     fdc:	51 f1       	breq	.+84     	; 0x1032 <__ultoa_invert+0x5c>
     fde:	20 31       	cpi	r18, 0x10	; 16
     fe0:	81 f1       	breq	.+96     	; 0x1042 <__ultoa_invert+0x6c>
     fe2:	e8 94       	clt
     fe4:	6f 93       	push	r22
     fe6:	6e 7f       	andi	r22, 0xFE	; 254
     fe8:	6e 5f       	subi	r22, 0xFE	; 254
     fea:	7f 4f       	sbci	r23, 0xFF	; 255
     fec:	8f 4f       	sbci	r24, 0xFF	; 255
     fee:	9f 4f       	sbci	r25, 0xFF	; 255
     ff0:	af 4f       	sbci	r26, 0xFF	; 255
     ff2:	b1 e0       	ldi	r27, 0x01	; 1
     ff4:	3e d0       	rcall	.+124    	; 0x1072 <__ultoa_invert+0x9c>
     ff6:	b4 e0       	ldi	r27, 0x04	; 4
     ff8:	3c d0       	rcall	.+120    	; 0x1072 <__ultoa_invert+0x9c>
     ffa:	67 0f       	add	r22, r23
     ffc:	78 1f       	adc	r23, r24
     ffe:	89 1f       	adc	r24, r25
    1000:	9a 1f       	adc	r25, r26
    1002:	a1 1d       	adc	r26, r1
    1004:	68 0f       	add	r22, r24
    1006:	79 1f       	adc	r23, r25
    1008:	8a 1f       	adc	r24, r26
    100a:	91 1d       	adc	r25, r1
    100c:	a1 1d       	adc	r26, r1
    100e:	6a 0f       	add	r22, r26
    1010:	71 1d       	adc	r23, r1
    1012:	81 1d       	adc	r24, r1
    1014:	91 1d       	adc	r25, r1
    1016:	a1 1d       	adc	r26, r1
    1018:	20 d0       	rcall	.+64     	; 0x105a <__ultoa_invert+0x84>
    101a:	09 f4       	brne	.+2      	; 0x101e <__ultoa_invert+0x48>
    101c:	68 94       	set
    101e:	3f 91       	pop	r19
    1020:	2a e0       	ldi	r18, 0x0A	; 10
    1022:	26 9f       	mul	r18, r22
    1024:	11 24       	eor	r1, r1
    1026:	30 19       	sub	r19, r0
    1028:	30 5d       	subi	r19, 0xD0	; 208
    102a:	31 93       	st	Z+, r19
    102c:	de f6       	brtc	.-74     	; 0xfe4 <__ultoa_invert+0xe>
    102e:	cf 01       	movw	r24, r30
    1030:	08 95       	ret
    1032:	46 2f       	mov	r20, r22
    1034:	47 70       	andi	r20, 0x07	; 7
    1036:	40 5d       	subi	r20, 0xD0	; 208
    1038:	41 93       	st	Z+, r20
    103a:	b3 e0       	ldi	r27, 0x03	; 3
    103c:	0f d0       	rcall	.+30     	; 0x105c <__ultoa_invert+0x86>
    103e:	c9 f7       	brne	.-14     	; 0x1032 <__ultoa_invert+0x5c>
    1040:	f6 cf       	rjmp	.-20     	; 0x102e <__ultoa_invert+0x58>
    1042:	46 2f       	mov	r20, r22
    1044:	4f 70       	andi	r20, 0x0F	; 15
    1046:	40 5d       	subi	r20, 0xD0	; 208
    1048:	4a 33       	cpi	r20, 0x3A	; 58
    104a:	18 f0       	brcs	.+6      	; 0x1052 <__ultoa_invert+0x7c>
    104c:	49 5d       	subi	r20, 0xD9	; 217
    104e:	31 fd       	sbrc	r19, 1
    1050:	40 52       	subi	r20, 0x20	; 32
    1052:	41 93       	st	Z+, r20
    1054:	02 d0       	rcall	.+4      	; 0x105a <__ultoa_invert+0x84>
    1056:	a9 f7       	brne	.-22     	; 0x1042 <__ultoa_invert+0x6c>
    1058:	ea cf       	rjmp	.-44     	; 0x102e <__ultoa_invert+0x58>
    105a:	b4 e0       	ldi	r27, 0x04	; 4
    105c:	a6 95       	lsr	r26
    105e:	97 95       	ror	r25
    1060:	87 95       	ror	r24
    1062:	77 95       	ror	r23
    1064:	67 95       	ror	r22
    1066:	ba 95       	dec	r27
    1068:	c9 f7       	brne	.-14     	; 0x105c <__ultoa_invert+0x86>
    106a:	00 97       	sbiw	r24, 0x00	; 0
    106c:	61 05       	cpc	r22, r1
    106e:	71 05       	cpc	r23, r1
    1070:	08 95       	ret
    1072:	9b 01       	movw	r18, r22
    1074:	ac 01       	movw	r20, r24
    1076:	0a 2e       	mov	r0, r26
    1078:	06 94       	lsr	r0
    107a:	57 95       	ror	r21
    107c:	47 95       	ror	r20
    107e:	37 95       	ror	r19
    1080:	27 95       	ror	r18
    1082:	ba 95       	dec	r27
    1084:	c9 f7       	brne	.-14     	; 0x1078 <__ultoa_invert+0xa2>
    1086:	62 0f       	add	r22, r18
    1088:	73 1f       	adc	r23, r19
    108a:	84 1f       	adc	r24, r20
    108c:	95 1f       	adc	r25, r21
    108e:	a0 1d       	adc	r26, r0
    1090:	08 95       	ret

00001092 <__prologue_saves__>:
    1092:	2f 92       	push	r2
    1094:	3f 92       	push	r3
    1096:	4f 92       	push	r4
    1098:	5f 92       	push	r5
    109a:	6f 92       	push	r6
    109c:	7f 92       	push	r7
    109e:	8f 92       	push	r8
    10a0:	9f 92       	push	r9
    10a2:	af 92       	push	r10
    10a4:	bf 92       	push	r11
    10a6:	cf 92       	push	r12
    10a8:	df 92       	push	r13
    10aa:	ef 92       	push	r14
    10ac:	ff 92       	push	r15
    10ae:	0f 93       	push	r16
    10b0:	1f 93       	push	r17
    10b2:	cf 93       	push	r28
    10b4:	df 93       	push	r29
    10b6:	cd b7       	in	r28, 0x3d	; 61
    10b8:	de b7       	in	r29, 0x3e	; 62
    10ba:	ca 1b       	sub	r28, r26
    10bc:	db 0b       	sbc	r29, r27
    10be:	0f b6       	in	r0, 0x3f	; 63
    10c0:	f8 94       	cli
    10c2:	de bf       	out	0x3e, r29	; 62
    10c4:	0f be       	out	0x3f, r0	; 63
    10c6:	cd bf       	out	0x3d, r28	; 61
    10c8:	09 94       	ijmp

000010ca <__epilogue_restores__>:
    10ca:	2a 88       	ldd	r2, Y+18	; 0x12
    10cc:	39 88       	ldd	r3, Y+17	; 0x11
    10ce:	48 88       	ldd	r4, Y+16	; 0x10
    10d0:	5f 84       	ldd	r5, Y+15	; 0x0f
    10d2:	6e 84       	ldd	r6, Y+14	; 0x0e
    10d4:	7d 84       	ldd	r7, Y+13	; 0x0d
    10d6:	8c 84       	ldd	r8, Y+12	; 0x0c
    10d8:	9b 84       	ldd	r9, Y+11	; 0x0b
    10da:	aa 84       	ldd	r10, Y+10	; 0x0a
    10dc:	b9 84       	ldd	r11, Y+9	; 0x09
    10de:	c8 84       	ldd	r12, Y+8	; 0x08
    10e0:	df 80       	ldd	r13, Y+7	; 0x07
    10e2:	ee 80       	ldd	r14, Y+6	; 0x06
    10e4:	fd 80       	ldd	r15, Y+5	; 0x05
    10e6:	0c 81       	ldd	r16, Y+4	; 0x04
    10e8:	1b 81       	ldd	r17, Y+3	; 0x03
    10ea:	aa 81       	ldd	r26, Y+2	; 0x02
    10ec:	b9 81       	ldd	r27, Y+1	; 0x01
    10ee:	ce 0f       	add	r28, r30
    10f0:	d1 1d       	adc	r29, r1
    10f2:	0f b6       	in	r0, 0x3f	; 63
    10f4:	f8 94       	cli
    10f6:	de bf       	out	0x3e, r29	; 62
    10f8:	0f be       	out	0x3f, r0	; 63
    10fa:	cd bf       	out	0x3d, r28	; 61
    10fc:	ed 01       	movw	r28, r26
    10fe:	08 95       	ret

00001100 <_exit>:
    1100:	f8 94       	cli

00001102 <__stop_program>:
    1102:	ff cf       	rjmp	.-2      	; 0x1102 <__stop_program>
