\hypertarget{struct_c_e_c___type_def}{}\doxysection{C\+E\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_e_c___type_def}\index{CEC\_TypeDef@{CEC\_TypeDef}}


H\+D\+M\+I-\/\+C\+EC.  




{\ttfamily \#include $<$stm32f779xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_e_c___type_def_ab272f34d3acb1edeaaeaf087b284d77f}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_e_c___type_def_a91a55cd277c20e5c5ad228fd9013d014}{C\+F\+GR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_e_c___type_def_ab8d8a4703a2a87dcd4d1d7b1f38bd464}{T\+X\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_e_c___type_def_ae2bc7566d4fe07776fc8e5b2ace32981}{R\+X\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_e_c___type_def_ae4e736a0aa1304172139d21b9d75c08a}{I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_e_c___type_def_acbba4df34183910fdc40fb2c4918e303}{I\+ER}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
H\+D\+M\+I-\/\+C\+EC. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_c_e_c___type_def_a91a55cd277c20e5c5ad228fd9013d014}\label{struct_c_e_c___type_def_a91a55cd277c20e5c5ad228fd9013d014}} 
\index{CEC\_TypeDef@{CEC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!CEC\_TypeDef@{CEC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+E\+C\+\_\+\+Type\+Def\+::\+C\+F\+GR}

C\+EC configuration register, Address offset\+:0x04 \mbox{\Hypertarget{struct_c_e_c___type_def_ab272f34d3acb1edeaaeaf087b284d77f}\label{struct_c_e_c___type_def_ab272f34d3acb1edeaaeaf087b284d77f}} 
\index{CEC\_TypeDef@{CEC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CEC\_TypeDef@{CEC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+E\+C\+\_\+\+Type\+Def\+::\+CR}

C\+EC control register, Address offset\+:0x00 \mbox{\Hypertarget{struct_c_e_c___type_def_acbba4df34183910fdc40fb2c4918e303}\label{struct_c_e_c___type_def_acbba4df34183910fdc40fb2c4918e303}} 
\index{CEC\_TypeDef@{CEC\_TypeDef}!IER@{IER}}
\index{IER@{IER}!CEC\_TypeDef@{CEC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+E\+C\+\_\+\+Type\+Def\+::\+I\+ER}

C\+EC interrupt enable register, Address offset\+:0x14 \mbox{\Hypertarget{struct_c_e_c___type_def_ae4e736a0aa1304172139d21b9d75c08a}\label{struct_c_e_c___type_def_ae4e736a0aa1304172139d21b9d75c08a}} 
\index{CEC\_TypeDef@{CEC\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!CEC\_TypeDef@{CEC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+E\+C\+\_\+\+Type\+Def\+::\+I\+SR}

C\+EC Interrupt and Status Register, Address offset\+:0x10 \mbox{\Hypertarget{struct_c_e_c___type_def_ae2bc7566d4fe07776fc8e5b2ace32981}\label{struct_c_e_c___type_def_ae2bc7566d4fe07776fc8e5b2ace32981}} 
\index{CEC\_TypeDef@{CEC\_TypeDef}!RXDR@{RXDR}}
\index{RXDR@{RXDR}!CEC\_TypeDef@{CEC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXDR}{RXDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+E\+C\+\_\+\+Type\+Def\+::\+R\+X\+DR}

C\+EC Rx Data Register, Address offset\+:0x0C \mbox{\Hypertarget{struct_c_e_c___type_def_ab8d8a4703a2a87dcd4d1d7b1f38bd464}\label{struct_c_e_c___type_def_ab8d8a4703a2a87dcd4d1d7b1f38bd464}} 
\index{CEC\_TypeDef@{CEC\_TypeDef}!TXDR@{TXDR}}
\index{TXDR@{TXDR}!CEC\_TypeDef@{CEC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TXDR}{TXDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+E\+C\+\_\+\+Type\+Def\+::\+T\+X\+DR}

C\+EC Tx data register , Address offset\+:0x08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+H\+E\+R\+M\+E\+S\+S\+\_\+\+S\+P\+Software/\+Micro\+Controller/\+Cube/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f779xx_8h}{stm32f779xx.\+h}}\end{DoxyCompactItemize}
