<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_BOOT_2_INT_CS: FDCPE port map (BOOT_2_INT_CS,'0','0',BOOT_2_INT_CS_CLR,NOT BOOT_2_INT_CS/BOOT_2_INT_CS_SETF__$INT);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BOOT_2_INT_CS_CLR <= (RST AND NOT STRB AND NOT A(23) AND NOT A(21) AND A(20) AND NOT A(22));
</td></tr><tr><td>
</td></tr><tr><td>
BOOT_2_INT_CS/BOOT_2_INT_CS_SETF__$INT <= ((RST AND NOT STRB AND A(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RST AND NOT STRB AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RST AND NOT STRB AND NOT A(21) AND NOT A(20)));
</td></tr><tr><td>
</td></tr><tr><td>
BOOT_2_INT_SEL <= ((RST AND BOOT_2_INT_SEL)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RST AND NOT BOOT_2_INT_CS));
</td></tr><tr><td>
</td></tr><tr><td>
D_I(0) <= NOT (((NOT NIO4 AND NOT RWB AND INT_READ_CS)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT NIO4 AND LED_CS AND INT_READ_CS)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BOOT_2_INT_SEL AND NOT XL16L784_INT AND NOT INT_READ_CS)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RUN_LED AND RWB AND NOT LED_CS AND INT_READ_CS)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D_OE(0) <= D_0_IOBUFE/D_0_IOBUFE_TRST;
</td></tr><tr><td>
</td></tr><tr><td>
D_I(1) <= ((BOOT_2_INT_SEL AND NOT INT_READ_CS AND NIO3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BOOT_2_INT_SEL AND NOT ROM_SERIAL_SW AND NOT INT_READ_CS)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ERR_LED AND RWB AND NOT LED_CS AND INT_READ_CS));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D_OE(1) <= D_0_IOBUFE/D_0_IOBUFE_TRST;
</td></tr><tr><td>
FDCPE_DPRAM_CS: FDCPE port map (DPRAM_CS,'0','0',DPRAM_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DPRAM_CS_CLR <= (RST AND NOT STRB AND A(23) AND A(21) AND A(20) AND NOT A(22));
</td></tr><tr><td>
</td></tr><tr><td>
D_0_IOBUFE/D_0_IOBUFE_TRST <= ((RST AND NOT INT_READ_CS)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RST AND RWB AND NOT LED_CS)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RST AND RWB AND NOT LONWK_CS));
</td></tr><tr><td>
</td></tr><tr><td>
EDGE_MODE <= '1';
</td></tr><tr><td>
FDCPE_ERR_LED: FDCPE port map (ERR_LED,D(1).PIN,NOT WR_BUFS(1),NOT RST,'0',NOT LED_CS);
</td></tr><tr><td>
FDCPE_FROM_CS: FDCPE port map (FROM_CS,'0','0',FROM_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FROM_CS_CLR <= (RST AND NOT STRB AND NOT A(23) AND NOT A(21) AND NOT A(20) AND A(22));
</td></tr><tr><td>
</td></tr><tr><td>
INT0 <= NOT ((BOOT_2_INT_SEL AND NOT XL16L784_INT));
</td></tr><tr><td>
</td></tr><tr><td>
INT1 <= ((BOOT_2_INT_SEL AND NIO3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BOOT_2_INT_SEL AND NOT ROM_SERIAL_SW));
</td></tr><tr><td>
</td></tr><tr><td>
INT2 <= NOT ((BOOT_2_INT_SEL AND NOT W5100_INT));
</td></tr><tr><td>
</td></tr><tr><td>
INT3 <= NOT ((NOT BOOT_2_INT_SEL AND NOT ROM_SERIAL_SW));
</td></tr><tr><td>
FDCPE_INT_READ_CS: FDCPE port map (INT_READ_CS,'0','0',INT_READ_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;INT_READ_CS_CLR <= (RST AND NOT STRB AND A(23) AND NOT A(21) AND NOT A(20) AND NOT A(22));
</td></tr><tr><td>
FDCPE_LED_CS: FDCPE port map (LED_CS,'0','0',LED_CS_CLR,NOT LED_CS/LED_CS_SETF__$INT);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_CS_CLR <= (RST AND NOT STRB AND NOT A(23) AND A(21) AND NOT A(20) AND NOT A(22));
</td></tr><tr><td>
</td></tr><tr><td>
LED_CS/LED_CS_SETF__$INT <= ((RST AND NOT STRB AND A(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RST AND NOT STRB AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RST AND NOT STRB AND NOT A(21) AND NOT A(20)));
</td></tr><tr><td>
FDCPE_LONWK_CS: FDCPE port map (LONWK_CS,'0','0',LONWK_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LONWK_CS_CLR <= (RST AND NOT STRB AND A(23) AND A(21) AND NOT A(20) AND NOT A(22));
</td></tr><tr><td>
</td></tr><tr><td>
LRST_I <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LRST <= LRST_I when LRST_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LRST_OE <= '0';
</td></tr><tr><td>
FDCPE_NIO4: FDCPE port map (NIO4,D(0).PIN,NOT WR_BUFS(1),'0',NOT RST,NIO4_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;NIO4_CE <= (LED_CS AND NOT LONWK_CS);
</td></tr><tr><td>
</td></tr><tr><td>
NVSRAM_CS <= ((NOT RST)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (STRB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(23) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NVSRAM_CS AND NOT A(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NVSRAM_CS AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(23) AND A(20) AND A(22)));
</td></tr><tr><td>
</td></tr><tr><td>
RD <= NOT ((NOT STRB AND RWB));
</td></tr><tr><td>
</td></tr><tr><td>
RDY <= '0';
</td></tr><tr><td>
FDCPE_RUN_LED: FDCPE port map (RUN_LED,D(0).PIN,NOT WR_BUFS(1),NOT RST,'0',NOT LED_CS);
</td></tr><tr><td>
</td></tr><tr><td>
VL5V_DIR <= RWB;
</td></tr><tr><td>
FDCPE_VL5V_OE: FDCPE port map (VL5V_OE,'0','0',VL5V_OE_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;VL5V_OE_CLR <= (RST AND NOT STRB AND A(23) AND A(21) AND A(20) AND NOT A(22));
</td></tr><tr><td>
FDCPE_W5100_CS: FDCPE port map (W5100_CS,'0','0',W5100_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;W5100_CS_CLR <= (RST AND NOT STRB AND NOT A(23) AND A(21) AND A(20) AND NOT A(22));
</td></tr><tr><td>
</td></tr><tr><td>
WDI <= ((H3 AND NOT ROM_SERIAL_SW)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (WDI_SEL_FLAG AND ROM_SERIAL_SW AND WDI_CS)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT WDI_SEL_FLAG AND ROM_SERIAL_SW AND FROM_CS));
</td></tr><tr><td>
FDCPE_WDI_CS: FDCPE port map (WDI_CS,'0','0',WDI_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WDI_CS_CLR <= (RST AND NOT STRB AND NOT A(23) AND NOT A(21) AND NOT A(20) AND NOT A(22));
</td></tr><tr><td>
</td></tr><tr><td>
WDI_SEL_FLAG <= ((RST AND WDI_SEL_FLAG)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RST AND NOT WDI_CS));
</td></tr><tr><td>
</td></tr><tr><td>
WR <= NOT ((NOT STRB AND NOT RWB));
</td></tr><tr><td>
FDCPE_WR_BUFS0: FDCPE port map (WR_BUFS(0),WR_BUFS_D(0),H3,'0',NOT RST);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WR_BUFS_D(0) <= (NOT STRB AND NOT RWB);
</td></tr><tr><td>
FDCPE_WR_BUFS1: FDCPE port map (WR_BUFS(1),WR_BUFS(0),H3,'0',NOT RST);
</td></tr><tr><td>
FDCPE_XL16L784_CS: FDCPE port map (XL16L784_CS,'0','0',XL16L784_CS_CLR,NOT XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XL16L784_CS_CLR <= (RST AND NOT STRB AND A(23) AND NOT A(21) AND A(20) AND NOT A(22));
</td></tr><tr><td>
</td></tr><tr><td>
XL16L784_CS_BUF/XL16L784_CS_BUF_SETF__$INT <= ((RST AND NOT STRB AND A(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RST AND NOT STRB AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RST AND NOT STRB AND NOT A(21) AND NOT A(20)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
