// Seed: 1711381956
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  assign module_2.id_2 = 0;
  input wire id_1;
  wire [-1 : 1] id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri1 id_5
);
  wire  id_7;
  logic id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
  supply0 id_9 = 1 + id_9;
endmodule
module module_2 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5
);
  localparam id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
