<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › math-emu › math_efp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>math_efp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/powerpc/math-emu/math_efp.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006-2008, 2010 Freescale Semiconductor, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Ebony Zhu,	&lt;ebony.zhu@freescale.com&gt;</span>
<span class="cm"> *         Yu Liu,	&lt;yu.liu@freescale.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Derived from arch/alpha/math-emu/math.c</span>
<span class="cm"> *              arch/powerpc/math-emu/math.c</span>
<span class="cm"> *</span>
<span class="cm"> * Description:</span>
<span class="cm"> * This file is the exception handler to make E500 SPE instructions</span>
<span class="cm"> * fully comply with IEEE-754 floating point standard.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#include &lt;asm/uaccess.h&gt;</span>
<span class="cp">#include &lt;asm/reg.h&gt;</span>

<span class="cp">#define FP_EX_BOOKE_E500_SPE</span>
<span class="cp">#include &lt;asm/sfp-machine.h&gt;</span>

<span class="cp">#include &lt;math-emu/soft-fp.h&gt;</span>
<span class="cp">#include &lt;math-emu/single.h&gt;</span>
<span class="cp">#include &lt;math-emu/double.h&gt;</span>

<span class="cp">#define EFAPU		0x4</span>

<span class="cp">#define VCT		0x4</span>
<span class="cp">#define SPFP		0x6</span>
<span class="cp">#define DPFP		0x7</span>

<span class="cp">#define EFSADD		0x2c0</span>
<span class="cp">#define EFSSUB		0x2c1</span>
<span class="cp">#define EFSABS		0x2c4</span>
<span class="cp">#define EFSNABS		0x2c5</span>
<span class="cp">#define EFSNEG		0x2c6</span>
<span class="cp">#define EFSMUL		0x2c8</span>
<span class="cp">#define EFSDIV		0x2c9</span>
<span class="cp">#define EFSCMPGT	0x2cc</span>
<span class="cp">#define EFSCMPLT	0x2cd</span>
<span class="cp">#define EFSCMPEQ	0x2ce</span>
<span class="cp">#define EFSCFD		0x2cf</span>
<span class="cp">#define EFSCFSI		0x2d1</span>
<span class="cp">#define EFSCTUI		0x2d4</span>
<span class="cp">#define EFSCTSI		0x2d5</span>
<span class="cp">#define EFSCTUF		0x2d6</span>
<span class="cp">#define EFSCTSF		0x2d7</span>
<span class="cp">#define EFSCTUIZ	0x2d8</span>
<span class="cp">#define EFSCTSIZ	0x2da</span>

<span class="cp">#define EVFSADD		0x280</span>
<span class="cp">#define EVFSSUB		0x281</span>
<span class="cp">#define EVFSABS		0x284</span>
<span class="cp">#define EVFSNABS	0x285</span>
<span class="cp">#define EVFSNEG		0x286</span>
<span class="cp">#define EVFSMUL		0x288</span>
<span class="cp">#define EVFSDIV		0x289</span>
<span class="cp">#define EVFSCMPGT	0x28c</span>
<span class="cp">#define EVFSCMPLT	0x28d</span>
<span class="cp">#define EVFSCMPEQ	0x28e</span>
<span class="cp">#define EVFSCTUI	0x294</span>
<span class="cp">#define EVFSCTSI	0x295</span>
<span class="cp">#define EVFSCTUF	0x296</span>
<span class="cp">#define EVFSCTSF	0x297</span>
<span class="cp">#define EVFSCTUIZ	0x298</span>
<span class="cp">#define EVFSCTSIZ	0x29a</span>

<span class="cp">#define EFDADD		0x2e0</span>
<span class="cp">#define EFDSUB		0x2e1</span>
<span class="cp">#define EFDABS		0x2e4</span>
<span class="cp">#define EFDNABS		0x2e5</span>
<span class="cp">#define EFDNEG		0x2e6</span>
<span class="cp">#define EFDMUL		0x2e8</span>
<span class="cp">#define EFDDIV		0x2e9</span>
<span class="cp">#define EFDCTUIDZ	0x2ea</span>
<span class="cp">#define EFDCTSIDZ	0x2eb</span>
<span class="cp">#define EFDCMPGT	0x2ec</span>
<span class="cp">#define EFDCMPLT	0x2ed</span>
<span class="cp">#define EFDCMPEQ	0x2ee</span>
<span class="cp">#define EFDCFS		0x2ef</span>
<span class="cp">#define EFDCTUI		0x2f4</span>
<span class="cp">#define EFDCTSI		0x2f5</span>
<span class="cp">#define EFDCTUF		0x2f6</span>
<span class="cp">#define EFDCTSF		0x2f7</span>
<span class="cp">#define EFDCTUIZ	0x2f8</span>
<span class="cp">#define EFDCTSIZ	0x2fa</span>

<span class="cp">#define AB	2</span>
<span class="cp">#define XA	3</span>
<span class="cp">#define XB	4</span>
<span class="cp">#define XCR	5</span>
<span class="cp">#define NOTYPE	0</span>

<span class="cp">#define SIGN_BIT_S	(1UL &lt;&lt; 31)</span>
<span class="cp">#define SIGN_BIT_D	(1ULL &lt;&lt; 63)</span>
<span class="cp">#define FP_EX_MASK	(FP_EX_INEXACT | FP_EX_INVALID | FP_EX_DIVZERO | \</span>
<span class="cp">			FP_EX_UNDERFLOW | FP_EX_OVERFLOW)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">have_e500_cpu_a005_erratum</span><span class="p">;</span>

<span class="k">union</span> <span class="n">dw_union</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">dp</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">wp</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">insn_type</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">speinsn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">NOTYPE</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">speinsn</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">EFSABS</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XA</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSADD</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">AB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSCFD</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSCMPEQ</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XCR</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSCMPGT</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XCR</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSCMPLT</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XCR</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSCTSF</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSCTSI</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSCTSIZ</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSCTUF</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSCTUI</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSCTUIZ</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSDIV</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">AB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSMUL</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">AB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSNABS</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XA</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSNEG</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XA</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSSUB</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">AB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFSCFSI</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">EVFSABS</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XA</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSADD</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">AB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSCMPEQ</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XCR</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSCMPGT</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XCR</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSCMPLT</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XCR</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSCTSF</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSCTSI</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSCTSIZ</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSCTUF</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSCTUI</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSCTUIZ</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSDIV</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">AB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSMUL</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">AB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSNABS</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XA</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSNEG</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XA</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EVFSSUB</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">AB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">EFDABS</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XA</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDADD</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">AB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDCFS</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDCMPEQ</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XCR</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDCMPGT</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XCR</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDCMPLT</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XCR</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDCTSF</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDCTSI</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDCTSIDZ</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDCTSIZ</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDCTUF</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDCTUI</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDCTUIDZ</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDCTUIZ</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDDIV</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">AB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDMUL</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">AB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDNABS</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XA</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDNEG</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">XA</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">EFDSUB</span>:	<span class="n">ret</span> <span class="o">=</span> <span class="n">AB</span><span class="p">;</span>	<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">do_spe_mathemu</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">FP_DECL_EX</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">IR</span><span class="p">,</span> <span class="n">cmp</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">type</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">fc</span><span class="p">,</span> <span class="n">fa</span><span class="p">,</span> <span class="n">fb</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">speinsn</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">dw_union</span> <span class="n">vc</span><span class="p">,</span> <span class="n">va</span><span class="p">,</span> <span class="n">vb</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">get_user</span><span class="p">(</span><span class="n">speinsn</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">nip</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">speinsn</span> <span class="o">&gt;&gt;</span> <span class="mi">26</span><span class="p">)</span> <span class="o">!=</span> <span class="n">EFAPU</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>         <span class="cm">/* not an spe instruction */</span>

	<span class="n">type</span> <span class="o">=</span> <span class="n">insn_type</span><span class="p">(</span><span class="n">speinsn</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">NOTYPE</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">illegal</span><span class="p">;</span>

	<span class="n">func</span> <span class="o">=</span> <span class="n">speinsn</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">;</span>
	<span class="n">fc</span> <span class="o">=</span> <span class="p">(</span><span class="n">speinsn</span> <span class="o">&gt;&gt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="n">fa</span> <span class="o">=</span> <span class="p">(</span><span class="n">speinsn</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="n">fb</span> <span class="o">=</span> <span class="p">(</span><span class="n">speinsn</span> <span class="o">&gt;&gt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="n">speinsn</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>

	<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">current</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">evr</span><span class="p">[</span><span class="n">fc</span><span class="p">];</span>
	<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">gpr</span><span class="p">[</span><span class="n">fc</span><span class="p">];</span>
	<span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">current</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">evr</span><span class="p">[</span><span class="n">fa</span><span class="p">];</span>
	<span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">gpr</span><span class="p">[</span><span class="n">fa</span><span class="p">];</span>
	<span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">current</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">evr</span><span class="p">[</span><span class="n">fb</span><span class="p">];</span>
	<span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">gpr</span><span class="p">[</span><span class="n">fb</span><span class="p">];</span>

	<span class="n">__FPU_FPSCR</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_SPEFSCR</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;speinsn:%08lx spefscr:%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">speinsn</span><span class="p">,</span> <span class="n">__FPU_FPSCR</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;vc: %08x  %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;va: %08x  %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;vb: %08x  %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">src</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SPFP</span>: <span class="p">{</span>
		<span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SA</span><span class="p">);</span> <span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SB</span><span class="p">);</span> <span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SR</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">AB</span>:
		<span class="k">case</span> <span class="n">XCR</span>:
			<span class="n">FP_UNPACK_SP</span><span class="p">(</span><span class="n">SA</span><span class="p">,</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">case</span> <span class="n">XB</span>:
			<span class="n">FP_UNPACK_SP</span><span class="p">(</span><span class="n">SB</span><span class="p">,</span> <span class="n">vb</span><span class="p">.</span><span class="n">wp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">XA</span>:
			<span class="n">FP_UNPACK_SP</span><span class="p">(</span><span class="n">SA</span><span class="p">,</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;SA: %ld %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">SA_s</span><span class="p">,</span> <span class="n">SA_f</span><span class="p">,</span> <span class="n">SA_e</span><span class="p">,</span> <span class="n">SA_c</span><span class="p">);</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;SB: %ld %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">SB_s</span><span class="p">,</span> <span class="n">SB_f</span><span class="p">,</span> <span class="n">SB_e</span><span class="p">,</span> <span class="n">SB_c</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">func</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">EFSABS</span>:
			<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SIGN_BIT_S</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFSNABS</span>:
			<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|</span> <span class="n">SIGN_BIT_S</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFSNEG</span>:
			<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">^</span> <span class="n">SIGN_BIT_S</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFSADD</span>:
			<span class="n">FP_ADD_S</span><span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_s</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFSSUB</span>:
			<span class="n">FP_SUB_S</span><span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_s</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFSMUL</span>:
			<span class="n">FP_MUL_S</span><span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_s</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFSDIV</span>:
			<span class="n">FP_DIV_S</span><span class="p">(</span><span class="n">SR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_s</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFSCMPEQ</span>:
			<span class="n">cmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">cmp_s</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFSCMPGT</span>:
			<span class="n">cmp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">cmp_s</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFSCMPLT</span>:
			<span class="n">cmp</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">cmp_s</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFSCTSF</span>:
		<span class="k">case</span> <span class="n">EFSCTUF</span>:
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xff</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x7fffff</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)))</span> <span class="p">{</span>
				<span class="cm">/* NaN */</span>
				<span class="k">if</span> <span class="p">(((</span><span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
					<span class="cm">/* denorm */</span>
					<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">31</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
					<span class="cm">/* positive normal */</span>
					<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">func</span> <span class="o">==</span> <span class="n">EFSCTSF</span><span class="p">)</span> <span class="o">?</span>
						<span class="mh">0x7fffffff</span> <span class="o">:</span> <span class="mh">0xffffffff</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* negative normal */</span>
					<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">func</span> <span class="o">==</span> <span class="n">EFSCTSF</span><span class="p">)</span> <span class="o">?</span>
						<span class="mh">0x80000000</span> <span class="o">:</span> <span class="mh">0x0</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* rB is NaN */</span>
				<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFSCFD</span>: <span class="p">{</span>
			<span class="n">FP_DECL_D</span><span class="p">(</span><span class="n">DB</span><span class="p">);</span>
			<span class="n">FP_CLEAR_EXCEPTIONS</span><span class="p">;</span>
			<span class="n">FP_UNPACK_DP</span><span class="p">(</span><span class="n">DB</span><span class="p">,</span> <span class="n">vb</span><span class="p">.</span><span class="n">dp</span><span class="p">);</span>

			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;DB: %ld %08lx %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">DB_s</span><span class="p">,</span> <span class="n">DB_f1</span><span class="p">,</span> <span class="n">DB_f0</span><span class="p">,</span> <span class="n">DB_e</span><span class="p">,</span> <span class="n">DB_c</span><span class="p">);</span>

			<span class="n">FP_CONV</span><span class="p">(</span><span class="n">S</span><span class="p">,</span> <span class="n">D</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">SR</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_s</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">case</span> <span class="n">EFSCTSI</span>:
		<span class="k">case</span> <span class="n">EFSCTSIZ</span>:
		<span class="k">case</span> <span class="n">EFSCTUI</span>:
		<span class="k">case</span> <span class="n">EFSCTUIZ</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">func</span> <span class="o">&amp;</span> <span class="mh">0x4</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">_FP_ROUND</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">_FP_ROUND_ZERO</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">FP_TO_INT_S</span><span class="p">(</span><span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">SB</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
					<span class="p">(((</span><span class="n">func</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="n">SB_s</span><span class="p">));</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="k">goto</span> <span class="n">illegal</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

<span class="nl">pack_s:</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;SR: %ld %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">SR_s</span><span class="p">,</span> <span class="n">SR_f</span><span class="p">,</span> <span class="n">SR_e</span><span class="p">,</span> <span class="n">SR_c</span><span class="p">);</span>

		<span class="n">FP_PACK_SP</span><span class="p">(</span><span class="n">vc</span><span class="p">.</span><span class="n">wp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">SR</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

<span class="nl">cmp_s:</span>
		<span class="n">FP_CMP_S</span><span class="p">(</span><span class="n">IR</span><span class="p">,</span> <span class="n">SA</span><span class="p">,</span> <span class="n">SB</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IR</span> <span class="o">==</span> <span class="mi">3</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">FP_ISSIGNAN_S</span><span class="p">(</span><span class="n">SA</span><span class="p">)</span> <span class="o">||</span> <span class="n">FP_ISSIGNAN_S</span><span class="p">(</span><span class="n">SB</span><span class="p">)))</span>
			<span class="n">FP_SET_EXCEPTION</span><span class="p">(</span><span class="n">FP_EX_INVALID</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IR</span> <span class="o">==</span> <span class="n">cmp</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">IR</span> <span class="o">=</span> <span class="mh">0x4</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">IR</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">goto</span> <span class="n">update_ccr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">case</span> <span class="n">DPFP</span>: <span class="p">{</span>
		<span class="n">FP_DECL_D</span><span class="p">(</span><span class="n">DA</span><span class="p">);</span> <span class="n">FP_DECL_D</span><span class="p">(</span><span class="n">DB</span><span class="p">);</span> <span class="n">FP_DECL_D</span><span class="p">(</span><span class="n">DR</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">AB</span>:
		<span class="k">case</span> <span class="n">XCR</span>:
			<span class="n">FP_UNPACK_DP</span><span class="p">(</span><span class="n">DA</span><span class="p">,</span> <span class="n">va</span><span class="p">.</span><span class="n">dp</span><span class="p">);</span>
		<span class="k">case</span> <span class="n">XB</span>:
			<span class="n">FP_UNPACK_DP</span><span class="p">(</span><span class="n">DB</span><span class="p">,</span> <span class="n">vb</span><span class="p">.</span><span class="n">dp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">XA</span>:
			<span class="n">FP_UNPACK_DP</span><span class="p">(</span><span class="n">DA</span><span class="p">,</span> <span class="n">va</span><span class="p">.</span><span class="n">dp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;DA: %ld %08lx %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">DA_s</span><span class="p">,</span> <span class="n">DA_f1</span><span class="p">,</span> <span class="n">DA_f0</span><span class="p">,</span> <span class="n">DA_e</span><span class="p">,</span> <span class="n">DA_c</span><span class="p">);</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;DB: %ld %08lx %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">DB_s</span><span class="p">,</span> <span class="n">DB_f1</span><span class="p">,</span> <span class="n">DB_f0</span><span class="p">,</span> <span class="n">DB_e</span><span class="p">,</span> <span class="n">DB_c</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">func</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">EFDABS</span>:
			<span class="n">vc</span><span class="p">.</span><span class="n">dp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">va</span><span class="p">.</span><span class="n">dp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SIGN_BIT_D</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFDNABS</span>:
			<span class="n">vc</span><span class="p">.</span><span class="n">dp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">va</span><span class="p">.</span><span class="n">dp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="n">SIGN_BIT_D</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFDNEG</span>:
			<span class="n">vc</span><span class="p">.</span><span class="n">dp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">va</span><span class="p">.</span><span class="n">dp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">^</span> <span class="n">SIGN_BIT_D</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFDADD</span>:
			<span class="n">FP_ADD_D</span><span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_d</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFDSUB</span>:
			<span class="n">FP_SUB_D</span><span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_d</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFDMUL</span>:
			<span class="n">FP_MUL_D</span><span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_d</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFDDIV</span>:
			<span class="n">FP_DIV_D</span><span class="p">(</span><span class="n">DR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_d</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFDCMPEQ</span>:
			<span class="n">cmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">cmp_d</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFDCMPGT</span>:
			<span class="n">cmp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">cmp_d</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFDCMPLT</span>:
			<span class="n">cmp</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">cmp_d</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFDCTSF</span>:
		<span class="k">case</span> <span class="n">EFDCTUF</span>:
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x7ff</span> <span class="o">&amp;&amp;</span>
			   <span class="p">((</span><span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xfffff</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="p">(</span><span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">))))</span> <span class="p">{</span>
				<span class="cm">/* not a NaN */</span>
				<span class="k">if</span> <span class="p">(((</span><span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
					<span class="cm">/* denorm */</span>
					<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">31</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
					<span class="cm">/* positive normal */</span>
					<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">func</span> <span class="o">==</span> <span class="n">EFDCTSF</span><span class="p">)</span> <span class="o">?</span>
						<span class="mh">0x7fffffff</span> <span class="o">:</span> <span class="mh">0xffffffff</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* negative normal */</span>
					<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">func</span> <span class="o">==</span> <span class="n">EFDCTSF</span><span class="p">)</span> <span class="o">?</span>
						<span class="mh">0x80000000</span> <span class="o">:</span> <span class="mh">0x0</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* NaN */</span>
				<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFDCFS</span>: <span class="p">{</span>
			<span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SB</span><span class="p">);</span>
			<span class="n">FP_CLEAR_EXCEPTIONS</span><span class="p">;</span>
			<span class="n">FP_UNPACK_SP</span><span class="p">(</span><span class="n">SB</span><span class="p">,</span> <span class="n">vb</span><span class="p">.</span><span class="n">wp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;SB: %ld %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">SB_s</span><span class="p">,</span> <span class="n">SB_f</span><span class="p">,</span> <span class="n">SB_e</span><span class="p">,</span> <span class="n">SB_c</span><span class="p">);</span>

			<span class="n">FP_CONV</span><span class="p">(</span><span class="n">D</span><span class="p">,</span> <span class="n">S</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DR</span><span class="p">,</span> <span class="n">SB</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_d</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">case</span> <span class="n">EFDCTUIDZ</span>:
		<span class="k">case</span> <span class="n">EFDCTSIDZ</span>:
			<span class="n">_FP_ROUND_ZERO</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
			<span class="n">FP_TO_INT_D</span><span class="p">(</span><span class="n">vc</span><span class="p">.</span><span class="n">dp</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">DB</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="p">((</span><span class="n">func</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">));</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EFDCTUI</span>:
		<span class="k">case</span> <span class="n">EFDCTSI</span>:
		<span class="k">case</span> <span class="n">EFDCTUIZ</span>:
		<span class="k">case</span> <span class="n">EFDCTSIZ</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">func</span> <span class="o">&amp;</span> <span class="mh">0x4</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">_FP_ROUND</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">_FP_ROUND_ZERO</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">DB</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">FP_TO_INT_D</span><span class="p">(</span><span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">DB</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
					<span class="p">(((</span><span class="n">func</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="n">DB_s</span><span class="p">));</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="k">goto</span> <span class="n">illegal</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

<span class="nl">pack_d:</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;DR: %ld %08lx %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">DR_s</span><span class="p">,</span> <span class="n">DR_f1</span><span class="p">,</span> <span class="n">DR_f0</span><span class="p">,</span> <span class="n">DR_e</span><span class="p">,</span> <span class="n">DR_c</span><span class="p">);</span>

		<span class="n">FP_PACK_DP</span><span class="p">(</span><span class="n">vc</span><span class="p">.</span><span class="n">dp</span><span class="p">,</span> <span class="n">DR</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

<span class="nl">cmp_d:</span>
		<span class="n">FP_CMP_D</span><span class="p">(</span><span class="n">IR</span><span class="p">,</span> <span class="n">DA</span><span class="p">,</span> <span class="n">DB</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IR</span> <span class="o">==</span> <span class="mi">3</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">FP_ISSIGNAN_D</span><span class="p">(</span><span class="n">DA</span><span class="p">)</span> <span class="o">||</span> <span class="n">FP_ISSIGNAN_D</span><span class="p">(</span><span class="n">DB</span><span class="p">)))</span>
			<span class="n">FP_SET_EXCEPTION</span><span class="p">(</span><span class="n">FP_EX_INVALID</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IR</span> <span class="o">==</span> <span class="n">cmp</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">IR</span> <span class="o">=</span> <span class="mh">0x4</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">IR</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">goto</span> <span class="n">update_ccr</span><span class="p">;</span>

	<span class="p">}</span>

	<span class="k">case</span> <span class="n">VCT</span>: <span class="p">{</span>
		<span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SA0</span><span class="p">);</span> <span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SB0</span><span class="p">);</span> <span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SR0</span><span class="p">);</span>
		<span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SA1</span><span class="p">);</span> <span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SB1</span><span class="p">);</span> <span class="n">FP_DECL_S</span><span class="p">(</span><span class="n">SR1</span><span class="p">);</span>
		<span class="kt">int</span> <span class="n">IR0</span><span class="p">,</span> <span class="n">IR1</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">AB</span>:
		<span class="k">case</span> <span class="n">XCR</span>:
			<span class="n">FP_UNPACK_SP</span><span class="p">(</span><span class="n">SA0</span><span class="p">,</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">);</span>
			<span class="n">FP_UNPACK_SP</span><span class="p">(</span><span class="n">SA1</span><span class="p">,</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">case</span> <span class="n">XB</span>:
			<span class="n">FP_UNPACK_SP</span><span class="p">(</span><span class="n">SB0</span><span class="p">,</span> <span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">);</span>
			<span class="n">FP_UNPACK_SP</span><span class="p">(</span><span class="n">SB1</span><span class="p">,</span> <span class="n">vb</span><span class="p">.</span><span class="n">wp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">XA</span>:
			<span class="n">FP_UNPACK_SP</span><span class="p">(</span><span class="n">SA0</span><span class="p">,</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">);</span>
			<span class="n">FP_UNPACK_SP</span><span class="p">(</span><span class="n">SA1</span><span class="p">,</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;SA0: %ld %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">SA0_s</span><span class="p">,</span> <span class="n">SA0_f</span><span class="p">,</span> <span class="n">SA0_e</span><span class="p">,</span> <span class="n">SA0_c</span><span class="p">);</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;SA1: %ld %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">SA1_s</span><span class="p">,</span> <span class="n">SA1_f</span><span class="p">,</span> <span class="n">SA1_e</span><span class="p">,</span> <span class="n">SA1_c</span><span class="p">);</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;SB0: %ld %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">SB0_s</span><span class="p">,</span> <span class="n">SB0_f</span><span class="p">,</span> <span class="n">SB0_e</span><span class="p">,</span> <span class="n">SB0_c</span><span class="p">);</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;SB1: %ld %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">SB1_s</span><span class="p">,</span> <span class="n">SB1_f</span><span class="p">,</span> <span class="n">SB1_e</span><span class="p">,</span> <span class="n">SB1_c</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">func</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">EVFSABS</span>:
			<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SIGN_BIT_S</span><span class="p">;</span>
			<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SIGN_BIT_S</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EVFSNABS</span>:
			<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="n">SIGN_BIT_S</span><span class="p">;</span>
			<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|</span> <span class="n">SIGN_BIT_S</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EVFSNEG</span>:
			<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">^</span> <span class="n">SIGN_BIT_S</span><span class="p">;</span>
			<span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">^</span> <span class="n">SIGN_BIT_S</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EVFSADD</span>:
			<span class="n">FP_ADD_S</span><span class="p">(</span><span class="n">SR0</span><span class="p">,</span> <span class="n">SA0</span><span class="p">,</span> <span class="n">SB0</span><span class="p">);</span>
			<span class="n">FP_ADD_S</span><span class="p">(</span><span class="n">SR1</span><span class="p">,</span> <span class="n">SA1</span><span class="p">,</span> <span class="n">SB1</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_vs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EVFSSUB</span>:
			<span class="n">FP_SUB_S</span><span class="p">(</span><span class="n">SR0</span><span class="p">,</span> <span class="n">SA0</span><span class="p">,</span> <span class="n">SB0</span><span class="p">);</span>
			<span class="n">FP_SUB_S</span><span class="p">(</span><span class="n">SR1</span><span class="p">,</span> <span class="n">SA1</span><span class="p">,</span> <span class="n">SB1</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_vs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EVFSMUL</span>:
			<span class="n">FP_MUL_S</span><span class="p">(</span><span class="n">SR0</span><span class="p">,</span> <span class="n">SA0</span><span class="p">,</span> <span class="n">SB0</span><span class="p">);</span>
			<span class="n">FP_MUL_S</span><span class="p">(</span><span class="n">SR1</span><span class="p">,</span> <span class="n">SA1</span><span class="p">,</span> <span class="n">SB1</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_vs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EVFSDIV</span>:
			<span class="n">FP_DIV_S</span><span class="p">(</span><span class="n">SR0</span><span class="p">,</span> <span class="n">SA0</span><span class="p">,</span> <span class="n">SB0</span><span class="p">);</span>
			<span class="n">FP_DIV_S</span><span class="p">(</span><span class="n">SR1</span><span class="p">,</span> <span class="n">SA1</span><span class="p">,</span> <span class="n">SB1</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">pack_vs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EVFSCMPEQ</span>:
			<span class="n">cmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">cmp_vs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EVFSCMPGT</span>:
			<span class="n">cmp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">cmp_vs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EVFSCMPLT</span>:
			<span class="n">cmp</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">cmp_vs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EVFSCTSF</span>:
			<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;mtspr 512, %4</span><span class="se">\n</span><span class="s">&quot;</span>
				<span class="s">&quot;efsctsf %0, %2</span><span class="se">\n</span><span class="s">&quot;</span>
				<span class="s">&quot;efsctsf %1, %3</span><span class="se">\n</span><span class="s">&quot;</span>
				<span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
				<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mi">0</span><span class="p">));</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EVFSCTUF</span>:
			<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;mtspr 512, %4</span><span class="se">\n</span><span class="s">&quot;</span>
				<span class="s">&quot;efsctuf %0, %2</span><span class="se">\n</span><span class="s">&quot;</span>
				<span class="s">&quot;efsctuf %1, %3</span><span class="se">\n</span><span class="s">&quot;</span>
				<span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
				<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mi">0</span><span class="p">));</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">EVFSCTUI</span>:
		<span class="k">case</span> <span class="n">EVFSCTSI</span>:
		<span class="k">case</span> <span class="n">EVFSCTUIZ</span>:
		<span class="k">case</span> <span class="n">EVFSCTSIZ</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">func</span> <span class="o">&amp;</span> <span class="mh">0x4</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">_FP_ROUND</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SB0</span><span class="p">);</span>
				<span class="n">_FP_ROUND</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SB1</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">_FP_ROUND_ZERO</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SB0</span><span class="p">);</span>
				<span class="n">_FP_ROUND_ZERO</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SB1</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">FP_TO_INT_S</span><span class="p">(</span><span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">SB0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
					<span class="p">(((</span><span class="n">func</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="n">SB0_s</span><span class="p">));</span>
			<span class="n">FP_TO_INT_S</span><span class="p">(</span><span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">SB1</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
					<span class="p">(((</span><span class="n">func</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="n">SB1_s</span><span class="p">));</span>
			<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="k">goto</span> <span class="n">illegal</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

<span class="nl">pack_vs:</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;SR0: %ld %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">SR0_s</span><span class="p">,</span> <span class="n">SR0_f</span><span class="p">,</span> <span class="n">SR0_e</span><span class="p">,</span> <span class="n">SR0_c</span><span class="p">);</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;SR1: %ld %08lx %ld (%ld)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">SR1_s</span><span class="p">,</span> <span class="n">SR1_f</span><span class="p">,</span> <span class="n">SR1_e</span><span class="p">,</span> <span class="n">SR1_c</span><span class="p">);</span>

		<span class="n">FP_PACK_SP</span><span class="p">(</span><span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">,</span> <span class="n">SR0</span><span class="p">);</span>
		<span class="n">FP_PACK_SP</span><span class="p">(</span><span class="n">vc</span><span class="p">.</span><span class="n">wp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">SR1</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">update_regs</span><span class="p">;</span>

<span class="nl">cmp_vs:</span>
		<span class="p">{</span>
			<span class="kt">int</span> <span class="n">ch</span><span class="p">,</span> <span class="n">cl</span><span class="p">;</span>

			<span class="n">FP_CMP_S</span><span class="p">(</span><span class="n">IR0</span><span class="p">,</span> <span class="n">SA0</span><span class="p">,</span> <span class="n">SB0</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
			<span class="n">FP_CMP_S</span><span class="p">(</span><span class="n">IR1</span><span class="p">,</span> <span class="n">SA1</span><span class="p">,</span> <span class="n">SB1</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">IR0</span> <span class="o">==</span> <span class="mi">3</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">FP_ISSIGNAN_S</span><span class="p">(</span><span class="n">SA0</span><span class="p">)</span> <span class="o">||</span> <span class="n">FP_ISSIGNAN_S</span><span class="p">(</span><span class="n">SB0</span><span class="p">)))</span>
				<span class="n">FP_SET_EXCEPTION</span><span class="p">(</span><span class="n">FP_EX_INVALID</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">IR1</span> <span class="o">==</span> <span class="mi">3</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">FP_ISSIGNAN_S</span><span class="p">(</span><span class="n">SA1</span><span class="p">)</span> <span class="o">||</span> <span class="n">FP_ISSIGNAN_S</span><span class="p">(</span><span class="n">SB1</span><span class="p">)))</span>
				<span class="n">FP_SET_EXCEPTION</span><span class="p">(</span><span class="n">FP_EX_INVALID</span><span class="p">);</span>
			<span class="n">ch</span> <span class="o">=</span> <span class="p">(</span><span class="n">IR0</span> <span class="o">==</span> <span class="n">cmp</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">cl</span> <span class="o">=</span> <span class="p">(</span><span class="n">IR1</span> <span class="o">==</span> <span class="n">cmp</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">IR</span> <span class="o">=</span> <span class="p">(</span><span class="n">ch</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">cl</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">ch</span> <span class="o">|</span> <span class="n">cl</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">((</span><span class="n">ch</span> <span class="o">&amp;</span> <span class="n">cl</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">update_ccr</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">update_ccr:</span>
	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">ccr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">15</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="mi">7</span> <span class="o">-</span> <span class="p">((</span><span class="n">speinsn</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">ccr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">IR</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="mi">7</span> <span class="o">-</span> <span class="p">((</span><span class="n">speinsn</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>

<span class="nl">update_regs:</span>
	<span class="n">__FPU_FPSCR</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FP_EX_MASK</span><span class="p">;</span>
	<span class="n">__FPU_FPSCR</span> <span class="o">|=</span> <span class="p">(</span><span class="n">FP_CUR_EXCEPTIONS</span> <span class="o">&amp;</span> <span class="n">FP_EX_MASK</span><span class="p">);</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_SPEFSCR</span><span class="p">,</span> <span class="n">__FPU_FPSCR</span><span class="p">);</span>

	<span class="n">current</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">evr</span><span class="p">[</span><span class="n">fc</span><span class="p">]</span> <span class="o">=</span> <span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">gpr</span><span class="p">[</span><span class="n">fc</span><span class="p">]</span> <span class="o">=</span> <span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;ccr = %08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">ccr</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;cur exceptions = %08x spefscr = %08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">FP_CUR_EXCEPTIONS</span><span class="p">,</span> <span class="n">__FPU_FPSCR</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;vc: %08x  %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">vc</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;va: %08x  %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">va</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;vb: %08x  %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">vb</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">illegal:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">have_e500_cpu_a005_erratum</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* according to e500 cpu a005 erratum, reissue efp inst */</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">nip</span> <span class="o">-=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;re-issue efp inst: %08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">speinsn</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">Ooops! IEEE-754 compliance handler encountered un-supported instruction.</span><span class="se">\n</span><span class="s">inst code: %08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">speinsn</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">speround_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">dw_union</span> <span class="n">fgpr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">s_lo</span><span class="p">,</span> <span class="n">s_hi</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">speinsn</span><span class="p">,</span> <span class="n">type</span><span class="p">,</span> <span class="n">fc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">get_user</span><span class="p">(</span><span class="n">speinsn</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">nip</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">speinsn</span> <span class="o">&gt;&gt;</span> <span class="mi">26</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>         <span class="cm">/* not an spe instruction */</span>

	<span class="n">type</span> <span class="o">=</span> <span class="n">insn_type</span><span class="p">(</span><span class="n">speinsn</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">XCR</span><span class="p">)</span> <span class="k">return</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>

	<span class="n">__FPU_FPSCR</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_SPEFSCR</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;speinsn:%08lx spefscr:%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">speinsn</span><span class="p">,</span> <span class="n">__FPU_FPSCR</span><span class="p">);</span>

	<span class="cm">/* No need to round if the result is exact */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">__FPU_FPSCR</span> <span class="o">&amp;</span> <span class="n">FP_EX_INEXACT</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">fc</span> <span class="o">=</span> <span class="p">(</span><span class="n">speinsn</span> <span class="o">&gt;&gt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="n">s_lo</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">gpr</span><span class="p">[</span><span class="n">fc</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">SIGN_BIT_S</span><span class="p">;</span>
	<span class="n">s_hi</span> <span class="o">=</span> <span class="n">current</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">evr</span><span class="p">[</span><span class="n">fc</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">SIGN_BIT_S</span><span class="p">;</span>
	<span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">current</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">evr</span><span class="p">[</span><span class="n">fc</span><span class="p">];</span>
	<span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">gpr</span><span class="p">[</span><span class="n">fc</span><span class="p">];</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;round fgpr: %08x  %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

	<span class="k">switch</span> <span class="p">((</span><span class="n">speinsn</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="p">{</span>
	<span class="cm">/* Since SPE instructions on E500 core can handle round to nearest</span>
<span class="cm">	 * and round toward zero with IEEE-754 complied, we just need</span>
<span class="cm">	 * to handle round toward +Inf and round toward -Inf by software.</span>
<span class="cm">	 */</span>
	<span class="k">case</span> <span class="n">SPFP</span>:
		<span class="k">if</span> <span class="p">((</span><span class="n">FP_ROUNDMODE</span><span class="p">)</span> <span class="o">==</span> <span class="n">FP_RND_PINF</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">s_lo</span><span class="p">)</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">++</span><span class="p">;</span> <span class="cm">/* Z &gt; 0, choose Z1 */</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* round to -Inf */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">s_lo</span><span class="p">)</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">++</span><span class="p">;</span> <span class="cm">/* Z &lt; 0, choose Z2 */</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">DPFP</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">FP_ROUNDMODE</span> <span class="o">==</span> <span class="n">FP_RND_PINF</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">s_hi</span><span class="p">)</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">dp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">++</span><span class="p">;</span> <span class="cm">/* Z &gt; 0, choose Z1 */</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* round to -Inf */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">s_hi</span><span class="p">)</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">dp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">++</span><span class="p">;</span> <span class="cm">/* Z &lt; 0, choose Z2 */</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">VCT</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">FP_ROUNDMODE</span> <span class="o">==</span> <span class="n">FP_RND_PINF</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">s_lo</span><span class="p">)</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">++</span><span class="p">;</span> <span class="cm">/* Z_low &gt; 0, choose Z1 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">s_hi</span><span class="p">)</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">++</span><span class="p">;</span> <span class="cm">/* Z_high word &gt; 0, choose Z1 */</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* round to -Inf */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">s_lo</span><span class="p">)</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">++</span><span class="p">;</span> <span class="cm">/* Z_low &lt; 0, choose Z2 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">s_hi</span><span class="p">)</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">++</span><span class="p">;</span> <span class="cm">/* Z_high &lt; 0, choose Z2 */</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">current</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">evr</span><span class="p">[</span><span class="n">fc</span><span class="p">]</span> <span class="o">=</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">gpr</span><span class="p">[</span><span class="n">fc</span><span class="p">]</span> <span class="o">=</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;  to fgpr: %08x  %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">fgpr</span><span class="p">.</span><span class="n">wp</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">spe_mathemu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pvr</span><span class="p">,</span> <span class="n">maj</span><span class="p">,</span> <span class="n">min</span><span class="p">;</span>

	<span class="n">pvr</span> <span class="o">=</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPRN_PVR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">PVR_VER</span><span class="p">(</span><span class="n">pvr</span><span class="p">)</span> <span class="o">==</span> <span class="n">PVR_VER_E500V1</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">PVR_VER</span><span class="p">(</span><span class="n">pvr</span><span class="p">)</span> <span class="o">==</span> <span class="n">PVR_VER_E500V2</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">maj</span> <span class="o">=</span> <span class="n">PVR_MAJ</span><span class="p">(</span><span class="n">pvr</span><span class="p">);</span>
		<span class="n">min</span> <span class="o">=</span> <span class="n">PVR_MIN</span><span class="p">(</span><span class="n">pvr</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * E500 revision below 1.1, 2.3, 3.1, 4.1, 5.1</span>
<span class="cm">		 * need cpu a005 errata workaround</span>
<span class="cm">		 */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">maj</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">min</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
				<span class="n">have_e500_cpu_a005_erratum</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">min</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span>
				<span class="n">have_e500_cpu_a005_erratum</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">case</span> <span class="mi">4</span>:
		<span class="k">case</span> <span class="mi">5</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">min</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
				<span class="n">have_e500_cpu_a005_erratum</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">spe_mathemu_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
