<rss xmlns:atom="http://www.w3.org/2005/Atom" version="2.0"><channel><title>ONFI - Tag - stay foolish stay hungry</title><link>https://hnboy.github.io/tags/onfi/</link><description>ONFI - Tag - stay foolish stay hungry</description><generator>Hugo -- gohugo.io</generator><language>en</language><copyright>This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.</copyright><lastBuildDate>Thu, 12 Feb 2026 07:30:00 +0800</lastBuildDate><atom:link href="https://hnboy.github.io/tags/onfi/" rel="self" type="application/rss+xml"/><item><title>ONFI Signal Integrity Optimization: Beyond Basic ODT</title><link>https://hnboy.github.io/onfi-signal-integrity-optimization/</link><pubDate>Thu, 12 Feb 2026 07:30:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-signal-integrity-optimization/</guid><description><![CDATA[<h1 id="onfi-signal-integrity-optimization-beyond-basic-odt">ONFI Signal Integrity Optimization: Beyond Basic ODT</h1>
<p>While On-Die Termination (ODT) is the foundation of high-speed NAND interface design, achieving reliable operation at 2400MT/s (ONFI 5.0) and beyond requires a comprehensive signal integrity strategy. This post explores advanced optimization techniques that go beyond basic ODT implementation.</p>
<h2 id="1-the-challenge-scaling-to-2400mts">1. The Challenge: Scaling to 2400MT/s+</h2>
<p>At 2400MT/s, the unit interval (UI) is approximately <strong>417ps</strong>. Within this tiny window, we must account for:</p>
<ul>
<li><strong>Controller output jitter</strong>: 30-50ps</li>
<li><strong>PCB trace delay variations</strong>: 20-40ps</li>
<li><strong>NAND input buffer setup/hold</strong>: 50-80ps</li>
<li><strong>Clock skew</strong>: 20-30ps</li>
<li><strong>Power supply noise</strong>: 10-20ps</li>
</ul>
<p>The remaining margin for actual data transmission can be less than <strong>200ps</strong>, making every optimization critical.</p>]]></description></item><item><title>ONFI Physical Layer: Understanding ODT (On-Die Termination) Mechanics</title><link>https://hnboy.github.io/onfi-odt-mechanics/</link><pubDate>Tue, 10 Feb 2026 22:20:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-odt-mechanics/</guid><description><![CDATA[<p>As NAND interface speeds scale towards 2400MT/s and beyond (ONFI 4.0/5.0+), signal integrity becomes the primary bottleneck. At these frequencies, transmission line effects like signal reflection can completely close the data eye diagram. <strong>On-Die Termination (ODT)</strong> is the critical hardware mechanism designed to mitigate these effects.</p>
<h3 id="1-the-physics-of-reflection">1. The Physics of Reflection</h3>
<p>When a high-speed signal reaches the end of a transmission line (the NAND die), any impedance mismatch between the PCB trace (typically 50Ω) and the high-impedance input buffer causes the signal to reflect back. This creates &ldquo;ringing&rdquo; and &ldquo;intersymbol interference (ISI),&rdquo; eroding the <strong>tDS (Data Setup)</strong> and <strong>tDH (Data Hold)</strong> margins.</p>]]></description></item><item><title>ONFI Physical Layer: Hardware-Level Analysis of tADL and tWHR Timing Constraints</title><link>https://hnboy.github.io/onfi-physical-layer-timings/</link><pubDate>Tue, 10 Feb 2026 22:08:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-physical-layer-timings/</guid><description><![CDATA[<p>In firmware development and low-level driver debugging, general Spec overviews often fail to resolve signal integrity issues or sporadic bit-flips. This article provides a deep dive into two critical physical layer parameters in the ONFI protocol: <strong>tADL</strong> and <strong>tWHR</strong>, and explores their underlying hardware constraint logic.</p>
<h3 id="1-tadl-address-to-data-loading-analysis">1. tADL (Address to Data Loading) Analysis</h3>
<p><strong>tADL</strong> is defined as the minimum wait time from the rising edge of the last address cycle to the rising edge of the first data cycle.</p>]]></description></item><item><title>ONFI Spec Analysis Part 3: ONFI 5.1 and the Future of NV-LPDDR4</title><link>https://hnboy.github.io/onfi-spec-analysis-part-3/</link><pubDate>Sat, 07 Feb 2026 19:10:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-spec-analysis-part-3/</guid><description><![CDATA[<h1 id="onfi-spec-analysis-part-3-onfi-51-and-the-future-of-nv-lpddr4">ONFI Spec Analysis Part 3: ONFI 5.1 and the Future of NV-LPDDR4</h1>
<p>The final part of our series explores the cutting edge: ONFI 5.1. This version is designed for enterprise SSDs requiring massive throughput and mobile devices needing extreme power efficiency.</p>
<h2 id="1-nv-lpddr4-interface">1. NV-LPDDR4 Interface</h2>
<p>The biggest leap in ONFI 5.x is the introduction of the <strong>NV-LPDDR4</strong> interface.</p>
<ul>
<li>It enables speeds up to <strong>2400MT/s</strong> and beyond.</li>
<li>Uses low-voltage signaling to maintain performance while reducing heat.</li>
</ul>
<h2 id="2-command-set-extensions">2. Command Set Extensions</h2>
<p>To support high-capacity QLC NAND, ONFI 5.1 introduces refined command sets for:</p>]]></description></item><item><title>ONFI Spec Analysis Part 2: Data Interface Evolution &amp; ODT</title><link>https://hnboy.github.io/onfi-spec-analysis-part-2/</link><pubDate>Sat, 07 Feb 2026 18:55:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-spec-analysis-part-2/</guid><description><![CDATA[<h1 id="onfi-spec-analysis-part-2-data-interface-evolution--odt">ONFI Spec Analysis Part 2: Data Interface Evolution &amp; ODT</h1>
<p>Following our architecture overview in Part 1, we now dive into the physical data interfaces that enable the high-speed performance of modern NAND flash.</p>
<h2 id="1-evolution-of-the-interface">1. Evolution of the Interface</h2>
<p>ONFI has evolved significantly to keep up with throughput demands:</p>
<ul>
<li><strong>SDR (Single Data Rate)</strong>: The classic asynchronous interface. Simple but limited in frequency.</li>
<li><strong>NV-DDR</strong>: Introduced source-synchronous clocking using the DQS strobe.</li>
<li><strong>NV-DDR2/3</strong>: Added features like differential signaling and lower voltage swings (1.2V/1.8V) to reach speeds beyond 400MT/s.</li>
</ul>
<h2 id="2-on-die-termination-odt">2. On-Die Termination (ODT)</h2>
<p>As frequencies increase, signal reflections become a major bottleneck. ONFI 4.x and 5.x specifications rely heavily on <strong>ODT</strong>.</p>]]></description></item><item><title>ONFI Spec Analysis Part 1: Architecture and Protocol Basics</title><link>https://hnboy.github.io/onfi-spec-analysis-part-1/</link><pubDate>Sat, 07 Feb 2026 16:35:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-spec-analysis-part-1/</guid><description><![CDATA[<h1 id="onfi-spec-analysis-part-1-architecture-and-protocol-basics">ONFI Spec Analysis Part 1: Architecture and Protocol Basics</h1>
<p>The <strong>Open NAND Flash Interface (ONFI)</strong> is a crucial industry standard that defines a common interface for NAND flash memory flakes and controllers. This post kicks off a series exploring the intricacies of the spec.</p>
<h2 id="1-why-onfi-matters">1. Why ONFI Matters</h2>
<p>Before ONFI, every NAND vendor had subtle differences in timing and pinouts. ONFI standardized this, allowing a single controller design to support multiple vendors (Micron, SK Hynix, Intel, etc.).</p>]]></description></item><item><title>CE Reduction</title><link>https://hnboy.github.io/onfi-ce-reduction/</link><pubDate>Mon, 10 May 2021 22:08:48 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-ce-reduction/</guid><description><![CDATA[<h3 id="简介">简介</h3>
<ul>
<li>
<p>在大容量NAND Package设计中，一个设计中可能存在很多个NAND Package，每个package中一般有2~8根CE# PIN。使用CE# Reduction机制可以让host的单个CE#被多个NAND pacakge复用,这样使得Host所需要的CE#引脚大大减少。</p>
</li>
<li>
<p>CE Reduction机制在初始化过程中，为每一个NAND指定一个Volume地址。初始化后，host可以通过volume选择命令(E1h)在选择指定的Volume。</p>
</li>
</ul>
<p><strong>Tips</strong>:这里要区分NAND中Package,Target,LUN的概念划分。可以参考下图</p>
<p><figure><a class="lightgallery" href="/images/ONFI-CE-Reduction/package.png" title="NAND Package" data-thumbnail="/images/ONFI-CE-Reduction/package.png" data-sub-html="<h2>package.png</h2><p>NAND Package</p>">
        
    </a><figcaption class="image-caption">package.png</figcaption>
    </figure></p>
<ul>
<li>
<p>在物理连接上,通过ENo和ENI依次串联起所有的NAND Package。第一个Package的ENI不会连接，后面的Package依次连接到前一个Package的ENo信号。</p>
</li>
<li>
<p>在Power on的时候，ENo会被driver low。之后如果CE#被置成High状态，ENo对应为High-Z状态。如果CE#置成Low并set成对应的volume地址后，此时的ENo会被置高。</p>
</li>
<li>
<p>ENi状态决定了NAND package是否接受cmd。 如果CE# LOW and ENi Pin is High,那么就可以接受cmd；反之如果CE# high或者ENi low，则不能接受cmd。</p>
</li>
</ul>
<h3 id="initial-sequence">initial sequence</h3>
<ol>
<li>
<p>host power on the NAND.</p>
</li>
<li>
<p>host pulls CE# LOW.</p>
</li>
<li>
<p>如果resetting all NAND Parallel，host 发送Reset(FFh) command.此时Reset CMD会被所有的NAND Device接受到。</p>
</li>
<li>
<p>如果reseeting all NAND sequence</p>
<p>(1). 只有ENi pin high的NAND device能接受到命令。</p>
</li>
<li>
<p>host发送set feature cmd 来设定Volume Configure(58h)。每个NAND target的Volume address应该都是独立的。发送set features 命令后，ENo被设置成High同时Volume is deselected，直到host发送Volume select(E1h)来选中指定的Volume。</p>]]></description></item><item><title>NAND FLASH ONFI SPEC 4.0 ( 一 )</title><link>https://hnboy.github.io/onfi/</link><pubDate>Mon, 10 May 2021 20:08:48 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi/</guid><description><![CDATA[<h2 id="interfacesdr-nvddr-nvddr2nvddr3">Interface(SDR NVDDR NVDDR2/NVDDR3)</h2>
<ul>
<li>
<p>IO bus 改名成DQ bus.</p>
</li>
<li>
<p>多了个DQS 信号，DQS为双向管脚。 DQS不能用于cmd和address cycle。在SDR mode下DQS应该被host 拉高，device ignore ， DQS沿对应data valid window。</p>
</li>
<li>
<p>NV-DDR interface</p>
<ul>
<li>WE_n (clk)代替clock signal.</li>
<li>RE_n(W/R#)变成write/read 双向管脚信号.</li>
</ul>
</li>
<li>
<p>NV-DDR2/3</p>
<ul>
<li>RE_N变成RE_t , RE_c</li>
<li>DQS信号来做DQ data bus strobe.</li>
</ul>
<p></p>
</li>
</ul>
<h2 id="onfi-vs-tole">ONFI VS Tole</h2>
<ul>
<li>Tole同步模式下不用clock，写数据用DQS差分信号跳变沿触发，读数据用Host发的REN差分信号跳变沿发读request，DQS跳变沿输出数据。</li>
<li>ONFI2.0 增加NV-DDR，支持DDR操作，但是使用同步时钟来控制，所以边沿容易受干扰。ONFI3.0增加DDR2,ONFI4.0增加NV-DDR3,均支持DQS差分信号而不同同步时钟.</li>
</ul>
<h2 id="sync同步-vs-async异步">Sync(同步) VS Async(异步)</h2>
<p>简单来说，需要时钟信号的就是同步NAND Flash，不需要时钟的就是异步NAND。</p>
<ul>
<li>
<p>引脚的功能区别</p>
<ul>
<li>
<p>同步模式下PIN8为W/R#pin, 异步模式下为RE#引脚</p>
</li>
<li>
<p>同步模式下PIN18为CLK引脚，异步模式下为WE#引脚</p>
</li>
<li>
<p>同步模式下PIN35不使用，异步模式下DQS信号.</p>
</li>
</ul>
<p></p>
</li>
<li>
<p>异步模式下cmd address and data in/<em>out</em></p>]]></description></item></channel></rss>